Analysis & Synthesis report for lab9
Sat Apr 04 21:51:57 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_next
 11. State Machine - |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_state
 12. State Machine - |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_next
 13. State Machine - |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_state
 14. State Machine - |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 15. State Machine - |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|control:controlBruh|State
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Registers Packed Into Inferred Megafunctions
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 24. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 25. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 26. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_b_module:lab9_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 27. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 28. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 29. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 30. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 31. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 32. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 33. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tqg1:auto_generated
 34. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram
 35. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_sdram_pll:sdram_pll
 36. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_sdram_pll:sdram_pll|lab9_soc_sdram_pll_stdsync_sv6:stdsync2|lab9_soc_sdram_pll_dffpipe_l2c:dffpipe3
 37. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_demux:cmd_demux
 38. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 39. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux
 40. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux_001
 41. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 42. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_003
 43. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_004
 44. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_005
 45. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_006
 46. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux_007
 47. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 48. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 49. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 50. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 51. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 52. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 53. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 54. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 55. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 56. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 57. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 58. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 59. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 60. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 61. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 62. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 63. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 64. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 65. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 66. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 67. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 68. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 69. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 70. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 71. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 72. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 73. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 74. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 75. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 76. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 77. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 78. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 79. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 80. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 81. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 82. Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 83. Source assignments for lab9_soc:lab9_qsystem|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 84. Source assignments for lab9_soc:lab9_qsystem|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 85. Source assignments for lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 86. Source assignments for lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 87. Source assignments for lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001
 88. Source assignments for lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 89. Source assignments for lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 90. Source assignments for lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002
 91. Source assignments for lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 92. Source assignments for lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 93. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
 94. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
 95. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
 96. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
 97. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
 98. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
 99. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
100. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
101. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
102. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
103. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb12|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated
104. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb8|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated
105. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb4|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated
106. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb0|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated
107. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
108. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
109. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
110. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
111. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
112. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
113. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
114. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
115. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
116. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
117. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb13|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated
118. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb9|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated
119. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb5|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated
120. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb1|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated
121. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
122. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
123. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
124. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
125. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
126. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
127. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
128. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
129. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
130. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
131. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb14|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated
132. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb10|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated
133. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb6|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated
134. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb2|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated
135. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
136. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
137. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
138. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
139. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
140. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
141. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
142. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
143. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
144. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated
145. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb15|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated
146. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb11|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated
147. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb7|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated
148. Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb3|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated
149. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo
150. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo
151. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a
152. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
153. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_b_module:lab9_soc_nios2_gen2_0_cpu_register_bank_b
154. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_b_module:lab9_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
155. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
156. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram
157. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
158. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
159. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
160. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
161. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
162. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy
163. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0
164. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
165. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
166. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
167. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_aes_slave_translator
168. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
169. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
170. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
171. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator
172. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
173. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
174. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
175. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
176. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
177. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aes_aes_slave_agent
178. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aes_aes_slave_agent|altera_merlin_burst_uncompressor:uncompressor
179. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo
180. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rdata_fifo
181. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
182. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
183. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
184. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo
185. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
186. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
187. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
188. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo
189. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
190. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
191. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
192. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent
193. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
194. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo
195. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo
196. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
197. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
198. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
199. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo
200. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
201. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
202. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
203. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
204. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
205. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
206. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo
207. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router:router|lab9_soc_mm_interconnect_0_router_default_decode:the_default_decode
208. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_001:router_001|lab9_soc_mm_interconnect_0_router_001_default_decode:the_default_decode
209. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_002|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
210. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_003|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
211. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_004|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode
212. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_005|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode
213. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_006|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode
214. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_007|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode
215. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_008|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode
216. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_009|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
217. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
218. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
219. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb
220. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
221. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb
222. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
223. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb
224. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
225. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb
226. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
227. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
228. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
229. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
230. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
231. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
232. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
233. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
234. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
235. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
236. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
237. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
238. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
239. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
240. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
241. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
242. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
243. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
244. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
245. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
246. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
247. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004
248. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer
249. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
250. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
251. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005
252. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer
253. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
254. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
255. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006
256. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer
257. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
258. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
259. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007
260. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer
261. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
262. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
263. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008
264. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer
265. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
266. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
267. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009
268. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer
269. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
270. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
271. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010
272. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer
273. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
274. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
275. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011
276. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer
277. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
278. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
279. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012
280. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer
281. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
282. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
283. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013
284. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer
285. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
286. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
287. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014
288. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer
289. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
290. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
291. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015
292. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer
293. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
294. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
295. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016
296. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer
297. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
298. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
299. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017
300. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer
301. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
302. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
303. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
304. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
305. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
306. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
307. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
308. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
309. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
310. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
311. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|altera_irq_clock_crosser:irq_synchronizer
312. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync
313. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|altera_irq_clock_crosser:irq_synchronizer_001
314. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync
315. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller
316. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
317. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
318. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001
319. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
320. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
321. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002
322. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
323. Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
324. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0
325. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0
326. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0
327. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0
328. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0
329. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0
330. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0
331. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0
332. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0
333. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0
334. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb12|altsyncram:Ram0_rtl_0
335. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb8|altsyncram:Ram0_rtl_0
336. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb4|altsyncram:Ram0_rtl_0
337. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb0|altsyncram:Ram0_rtl_0
338. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0
339. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0
340. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0
341. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0
342. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0
343. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0
344. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0
345. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0
346. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0
347. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0
348. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb13|altsyncram:Ram0_rtl_0
349. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb9|altsyncram:Ram0_rtl_0
350. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb5|altsyncram:Ram0_rtl_0
351. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb1|altsyncram:Ram0_rtl_0
352. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0
353. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0
354. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0
355. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0
356. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0
357. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0
358. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0
359. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0
360. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0
361. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0
362. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb14|altsyncram:Ram0_rtl_0
363. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb10|altsyncram:Ram0_rtl_0
364. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb6|altsyncram:Ram0_rtl_0
365. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb2|altsyncram:Ram0_rtl_0
366. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0
367. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0
368. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0
369. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0
370. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0
371. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0
372. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0
373. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0
374. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0
375. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0
376. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb15|altsyncram:Ram0_rtl_0
377. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb11|altsyncram:Ram0_rtl_0
378. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb7|altsyncram:Ram0_rtl_0
379. Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb3|altsyncram:Ram0_rtl_0
380. scfifo Parameter Settings by Entity Instance
381. altsyncram Parameter Settings by Entity Instance
382. Port Connectivity Checks: "lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
383. Port Connectivity Checks: "lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002"
384. Port Connectivity Checks: "lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
385. Port Connectivity Checks: "lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001"
386. Port Connectivity Checks: "lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
387. Port Connectivity Checks: "lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller"
388. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017"
389. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016"
390. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015"
391. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014"
392. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013"
393. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012"
394. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011"
395. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010"
396. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009"
397. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008"
398. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007"
399. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006"
400. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005"
401. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004"
402. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
403. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
404. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
405. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
406. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
407. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
408. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
409. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_004|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode"
410. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_002|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
411. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_001:router_001|lab9_soc_mm_interconnect_0_router_001_default_decode:the_default_decode"
412. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router:router|lab9_soc_mm_interconnect_0_router_default_decode:the_default_decode"
413. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo"
414. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
415. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
416. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
417. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
418. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo"
419. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
420. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
421. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo"
422. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo"
423. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent"
424. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
425. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
426. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo"
427. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
428. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
429. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo"
430. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
431. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
432. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rdata_fifo"
433. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo"
434. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aes_aes_slave_agent"
435. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
436. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
437. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
438. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
439. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
440. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"
441. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
442. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
443. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
444. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_aes_slave_translator"
445. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
446. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
447. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_sdram_pll:sdram_pll|lab9_soc_sdram_pll_altpll_lqa2:sd1"
448. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_sdram_pll:sdram_pll"
449. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module"
450. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0"
451. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy"
452. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
453. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
454. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib"
455. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
456. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab9_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
457. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace"
458. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk"
459. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk"
460. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug"
461. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci"
462. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_test_bench:the_lab9_soc_nios2_gen2_0_cpu_test_bench"
463. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0"
464. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic"
465. Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0"
466. Port Connectivity Checks: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9"
467. Port Connectivity Checks: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8"
468. Port Connectivity Checks: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7"
469. Port Connectivity Checks: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6"
470. Port Connectivity Checks: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5"
471. Port Connectivity Checks: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4"
472. Port Connectivity Checks: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3"
473. Port Connectivity Checks: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2"
474. Port Connectivity Checks: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1"
475. Port Connectivity Checks: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0"
476. Port Connectivity Checks: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh"
477. Port Connectivity Checks: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:DONE"
478. Port Connectivity Checks: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:START"
479. Post-Synthesis Netlist Statistics for Top Partition
480. Elapsed Time Per Partition
481. Analysis & Synthesis Messages
482. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Apr 04 21:51:57 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; lab9                                        ;
; Top-level Entity Name              ; lab9_top                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 7,300                                       ;
;     Total combinational functions  ; 5,838                                       ;
;     Dedicated logic registers      ; 3,261                                       ;
; Total registers                    ; 3261                                        ;
; Total pins                         ; 142                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 126,080                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; lab9_top           ; lab9               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                              ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                         ; Library     ;
+-----------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------+
; lab9_soc/synthesis/lab9_soc.v                                                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/lab9_soc.v                                                                 ; lab9_soc    ;
; lab9_soc/synthesis/submodules/altera_reset_controller.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_reset_controller.v                                       ; lab9_soc    ;
; lab9_soc/synthesis/submodules/altera_reset_synchronizer.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_reset_synchronizer.v                                     ; lab9_soc    ;
; lab9_soc/synthesis/submodules/altera_irq_clock_crosser.sv                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_irq_clock_crosser.sv                                     ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_irq_mapper.sv                                          ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v                                    ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                                 ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v                  ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; lab9_soc    ;
; lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                      ; yes             ; User SystemVerilog HDL File                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                      ; lab9_soc    ;
; lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                ; lab9_soc    ;
; lab9_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                 ; yes             ; User SystemVerilog HDL File                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                 ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv                       ; lab9_soc    ;
; lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv                           ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux_002.sv                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux_002.sv                     ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux.sv                         ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv                       ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux.sv                           ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux_001.sv                     ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux.sv                         ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv                        ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv                        ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv                        ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv                            ; lab9_soc    ;
; lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; lab9_soc    ;
; lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; lab9_soc    ;
; lab9_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; lab9_soc    ;
; lab9_soc/synthesis/submodules/altera_merlin_master_agent.sv                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_merlin_master_agent.sv                                   ; lab9_soc    ;
; lab9_soc/synthesis/submodules/altera_merlin_slave_translator.sv                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_merlin_slave_translator.sv                               ; lab9_soc    ;
; lab9_soc/synthesis/submodules/altera_merlin_master_translator.sv                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_merlin_master_translator.sv                              ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_timer_0.v                                              ; yes             ; User Verilog HDL File                                 ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_timer_0.v                                              ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_sysid_qsys_0.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_sysid_qsys_0.v                                         ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v                                            ; yes             ; User Verilog HDL File                                 ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v                                            ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_sdram.v                                                ; yes             ; User Verilog HDL File                                 ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_sdram.v                                                ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.hex                                   ; yes             ; User Hexadecimal (Intel-Format) File                  ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.hex                                   ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v                                     ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v                                         ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v                                     ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; User Verilog HDL File                                 ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; User Verilog HDL File                                 ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_tck.v                     ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; User Verilog HDL File                                 ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_test_bench.v                          ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v                                          ; lab9_soc    ;
; SubBytes.sv                                                                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/SubBytes.sv                                                                                   ;             ;
; lab9_top.sv                                                                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_top.sv                                                                                   ;             ;
; KeyExpansion.sv                                                                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/KeyExpansion.sv                                                                               ;             ;
; InvShiftRows.sv                                                                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/InvShiftRows.sv                                                                               ;             ;
; InvMixColumns.sv                                                                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/InvMixColumns.sv                                                                              ;             ;
; hexdriver.sv                                                                                  ; yes             ; User SystemVerilog HDL File                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/hexdriver.sv                                                                                  ;             ;
; avalon_aes_interface.sv                                                                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/avalon_aes_interface.sv                                                                       ;             ;
; AES.sv                                                                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/AES.sv                                                                                        ;             ;
; mux.sv                                                                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/mux.sv                                                                                        ;             ;
; control.sv                                                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/control.sv                                                                                    ;             ;
; register.sv                                                                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/register.sv                                                                                   ;             ;
; AddRoundKey.sv                                                                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/AddRoundKey.sv                                                                                ;             ;
; scfifo.tdf                                                                                    ; yes             ; Megafunction                                          ; c:/users/kevpy/quartus/quartus/libraries/megafunctions/scfifo.tdf                                                                    ;             ;
; a_regfifo.inc                                                                                 ; yes             ; Megafunction                                          ; c:/users/kevpy/quartus/quartus/libraries/megafunctions/a_regfifo.inc                                                                 ;             ;
; a_dpfifo.inc                                                                                  ; yes             ; Megafunction                                          ; c:/users/kevpy/quartus/quartus/libraries/megafunctions/a_dpfifo.inc                                                                  ;             ;
; a_i2fifo.inc                                                                                  ; yes             ; Megafunction                                          ; c:/users/kevpy/quartus/quartus/libraries/megafunctions/a_i2fifo.inc                                                                  ;             ;
; a_fffifo.inc                                                                                  ; yes             ; Megafunction                                          ; c:/users/kevpy/quartus/quartus/libraries/megafunctions/a_fffifo.inc                                                                  ;             ;
; a_f2fifo.inc                                                                                  ; yes             ; Megafunction                                          ; c:/users/kevpy/quartus/quartus/libraries/megafunctions/a_f2fifo.inc                                                                  ;             ;
; aglobal181.inc                                                                                ; yes             ; Megafunction                                          ; c:/users/kevpy/quartus/quartus/libraries/megafunctions/aglobal181.inc                                                                ;             ;
; db/scfifo_jr21.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/db/scfifo_jr21.tdf                                                                            ;             ;
; db/a_dpfifo_l011.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/db/a_dpfifo_l011.tdf                                                                          ;             ;
; db/a_fefifo_7cf.tdf                                                                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/db/a_fefifo_7cf.tdf                                                                           ;             ;
; db/cntr_do7.tdf                                                                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/db/cntr_do7.tdf                                                                               ;             ;
; db/altsyncram_nio1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/db/altsyncram_nio1.tdf                                                                        ;             ;
; db/cntr_1ob.tdf                                                                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/db/cntr_1ob.tdf                                                                               ;             ;
; alt_jtag_atlantic.v                                                                           ; yes             ; Encrypted Megafunction                                ; c:/users/kevpy/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                 ; yes             ; Encrypted Megafunction                                ; c:/users/kevpy/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                 ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                             ; yes             ; Encrypted Megafunction                                ; c:/users/kevpy/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                             ;             ;
; altsyncram.tdf                                                                                ; yes             ; Megafunction                                          ; c:/users/kevpy/quartus/quartus/libraries/megafunctions/altsyncram.tdf                                                                ;             ;
; stratix_ram_block.inc                                                                         ; yes             ; Megafunction                                          ; c:/users/kevpy/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                                                         ;             ;
; lpm_mux.inc                                                                                   ; yes             ; Megafunction                                          ; c:/users/kevpy/quartus/quartus/libraries/megafunctions/lpm_mux.inc                                                                   ;             ;
; lpm_decode.inc                                                                                ; yes             ; Megafunction                                          ; c:/users/kevpy/quartus/quartus/libraries/megafunctions/lpm_decode.inc                                                                ;             ;
; a_rdenreg.inc                                                                                 ; yes             ; Megafunction                                          ; c:/users/kevpy/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                                                 ;             ;
; altrom.inc                                                                                    ; yes             ; Megafunction                                          ; c:/users/kevpy/quartus/quartus/libraries/megafunctions/altrom.inc                                                                    ;             ;
; altram.inc                                                                                    ; yes             ; Megafunction                                          ; c:/users/kevpy/quartus/quartus/libraries/megafunctions/altram.inc                                                                    ;             ;
; altdpram.inc                                                                                  ; yes             ; Megafunction                                          ; c:/users/kevpy/quartus/quartus/libraries/megafunctions/altdpram.inc                                                                  ;             ;
; db/altsyncram_6mc1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/db/altsyncram_6mc1.tdf                                                                        ;             ;
; altera_std_synchronizer.v                                                                     ; yes             ; Megafunction                                          ; c:/users/kevpy/quartus/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                     ;             ;
; db/altsyncram_ac71.tdf                                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/db/altsyncram_ac71.tdf                                                                        ;             ;
; sld_virtual_jtag_basic.v                                                                      ; yes             ; Megafunction                                          ; c:/users/kevpy/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                      ;             ;
; db/altsyncram_tqg1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/db/altsyncram_tqg1.tdf                                                                        ;             ;
; altera_std_synchronizer_bundle.v                                                              ; yes             ; Megafunction                                          ; c:/users/kevpy/quartus/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v                                              ;             ;
; sld_hub.vhd                                                                                   ; yes             ; Encrypted Megafunction                                ; c:/users/kevpy/quartus/quartus/libraries/megafunctions/sld_hub.vhd                                                                   ; altera_sld  ;
; db/ip/sld2dead247/alt_sld_fab.v                                                               ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/KevPy/Desktop/ece385Repo/lab9/db/ip/sld2dead247/alt_sld_fab.v                                                               ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v                                        ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/KevPy/Desktop/ece385Repo/lab9/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v                                        ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/KevPy/Desktop/ece385Repo/lab9/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; yes             ; Encrypted Auto-Found VHDL File                        ; C:/Users/KevPy/Desktop/ece385Repo/lab9/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                              ; yes             ; Encrypted Megafunction                                ; c:/users/kevpy/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                              ;             ;
; sld_rom_sr.vhd                                                                                ; yes             ; Encrypted Megafunction                                ; c:/users/kevpy/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                ;             ;
; db/altsyncram_8o61.tdf                                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/db/altsyncram_8o61.tdf                                                                        ;             ;
; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif                                                        ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/KevPy/Desktop/ece385Repo/lab9/db/lab9.rom0_SubBytes_30aef7a4.hdl.mif                                                        ;             ;
; db/altsyncram_a471.tdf                                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/KevPy/Desktop/ece385Repo/lab9/db/altsyncram_a471.tdf                                                                        ;             ;
; db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif                                                     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/KevPy/Desktop/ece385Repo/lab9/db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif                                                     ;             ;
+-----------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 7,300          ;
;                                             ;                ;
; Total combinational functions               ; 5838           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 3515           ;
;     -- 3 input functions                    ; 1371           ;
;     -- <=2 input functions                  ; 952            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 5673           ;
;     -- arithmetic mode                      ; 165            ;
;                                             ;                ;
; Total registers                             ; 3261           ;
;     -- Dedicated logic registers            ; 3261           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 142            ;
; Total memory bits                           ; 126080         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2220           ;
; Total fan-out                               ; 37208          ;
; Average fan-out                             ; 3.71           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                             ; Entity Name                                      ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; |lab9_top                                                                                                                               ; 5838 (0)            ; 3261 (0)                  ; 126080      ; 0            ; 0       ; 0         ; 142  ; 0            ; |lab9_top                                                                                                                                                                                                                                                                                                                                                                                                                       ; lab9_top                                         ; work         ;
;    |hexdriver:hexdrv0|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|hexdriver:hexdrv0                                                                                                                                                                                                                                                                                                                                                                                                     ; hexdriver                                        ; work         ;
;    |hexdriver:hexdrv1|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|hexdriver:hexdrv1                                                                                                                                                                                                                                                                                                                                                                                                     ; hexdriver                                        ; work         ;
;    |hexdriver:hexdrv2|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|hexdriver:hexdrv2                                                                                                                                                                                                                                                                                                                                                                                                     ; hexdriver                                        ; work         ;
;    |hexdriver:hexdrv3|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|hexdriver:hexdrv3                                                                                                                                                                                                                                                                                                                                                                                                     ; hexdriver                                        ; work         ;
;    |hexdriver:hexdrv4|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|hexdriver:hexdrv4                                                                                                                                                                                                                                                                                                                                                                                                     ; hexdriver                                        ; work         ;
;    |hexdriver:hexdrv5|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|hexdriver:hexdrv5                                                                                                                                                                                                                                                                                                                                                                                                     ; hexdriver                                        ; work         ;
;    |hexdriver:hexdrv6|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|hexdriver:hexdrv6                                                                                                                                                                                                                                                                                                                                                                                                     ; hexdriver                                        ; work         ;
;    |hexdriver:hexdrv7|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|hexdriver:hexdrv7                                                                                                                                                                                                                                                                                                                                                                                                     ; hexdriver                                        ; work         ;
;    |lab9_soc:lab9_qsystem|                                                                                                              ; 5630 (0)            ; 3176 (0)                  ; 126080      ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem                                                                                                                                                                                                                                                                                                                                                                                                 ; lab9_soc                                         ; lab9_soc     ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                                                                   ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                                                                                   ; altera_irq_clock_crosser                         ; lab9_soc     ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                               ; altera_std_synchronizer_bundle                   ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                             ; altera_std_synchronizer                          ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                                                                       ; altera_irq_clock_crosser                         ; lab9_soc     ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_bundle                   ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                                 ; altera_std_synchronizer                          ; work         ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                          ; lab9_soc     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                        ; lab9_soc     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                        ; lab9_soc     ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                          ; lab9_soc     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                        ; lab9_soc     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                        ; lab9_soc     ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 1 (1)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                          ; lab9_soc     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                        ; lab9_soc     ;
;       |avalon_aes_interface:aes|                                                                                                        ; 3146 (299)          ; 762 (0)                   ; 114688      ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes                                                                                                                                                                                                                                                                                                                                                                        ; avalon_aes_interface                             ; work         ;
;          |AES:AESBruh|                                                                                                                  ; 2648 (0)            ; 345 (0)                   ; 114688      ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh                                                                                                                                                                                                                                                                                                                                                            ; AES                                              ; work         ;
;             |AddRoundKey:AddRoundKeyBruh|                                                                                               ; 1026 (1026)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|AddRoundKey:AddRoundKeyBruh                                                                                                                                                                                                                                                                                                                                ; AddRoundKey                                      ; work         ;
;             |InvMixColumns:InvMixColumnsBruh|                                                                                           ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvMixColumns:InvMixColumnsBruh                                                                                                                                                                                                                                                                                                                            ; InvMixColumns                                    ; work         ;
;             |InvSubBytes16:InvSubBytes16Bruh|                                                                                           ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh                                                                                                                                                                                                                                                                                                                            ; InvSubBytes16                                    ; work         ;
;                |InvSubBytes:isb0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb0                                                                                                                                                                                                                                                                                                           ; InvSubBytes                                      ; work         ;
;                   |altsyncram:Ram0_rtl_0|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb0|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                                                     ; altsyncram                                       ; work         ;
;                      |altsyncram_a471:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb0|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated                                                                                                                                                                                                                                                      ; altsyncram_a471                                  ; work         ;
;                |InvSubBytes:isb10|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb10                                                                                                                                                                                                                                                                                                          ; InvSubBytes                                      ; work         ;
;                   |altsyncram:Ram0_rtl_0|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb10|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                                                    ; altsyncram                                       ; work         ;
;                      |altsyncram_a471:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb10|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated                                                                                                                                                                                                                                                     ; altsyncram_a471                                  ; work         ;
;                |InvSubBytes:isb11|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb11                                                                                                                                                                                                                                                                                                          ; InvSubBytes                                      ; work         ;
;                   |altsyncram:Ram0_rtl_0|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb11|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                                                    ; altsyncram                                       ; work         ;
;                      |altsyncram_a471:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb11|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated                                                                                                                                                                                                                                                     ; altsyncram_a471                                  ; work         ;
;                |InvSubBytes:isb12|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb12                                                                                                                                                                                                                                                                                                          ; InvSubBytes                                      ; work         ;
;                   |altsyncram:Ram0_rtl_0|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb12|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                                                    ; altsyncram                                       ; work         ;
;                      |altsyncram_a471:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb12|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated                                                                                                                                                                                                                                                     ; altsyncram_a471                                  ; work         ;
;                |InvSubBytes:isb13|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb13                                                                                                                                                                                                                                                                                                          ; InvSubBytes                                      ; work         ;
;                   |altsyncram:Ram0_rtl_0|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb13|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                                                    ; altsyncram                                       ; work         ;
;                      |altsyncram_a471:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb13|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated                                                                                                                                                                                                                                                     ; altsyncram_a471                                  ; work         ;
;                |InvSubBytes:isb14|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb14                                                                                                                                                                                                                                                                                                          ; InvSubBytes                                      ; work         ;
;                   |altsyncram:Ram0_rtl_0|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb14|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                                                    ; altsyncram                                       ; work         ;
;                      |altsyncram_a471:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb14|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated                                                                                                                                                                                                                                                     ; altsyncram_a471                                  ; work         ;
;                |InvSubBytes:isb15|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb15                                                                                                                                                                                                                                                                                                          ; InvSubBytes                                      ; work         ;
;                   |altsyncram:Ram0_rtl_0|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb15|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                                                    ; altsyncram                                       ; work         ;
;                      |altsyncram_a471:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb15|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated                                                                                                                                                                                                                                                     ; altsyncram_a471                                  ; work         ;
;                |InvSubBytes:isb1|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb1                                                                                                                                                                                                                                                                                                           ; InvSubBytes                                      ; work         ;
;                   |altsyncram:Ram0_rtl_0|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb1|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                                                     ; altsyncram                                       ; work         ;
;                      |altsyncram_a471:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb1|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated                                                                                                                                                                                                                                                      ; altsyncram_a471                                  ; work         ;
;                |InvSubBytes:isb2|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb2                                                                                                                                                                                                                                                                                                           ; InvSubBytes                                      ; work         ;
;                   |altsyncram:Ram0_rtl_0|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb2|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                                                     ; altsyncram                                       ; work         ;
;                      |altsyncram_a471:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb2|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated                                                                                                                                                                                                                                                      ; altsyncram_a471                                  ; work         ;
;                |InvSubBytes:isb3|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb3                                                                                                                                                                                                                                                                                                           ; InvSubBytes                                      ; work         ;
;                   |altsyncram:Ram0_rtl_0|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb3|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                                                     ; altsyncram                                       ; work         ;
;                      |altsyncram_a471:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb3|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated                                                                                                                                                                                                                                                      ; altsyncram_a471                                  ; work         ;
;                |InvSubBytes:isb4|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb4                                                                                                                                                                                                                                                                                                           ; InvSubBytes                                      ; work         ;
;                   |altsyncram:Ram0_rtl_0|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb4|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                                                     ; altsyncram                                       ; work         ;
;                      |altsyncram_a471:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb4|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated                                                                                                                                                                                                                                                      ; altsyncram_a471                                  ; work         ;
;                |InvSubBytes:isb5|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb5                                                                                                                                                                                                                                                                                                           ; InvSubBytes                                      ; work         ;
;                   |altsyncram:Ram0_rtl_0|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb5|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                                                     ; altsyncram                                       ; work         ;
;                      |altsyncram_a471:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb5|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated                                                                                                                                                                                                                                                      ; altsyncram_a471                                  ; work         ;
;                |InvSubBytes:isb6|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb6                                                                                                                                                                                                                                                                                                           ; InvSubBytes                                      ; work         ;
;                   |altsyncram:Ram0_rtl_0|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb6|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                                                     ; altsyncram                                       ; work         ;
;                      |altsyncram_a471:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb6|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated                                                                                                                                                                                                                                                      ; altsyncram_a471                                  ; work         ;
;                |InvSubBytes:isb7|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb7                                                                                                                                                                                                                                                                                                           ; InvSubBytes                                      ; work         ;
;                   |altsyncram:Ram0_rtl_0|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb7|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                                                     ; altsyncram                                       ; work         ;
;                      |altsyncram_a471:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb7|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated                                                                                                                                                                                                                                                      ; altsyncram_a471                                  ; work         ;
;                |InvSubBytes:isb8|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb8                                                                                                                                                                                                                                                                                                           ; InvSubBytes                                      ; work         ;
;                   |altsyncram:Ram0_rtl_0|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb8|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                                                     ; altsyncram                                       ; work         ;
;                      |altsyncram_a471:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb8|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated                                                                                                                                                                                                                                                      ; altsyncram_a471                                  ; work         ;
;                |InvSubBytes:isb9|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb9                                                                                                                                                                                                                                                                                                           ; InvSubBytes                                      ; work         ;
;                   |altsyncram:Ram0_rtl_0|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb9|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                                                     ; altsyncram                                       ; work         ;
;                      |altsyncram_a471:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb9|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated                                                                                                                                                                                                                                                      ; altsyncram_a471                                  ; work         ;
;             |KeyExpansion:KeyExpansionBruh|                                                                                             ; 1073 (0)            ; 0 (0)                     ; 81920       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh                                                                                                                                                                                                                                                                                                                              ; KeyExpansion                                     ; work         ;
;                |KeyExpansionOne:key_0|                                                                                                  ; 64 (64)             ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0                                                                                                                                                                                                                                                                                                        ; KeyExpansionOne                                  ; work         ;
;                   |SubBytes:subbytes_0|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_0                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                   |SubBytes:subbytes_1|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_1                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                   |SubBytes:subbytes_2|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_2                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                   |SubBytes:subbytes_3|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_3                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                |KeyExpansionOne:key_1|                                                                                                  ; 97 (97)             ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1                                                                                                                                                                                                                                                                                                        ; KeyExpansionOne                                  ; work         ;
;                   |SubBytes:subbytes_0|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_0                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                   |SubBytes:subbytes_1|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_1                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                   |SubBytes:subbytes_2|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_2                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                   |SubBytes:subbytes_3|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_3                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                |KeyExpansionOne:key_2|                                                                                                  ; 127 (127)           ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2                                                                                                                                                                                                                                                                                                        ; KeyExpansionOne                                  ; work         ;
;                   |SubBytes:subbytes_0|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_0                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                   |SubBytes:subbytes_1|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_1                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                   |SubBytes:subbytes_2|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_2                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                   |SubBytes:subbytes_3|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_3                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                |KeyExpansionOne:key_3|                                                                                                  ; 96 (96)             ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3                                                                                                                                                                                                                                                                                                        ; KeyExpansionOne                                  ; work         ;
;                   |SubBytes:subbytes_0|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_0                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                   |SubBytes:subbytes_1|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_1                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                   |SubBytes:subbytes_2|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_2                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                   |SubBytes:subbytes_3|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_3                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                |KeyExpansionOne:key_4|                                                                                                  ; 80 (80)             ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4                                                                                                                                                                                                                                                                                                        ; KeyExpansionOne                                  ; work         ;
;                   |SubBytes:subbytes_0|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_0                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                   |SubBytes:subbytes_1|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_1                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                   |SubBytes:subbytes_2|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_2                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                   |SubBytes:subbytes_3|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_3                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                |KeyExpansionOne:key_5|                                                                                                  ; 129 (129)           ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5                                                                                                                                                                                                                                                                                                        ; KeyExpansionOne                                  ; work         ;
;                   |SubBytes:subbytes_0|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_0                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                   |SubBytes:subbytes_1|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_1                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                   |SubBytes:subbytes_2|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_2                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                   |SubBytes:subbytes_3|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_3                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                |KeyExpansionOne:key_6|                                                                                                  ; 64 (64)             ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6                                                                                                                                                                                                                                                                                                        ; KeyExpansionOne                                  ; work         ;
;                   |SubBytes:subbytes_0|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_0                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                   |SubBytes:subbytes_1|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_1                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                   |SubBytes:subbytes_2|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_2                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                   |SubBytes:subbytes_3|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_3                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                |KeyExpansionOne:key_7|                                                                                                  ; 128 (128)           ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7                                                                                                                                                                                                                                                                                                        ; KeyExpansionOne                                  ; work         ;
;                   |SubBytes:subbytes_0|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_0                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                   |SubBytes:subbytes_1|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_1                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                   |SubBytes:subbytes_2|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_2                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                   |SubBytes:subbytes_3|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_3                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                |KeyExpansionOne:key_8|                                                                                                  ; 160 (160)           ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8                                                                                                                                                                                                                                                                                                        ; KeyExpansionOne                                  ; work         ;
;                   |SubBytes:subbytes_0|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_0                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                   |SubBytes:subbytes_1|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_1                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                   |SubBytes:subbytes_2|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_2                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                   |SubBytes:subbytes_3|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_3                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                |KeyExpansionOne:key_9|                                                                                                  ; 128 (128)           ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9                                                                                                                                                                                                                                                                                                        ; KeyExpansionOne                                  ; work         ;
;                   |SubBytes:subbytes_0|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_0                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                   |SubBytes:subbytes_1|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_1                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                   |SubBytes:subbytes_2|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_2                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;                   |SubBytes:subbytes_3|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_3                                                                                                                                                                                                                                                                                    ; SubBytes                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;                         |altsyncram_8o61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated                                                                                                                                                                                                                               ; altsyncram_8o61                                  ; work         ;
;             |barrierReg:barrierRegBruh|                                                                                                 ; 38 (38)             ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|barrierReg:barrierRegBruh                                                                                                                                                                                                                                                                                                                                  ; barrierReg                                       ; work         ;
;             |control:controlBruh|                                                                                                       ; 123 (123)           ; 89 (89)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|control:controlBruh                                                                                                                                                                                                                                                                                                                                        ; control                                          ; work         ;
;             |mux4_32:muxIMC|                                                                                                            ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|mux4_32:muxIMC                                                                                                                                                                                                                                                                                                                                             ; mux4_32                                          ; work         ;
;             |register128:msgReg|                                                                                                        ; 259 (259)           ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|register128:msgReg                                                                                                                                                                                                                                                                                                                                         ; register128                                      ; work         ;
;          |register32:AES_KEY0|                                                                                                          ; 20 (20)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_KEY0                                                                                                                                                                                                                                                                                                                                                    ; register32                                       ; work         ;
;          |register32:AES_KEY1|                                                                                                          ; 4 (4)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_KEY1                                                                                                                                                                                                                                                                                                                                                    ; register32                                       ; work         ;
;          |register32:AES_KEY2|                                                                                                          ; 4 (4)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_KEY2                                                                                                                                                                                                                                                                                                                                                    ; register32                                       ; work         ;
;          |register32:AES_KEY3|                                                                                                          ; 20 (20)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_KEY3                                                                                                                                                                                                                                                                                                                                                    ; register32                                       ; work         ;
;          |register32:AES_MSG_DE0|                                                                                                       ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_MSG_DE0                                                                                                                                                                                                                                                                                                                                                 ; register32                                       ; work         ;
;          |register32:AES_MSG_DE1|                                                                                                       ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_MSG_DE1                                                                                                                                                                                                                                                                                                                                                 ; register32                                       ; work         ;
;          |register32:AES_MSG_DE2|                                                                                                       ; 34 (34)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_MSG_DE2                                                                                                                                                                                                                                                                                                                                                 ; register32                                       ; work         ;
;          |register32:AES_MSG_DE3|                                                                                                       ; 34 (34)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_MSG_DE3                                                                                                                                                                                                                                                                                                                                                 ; register32                                       ; work         ;
;          |register32:AES_MSG_EN0|                                                                                                       ; 4 (4)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_MSG_EN0                                                                                                                                                                                                                                                                                                                                                 ; register32                                       ; work         ;
;          |register32:AES_MSG_EN1|                                                                                                       ; 4 (4)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_MSG_EN1                                                                                                                                                                                                                                                                                                                                                 ; register32                                       ; work         ;
;          |register32:AES_MSG_EN2|                                                                                                       ; 4 (4)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_MSG_EN2                                                                                                                                                                                                                                                                                                                                                 ; register32                                       ; work         ;
;          |register32:AES_MSG_EN3|                                                                                                       ; 4 (4)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_MSG_EN3                                                                                                                                                                                                                                                                                                                                                 ; register32                                       ; work         ;
;          |register32:DONE|                                                                                                              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:DONE                                                                                                                                                                                                                                                                                                                                                        ; register32                                       ; work         ;
;          |register32:START|                                                                                                             ; 2 (2)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:START                                                                                                                                                                                                                                                                                                                                                       ; register32                                       ; work         ;
;       |lab9_soc_jtag_uart_0:jtag_uart_0|                                                                                                ; 144 (37)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                ; lab9_soc_jtag_uart_0                             ; lab9_soc     ;
;          |alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|                                                                     ; 56 (56)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                       ; alt_jtag_atlantic                                ; work         ;
;          |lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                ; lab9_soc_jtag_uart_0_scfifo_r                    ; lab9_soc     ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                   ; scfifo                                           ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                        ; scfifo_jr21                                      ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                   ; a_dpfifo_l011                                    ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                           ; a_fefifo_7cf                                     ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                      ; cntr_do7                                         ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                           ; altsyncram_nio1                                  ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                             ; cntr_1ob                                         ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                   ; cntr_1ob                                         ; work         ;
;          |lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                ; lab9_soc_jtag_uart_0_scfifo_w                    ; lab9_soc     ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                   ; scfifo                                           ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                        ; scfifo_jr21                                      ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                   ; a_dpfifo_l011                                    ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                           ; a_fefifo_7cf                                     ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                      ; cntr_do7                                         ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                           ; altsyncram_nio1                                  ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                             ; cntr_1ob                                         ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                   ; cntr_1ob                                         ; work         ;
;       |lab9_soc_mm_interconnect_0:mm_interconnect_0|                                                                                    ; 804 (0)             ; 1207 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                    ; lab9_soc_mm_interconnect_0                       ; lab9_soc     ;
;          |altera_avalon_sc_fifo:aes_aes_slave_agent_rdata_fifo|                                                                         ; 68 (68)             ; 66 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                            ; lab9_soc     ;
;          |altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo|                                                                           ; 8 (8)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                            ; lab9_soc     ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|                                                         ; 48 (48)             ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                            ; lab9_soc     ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 9 (9)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                            ; lab9_soc     ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                            ; lab9_soc     ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|                                                                   ; 68 (68)             ; 66 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                            ; lab9_soc     ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                            ; lab9_soc     ;
;          |altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|                                                                   ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                            ; lab9_soc     ;
;          |altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|                                                                     ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                            ; lab9_soc     ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 38 (38)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                            ; lab9_soc     ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|                                                            ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                            ; lab9_soc     ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; lab9_soc     ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|                                                                            ; 36 (36)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                            ; lab9_soc     ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 8 (8)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; lab9_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 5 (0)               ; 34 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab9_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 34 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 5 (0)               ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab9_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 16 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 6 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab9_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6 (6)               ; 22 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                         ; 4 (0)               ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab9_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 90 (86)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                         ; 7 (0)               ; 52 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab9_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 7 (7)               ; 52 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                                         ; 6 (0)               ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab9_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6 (6)               ; 14 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                                         ; 6 (0)               ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab9_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6 (6)               ; 16 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_008|                                                                         ; 6 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab9_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6 (6)               ; 24 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_009|                                                                         ; 4 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab9_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_010|                                                                         ; 4 (0)               ; 50 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab9_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 50 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_011|                                                                         ; 4 (0)               ; 46 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab9_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 46 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_012|                                                                         ; 4 (0)               ; 46 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab9_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 46 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_013|                                                                         ; 3 (0)               ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab9_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 10 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_014|                                                                         ; 4 (0)               ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab9_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 10 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_015|                                                                         ; 4 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab9_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_016|                                                                         ; 4 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab9_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_017|                                                                         ; 4 (0)               ; 38 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab9_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 38 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 4 (0)               ; 94 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_handshake_clock_crosser         ; lab9_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 94 (90)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                          ; altera_avalon_st_clock_crosser                   ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                     ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                     ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                          ; altera_merlin_master_agent                       ; lab9_soc     ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                ; altera_merlin_master_translator                  ; lab9_soc     ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                         ; altera_merlin_master_translator                  ; lab9_soc     ;
;          |altera_merlin_slave_agent:aes_aes_slave_agent|                                                                                ; 3 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aes_aes_slave_agent                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                        ; lab9_soc     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aes_aes_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                        ; altera_merlin_burst_uncompressor                 ; lab9_soc     ;
;          |altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                        ; lab9_soc     ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                        ; lab9_soc     ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                          ; 5 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                        ; lab9_soc     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                  ; altera_merlin_burst_uncompressor                 ; lab9_soc     ;
;          |altera_merlin_slave_agent:sdram_pll_pll_slave_agent|                                                                          ; 4 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                        ; lab9_soc     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                  ; altera_merlin_burst_uncompressor                 ; lab9_soc     ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                        ; lab9_soc     ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 6 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                        ; lab9_soc     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                           ; altera_merlin_burst_uncompressor                 ; lab9_soc     ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 4 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                        ; lab9_soc     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                           ; altera_merlin_burst_uncompressor                 ; lab9_soc     ;
;          |altera_merlin_slave_translator:aes_aes_slave_translator|                                                                      ; 3 (3)               ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_aes_slave_translator                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                   ; lab9_soc     ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 10 (10)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                   ; lab9_soc     ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                   ; lab9_soc     ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                   ; lab9_soc     ;
;          |altera_merlin_slave_translator:sdram_pll_pll_slave_translator|                                                                ; 2 (2)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                   ; lab9_soc     ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                   ; lab9_soc     ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 6 (6)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                   ; lab9_soc     ;
;          |lab9_soc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                               ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                     ; lab9_soc_mm_interconnect_0_cmd_demux             ; lab9_soc     ;
;          |lab9_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                             ; lab9_soc_mm_interconnect_0_cmd_demux_001         ; lab9_soc     ;
;          |lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                           ; 10 (6)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                                                 ; lab9_soc_mm_interconnect_0_cmd_mux_002           ; lab9_soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                         ; lab9_soc     ;
;          |lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                                                           ; 56 (52)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                                                                                 ; lab9_soc_mm_interconnect_0_cmd_mux_002           ; lab9_soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                         ; lab9_soc     ;
;          |lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|                                                                           ; 9 (5)               ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                                                                                                                                                 ; lab9_soc_mm_interconnect_0_cmd_mux_002           ; lab9_soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                         ; lab9_soc     ;
;          |lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|                                                                           ; 46 (42)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005                                                                                                                                                                                                                                                                                                 ; lab9_soc_mm_interconnect_0_cmd_mux_002           ; lab9_soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                         ; lab9_soc     ;
;          |lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|                                                                           ; 67 (63)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006                                                                                                                                                                                                                                                                                                 ; lab9_soc_mm_interconnect_0_cmd_mux_002           ; lab9_soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                         ; lab9_soc     ;
;          |lab9_soc_mm_interconnect_0_router:router|                                                                                     ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                           ; lab9_soc_mm_interconnect_0_router                ; lab9_soc     ;
;          |lab9_soc_mm_interconnect_0_router_001:router_001|                                                                             ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                   ; lab9_soc_mm_interconnect_0_router_001            ; lab9_soc     ;
;          |lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                                                                             ; lab9_soc_mm_interconnect_0_rsp_demux_002         ; lab9_soc     ;
;          |lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_003|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                                                                                                                                                             ; lab9_soc_mm_interconnect_0_rsp_demux_002         ; lab9_soc     ;
;          |lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_004|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_004                                                                                                                                                                                                                                                                                             ; lab9_soc_mm_interconnect_0_rsp_demux_002         ; lab9_soc     ;
;          |lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_005|                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_005                                                                                                                                                                                                                                                                                             ; lab9_soc_mm_interconnect_0_rsp_demux_002         ; lab9_soc     ;
;          |lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_006|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_006                                                                                                                                                                                                                                                                                             ; lab9_soc_mm_interconnect_0_rsp_demux_002         ; lab9_soc     ;
;          |lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                   ; 71 (71)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                         ; lab9_soc_mm_interconnect_0_rsp_mux               ; lab9_soc     ;
;          |lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                 ; lab9_soc_mm_interconnect_0_rsp_mux_001           ; lab9_soc     ;
;       |lab9_soc_nios2_gen2_0:nios2_gen2_0|                                                                                              ; 1056 (0)            ; 590 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                              ; lab9_soc_nios2_gen2_0                            ; lab9_soc     ;
;          |lab9_soc_nios2_gen2_0_cpu:cpu|                                                                                                ; 1056 (766)          ; 590 (320)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                ; lab9_soc_nios2_gen2_0_cpu                        ; lab9_soc     ;
;             |lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|                                               ; 290 (33)            ; 270 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                    ; lab9_soc_nios2_gen2_0_cpu_nios2_oci              ; lab9_soc     ;
;                |lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|                        ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                    ; lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper    ; lab9_soc     ;
;                   |lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|                       ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk     ; lab9_soc     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                          ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                          ; work         ;
;                   |lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|                             ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck                                                            ; lab9_soc_nios2_gen2_0_cpu_debug_slave_tck        ; lab9_soc     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                          ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                          ; work         ;
;                   |sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy|                                                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy                                                                                   ; sld_virtual_jtag_basic                           ; work         ;
;                |lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|                              ; 11 (11)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                          ; lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg       ; lab9_soc     ;
;                |lab9_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break|                                ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                            ; lab9_soc_nios2_gen2_0_cpu_nios2_oci_break        ; lab9_soc     ;
;                |lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug|                                ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                            ; lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug        ; lab9_soc     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                        ; altera_std_synchronizer                          ; work         ;
;                |lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|                                      ; 114 (114)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                  ; lab9_soc_nios2_gen2_0_cpu_nios2_ocimem           ; lab9_soc     ;
;                   |lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram|                              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module   ; lab9_soc     ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                       ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                  ; work         ;
;             |lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a|                                ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                     ; lab9_soc_nios2_gen2_0_cpu_register_bank_a_module ; lab9_soc     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                       ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                            ; altsyncram_6mc1                                  ; work         ;
;             |lab9_soc_nios2_gen2_0_cpu_register_bank_b_module:lab9_soc_nios2_gen2_0_cpu_register_bank_b|                                ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_b_module:lab9_soc_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                     ; lab9_soc_nios2_gen2_0_cpu_register_bank_b_module ; lab9_soc     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_b_module:lab9_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                       ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_b_module:lab9_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                            ; altsyncram_6mc1                                  ; work         ;
;       |lab9_soc_onchip_memory2_0:onchip_memory2_0|                                                                                      ; 1 (1)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                      ; lab9_soc_onchip_memory2_0                        ; lab9_soc     ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                            ; altsyncram                                       ; work         ;
;             |altsyncram_tqg1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tqg1:auto_generated                                                                                                                                                                                                                                                                                             ; altsyncram_tqg1                                  ; work         ;
;       |lab9_soc_sdram:sdram|                                                                                                            ; 326 (252)           ; 337 (209)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                            ; lab9_soc_sdram                                   ; lab9_soc     ;
;          |lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|                                                      ; 74 (74)             ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                    ; lab9_soc_sdram_input_efifo_module                ; lab9_soc     ;
;       |lab9_soc_sdram_pll:sdram_pll|                                                                                                    ; 9 (8)               ; 6 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                                                                                                                    ; lab9_soc_sdram_pll                               ; lab9_soc     ;
;          |lab9_soc_sdram_pll_altpll_lqa2:sd1|                                                                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_sdram_pll:sdram_pll|lab9_soc_sdram_pll_altpll_lqa2:sd1                                                                                                                                                                                                                                                                                                                                 ; lab9_soc_sdram_pll_altpll_lqa2                   ; lab9_soc     ;
;          |lab9_soc_sdram_pll_stdsync_sv6:stdsync2|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_sdram_pll:sdram_pll|lab9_soc_sdram_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                            ; lab9_soc_sdram_pll_stdsync_sv6                   ; lab9_soc     ;
;             |lab9_soc_sdram_pll_dffpipe_l2c:dffpipe3|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_sdram_pll:sdram_pll|lab9_soc_sdram_pll_stdsync_sv6:stdsync2|lab9_soc_sdram_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                    ; lab9_soc_sdram_pll_dffpipe_l2c                   ; lab9_soc     ;
;       |lab9_soc_timer_0:timer_0|                                                                                                        ; 131 (131)           ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                                        ; lab9_soc_timer_0                                 ; lab9_soc     ;
;    |sld_hub:auto_hub|                                                                                                                   ; 152 (1)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_hub                                          ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 151 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                      ; alt_sld_fab_with_jtag_input                      ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 151 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                   ; alt_sld_fab                                      ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 151 (1)             ; 85 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                               ; alt_sld_fab_alt_sld_fab                          ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 150 (0)             ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                   ; alt_sld_fab_alt_sld_fab_sldfabric                ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 150 (108)           ; 79 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                      ; sld_jtag_hub                                     ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                              ; sld_rom_sr                                       ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                            ; sld_shadow_jsm                                   ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------+
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb0|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                     ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb10|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                    ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb11|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                    ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb12|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                    ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb13|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                    ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb14|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                    ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb15|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                    ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb1|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                     ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb2|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                     ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb3|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                     ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb4|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                     ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb5|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                     ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb6|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                     ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb7|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                     ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb8|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                     ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb9|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                     ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif    ;
; lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                                      ;
; lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                                      ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192 ; None                                      ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                                      ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_b_module:lab9_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                                      ;
; lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tqg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                            ; AUTO ; Single Port      ; 4            ; 32           ; --           ; --           ; 128  ; lab9_soc_onchip_memory2_0.hex             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab9_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab9_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab9_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab9_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab9_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem                                                                                                                                                                                                                                               ; lab9_soc.qsys   ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_irq_mapper:irq_mapper                                                                                                                                                                                                                ; lab9_soc.qsys   ;
; Altera ; altera_irq_clock_crosser                 ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                     ; lab9_soc.qsys   ;
; Altera ; altera_irq_clock_crosser                 ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                 ; lab9_soc.qsys   ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                              ; lab9_soc.qsys   ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                  ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aes_aes_slave_agent                                                                                                                                                    ; lab9_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rdata_fifo                                                                                                                                             ; lab9_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo                                                                                                                                               ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_aes_slave_translator                                                                                                                                          ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                   ; lab9_soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                      ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                               ; lab9_soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                  ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                               ; lab9_soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                  ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                               ; lab9_soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                  ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                               ; lab9_soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                  ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                               ; lab9_soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                  ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                               ; lab9_soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                  ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                               ; lab9_soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                  ; lab9_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                   ; lab9_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                           ; lab9_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                       ; lab9_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                   ; lab9_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                               ; lab9_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                               ; lab9_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                               ; lab9_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005                                                                                                                                               ; lab9_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006                                                                                                                                               ; lab9_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                   ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                 ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                             ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                             ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                             ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                             ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                             ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                             ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                             ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                             ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                             ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010                                                                                                                                             ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011                                                                                                                                             ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012                                                                                                                                             ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013                                                                                                                                             ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014                                                                                                                                             ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015                                                                                                                                             ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016                                                                                                                                             ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017                                                                                                                                             ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                    ; lab9_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo                                                                                                                             ; lab9_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                               ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                          ; lab9_soc.qsys   ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                        ; lab9_soc.qsys   ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                              ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                     ; lab9_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                           ; lab9_soc.qsys   ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                 ; lab9_soc.qsys   ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                       ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                              ; lab9_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo                                                                                                                                       ; lab9_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                    ; lab9_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router:router                                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_001:router_001                                                                                                                                                 ; lab9_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_002                                                                                                                                                 ; lab9_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_003                                                                                                                                                 ; lab9_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_004                                                                                                                                                 ; lab9_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_005                                                                                                                                                 ; lab9_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_006                                                                                                                                                 ; lab9_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_007                                                                                                                                                 ; lab9_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_008                                                                                                                                                 ; lab9_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_009                                                                                                                                                 ; lab9_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                   ; lab9_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                               ; lab9_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                           ; lab9_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                           ; lab9_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_004                                                                                                                                           ; lab9_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_005                                                                                                                                           ; lab9_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_006                                                                                                                                           ; lab9_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                               ; lab9_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                       ; lab9_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                               ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent                                                                                                                                              ; lab9_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo                                                                                                                                       ; lab9_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                    ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                    ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                               ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                       ; lab9_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo                                                                                                                                ; lab9_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                  ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                             ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                       ; lab9_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo                                                                                                                                                ; lab9_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                  ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                             ; lab9_soc.qsys   ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                            ; lab9_soc.qsys   ;
; Altera ; altera_nios2_gen2_unit                   ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                              ; lab9_soc.qsys   ;
; Altera ; altera_avalon_onchip_memory2             ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                    ; lab9_soc.qsys   ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller                                                                                                                                                                                                        ; lab9_soc.qsys   ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001                                                                                                                                                                                                    ; lab9_soc.qsys   ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002                                                                                                                                                                                                    ; lab9_soc.qsys   ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram                                                                                                                                                                                                                          ; lab9_soc.qsys   ;
; Altera ; altpll                                   ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                  ; lab9_soc.qsys   ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                            ; lab9_soc.qsys   ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A          ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_timer_0:timer_0                                                                                                                                                                                                                      ; lab9_soc.qsys   ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_next                  ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_state                                                                                                                          ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_next ;
+------------+------------+------------+------------+-------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000              ;
+------------+------------+------------+------------+-------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                       ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                       ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                       ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                       ;
+------------+------------+------------+------------+-------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_state                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                    ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                             ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                             ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                             ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                             ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                             ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                             ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|control:controlBruh|State                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+------------+------------+------------+------------+--------------+--------------+--------------+--------------+--------------+------------+------------+------------+--------------+--------------+--------------+--------------+--------------+------------+------------+------------+--------------+--------------+--------------+--------------+--------------+------------+------------+------------+--------------+--------------+--------------+--------------+--------------+------------+------------+------------+--------------+--------------+--------------+--------------+--------------+------------+------------+------------+--------------+--------------+--------------+--------------+--------------+------------+------------+------------+--------------+--------------+--------------+--------------+--------------+------------+------------+------------+--------------+--------------+--------------+--------------+--------------+------------+------------+------------+--------------+--------------+--------------+--------------+--------------+------------+------------+------------+----------------+------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+------------+
; Name           ; State.Done ; State.ARK9 ; State.ISB9 ; State.ISR9 ; State.IMC8_4 ; State.IMC8_3 ; State.IMC8_2 ; State.IMC8_1 ; State.IMC8_0 ; State.ARK8 ; State.ISB8 ; State.ISR8 ; State.IMC7_4 ; State.IMC7_3 ; State.IMC7_2 ; State.IMC7_1 ; State.IMC7_0 ; State.ARK7 ; State.ISB7 ; State.ISR7 ; State.IMC6_4 ; State.IMC6_3 ; State.IMC6_2 ; State.IMC6_1 ; State.IMC6_0 ; State.ARK6 ; State.ISB6 ; State.ISR6 ; State.IMC5_4 ; State.IMC5_3 ; State.IMC5_2 ; State.IMC5_1 ; State.IMC5_0 ; State.ARK5 ; State.ISB5 ; State.ISR5 ; State.IMC4_4 ; State.IMC4_3 ; State.IMC4_2 ; State.IMC4_1 ; State.IMC4_0 ; State.ARK4 ; State.ISB4 ; State.ISR4 ; State.IMC3_4 ; State.IMC3_3 ; State.IMC3_2 ; State.IMC3_1 ; State.IMC3_0 ; State.ARK3 ; State.ISB3 ; State.ISR3 ; State.IMC2_4 ; State.IMC2_3 ; State.IMC2_2 ; State.IMC2_1 ; State.IMC2_0 ; State.ARK2 ; State.ISB2 ; State.ISR2 ; State.IMC1_4 ; State.IMC1_3 ; State.IMC1_2 ; State.IMC1_1 ; State.IMC1_0 ; State.ARK1 ; State.ISB1 ; State.ISR1 ; State.IMC0_4 ; State.IMC0_3 ; State.IMC0_2 ; State.IMC0_1 ; State.IMC0_0 ; State.ARK0 ; State.ISB0 ; State.ISR0 ; State.ARK_INIT ; State.KE10 ; State.KE9 ; State.KE8 ; State.KE7 ; State.KE6 ; State.KE5 ; State.KE4 ; State.KE3 ; State.KE2 ; State.KE1 ; State.KE0 ; State.Halt ;
+----------------+------------+------------+------------+------------+--------------+--------------+--------------+--------------+--------------+------------+------------+------------+--------------+--------------+--------------+--------------+--------------+------------+------------+------------+--------------+--------------+--------------+--------------+--------------+------------+------------+------------+--------------+--------------+--------------+--------------+--------------+------------+------------+------------+--------------+--------------+--------------+--------------+--------------+------------+------------+------------+--------------+--------------+--------------+--------------+--------------+------------+------------+------------+--------------+--------------+--------------+--------------+--------------+------------+------------+------------+--------------+--------------+--------------+--------------+--------------+------------+------------+------------+--------------+--------------+--------------+--------------+--------------+------------+------------+------------+----------------+------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+------------+
; State.Halt     ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0          ;
; State.KE0      ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1          ;
; State.KE1      ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1          ;
; State.KE2      ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1          ;
; State.KE3      ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1          ;
; State.KE4      ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.KE5      ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.KE6      ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.KE7      ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.KE8      ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.KE9      ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.KE10     ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 1          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.ARK_INIT ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 1              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.ISR0     ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 1          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.ISB0     ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 1          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.ARK0     ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 1          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC0_0   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 1            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC0_1   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 1            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC0_2   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 1            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC0_3   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 1            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC0_4   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 1            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.ISR1     ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 1          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.ISB1     ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 1          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.ARK1     ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 1          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC1_0   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 1            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC1_1   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 1            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC1_2   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 1            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC1_3   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 1            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC1_4   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 1            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.ISR2     ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 1          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.ISB2     ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 1          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.ARK2     ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 1          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC2_0   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 1            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC2_1   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 1            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC2_2   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 1            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC2_3   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 1            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC2_4   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 1            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.ISR3     ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 1          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.ISB3     ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 1          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.ARK3     ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 1          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC3_0   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 1            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC3_1   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 1            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC3_2   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 1            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC3_3   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 1            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC3_4   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 1            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.ISR4     ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 1          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.ISB4     ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 1          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.ARK4     ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 1          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC4_0   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 1            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC4_1   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 1            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC4_2   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 1            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC4_3   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 1            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC4_4   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 1            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.ISR5     ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 1          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.ISB5     ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 1          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.ARK5     ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 1          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC5_0   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 1            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC5_1   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 1            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC5_2   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 1            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC5_3   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 1            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC5_4   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 1            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.ISR6     ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 1          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.ISB6     ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 1          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.ARK6     ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 1          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC6_0   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 1            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC6_1   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 1            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC6_2   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 1            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC6_3   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 1            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC6_4   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 1            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.ISR7     ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 1          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.ISB7     ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 1          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.ARK7     ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 1          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC7_0   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 1            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC7_1   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 1            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC7_2   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 1            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC7_3   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 1            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC7_4   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 1            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.ISR8     ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 1          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.ISB8     ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 1          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.ARK8     ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 1          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC8_0   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 1            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC8_1   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 1            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC8_2   ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 1            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC8_3   ; 0          ; 0          ; 0          ; 0          ; 0            ; 1            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.IMC8_4   ; 0          ; 0          ; 0          ; 0          ; 1            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.ISR9     ; 0          ; 0          ; 0          ; 1          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.ISB9     ; 0          ; 0          ; 1          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.ARK9     ; 0          ; 1          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; State.Done     ; 1          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0              ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
+----------------+------------+------------+------------+------------+--------------+--------------+--------------+--------------+--------------+------------+------------+------------+--------------+--------------+--------------+--------------+--------------+------------+------------+------------+--------------+--------------+--------------+--------------+--------------+------------+------------+------------+--------------+--------------+--------------+--------------+--------------+------------+------------+------------+--------------+--------------+--------------+--------------+--------------+------------+------------+------------+--------------+--------------+--------------+--------------+--------------+------------+------------+------------+--------------+--------------+--------------+--------------+--------------+------------+------------+------------+--------------+--------------+--------------+--------------+--------------+------------+------------+------------+--------------+--------------+--------------+--------------+--------------+------------+------------+------------+----------------+------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                         ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Total number of protected registers is 133                                                                                                                                                                                                                                                                                                                                                                                    ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,65..67,69,71,72,87,88]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,65..67,69,71,72,87,88]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0,1,65..67,69,71,72,87,88]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0,1,65..67,69,71,72,87,88]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65..67,69,71,72,87,88]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65..67,69,71,72,87,88]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65,71,72,86..88]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65,71,72,86..88]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65,69,71,72,86..88]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65,69,71,72,86..88]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65,69,71,72,86..88]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65,69,71,72,86..88]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65,69,71,72,86..88]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65,69,71,72,86..88]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65,71,72,86..88]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65,71,72,86..88]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65,71,72,86..88]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65,71,72,86..88]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1,5,11,15,16,19..22,24,29,31]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_aes_slave_translator|av_chipselect_pre                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[1..4,6..31]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ipending_reg[1..4,6..31]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[1..4,6..31]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                          ; Merged with lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                          ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                          ; Merged with lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                          ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                          ; Merged with lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                          ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                          ; Merged with lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                          ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                          ; Merged with lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                          ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                          ; Merged with lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                          ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                          ; Merged with lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                          ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                          ; Merged with lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                          ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                          ; Merged with lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                          ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                          ; Merged with lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                          ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                          ; Merged with lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                          ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                          ; Merged with lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                          ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                          ; Merged with lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                          ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                          ; Merged with lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                          ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                          ; Merged with lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                          ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                          ; Merged with lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                          ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                          ; Merged with lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                          ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                          ; Merged with lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                          ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                          ; Merged with lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                          ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                          ; Merged with lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                          ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                          ; Merged with lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                          ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                         ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                         ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                         ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                         ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][72]                                                                                                                                                                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                                                                                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                                               ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                               ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                               ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                                               ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                               ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                               ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                               ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                               ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                        ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                        ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                         ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                         ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                         ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                         ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                         ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                         ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                         ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                         ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                    ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                    ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                    ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                    ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                    ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                    ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                    ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                    ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                    ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                    ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                    ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                    ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                    ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                    ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                    ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                    ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                      ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                      ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                      ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                      ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                      ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                      ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                      ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                      ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,2..4,6..10,12..14,17,18,23,25..28]                                                                                                                                                                          ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                         ; Merged with lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                                 ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:DONE|data_out[5,9,17,21,25]                                                                                                                                                                                                                                                                                 ; Merged with lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:DONE|data_out[1]                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:DONE|data_out[3,4,6..8,10..16,18..20,22..24,26..31]                                                                                                                                                                                                                                                         ; Merged with lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:DONE|data_out[2]                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                                        ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                        ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                        ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                        ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                        ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                        ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                                        ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                        ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                    ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                    ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:DONE|data_out[2]                                                                                                                                                                                                                                                                                            ; Merged with lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:DONE|data_out[1]                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                  ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                         ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                  ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                         ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                    ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_aes_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                 ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                    ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_aes_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                 ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                      ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                      ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                      ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                      ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                 ; Merged with lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][72]                                                                                                                                                                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][88]                                                                                                                                                                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                                                                                                                                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][72]                                                                                                                                                                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][88]                                                                                                                                                                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                         ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                         ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                         ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                         ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                         ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                         ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                         ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                         ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                                        ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                                        ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                                        ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                                        ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                                        ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                                        ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                                        ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                                               ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                              ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                                               ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                                               ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                                               ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                                               ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                                               ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                                               ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                                               ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                              ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                                                        ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                                        ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                                                                                                                                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][72]                                                                                                                                                                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][88]                                                                                                                                                                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                      ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                      ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                      ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                      ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                         ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                         ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                         ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                         ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                    ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                    ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                    ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                    ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                    ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                    ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                    ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                    ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                    ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                    ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                    ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                    ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                    ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                    ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                    ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                    ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                    ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                    ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                                       ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                                                                                                                                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][72]                                                                                                                                                                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][88]                                                                                                                                                                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][71]                                                                                                                                                                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][72]                                                                                                                                                                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][88]                                                                                                                                                                                                                                           ; Merged with lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:DONE|data_out[1]                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aes_aes_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aes_aes_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16..31]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16..31]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2..31]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2..31]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2..31]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2..31]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1,5,11,15,16,19..22,24,29,31]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1,5,11,15,16,19..22,24,29,31]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1,5,11,15,16,19..22,24,29,31]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1,5,11,15,16,19..22,24,29,31]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11,23..31]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11,23..31]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][73]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][105]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][105]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][105]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][105]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][105]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][105]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|control:controlBruh|State~2                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|control:controlBruh|State~3                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|control:controlBruh|State~4                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|control:controlBruh|State~5                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|control:controlBruh|State~6                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|control:controlBruh|State~7                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|control:controlBruh|State~8                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                            ;
; Total Number of Removed Registers = 1124                                                                                                                                                                                                                                                                                                                              ;                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                       ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                     ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                 ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                     ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aes_aes_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aes_aes_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aes_aes_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aes_aes_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                          ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                          ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][105]                                                                                                                                                                                                                                        ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][105],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][105],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][105],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][105],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][105],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                          ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                                                                         ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                           ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                 ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[31]                                                                                                                                                                                                                ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[10]                                                                                                                                                                                                                ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[31]                                                                                                                                                                                                         ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                     ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                        ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[11]                                                                                                                                                                                                         ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[6]                                                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                   ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[7]                                                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                   ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[27]                                                                                                                                                                                                                ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[8]                                                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                   ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[9]                                                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                   ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[11]                                                                                                                                                                                                                ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[12]                                                                                                                                                                                                                ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[28]                                                                                                                                                                                                                ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[13]                                                                                                                                                                                                                ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[14]                                                                                                                                                                                                                ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[15]                                                                                                                                                                                                                ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[16]                                                                                                                                                                                                                ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[3]                                                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                   ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[17]                                                                                                                                                                                                                ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[18]                                                                                                                                                                                                                ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[22]                                                                                                                                                                                                         ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[20]                                                                                                                                                                                                                ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[21]                                                                                                                                                                                                                ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[22]                                                                                                                                                                                                                ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[23]                                                                                                                                                                                                                ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[24]                                                                                                                                                                                                                ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[25]                                                                                                                                                                                                                ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[24]                                                                                                                                                                                                         ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                         ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                            ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[26]                                                                                                                                                                                                                ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[29]                                                                                                                                                                                                         ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[29]                                                                                                                                                                                                                ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[2]                                                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                   ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[4]                                                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                   ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1]                                                                                                                                                                                                          ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                   ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[5]                                                                                                                                                                                                          ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                   ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[19]                                                                                                                                                                                                                ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[15]                                                                                                                                                                                                         ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[16]                                                                                                                                                                                                         ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[19]                                                                                                                                                                                                         ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[20]                                                                                                                                                                                                         ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[21]                                                                                                                                                                                                         ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[5]                                                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                   ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11]                                                                                                                                                                                                      ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[1],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[31]                                                                                                                                                                                                      ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|locked[1],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|locked[1],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                     ;                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                         ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|locked[0]                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|locked[0]                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0]                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                      ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                                     ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                      ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                         ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                      ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[29]                                                                                                                                                                                                      ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[28]                                                                                                                                                                                                      ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[27]                                                                                                                                                                                                      ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[26]                                                                                                                                                                                                      ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[25]                                                                                                                                                                                                      ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[24]                                                                                                                                                                                                      ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[23]                                                                                                                                                                                                      ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                  ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                           ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                                  ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                                  ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                                  ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                                  ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                                  ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                                  ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                                  ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                                  ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                                  ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                                  ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                     ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                     ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                     ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                     ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                  ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                       ; Lost Fanouts              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                       ; Lost Fanouts              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                       ; Lost Fanouts              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                    ; Lost Fanouts              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                      ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                    ; Lost Fanouts              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                      ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                    ; Lost Fanouts              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                      ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                    ; Lost Fanouts              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                      ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                    ; Lost Fanouts              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                      ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                    ; Lost Fanouts              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                      ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                                  ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                    ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                                  ; Stuck at GND              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3261  ;
; Number of registers using Synchronous Clear  ; 194   ;
; Number of registers using Synchronous Load   ; 314   ;
; Number of registers using Asynchronous Clear ; 1964  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1850  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; lab9_soc:lab9_qsystem|lab9_soc_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                                                                              ; 3       ;
; lab9_soc:lab9_qsystem|lab9_soc_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                                                              ; 3       ;
; lab9_soc:lab9_qsystem|lab9_soc_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                              ; 3       ;
; lab9_soc:lab9_qsystem|lab9_soc_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                              ; 3       ;
; lab9_soc:lab9_qsystem|lab9_soc_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                                                                                              ; 3       ;
; lab9_soc:lab9_qsystem|lab9_soc_timer_0:timer_0|internal_counter[8]                                                                                                                                                                                                                                                              ; 3       ;
; lab9_soc:lab9_qsystem|lab9_soc_timer_0:timer_0|internal_counter[9]                                                                                                                                                                                                                                                              ; 3       ;
; lab9_soc:lab9_qsystem|lab9_soc_timer_0:timer_0|internal_counter[14]                                                                                                                                                                                                                                                             ; 3       ;
; lab9_soc:lab9_qsystem|lab9_soc_timer_0:timer_0|internal_counter[15]                                                                                                                                                                                                                                                             ; 3       ;
; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                             ; 2       ;
; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                             ; 1       ;
; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                             ; 2       ;
; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                             ; 2       ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                 ; 943     ;
; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                           ; 11      ;
; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                             ; 2       ;
; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                             ; 2       ;
; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                             ; 2       ;
; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                             ; 2       ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                  ; 1       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_aes_slave_translator|waitrequest_reset_override                                                                                                                                                                           ; 11      ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                   ; 11      ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                   ; 17      ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|F_pc[26]                                                                                                                                                                                                                                 ; 5       ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002|r_sync_rst_chain[1]                                                                                                                                                                                                                                            ; 1       ;
; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                                  ; 2       ;
; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                  ; 2       ;
; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                   ; 2       ;
; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                   ; 2       ;
; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                                                                   ; 2       ;
; lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                        ; 11      ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                  ; 1       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                          ; 2       ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                         ; 1       ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                         ; 4       ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002|r_sync_rst_chain[2]                                                                                                                                                                                                                                            ; 2       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                          ; 2       ;
; lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                            ; 9       ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                            ; 1       ;
; lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                    ; 3       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                           ; 6       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                          ; 2       ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                         ; 1       ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002|r_sync_rst_chain[3]                                                                                                                                                                                                                                            ; 1       ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                         ; 1       ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                         ; 4       ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                            ; 2       ;
; lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                            ; 3       ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                         ; 1       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                     ; 2       ;
; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                     ; 2       ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                         ; 1       ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                            ; 1       ;
; lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                           ; 3       ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                             ; 1       ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                         ; 1       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                          ; 2       ;
; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                          ; 2       ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                              ; 1       ;
; lab9_soc:lab9_qsystem|lab9_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                   ; 2       ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                             ; 1       ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                              ; 1       ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                              ; 1       ;
; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                              ; 1       ;
; lab9_soc:lab9_qsystem|lab9_soc_timer_0:timer_0|period_l_register[0]                                                                                                                                                                                                                                                             ; 2       ;
; lab9_soc:lab9_qsystem|lab9_soc_timer_0:timer_0|period_l_register[1]                                                                                                                                                                                                                                                             ; 2       ;
; lab9_soc:lab9_qsystem|lab9_soc_timer_0:timer_0|period_l_register[2]                                                                                                                                                                                                                                                             ; 2       ;
; lab9_soc:lab9_qsystem|lab9_soc_timer_0:timer_0|period_l_register[3]                                                                                                                                                                                                                                                             ; 2       ;
; lab9_soc:lab9_qsystem|lab9_soc_timer_0:timer_0|period_l_register[6]                                                                                                                                                                                                                                                             ; 2       ;
; lab9_soc:lab9_qsystem|lab9_soc_timer_0:timer_0|period_l_register[8]                                                                                                                                                                                                                                                             ; 2       ;
; lab9_soc:lab9_qsystem|lab9_soc_timer_0:timer_0|period_l_register[9]                                                                                                                                                                                                                                                             ; 2       ;
; lab9_soc:lab9_qsystem|lab9_soc_timer_0:timer_0|period_l_register[14]                                                                                                                                                                                                                                                            ; 2       ;
; lab9_soc:lab9_qsystem|lab9_soc_timer_0:timer_0|period_l_register[15]                                                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 75                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                ; Megafunction                                                                                                                                  ; Type ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------+
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_3|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_3|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_3|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_3|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_3|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_3|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_3|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_3|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_3|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_3|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_3|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_3|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_3|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_3|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_3|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_3|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_3|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_3|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_3|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_3|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb12|out[0..7]                       ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb12|Ram0_rtl_0                       ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb8|out[0..7]                        ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb8|Ram0_rtl_0                        ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb4|out[0..7]                        ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb4|Ram0_rtl_0                        ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb0|out[0..7]                        ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb0|Ram0_rtl_0                        ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_2|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_2|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_2|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_2|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_2|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_2|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_2|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_2|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_2|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_2|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_2|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_2|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_2|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_2|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_2|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_2|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_2|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_2|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_2|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_2|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb13|out[0..7]                       ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb13|Ram0_rtl_0                       ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb9|out[0..7]                        ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb9|Ram0_rtl_0                        ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb5|out[0..7]                        ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb5|Ram0_rtl_0                        ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb1|out[0..7]                        ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb1|Ram0_rtl_0                        ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_1|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_1|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_1|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_1|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_1|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_1|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_1|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_1|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_1|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_1|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_1|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_1|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_1|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_1|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_1|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_1|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_1|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_1|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_1|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_1|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb14|out[0..7]                       ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb14|Ram0_rtl_0                       ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb10|out[0..7]                       ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb10|Ram0_rtl_0                       ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb6|out[0..7]                        ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb6|Ram0_rtl_0                        ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb2|out[0..7]                        ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb2|Ram0_rtl_0                        ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_0|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_0|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_0|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_0|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_0|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_0|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_0|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_0|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_0|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_0|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_0|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_0|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_0|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_0|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_0|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_0|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_0|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_0|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_0|out[0..7] ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_0|Ram0_rtl_0 ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb15|out[0..7]                       ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb15|Ram0_rtl_0                       ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb11|out[0..7]                       ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb11|Ram0_rtl_0                       ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb7|out[0..7]                        ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb7|Ram0_rtl_0                        ; RAM  ;
; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb3|out[0..7]                        ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb3|Ram0_rtl_0                        ; RAM  ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_KEY3|data_out[0]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_KEY3|data_out[13]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_KEY0|data_out[23]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_KEY0|data_out[30]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:START|data_out[5]                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]                                                                                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|D_iw[20]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|readdata[1]                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_KEY2|data_out[6]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_KEY1|data_out[2]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_KEY0|data_out[7]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_MSG_EN3|data_out[7]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_MSG_EN2|data_out[1]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_MSG_EN1|data_out[6]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_MSG_EN0|data_out[3]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_MSG_DE3|data_out[5]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_KEY2|data_out[10]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_KEY1|data_out[13]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_KEY0|data_out[11]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_MSG_EN3|data_out[11]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_MSG_EN2|data_out[8]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_MSG_EN1|data_out[13]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_MSG_EN0|data_out[10]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_MSG_DE2|data_out[10]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_KEY3|data_out[20]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_KEY2|data_out[17]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_KEY1|data_out[16]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_MSG_EN3|data_out[21]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_MSG_EN2|data_out[16]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_MSG_EN1|data_out[21]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_MSG_EN0|data_out[21]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_MSG_DE3|data_out[22]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_KEY3|data_out[27]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_KEY2|data_out[24]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_KEY1|data_out[29]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_MSG_EN3|data_out[26]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_MSG_EN2|data_out[29]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_MSG_EN1|data_out[28]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_MSG_EN0|data_out[30]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_MSG_DE2|data_out[29]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|barrierReg:barrierRegBruh|dout[11]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|barrierReg:barrierRegBruh|dout[33]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|barrierReg:barrierRegBruh|dout[67]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|barrierReg:barrierRegBruh|dout[120]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|d_writedata[31]                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_alu_result[8]                                                                                                                                                                                                                                                            ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]                                                                                                  ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]                                                                                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|E_src2[13]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                       ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|F_pc[11]                                                                                                                                                                                                                                                                   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                     ;
; 17:1               ; 31 bits   ; 341 LEs       ; 279 LEs              ; 62 LEs                 ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_aes_slave_translator|av_readdata_pre[10]                                                                                                                                                                                                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                            ;
; 10:1               ; 32 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|register128:msgReg|dout[57]                                                                                                                                                                                                                                                                            ;
; 10:1               ; 96 bits   ; 576 LEs       ; 384 LEs              ; 192 LEs                ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|register128:msgReg|dout[36]                                                                                                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[11]                                                                                                                                                                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                              ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                              ;
; 7:1                ; 62 bits   ; 248 LEs       ; 0 LEs                ; 248 LEs                ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|active_addr[24]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|E_logic_result[2]                                                                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|mux4_32:muxIMC|Mux7                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]                                                                                                                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_001:router_001|src_channel[4]                                                                                                                                                                                                                                ;
; 16:1               ; 128 bits  ; 1280 LEs      ; 896 LEs              ; 384 LEs                ; No         ; |lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|AddRoundKey:AddRoundKeyBruh|Mux66                                                                                                                                                                                                                                                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router:router|src_channel[6]                                                                                                                                                                                                                                        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|Selector34                                                                                                                                                                                                                                                                                                             ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |lab9_top|lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|Selector27                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_b_module:lab9_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tqg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram ;
+-----------------------------+-------+------+----------------------+
; Assignment                  ; Value ; From ; To                   ;
+-----------------------------+-------+------+----------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0      ;
+-----------------------------+-------+------+----------------------+


+---------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_sdram_pll:sdram_pll ;
+----------------+-------+------+-------------------------------------------+
; Assignment     ; Value ; From ; To                                        ;
+----------------+-------+------+-------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                                ;
+----------------+-------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_sdram_pll:sdram_pll|lab9_soc_sdram_pll_stdsync_sv6:stdsync2|lab9_soc_sdram_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                              ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                           ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                              ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                           ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                              ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                           ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_004 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                              ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                           ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_005 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                              ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                           ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_006 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                              ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                           ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                        ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                            ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                   ;
+-------------------+-------+------+------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]               ;
+-------------------+-------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002 ;
+-------------------+-------+------+------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                   ;
+-------------------+-------+------+------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]               ;
+-------------------+-------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb12|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb8|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb4|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb0|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb13|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb9|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb5|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb1|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb14|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb10|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb6|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb2|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb15|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb11|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb7|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb3|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                    ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                          ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                          ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                          ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                          ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                 ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                 ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                    ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                          ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                          ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                          ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                          ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                 ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                 ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                               ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                               ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                               ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_b_module:lab9_soc_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_b_module:lab9_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                               ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                               ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                               ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                        ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                        ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                        ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0 ;
+----------------+-------------------------------+--------------------------------------------------------------+
; Parameter Name ; Value                         ; Type                                                         ;
+----------------+-------------------------------+--------------------------------------------------------------+
; INIT_FILE      ; lab9_soc_onchip_memory2_0.hex ; String                                                       ;
+----------------+-------------------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                               ;
+------------------------------------+-------------------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT                   ; Untyped                                                            ;
; WIDTH_A                            ; 32                            ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 2                             ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 4                             ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                                            ;
; WIDTH_B                            ; 1                             ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                             ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                             ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 4                             ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                             ; Signed Integer                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                     ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                            ;
; INIT_FILE                          ; lab9_soc_onchip_memory2_0.hex ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 4                             ; Signed Integer                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_tqg1               ; Untyped                                                            ;
+------------------------------------+-------------------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W               ; 29    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                 ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                                                       ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                       ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                       ;
; UAV_ADDRESS_W               ; 29    ; Signed Integer                                                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                       ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                       ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                       ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                       ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_aes_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                        ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                        ;
; PKT_CACHE_H               ; 99    ; Signed Integer                                                                                                                        ;
; PKT_CACHE_L               ; 96    ; Signed Integer                                                                                                                        ;
; PKT_THREAD_ID_H           ; 92    ; Signed Integer                                                                                                                        ;
; PKT_THREAD_ID_L           ; 92    ; Signed Integer                                                                                                                        ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 70    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                        ;
; ID                        ; 0     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                        ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_ADDR_W                ; 29    ; Signed Integer                                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                               ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                               ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                               ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                               ;
; PKT_CACHE_H               ; 99    ; Signed Integer                                                                                                                               ;
; PKT_CACHE_L               ; 96    ; Signed Integer                                                                                                                               ;
; PKT_THREAD_ID_H           ; 92    ; Signed Integer                                                                                                                               ;
; PKT_THREAD_ID_L           ; 92    ; Signed Integer                                                                                                                               ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                               ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                               ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_EXCLUSIVE       ; 70    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                               ;
; ID                        ; 1     ; Signed Integer                                                                                                                               ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                               ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                               ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                               ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                               ;
; PKT_ADDR_W                ; 29    ; Signed Integer                                                                                                                               ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aes_aes_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aes_aes_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                            ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                            ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                       ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                         ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                         ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router:router|lab9_soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 6     ; Signed Integer                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_001:router_001|lab9_soc_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_002|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_003|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_004|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_005|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_006|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_007|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_008|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_009|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                   ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                   ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                   ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                   ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                   ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 8      ; Signed Integer                                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                        ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                                                                                     ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                     ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                     ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                     ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|altera_irq_clock_crosser:irq_synchronizer ;
+--------------------+-------+---------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                                  ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                          ;
; depth          ; 3     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|altera_irq_clock_crosser:irq_synchronizer_001 ;
+--------------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                                      ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                              ;
; depth          ; 3     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                               ;
+---------------------------+----------+--------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                     ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                             ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                     ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                     ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                     ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                     ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                     ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                     ;
+---------------------------+----------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                   ;
+---------------------------+----------+------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                         ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                         ;
+---------------------------+----------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                   ;
+---------------------------+----------+------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                         ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                         ;
+---------------------------+----------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb12|altsyncram:Ram0_rtl_0 ;
+------------------------------------+-------------------------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                     ; Type                                                                                               ;
+------------------------------------+-------------------------------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                                                                                            ;
; OPERATION_MODE                     ; ROM                                       ; Untyped                                                                                            ;
; WIDTH_A                            ; 8                                         ; Untyped                                                                                            ;
; WIDTHAD_A                          ; 8                                         ; Untyped                                                                                            ;
; NUMWORDS_A                         ; 256                                       ; Untyped                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                                                                                            ;
; WIDTH_B                            ; 1                                         ; Untyped                                                                                            ;
; WIDTHAD_B                          ; 1                                         ; Untyped                                                                                            ;
; NUMWORDS_B                         ; 1                                         ; Untyped                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                                         ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                            ;
; INIT_FILE                          ; db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_a471                           ; Untyped                                                                                            ;
+------------------------------------+-------------------------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb8|altsyncram:Ram0_rtl_0 ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                     ; Type                                                                                              ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                                                                                    ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                                                                                           ;
; OPERATION_MODE                     ; ROM                                       ; Untyped                                                                                           ;
; WIDTH_A                            ; 8                                         ; Untyped                                                                                           ;
; WIDTHAD_A                          ; 8                                         ; Untyped                                                                                           ;
; NUMWORDS_A                         ; 256                                       ; Untyped                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                                                                                           ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                                                                                           ;
; WIDTH_B                            ; 1                                         ; Untyped                                                                                           ;
; WIDTHAD_B                          ; 1                                         ; Untyped                                                                                           ;
; NUMWORDS_B                         ; 1                                         ; Untyped                                                                                           ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                                                                                           ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                                                                                           ;
; BYTE_SIZE                          ; 8                                         ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                           ;
; INIT_FILE                          ; db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif ; Untyped                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                                                                                           ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_a471                           ; Untyped                                                                                           ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb4|altsyncram:Ram0_rtl_0 ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                     ; Type                                                                                              ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                                                                                    ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                                                                                           ;
; OPERATION_MODE                     ; ROM                                       ; Untyped                                                                                           ;
; WIDTH_A                            ; 8                                         ; Untyped                                                                                           ;
; WIDTHAD_A                          ; 8                                         ; Untyped                                                                                           ;
; NUMWORDS_A                         ; 256                                       ; Untyped                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                                                                                           ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                                                                                           ;
; WIDTH_B                            ; 1                                         ; Untyped                                                                                           ;
; WIDTHAD_B                          ; 1                                         ; Untyped                                                                                           ;
; NUMWORDS_B                         ; 1                                         ; Untyped                                                                                           ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                                                                                           ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                                                                                           ;
; BYTE_SIZE                          ; 8                                         ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                           ;
; INIT_FILE                          ; db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif ; Untyped                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                                                                                           ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_a471                           ; Untyped                                                                                           ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb0|altsyncram:Ram0_rtl_0 ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                     ; Type                                                                                              ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                                                                                    ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                                                                                           ;
; OPERATION_MODE                     ; ROM                                       ; Untyped                                                                                           ;
; WIDTH_A                            ; 8                                         ; Untyped                                                                                           ;
; WIDTHAD_A                          ; 8                                         ; Untyped                                                                                           ;
; NUMWORDS_A                         ; 256                                       ; Untyped                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                                                                                           ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                                                                                           ;
; WIDTH_B                            ; 1                                         ; Untyped                                                                                           ;
; WIDTHAD_B                          ; 1                                         ; Untyped                                                                                           ;
; NUMWORDS_B                         ; 1                                         ; Untyped                                                                                           ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                                                                                           ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                                                                                           ;
; BYTE_SIZE                          ; 8                                         ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                           ;
; INIT_FILE                          ; db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif ; Untyped                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                                                                                           ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_a471                           ; Untyped                                                                                           ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb13|altsyncram:Ram0_rtl_0 ;
+------------------------------------+-------------------------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                     ; Type                                                                                               ;
+------------------------------------+-------------------------------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                                                                                            ;
; OPERATION_MODE                     ; ROM                                       ; Untyped                                                                                            ;
; WIDTH_A                            ; 8                                         ; Untyped                                                                                            ;
; WIDTHAD_A                          ; 8                                         ; Untyped                                                                                            ;
; NUMWORDS_A                         ; 256                                       ; Untyped                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                                                                                            ;
; WIDTH_B                            ; 1                                         ; Untyped                                                                                            ;
; WIDTHAD_B                          ; 1                                         ; Untyped                                                                                            ;
; NUMWORDS_B                         ; 1                                         ; Untyped                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                                         ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                            ;
; INIT_FILE                          ; db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_a471                           ; Untyped                                                                                            ;
+------------------------------------+-------------------------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb9|altsyncram:Ram0_rtl_0 ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                     ; Type                                                                                              ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                                                                                    ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                                                                                           ;
; OPERATION_MODE                     ; ROM                                       ; Untyped                                                                                           ;
; WIDTH_A                            ; 8                                         ; Untyped                                                                                           ;
; WIDTHAD_A                          ; 8                                         ; Untyped                                                                                           ;
; NUMWORDS_A                         ; 256                                       ; Untyped                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                                                                                           ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                                                                                           ;
; WIDTH_B                            ; 1                                         ; Untyped                                                                                           ;
; WIDTHAD_B                          ; 1                                         ; Untyped                                                                                           ;
; NUMWORDS_B                         ; 1                                         ; Untyped                                                                                           ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                                                                                           ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                                                                                           ;
; BYTE_SIZE                          ; 8                                         ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                           ;
; INIT_FILE                          ; db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif ; Untyped                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                                                                                           ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_a471                           ; Untyped                                                                                           ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb5|altsyncram:Ram0_rtl_0 ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                     ; Type                                                                                              ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                                                                                    ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                                                                                           ;
; OPERATION_MODE                     ; ROM                                       ; Untyped                                                                                           ;
; WIDTH_A                            ; 8                                         ; Untyped                                                                                           ;
; WIDTHAD_A                          ; 8                                         ; Untyped                                                                                           ;
; NUMWORDS_A                         ; 256                                       ; Untyped                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                                                                                           ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                                                                                           ;
; WIDTH_B                            ; 1                                         ; Untyped                                                                                           ;
; WIDTHAD_B                          ; 1                                         ; Untyped                                                                                           ;
; NUMWORDS_B                         ; 1                                         ; Untyped                                                                                           ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                                                                                           ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                                                                                           ;
; BYTE_SIZE                          ; 8                                         ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                           ;
; INIT_FILE                          ; db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif ; Untyped                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                                                                                           ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_a471                           ; Untyped                                                                                           ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb1|altsyncram:Ram0_rtl_0 ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                     ; Type                                                                                              ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                                                                                    ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                                                                                           ;
; OPERATION_MODE                     ; ROM                                       ; Untyped                                                                                           ;
; WIDTH_A                            ; 8                                         ; Untyped                                                                                           ;
; WIDTHAD_A                          ; 8                                         ; Untyped                                                                                           ;
; NUMWORDS_A                         ; 256                                       ; Untyped                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                                                                                           ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                                                                                           ;
; WIDTH_B                            ; 1                                         ; Untyped                                                                                           ;
; WIDTHAD_B                          ; 1                                         ; Untyped                                                                                           ;
; NUMWORDS_B                         ; 1                                         ; Untyped                                                                                           ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                                                                                           ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                                                                                           ;
; BYTE_SIZE                          ; 8                                         ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                           ;
; INIT_FILE                          ; db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif ; Untyped                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                                                                                           ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_a471                           ; Untyped                                                                                           ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb14|altsyncram:Ram0_rtl_0 ;
+------------------------------------+-------------------------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                     ; Type                                                                                               ;
+------------------------------------+-------------------------------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                                                                                            ;
; OPERATION_MODE                     ; ROM                                       ; Untyped                                                                                            ;
; WIDTH_A                            ; 8                                         ; Untyped                                                                                            ;
; WIDTHAD_A                          ; 8                                         ; Untyped                                                                                            ;
; NUMWORDS_A                         ; 256                                       ; Untyped                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                                                                                            ;
; WIDTH_B                            ; 1                                         ; Untyped                                                                                            ;
; WIDTHAD_B                          ; 1                                         ; Untyped                                                                                            ;
; NUMWORDS_B                         ; 1                                         ; Untyped                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                                         ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                            ;
; INIT_FILE                          ; db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_a471                           ; Untyped                                                                                            ;
+------------------------------------+-------------------------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb10|altsyncram:Ram0_rtl_0 ;
+------------------------------------+-------------------------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                     ; Type                                                                                               ;
+------------------------------------+-------------------------------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                                                                                            ;
; OPERATION_MODE                     ; ROM                                       ; Untyped                                                                                            ;
; WIDTH_A                            ; 8                                         ; Untyped                                                                                            ;
; WIDTHAD_A                          ; 8                                         ; Untyped                                                                                            ;
; NUMWORDS_A                         ; 256                                       ; Untyped                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                                                                                            ;
; WIDTH_B                            ; 1                                         ; Untyped                                                                                            ;
; WIDTHAD_B                          ; 1                                         ; Untyped                                                                                            ;
; NUMWORDS_B                         ; 1                                         ; Untyped                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                                         ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                            ;
; INIT_FILE                          ; db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_a471                           ; Untyped                                                                                            ;
+------------------------------------+-------------------------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb6|altsyncram:Ram0_rtl_0 ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                     ; Type                                                                                              ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                                                                                    ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                                                                                           ;
; OPERATION_MODE                     ; ROM                                       ; Untyped                                                                                           ;
; WIDTH_A                            ; 8                                         ; Untyped                                                                                           ;
; WIDTHAD_A                          ; 8                                         ; Untyped                                                                                           ;
; NUMWORDS_A                         ; 256                                       ; Untyped                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                                                                                           ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                                                                                           ;
; WIDTH_B                            ; 1                                         ; Untyped                                                                                           ;
; WIDTHAD_B                          ; 1                                         ; Untyped                                                                                           ;
; NUMWORDS_B                         ; 1                                         ; Untyped                                                                                           ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                                                                                           ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                                                                                           ;
; BYTE_SIZE                          ; 8                                         ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                           ;
; INIT_FILE                          ; db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif ; Untyped                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                                                                                           ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_a471                           ; Untyped                                                                                           ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb2|altsyncram:Ram0_rtl_0 ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                     ; Type                                                                                              ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                                                                                    ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                                                                                           ;
; OPERATION_MODE                     ; ROM                                       ; Untyped                                                                                           ;
; WIDTH_A                            ; 8                                         ; Untyped                                                                                           ;
; WIDTHAD_A                          ; 8                                         ; Untyped                                                                                           ;
; NUMWORDS_A                         ; 256                                       ; Untyped                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                                                                                           ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                                                                                           ;
; WIDTH_B                            ; 1                                         ; Untyped                                                                                           ;
; WIDTHAD_B                          ; 1                                         ; Untyped                                                                                           ;
; NUMWORDS_B                         ; 1                                         ; Untyped                                                                                           ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                                                                                           ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                                                                                           ;
; BYTE_SIZE                          ; 8                                         ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                           ;
; INIT_FILE                          ; db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif ; Untyped                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                                                                                           ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_a471                           ; Untyped                                                                                           ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                        ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                                      ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                     ;
; INIT_FILE                          ; db/lab9.rom0_SubBytes_30aef7a4.hdl.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8o61                        ; Untyped                                                                                                                     ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb15|altsyncram:Ram0_rtl_0 ;
+------------------------------------+-------------------------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                     ; Type                                                                                               ;
+------------------------------------+-------------------------------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                                                                                            ;
; OPERATION_MODE                     ; ROM                                       ; Untyped                                                                                            ;
; WIDTH_A                            ; 8                                         ; Untyped                                                                                            ;
; WIDTHAD_A                          ; 8                                         ; Untyped                                                                                            ;
; NUMWORDS_A                         ; 256                                       ; Untyped                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                                                                                            ;
; WIDTH_B                            ; 1                                         ; Untyped                                                                                            ;
; WIDTHAD_B                          ; 1                                         ; Untyped                                                                                            ;
; NUMWORDS_B                         ; 1                                         ; Untyped                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                                         ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                            ;
; INIT_FILE                          ; db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_a471                           ; Untyped                                                                                            ;
+------------------------------------+-------------------------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb11|altsyncram:Ram0_rtl_0 ;
+------------------------------------+-------------------------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                     ; Type                                                                                               ;
+------------------------------------+-------------------------------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                                                                                            ;
; OPERATION_MODE                     ; ROM                                       ; Untyped                                                                                            ;
; WIDTH_A                            ; 8                                         ; Untyped                                                                                            ;
; WIDTHAD_A                          ; 8                                         ; Untyped                                                                                            ;
; NUMWORDS_A                         ; 256                                       ; Untyped                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                                                                                            ;
; WIDTH_B                            ; 1                                         ; Untyped                                                                                            ;
; WIDTHAD_B                          ; 1                                         ; Untyped                                                                                            ;
; NUMWORDS_B                         ; 1                                         ; Untyped                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                                         ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                            ;
; INIT_FILE                          ; db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_a471                           ; Untyped                                                                                            ;
+------------------------------------+-------------------------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb7|altsyncram:Ram0_rtl_0 ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                     ; Type                                                                                              ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                                                                                    ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                                                                                           ;
; OPERATION_MODE                     ; ROM                                       ; Untyped                                                                                           ;
; WIDTH_A                            ; 8                                         ; Untyped                                                                                           ;
; WIDTHAD_A                          ; 8                                         ; Untyped                                                                                           ;
; NUMWORDS_A                         ; 256                                       ; Untyped                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                                                                                           ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                                                                                           ;
; WIDTH_B                            ; 1                                         ; Untyped                                                                                           ;
; WIDTHAD_B                          ; 1                                         ; Untyped                                                                                           ;
; NUMWORDS_B                         ; 1                                         ; Untyped                                                                                           ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                                                                                           ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                                                                                           ;
; BYTE_SIZE                          ; 8                                         ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                           ;
; INIT_FILE                          ; db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif ; Untyped                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                                                                                           ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_a471                           ; Untyped                                                                                           ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb3|altsyncram:Ram0_rtl_0 ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                     ; Type                                                                                              ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                                                                                    ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                                                                                           ;
; OPERATION_MODE                     ; ROM                                       ; Untyped                                                                                           ;
; WIDTH_A                            ; 8                                         ; Untyped                                                                                           ;
; WIDTHAD_A                          ; 8                                         ; Untyped                                                                                           ;
; NUMWORDS_A                         ; 256                                       ; Untyped                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                                                                                           ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                                                                                           ;
; WIDTH_B                            ; 1                                         ; Untyped                                                                                           ;
; WIDTHAD_B                          ; 1                                         ; Untyped                                                                                           ;
; NUMWORDS_B                         ; 1                                         ; Untyped                                                                                           ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                                                                                           ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                                                                                           ;
; BYTE_SIZE                          ; 8                                         ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                           ;
; INIT_FILE                          ; db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif ; Untyped                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                                                                                           ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_a471                           ; Untyped                                                                                           ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                     ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                   ;
; Entity Instance            ; lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                        ;
;     -- lpm_width           ; 8                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                  ;
; Entity Instance            ; lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                        ;
;     -- lpm_width           ; 8                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                  ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 60                                                                                                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_b_module:lab9_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb12|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb8|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb4|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb0|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb13|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb9|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb5|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb1|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb14|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb10|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb6|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb2|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb15|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb11|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb7|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb3|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                       ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                  ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002" ;
+----------------+-------+----------+----------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                  ;
+----------------+-------+----------+----------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                             ;
+----------------+-------+----------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                       ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                  ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+----------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                  ;
+----------------+-------+----------+----------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                             ;
+----------------+-------+----------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                   ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                              ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-----------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                             ;
+----------------+--------+----------+-----------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                              ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                        ;
+----------------+--------+----------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                             ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                             ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                             ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                             ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                             ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                             ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                             ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                             ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                             ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                             ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                             ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                             ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                             ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                             ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                             ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                             ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                             ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                         ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                            ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                               ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[15..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                         ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                    ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_004|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_002|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_001:router_001|lab9_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                        ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router:router|lab9_soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                            ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                        ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                   ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aes_aes_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                             ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                      ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_aes_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_sdram_pll:sdram_pll|lab9_soc_sdram_pll_altpll_lqa2:sd1"   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_sdram_pll:sdram_pll" ;
+--------------------+--------+----------+---------------------------------------+
; Port               ; Type   ; Severity ; Details                               ;
+--------------------+--------+----------+---------------------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected                ;
; scandataout        ; Output ; Info     ; Explicitly unconnected                ;
; areset             ; Input  ; Info     ; Stuck at GND                          ;
; locked             ; Output ; Info     ; Explicitly unconnected                ;
; phasedone          ; Output ; Info     ; Explicitly unconnected                ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                          ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                          ;
; phasestep          ; Input  ; Info     ; Stuck at GND                          ;
; scanclk            ; Input  ; Info     ; Stuck at GND                          ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                          ;
; scandata           ; Input  ; Info     ; Stuck at GND                          ;
; configupdate       ; Input  ; Info     ; Stuck at GND                          ;
+--------------------+--------+----------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                         ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                          ;
+--------+-------+----------+------------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                     ;
+--------+-------+----------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab9_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                            ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                           ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                           ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                  ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                             ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
; oci_ienable[4..1]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_test_bench:the_lab9_soc_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                    ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+--------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                          ;
+---------------+--------+----------+--------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                           ;
+---------------+--------+----------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic"                                       ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0"                                                           ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9" ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                    ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Rcon[5..4] ; Input ; Info     ; Stuck at VCC                                                                                               ;
; Rcon[2..1] ; Input ; Info     ; Stuck at VCC                                                                                               ;
; Rcon[7..6] ; Input ; Info     ; Stuck at GND                                                                                               ;
; Rcon[3]    ; Input ; Info     ; Stuck at GND                                                                                               ;
; Rcon[0]    ; Input ; Info     ; Stuck at GND                                                                                               ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8" ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                    ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Rcon[4..3] ; Input ; Info     ; Stuck at VCC                                                                                               ;
; Rcon[1..0] ; Input ; Info     ; Stuck at VCC                                                                                               ;
; Rcon[7..5] ; Input ; Info     ; Stuck at GND                                                                                               ;
; Rcon[2]    ; Input ; Info     ; Stuck at GND                                                                                               ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7" ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                    ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Rcon[6..0] ; Input ; Info     ; Stuck at GND                                                                                               ;
; Rcon[7]    ; Input ; Info     ; Stuck at VCC                                                                                               ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6" ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                    ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Rcon[5..0] ; Input ; Info     ; Stuck at GND                                                                                               ;
; Rcon[7]    ; Input ; Info     ; Stuck at GND                                                                                               ;
; Rcon[6]    ; Input ; Info     ; Stuck at VCC                                                                                               ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5" ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                    ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Rcon[7..6] ; Input ; Info     ; Stuck at GND                                                                                               ;
; Rcon[4..0] ; Input ; Info     ; Stuck at GND                                                                                               ;
; Rcon[5]    ; Input ; Info     ; Stuck at VCC                                                                                               ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4" ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                    ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Rcon[7..5] ; Input ; Info     ; Stuck at GND                                                                                               ;
; Rcon[3..0] ; Input ; Info     ; Stuck at GND                                                                                               ;
; Rcon[4]    ; Input ; Info     ; Stuck at VCC                                                                                               ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3" ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                    ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Rcon[7..4] ; Input ; Info     ; Stuck at GND                                                                                               ;
; Rcon[2..0] ; Input ; Info     ; Stuck at GND                                                                                               ;
; Rcon[3]    ; Input ; Info     ; Stuck at VCC                                                                                               ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2" ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                    ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Rcon[7..3] ; Input ; Info     ; Stuck at GND                                                                                               ;
; Rcon[1..0] ; Input ; Info     ; Stuck at GND                                                                                               ;
; Rcon[2]    ; Input ; Info     ; Stuck at VCC                                                                                               ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1" ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                    ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Rcon[7..2] ; Input ; Info     ; Stuck at GND                                                                                               ;
; Rcon[1]    ; Input ; Info     ; Stuck at VCC                                                                                               ;
; Rcon[0]    ; Input ; Info     ; Stuck at GND                                                                                               ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0" ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                    ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Rcon[7..1] ; Input ; Info     ; Stuck at GND                                                                                               ;
; Rcon[0]    ; Input ; Info     ; Stuck at VCC                                                                                               ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh"                                                                                                                             ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AES_START ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; AES_DONE  ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (32 bits) it drives.  The 31 most-significant bit(s) in the port expression will be connected to GND.            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:DONE" ;
+-------------+-------+----------+-----------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                   ;
+-------------+-------+----------+-----------------------------------------------------------+
; byte_enable ; Input ; Info     ; Stuck at VCC                                              ;
+-------------+-------+----------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:START" ;
+-------------+-------+----------+------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                    ;
+-------------+-------+----------+------------------------------------------------------------+
; byte_enable ; Input ; Info     ; Stuck at VCC                                               ;
+-------------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 181                         ;
; cycloneiii_ff         ; 3176                        ;
;     CLR               ; 1014                        ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 87                          ;
;     ENA               ; 872                         ;
;     ENA CLR           ; 729                         ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SLD       ; 50                          ;
;     ENA SCLR          ; 32                          ;
;     ENA SCLR SLD      ; 96                          ;
;     ENA SLD           ; 12                          ;
;     SCLR              ; 2                           ;
;     SLD               ; 11                          ;
;     plain             ; 219                         ;
; cycloneiii_io_obuf    ; 32                          ;
; cycloneiii_lcell_comb ; 5700                        ;
;     arith             ; 157                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 113                         ;
;         3 data inputs ; 43                          ;
;     normal            ; 5543                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 62                          ;
;         2 data inputs ; 743                         ;
;         3 data inputs ; 1293                        ;
;         4 data inputs ; 3440                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 592                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 4.26                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:25     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Apr 04 21:50:40 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab9 -c lab9
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/lab9_soc.v
    Info (12023): Found entity 1: lab9_soc File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/lab9_soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_irq_clock_crosser.sv
    Info (12023): Found entity 1: altera_irq_clock_crosser File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_irq_clock_crosser.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_irq_mapper.sv
    Info (12023): Found entity 1: lab9_soc_irq_mapper File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: lab9_soc_mm_interconnect_0 File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: lab9_soc_mm_interconnect_0_avalon_st_adapter File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: lab9_soc_mm_interconnect_0_rsp_mux_001 File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: lab9_soc_mm_interconnect_0_rsp_mux File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: lab9_soc_mm_interconnect_0_rsp_demux_002 File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: lab9_soc_mm_interconnect_0_rsp_demux File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: lab9_soc_mm_interconnect_0_cmd_mux_002 File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: lab9_soc_mm_interconnect_0_cmd_mux File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: lab9_soc_mm_interconnect_0_cmd_demux_001 File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: lab9_soc_mm_interconnect_0_cmd_demux File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: lab9_soc_mm_interconnect_0_router_004_default_decode File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: lab9_soc_mm_interconnect_0_router_004 File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: lab9_soc_mm_interconnect_0_router_002_default_decode File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: lab9_soc_mm_interconnect_0_router_002 File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: lab9_soc_mm_interconnect_0_router_001_default_decode File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: lab9_soc_mm_interconnect_0_router_001 File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: lab9_soc_mm_interconnect_0_router_default_decode File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: lab9_soc_mm_interconnect_0_router File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_timer_0.v
    Info (12023): Found entity 1: lab9_soc_timer_0 File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_sysid_qsys_0.v
    Info (12023): Found entity 1: lab9_soc_sysid_qsys_0 File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_sysid_qsys_0.v Line: 34
Info (12021): Found 4 design units, including 4 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v
    Info (12023): Found entity 1: lab9_soc_sdram_pll_dffpipe_l2c File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v Line: 37
    Info (12023): Found entity 2: lab9_soc_sdram_pll_stdsync_sv6 File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v Line: 98
    Info (12023): Found entity 3: lab9_soc_sdram_pll_altpll_lqa2 File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v Line: 130
    Info (12023): Found entity 4: lab9_soc_sdram_pll File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v Line: 217
Info (12021): Found 2 design units, including 2 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_sdram.v
    Info (12023): Found entity 1: lab9_soc_sdram_input_efifo_module File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_sdram.v Line: 21
    Info (12023): Found entity 2: lab9_soc_sdram File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v
    Info (12023): Found entity 1: lab9_soc_onchip_memory2_0 File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v
    Info (12023): Found entity 1: lab9_soc_nios2_gen2_0 File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: lab9_soc_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: lab9_soc_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: lab9_soc_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: lab9_soc_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: lab9_soc_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: lab9_soc_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: lab9_soc_nios2_gen2_0_cpu_nios2_oci File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: lab9_soc_nios2_gen2_0_cpu File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: lab9_soc_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: lab9_soc_nios2_gen2_0_cpu_test_bench File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v
    Info (12023): Found entity 1: lab9_soc_jtag_uart_0_sim_scfifo_w File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: lab9_soc_jtag_uart_0_scfifo_w File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: lab9_soc_jtag_uart_0_sim_scfifo_r File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: lab9_soc_jtag_uart_0_scfifo_r File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: lab9_soc_jtag_uart_0 File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v Line: 331
Info (12021): Found 3 design units, including 3 entities, in source file subbytes.sv
    Info (12023): Found entity 1: SubBytes File: C:/Users/KevPy/Desktop/ece385Repo/lab9/SubBytes.sv Line: 14
    Info (12023): Found entity 2: InvSubBytes File: C:/Users/KevPy/Desktop/ece385Repo/lab9/SubBytes.sv Line: 93
    Info (12023): Found entity 3: InvSubBytes16 File: C:/Users/KevPy/Desktop/ece385Repo/lab9/SubBytes.sv Line: 170
Info (12021): Found 1 design units, including 1 entities, in source file lab9_top.sv
    Info (12023): Found entity 1: lab9_top File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_top.sv Line: 11
Info (12021): Found 2 design units, including 2 entities, in source file keyexpansion.sv
    Info (12023): Found entity 1: KeyExpansion File: C:/Users/KevPy/Desktop/ece385Repo/lab9/KeyExpansion.sv Line: 13
    Info (12023): Found entity 2: KeyExpansionOne File: C:/Users/KevPy/Desktop/ece385Repo/lab9/KeyExpansion.sv Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file invshiftrows.sv
    Info (12023): Found entity 1: InvShiftRows File: C:/Users/KevPy/Desktop/ece385Repo/lab9/InvShiftRows.sv Line: 2
Info (12021): Found 5 design units, including 5 entities, in source file invmixcolumns.sv
    Info (12023): Found entity 1: InvMixColumns File: C:/Users/KevPy/Desktop/ece385Repo/lab9/InvMixColumns.sv Line: 14
    Info (12023): Found entity 2: GF_Mul_9 File: C:/Users/KevPy/Desktop/ece385Repo/lab9/InvMixColumns.sv Line: 74
    Info (12023): Found entity 3: GF_Mul_b File: C:/Users/KevPy/Desktop/ece385Repo/lab9/InvMixColumns.sv Line: 93
    Info (12023): Found entity 4: GF_Mul_d File: C:/Users/KevPy/Desktop/ece385Repo/lab9/InvMixColumns.sv Line: 112
    Info (12023): Found entity 5: GF_Mul_e File: C:/Users/KevPy/Desktop/ece385Repo/lab9/InvMixColumns.sv Line: 131
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: hexdriver File: C:/Users/KevPy/Desktop/ece385Repo/lab9/hexdriver.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file avalon_aes_interface.sv
    Info (12023): Found entity 1: avalon_aes_interface File: C:/Users/KevPy/Desktop/ece385Repo/lab9/avalon_aes_interface.sv Line: 21
    Info (12023): Found entity 2: register32 File: C:/Users/KevPy/Desktop/ece385Repo/lab9/avalon_aes_interface.sv Line: 232
Info (12021): Found 1 design units, including 1 entities, in source file aes.sv
    Info (12023): Found entity 1: AES File: C:/Users/KevPy/Desktop/ece385Repo/lab9/AES.sv Line: 10
Info (12021): Found 2 design units, including 2 entities, in source file mux.sv
    Info (12023): Found entity 1: mux5_128 File: C:/Users/KevPy/Desktop/ece385Repo/lab9/mux.sv Line: 1
    Info (12023): Found entity 2: mux4_32 File: C:/Users/KevPy/Desktop/ece385Repo/lab9/mux.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file control.sv
    Info (12023): Found entity 1: control File: C:/Users/KevPy/Desktop/ece385Repo/lab9/control.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file register.sv
    Info (12023): Found entity 1: register128 File: C:/Users/KevPy/Desktop/ece385Repo/lab9/register.sv Line: 1
    Info (12023): Found entity 2: barrierReg File: C:/Users/KevPy/Desktop/ece385Repo/lab9/register.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file addroundkey.sv
    Info (12023): Found entity 1: AddRoundKey File: C:/Users/KevPy/Desktop/ece385Repo/lab9/AddRoundKey.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench File: C:/Users/KevPy/Desktop/ece385Repo/lab9/testbench.sv Line: 1
Warning (10037): Verilog HDL or VHDL warning at lab9_soc_sdram.v(318): conditional expression evaluates to a constant File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at lab9_soc_sdram.v(328): conditional expression evaluates to a constant File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at lab9_soc_sdram.v(338): conditional expression evaluates to a constant File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at lab9_soc_sdram.v(682): conditional expression evaluates to a constant File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_sdram.v Line: 682
Info (12127): Elaborating entity "lab9_top" for the top level hierarchy
Warning (10034): Output port "LEDG" at lab9_top.sv(14) has no driver File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_top.sv Line: 14
Warning (10034): Output port "LEDR" at lab9_top.sv(15) has no driver File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_top.sv Line: 15
Info (12128): Elaborating entity "lab9_soc" for hierarchy "lab9_soc:lab9_qsystem" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_top.sv Line: 54
Info (12128): Elaborating entity "avalon_aes_interface" for hierarchy "lab9_soc:lab9_qsystem|avalon_aes_interface:aes" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/lab9_soc.v Line: 108
Info (12128): Elaborating entity "register32" for hierarchy "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|register32:AES_KEY0" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/avalon_aes_interface.sv Line: 153
Info (12128): Elaborating entity "AES" for hierarchy "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/avalon_aes_interface.sv Line: 229
Info (12128): Elaborating entity "control" for hierarchy "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|control:controlBruh" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/AES.sv Line: 35
Info (12128): Elaborating entity "register128" for hierarchy "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|register128:msgReg" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/AES.sv Line: 40
Info (12128): Elaborating entity "barrierReg" for hierarchy "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|barrierReg:barrierRegBruh" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/AES.sv Line: 45
Info (12128): Elaborating entity "mux5_128" for hierarchy "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|mux5_128:muxReg" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/AES.sv Line: 50
Info (12128): Elaborating entity "mux4_32" for hierarchy "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|mux4_32:muxIMC" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/AES.sv Line: 55
Info (12128): Elaborating entity "InvSubBytes16" for hierarchy "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/AES.sv Line: 60
Info (12128): Elaborating entity "InvSubBytes" for hierarchy "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb0" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/SubBytes.sv Line: 178
Info (12128): Elaborating entity "InvShiftRows" for hierarchy "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvShiftRows:InvShiftRowsBruh" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/AES.sv Line: 64
Info (12128): Elaborating entity "InvMixColumns" for hierarchy "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvMixColumns:InvMixColumnsBruh" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/AES.sv Line: 68
Info (12128): Elaborating entity "GF_Mul_9" for hierarchy "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvMixColumns:InvMixColumnsBruh|GF_Mul_9:gfmul9_0" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/InvMixColumns.sv Line: 31
Info (12128): Elaborating entity "GF_Mul_b" for hierarchy "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvMixColumns:InvMixColumnsBruh|GF_Mul_b:gfmulb_0" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/InvMixColumns.sv Line: 37
Info (12128): Elaborating entity "GF_Mul_d" for hierarchy "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvMixColumns:InvMixColumnsBruh|GF_Mul_d:gfmuld_0" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/InvMixColumns.sv Line: 43
Info (12128): Elaborating entity "GF_Mul_e" for hierarchy "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvMixColumns:InvMixColumnsBruh|GF_Mul_e:gfmule_0" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/InvMixColumns.sv Line: 49
Info (12128): Elaborating entity "AddRoundKey" for hierarchy "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|AddRoundKey:AddRoundKeyBruh" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/AES.sv Line: 72
Info (12128): Elaborating entity "KeyExpansion" for hierarchy "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/AES.sv Line: 76
Info (12128): Elaborating entity "KeyExpansionOne" for hierarchy "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/KeyExpansion.sv Line: 25
Info (12128): Elaborating entity "SubBytes" for hierarchy "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_0" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/KeyExpansion.sv Line: 56
Info (12128): Elaborating entity "lab9_soc_jtag_uart_0" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/lab9_soc.v Line: 121
Info (12128): Elaborating entity "lab9_soc_jtag_uart_0_scfifo_w" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: C:/Users/KevPy/Desktop/ece385Repo/lab9/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: c:/users/kevpy/quartus/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: C:/Users/KevPy/Desktop/ece385Repo/lab9/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/KevPy/Desktop/ece385Repo/lab9/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: C:/Users/KevPy/Desktop/ece385Repo/lab9/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: C:/Users/KevPy/Desktop/ece385Repo/lab9/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: C:/Users/KevPy/Desktop/ece385Repo/lab9/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "lab9_soc_jtag_uart_0_scfifo_r" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/users/kevpy/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/users/kevpy/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/lab9_soc.v Line: 150
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_test_bench" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_test_bench:the_lab9_soc_nios2_gen2_0_cpu_test_bench" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 3546
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 4063
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: C:/Users/KevPy/Desktop/ece385Repo/lab9/db/altsyncram_6mc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: c:/users/kevpy/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_b_module:lab9_soc_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 4081
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_nios2_oci" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 4577
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab9_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: C:/Users/KevPy/Desktop/ece385Repo/lab9/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: c:/users/kevpy/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/users/kevpy/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy" File: c:/users/kevpy/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/users/kevpy/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/users/kevpy/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "lab9_soc_onchip_memory2_0" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/lab9_soc.v Line: 164
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "lab9_soc_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tqg1.tdf
    Info (12023): Found entity 1: altsyncram_tqg1 File: C:/Users/KevPy/Desktop/ece385Repo/lab9/db/altsyncram_tqg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tqg1" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tqg1:auto_generated" File: c:/users/kevpy/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab9_soc_sdram" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/lab9_soc.v Line: 187
Info (12128): Elaborating entity "lab9_soc_sdram_input_efifo_module" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_sdram.v Line: 298
Info (12128): Elaborating entity "lab9_soc_sdram_pll" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_sdram_pll:sdram_pll" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/lab9_soc.v Line: 211
Info (12128): Elaborating entity "lab9_soc_sdram_pll_stdsync_sv6" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_sdram_pll:sdram_pll|lab9_soc_sdram_pll_stdsync_sv6:stdsync2" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v Line: 282
Info (12128): Elaborating entity "lab9_soc_sdram_pll_dffpipe_l2c" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_sdram_pll:sdram_pll|lab9_soc_sdram_pll_stdsync_sv6:stdsync2|lab9_soc_sdram_pll_dffpipe_l2c:dffpipe3" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v Line: 116
Info (12128): Elaborating entity "lab9_soc_sdram_pll_altpll_lqa2" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_sdram_pll:sdram_pll|lab9_soc_sdram_pll_altpll_lqa2:sd1" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v Line: 288
Info (12128): Elaborating entity "lab9_soc_sysid_qsys_0" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_sysid_qsys_0:sysid_qsys_0" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/lab9_soc.v Line: 218
Info (12128): Elaborating entity "lab9_soc_timer_0" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_timer_0:timer_0" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/lab9_soc.v Line: 229
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/lab9_soc.v Line: 299
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 836
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 896
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_aes_slave_translator" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 960
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 1024
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 1088
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 1152
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 1216
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 1280
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 1344
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 1408
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 1489
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 1570
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aes_aes_slave_agent" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 1654
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aes_aes_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 1695
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_aes_slave_agent_rdata_fifo" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 1736
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 2650
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0_router" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router:router" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 2832
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0_router_default_decode" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router:router|lab9_soc_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv Line: 191
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0_router_001" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_001:router_001" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 2848
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0_router_001_default_decode" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_001:router_001|lab9_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv Line: 188
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0_router_002" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_002" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 2864
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0_router_002_default_decode" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_002|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0_router_004" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_004" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 2896
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0_router_004_default_decode" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_004|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0_cmd_demux" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 3035
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0_cmd_demux_001" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 3076
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0_cmd_mux" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 3093
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0_cmd_mux_002" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 3133
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0_rsp_demux" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 3259
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0_rsp_demux_002" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 3299
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0_rsp_mux" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 3467
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv Line: 406
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0_rsp_mux_001" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 3508
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 3542
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 4149
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "lab9_soc_irq_mapper" for hierarchy "lab9_soc:lab9_qsystem|lab9_soc_irq_mapper:irq_mapper" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/lab9_soc.v Line: 307
Info (12128): Elaborating entity "altera_irq_clock_crosser" for hierarchy "lab9_soc:lab9_qsystem|altera_irq_clock_crosser:irq_synchronizer" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/lab9_soc.v Line: 318
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "lab9_soc:lab9_qsystem|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_irq_clock_crosser.sv Line: 45
Info (12130): Elaborated megafunction instantiation "lab9_soc:lab9_qsystem|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_irq_clock_crosser.sv Line: 45
Info (12133): Instantiated megafunction "lab9_soc:lab9_qsystem|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" with the following parameter: File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_irq_clock_crosser.sv Line: 45
    Info (12134): Parameter "depth" = "3"
    Info (12134): Parameter "width" = "1"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "lab9_soc:lab9_qsystem|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u" File: c:/users/kevpy/quartus/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v Line: 41
Info (12131): Elaborated megafunction instantiation "lab9_soc:lab9_qsystem|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u", which is child of megafunction instantiation "lab9_soc:lab9_qsystem|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: c:/users/kevpy/quartus/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v Line: 41
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/lab9_soc.v Line: 392
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/lab9_soc.v Line: 455
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_002" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/lab9_soc.v Line: 518
Info (12128): Elaborating entity "hexdriver" for hierarchy "hexdriver:hexdrv0" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_top.sv Line: 60
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|dumb_done[31]" is missing source, defaulting to GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/avalon_aes_interface.sv Line: 47
    Warning (12110): Net "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|dumb_done[30]" is missing source, defaulting to GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/avalon_aes_interface.sv Line: 47
    Warning (12110): Net "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|dumb_done[29]" is missing source, defaulting to GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/avalon_aes_interface.sv Line: 47
    Warning (12110): Net "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|dumb_done[28]" is missing source, defaulting to GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/avalon_aes_interface.sv Line: 47
    Warning (12110): Net "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|dumb_done[27]" is missing source, defaulting to GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/avalon_aes_interface.sv Line: 47
    Warning (12110): Net "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|dumb_done[26]" is missing source, defaulting to GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/avalon_aes_interface.sv Line: 47
    Warning (12110): Net "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|dumb_done[25]" is missing source, defaulting to GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/avalon_aes_interface.sv Line: 47
    Warning (12110): Net "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|dumb_done[24]" is missing source, defaulting to GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/avalon_aes_interface.sv Line: 47
    Warning (12110): Net "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|dumb_done[23]" is missing source, defaulting to GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/avalon_aes_interface.sv Line: 47
    Warning (12110): Net "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|dumb_done[22]" is missing source, defaulting to GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/avalon_aes_interface.sv Line: 47
    Warning (12110): Net "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|dumb_done[21]" is missing source, defaulting to GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/avalon_aes_interface.sv Line: 47
    Warning (12110): Net "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|dumb_done[20]" is missing source, defaulting to GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/avalon_aes_interface.sv Line: 47
    Warning (12110): Net "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|dumb_done[19]" is missing source, defaulting to GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/avalon_aes_interface.sv Line: 47
    Warning (12110): Net "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|dumb_done[18]" is missing source, defaulting to GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/avalon_aes_interface.sv Line: 47
    Warning (12110): Net "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|dumb_done[17]" is missing source, defaulting to GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/avalon_aes_interface.sv Line: 47
    Warning (12110): Net "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|dumb_done[16]" is missing source, defaulting to GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/avalon_aes_interface.sv Line: 47
    Warning (12110): Net "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|dumb_done[15]" is missing source, defaulting to GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/avalon_aes_interface.sv Line: 47
    Warning (12110): Net "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|dumb_done[14]" is missing source, defaulting to GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/avalon_aes_interface.sv Line: 47
    Warning (12110): Net "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|dumb_done[13]" is missing source, defaulting to GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/avalon_aes_interface.sv Line: 47
    Warning (12110): Net "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|dumb_done[12]" is missing source, defaulting to GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/avalon_aes_interface.sv Line: 47
    Warning (12110): Net "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|dumb_done[11]" is missing source, defaulting to GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/avalon_aes_interface.sv Line: 47
    Warning (12110): Net "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|dumb_done[10]" is missing source, defaulting to GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/avalon_aes_interface.sv Line: 47
    Warning (12110): Net "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|dumb_done[9]" is missing source, defaulting to GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/avalon_aes_interface.sv Line: 47
    Warning (12110): Net "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|dumb_done[8]" is missing source, defaulting to GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/avalon_aes_interface.sv Line: 47
    Warning (12110): Net "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|dumb_done[7]" is missing source, defaulting to GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/avalon_aes_interface.sv Line: 47
    Warning (12110): Net "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|dumb_done[6]" is missing source, defaulting to GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/avalon_aes_interface.sv Line: 47
    Warning (12110): Net "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|dumb_done[5]" is missing source, defaulting to GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/avalon_aes_interface.sv Line: 47
    Warning (12110): Net "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|dumb_done[4]" is missing source, defaulting to GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/avalon_aes_interface.sv Line: 47
    Warning (12110): Net "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|dumb_done[3]" is missing source, defaulting to GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/avalon_aes_interface.sv Line: 47
    Warning (12110): Net "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|dumb_done[2]" is missing source, defaulting to GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/avalon_aes_interface.sv Line: 47
    Warning (12110): Net "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|dumb_done[1]" is missing source, defaulting to GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/avalon_aes_interface.sv Line: 47
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.04.04.21:51:15 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/KevPy/Desktop/ece385Repo/lab9/db/ip/sld2dead247/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/KevPy/Desktop/ece385Repo/lab9/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/KevPy/Desktop/ece385Repo/lab9/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/KevPy/Desktop/ece385Repo/lab9/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/KevPy/Desktop/ece385Repo/lab9/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/KevPy/Desktop/ece385Repo/lab9/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/KevPy/Desktop/ece385Repo/lab9/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 56 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_3|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_3|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_3|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_3|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_3|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_3|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_3|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_3|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_3|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_3|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb12|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb8|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb4|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb0|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_2|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_2|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_2|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_2|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_2|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_2|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_2|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_2|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_2|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_2|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb13|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb9|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb5|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb1|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_1|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_1|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_1|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_1|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_1|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_1|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_1|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_1|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_1|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_1|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb14|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb10|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb6|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb2|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_0|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_1|SubBytes:subbytes_0|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_2|SubBytes:subbytes_0|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_3|SubBytes:subbytes_0|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_4|SubBytes:subbytes_0|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_5|SubBytes:subbytes_0|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_6|SubBytes:subbytes_0|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_7|SubBytes:subbytes_0|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_8|SubBytes:subbytes_0|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_9|SubBytes:subbytes_0|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_SubBytes_30aef7a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb15|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb11|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb7|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb3|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif
Info (12130): Elaborated megafunction instantiation "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0"
Info (12133): Instantiated megafunction "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|KeyExpansion:KeyExpansionBruh|KeyExpansionOne:key_0|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab9.rom0_SubBytes_30aef7a4.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8o61.tdf
    Info (12023): Found entity 1: altsyncram_8o61 File: C:/Users/KevPy/Desktop/ece385Repo/lab9/db/altsyncram_8o61.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb12|altsyncram:Ram0_rtl_0"
Info (12133): Instantiated megafunction "lab9_soc:lab9_qsystem|avalon_aes_interface:aes|AES:AESBruh|InvSubBytes16:InvSubBytes16Bruh|InvSubBytes:isb12|altsyncram:Ram0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab9.rom0_InvSubBytes_b45f9bbb.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a471.tdf
    Info (12023): Found entity 1: altsyncram_a471 File: C:/Users/KevPy/Desktop/ece385Repo/lab9/db/altsyncram_a471.tdf Line: 27
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_soc/synthesis/submodules/lab9_soc_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_top.sv Line: 14
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_top.sv Line: 14
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_top.sv Line: 14
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_top.sv Line: 14
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_top.sv Line: 14
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_top.sv Line: 14
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_top.sv Line: 14
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_top.sv Line: 14
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_top.sv Line: 15
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_top.sv Line: 15
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_top.sv Line: 15
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_top.sv Line: 15
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_top.sv Line: 15
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_top.sv Line: 15
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_top.sv Line: 15
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_top.sv Line: 15
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_top.sv Line: 15
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_top.sv Line: 15
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_top.sv Line: 15
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_top.sv Line: 15
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_top.sv Line: 15
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_top.sv Line: 15
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_top.sv Line: 15
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_top.sv Line: 15
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_top.sv Line: 15
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_top.sv Line: 15
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_top.sv Line: 27
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 67 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/KevPy/Desktop/ece385Repo/lab9/output_files/lab9.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/KevPy/Desktop/ece385Repo/lab9/lab9_top.sv Line: 13
Info (21057): Implemented 8418 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 108 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 7678 logic cells
    Info (21064): Implemented 592 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings
    Info: Peak virtual memory: 4983 megabytes
    Info: Processing ended: Sat Apr 04 21:51:57 2020
    Info: Elapsed time: 00:01:17
    Info: Total CPU time (on all processors): 00:01:46


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/KevPy/Desktop/ece385Repo/lab9/output_files/lab9.map.smsg.


