<?xml version="1.0" encoding="UTF-8"?>
<Root VersionMajor="1" VersionMinor="15">
  <GenAppInfo Name="Vivado" Version="2021.1" CL="3198056" TimeStamp="Thu May  6 14:16:19 2021"/>
  <DSA Vendor="xilinx" BoardId="u2" Name="gen3x4_xdma_gc_2" VersionMajor="202110" VersionMinor="1" Description="" FeatureRomTimestamp="0" DcpLogicFunctionStripped="false" DcpEncrypt="false" Unified="true" Fixed="false" DefaultOutputType="xclbin">
    <Host Architecture="x86_64" Interface="pcie"/>
    <Build UsesPR="true" PlatformState="impl" AcceleratorBinaryContent="bitstream" ValidBinaryContentValues="dcp,bitstream" TopModuleName="ulp_wrapper"/>
    <Board Name="xilinx.com:u2:1.0" Vendor="xilinx.com" Part="xcku15p-ffva1156-2LV-e" BoardPart="xilinx.com:u2:part0:1.0">
      <Interfaces>
        <Interface Id="int1" Name="PCIe" Type="gen3x4"/>
      </Interfaces>
      <Memories>
        <Memory Name="mem0" Type="ddr4" Size="4GB" LowestAddress="0" HighestAddress="0"/>
      </Memories>
      <Images>
        <Img Type="HDPI" File="u2_image.jpg"/>
        <Img Type="MDPI" File=""/>
        <Img Type="LDPI" File=""/>
      </Images>
      <PCIeId Vendor="" Device="" Subsystem=""/>
    </Board>
    <Devices>
      <Device Name="fpga0" Type="8" FpgaDevice="kintexuplus:xcku15p:ffva1156:-2LV:e">
        <Core Name="OCL_REGION_0" Type="clc_region" ComputeUnits="60" InstancePath="level0_i/ulp" DRBDName="ulp.bd">
          <AvailableResources LUT="342496" REG="684992" BRAM="646" DSP="1344">
            <PBlock Name="pblock_dynamic_region" ValidSLRs="SLR0">
              <Resource Name="BRAM" Val="646"/>
              <Resource Name="BRAM_SLR0" Val="646"/>
              <Resource Name="DSP" Val="1344"/>
              <Resource Name="DSPs_SLR0" Val="1344"/>
              <Resource Name="LUT" Val="342496"/>
              <Resource Name="LUT_SLR0" Val="342496"/>
              <Resource Name="REG" Val="684992"/>
              <Resource Name="REG_SLR0" Val="684992"/>
              <Resource Name="URAM" Val="112"/>
              <Resource Name="URAM_SLR0" Val="112"/>
            </PBlock>
          </AvailableResources>
        </Core>
      </Device>
    </Devices>
    <Files>
      <File Type="PRE_SYS_LINK_TCL" Name="tcl_hooks/prelink.tcl"/>
      <File Type="PRE_OPT_TCL" Name="tcl_hooks/preopt.tcl"/>
      <File Type="POST_OPT_TCL" Name="tcl_hooks/postopt.tcl"/>
      <File Type="POST_ROUTE_TCL" Name="tcl_hooks/postroute.tcl"/>
      <File Type="SYNTH_CONSTRS" Name="tcl_hooks/impl.xdc" UsedIn="implementation" ProcessingOrder="NORMAL"/>
      <File Type="BB_LOCKED_IMPL_DCP" Name="hw_bb_locked.dcp"/>
      <File Type="HPFM" Name="hw.hpfm"/>
      <File Type="DR_BD" Name="bd/202110_1_dev.srcs/sources_1/bd/ulp/ulp.bd"/>
      <File Type="IP_REPO_PATH" Name="iprepo"/>
      <File Type="IP_CACHE_DIR" Name="ipcache"/>
      <File Type="BOARD_REPO_PATH" Name="board"/>
      <File Type="EXT_META_JSON" Name="ext_metadata.json"/>
    </Files>
  </DSA>
</Root>
