#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000010150f0 .scope module, "test_mux_2to1_8bit" "test_mux_2to1_8bit" 2 2;
 .timescale 0 0;
v00000000010898f0_0 .var "inp1", 7 0;
v0000000001089a30_0 .var "inp2", 7 0;
v0000000001089ad0_0 .net "outp", 7 0, L_0000000001089d50;  1 drivers
v0000000001089c10_0 .var "sel", 0 0;
S_000000000114e780 .scope module, "mx" "mux_2to1_8bit" 2 7, 3 2 0, S_00000000010150f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "outp"
    .port_info 1 /INPUT 8 "inp1"
    .port_info 2 /INPUT 8 "inp2"
    .port_info 3 /INPUT 1 "sel"
o000000000102f1d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000108ac50_0 name=_s30
v0000000001089990_0 .net "inp1", 7 0, v00000000010898f0_0;  1 drivers
v000000000108a6b0_0 .net "inp2", 7 0, v0000000001089a30_0;  1 drivers
v000000000108b010_0 .net "outp", 7 0, L_0000000001089d50;  alias, 1 drivers
v000000000108a070_0 .net "sel", 0 0, v0000000001089c10_0;  1 drivers
L_000000000108a570 .part v00000000010898f0_0, 0, 1;
L_0000000001089670 .part v0000000001089a30_0, 0, 1;
L_000000000108a750 .part v00000000010898f0_0, 1, 1;
L_000000000108abb0 .part v0000000001089a30_0, 1, 1;
L_0000000001089df0 .part v00000000010898f0_0, 2, 1;
L_000000000108b510 .part v0000000001089a30_0, 2, 1;
L_000000000108acf0 .part v00000000010898f0_0, 3, 1;
L_000000000108b3d0 .part v0000000001089a30_0, 3, 1;
L_000000000108a2f0 .part v00000000010898f0_0, 4, 1;
L_0000000001089b70 .part v0000000001089a30_0, 4, 1;
L_000000000108b330 .part v00000000010898f0_0, 5, 1;
L_000000000108a9d0 .part v0000000001089a30_0, 5, 1;
L_00000000010897b0 .part v00000000010898f0_0, 6, 1;
L_0000000001089cb0 .part v0000000001089a30_0, 6, 1;
LS_0000000001089d50_0_0 .concat [ 1 1 1 1], L_000000000102b1b0, L_000000000102b140, L_000000000102b5a0, L_000000000108b680;
LS_0000000001089d50_0_4 .concat [ 1 1 1 1], L_000000000108bca0, L_000000000108c330, L_000000000108c4f0, o000000000102f1d8;
L_0000000001089d50 .concat [ 4 4 0 0], LS_0000000001089d50_0_0, LS_0000000001089d50_0_4;
S_000000000114e900 .scope generate, "mux_loop[0]" "mux_loop[0]" 3 9, 3 9 0, S_000000000114e780;
 .timescale 0 0;
P_000000000102dbc0 .param/l "j" 0 3 9, +C4<00>;
S_0000000000fe27a0 .scope module, "m1" "mux_2to1" 3 10, 4 1 0, S_000000000114e900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "sel"
    .port_info 2 /INPUT 1 "in1"
    .port_info 3 /INPUT 1 "in2"
L_000000000102b3e0 .functor NOT 1, v0000000001089c10_0, C4<0>, C4<0>, C4<0>;
L_000000000102b4c0 .functor AND 1, L_000000000102b3e0, L_000000000108a570, C4<1>, C4<1>;
L_000000000102af80 .functor AND 1, v0000000001089c10_0, L_0000000001089670, C4<1>, C4<1>;
L_000000000102b1b0 .functor OR 1, L_000000000102b4c0, L_000000000102af80, C4<0>, C4<0>;
v000000000102acc0_0 .net "and1", 0 0, L_000000000102b4c0;  1 drivers
v0000000001029000_0 .net "and2", 0 0, L_000000000102af80;  1 drivers
v0000000001029280_0 .net "in1", 0 0, L_000000000108a570;  1 drivers
v00000000010293c0_0 .net "in2", 0 0, L_0000000001089670;  1 drivers
v000000000102a7c0_0 .net "not_sel", 0 0, L_000000000102b3e0;  1 drivers
v000000000102a040_0 .net "out", 0 0, L_000000000102b1b0;  1 drivers
v000000000102a0e0_0 .net "sel", 0 0, v0000000001089c10_0;  alias, 1 drivers
S_0000000000fe2920 .scope generate, "mux_loop[1]" "mux_loop[1]" 3 9, 3 9 0, S_000000000114e780;
 .timescale 0 0;
P_000000000102cf40 .param/l "j" 0 3 9, +C4<01>;
S_000000000107f180 .scope module, "m1" "mux_2to1" 3 10, 4 1 0, S_0000000000fe2920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "sel"
    .port_info 2 /INPUT 1 "in1"
    .port_info 3 /INPUT 1 "in2"
L_000000000102b220 .functor NOT 1, v0000000001089c10_0, C4<0>, C4<0>, C4<0>;
L_000000000102b530 .functor AND 1, L_000000000102b220, L_000000000108a750, C4<1>, C4<1>;
L_000000000102b610 .functor AND 1, v0000000001089c10_0, L_000000000108abb0, C4<1>, C4<1>;
L_000000000102b140 .functor OR 1, L_000000000102b530, L_000000000102b610, C4<0>, C4<0>;
v000000000102a220_0 .net "and1", 0 0, L_000000000102b530;  1 drivers
v0000000001029b40_0 .net "and2", 0 0, L_000000000102b610;  1 drivers
v0000000001029be0_0 .net "in1", 0 0, L_000000000108a750;  1 drivers
v0000000001029c80_0 .net "in2", 0 0, L_000000000108abb0;  1 drivers
v000000000102aae0_0 .net "not_sel", 0 0, L_000000000102b220;  1 drivers
v0000000001029780_0 .net "out", 0 0, L_000000000102b140;  1 drivers
v0000000001029dc0_0 .net "sel", 0 0, v0000000001089c10_0;  alias, 1 drivers
S_000000000107f300 .scope generate, "mux_loop[2]" "mux_loop[2]" 3 9, 3 9 0, S_000000000114e780;
 .timescale 0 0;
P_000000000102d040 .param/l "j" 0 3 9, +C4<010>;
S_000000000107f480 .scope module, "m1" "mux_2to1" 3 10, 4 1 0, S_000000000107f300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "sel"
    .port_info 2 /INPUT 1 "in1"
    .port_info 3 /INPUT 1 "in2"
L_000000000102b060 .functor NOT 1, v0000000001089c10_0, C4<0>, C4<0>, C4<0>;
L_000000000102b0d0 .functor AND 1, L_000000000102b060, L_0000000001089df0, C4<1>, C4<1>;
L_000000000102aff0 .functor AND 1, v0000000001089c10_0, L_000000000108b510, C4<1>, C4<1>;
L_000000000102b5a0 .functor OR 1, L_000000000102b0d0, L_000000000102aff0, C4<0>, C4<0>;
v0000000001029500_0 .net "and1", 0 0, L_000000000102b0d0;  1 drivers
v000000000102a680_0 .net "and2", 0 0, L_000000000102aff0;  1 drivers
v00000000010296e0_0 .net "in1", 0 0, L_0000000001089df0;  1 drivers
v000000000102a540_0 .net "in2", 0 0, L_000000000108b510;  1 drivers
v0000000001029fa0_0 .net "not_sel", 0 0, L_000000000102b060;  1 drivers
v00000000010290a0_0 .net "out", 0 0, L_000000000102b5a0;  1 drivers
v000000000102a5e0_0 .net "sel", 0 0, v0000000001089c10_0;  alias, 1 drivers
S_000000000107f600 .scope generate, "mux_loop[3]" "mux_loop[3]" 3 9, 3 9 0, S_000000000114e780;
 .timescale 0 0;
P_000000000102da40 .param/l "j" 0 3 9, +C4<011>;
S_000000000107f780 .scope module, "m1" "mux_2to1" 3 10, 4 1 0, S_000000000107f600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "sel"
    .port_info 2 /INPUT 1 "in1"
    .port_info 3 /INPUT 1 "in2"
L_000000000102b290 .functor NOT 1, v0000000001089c10_0, C4<0>, C4<0>, C4<0>;
L_000000000108c020 .functor AND 1, L_000000000102b290, L_000000000108acf0, C4<1>, C4<1>;
L_000000000108c090 .functor AND 1, v0000000001089c10_0, L_000000000108b3d0, C4<1>, C4<1>;
L_000000000108b680 .functor OR 1, L_000000000108c020, L_000000000108c090, C4<0>, C4<0>;
v000000000102a2c0_0 .net "and1", 0 0, L_000000000108c020;  1 drivers
v000000000102a360_0 .net "and2", 0 0, L_000000000108c090;  1 drivers
v000000000102a900_0 .net "in1", 0 0, L_000000000108acf0;  1 drivers
v000000000102a720_0 .net "in2", 0 0, L_000000000108b3d0;  1 drivers
v00000000010291e0_0 .net "not_sel", 0 0, L_000000000102b290;  1 drivers
v00000000010295a0_0 .net "out", 0 0, L_000000000108b680;  1 drivers
v000000000102a400_0 .net "sel", 0 0, v0000000001089c10_0;  alias, 1 drivers
S_0000000001087d10 .scope generate, "mux_loop[4]" "mux_loop[4]" 3 9, 3 9 0, S_000000000114e780;
 .timescale 0 0;
P_000000000102d600 .param/l "j" 0 3 9, +C4<0100>;
S_0000000001087e90 .scope module, "m1" "mux_2to1" 3 10, 4 1 0, S_0000000001087d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "sel"
    .port_info 2 /INPUT 1 "in1"
    .port_info 3 /INPUT 1 "in2"
L_000000000108bb50 .functor NOT 1, v0000000001089c10_0, C4<0>, C4<0>, C4<0>;
L_000000000108b7d0 .functor AND 1, L_000000000108bb50, L_000000000108a2f0, C4<1>, C4<1>;
L_000000000108b6f0 .functor AND 1, v0000000001089c10_0, L_0000000001089b70, C4<1>, C4<1>;
L_000000000108bca0 .functor OR 1, L_000000000108b7d0, L_000000000108b6f0, C4<0>, C4<0>;
v0000000001029320_0 .net "and1", 0 0, L_000000000108b7d0;  1 drivers
v0000000001029640_0 .net "and2", 0 0, L_000000000108b6f0;  1 drivers
v0000000001029d20_0 .net "in1", 0 0, L_000000000108a2f0;  1 drivers
v000000000102a9a0_0 .net "in2", 0 0, L_0000000001089b70;  1 drivers
v000000000102ab80_0 .net "not_sel", 0 0, L_000000000108bb50;  1 drivers
v0000000001029960_0 .net "out", 0 0, L_000000000108bca0;  1 drivers
v000000000102ac20_0 .net "sel", 0 0, v0000000001089c10_0;  alias, 1 drivers
S_0000000001088010 .scope generate, "mux_loop[5]" "mux_loop[5]" 3 9, 3 9 0, S_000000000114e780;
 .timescale 0 0;
P_000000000102d140 .param/l "j" 0 3 9, +C4<0101>;
S_0000000001088190 .scope module, "m1" "mux_2to1" 3 10, 4 1 0, S_0000000001088010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "sel"
    .port_info 2 /INPUT 1 "in1"
    .port_info 3 /INPUT 1 "in2"
L_000000000108c410 .functor NOT 1, v0000000001089c10_0, C4<0>, C4<0>, C4<0>;
L_000000000108bd10 .functor AND 1, L_000000000108c410, L_000000000108b330, C4<1>, C4<1>;
L_000000000108b840 .functor AND 1, v0000000001089c10_0, L_000000000108a9d0, C4<1>, C4<1>;
L_000000000108c330 .functor OR 1, L_000000000108bd10, L_000000000108b840, C4<0>, C4<0>;
v0000000001029820_0 .net "and1", 0 0, L_000000000108bd10;  1 drivers
v00000000010298c0_0 .net "and2", 0 0, L_000000000108b840;  1 drivers
v0000000001029a00_0 .net "in1", 0 0, L_000000000108b330;  1 drivers
v0000000001027970_0 .net "in2", 0 0, L_000000000108a9d0;  1 drivers
v0000000001027ab0_0 .net "not_sel", 0 0, L_000000000108c410;  1 drivers
v0000000001027b50_0 .net "out", 0 0, L_000000000108c330;  1 drivers
v0000000001027bf0_0 .net "sel", 0 0, v0000000001089c10_0;  alias, 1 drivers
S_0000000001089320 .scope generate, "mux_loop[6]" "mux_loop[6]" 3 9, 3 9 0, S_000000000114e780;
 .timescale 0 0;
P_000000000102dd80 .param/l "j" 0 3 9, +C4<0110>;
S_00000000010894a0 .scope module, "m1" "mux_2to1" 3 10, 4 1 0, S_0000000001089320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "sel"
    .port_info 2 /INPUT 1 "in1"
    .port_info 3 /INPUT 1 "in2"
L_000000000108bbc0 .functor NOT 1, v0000000001089c10_0, C4<0>, C4<0>, C4<0>;
L_000000000108bdf0 .functor AND 1, L_000000000108bbc0, L_00000000010897b0, C4<1>, C4<1>;
L_000000000108c480 .functor AND 1, v0000000001089c10_0, L_0000000001089cb0, C4<1>, C4<1>;
L_000000000108c4f0 .functor OR 1, L_000000000108bdf0, L_000000000108c480, C4<0>, C4<0>;
v000000000108b0b0_0 .net "and1", 0 0, L_000000000108bdf0;  1 drivers
v0000000001089850_0 .net "and2", 0 0, L_000000000108c480;  1 drivers
v000000000108a4d0_0 .net "in1", 0 0, L_00000000010897b0;  1 drivers
v000000000108ad90_0 .net "in2", 0 0, L_0000000001089cb0;  1 drivers
v000000000108a610_0 .net "not_sel", 0 0, L_000000000108bbc0;  1 drivers
v000000000108ab10_0 .net "out", 0 0, L_000000000108c4f0;  1 drivers
v000000000108a250_0 .net "sel", 0 0, v0000000001089c10_0;  alias, 1 drivers
    .scope S_00000000010150f0;
T_0 ;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v00000000010898f0_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0000000001089a30_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001089c10_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001089c10_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 14 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_00000000010150f0;
T_1 ;
    %vpi_call 2 18 "$monitor", " inp1 = %b ", v00000000010898f0_0, " inp2 = %b ", v0000000001089a30_0, " sel = ", v0000000001089c10_0, " outp = %b", v0000000001089ad0_0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "test_mux_2to1_8bit.v";
    "./mux_2to1_8bit.v";
    "./mux_2to1.v";
