=====
SETUP
-1.593
19.302
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.841
8.294
u_v9958/u_command/w_next_0_s2
10.127
10.498
u_v9958/u_command/w_next_1_s3
11.305
11.822
u_v9958/u_command/w_next_dx[1]_1_s
12.757
13.327
u_v9958/u_command/w_next_dx[2]_1_s
13.327
13.362
u_v9958/u_command/w_next_dx[3]_1_s
13.362
13.398
u_v9958/u_command/w_next_dx[4]_1_s
13.398
13.433
u_v9958/u_command/w_next_dx[5]_1_s
13.433
13.468
u_v9958/u_command/w_next_dx[6]_1_s
13.468
13.503
u_v9958/u_command/w_next_dx[7]_1_s
13.503
13.538
u_v9958/u_command/w_next_dx[8]_1_s
13.538
13.574
u_v9958/u_command/w_next_dx[9]_1_s
13.574
14.044
u_v9958/u_command/n600_s9
14.214
14.667
u_v9958/u_command/n600_s12
15.170
15.623
u_v9958/u_command/n2055_s4
16.301
16.672
u_v9958/u_command/ff_ny_10_s5
17.091
17.462
u_v9958/u_command/ff_ny_7_s3
18.183
18.753
u_v9958/u_command/ff_ny_4_s1
19.302
=====
SETUP
-1.593
19.302
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.841
8.294
u_v9958/u_command/w_next_0_s2
10.127
10.498
u_v9958/u_command/w_next_1_s3
11.305
11.822
u_v9958/u_command/w_next_dx[1]_1_s
12.757
13.327
u_v9958/u_command/w_next_dx[2]_1_s
13.327
13.362
u_v9958/u_command/w_next_dx[3]_1_s
13.362
13.398
u_v9958/u_command/w_next_dx[4]_1_s
13.398
13.433
u_v9958/u_command/w_next_dx[5]_1_s
13.433
13.468
u_v9958/u_command/w_next_dx[6]_1_s
13.468
13.503
u_v9958/u_command/w_next_dx[7]_1_s
13.503
13.538
u_v9958/u_command/w_next_dx[8]_1_s
13.538
13.574
u_v9958/u_command/w_next_dx[9]_1_s
13.574
14.044
u_v9958/u_command/n600_s9
14.214
14.667
u_v9958/u_command/n600_s12
15.170
15.623
u_v9958/u_command/n2055_s4
16.301
16.672
u_v9958/u_command/ff_ny_10_s5
17.091
17.462
u_v9958/u_command/ff_ny_7_s3
18.183
18.753
u_v9958/u_command/ff_ny_2_s1
19.302
=====
SETUP
-1.593
19.302
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.841
8.294
u_v9958/u_command/w_next_0_s2
10.127
10.498
u_v9958/u_command/w_next_1_s3
11.305
11.822
u_v9958/u_command/w_next_dx[1]_1_s
12.757
13.327
u_v9958/u_command/w_next_dx[2]_1_s
13.327
13.362
u_v9958/u_command/w_next_dx[3]_1_s
13.362
13.398
u_v9958/u_command/w_next_dx[4]_1_s
13.398
13.433
u_v9958/u_command/w_next_dx[5]_1_s
13.433
13.468
u_v9958/u_command/w_next_dx[6]_1_s
13.468
13.503
u_v9958/u_command/w_next_dx[7]_1_s
13.503
13.538
u_v9958/u_command/w_next_dx[8]_1_s
13.538
13.574
u_v9958/u_command/w_next_dx[9]_1_s
13.574
14.044
u_v9958/u_command/n600_s9
14.214
14.667
u_v9958/u_command/n600_s12
15.170
15.623
u_v9958/u_command/n2055_s4
16.301
16.672
u_v9958/u_command/ff_ny_10_s5
17.091
17.462
u_v9958/u_command/ff_ny_7_s3
18.183
18.753
u_v9958/u_command/ff_ny_5_s1
19.302
=====
SETUP
-1.593
19.302
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.841
8.294
u_v9958/u_command/w_next_0_s2
10.127
10.498
u_v9958/u_command/w_next_1_s3
11.305
11.822
u_v9958/u_command/w_next_dx[1]_1_s
12.757
13.327
u_v9958/u_command/w_next_dx[2]_1_s
13.327
13.362
u_v9958/u_command/w_next_dx[3]_1_s
13.362
13.398
u_v9958/u_command/w_next_dx[4]_1_s
13.398
13.433
u_v9958/u_command/w_next_dx[5]_1_s
13.433
13.468
u_v9958/u_command/w_next_dx[6]_1_s
13.468
13.503
u_v9958/u_command/w_next_dx[7]_1_s
13.503
13.538
u_v9958/u_command/w_next_dx[8]_1_s
13.538
13.574
u_v9958/u_command/w_next_dx[9]_1_s
13.574
14.044
u_v9958/u_command/n600_s9
14.214
14.667
u_v9958/u_command/n600_s12
15.170
15.623
u_v9958/u_command/n2055_s4
16.301
16.672
u_v9958/u_command/ff_ny_10_s5
17.091
17.462
u_v9958/u_command/ff_ny_7_s3
18.183
18.753
u_v9958/u_command/ff_ny_6_s1
19.302
=====
SETUP
-1.477
19.186
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.841
8.294
u_v9958/u_command/w_next_0_s2
10.127
10.498
u_v9958/u_command/w_next_1_s3
11.305
11.822
u_v9958/u_command/w_next_dx[1]_1_s
12.757
13.327
u_v9958/u_command/w_next_dx[2]_1_s
13.327
13.362
u_v9958/u_command/w_next_dx[3]_1_s
13.362
13.398
u_v9958/u_command/w_next_dx[4]_1_s
13.398
13.433
u_v9958/u_command/w_next_dx[5]_1_s
13.433
13.468
u_v9958/u_command/w_next_dx[6]_1_s
13.468
13.503
u_v9958/u_command/w_next_dx[7]_1_s
13.503
13.538
u_v9958/u_command/w_next_dx[8]_1_s
13.538
13.574
u_v9958/u_command/w_next_dx[9]_1_s
13.574
14.044
u_v9958/u_command/n600_s9
14.214
14.667
u_v9958/u_command/n3871_s19
15.198
15.651
u_v9958/u_command/ff_next_state_1_s13
15.903
16.356
u_v9958/u_command/ff_next_state_1_s15
16.773
17.226
u_v9958/u_command/ff_cache_vram_address_17_s18
17.906
18.233
u_v9958/u_command/ff_cache_vram_address_5_s0
19.186
=====
SETUP
-1.409
19.118
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.841
8.294
u_v9958/u_command/w_next_0_s2
10.127
10.498
u_v9958/u_command/w_next_1_s3
11.305
11.822
u_v9958/u_command/w_next_dx[1]_1_s
12.757
13.327
u_v9958/u_command/w_next_dx[2]_1_s
13.327
13.362
u_v9958/u_command/w_next_dx[3]_1_s
13.362
13.398
u_v9958/u_command/w_next_dx[4]_1_s
13.398
13.433
u_v9958/u_command/w_next_dx[5]_1_s
13.433
13.468
u_v9958/u_command/w_next_dx[6]_1_s
13.468
13.503
u_v9958/u_command/w_next_dx[7]_1_s
13.503
13.538
u_v9958/u_command/w_next_dx[8]_1_s
13.538
13.574
u_v9958/u_command/w_next_dx[9]_1_s
13.574
14.044
u_v9958/u_command/n600_s9
14.214
14.667
u_v9958/u_command/n600_s12
15.170
15.623
u_v9958/u_command/n2055_s4
16.301
16.672
u_v9958/u_command/ff_ny_10_s5
17.091
17.462
u_v9958/u_command/ff_ny_7_s3
18.183
18.753
u_v9958/u_command/ff_ny_3_s1
19.118
=====
SETUP
-1.406
19.115
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.841
8.294
u_v9958/u_command/w_next_0_s2
10.127
10.498
u_v9958/u_command/w_next_1_s3
11.305
11.822
u_v9958/u_command/w_next_dx[1]_1_s
12.757
13.327
u_v9958/u_command/w_next_dx[2]_1_s
13.327
13.362
u_v9958/u_command/w_next_dx[3]_1_s
13.362
13.398
u_v9958/u_command/w_next_dx[4]_1_s
13.398
13.433
u_v9958/u_command/w_next_dx[5]_1_s
13.433
13.468
u_v9958/u_command/w_next_dx[6]_1_s
13.468
13.503
u_v9958/u_command/w_next_dx[7]_1_s
13.503
13.538
u_v9958/u_command/w_next_dx[8]_1_s
13.538
13.574
u_v9958/u_command/w_next_dx[9]_1_s
13.574
14.044
u_v9958/u_command/n600_s9
14.214
14.667
u_v9958/u_command/n600_s12
15.170
15.623
u_v9958/u_command/n2055_s4
16.301
16.672
u_v9958/u_command/ff_ny_10_s5
17.091
17.462
u_v9958/u_command/ff_ny_7_s3
18.183
18.753
u_v9958/u_command/ff_ny_7_s1
19.115
=====
SETUP
-1.397
19.105
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.841
8.294
u_v9958/u_command/w_next_0_s2
10.127
10.498
u_v9958/u_command/w_next_1_s3
11.305
11.822
u_v9958/u_command/w_next_dx[1]_1_s
12.757
13.327
u_v9958/u_command/w_next_dx[2]_1_s
13.327
13.362
u_v9958/u_command/w_next_dx[3]_1_s
13.362
13.398
u_v9958/u_command/w_next_dx[4]_1_s
13.398
13.433
u_v9958/u_command/w_next_dx[5]_1_s
13.433
13.468
u_v9958/u_command/w_next_dx[6]_1_s
13.468
13.503
u_v9958/u_command/w_next_dx[7]_1_s
13.503
13.538
u_v9958/u_command/w_next_dx[8]_1_s
13.538
13.574
u_v9958/u_command/w_next_dx[9]_1_s
13.574
14.044
u_v9958/u_command/n600_s9
14.214
14.667
u_v9958/u_command/n3868_s36
15.557
16.112
u_v9958/u_command/n3872_s13
16.615
17.132
u_v9958/u_command/n3872_s7
17.772
18.143
u_v9958/u_command/n3872_s5
18.556
19.105
u_v9958/u_command/ff_state_0_s1
19.105
=====
SETUP
-1.378
19.086
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.841
8.294
u_v9958/u_command/w_next_0_s2
10.127
10.498
u_v9958/u_command/w_next_1_s3
11.305
11.822
u_v9958/u_command/w_next_dx[1]_1_s
12.757
13.327
u_v9958/u_command/w_next_dx[2]_1_s
13.327
13.362
u_v9958/u_command/w_next_dx[3]_1_s
13.362
13.398
u_v9958/u_command/w_next_dx[4]_1_s
13.398
13.433
u_v9958/u_command/w_next_dx[5]_1_s
13.433
13.468
u_v9958/u_command/w_next_dx[6]_1_s
13.468
13.503
u_v9958/u_command/w_next_dx[7]_1_s
13.503
13.538
u_v9958/u_command/w_next_dx[8]_1_s
13.538
13.574
u_v9958/u_command/w_next_dx[9]_1_s
13.574
14.044
u_v9958/u_command/n600_s9
14.214
14.667
u_v9958/u_command/n600_s12
15.170
15.623
u_v9958/u_command/n2055_s4
16.301
16.672
u_v9958/u_command/ff_ny_10_s5
17.091
17.462
u_v9958/u_command/ff_ny_7_s3
18.183
18.753
u_v9958/u_command/ff_ny_1_s1
19.086
=====
SETUP
-1.323
19.031
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.841
8.294
u_v9958/u_command/w_next_0_s2
10.127
10.498
u_v9958/u_command/w_next_1_s3
11.305
11.822
u_v9958/u_command/w_next_dx[1]_1_s
12.757
13.327
u_v9958/u_command/w_next_dx[2]_1_s
13.327
13.362
u_v9958/u_command/w_next_dx[3]_1_s
13.362
13.398
u_v9958/u_command/w_next_dx[4]_1_s
13.398
13.433
u_v9958/u_command/w_next_dx[5]_1_s
13.433
13.468
u_v9958/u_command/w_next_dx[6]_1_s
13.468
13.503
u_v9958/u_command/w_next_dx[7]_1_s
13.503
13.538
u_v9958/u_command/w_next_dx[8]_1_s
13.538
13.574
u_v9958/u_command/w_next_dx[9]_1_s
13.574
14.044
u_v9958/u_command/n600_s9
14.214
14.667
u_v9958/u_command/n3871_s19
15.198
15.651
u_v9958/u_command/ff_next_state_1_s13
15.903
16.356
u_v9958/u_command/ff_next_state_1_s15
16.773
17.226
u_v9958/u_command/ff_cache_vram_address_17_s18
17.906
18.233
u_v9958/u_command/ff_cache_vram_address_3_s0
19.031
=====
SETUP
-1.323
19.031
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.841
8.294
u_v9958/u_command/w_next_0_s2
10.127
10.498
u_v9958/u_command/w_next_1_s3
11.305
11.822
u_v9958/u_command/w_next_dx[1]_1_s
12.757
13.327
u_v9958/u_command/w_next_dx[2]_1_s
13.327
13.362
u_v9958/u_command/w_next_dx[3]_1_s
13.362
13.398
u_v9958/u_command/w_next_dx[4]_1_s
13.398
13.433
u_v9958/u_command/w_next_dx[5]_1_s
13.433
13.468
u_v9958/u_command/w_next_dx[6]_1_s
13.468
13.503
u_v9958/u_command/w_next_dx[7]_1_s
13.503
13.538
u_v9958/u_command/w_next_dx[8]_1_s
13.538
13.574
u_v9958/u_command/w_next_dx[9]_1_s
13.574
14.044
u_v9958/u_command/n600_s9
14.214
14.667
u_v9958/u_command/n3871_s19
15.198
15.651
u_v9958/u_command/ff_next_state_1_s13
15.903
16.356
u_v9958/u_command/ff_next_state_1_s15
16.773
17.226
u_v9958/u_command/ff_cache_vram_address_17_s18
17.906
18.233
u_v9958/u_command/ff_cache_vram_address_16_s0
19.031
=====
SETUP
-1.294
19.003
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.841
8.294
u_v9958/u_command/w_next_0_s2
10.127
10.498
u_v9958/u_command/w_next_1_s3
11.305
11.822
u_v9958/u_command/w_next_dx[1]_1_s
12.757
13.327
u_v9958/u_command/w_next_dx[2]_1_s
13.327
13.362
u_v9958/u_command/w_next_dx[3]_1_s
13.362
13.398
u_v9958/u_command/w_next_dx[4]_1_s
13.398
13.433
u_v9958/u_command/w_next_dx[5]_1_s
13.433
13.468
u_v9958/u_command/w_next_dx[6]_1_s
13.468
13.503
u_v9958/u_command/w_next_dx[7]_1_s
13.503
13.538
u_v9958/u_command/w_next_dx[8]_1_s
13.538
13.574
u_v9958/u_command/w_next_dx[9]_1_s
13.574
14.044
u_v9958/u_command/n600_s9
14.214
14.667
u_v9958/u_command/n3871_s19
15.198
15.651
u_v9958/u_command/ff_next_state_1_s13
15.903
16.356
u_v9958/u_command/ff_next_state_1_s15
16.773
17.226
u_v9958/u_command/ff_cache_vram_address_17_s18
17.906
18.233
u_v9958/u_command/ff_cache_vram_address_7_s0
19.003
=====
SETUP
-1.294
19.003
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.841
8.294
u_v9958/u_command/w_next_0_s2
10.127
10.498
u_v9958/u_command/w_next_1_s3
11.305
11.822
u_v9958/u_command/w_next_dx[1]_1_s
12.757
13.327
u_v9958/u_command/w_next_dx[2]_1_s
13.327
13.362
u_v9958/u_command/w_next_dx[3]_1_s
13.362
13.398
u_v9958/u_command/w_next_dx[4]_1_s
13.398
13.433
u_v9958/u_command/w_next_dx[5]_1_s
13.433
13.468
u_v9958/u_command/w_next_dx[6]_1_s
13.468
13.503
u_v9958/u_command/w_next_dx[7]_1_s
13.503
13.538
u_v9958/u_command/w_next_dx[8]_1_s
13.538
13.574
u_v9958/u_command/w_next_dx[9]_1_s
13.574
14.044
u_v9958/u_command/n600_s9
14.214
14.667
u_v9958/u_command/n3871_s19
15.198
15.651
u_v9958/u_command/ff_next_state_1_s13
15.903
16.356
u_v9958/u_command/ff_next_state_1_s15
16.773
17.226
u_v9958/u_command/ff_cache_vram_address_17_s18
17.906
18.233
u_v9958/u_command/ff_cache_vram_address_15_s0
19.003
=====
SETUP
-1.293
19.002
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.841
8.294
u_v9958/u_command/w_next_0_s2
10.127
10.498
u_v9958/u_command/w_next_1_s3
11.305
11.822
u_v9958/u_command/w_next_dx[1]_1_s
12.757
13.327
u_v9958/u_command/w_next_dx[2]_1_s
13.327
13.362
u_v9958/u_command/w_next_dx[3]_1_s
13.362
13.398
u_v9958/u_command/w_next_dx[4]_1_s
13.398
13.433
u_v9958/u_command/w_next_dx[5]_1_s
13.433
13.468
u_v9958/u_command/w_next_dx[6]_1_s
13.468
13.503
u_v9958/u_command/w_next_dx[7]_1_s
13.503
13.538
u_v9958/u_command/w_next_dx[8]_1_s
13.538
13.574
u_v9958/u_command/w_next_dx[9]_1_s
13.574
14.044
u_v9958/u_command/n600_s9
14.214
14.667
u_v9958/u_command/n3871_s19
15.198
15.651
u_v9958/u_command/ff_next_state_1_s13
15.903
16.356
u_v9958/u_command/ff_next_state_1_s15
16.773
17.226
u_v9958/u_command/ff_cache_vram_address_17_s18
17.906
18.233
u_v9958/u_command/ff_cache_vram_address_17_s0
19.002
=====
SETUP
-1.291
18.999
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.841
8.294
u_v9958/u_command/w_next_0_s2
10.127
10.498
u_v9958/u_command/w_next_1_s3
11.305
11.822
u_v9958/u_command/w_next_dx[1]_1_s
12.757
13.327
u_v9958/u_command/w_next_dx[2]_1_s
13.327
13.362
u_v9958/u_command/w_next_dx[3]_1_s
13.362
13.398
u_v9958/u_command/w_next_dx[4]_1_s
13.398
13.433
u_v9958/u_command/w_next_dx[5]_1_s
13.433
13.468
u_v9958/u_command/w_next_dx[6]_1_s
13.468
13.503
u_v9958/u_command/w_next_dx[7]_1_s
13.503
13.538
u_v9958/u_command/w_next_dx[8]_1_s
13.538
13.574
u_v9958/u_command/w_next_dx[9]_1_s
13.574
14.044
u_v9958/u_command/n600_s9
14.214
14.667
u_v9958/u_command/n3871_s19
15.198
15.651
u_v9958/u_command/ff_next_state_1_s13
15.903
16.356
u_v9958/u_command/ff_next_state_1_s15
16.773
17.226
u_v9958/u_command/ff_cache_vram_address_17_s18
17.906
18.233
u_v9958/u_command/ff_cache_vram_address_8_s0
18.999
=====
SETUP
-1.267
18.976
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.841
8.294
u_v9958/u_command/w_next_0_s2
10.127
10.498
u_v9958/u_command/w_next_1_s3
11.305
11.822
u_v9958/u_command/w_next_dx[1]_1_s
12.757
13.327
u_v9958/u_command/w_next_dx[2]_1_s
13.327
13.362
u_v9958/u_command/w_next_dx[3]_1_s
13.362
13.398
u_v9958/u_command/w_next_dx[4]_1_s
13.398
13.433
u_v9958/u_command/w_next_dx[5]_1_s
13.433
13.468
u_v9958/u_command/w_next_dx[6]_1_s
13.468
13.503
u_v9958/u_command/w_next_dx[7]_1_s
13.503
13.538
u_v9958/u_command/w_next_dx[8]_1_s
13.538
13.574
u_v9958/u_command/w_next_dx[9]_1_s
13.574
14.044
u_v9958/u_command/n600_s9
14.214
14.667
u_v9958/u_command/n3871_s19
15.198
15.651
u_v9958/u_command/ff_next_state_1_s13
15.903
16.356
u_v9958/u_command/ff_next_state_1_s15
16.773
17.226
u_v9958/u_command/ff_cache_vram_address_17_s18
17.906
18.233
u_v9958/u_command/ff_cache_vram_address_9_s0
18.976
=====
SETUP
-1.267
18.976
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.841
8.294
u_v9958/u_command/w_next_0_s2
10.127
10.498
u_v9958/u_command/w_next_1_s3
11.305
11.822
u_v9958/u_command/w_next_dx[1]_1_s
12.757
13.327
u_v9958/u_command/w_next_dx[2]_1_s
13.327
13.362
u_v9958/u_command/w_next_dx[3]_1_s
13.362
13.398
u_v9958/u_command/w_next_dx[4]_1_s
13.398
13.433
u_v9958/u_command/w_next_dx[5]_1_s
13.433
13.468
u_v9958/u_command/w_next_dx[6]_1_s
13.468
13.503
u_v9958/u_command/w_next_dx[7]_1_s
13.503
13.538
u_v9958/u_command/w_next_dx[8]_1_s
13.538
13.574
u_v9958/u_command/w_next_dx[9]_1_s
13.574
14.044
u_v9958/u_command/n600_s9
14.214
14.667
u_v9958/u_command/n3871_s19
15.198
15.651
u_v9958/u_command/ff_next_state_1_s13
15.903
16.356
u_v9958/u_command/ff_next_state_1_s15
16.773
17.226
u_v9958/u_command/ff_cache_vram_address_17_s18
17.906
18.233
u_v9958/u_command/ff_cache_vram_address_11_s0
18.976
=====
SETUP
-1.267
18.976
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.841
8.294
u_v9958/u_command/w_next_0_s2
10.127
10.498
u_v9958/u_command/w_next_1_s3
11.305
11.822
u_v9958/u_command/w_next_dx[1]_1_s
12.757
13.327
u_v9958/u_command/w_next_dx[2]_1_s
13.327
13.362
u_v9958/u_command/w_next_dx[3]_1_s
13.362
13.398
u_v9958/u_command/w_next_dx[4]_1_s
13.398
13.433
u_v9958/u_command/w_next_dx[5]_1_s
13.433
13.468
u_v9958/u_command/w_next_dx[6]_1_s
13.468
13.503
u_v9958/u_command/w_next_dx[7]_1_s
13.503
13.538
u_v9958/u_command/w_next_dx[8]_1_s
13.538
13.574
u_v9958/u_command/w_next_dx[9]_1_s
13.574
14.044
u_v9958/u_command/n600_s9
14.214
14.667
u_v9958/u_command/n3871_s19
15.198
15.651
u_v9958/u_command/ff_next_state_1_s13
15.903
16.356
u_v9958/u_command/ff_next_state_1_s15
16.773
17.226
u_v9958/u_command/ff_cache_vram_address_17_s18
17.906
18.233
u_v9958/u_command/ff_cache_vram_address_12_s0
18.976
=====
SETUP
-1.267
18.976
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.841
8.294
u_v9958/u_command/w_next_0_s2
10.127
10.498
u_v9958/u_command/w_next_1_s3
11.305
11.822
u_v9958/u_command/w_next_dx[1]_1_s
12.757
13.327
u_v9958/u_command/w_next_dx[2]_1_s
13.327
13.362
u_v9958/u_command/w_next_dx[3]_1_s
13.362
13.398
u_v9958/u_command/w_next_dx[4]_1_s
13.398
13.433
u_v9958/u_command/w_next_dx[5]_1_s
13.433
13.468
u_v9958/u_command/w_next_dx[6]_1_s
13.468
13.503
u_v9958/u_command/w_next_dx[7]_1_s
13.503
13.538
u_v9958/u_command/w_next_dx[8]_1_s
13.538
13.574
u_v9958/u_command/w_next_dx[9]_1_s
13.574
14.044
u_v9958/u_command/n600_s9
14.214
14.667
u_v9958/u_command/n3871_s19
15.198
15.651
u_v9958/u_command/ff_next_state_1_s13
15.903
16.356
u_v9958/u_command/ff_next_state_1_s15
16.773
17.226
u_v9958/u_command/ff_cache_vram_address_17_s18
17.906
18.233
u_v9958/u_command/ff_cache_vram_address_13_s0
18.976
=====
SETUP
-1.267
18.976
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.841
8.294
u_v9958/u_command/w_next_0_s2
10.127
10.498
u_v9958/u_command/w_next_1_s3
11.305
11.822
u_v9958/u_command/w_next_dx[1]_1_s
12.757
13.327
u_v9958/u_command/w_next_dx[2]_1_s
13.327
13.362
u_v9958/u_command/w_next_dx[3]_1_s
13.362
13.398
u_v9958/u_command/w_next_dx[4]_1_s
13.398
13.433
u_v9958/u_command/w_next_dx[5]_1_s
13.433
13.468
u_v9958/u_command/w_next_dx[6]_1_s
13.468
13.503
u_v9958/u_command/w_next_dx[7]_1_s
13.503
13.538
u_v9958/u_command/w_next_dx[8]_1_s
13.538
13.574
u_v9958/u_command/w_next_dx[9]_1_s
13.574
14.044
u_v9958/u_command/n600_s9
14.214
14.667
u_v9958/u_command/n3871_s19
15.198
15.651
u_v9958/u_command/ff_next_state_1_s13
15.903
16.356
u_v9958/u_command/ff_next_state_1_s15
16.773
17.226
u_v9958/u_command/ff_cache_vram_address_17_s18
17.906
18.233
u_v9958/u_command/ff_cache_vram_address_14_s0
18.976
=====
SETUP
-1.194
18.903
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.841
8.294
u_v9958/u_command/w_next_0_s2
10.127
10.498
u_v9958/u_command/w_next_1_s3
11.305
11.822
u_v9958/u_command/w_next_dx[1]_1_s
12.757
13.327
u_v9958/u_command/w_next_dx[2]_1_s
13.327
13.362
u_v9958/u_command/w_next_dx[3]_1_s
13.362
13.398
u_v9958/u_command/w_next_dx[4]_1_s
13.398
13.433
u_v9958/u_command/w_next_dx[5]_1_s
13.433
13.468
u_v9958/u_command/w_next_dx[6]_1_s
13.468
13.503
u_v9958/u_command/w_next_dx[7]_1_s
13.503
13.538
u_v9958/u_command/w_next_dx[8]_1_s
13.538
13.574
u_v9958/u_command/w_next_dx[9]_1_s
13.574
14.044
u_v9958/u_command/n600_s9
14.214
14.667
u_v9958/u_command/n600_s12
15.170
15.623
u_v9958/u_command/n2055_s4
16.301
16.672
u_v9958/u_command/ff_ny_10_s5
17.091
17.462
u_v9958/u_command/ff_ny_7_s3
18.183
18.753
u_v9958/u_command/ff_ny_0_s1
18.903
=====
SETUP
-1.159
18.868
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.841
8.294
u_v9958/u_command/w_next_0_s2
10.127
10.498
u_v9958/u_command/w_next_1_s3
11.305
11.822
u_v9958/u_command/w_next_dx[1]_1_s
12.757
13.327
u_v9958/u_command/w_next_dx[2]_1_s
13.327
13.362
u_v9958/u_command/w_next_dx[3]_1_s
13.362
13.398
u_v9958/u_command/w_next_dx[4]_1_s
13.398
13.433
u_v9958/u_command/w_next_dx[5]_1_s
13.433
13.468
u_v9958/u_command/w_next_dx[6]_1_s
13.468
13.503
u_v9958/u_command/w_next_dx[7]_1_s
13.503
13.538
u_v9958/u_command/w_next_dx[8]_1_s
13.538
13.574
u_v9958/u_command/w_next_dx[9]_1_s
13.574
14.044
u_v9958/u_command/n600_s9
14.214
14.667
u_v9958/u_command/n600_s12
15.170
15.623
u_v9958/u_command/n2055_s4
16.301
16.672
u_v9958/u_command/ff_ny_10_s5
17.091
17.462
u_v9958/u_command/ff_ny_10_s4
18.183
18.510
u_v9958/u_command/ff_ny_10_s0
18.868
=====
SETUP
-1.159
18.867
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.841
8.294
u_v9958/u_command/w_next_0_s2
10.127
10.498
u_v9958/u_command/w_next_1_s3
11.305
11.822
u_v9958/u_command/w_next_dx[1]_1_s
12.757
13.327
u_v9958/u_command/w_next_dx[2]_1_s
13.327
13.362
u_v9958/u_command/w_next_dx[3]_1_s
13.362
13.398
u_v9958/u_command/w_next_dx[4]_1_s
13.398
13.433
u_v9958/u_command/w_next_dx[5]_1_s
13.433
13.468
u_v9958/u_command/w_next_dx[6]_1_s
13.468
13.503
u_v9958/u_command/w_next_dx[7]_1_s
13.503
13.538
u_v9958/u_command/w_next_dx[8]_1_s
13.538
13.574
u_v9958/u_command/w_next_dx[9]_1_s
13.574
14.044
u_v9958/u_command/n600_s9
14.214
14.667
u_v9958/u_command/n3871_s19
15.198
15.651
u_v9958/u_command/ff_next_state_1_s13
15.903
16.356
u_v9958/u_command/ff_next_state_1_s15
16.773
17.226
u_v9958/u_command/ff_cache_vram_write_s14
17.906
18.368
u_v9958/u_command/ff_cache_vram_write_s0
18.867
=====
SETUP
-1.154
18.863
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.841
8.294
u_v9958/u_command/w_next_0_s2
10.127
10.498
u_v9958/u_command/w_next_1_s3
11.305
11.822
u_v9958/u_command/w_next_dx[1]_1_s
12.757
13.327
u_v9958/u_command/w_next_dx[2]_1_s
13.327
13.362
u_v9958/u_command/w_next_dx[3]_1_s
13.362
13.398
u_v9958/u_command/w_next_dx[4]_1_s
13.398
13.433
u_v9958/u_command/w_next_dx[5]_1_s
13.433
13.468
u_v9958/u_command/w_next_dx[6]_1_s
13.468
13.503
u_v9958/u_command/w_next_dx[7]_1_s
13.503
13.538
u_v9958/u_command/w_next_dx[8]_1_s
13.538
13.574
u_v9958/u_command/w_next_dx[9]_1_s
13.574
14.044
u_v9958/u_command/n600_s9
14.214
14.667
u_v9958/u_command/n3871_s19
15.198
15.651
u_v9958/u_command/ff_next_state_1_s13
15.903
16.356
u_v9958/u_command/ff_next_state_1_s15
16.773
17.226
u_v9958/u_command/ff_cache_vram_address_17_s18
17.906
18.233
u_v9958/u_command/ff_cache_vram_address_1_s0
18.863
=====
SETUP
-1.154
18.863
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.841
8.294
u_v9958/u_command/w_next_0_s2
10.127
10.498
u_v9958/u_command/w_next_1_s3
11.305
11.822
u_v9958/u_command/w_next_dx[1]_1_s
12.757
13.327
u_v9958/u_command/w_next_dx[2]_1_s
13.327
13.362
u_v9958/u_command/w_next_dx[3]_1_s
13.362
13.398
u_v9958/u_command/w_next_dx[4]_1_s
13.398
13.433
u_v9958/u_command/w_next_dx[5]_1_s
13.433
13.468
u_v9958/u_command/w_next_dx[6]_1_s
13.468
13.503
u_v9958/u_command/w_next_dx[7]_1_s
13.503
13.538
u_v9958/u_command/w_next_dx[8]_1_s
13.538
13.574
u_v9958/u_command/w_next_dx[9]_1_s
13.574
14.044
u_v9958/u_command/n600_s9
14.214
14.667
u_v9958/u_command/n3871_s19
15.198
15.651
u_v9958/u_command/ff_next_state_1_s13
15.903
16.356
u_v9958/u_command/ff_next_state_1_s15
16.773
17.226
u_v9958/u_command/ff_cache_vram_address_17_s18
17.906
18.233
u_v9958/u_command/ff_cache_vram_address_2_s0
18.863
=====
HOLD
0.080
5.672
5.592
u_v9958/u_color_palette/ff_vdp_b_7_s0
5.343
5.544
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.672
=====
HOLD
0.203
5.796
5.592
u_v9958/u_color_palette/ff_vdp_b_5_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.796
=====
HOLD
0.213
5.806
5.592
u_v9958/u_color_palette/ff_vdp_r_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.806
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_7_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_0_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_4_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_0_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_3_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_2_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_0_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_4_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.227
5.819
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_16_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.819
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_27_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_6_s
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_26_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_6_s
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_25_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_6_s
5.666
=====
HOLD
0.315
5.669
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_24_s0
5.343
5.545
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_6_s
5.669
=====
HOLD
0.316
5.669
5.353
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_transparent_0_s3
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s57
5.669
=====
HOLD
0.316
5.670
5.353
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_transparent_1_s3
5.343
5.545
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s57
5.670
=====
HOLD
0.316
5.670
5.353
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_1_s3
5.343
5.545
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53
5.670
=====
HOLD
0.321
5.914
5.592
u_v9958/u_color_palette/ff_vdp_r_4_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.914
=====
HOLD
0.325
5.918
5.592
u_v9958/u_color_palette/ff_vdp_g_5_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.918
=====
HOLD
0.325
5.918
5.592
u_v9958/u_color_palette/ff_vdp_g_2_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.918
=====
HOLD
0.326
5.679
5.353
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_current_plane_2_s1
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_9_s
5.679
=====
HOLD
0.327
5.681
5.354
u_v9958/u_color_palette/ff_palette_num_8_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_7_s0
5.681
