// Seed: 1870261155
module module_0;
  tri0 id_2;
  tri1 id_3 = id_2 == 1;
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1,
    input wor id_2,
    output tri id_3,
    output tri0 id_4
);
  assign id_4 = 1;
  module_0();
endmodule
module module_2 (
    input uwire id_0,
    output wor id_1,
    input tri id_2,
    output uwire id_3,
    input wand id_4,
    output tri0 id_5,
    output wor id_6,
    input supply1 id_7,
    input wor id_8,
    output supply0 id_9,
    output tri id_10
);
  assign id_9 = 1 << 1;
  module_0();
endmodule
