

================================================================
== Synthesis Summary Report of 'test'
================================================================
+ General Information: 
    * Date:           Fri May 10 15:15:54 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        D1
    * Solution:       comb_22 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+
    |            Modules            | Issue|      | Latency | Latency | Iteration|         | Trip |          |         |           |            |             |     |
    |            & Loops            | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP    |     FF     |     LUT     | URAM|
    +-------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+
    |+ test                         |     -|  0.00|       85|  850.000|         -|       86|     -|        no|  4 (~0%)|  764 (30%)|  12297 (2%)|  34764 (12%)|    -|
    | + test_Pipeline_ARRAY_1_READ  |     -|  0.00|       18|  180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|     74 (~0%)|    -|
    |  o ARRAY_1_READ               |     -|  7.30|       16|  160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_ARRAY_2_READ  |     -|  0.00|       18|  180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|     74 (~0%)|    -|
    |  o ARRAY_2_READ               |     -|  7.30|       16|  160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_ARRAY_WRITE   |     -|  0.00|       18|  180.000|         -|       18|     -|        no|        -|          -|    37 (~0%)|    139 (~0%)|    -|
    |  o ARRAY_WRITE                |     -|  7.30|       16|  160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    +-------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_mem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | out1_1   | 0x10   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | out1_2   | 0x14   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | arg1_1   | 0x1c   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg1_2   | 0x20   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg2_1   | 0x28   | 32    | W      | Data signal of arg2              |                                                                      |
| s_axi_control | arg2_2   | 0x2c   | 32    | W      | Data signal of arg2              |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| out1     | inout     | unsigned int* |
| arg1     | inout     | unsigned int* |
| arg2     | inout     | unsigned int* |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                          |
+----------+---------------+-----------+----------+----------------------------------+
| out1     | m_axi_mem     | interface |          |                                  |
| out1     | s_axi_control | register  | offset   | name=out1_1 offset=0x10 range=32 |
| out1     | s_axi_control | register  | offset   | name=out1_2 offset=0x14 range=32 |
| arg1     | m_axi_mem     | interface |          |                                  |
| arg1     | s_axi_control | register  | offset   | name=arg1_1 offset=0x1c range=32 |
| arg1     | s_axi_control | register  | offset   | name=arg1_2 offset=0x20 range=32 |
| arg2     | m_axi_mem     | interface |          |                                  |
| arg2     | s_axi_control | register  | offset   | name=arg2_1 offset=0x28 range=32 |
| arg2     | s_axi_control | register  | offset   | name=arg2_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+--------------+---------------+
| HW Interface | Direction | Length | Width | Loop         | Loop Location |
+--------------+-----------+--------+-------+--------------+---------------+
| m_axi_mem    | read      | 16     | 32    | ARRAY_1_READ | d1.cpp:24:2   |
| m_axi_mem    | read      | 16     | 32    | ARRAY_2_READ | d1.cpp:31:2   |
| m_axi_mem    | write     | 16     | 32    | ARRAY_WRITE  | d1.cpp:149:2  |
+--------------+-----------+--------+-------+--------------+---------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop         | Loop Location | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_mem    | arg1     | d1.cpp:26:15    | read      | Widen Fail   |        | ARRAY_1_READ | d1.cpp:24:2   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg1     | d1.cpp:26:15    | read      | Inferred     | 16     | ARRAY_1_READ | d1.cpp:24:2   |            |                                                                                                       |
| m_axi_mem    | arg2     | d1.cpp:33:15    | read      | Widen Fail   |        | ARRAY_2_READ | d1.cpp:31:2   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg2     | d1.cpp:33:15    | read      | Inferred     | 16     | ARRAY_2_READ | d1.cpp:31:2   |            |                                                                                                       |
| m_axi_mem    | out1     | d1.cpp:151:11   | write     | Widen Fail   |        | ARRAY_WRITE  | d1.cpp:149:2  | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | out1     | d1.cpp:151:11   | write     | Inferred     | 16     | ARRAY_WRITE  | d1.cpp:149:2  |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                          | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+-------------------------------+-----+--------+--------------+-----+--------+---------+
| + test                        | 764 |        |              |     |        |         |
|   mul_32ns_32ns_64_1_1_U57    | 4   |        | mul_ln50     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U58    | 4   |        | mul_ln50_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U59    | 4   |        | mul_ln50_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U60    | 4   |        | mul_ln50_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U61    | 4   |        | mul_ln50_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U62    | 4   |        | mul_ln50_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U63    | 4   |        | mul_ln50_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U64    | 4   |        | mul_ln50_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U65    | 4   |        | mul_ln50_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U66    | 4   |        | mul_ln50_9   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U67    | 4   |        | mul_ln50_10  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U68    | 4   |        | mul_ln50_11  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U69    | 4   |        | mul_ln50_12  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U70    | 4   |        | mul_ln50_13  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U71    | 4   |        | mul_ln50_14  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U72    | 4   |        | mul_ln50_15  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U73    | 4   |        | mul_ln50_16  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U74    | 4   |        | mul_ln50_17  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U75    | 4   |        | mul_ln50_18  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U76    | 4   |        | mul_ln50_19  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U77    | 4   |        | mul_ln50_20  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U78    | 4   |        | mul_ln50_21  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U79    | 4   |        | mul_ln50_22  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U80    | 4   |        | mul_ln50_23  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U81    | 4   |        | mul_ln50_24  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U82    | 4   |        | mul_ln70     | mul | auto   | 0       |
|   add_ln70_fu_1593_p2         | -   |        | add_ln70     | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U232   | 4   |        | mul_ln70_1   | mul | auto   | 0       |
|   add_ln78_fu_1622_p2         | -   |        | add_ln78     | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U233   | 4   |        | mul_ln78     | mul | auto   | 0       |
|   add_ln80_fu_1637_p2         | -   |        | add_ln80     | add | fabric | 0       |
|   mul_34ns_32ns_64_1_1_U247   | 4   |        | mul_ln80     | mul | auto   | 0       |
|   add_ln50_1_fu_1665_p2       | -   |        | add_ln50_1   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U234   | 4   |        | mul_ln50_25  | mul | auto   | 0       |
|   add_ln78_1_fu_1676_p2       | -   |        | add_ln78_1   | add | fabric | 0       |
|   add_ln50_fu_1698_p2         | -   |        | add_ln50     | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U235   | 4   |        | mul_ln50_26  | mul | auto   | 0       |
|   add_ln50_2_fu_1735_p2       | -   |        | add_ln50_2   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U236   | 4   |        | mul_ln50_27  | mul | auto   | 0       |
|   add_ln78_8_fu_1746_p2       | -   |        | add_ln78_8   | add | fabric | 0       |
|   add_ln78_9_fu_1752_p2       | -   |        | add_ln78_9   | add | fabric | 0       |
|   add_ln78_3_fu_1766_p2       | -   |        | add_ln78_3   | add | fabric | 0       |
|   add_ln50_3_fu_1790_p2       | -   |        | add_ln50_3   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U237   | 4   |        | mul_ln50_28  | mul | auto   | 0       |
|   add_ln78_10_fu_1801_p2      | -   |        | add_ln78_10  | add | fabric | 0       |
|   add_ln78_4_fu_1827_p2       | -   |        | add_ln78_4   | add | fabric | 0       |
|   add_ln50_4_fu_1847_p2       | -   |        | add_ln50_4   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U238   | 4   |        | mul_ln50_29  | mul | auto   | 0       |
|   add_ln78_5_fu_1890_p2       | -   |        | add_ln78_5   | add | fabric | 0       |
|   add_ln50_5_fu_1909_p2       | -   |        | add_ln50_5   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U239   | 4   |        | mul_ln50_30  | mul | auto   | 0       |
|   add_ln78_19_fu_1932_p2      | -   |        | add_ln78_19  | add | fabric | 0       |
|   add_ln78_20_fu_1938_p2      | -   |        | add_ln78_20  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U83    | 4   |        | mul_ln70_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U84    | 4   |        | mul_ln70_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U57    | 4   |        | mul_ln78_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U85    | 4   |        | mul_ln78_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U86    | 4   |        | mul_ln78_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U58    | 4   |        | mul_ln78_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U87    | 4   |        | mul_ln78_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U88    | 4   |        | mul_ln78_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U89    | 4   |        | mul_ln78_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U90    | 4   |        | mul_ln70_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U91    | 4   |        | mul_ln70_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U92    | 4   |        | mul_ln78_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U93    | 4   |        | mul_ln78_9   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U94    | 4   |        | mul_ln78_10  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U95    | 4   |        | mul_ln78_11  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U96    | 4   |        | mul_ln78_12  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U97    | 4   |        | mul_ln78_13  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U98    | 4   |        | mul_ln78_14  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U99    | 4   |        | mul_ln70_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U100   | 4   |        | mul_ln70_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U101   | 4   |        | mul_ln78_15  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U102   | 4   |        | mul_ln78_16  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U103   | 4   |        | mul_ln78_17  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U104   | 4   |        | mul_ln78_18  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U105   | 4   |        | mul_ln78_19  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U106   | 4   |        | mul_ln78_20  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U107   | 4   |        | mul_ln78_21  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U108   | 4   |        | mul_ln70_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U109   | 4   |        | mul_ln70_9   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U59    | 4   |        | mul_ln78_22  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U110   | 4   |        | mul_ln78_23  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U111   | 4   |        | mul_ln78_24  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U112   | 4   |        | mul_ln78_25  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U113   | 4   |        | mul_ln78_26  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U114   | 4   |        | mul_ln78_27  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U115   | 4   |        | mul_ln78_28  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U116   | 4   |        | mul_ln70_10  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U117   | 4   |        | mul_ln70_11  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U118   | 4   |        | mul_ln78_29  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U119   | 4   |        | mul_ln78_30  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U120   | 4   |        | mul_ln78_31  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U121   | 4   |        | mul_ln78_32  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U122   | 4   |        | mul_ln78_33  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U123   | 4   |        | mul_ln78_34  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U124   | 4   |        | mul_ln78_35  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U125   | 4   |        | mul_ln70_12  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U126   | 4   |        | mul_ln70_13  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U127   | 4   |        | mul_ln78_36  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U128   | 4   |        | mul_ln78_37  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U129   | 4   |        | mul_ln78_38  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U130   | 4   |        | mul_ln78_39  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U131   | 4   |        | mul_ln78_40  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U132   | 4   |        | mul_ln78_41  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U133   | 4   |        | mul_ln78_42  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U134   | 4   |        | mul_ln70_14  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U135   | 4   |        | mul_ln70_15  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U136   | 4   |        | mul_ln78_43  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U137   | 4   |        | mul_ln78_44  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U138   | 4   |        | mul_ln78_45  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U139   | 4   |        | mul_ln78_46  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U140   | 4   |        | mul_ln78_47  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U141   | 4   |        | mul_ln78_48  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U142   | 4   |        | mul_ln78_49  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U143   | 4   |        | mul_ln78_50  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U144   | 4   |        | mul_ln78_51  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U145   | 4   |        | mul_ln78_52  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U146   | 4   |        | mul_ln78_53  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U147   | 4   |        | mul_ln78_54  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U148   | 4   |        | mul_ln78_55  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U149   | 4   |        | mul_ln78_56  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U150   | 4   |        | mul_ln80_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U151   | 4   |        | mul_ln80_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U152   | 4   |        | mul_ln80_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U153   | 4   |        | mul_ln80_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U154   | 4   |        | mul_ln80_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U155   | 4   |        | mul_ln80_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U156   | 4   |        | mul_ln80_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U157   | 4   |        | mul_ln80_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U158   | 4   |        | mul_ln80_9   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U159   | 4   |        | mul_ln80_10  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U160   | 4   |        | mul_ln80_11  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U161   | 4   |        | mul_ln80_12  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U162   | 4   |        | mul_ln80_13  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U163   | 4   |        | mul_ln80_14  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U164   | 4   |        | mul_ln80_15  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U165   | 4   |        | mul_ln80_16  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U166   | 4   |        | mul_ln80_17  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U167   | 4   |        | mul_ln80_18  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U168   | 4   |        | mul_ln80_19  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U169   | 4   |        | mul_ln80_20  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U170   | 4   |        | mul_ln80_21  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U60    | 4   |        | mul_ln103    | mul | auto   | 0       |
|   add_ln80_1_fu_2115_p2       | -   |        | add_ln80_1   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U240   | 4   |        | mul_ln80_22  | mul | auto   | 0       |
|   add_ln106_fu_2129_p2        | -   |        | add_ln106    | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U219   | 4   |        | mul_ln106    | mul | auto   | 0       |
|   add_ln106_1_fu_2141_p2      | -   |        | add_ln106_1  | add | fabric | 0       |
|   add_ln106_5_fu_2159_p2      | -   |        | add_ln106_5  | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U220   | 4   |        | mul_ln106_1  | mul | auto   | 0       |
|   add_ln106_6_fu_2172_p2      | -   |        | add_ln106_6  | add | fabric | 0       |
|   add_ln106_9_fu_3925_p2      | -   |        | add_ln106_9  | add | fabric | 0       |
|   add_ln106_10_fu_2198_p2     | -   |        | add_ln106_10 | add | fabric | 0       |
|   add_ln106_11_fu_2204_p2     | -   |        | add_ln106_11 | add | fabric | 0       |
|   add_ln106_12_fu_2210_p2     | -   |        | add_ln106_12 | add | fabric | 0       |
|   add_ln106_14_fu_2224_p2     | -   |        | add_ln106_14 | add | fabric | 0       |
|   add_ln106_17_fu_2250_p2     | -   |        | add_ln106_17 | add | fabric | 0       |
|   add_ln106_19_fu_2256_p2     | -   |        | add_ln106_19 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U61    | 4   |        | mul_ln114    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U62    | 4   |        | mul_ln114_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U171   | 4   |        | mul_ln114_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U172   | 4   |        | mul_ln114_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U63    | 4   |        | mul_ln114_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U64    | 4   |        | mul_ln114_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U65    | 4   |        | mul_ln114_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U173   | 4   |        | mul_ln114_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U66    | 4   |        | mul_ln115    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U67    | 4   |        | mul_ln115_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U68    | 4   |        | mul_ln115_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U174   | 4   |        | mul_ln115_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U69    | 4   |        | mul_ln115_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U175   | 4   |        | mul_ln115_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U176   | 4   |        | mul_ln115_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U177   | 4   |        | mul_ln115_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U70    | 4   |        | mul_ln116    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U71    | 4   |        | mul_ln116_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U72    | 4   |        | mul_ln116_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U73    | 4   |        | mul_ln116_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U178   | 4   |        | mul_ln116_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U179   | 4   |        | mul_ln116_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U180   | 4   |        | mul_ln116_6  | mul | auto   | 0       |
|   add_ln80_2_fu_2278_p2       | -   |        | add_ln80_2   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U241   | 4   |        | mul_ln80_23  | mul | auto   | 0       |
|   mul_32ns_33ns_64_1_1_U221   | 4   |        | mul_ln116_7  | mul | auto   | 0       |
|   add_ln116_fu_2290_p2        | -   |        | add_ln116    | add | fabric | 0       |
|   add_ln116_3_fu_2308_p2      | -   |        | add_ln116_3  | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U222   | 4   |        | mul_ln116_8  | mul | auto   | 0       |
|   add_ln116_4_fu_2314_p2      | -   |        | add_ln116_4  | add | fabric | 0       |
|   add_ln116_7_fu_2332_p2      | -   |        | add_ln116_7  | add | fabric | 0       |
|   add_ln116_9_fu_3977_p2      | -   |        | add_ln116_9  | add | fabric | 0       |
|   add_ln116_13_fu_2338_p2     | -   |        | add_ln116_13 | add | fabric | 0       |
|   add_ln116_16_fu_2364_p2     | -   |        | add_ln116_16 | add | fabric | 0       |
|   add_ln116_18_fu_2370_p2     | -   |        | add_ln116_18 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U181   | 4   |        | mul_ln117    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U74    | 4   |        | mul_ln117_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U75    | 4   |        | mul_ln117_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U76    | 4   |        | mul_ln117_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U77    | 4   |        | mul_ln117_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U182   | 4   |        | mul_ln117_5  | mul | auto   | 0       |
|   add_ln80_3_fu_2380_p2       | -   |        | add_ln80_3   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U242   | 4   |        | mul_ln80_24  | mul | auto   | 0       |
|   mul_32ns_33ns_64_1_1_U223   | 4   |        | mul_ln117_6  | mul | auto   | 0       |
|   add_ln117_fu_2393_p2        | -   |        | add_ln117    | add | fabric | 0       |
|   add_ln117_3_fu_2411_p2      | -   |        | add_ln117_3  | add | fabric | 0       |
|   add_ln117_8_fu_2441_p2      | -   |        | add_ln117_8  | add | fabric | 0       |
|   add_ln117_10_fu_4043_p2     | -   |        | add_ln117_10 | add | fabric | 0       |
|   add_ln117_14_fu_2447_p2     | -   |        | add_ln117_14 | add | fabric | 0       |
|   add_ln117_17_fu_2473_p2     | -   |        | add_ln117_17 | add | fabric | 0       |
|   add_ln117_19_fu_2479_p2     | -   |        | add_ln117_19 | add | fabric | 0       |
|   add_ln117_23_fu_2485_p2     | -   |        | add_ln117_23 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U183   | 4   |        | mul_ln118    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U184   | 4   |        | mul_ln118_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U78    | 4   |        | mul_ln118_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U79    | 4   |        | mul_ln118_3  | mul | auto   | 0       |
|   add_ln80_4_fu_2491_p2       | -   |        | add_ln80_4   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U243   | 4   |        | mul_ln80_25  | mul | auto   | 0       |
|   mul_32ns_33ns_64_1_1_U224   | 4   |        | mul_ln118_4  | mul | auto   | 0       |
|   add_ln118_fu_2503_p2        | -   |        | add_ln118    | add | fabric | 0       |
|   add_ln118_4_fu_2521_p2      | -   |        | add_ln118_4  | add | fabric | 0       |
|   add_ln118_10_fu_2551_p2     | -   |        | add_ln118_10 | add | fabric | 0       |
|   add_ln118_14_fu_2561_p2     | -   |        | add_ln118_14 | add | fabric | 0       |
|   add_ln118_17_fu_2587_p2     | -   |        | add_ln118_17 | add | fabric | 0       |
|   add_ln118_19_fu_2593_p2     | -   |        | add_ln118_19 | add | fabric | 0       |
|   add_ln118_23_fu_2599_p2     | -   |        | add_ln118_23 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U185   | 4   |        | mul_ln119    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U186   | 4   |        | mul_ln119_1  | mul | auto   | 0       |
|   mul_33ns_32ns_64_1_1_U244   | 4   |        | mul_ln80_26  | mul | auto   | 0       |
|   mul_32ns_33ns_64_1_1_U225   | 4   |        | mul_ln119_2  | mul | auto   | 0       |
|   add_ln119_1_fu_2605_p2      | -   |        | add_ln119_1  | add | fabric | 0       |
|   add_ln119_4_fu_2623_p2      | -   |        | add_ln119_4  | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U226   | 4   |        | mul_ln119_3  | mul | auto   | 0       |
|   add_ln119_5_fu_2635_p2      | -   |        | add_ln119_5  | add | fabric | 0       |
|   add_ln119_8_fu_4165_p2      | -   |        | add_ln119_8  | add | fabric | 0       |
|   add_ln119_9_fu_2661_p2      | -   |        | add_ln119_9  | add | fabric | 0       |
|   add_ln119_13_fu_2687_p2     | -   |        | add_ln119_13 | add | fabric | 0       |
|   add_ln119_16_fu_2713_p2     | -   |        | add_ln119_16 | add | fabric | 0       |
|   add_ln119_18_fu_2719_p2     | -   |        | add_ln119_18 | add | fabric | 0       |
|   add_ln119_22_fu_2725_p2     | -   |        | add_ln119_22 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U187   | 4   |        | mul_ln120    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U188   | 4   |        | mul_ln120_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U189   | 4   |        | mul_ln120_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U190   | 4   |        | mul_ln120_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U191   | 4   |        | mul_ln120_4  | mul | auto   | 0       |
|   add_ln70_1_fu_2731_p2       | -   |        | add_ln70_1   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U245   | 4   |        | mul_ln70_16  | mul | auto   | 0       |
|   mul_32ns_33ns_64_1_1_U227   | 4   |        | mul_ln120_5  | mul | auto   | 0       |
|   add_ln120_fu_2743_p2        | -   |        | add_ln120    | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U228   | 4   |        | mul_ln120_6  | mul | auto   | 0       |
|   add_ln120_5_fu_2773_p2      | -   |        | add_ln120_5  | add | fabric | 0       |
|   add_ln120_6_fu_2787_p2      | -   |        | add_ln120_6  | add | fabric | 0       |
|   add_ln120_7_fu_2797_p2      | -   |        | add_ln120_7  | add | fabric | 0       |
|   add_ln120_9_fu_2803_p2      | -   |        | add_ln120_9  | add | fabric | 0       |
|   add_ln120_17_fu_2861_p2     | -   |        | add_ln120_17 | add | fabric | 0       |
|   add_ln120_19_fu_2873_p2     | -   |        | add_ln120_19 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U192   | 4   |        | mul_ln121    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U193   | 4   |        | mul_ln121_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U194   | 4   |        | mul_ln121_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U195   | 4   |        | mul_ln121_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U196   | 4   |        | mul_ln121_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U197   | 4   |        | mul_ln121_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U198   | 4   |        | mul_ln121_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U199   | 4   |        | mul_ln121_7  | mul | auto   | 0       |
|   add_ln121_fu_2885_p2        | -   |        | add_ln121    | add | fabric | 0       |
|   add_ln121_1_fu_2891_p2      | -   |        | add_ln121_1  | add | fabric | 0       |
|   add_ln121_2_fu_2905_p2      | -   |        | add_ln121_2  | add | fabric | 0       |
|   add_ln121_3_fu_2911_p2      | -   |        | add_ln121_3  | add | fabric | 0       |
|   add_ln121_4_fu_2917_p2      | -   |        | add_ln121_4  | add | fabric | 0       |
|   add_ln121_5_fu_2931_p2      | -   |        | add_ln121_5  | add | fabric | 0       |
|   add_ln121_6_fu_2937_p2      | -   |        | add_ln121_6  | add | fabric | 0       |
|   add_ln121_7_fu_2943_p2      | -   |        | add_ln121_7  | add | fabric | 0       |
|   add_ln121_9_fu_2949_p2      | -   |        | add_ln121_9  | add | fabric | 0       |
|   add_ln121_10_fu_2955_p2     | -   |        | add_ln121_10 | add | fabric | 0       |
|   add_ln121_12_fu_2969_p2     | -   |        | add_ln121_12 | add | fabric | 0       |
|   add_ln121_13_fu_2975_p2     | -   |        | add_ln121_13 | add | fabric | 0       |
|   add_ln121_14_fu_2989_p2     | -   |        | add_ln121_14 | add | fabric | 0       |
|   add_ln121_16_fu_2995_p2     | -   |        | add_ln121_16 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U200   | 4   |        | mul_ln122    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U201   | 4   |        | mul_ln122_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U80    | 4   |        | mul_ln122_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U202   | 4   |        | mul_ln122_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U81    | 4   |        | mul_ln122_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U82    | 4   |        | mul_ln122_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U83    | 4   |        | mul_ln122_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U203   | 4   |        | mul_ln123    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U84    | 4   |        | mul_ln123_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U204   | 4   |        | mul_ln123_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U85    | 4   |        | mul_ln123_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U86    | 4   |        | mul_ln123_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U87    | 4   |        | mul_ln123_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U88    | 4   |        | mul_ln124    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U205   | 4   |        | mul_ln124_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U89    | 4   |        | mul_ln124_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U90    | 4   |        | mul_ln124_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U91    | 4   |        | mul_ln124_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U206   | 4   |        | mul_ln125    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U92    | 4   |        | mul_ln125_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U93    | 4   |        | mul_ln125_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U94    | 4   |        | mul_ln125_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U95    | 4   |        | mul_ln126    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U96    | 4   |        | mul_ln126_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U97    | 4   |        | mul_ln126_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U207   | 4   |        | mul_ln127    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U208   | 4   |        | mul_ln127_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U209   | 4   |        | mul_ln128    | mul | auto   | 0       |
|   add_ln80_7_fu_3013_p2       | -   |        | add_ln80_7   | add | fabric | 0       |
|   add_ln80_8_fu_3019_p2       | -   |        | add_ln80_8   | add | fabric | 0       |
|   add_ln80_12_fu_3055_p2      | -   |        | add_ln80_12  | add | fabric | 0       |
|   add_ln80_14_fu_3065_p2      | -   |        | add_ln80_14  | add | fabric | 0       |
|   add_ln80_15_fu_3079_p2      | -   |        | add_ln80_15  | add | fabric | 0       |
|   add_ln80_17_fu_3085_p2      | -   |        | add_ln80_17  | add | fabric | 0       |
|   add_ln130_1_fu_4315_p2      | -   |        | add_ln130_1  | add | fabric | 0       |
|   add_ln130_2_fu_4326_p2      | -   |        | add_ln130_2  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U210   | 4   |        | mul_ln130    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U211   | 4   |        | mul_ln130_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U212   | 4   |        | mul_ln130_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U213   | 4   |        | mul_ln130_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U214   | 4   |        | mul_ln130_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U215   | 4   |        | mul_ln130_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U216   | 4   |        | mul_ln130_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U217   | 4   |        | mul_ln130_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U218   | 4   |        | mul_ln130_8  | mul | auto   | 0       |
|   add_ln130_4_fu_3175_p2      | -   |        | add_ln130_4  | add | fabric | 0       |
|   add_ln130_5_fu_3185_p2      | -   |        | add_ln130_5  | add | fabric | 0       |
|   add_ln130_6_fu_3191_p2      | -   |        | add_ln130_6  | add | fabric | 0       |
|   add_ln130_7_fu_3201_p2      | -   |        | add_ln130_7  | add | fabric | 0       |
|   add_ln130_43_fu_4375_p2     | -   |        | add_ln130_43 | add | fabric | 0       |
|   add_ln130_8_fu_4379_p2      | -   |        | add_ln130_8  | add | fabric | 0       |
|   add_ln130_9_fu_3207_p2      | -   |        | add_ln130_9  | add | fabric | 0       |
|   add_ln130_10_fu_3217_p2     | -   |        | add_ln130_10 | add | fabric | 0       |
|   add_ln130_14_fu_4412_p2     | -   |        | add_ln130_14 | add | fabric | 0       |
|   add_ln130_35_fu_4426_p2     | -   |        | add_ln130_35 | add | fabric | 0       |
|   add_ln130_11_fu_4432_p2     | -   |        | add_ln130_11 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U98    | 4   |        | mul_ln130_9  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U99    | 4   |        | mul_ln130_10 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U100   | 4   |        | mul_ln130_11 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U101   | 4   |        | mul_ln130_12 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U102   | 4   |        | mul_ln130_13 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U103   | 4   |        | mul_ln130_14 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U104   | 4   |        | mul_ln130_15 | mul | auto   | 0       |
|   add_ln130_15_fu_4522_p2     | -   |        | add_ln130_15 | add | fabric | 0       |
|   add_ln130_16_fu_4532_p2     | -   |        | add_ln130_16 | add | fabric | 0       |
|   add_ln130_17_fu_4542_p2     | -   |        | add_ln130_17 | add | fabric | 0       |
|   add_ln130_18_fu_4548_p2     | -   |        | add_ln130_18 | add | fabric | 0       |
|   add_ln130_20_fu_4554_p2     | -   |        | add_ln130_20 | add | fabric | 0       |
|   add_ln130_21_fu_4564_p2     | -   |        | add_ln130_21 | add | fabric | 0       |
|   add_ln130_22_fu_5325_p2     | -   |        | add_ln130_22 | add | fabric | 0       |
|   add_ln130_19_fu_5335_p2     | -   |        | add_ln130_19 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U105   | 4   |        | mul_ln130_16 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U106   | 4   |        | mul_ln130_17 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U107   | 4   |        | mul_ln130_18 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U108   | 4   |        | mul_ln130_19 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U109   | 4   |        | mul_ln130_20 | mul | auto   | 0       |
|   add_ln130_23_fu_4610_p2     | -   |        | add_ln130_23 | add | fabric | 0       |
|   add_ln130_24_fu_4620_p2     | -   |        | add_ln130_24 | add | fabric | 0       |
|   add_ln130_26_fu_4630_p2     | -   |        | add_ln130_26 | add | fabric | 0       |
|   add_ln130_27_fu_5374_p2     | -   |        | add_ln130_27 | add | fabric | 0       |
|   add_ln130_44_fu_5384_p2     | -   |        | add_ln130_44 | add | fabric | 0       |
|   add_ln130_28_fu_5389_p2     | -   |        | add_ln130_28 | add | fabric | 0       |
|   add_ln130_42_fu_5403_p2     | -   |        | add_ln130_42 | add | fabric | 0       |
|   add_ln130_25_fu_5408_p2     | -   |        | add_ln130_25 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U110   | 4   |        | mul_ln130_21 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U111   | 4   |        | mul_ln130_22 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U112   | 4   |        | mul_ln130_23 | mul | auto   | 0       |
|   add_ln130_30_fu_4656_p2     | -   |        | add_ln130_30 | add | fabric | 0       |
|   add_ln130_36_fu_5442_p2     | -   |        | add_ln130_36 | add | fabric | 0       |
|   add_ln130_37_fu_5704_p2     | -   |        | add_ln130_37 | add | fabric | 0       |
|   add_ln130_29_fu_5714_p2     | -   |        | add_ln130_29 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U113   | 4   |        | mul_ln130_24 | mul | auto   | 0       |
|   add_ln130_38_fu_5750_p2     | -   |        | add_ln130_38 | add | fabric | 0       |
|   add_ln130_31_fu_5760_p2     | -   |        | add_ln130_31 | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U246   | 4   |        | mul_ln80_27  | mul | auto   | 0       |
|   mul_32ns_33ns_64_1_1_U229   | 4   |        | mul_ln115_8  | mul | auto   | 0       |
|   mul_32ns_33ns_64_1_1_U230   | 4   |        | mul_ln115_9  | mul | auto   | 0       |
|   add_ln115_fu_3223_p2        | -   |        | add_ln115    | add | fabric | 0       |
|   add_ln115_1_fu_3229_p2      | -   |        | add_ln115_1  | add | fabric | 0       |
|   add_ln115_8_fu_4666_p2      | -   |        | add_ln115_8  | add | fabric | 0       |
|   add_ln115_12_fu_3277_p2     | -   |        | add_ln115_12 | add | fabric | 0       |
|   add_ln115_15_fu_3303_p2     | -   |        | add_ln115_15 | add | fabric | 0       |
|   add_ln115_17_fu_3309_p2     | -   |        | add_ln115_17 | add | fabric | 0       |
|   add_ln130_39_fu_5798_p2     | -   |        | add_ln130_39 | add | fabric | 0       |
|   add_ln78_23_fu_3325_p2      | -   |        | add_ln78_23  | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U231   | 4   |        | mul_ln114_8  | mul | auto   | 0       |
|   add_ln114_2_fu_4713_p2      | -   |        | add_ln114_2  | add | fabric | 0       |
|   add_ln114_8_fu_4755_p2      | -   |        | add_ln114_8  | add | fabric | 0       |
|   add_ln114_9_fu_4761_p2      | -   |        | add_ln114_9  | add | fabric | 0       |
|   add_ln114_11_fu_3347_p2     | -   |        | add_ln114_11 | add | fabric | 0       |
|   add_ln114_14_fu_4781_p2     | -   |        | add_ln114_14 | add | fabric | 0       |
|   add_ln114_16_fu_3373_p2     | -   |        | add_ln114_16 | add | fabric | 0       |
|   add_ln130_34_fu_5976_p2     | -   |        | add_ln130_34 | add | fabric | 0       |
|   out1_w_fu_6000_p2           | -   |        | out1_w       | add | fabric | 0       |
|   add_ln131_fu_6009_p2        | -   |        | add_ln131    | add | fabric | 0       |
|   add_ln127_3_fu_3391_p2      | -   |        | add_ln127_3  | add | fabric | 0       |
|   add_ln127_4_fu_3397_p2      | -   |        | add_ln127_4  | add | fabric | 0       |
|   add_ln127_8_fu_3433_p2      | -   |        | add_ln127_8  | add | fabric | 0       |
|   add_ln127_9_fu_3439_p2      | -   |        | add_ln127_9  | add | fabric | 0       |
|   add_ln127_11_fu_3453_p2     | -   |        | add_ln127_11 | add | fabric | 0       |
|   add_ln127_12_fu_3459_p2     | -   |        | add_ln127_12 | add | fabric | 0       |
|   add_ln127_13_fu_3473_p2     | -   |        | add_ln127_13 | add | fabric | 0       |
|   add_ln127_15_fu_3479_p2     | -   |        | add_ln127_15 | add | fabric | 0       |
|   add_ln131_2_fu_4864_p2      | -   |        | add_ln131_2  | add | fabric | 0       |
|   add_ln131_4_fu_4875_p2      | -   |        | add_ln131_4  | add | fabric | 0       |
|   out1_w_1_fu_6030_p2         | -   |        | out1_w_1     | add | fabric | 0       |
|   add_ln126_3_fu_3503_p2      | -   |        | add_ln126_3  | add | fabric | 0       |
|   add_ln126_7_fu_4900_p2      | -   |        | add_ln126_7  | add | fabric | 0       |
|   add_ln126_8_fu_4906_p2      | -   |        | add_ln126_8  | add | fabric | 0       |
|   add_ln126_10_fu_3535_p2     | -   |        | add_ln126_10 | add | fabric | 0       |
|   add_ln126_11_fu_3541_p2     | -   |        | add_ln126_11 | add | fabric | 0       |
|   add_ln126_12_fu_3555_p2     | -   |        | add_ln126_12 | add | fabric | 0       |
|   add_ln126_14_fu_3561_p2     | -   |        | add_ln126_14 | add | fabric | 0       |
|   add_ln132_1_fu_4956_p2      | -   |        | add_ln132_1  | add | fabric | 0       |
|   add_ln132_2_fu_4961_p2      | -   |        | add_ln132_2  | add | fabric | 0       |
|   add_ln125_3_fu_3585_p2      | -   |        | add_ln125_3  | add | fabric | 0       |
|   add_ln125_4_fu_3591_p2      | -   |        | add_ln125_4  | add | fabric | 0       |
|   add_ln125_8_fu_4972_p2      | -   |        | add_ln125_8  | add | fabric | 0       |
|   add_ln125_9_fu_4978_p2      | -   |        | add_ln125_9  | add | fabric | 0       |
|   add_ln125_11_fu_3627_p2     | -   |        | add_ln125_11 | add | fabric | 0       |
|   add_ln125_12_fu_3633_p2     | -   |        | add_ln125_12 | add | fabric | 0       |
|   add_ln125_13_fu_3647_p2     | -   |        | add_ln125_13 | add | fabric | 0       |
|   add_ln125_15_fu_3653_p2     | -   |        | add_ln125_15 | add | fabric | 0       |
|   add_ln133_1_fu_5489_p2      | -   |        | add_ln133_1  | add | fabric | 0       |
|   add_ln133_2_fu_5500_p2      | -   |        | add_ln133_2  | add | fabric | 0       |
|   add_ln124_2_fu_3677_p2      | -   |        | add_ln124_2  | add | fabric | 0       |
|   add_ln124_4_fu_3683_p2      | -   |        | add_ln124_4  | add | fabric | 0       |
|   add_ln124_8_fu_5014_p2      | -   |        | add_ln124_8  | add | fabric | 0       |
|   add_ln124_9_fu_5020_p2      | -   |        | add_ln124_9  | add | fabric | 0       |
|   add_ln124_11_fu_3719_p2     | -   |        | add_ln124_11 | add | fabric | 0       |
|   add_ln124_12_fu_3725_p2     | -   |        | add_ln124_12 | add | fabric | 0       |
|   add_ln124_13_fu_3739_p2     | -   |        | add_ln124_13 | add | fabric | 0       |
|   add_ln124_15_fu_3745_p2     | -   |        | add_ln124_15 | add | fabric | 0       |
|   add_ln134_1_fu_5543_p2      | -   |        | add_ln134_1  | add | fabric | 0       |
|   add_ln134_2_fu_5554_p2      | -   |        | add_ln134_2  | add | fabric | 0       |
|   add_ln123_2_fu_3769_p2      | -   |        | add_ln123_2  | add | fabric | 0       |
|   add_ln123_3_fu_3775_p2      | -   |        | add_ln123_3  | add | fabric | 0       |
|   add_ln123_8_fu_5056_p2      | -   |        | add_ln123_8  | add | fabric | 0       |
|   add_ln123_9_fu_5062_p2      | -   |        | add_ln123_9  | add | fabric | 0       |
|   add_ln123_11_fu_3811_p2     | -   |        | add_ln123_11 | add | fabric | 0       |
|   add_ln123_12_fu_3817_p2     | -   |        | add_ln123_12 | add | fabric | 0       |
|   add_ln123_13_fu_3831_p2     | -   |        | add_ln123_13 | add | fabric | 0       |
|   add_ln123_15_fu_3837_p2     | -   |        | add_ln123_15 | add | fabric | 0       |
|   add_ln135_1_fu_5597_p2      | -   |        | add_ln135_1  | add | fabric | 0       |
|   add_ln135_2_fu_5608_p2      | -   |        | add_ln135_2  | add | fabric | 0       |
|   add_ln122_2_fu_5098_p2      | -   |        | add_ln122_2  | add | fabric | 0       |
|   add_ln122_3_fu_3861_p2      | -   |        | add_ln122_3  | add | fabric | 0       |
|   add_ln122_7_fu_5123_p2      | -   |        | add_ln122_7  | add | fabric | 0       |
|   add_ln122_8_fu_5129_p2      | -   |        | add_ln122_8  | add | fabric | 0       |
|   add_ln122_10_fu_3875_p2     | -   |        | add_ln122_10 | add | fabric | 0       |
|   add_ln122_11_fu_3881_p2     | -   |        | add_ln122_11 | add | fabric | 0       |
|   add_ln122_12_fu_3895_p2     | -   |        | add_ln122_12 | add | fabric | 0       |
|   add_ln122_14_fu_3901_p2     | -   |        | add_ln122_14 | add | fabric | 0       |
|   out1_w_7_fu_5894_p2         | -   |        | out1_w_7     | add | fabric | 0       |
|   add_ln138_fu_5902_p2        | -   |        | add_ln138    | add | fabric | 0       |
|   add_ln138_7_fu_3919_p2      | -   |        | add_ln138_7  | add | fabric | 0       |
|   add_ln138_10_fu_5200_p2     | -   |        | add_ln138_10 | add | fabric | 0       |
|   add_ln139_3_fu_5223_p2      | -   |        | add_ln139_3  | add | fabric | 0       |
|   out1_w_9_fu_6085_p2         | -   |        | out1_w_9     | add | fabric | 0       |
|   add_ln140_fu_5276_p2        | -   |        | add_ln140    | add | fabric | 0       |
|   add_ln140_1_fu_5282_p2      | -   |        | add_ln140_1  | add | fabric | 0       |
|   add_ln141_fu_5288_p2        | -   |        | add_ln141    | add | fabric | 0       |
|   add_ln142_1_fu_5922_p2      | -   |        | add_ln142_1  | add | fabric | 0       |
|   add_ln143_fu_5933_p2        | -   |        | add_ln143    | add | fabric | 0       |
|   out1_w_15_fu_6092_p2        | -   |        | out1_w_15    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_1_READ | 0   |        |              |     |        |         |
|    add_ln24_fu_325_p2         | -   |        | add_ln24     | add | fabric | 0       |
|  + test_Pipeline_ARRAY_2_READ | 0   |        |              |     |        |         |
|    add_ln31_fu_325_p2         | -   |        | add_ln31     | add | fabric | 0       |
|  + test_Pipeline_ARRAY_WRITE  | 0   |        |              |     |        |         |
|    add_ln149_fu_280_p2        | -   |        | add_ln149    | add | fabric | 0       |
+-------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------------------------+---------------------------+
| Type            | Options                                          | Location                  |
+-----------------+--------------------------------------------------+---------------------------+
| interface       | m_axi depth=16 port=out1 offset=slave bundle=mem | d1.cpp:5 in test, out1    |
| interface       | m_axi depth=16 port=arg1 offset=slave bundle=mem | d1.cpp:6 in test, arg1    |
| interface       | m_axi depth=16 port=arg2 offset=slave bundle=mem | d1.cpp:7 in test, arg2    |
| interface       | mode=s_axilite port=return                       | d1.cpp:9 in test, return  |
| array_partition | variable=out1_w type=complete                    | d1.cpp:17 in test, out1_w |
| array_partition | variable=arg1_r type=complete                    | d1.cpp:18 in test, arg1_r |
| array_partition | variable=arg2_r type=complete                    | d1.cpp:19 in test, arg2_r |
| array_partition | variable=arr type=complete                       | d1.cpp:20 in test, arr    |
| pipeline        | II = 1                                           | d1.cpp:39 in test         |
| unroll          |                                                  | d1.cpp:42 in test         |
| pipeline        | II = 1                                           | d1.cpp:46 in test         |
| unroll          |                                                  | d1.cpp:49 in test         |
| pipeline        | II = 1                                           | d1.cpp:64 in test         |
| unroll          |                                                  | d1.cpp:67 in test         |
| pipeline        | II = 1                                           | d1.cpp:74 in test         |
| unroll          |                                                  | d1.cpp:77 in test         |
| pipeline        | II = 1                                           | d1.cpp:90 in test         |
| unroll          |                                                  | d1.cpp:93 in test         |
| pipeline        | II = 1                                           | d1.cpp:97 in test         |
| unroll          |                                                  | d1.cpp:100 in test        |
+-----------------+--------------------------------------------------+---------------------------+


