#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Thu Mar 12 08:49:29 2020
# Process ID: 874
# Current directory: /home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_1/project_1.runs/sample_generator_0_synth_1
# Command line: vivado -log sample_generator_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sample_generator_0.tcl
# Log file: /home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_1/project_1.runs/sample_generator_0_synth_1/sample_generator_0.vds
# Journal file: /home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_1/project_1.runs/sample_generator_0_synth_1/vivado.jou
#-----------------------------------------------------------
source sample_generator_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaehee2/Documents/gitrepos/fpga/sample_generator/ip_repo/sample_generator_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top sample_generator_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 944 
WARNING: [Synth 8-2507] parameter declaration becomes local in sample_generator_v1_0_S_AXIS with formal parameter declaration list [/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_1/project_1.srcs/sources_1/ip/sample_generator_0/hdl/sample_generator_v1_0_S_AXIS.v:53]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1725.215 ; gain = 212.539 ; free physical = 2860 ; free virtual = 10504
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sample_generator_0' [/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_1/project_1.srcs/sources_1/ip/sample_generator_0/synth/sample_generator_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'sample_generator_v1_0' [/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_1/project_1.srcs/sources_1/ip/sample_generator_0/hdl/sample_generator_v1_0.v:4]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sample_generator_v1_0_M_AXIS' [/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_1/project_1.srcs/sources_1/ip/sample_generator_0/hdl/sample_generator_v1_0_M_AXIS.v:4]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sample_generator_v1_0_M_AXIS' (1#1) [/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_1/project_1.srcs/sources_1/ip/sample_generator_0/hdl/sample_generator_v1_0_M_AXIS.v:4]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXIS_TDATA' does not match port width (32) of module 'sample_generator_v1_0_M_AXIS' [/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_1/project_1.srcs/sources_1/ip/sample_generator_0/hdl/sample_generator_v1_0.v:69]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXIS_TSTRB' does not match port width (4) of module 'sample_generator_v1_0_M_AXIS' [/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_1/project_1.srcs/sources_1/ip/sample_generator_0/hdl/sample_generator_v1_0.v:70]
WARNING: [Synth 8-3848] Net m_axis_treadyW in module/entity sample_generator_v1_0 does not have driver. [/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_1/project_1.srcs/sources_1/ip/sample_generator_0/hdl/sample_generator_v1_0.v:72]
INFO: [Synth 8-6155] done synthesizing module 'sample_generator_v1_0' (2#1) [/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_1/project_1.srcs/sources_1/ip/sample_generator_0/hdl/sample_generator_v1_0.v:4]
WARNING: [Synth 8-7023] instance 'inst' of module 'sample_generator_v1_0' has 17 connections declared, but only 14 given [/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_1/project_1.srcs/sources_1/ip/sample_generator_0/synth/sample_generator_0.v:112]
INFO: [Synth 8-6155] done synthesizing module 'sample_generator_0' (3#1) [/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_1/project_1.srcs/sources_1/ip/sample_generator_0/synth/sample_generator_0.v:56]
WARNING: [Synth 8-3331] design sample_generator_v1_0 has unconnected port s_axis_aclk
WARNING: [Synth 8-3331] design sample_generator_v1_0 has unconnected port s_axis_aresetn
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1762.090 ; gain = 249.414 ; free physical = 2900 ; free virtual = 10544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1776.934 ; gain = 264.258 ; free physical = 2894 ; free virtual = 10538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1784.938 ; gain = 272.262 ; free physical = 2894 ; free virtual = 10538
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1794.844 ; gain = 282.168 ; free physical = 2885 ; free virtual = 10529
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sample_generator_v1_0_M_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module sample_generator_v1_0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design sample_generator_0 has unconnected port s_axis_aclk
WARNING: [Synth 8-3331] design sample_generator_0 has unconnected port s_axis_aresetn
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/sample_generator_v1_0_M_AXIS_inst/packetCounter0_inferred /\inst/sample_generator_v1_0_M_AXIS_inst/packetCounter_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/sample_generator_v1_0_M_AXIS_inst/packetCounter0_inferred /\inst/sample_generator_v1_0_M_AXIS_inst/packetCounter_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/sample_generator_v1_0_M_AXIS_inst/packetCounter0_inferred /\inst/sample_generator_v1_0_M_AXIS_inst/packetCounter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sample_generator_v1_0_M_AXIS_inst/tValidR_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/sample_generator_v1_0_M_AXIS_inst/packetCounter0_inferred /\inst/sample_generator_v1_0_M_AXIS_inst/packetCounter_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/sample_generator_v1_0_M_AXIS_inst/packetCounter0_inferred /\inst/sample_generator_v1_0_M_AXIS_inst/packetCounter_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/sample_generator_v1_0_M_AXIS_inst/packetCounter0_inferred /\inst/sample_generator_v1_0_M_AXIS_inst/packetCounter_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/sample_generator_v1_0_M_AXIS_inst/packetCounter0_inferred /\inst/sample_generator_v1_0_M_AXIS_inst/packetCounter_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/sample_generator_v1_0_M_AXIS_inst/packetCounter0_inferred /\inst/sample_generator_v1_0_M_AXIS_inst/packetCounter_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\inst/sample_generator_v1_0_M_AXIS_inst/counterR_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1942.094 ; gain = 429.418 ; free physical = 2670 ; free virtual = 10315
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1942.094 ; gain = 429.418 ; free physical = 2668 ; free virtual = 10313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1942.094 ; gain = 429.418 ; free physical = 2668 ; free virtual = 10313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1942.094 ; gain = 429.418 ; free physical = 2669 ; free virtual = 10315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1942.094 ; gain = 429.418 ; free physical = 2669 ; free virtual = 10315
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1942.094 ; gain = 429.418 ; free physical = 2669 ; free virtual = 10315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1942.094 ; gain = 429.418 ; free physical = 2669 ; free virtual = 10315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1942.094 ; gain = 429.418 ; free physical = 2669 ; free virtual = 10315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1942.094 ; gain = 429.418 ; free physical = 2669 ; free virtual = 10315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1942.094 ; gain = 429.418 ; free physical = 2669 ; free virtual = 10315
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1942.094 ; gain = 429.418 ; free physical = 2669 ; free virtual = 10315
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1942.102 ; gain = 429.418 ; free physical = 2669 ; free virtual = 10315
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1942.102 ; gain = 0.000 ; free physical = 2733 ; free virtual = 10379
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2026.719 ; gain = 0.000 ; free physical = 2651 ; free virtual = 10288
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2032.656 ; gain = 526.035 ; free physical = 2785 ; free virtual = 10422
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2032.656 ; gain = 0.000 ; free physical = 2785 ; free virtual = 10422
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_1/project_1.runs/sample_generator_0_synth_1/sample_generator_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2361.809 ; gain = 329.152 ; free physical = 2421 ; free virtual = 10060
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP sample_generator_0, cache-ID = b9995576aaff328e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2361.809 ; gain = 0.000 ; free physical = 2416 ; free virtual = 10055
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_1/project_1.runs/sample_generator_0_synth_1/sample_generator_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sample_generator_0_utilization_synth.rpt -pb sample_generator_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 12 08:50:10 2020...
