---
source: crates/celox/tests/flip_flop.rs
expression: output
---
=== Evaluation Flip-Flops (eval_apply_ffs) ===
Trigger Group: clk (AbsoluteAddr(inst0, var1))
  Execution Unit 0:
    Entry Block: 0
    Registers:
      r0: logic<1>
      r1: bit<1>
      r2: bit<32>
      r3: bit<32>
      r4: bit<32>
      r5: bit<32>
      r6: bit<32>
      r7: bit<32>
      r8: bit<32>
      r9: bit<32>
      r10: bit<32>
      r11: bit<32>
      r12: logic<32>
      r13: bit<32>
      r14: logic<32>
      r15: logic<32>
      r16: bit<32>
      r17: logic<32>
      r18: logic<32>
      r19: bit<32>
      r20: logic<32>
      r21: logic<32>
      r22: bit<32>
      r23: logic<32>
      r24: logic<32>
      r25: bit<32>
      r26: logic<32>
      r27: logic<32>
      r28: bit<32>
      r29: logic<32>
      r30: logic<32>
      r31: bit<32>
      r32: logic<32>
      r33: logic<32>
      r34: bit<32>
      r35: logic<32>
      r36: logic<32>
      r37: bit<32>
      r38: logic<32>
      r39: logic<32>
      r40: bit<32>
      r41: logic<32>
    b0:
      r0 = Load(addr=rst (region=0), offset=0, bits=1)
      r1 = LogicNot r0
      Branch(r1 ? b1 : b2)
    b1:
      r2 = SIRValue(0x0)
      Store(addr=cnt (region=0), offset=0, bits=32, src_reg = 2)
      r3 = SIRValue(0x0)
      Store(addr=cnt (region=0), offset=32, bits=32, src_reg = 3)
      r4 = SIRValue(0x0)
      Store(addr=cnt (region=0), offset=64, bits=32, src_reg = 4)
      r5 = SIRValue(0x0)
      Store(addr=cnt (region=0), offset=96, bits=32, src_reg = 5)
      r6 = SIRValue(0x0)
      Store(addr=cnt (region=0), offset=128, bits=32, src_reg = 6)
      r7 = SIRValue(0x0)
      Store(addr=cnt (region=0), offset=160, bits=32, src_reg = 7)
      r8 = SIRValue(0x0)
      Store(addr=cnt (region=0), offset=192, bits=32, src_reg = 8)
      r9 = SIRValue(0x0)
      Store(addr=cnt (region=0), offset=224, bits=32, src_reg = 9)
      r10 = SIRValue(0x0)
      Store(addr=cnt (region=0), offset=256, bits=32, src_reg = 10)
      r11 = SIRValue(0x0)
      Store(addr=cnt (region=0), offset=288, bits=32, src_reg = 11)
      Jump(b3)
    b2:
      r12 = Load(addr=cnt (region=0), offset=0, bits=32)
      r15 = Load(addr=cnt (region=0), offset=32, bits=32)
      r18 = Load(addr=cnt (region=0), offset=64, bits=32)
      r21 = Load(addr=cnt (region=0), offset=96, bits=32)
      r24 = Load(addr=cnt (region=0), offset=128, bits=32)
      r27 = Load(addr=cnt (region=0), offset=160, bits=32)
      r30 = Load(addr=cnt (region=0), offset=192, bits=32)
      r33 = Load(addr=cnt (region=0), offset=224, bits=32)
      r13 = SIRValue(0x1)
      r14 = r12 Add r13
      Store(addr=cnt (region=0), offset=0, bits=32, src_reg = 14)
      r36 = Load(addr=cnt (region=0), offset=256, bits=32)
      r16 = SIRValue(0x1)
      r17 = r15 Add r16
      Store(addr=cnt (region=0), offset=32, bits=32, src_reg = 17)
      r39 = Load(addr=cnt (region=0), offset=288, bits=32)
      r19 = SIRValue(0x1)
      r20 = r18 Add r19
      Store(addr=cnt (region=0), offset=64, bits=32, src_reg = 20)
      r22 = SIRValue(0x1)
      r23 = r21 Add r22
      Store(addr=cnt (region=0), offset=96, bits=32, src_reg = 23)
      r25 = SIRValue(0x1)
      r26 = r24 Add r25
      Store(addr=cnt (region=0), offset=128, bits=32, src_reg = 26)
      r28 = SIRValue(0x1)
      r29 = r27 Add r28
      Store(addr=cnt (region=0), offset=160, bits=32, src_reg = 29)
      r31 = SIRValue(0x1)
      r32 = r30 Add r31
      Store(addr=cnt (region=0), offset=192, bits=32, src_reg = 32)
      r34 = SIRValue(0x1)
      r35 = r33 Add r34
      Store(addr=cnt (region=0), offset=224, bits=32, src_reg = 35)
      r37 = SIRValue(0x1)
      r38 = r36 Add r37
      Store(addr=cnt (region=0), offset=256, bits=32, src_reg = 38)
      r40 = SIRValue(0x1)
      r41 = r39 Add r40
      Store(addr=cnt (region=0), offset=288, bits=32, src_reg = 41)
      Jump(b3)
    b3:
      Return
Trigger Group: rst (AbsoluteAddr(inst0, var2))
  Execution Unit 0:
    Entry Block: 0
    Registers:
      r0: logic<1>
      r1: bit<1>
      r2: bit<32>
      r3: bit<32>
      r4: bit<32>
      r5: bit<32>
      r6: bit<32>
      r7: bit<32>
      r8: bit<32>
      r9: bit<32>
      r10: bit<32>
      r11: bit<32>
      r12: logic<32>
      r13: bit<32>
      r14: logic<32>
      r15: logic<32>
      r16: bit<32>
      r17: logic<32>
      r18: logic<32>
      r19: bit<32>
      r20: logic<32>
      r21: logic<32>
      r22: bit<32>
      r23: logic<32>
      r24: logic<32>
      r25: bit<32>
      r26: logic<32>
      r27: logic<32>
      r28: bit<32>
      r29: logic<32>
      r30: logic<32>
      r31: bit<32>
      r32: logic<32>
      r33: logic<32>
      r34: bit<32>
      r35: logic<32>
      r36: logic<32>
      r37: bit<32>
      r38: logic<32>
      r39: logic<32>
      r40: bit<32>
      r41: logic<32>
    b0:
      r0 = Load(addr=rst (region=0), offset=0, bits=1)
      r1 = LogicNot r0
      Branch(r1 ? b1 : b2)
    b1:
      r2 = SIRValue(0x0)
      Store(addr=cnt (region=0), offset=0, bits=32, src_reg = 2)
      r3 = SIRValue(0x0)
      Store(addr=cnt (region=0), offset=32, bits=32, src_reg = 3)
      r4 = SIRValue(0x0)
      Store(addr=cnt (region=0), offset=64, bits=32, src_reg = 4)
      r5 = SIRValue(0x0)
      Store(addr=cnt (region=0), offset=96, bits=32, src_reg = 5)
      r6 = SIRValue(0x0)
      Store(addr=cnt (region=0), offset=128, bits=32, src_reg = 6)
      r7 = SIRValue(0x0)
      Store(addr=cnt (region=0), offset=160, bits=32, src_reg = 7)
      r8 = SIRValue(0x0)
      Store(addr=cnt (region=0), offset=192, bits=32, src_reg = 8)
      r9 = SIRValue(0x0)
      Store(addr=cnt (region=0), offset=224, bits=32, src_reg = 9)
      r10 = SIRValue(0x0)
      Store(addr=cnt (region=0), offset=256, bits=32, src_reg = 10)
      r11 = SIRValue(0x0)
      Store(addr=cnt (region=0), offset=288, bits=32, src_reg = 11)
      Jump(b3)
    b2:
      r12 = Load(addr=cnt (region=0), offset=0, bits=32)
      r15 = Load(addr=cnt (region=0), offset=32, bits=32)
      r18 = Load(addr=cnt (region=0), offset=64, bits=32)
      r21 = Load(addr=cnt (region=0), offset=96, bits=32)
      r24 = Load(addr=cnt (region=0), offset=128, bits=32)
      r27 = Load(addr=cnt (region=0), offset=160, bits=32)
      r30 = Load(addr=cnt (region=0), offset=192, bits=32)
      r33 = Load(addr=cnt (region=0), offset=224, bits=32)
      r13 = SIRValue(0x1)
      r14 = r12 Add r13
      Store(addr=cnt (region=0), offset=0, bits=32, src_reg = 14)
      r36 = Load(addr=cnt (region=0), offset=256, bits=32)
      r16 = SIRValue(0x1)
      r17 = r15 Add r16
      Store(addr=cnt (region=0), offset=32, bits=32, src_reg = 17)
      r39 = Load(addr=cnt (region=0), offset=288, bits=32)
      r19 = SIRValue(0x1)
      r20 = r18 Add r19
      Store(addr=cnt (region=0), offset=64, bits=32, src_reg = 20)
      r22 = SIRValue(0x1)
      r23 = r21 Add r22
      Store(addr=cnt (region=0), offset=96, bits=32, src_reg = 23)
      r25 = SIRValue(0x1)
      r26 = r24 Add r25
      Store(addr=cnt (region=0), offset=128, bits=32, src_reg = 26)
      r28 = SIRValue(0x1)
      r29 = r27 Add r28
      Store(addr=cnt (region=0), offset=160, bits=32, src_reg = 29)
      r31 = SIRValue(0x1)
      r32 = r30 Add r31
      Store(addr=cnt (region=0), offset=192, bits=32, src_reg = 32)
      r34 = SIRValue(0x1)
      r35 = r33 Add r34
      Store(addr=cnt (region=0), offset=224, bits=32, src_reg = 35)
      r37 = SIRValue(0x1)
      r38 = r36 Add r37
      Store(addr=cnt (region=0), offset=256, bits=32, src_reg = 38)
      r40 = SIRValue(0x1)
      r41 = r39 Add r40
      Store(addr=cnt (region=0), offset=288, bits=32, src_reg = 41)
      Jump(b3)
    b3:
      Return

=== Evaluation Flip-Flops (eval_only_ffs) ===
Trigger Group: clk (AbsoluteAddr(inst0, var1))
  Execution Unit 0:
    Entry Block: 0
    Registers:
      r0: logic<1>
      r1: bit<1>
      r2: bit<32>
      r3: bit<32>
      r4: bit<32>
      r5: bit<32>
      r6: bit<32>
      r7: bit<32>
      r8: bit<32>
      r9: bit<32>
      r10: bit<32>
      r11: bit<32>
      r12: logic<32>
      r13: bit<32>
      r14: logic<32>
      r15: logic<32>
      r16: bit<32>
      r17: logic<32>
      r18: logic<32>
      r19: bit<32>
      r20: logic<32>
      r21: logic<32>
      r22: bit<32>
      r23: logic<32>
      r24: logic<32>
      r25: bit<32>
      r26: logic<32>
      r27: logic<32>
      r28: bit<32>
      r29: logic<32>
      r30: logic<32>
      r31: bit<32>
      r32: logic<32>
      r33: logic<32>
      r34: bit<32>
      r35: logic<32>
      r36: logic<32>
      r37: bit<32>
      r38: logic<32>
      r39: logic<32>
      r40: bit<32>
      r41: logic<32>
    b0:
      Commit(src=cnt (region=0), dst=cnt (region=1), offset=0, bits=320)
      r0 = Load(addr=rst (region=0), offset=0, bits=1)
      r1 = LogicNot r0
      Branch(r1 ? b1 : b2)
    b1:
      r2 = SIRValue(0x0)
      Store(addr=cnt (region=1), offset=0, bits=32, src_reg = 2)
      r3 = SIRValue(0x0)
      Store(addr=cnt (region=1), offset=32, bits=32, src_reg = 3)
      r4 = SIRValue(0x0)
      Store(addr=cnt (region=1), offset=64, bits=32, src_reg = 4)
      r5 = SIRValue(0x0)
      Store(addr=cnt (region=1), offset=96, bits=32, src_reg = 5)
      r6 = SIRValue(0x0)
      Store(addr=cnt (region=1), offset=128, bits=32, src_reg = 6)
      r7 = SIRValue(0x0)
      Store(addr=cnt (region=1), offset=160, bits=32, src_reg = 7)
      r8 = SIRValue(0x0)
      Store(addr=cnt (region=1), offset=192, bits=32, src_reg = 8)
      r9 = SIRValue(0x0)
      Store(addr=cnt (region=1), offset=224, bits=32, src_reg = 9)
      r10 = SIRValue(0x0)
      Store(addr=cnt (region=1), offset=256, bits=32, src_reg = 10)
      r11 = SIRValue(0x0)
      Store(addr=cnt (region=1), offset=288, bits=32, src_reg = 11)
      Jump(b3)
    b2:
      r12 = Load(addr=cnt (region=0), offset=0, bits=32)
      r15 = Load(addr=cnt (region=0), offset=32, bits=32)
      r18 = Load(addr=cnt (region=0), offset=64, bits=32)
      r21 = Load(addr=cnt (region=0), offset=96, bits=32)
      r24 = Load(addr=cnt (region=0), offset=128, bits=32)
      r27 = Load(addr=cnt (region=0), offset=160, bits=32)
      r30 = Load(addr=cnt (region=0), offset=192, bits=32)
      r33 = Load(addr=cnt (region=0), offset=224, bits=32)
      r13 = SIRValue(0x1)
      r14 = r12 Add r13
      Store(addr=cnt (region=1), offset=0, bits=32, src_reg = 14)
      r36 = Load(addr=cnt (region=0), offset=256, bits=32)
      r16 = SIRValue(0x1)
      r17 = r15 Add r16
      Store(addr=cnt (region=1), offset=32, bits=32, src_reg = 17)
      r39 = Load(addr=cnt (region=0), offset=288, bits=32)
      r19 = SIRValue(0x1)
      r20 = r18 Add r19
      Store(addr=cnt (region=1), offset=64, bits=32, src_reg = 20)
      r22 = SIRValue(0x1)
      r23 = r21 Add r22
      Store(addr=cnt (region=1), offset=96, bits=32, src_reg = 23)
      r25 = SIRValue(0x1)
      r26 = r24 Add r25
      Store(addr=cnt (region=1), offset=128, bits=32, src_reg = 26)
      r28 = SIRValue(0x1)
      r29 = r27 Add r28
      Store(addr=cnt (region=1), offset=160, bits=32, src_reg = 29)
      r31 = SIRValue(0x1)
      r32 = r30 Add r31
      Store(addr=cnt (region=1), offset=192, bits=32, src_reg = 32)
      r34 = SIRValue(0x1)
      r35 = r33 Add r34
      Store(addr=cnt (region=1), offset=224, bits=32, src_reg = 35)
      r37 = SIRValue(0x1)
      r38 = r36 Add r37
      Store(addr=cnt (region=1), offset=256, bits=32, src_reg = 38)
      r40 = SIRValue(0x1)
      r41 = r39 Add r40
      Store(addr=cnt (region=1), offset=288, bits=32, src_reg = 41)
      Jump(b3)
    b3:
      Return
Trigger Group: rst (AbsoluteAddr(inst0, var2))
  Execution Unit 0:
    Entry Block: 0
    Registers:
      r0: logic<1>
      r1: bit<1>
      r2: bit<32>
      r3: bit<32>
      r4: bit<32>
      r5: bit<32>
      r6: bit<32>
      r7: bit<32>
      r8: bit<32>
      r9: bit<32>
      r10: bit<32>
      r11: bit<32>
      r12: logic<32>
      r13: bit<32>
      r14: logic<32>
      r15: logic<32>
      r16: bit<32>
      r17: logic<32>
      r18: logic<32>
      r19: bit<32>
      r20: logic<32>
      r21: logic<32>
      r22: bit<32>
      r23: logic<32>
      r24: logic<32>
      r25: bit<32>
      r26: logic<32>
      r27: logic<32>
      r28: bit<32>
      r29: logic<32>
      r30: logic<32>
      r31: bit<32>
      r32: logic<32>
      r33: logic<32>
      r34: bit<32>
      r35: logic<32>
      r36: logic<32>
      r37: bit<32>
      r38: logic<32>
      r39: logic<32>
      r40: bit<32>
      r41: logic<32>
    b0:
      Commit(src=cnt (region=0), dst=cnt (region=1), offset=0, bits=320)
      r0 = Load(addr=rst (region=0), offset=0, bits=1)
      r1 = LogicNot r0
      Branch(r1 ? b1 : b2)
    b1:
      r2 = SIRValue(0x0)
      Store(addr=cnt (region=1), offset=0, bits=32, src_reg = 2)
      r3 = SIRValue(0x0)
      Store(addr=cnt (region=1), offset=32, bits=32, src_reg = 3)
      r4 = SIRValue(0x0)
      Store(addr=cnt (region=1), offset=64, bits=32, src_reg = 4)
      r5 = SIRValue(0x0)
      Store(addr=cnt (region=1), offset=96, bits=32, src_reg = 5)
      r6 = SIRValue(0x0)
      Store(addr=cnt (region=1), offset=128, bits=32, src_reg = 6)
      r7 = SIRValue(0x0)
      Store(addr=cnt (region=1), offset=160, bits=32, src_reg = 7)
      r8 = SIRValue(0x0)
      Store(addr=cnt (region=1), offset=192, bits=32, src_reg = 8)
      r9 = SIRValue(0x0)
      Store(addr=cnt (region=1), offset=224, bits=32, src_reg = 9)
      r10 = SIRValue(0x0)
      Store(addr=cnt (region=1), offset=256, bits=32, src_reg = 10)
      r11 = SIRValue(0x0)
      Store(addr=cnt (region=1), offset=288, bits=32, src_reg = 11)
      Jump(b3)
    b2:
      r12 = Load(addr=cnt (region=0), offset=0, bits=32)
      r15 = Load(addr=cnt (region=0), offset=32, bits=32)
      r18 = Load(addr=cnt (region=0), offset=64, bits=32)
      r21 = Load(addr=cnt (region=0), offset=96, bits=32)
      r24 = Load(addr=cnt (region=0), offset=128, bits=32)
      r27 = Load(addr=cnt (region=0), offset=160, bits=32)
      r30 = Load(addr=cnt (region=0), offset=192, bits=32)
      r33 = Load(addr=cnt (region=0), offset=224, bits=32)
      r13 = SIRValue(0x1)
      r14 = r12 Add r13
      Store(addr=cnt (region=1), offset=0, bits=32, src_reg = 14)
      r36 = Load(addr=cnt (region=0), offset=256, bits=32)
      r16 = SIRValue(0x1)
      r17 = r15 Add r16
      Store(addr=cnt (region=1), offset=32, bits=32, src_reg = 17)
      r39 = Load(addr=cnt (region=0), offset=288, bits=32)
      r19 = SIRValue(0x1)
      r20 = r18 Add r19
      Store(addr=cnt (region=1), offset=64, bits=32, src_reg = 20)
      r22 = SIRValue(0x1)
      r23 = r21 Add r22
      Store(addr=cnt (region=1), offset=96, bits=32, src_reg = 23)
      r25 = SIRValue(0x1)
      r26 = r24 Add r25
      Store(addr=cnt (region=1), offset=128, bits=32, src_reg = 26)
      r28 = SIRValue(0x1)
      r29 = r27 Add r28
      Store(addr=cnt (region=1), offset=160, bits=32, src_reg = 29)
      r31 = SIRValue(0x1)
      r32 = r30 Add r31
      Store(addr=cnt (region=1), offset=192, bits=32, src_reg = 32)
      r34 = SIRValue(0x1)
      r35 = r33 Add r34
      Store(addr=cnt (region=1), offset=224, bits=32, src_reg = 35)
      r37 = SIRValue(0x1)
      r38 = r36 Add r37
      Store(addr=cnt (region=1), offset=256, bits=32, src_reg = 38)
      r40 = SIRValue(0x1)
      r41 = r39 Add r40
      Store(addr=cnt (region=1), offset=288, bits=32, src_reg = 41)
      Jump(b3)
    b3:
      Return

=== Application Flip-Flops (apply_ffs) ===
Trigger Group: clk (AbsoluteAddr(inst0, var1))
  Execution Unit 0:
    Entry Block: 0
    Registers:
    b0:
      Commit(src=cnt (region=1), dst=cnt (region=0), offset=0, bits=320)
      Return
Trigger Group: rst (AbsoluteAddr(inst0, var2))
  Execution Unit 0:
    Entry Block: 0
    Registers:
    b0:
      Commit(src=cnt (region=1), dst=cnt (region=0), offset=0, bits=320)
      Return

=== Evaluation Combinational Logic (eval_comb) ===
Execution Unit 0:
  Entry Block: 0
  Registers:
  b0:
    Return
