<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>yosys-master: proc_mux.cc File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">yosys-master
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d9/d7c/proc__mux_8cc.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">proc_mux.cc File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="../../df/d80/register_8h_source.html">kernel/register.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../da/d11/bitpattern_8h_source.html">kernel/bitpattern.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d7/d7f/log_8h_source.html">kernel/log.h</a>&quot;</code><br/>
<code>#include &lt;sstream&gt;</code><br/>
<code>#include &lt;stdlib.h&gt;</code><br/>
<code>#include &lt;stdio.h&gt;</code><br/>
</div><div class="textblock"><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="../../closed.png" alt="+"/> Include dependency graph for proc_mux.cc:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d6/d4a/proc__mux_8cc__incl.png" border="0" usemap="#proc__mux_8cc" alt=""/></div>
<map name="proc__mux_8cc" id="proc__mux_8cc">
<area shape="rect" id="node2" href="../../df/d80/register_8h.html" title="kernel/register.h" alt="" coords="949,80,1064,107"/><area shape="rect" id="node21" href="../../d7/d7f/log_8h.html" title="kernel/log.h" alt="" coords="1644,229,1732,256"/><area shape="rect" id="node26" href="../../da/d11/bitpattern_8h.html" title="kernel/bitpattern.h" alt="" coords="1525,155,1651,181"/><area shape="rect" id="node3" href="../../d6/d81/yosys_8h.html" title="kernel/yosys.h" alt="" coords="955,155,1059,181"/><area shape="rect" id="node25" href="../../d4/d80/rtlil_8h.html" title="kernel/rtlil.h" alt="" coords="1360,229,1448,256"/></map>
</div>
</div>
<p><a href="../../d9/d7c/proc__mux_8cc_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/dc4/structProcMuxPass.html">ProcMuxPass</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a84577fa04a6709ec7409b191130c4393"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d81/yosys_8h.html#aa8687f3e6fff919b5c71cc2654d69f13">USING_YOSYS_NAMESPACE</a> <br class="typebreak"/>
<a class="el" href="../../d6/d81/yosys_8h.html#a361de5ff07fc17687fd73f446a380d29">PRIVATE_NAMESPACE_BEGIN</a> <br class="typebreak"/>
<a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d7c/proc__mux_8cc.html#a84577fa04a6709ec7409b191130c4393">find_any_lvalue</a> (const <a class="el" href="../../db/d5b/structRTLIL_1_1CaseRule.html">RTLIL::CaseRule</a> *cs)</td></tr>
<tr class="separator:a84577fa04a6709ec7409b191130c4393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e464d569cadd321ae9799d93b3802b5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d7c/proc__mux_8cc.html#a2e464d569cadd321ae9799d93b3802b5">extract_core_signal</a> (const <a class="el" href="../../db/d5b/structRTLIL_1_1CaseRule.html">RTLIL::CaseRule</a> *cs, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;sig)</td></tr>
<tr class="separator:a2e464d569cadd321ae9799d93b3802b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a966c925c2142aba1bc6492d9a5e3cdf3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d7c/proc__mux_8cc.html#a966c925c2142aba1bc6492d9a5e3cdf3">gen_cmp</a> (<a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *mod, const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;signal, const std::vector&lt; <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &gt; &amp;compare, <a class="el" href="../../d4/dca/structRTLIL_1_1SwitchRule.html">RTLIL::SwitchRule</a> *sw)</td></tr>
<tr class="separator:a966c925c2142aba1bc6492d9a5e3cdf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae856df0565565ec0c0894d7282e16e40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d7c/proc__mux_8cc.html#ae856df0565565ec0c0894d7282e16e40">gen_mux</a> (<a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *mod, const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;signal, const std::vector&lt; <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &gt; &amp;compare, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> when_signal, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> else_signal, <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&amp;last_mux_cell, <a class="el" href="../../d4/dca/structRTLIL_1_1SwitchRule.html">RTLIL::SwitchRule</a> *sw)</td></tr>
<tr class="separator:ae856df0565565ec0c0894d7282e16e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28ae559415b1f9a4779d2e8150fde261"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d7c/proc__mux_8cc.html#a28ae559415b1f9a4779d2e8150fde261">append_pmux</a> (<a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *mod, const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;signal, const std::vector&lt; <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &gt; &amp;compare, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> when_signal, <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *last_mux_cell, <a class="el" href="../../d4/dca/structRTLIL_1_1SwitchRule.html">RTLIL::SwitchRule</a> *sw)</td></tr>
<tr class="separator:a28ae559415b1f9a4779d2e8150fde261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abea9041331def8ea15d0563b2c366fbf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d7c/proc__mux_8cc.html#abea9041331def8ea15d0563b2c366fbf">signal_to_mux_tree</a> (<a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *mod, <a class="el" href="../../db/d5b/structRTLIL_1_1CaseRule.html">RTLIL::CaseRule</a> *cs, const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;sig, const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;defval)</td></tr>
<tr class="separator:abea9041331def8ea15d0563b2c366fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af041294116a325134e28dd17a8671f9c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d7c/proc__mux_8cc.html#af041294116a325134e28dd17a8671f9c">proc_mux</a> (<a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *mod, <a class="el" href="../../df/d7b/structRTLIL_1_1Process.html">RTLIL::Process</a> *proc)</td></tr>
<tr class="separator:af041294116a325134e28dd17a8671f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a8dcbe8f3cf4a60eff4dc2500b05b292c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/dc4/structProcMuxPass.html">ProcMuxPass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d7c/proc__mux_8cc.html#a8dcbe8f3cf4a60eff4dc2500b05b292c">ProcMuxPass</a></td></tr>
<tr class="separator:a8dcbe8f3cf4a60eff4dc2500b05b292c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a28ae559415b1f9a4779d2e8150fde261"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void append_pmux </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>mod</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>signal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::vector&lt; <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>compare</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>when_signal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td>
          <td class="paramname"><em>last_mux_cell</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d4/dca/structRTLIL_1_1SwitchRule.html">RTLIL::SwitchRule</a> *&#160;</td>
          <td class="paramname"><em>sw</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d7c/proc__mux_8cc_source.html#l00162">162</a> of file <a class="el" href="../../d9/d7c/proc__mux_8cc_source.html">proc_mux.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;{</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(last_mux_cell != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>);</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(when_signal.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() == last_mux_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>).<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> ctrl_sig = <a class="code" href="../../d9/d7c/proc__mux_8cc.html#a966c925c2142aba1bc6492d9a5e3cdf3">gen_cmp</a>(mod, signal, compare, sw);</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(ctrl_sig.size() == 1);</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    last_mux_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> = <span class="stringliteral">&quot;$pmux&quot;</span>;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> new_s = last_mux_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\S&quot;</span>);</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    new_s.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(ctrl_sig);</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    last_mux_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\S&quot;</span>, new_s);</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> new_b = last_mux_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>);</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    new_b.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(when_signal);</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    last_mux_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>, new_b);</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    last_mux_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\S_WIDTH&quot;</span>] = last_mux_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\S&quot;</span>).<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>();</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="proc__mux_8cc_html_a966c925c2142aba1bc6492d9a5e3cdf3"><div class="ttname"><a href="../../d9/d7c/proc__mux_8cc.html#a966c925c2142aba1bc6492d9a5e3cdf3">gen_cmp</a></div><div class="ttdeci">RTLIL::SigSpec gen_cmp(RTLIL::Module *mod, const RTLIL::SigSpec &amp;signal, const std::vector&lt; RTLIL::SigSpec &gt; &amp;compare, RTLIL::SwitchRule *sw)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d7c/proc__mux_8cc_source.html#l00060">proc_mux.cc:60</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a81254dcd78f798f7dfc67085f267e097"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">RTLIL::Cell::type</a></div><div class="ttdeci">RTLIL::IdString type</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00854">rtlil.h:854</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_ab7eb467bc49c31774c512f090a372fea"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">RTLIL::Cell::getPort</a></div><div class="ttdeci">const RTLIL::SigSpec &amp; getPort(RTLIL::IdString portname) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01809">rtlil.cc:1809</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a4c904f5a77c28dc3340b4ecb4b275e9b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">RTLIL::SigSpec::append</a></div><div class="ttdeci">void append(const RTLIL::SigSpec &amp;signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02523">rtlil.cc:2523</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/d7c/proc__mux_8cc_a28ae559415b1f9a4779d2e8150fde261_cgraph.png" border="0" usemap="#d9/d7c/proc__mux_8cc_a28ae559415b1f9a4779d2e8150fde261_cgraph" alt=""/></div>
<map name="d9/d7c/proc__mux_8cc_a28ae559415b1f9a4779d2e8150fde261_cgraph" id="d9/d7c/proc__mux_8cc_a28ae559415b1f9a4779d2e8150fde261_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="378,5,521,32"/><area shape="rect" id="node3" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="171,132,306,159"/><area shape="rect" id="node4" href="../../d9/d7c/proc__mux_8cc.html#a966c925c2142aba1bc6492d9a5e3cdf3" title="gen_cmp" alt="" coords="201,183,276,209"/><area shape="rect" id="node12" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="382,309,517,336"/><area shape="rect" id="node13" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b" title="RTLIL::SigSpec::append" alt="" coords="157,385,320,412"/><area shape="rect" id="node5" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e" title="RTLIL::Module::addWire" alt="" coords="369,56,529,83"/><area shape="rect" id="node6" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7197cc36be68abb4c3491bebde97290d" title="RTLIL::SigSpec::remove" alt="" coords="368,107,531,133"/><area shape="rect" id="node7" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c" title="RTLIL::Module::connect" alt="" coords="370,157,529,184"/><area shape="rect" id="node8" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676" title="RTLIL::Module::addCell" alt="" coords="371,208,527,235"/><area shape="rect" id="node9" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="420,259,479,285"/><area shape="rect" id="node10" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="579,259,645,285"/><area shape="rect" id="node11" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="767,259,811,285"/><area shape="rect" id="node14" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9d9fae8fc6b1b07caff1a9dc5a45a1ec" title="RTLIL::SigSpec::packed" alt="" coords="368,360,531,387"/><area shape="rect" id="node15" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="375,411,523,437"/><area shape="rect" id="node16" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="583,436,641,463"/><area shape="rect" id="node17" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="698,385,881,412"/><area shape="rect" id="node18" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="713,436,866,463"/><area shape="rect" id="node19" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="693,487,885,513"/></map>
</div>
</p>

<p><div id="dynsection-2" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-2-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-2-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-2-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/d7c/proc__mux_8cc_a28ae559415b1f9a4779d2e8150fde261_icgraph.png" border="0" usemap="#d9/d7c/proc__mux_8cc_a28ae559415b1f9a4779d2e8150fde261_icgraph" alt=""/></div>
<map name="d9/d7c/proc__mux_8cc_a28ae559415b1f9a4779d2e8150fde261_icgraph" id="d9/d7c/proc__mux_8cc_a28ae559415b1f9a4779d2e8150fde261_icgraph">
<area shape="rect" id="node2" href="../../d9/d7c/proc__mux_8cc.html#abea9041331def8ea15d0563b2c366fbf" title="signal_to_mux_tree" alt="" coords="158,5,293,32"/><area shape="rect" id="node3" href="../../d9/d7c/proc__mux_8cc.html#af041294116a325134e28dd17a8671f9c" title="proc_mux" alt="" coords="342,5,421,32"/><area shape="rect" id="node4" href="../../d2/dc4/structProcMuxPass.html#a832093ae3222dc04e123893ea2f63232" title="ProcMuxPass::execute" alt="" coords="469,5,624,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a2e464d569cadd321ae9799d93b3802b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void extract_core_signal </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="../../db/d5b/structRTLIL_1_1CaseRule.html">RTLIL::CaseRule</a> *&#160;</td>
          <td class="paramname"><em>cs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>sig</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d7c/proc__mux_8cc_source.html#l00047">47</a> of file <a class="el" href="../../d9/d7c/proc__mux_8cc_source.html">proc_mux.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;{</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;action : cs-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a56d3ce1e78fc2ab0c36f8ec3ff919de7">actions</a>) {</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> lvalue = action.first.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(sig);</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        <span class="keywordflow">if</span> (lvalue.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>())</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;            sig = lvalue;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    }</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> sw : cs-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a8dab499a1f68902dce2b6f019bde88c2">switches</a>)</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> cs2 : sw-&gt;cases)</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        <a class="code" href="../../d9/d7c/proc__mux_8cc.html#a2e464d569cadd321ae9799d93b3802b5">extract_core_signal</a>(cs2, sig);</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="proc__mux_8cc_html_a2e464d569cadd321ae9799d93b3802b5"><div class="ttname"><a href="../../d9/d7c/proc__mux_8cc.html#a2e464d569cadd321ae9799d93b3802b5">extract_core_signal</a></div><div class="ttdeci">void extract_core_signal(const RTLIL::CaseRule *cs, RTLIL::SigSpec &amp;sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d7c/proc__mux_8cc_source.html#l00047">proc_mux.cc:47</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aab47d4484bbd3b94c31f38e38ddec91a"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">RTLIL::SigSpec::extract</a></div><div class="ttdeci">RTLIL::SigSpec extract(const RTLIL::SigSpec &amp;pattern, const RTLIL::SigSpec *other=NULL) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02414">rtlil.cc:2414</a></div></div>
<div class="ttc" id="structRTLIL_1_1CaseRule_html_a56d3ce1e78fc2ab0c36f8ec3ff919de7"><div class="ttname"><a href="../../db/d5b/structRTLIL_1_1CaseRule.html#a56d3ce1e78fc2ab0c36f8ec3ff919de7">RTLIL::CaseRule::actions</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigSig &gt; actions</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01120">rtlil.h:1120</a></div></div>
<div class="ttc" id="structRTLIL_1_1CaseRule_html_a8dab499a1f68902dce2b6f019bde88c2"><div class="ttname"><a href="../../db/d5b/structRTLIL_1_1CaseRule.html#a8dab499a1f68902dce2b6f019bde88c2">RTLIL::CaseRule::switches</a></div><div class="ttdeci">std::vector&lt; RTLIL::SwitchRule * &gt; switches</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01121">rtlil.h:1121</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-3" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-3-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-3-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-3-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/d7c/proc__mux_8cc_a2e464d569cadd321ae9799d93b3802b5_cgraph.png" border="0" usemap="#d9/d7c/proc__mux_8cc_a2e464d569cadd321ae9799d93b3802b5_cgraph" alt=""/></div>
<map name="d9/d7c/proc__mux_8cc_a2e464d569cadd321ae9799d93b3802b5_cgraph" id="d9/d7c/proc__mux_8cc_a2e464d569cadd321ae9799d93b3802b5_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a" title="RTLIL::SigSpec::extract" alt="" coords="190,12,349,39"/><area shape="rect" id="node4" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="198,63,341,89"/><area shape="rect" id="node3" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5dc7b683a05092e03e524ec50395b737" title="RTLIL::SigSpec::to\l_sigbit_set" alt="" coords="397,5,528,46"/></map>
</div>
</p>

<p><div id="dynsection-4" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-4-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-4-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-4-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/d7c/proc__mux_8cc_a2e464d569cadd321ae9799d93b3802b5_icgraph.png" border="0" usemap="#d9/d7c/proc__mux_8cc_a2e464d569cadd321ae9799d93b3802b5_icgraph" alt=""/></div>
<map name="d9/d7c/proc__mux_8cc_a2e464d569cadd321ae9799d93b3802b5_icgraph" id="d9/d7c/proc__mux_8cc_a2e464d569cadd321ae9799d93b3802b5_icgraph">
<area shape="rect" id="node2" href="../../d9/d7c/proc__mux_8cc.html#af041294116a325134e28dd17a8671f9c" title="proc_mux" alt="" coords="190,5,269,32"/><area shape="rect" id="node3" href="../../d2/dc4/structProcMuxPass.html#a832093ae3222dc04e123893ea2f63232" title="ProcMuxPass::execute" alt="" coords="317,5,472,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a84577fa04a6709ec7409b191130c4393"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d81/yosys_8h.html#aa8687f3e6fff919b5c71cc2654d69f13">USING_YOSYS_NAMESPACE</a> <a class="el" href="../../d6/d81/yosys_8h.html#a361de5ff07fc17687fd73f446a380d29">PRIVATE_NAMESPACE_BEGIN</a> <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> find_any_lvalue </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="../../db/d5b/structRTLIL_1_1CaseRule.html">RTLIL::CaseRule</a> *&#160;</td>
          <td class="paramname"><em>cs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d7c/proc__mux_8cc_source.html#l00030">30</a> of file <a class="el" href="../../d9/d7c/proc__mux_8cc_source.html">proc_mux.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;{</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;action : cs-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a56d3ce1e78fc2ab0c36f8ec3ff919de7">actions</a>) {</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        <span class="keywordflow">if</span> (action.first.size())</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;            <span class="keywordflow">return</span> action.first;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    }</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> sw : cs-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a8dab499a1f68902dce2b6f019bde88c2">switches</a>)</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> cs2 : sw-&gt;cases) {</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig = <a class="code" href="../../d9/d7c/proc__mux_8cc.html#a84577fa04a6709ec7409b191130c4393">find_any_lvalue</a>(cs2);</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        <span class="keywordflow">if</span> (sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>())</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;            <span class="keywordflow">return</span> sig;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    }</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>();</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="proc__mux_8cc_html_a84577fa04a6709ec7409b191130c4393"><div class="ttname"><a href="../../d9/d7c/proc__mux_8cc.html#a84577fa04a6709ec7409b191130c4393">find_any_lvalue</a></div><div class="ttdeci">USING_YOSYS_NAMESPACE PRIVATE_NAMESPACE_BEGIN RTLIL::SigSpec find_any_lvalue(const RTLIL::CaseRule *cs)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d7c/proc__mux_8cc_source.html#l00030">proc_mux.cc:30</a></div></div>
<div class="ttc" id="structRTLIL_1_1CaseRule_html_a56d3ce1e78fc2ab0c36f8ec3ff919de7"><div class="ttname"><a href="../../db/d5b/structRTLIL_1_1CaseRule.html#a56d3ce1e78fc2ab0c36f8ec3ff919de7">RTLIL::CaseRule::actions</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigSig &gt; actions</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01120">rtlil.h:1120</a></div></div>
<div class="ttc" id="structRTLIL_1_1CaseRule_html_a8dab499a1f68902dce2b6f019bde88c2"><div class="ttname"><a href="../../db/d5b/structRTLIL_1_1CaseRule.html#a8dab499a1f68902dce2b6f019bde88c2">RTLIL::CaseRule::switches</a></div><div class="ttdeci">std::vector&lt; RTLIL::SwitchRule * &gt; switches</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01121">rtlil.h:1121</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-5" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-5-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-5-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-5-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/d7c/proc__mux_8cc_a84577fa04a6709ec7409b191130c4393_cgraph.png" border="0" usemap="#d9/d7c/proc__mux_8cc_a84577fa04a6709ec7409b191130c4393_cgraph" alt=""/></div>
<map name="d9/d7c/proc__mux_8cc_a84577fa04a6709ec7409b191130c4393_cgraph" id="d9/d7c/proc__mux_8cc_a84577fa04a6709ec7409b191130c4393_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="166,5,309,32"/></map>
</div>
</p>

<p><div id="dynsection-6" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-6-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-6-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-6-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/d7c/proc__mux_8cc_a84577fa04a6709ec7409b191130c4393_icgraph.png" border="0" usemap="#d9/d7c/proc__mux_8cc_a84577fa04a6709ec7409b191130c4393_icgraph" alt=""/></div>
<map name="d9/d7c/proc__mux_8cc_a84577fa04a6709ec7409b191130c4393_icgraph" id="d9/d7c/proc__mux_8cc_a84577fa04a6709ec7409b191130c4393_icgraph">
<area shape="rect" id="node2" href="../../d9/d7c/proc__mux_8cc.html#af041294116a325134e28dd17a8671f9c" title="proc_mux" alt="" coords="166,5,245,32"/><area shape="rect" id="node3" href="../../d2/dc4/structProcMuxPass.html#a832093ae3222dc04e123893ea2f63232" title="ProcMuxPass::execute" alt="" coords="293,5,448,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a966c925c2142aba1bc6492d9a5e3cdf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> gen_cmp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>mod</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>signal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::vector&lt; <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>compare</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d4/dca/structRTLIL_1_1SwitchRule.html">RTLIL::SwitchRule</a> *&#160;</td>
          <td class="paramname"><em>sw</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d7c/proc__mux_8cc_source.html#l00060">60</a> of file <a class="el" href="../../d9/d7c/proc__mux_8cc_source.html">proc_mux.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;{</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    std::stringstream sstr;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    sstr &lt;&lt; <span class="stringliteral">&quot;$procmux$&quot;</span> &lt;&lt; (<a class="code" href="../../da/daf/yosys_8cc.html#aa5be8a502eaaa25be332334ed0252543">autoidx</a>++);</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *cmp_wire = mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(sstr.str() + <span class="stringliteral">&quot;_CMP&quot;</span>, 0);</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> comp : compare)</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    {</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig = signal;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        <span class="comment">// get rid of don&#39;t-care bits</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() == comp.size());</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; comp.size(); i++)</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;            <span class="keywordflow">if</span> (comp[i] == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0ad4315a0d63709c90c2aa0771fce16da4">RTLIL::State::Sa</a>) {</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7197cc36be68abb4c3491bebde97290d">remove</a>(i);</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                comp.remove(i--);</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;            }</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        <span class="keywordflow">if</span> (comp.size() == 0)</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>();</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        <span class="keywordflow">if</span> (sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() == 1 &amp;&amp; comp == <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(1,1))</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        {</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;            mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">connect</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(cmp_wire, cmp_wire-&gt;width++), sig));</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        }</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        <span class="keywordflow">else</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        {</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;            <span class="comment">// create compare cell</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;            <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *eq_cell = mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(<a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s_CMP%d&quot;</span>, sstr.str().c_str(), cmp_wire-&gt;width), <span class="stringliteral">&quot;$eq&quot;</span>);</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;            eq_cell-&gt;attributes = sw-&gt;attributes;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;            eq_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\A_SIGNED&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(0);</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;            eq_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\B_SIGNED&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(0);</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;            eq_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\A_WIDTH&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;            eq_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\B_WIDTH&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(comp.size());</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;            eq_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\Y_WIDTH&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(1);</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;            eq_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>, sig);</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;            eq_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>, comp);</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;            eq_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(cmp_wire, cmp_wire-&gt;width++));</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        }</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    }</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *ctrl_wire;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keywordflow">if</span> (cmp_wire-&gt;width == 1)</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    {</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        ctrl_wire = cmp_wire;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    }</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    {</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        ctrl_wire = mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(sstr.str() + <span class="stringliteral">&quot;_CTRL&quot;</span>);</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        <span class="comment">// reduce cmp vector to one logic signal</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *any_cell = mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(sstr.str() + <span class="stringliteral">&quot;_ANY&quot;</span>, <span class="stringliteral">&quot;$reduce_or&quot;</span>);</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        any_cell-&gt;attributes = sw-&gt;attributes;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        any_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\A_SIGNED&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(0);</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        any_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\A_WIDTH&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(cmp_wire-&gt;width);</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        any_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\Y_WIDTH&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(1);</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        any_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>, cmp_wire);</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        any_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(ctrl_wire));</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    }</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(ctrl_wire);</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;}</div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1a7e895aac049d13e973eada539ee676"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">RTLIL::Module::addCell</a></div><div class="ttdeci">RTLIL::Cell * addCell(RTLIL::IdString name, RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01353">rtlil.cc:1353</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7197cc36be68abb4c3491bebde97290d"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7197cc36be68abb4c3491bebde97290d">RTLIL::SigSpec::remove</a></div><div class="ttdeci">void remove(const RTLIL::SigSpec &amp;pattern)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02342">rtlil.cc:2342</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00811">rtlil.h:811</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_ab79bcacb14f3fe41c2350cfa6882956c"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">RTLIL::Module::connect</a></div><div class="ttdeci">void connect(const RTLIL::SigSig &amp;conn)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01278">rtlil.cc:1278</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a541a18ce30bd8847261b01e9c6cf884e"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">RTLIL::Module::addWire</a></div><div class="ttdeci">RTLIL::Wire * addWire(RTLIL::IdString name, int width=1)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01331">rtlil.cc:1331</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0ad4315a0d63709c90c2aa0771fce16da4"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0ad4315a0d63709c90c2aa0771fce16da4">RTLIL::Sa</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00034">rtlil.h:34</a></div></div>
<div class="ttc" id="structRTLIL_1_1Const_html"><div class="ttname"><a href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00435">rtlil.h:435</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_ab5cacf2e3a347813fe72208c9ee52b7d"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a></div><div class="ttdeci">std::pair&lt; SigSpec, SigSpec &gt; SigSig</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00071">rtlil.h:71</a></div></div>
<div class="ttc" id="yosys_8cc_html_aa5be8a502eaaa25be332334ed0252543"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aa5be8a502eaaa25be332334ed0252543">autoidx</a></div><div class="ttdeci">YOSYS_NAMESPACE_BEGIN int autoidx</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00051">yosys.cc:51</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-7" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-7-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-7-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-7-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/d7c/proc__mux_8cc_a966c925c2142aba1bc6492d9a5e3cdf3_cgraph.png" border="0" usemap="#d9/d7c/proc__mux_8cc_a966c925c2142aba1bc6492d9a5e3cdf3_cgraph" alt=""/></div>
<map name="d9/d7c/proc__mux_8cc_a966c925c2142aba1bc6492d9a5e3cdf3_cgraph" id="d9/d7c/proc__mux_8cc_a966c925c2142aba1bc6492d9a5e3cdf3_cgraph">
<area shape="rect" id="node2" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e" title="RTLIL::Module::addWire" alt="" coords="129,5,289,32"/><area shape="rect" id="node3" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="138,56,281,83"/><area shape="rect" id="node4" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7197cc36be68abb4c3491bebde97290d" title="RTLIL::SigSpec::remove" alt="" coords="128,107,291,133"/><area shape="rect" id="node5" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c" title="RTLIL::Module::connect" alt="" coords="130,157,289,184"/><area shape="rect" id="node6" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676" title="RTLIL::Module::addCell" alt="" coords="131,208,287,235"/><area shape="rect" id="node7" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="180,259,239,285"/><area shape="rect" id="node10" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="142,309,277,336"/><area shape="rect" id="node8" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="339,259,405,285"/><area shape="rect" id="node9" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="454,259,498,285"/></map>
</div>
</p>

<p><div id="dynsection-8" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-8-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-8-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-8-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/d7c/proc__mux_8cc_a966c925c2142aba1bc6492d9a5e3cdf3_icgraph.png" border="0" usemap="#d9/d7c/proc__mux_8cc_a966c925c2142aba1bc6492d9a5e3cdf3_icgraph" alt=""/></div>
<map name="d9/d7c/proc__mux_8cc_a966c925c2142aba1bc6492d9a5e3cdf3_icgraph" id="d9/d7c/proc__mux_8cc_a966c925c2142aba1bc6492d9a5e3cdf3_icgraph">
<area shape="rect" id="node2" href="../../d9/d7c/proc__mux_8cc.html#ae856df0565565ec0c0894d7282e16e40" title="gen_mux" alt="" coords="143,5,217,32"/><area shape="rect" id="node6" href="../../d9/d7c/proc__mux_8cc.html#a28ae559415b1f9a4779d2e8150fde261" title="append_pmux" alt="" coords="129,56,231,83"/><area shape="rect" id="node3" href="../../d9/d7c/proc__mux_8cc.html#abea9041331def8ea15d0563b2c366fbf" title="signal_to_mux_tree" alt="" coords="281,31,415,57"/><area shape="rect" id="node4" href="../../d9/d7c/proc__mux_8cc.html#af041294116a325134e28dd17a8671f9c" title="proc_mux" alt="" coords="465,31,543,57"/><area shape="rect" id="node5" href="../../d2/dc4/structProcMuxPass.html#a832093ae3222dc04e123893ea2f63232" title="ProcMuxPass::execute" alt="" coords="592,31,747,57"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ae856df0565565ec0c0894d7282e16e40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> gen_mux </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>mod</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>signal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::vector&lt; <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>compare</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>when_signal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>else_signal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&amp;&#160;</td>
          <td class="paramname"><em>last_mux_cell</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d4/dca/structRTLIL_1_1SwitchRule.html">RTLIL::SwitchRule</a> *&#160;</td>
          <td class="paramname"><em>sw</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d7c/proc__mux_8cc_source.html#l00128">128</a> of file <a class="el" href="../../d9/d7c/proc__mux_8cc_source.html">proc_mux.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;{</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(when_signal.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() == else_signal.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    std::stringstream sstr;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    sstr &lt;&lt; <span class="stringliteral">&quot;$procmux$&quot;</span> &lt;&lt; (<a class="code" href="../../da/daf/yosys_8cc.html#aa5be8a502eaaa25be332334ed0252543">autoidx</a>++);</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="comment">// the trivial cases</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="keywordflow">if</span> (compare.size() == 0 || when_signal == else_signal)</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        <span class="keywordflow">return</span> when_signal;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="comment">// compare results</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> ctrl_sig = <a class="code" href="../../d9/d7c/proc__mux_8cc.html#a966c925c2142aba1bc6492d9a5e3cdf3">gen_cmp</a>(mod, signal, compare, sw);</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="keywordflow">if</span> (ctrl_sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() == 0)</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        <span class="keywordflow">return</span> when_signal;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(ctrl_sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() == 1);</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="comment">// prepare multiplexer output signal</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *result_wire = mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(sstr.str() + <span class="stringliteral">&quot;_Y&quot;</span>, when_signal.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="comment">// create the multiplexer itself</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *mux_cell = mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(sstr.str(), <span class="stringliteral">&quot;$mux&quot;</span>);</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    mux_cell-&gt;attributes = sw-&gt;attributes;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    mux_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\WIDTH&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(when_signal.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    mux_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>, else_signal);</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    mux_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>, when_signal);</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    mux_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\S&quot;</span>, ctrl_sig);</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    mux_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(result_wire));</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    last_mux_cell = mux_cell;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(result_wire);</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1a7e895aac049d13e973eada539ee676"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">RTLIL::Module::addCell</a></div><div class="ttdeci">RTLIL::Cell * addCell(RTLIL::IdString name, RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01353">rtlil.cc:1353</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="proc__mux_8cc_html_a966c925c2142aba1bc6492d9a5e3cdf3"><div class="ttname"><a href="../../d9/d7c/proc__mux_8cc.html#a966c925c2142aba1bc6492d9a5e3cdf3">gen_cmp</a></div><div class="ttdeci">RTLIL::SigSpec gen_cmp(RTLIL::Module *mod, const RTLIL::SigSpec &amp;signal, const std::vector&lt; RTLIL::SigSpec &gt; &amp;compare, RTLIL::SwitchRule *sw)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d7c/proc__mux_8cc_source.html#l00060">proc_mux.cc:60</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00811">rtlil.h:811</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a541a18ce30bd8847261b01e9c6cf884e"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">RTLIL::Module::addWire</a></div><div class="ttdeci">RTLIL::Wire * addWire(RTLIL::IdString name, int width=1)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01331">rtlil.cc:1331</a></div></div>
<div class="ttc" id="structRTLIL_1_1Const_html"><div class="ttname"><a href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00435">rtlil.h:435</a></div></div>
<div class="ttc" id="yosys_8cc_html_aa5be8a502eaaa25be332334ed0252543"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aa5be8a502eaaa25be332334ed0252543">autoidx</a></div><div class="ttdeci">YOSYS_NAMESPACE_BEGIN int autoidx</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00051">yosys.cc:51</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-9" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-9-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-9-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-9-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/d7c/proc__mux_8cc_ae856df0565565ec0c0894d7282e16e40_cgraph.png" border="0" usemap="#d9/d7c/proc__mux_8cc_ae856df0565565ec0c0894d7282e16e40_cgraph" alt=""/></div>
<map name="d9/d7c/proc__mux_8cc_ae856df0565565ec0c0894d7282e16e40_cgraph" id="d9/d7c/proc__mux_8cc_ae856df0565565ec0c0894d7282e16e40_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="261,5,403,32"/><area shape="rect" id="node3" href="../../d9/d7c/proc__mux_8cc.html#a966c925c2142aba1bc6492d9a5e3cdf3" title="gen_cmp" alt="" coords="128,157,203,184"/><area shape="rect" id="node4" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e" title="RTLIL::Module::addWire" alt="" coords="252,56,412,83"/><area shape="rect" id="node7" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676" title="RTLIL::Module::addCell" alt="" coords="254,259,410,285"/><area shape="rect" id="node11" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="265,309,399,336"/><area shape="rect" id="node5" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7197cc36be68abb4c3491bebde97290d" title="RTLIL::SigSpec::remove" alt="" coords="251,107,413,133"/><area shape="rect" id="node6" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c" title="RTLIL::Module::connect" alt="" coords="253,157,411,184"/><area shape="rect" id="node8" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="303,208,361,235"/><area shape="rect" id="node9" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="462,208,527,235"/><area shape="rect" id="node10" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="577,208,621,235"/></map>
</div>
</p>

<p><div id="dynsection-10" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-10-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-10-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-10-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/d7c/proc__mux_8cc_ae856df0565565ec0c0894d7282e16e40_icgraph.png" border="0" usemap="#d9/d7c/proc__mux_8cc_ae856df0565565ec0c0894d7282e16e40_icgraph" alt=""/></div>
<map name="d9/d7c/proc__mux_8cc_ae856df0565565ec0c0894d7282e16e40_icgraph" id="d9/d7c/proc__mux_8cc_ae856df0565565ec0c0894d7282e16e40_icgraph">
<area shape="rect" id="node2" href="../../d9/d7c/proc__mux_8cc.html#abea9041331def8ea15d0563b2c366fbf" title="signal_to_mux_tree" alt="" coords="129,5,263,32"/><area shape="rect" id="node3" href="../../d9/d7c/proc__mux_8cc.html#af041294116a325134e28dd17a8671f9c" title="proc_mux" alt="" coords="313,5,391,32"/><area shape="rect" id="node4" href="../../d2/dc4/structProcMuxPass.html#a832093ae3222dc04e123893ea2f63232" title="ProcMuxPass::execute" alt="" coords="440,5,595,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="af041294116a325134e28dd17a8671f9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void proc_mux </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>mod</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../df/d7b/structRTLIL_1_1Process.html">RTLIL::Process</a> *&#160;</td>
          <td class="paramname"><em>proc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d7c/proc__mux_8cc_source.html#l00239">239</a> of file <a class="el" href="../../d9/d7c/proc__mux_8cc_source.html">proc_mux.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;{</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="keywordtype">bool</span> first = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="keywordflow">while</span> (1)</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    {</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig = <a class="code" href="../../d9/d7c/proc__mux_8cc.html#a84577fa04a6709ec7409b191130c4393">find_any_lvalue</a>(&amp;proc-&gt;<a class="code" href="../../df/d7b/structRTLIL_1_1Process.html#a644f137dfccd2d7b0a7c4e74ea155b37">root_case</a>);</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        <span class="keywordflow">if</span> (sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() == 0)</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        <span class="keywordflow">if</span> (first) {</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Creating decoders for process `%s.%s&#39;.\n&quot;</span>, mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), proc-&gt;<a class="code" href="../../df/d7b/structRTLIL_1_1Process.html#a58af9702f7d363547531ab7c0e64ad8a">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;            first = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        }</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        <a class="code" href="../../d9/d7c/proc__mux_8cc.html#a2e464d569cadd321ae9799d93b3802b5">extract_core_signal</a>(&amp;proc-&gt;<a class="code" href="../../df/d7b/structRTLIL_1_1Process.html#a644f137dfccd2d7b0a7c4e74ea155b37">root_case</a>, sig);</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  creating decoder for signal `%s&#39;.\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(sig));</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> value = <a class="code" href="../../d9/d7c/proc__mux_8cc.html#abea9041331def8ea15d0563b2c366fbf">signal_to_mux_tree</a>(mod, &amp;proc-&gt;<a class="code" href="../../df/d7b/structRTLIL_1_1Process.html#a644f137dfccd2d7b0a7c4e74ea155b37">root_case</a>, sig, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::State::Sx</a>, sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>()));</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">connect</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a>(sig, value));</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    }</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a7bfe582986df40d056142ceb673240fa"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">RTLIL::IdString::c_str</a></div><div class="ttdeci">const char * c_str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00178">rtlil.h:178</a></div></div>
<div class="ttc" id="log_8cc_html_a750cfed6c58b0dae503c2a6762c92a86"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a></div><div class="ttdeci">const char * log_signal(const RTLIL::SigSpec &amp;sig, bool autoint)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00269">log.cc:269</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::Sx</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00032">rtlil.h:32</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_ab79bcacb14f3fe41c2350cfa6882956c"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">RTLIL::Module::connect</a></div><div class="ttdeci">void connect(const RTLIL::SigSig &amp;conn)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01278">rtlil.cc:1278</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="proc__mux_8cc_html_abea9041331def8ea15d0563b2c366fbf"><div class="ttname"><a href="../../d9/d7c/proc__mux_8cc.html#abea9041331def8ea15d0563b2c366fbf">signal_to_mux_tree</a></div><div class="ttdeci">RTLIL::SigSpec signal_to_mux_tree(RTLIL::Module *mod, RTLIL::CaseRule *cs, const RTLIL::SigSpec &amp;sig, const RTLIL::SigSpec &amp;defval)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d7c/proc__mux_8cc_source.html#l00182">proc_mux.cc:182</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aec8d4a1a8c3f3573492e90b6e2f5fb64"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">RTLIL::Module::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00599">rtlil.h:599</a></div></div>
<div class="ttc" id="structRTLIL_1_1Process_html_a58af9702f7d363547531ab7c0e64ad8a"><div class="ttname"><a href="../../df/d7b/structRTLIL_1_1Process.html#a58af9702f7d363547531ab7c0e64ad8a">RTLIL::Process::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01154">rtlil.h:1154</a></div></div>
<div class="ttc" id="proc__mux_8cc_html_a2e464d569cadd321ae9799d93b3802b5"><div class="ttname"><a href="../../d9/d7c/proc__mux_8cc.html#a2e464d569cadd321ae9799d93b3802b5">extract_core_signal</a></div><div class="ttdeci">void extract_core_signal(const RTLIL::CaseRule *cs, RTLIL::SigSpec &amp;sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d7c/proc__mux_8cc_source.html#l00047">proc_mux.cc:47</a></div></div>
<div class="ttc" id="proc__mux_8cc_html_a84577fa04a6709ec7409b191130c4393"><div class="ttname"><a href="../../d9/d7c/proc__mux_8cc.html#a84577fa04a6709ec7409b191130c4393">find_any_lvalue</a></div><div class="ttdeci">USING_YOSYS_NAMESPACE PRIVATE_NAMESPACE_BEGIN RTLIL::SigSpec find_any_lvalue(const RTLIL::CaseRule *cs)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d7c/proc__mux_8cc_source.html#l00030">proc_mux.cc:30</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_ab5cacf2e3a347813fe72208c9ee52b7d"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a></div><div class="ttdeci">std::pair&lt; SigSpec, SigSpec &gt; SigSig</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00071">rtlil.h:71</a></div></div>
<div class="ttc" id="structRTLIL_1_1Process_html_a644f137dfccd2d7b0a7c4e74ea155b37"><div class="ttname"><a href="../../df/d7b/structRTLIL_1_1Process.html#a644f137dfccd2d7b0a7c4e74ea155b37">RTLIL::Process::root_case</a></div><div class="ttdeci">RTLIL_ATTRIBUTE_MEMBERS RTLIL::CaseRule root_case</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01156">rtlil.h:1156</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-11" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-11-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-11-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-11-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/d7c/proc__mux_8cc_af041294116a325134e28dd17a8671f9c_cgraph.png" border="0" usemap="#d9/d7c/proc__mux_8cc_af041294116a325134e28dd17a8671f9c_cgraph" alt=""/></div>
<map name="d9/d7c/proc__mux_8cc_af041294116a325134e28dd17a8671f9c_cgraph" id="d9/d7c/proc__mux_8cc_af041294116a325134e28dd17a8671f9c_cgraph">
<area shape="rect" id="node2" href="../../d9/d7c/proc__mux_8cc.html#a84577fa04a6709ec7409b191130c4393" title="find_any_lvalue" alt="" coords="146,620,257,647"/><area shape="rect" id="node3" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="769,873,911,900"/><area shape="rect" id="node4" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="602,27,641,53"/><area shape="rect" id="node11" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="767,351,913,377"/><area shape="rect" id="node12" href="../../d9/d7c/proc__mux_8cc.html#a2e464d569cadd321ae9799d93b3802b5" title="extract_core_signal" alt="" coords="134,569,269,596"/><area shape="rect" id="node15" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86" title="log_signal" alt="" coords="161,315,241,341"/><area shape="rect" id="node28" href="../../d9/d7c/proc__mux_8cc.html#abea9041331def8ea15d0563b2c366fbf" title="signal_to_mux_tree" alt="" coords="134,873,269,900"/><area shape="rect" id="node47" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c" title="RTLIL::Module::connect" alt="" coords="761,1279,919,1305"/><area shape="rect" id="node5" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="817,31,863,57"/><area shape="rect" id="node6" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1227,120,1293,147"/><area shape="rect" id="node8" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1013,107,1081,133"/><area shape="rect" id="node9" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="995,5,1098,32"/><area shape="rect" id="node10" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1017,183,1076,209"/><area shape="rect" id="node7" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1401,120,1445,147"/><area shape="rect" id="node13" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a" title="RTLIL::SigSpec::extract" alt="" coords="323,464,482,491"/><area shape="rect" id="node14" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5dc7b683a05092e03e524ec50395b737" title="RTLIL::SigSpec::to\l_sigbit_set" alt="" coords="556,453,687,494"/><area shape="rect" id="node16" href="../../d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36" title="ILANG_BACKEND::dump\l_sigspec" alt="" coords="317,231,488,273"/><area shape="rect" id="node17" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="556,78,687,119"/><area shape="rect" id="node18" href="../../d5/d25/namespaceILANG__BACKEND.html#a42e2480bb26bd97dc7bd9b0503af8195" title="ILANG_BACKEND::dump\l_sigchunk" alt="" coords="536,263,707,305"/><area shape="rect" id="node23" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="554,198,689,239"/><area shape="rect" id="node24" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="540,335,703,361"/><area shape="rect" id="node19" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="755,234,925,275"/><area shape="rect" id="node21" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="793,300,887,327"/><area shape="rect" id="node20" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="973,234,1120,275"/><area shape="rect" id="node22" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="1011,300,1083,327"/><area shape="rect" id="node25" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="766,823,914,849"/><area shape="rect" id="node26" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="1018,899,1075,925"/><area shape="rect" id="node27" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="1169,899,1351,925"/><area shape="rect" id="node29" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd" title="RTLIL::SigSpec::replace" alt="" coords="321,519,484,545"/><area shape="rect" id="node39" href="../../d9/d1c/structBitPatternPool.html#ad98f0c8fab62dae10d3f51586a451c7c" title="BitPatternPool::take" alt="" coords="334,721,471,748"/><area shape="rect" id="node43" href="../../d9/d7c/proc__mux_8cc.html#a28ae559415b1f9a4779d2e8150fde261" title="append_pmux" alt="" coords="351,899,454,925"/><area shape="rect" id="node50" href="../../d9/d7c/proc__mux_8cc.html#ae856df0565565ec0c0894d7282e16e40" title="gen_mux" alt="" coords="365,1101,440,1128"/><area shape="rect" id="node30" href="../../de/d45/extract_8cc.html#a666706867bca9d4aa5ae683251070a33" title="replace" alt="" coords="589,519,653,545"/><area shape="rect" id="node31" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676" title="RTLIL::Module::addCell" alt="" coords="762,1076,918,1103"/><area shape="rect" id="node32" href="../../d2/de4/structSigSet.html#a37742bc83f86e1e529e02e1552d353e1" title="SigSet::insert" alt="" coords="791,604,889,631"/><area shape="rect" id="node33" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="773,1025,907,1052"/><area shape="rect" id="node34" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873" title="RTLIL::Cell::connections" alt="" coords="759,655,921,681"/><area shape="rect" id="node35" href="../../d2/de4/structSigSet.html#adb50a29124e6edb3f54e0e3b0fec2a4b" title="SigSet::has" alt="" coords="796,452,884,479"/><area shape="rect" id="node36" href="../../d2/de4/structSigSet.html#a0854696d26b940fb3420cacfbfa51b7a" title="SigSet::find" alt="" coords="797,503,883,529"/><area shape="rect" id="node37" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="773,705,907,732"/><area shape="rect" id="node38" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438" title="RTLIL::Module::remove" alt="" coords="762,553,918,580"/><area shape="rect" id="node40" href="../../d9/d1c/structBitPatternPool.html#a6645f7519a189724e74fae9d0ad0065a" title="BitPatternPool::sig2bits" alt="" coords="543,671,700,697"/><area shape="rect" id="node42" href="../../d9/d1c/structBitPatternPool.html#a1b17f6f159a04159ac5210576d10e688" title="BitPatternPool::match" alt="" coords="547,721,695,748"/><area shape="rect" id="node41" href="../../dd/d74/structRTLIL_1_1SigSpec.html#adbd069b267f2c5e7480549661933d7e9" title="RTLIL::SigSpec::as\l_const" alt="" coords="773,757,907,798"/><area shape="rect" id="node44" href="../../d9/d7c/proc__mux_8cc.html#a966c925c2142aba1bc6492d9a5e3cdf3" title="gen_cmp" alt="" coords="584,1177,659,1204"/><area shape="rect" id="node48" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b" title="RTLIL::SigSpec::append" alt="" coords="540,924,703,951"/><area shape="rect" id="node45" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e" title="RTLIL::Module::addWire" alt="" coords="760,1228,920,1255"/><area shape="rect" id="node46" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7197cc36be68abb4c3491bebde97290d" title="RTLIL::SigSpec::remove" alt="" coords="759,1177,921,1204"/><area shape="rect" id="node49" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9d9fae8fc6b1b07caff1a9dc5a45a1ec" title="RTLIL::SigSpec::packed" alt="" coords="759,924,921,951"/></map>
</div>
</p>

<p><div id="dynsection-12" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-12-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-12-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-12-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/d7c/proc__mux_8cc_af041294116a325134e28dd17a8671f9c_icgraph.png" border="0" usemap="#d9/d7c/proc__mux_8cc_af041294116a325134e28dd17a8671f9c_icgraph" alt=""/></div>
<map name="d9/d7c/proc__mux_8cc_af041294116a325134e28dd17a8671f9c_icgraph" id="d9/d7c/proc__mux_8cc_af041294116a325134e28dd17a8671f9c_icgraph">
<area shape="rect" id="node2" href="../../d2/dc4/structProcMuxPass.html#a832093ae3222dc04e123893ea2f63232" title="ProcMuxPass::execute" alt="" coords="133,5,288,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="abea9041331def8ea15d0563b2c366fbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> signal_to_mux_tree </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>mod</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../db/d5b/structRTLIL_1_1CaseRule.html">RTLIL::CaseRule</a> *&#160;</td>
          <td class="paramname"><em>cs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>sig</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>defval</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d7c/proc__mux_8cc_source.html#l00182">182</a> of file <a class="el" href="../../d9/d7c/proc__mux_8cc_source.html">proc_mux.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;{</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> result = defval;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;action : cs-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a56d3ce1e78fc2ab0c36f8ec3ff919de7">actions</a>) {</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">replace</a>(action.first, action.second, &amp;result);</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        action.first.remove2(sig, &amp;action.second);</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    }</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> sw : cs-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a8dab499a1f68902dce2b6f019bde88c2">switches</a>)</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    {</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        <span class="comment">// detect groups of parallel cases</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        std::vector&lt;int&gt; pgroups(sw-&gt;cases.size());</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        <span class="keywordflow">if</span> (!sw-&gt;get_bool_attribute(<span class="stringliteral">&quot;\\parallel_case&quot;</span>)) {</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;            <a class="code" href="../../d9/d1c/structBitPatternPool.html">BitPatternPool</a> pool(sw-&gt;signal.size());</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;            <span class="keywordtype">bool</span> extra_group_for_next_case = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; sw-&gt;cases.size(); i++) {</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                <a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html">RTLIL::CaseRule</a> *cs2 = sw-&gt;cases[i];</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                <span class="keywordflow">if</span> (i != 0) {</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                    pgroups[i] = pgroups[i-1];</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                    <span class="keywordflow">if</span> (extra_group_for_next_case) {</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                        pgroups[i] = pgroups[i-1]+1;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                        extra_group_for_next_case = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                    }</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                    <span class="keywordflow">for</span> (<span class="keyword">auto</span> pat : cs2-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a58425aec350ebe8f242b1dd757505534">compare</a>)</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                        <span class="keywordflow">if</span> (!pat.is_fully_const() || !pool.has_all(pat))</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                            pgroups[i] = pgroups[i-1]+1;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                    <span class="keywordflow">if</span> (cs2-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a58425aec350ebe8f242b1dd757505534">compare</a>.empty())</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                        pgroups[i] = pgroups[i-1]+1;</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                    <span class="keywordflow">if</span> (pgroups[i] != pgroups[i-1])</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                        pool = <a class="code" href="../../d9/d1c/structBitPatternPool.html">BitPatternPool</a>(sw-&gt;signal.size());</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                }</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                <span class="keywordflow">for</span> (<span class="keyword">auto</span> pat : cs2-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a58425aec350ebe8f242b1dd757505534">compare</a>)</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                    <span class="keywordflow">if</span> (!pat.is_fully_const())</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                        extra_group_for_next_case = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                        pool.<a class="code" href="../../d9/d1c/structBitPatternPool.html#ad98f0c8fab62dae10d3f51586a451c7c">take</a>(pat);</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;            }</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        }</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        <span class="comment">// evaluate in reverse order to give the first entry the top priority</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> initial_val = result;</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *last_mux_cell = <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; sw-&gt;cases.size(); i++) {</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;            <span class="keywordtype">int</span> case_idx = sw-&gt;cases.size() - i - 1;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;            <a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html">RTLIL::CaseRule</a> *cs2 = sw-&gt;cases[case_idx];</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> value = <a class="code" href="../../d9/d7c/proc__mux_8cc.html#abea9041331def8ea15d0563b2c366fbf">signal_to_mux_tree</a>(mod, cs2, sig, initial_val);</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;            <span class="keywordflow">if</span> (last_mux_cell &amp;&amp; pgroups[case_idx] == pgroups[case_idx+1])</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;                <a class="code" href="../../d9/d7c/proc__mux_8cc.html#a28ae559415b1f9a4779d2e8150fde261">append_pmux</a>(mod, sw-&gt;signal, cs2-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a58425aec350ebe8f242b1dd757505534">compare</a>, value, last_mux_cell, sw);</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                result = <a class="code" href="../../d9/d7c/proc__mux_8cc.html#ae856df0565565ec0c0894d7282e16e40">gen_mux</a>(mod, sw-&gt;signal, cs2-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a58425aec350ebe8f242b1dd757505534">compare</a>, value, result, last_mux_cell, sw);</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        }</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    }</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;}</div>
<div class="ttc" id="structBitPatternPool_html"><div class="ttname"><a href="../../d9/d1c/structBitPatternPool.html">BitPatternPool</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d11/bitpattern_8h_source.html#l00028">bitpattern.h:28</a></div></div>
<div class="ttc" id="structRTLIL_1_1CaseRule_html"><div class="ttname"><a href="../../db/d5b/structRTLIL_1_1CaseRule.html">RTLIL::CaseRule</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01117">rtlil.h:1117</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1CaseRule_html_a58425aec350ebe8f242b1dd757505534"><div class="ttname"><a href="../../db/d5b/structRTLIL_1_1CaseRule.html#a58425aec350ebe8f242b1dd757505534">RTLIL::CaseRule::compare</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigSpec &gt; compare</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01119">rtlil.h:1119</a></div></div>
<div class="ttc" id="proc__mux_8cc_html_a28ae559415b1f9a4779d2e8150fde261"><div class="ttname"><a href="../../d9/d7c/proc__mux_8cc.html#a28ae559415b1f9a4779d2e8150fde261">append_pmux</a></div><div class="ttdeci">void append_pmux(RTLIL::Module *mod, const RTLIL::SigSpec &amp;signal, const std::vector&lt; RTLIL::SigSpec &gt; &amp;compare, RTLIL::SigSpec when_signal, RTLIL::Cell *last_mux_cell, RTLIL::SwitchRule *sw)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d7c/proc__mux_8cc_source.html#l00162">proc_mux.cc:162</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="proc__mux_8cc_html_abea9041331def8ea15d0563b2c366fbf"><div class="ttname"><a href="../../d9/d7c/proc__mux_8cc.html#abea9041331def8ea15d0563b2c366fbf">signal_to_mux_tree</a></div><div class="ttdeci">RTLIL::SigSpec signal_to_mux_tree(RTLIL::Module *mod, RTLIL::CaseRule *cs, const RTLIL::SigSpec &amp;sig, const RTLIL::SigSpec &amp;defval)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d7c/proc__mux_8cc_source.html#l00182">proc_mux.cc:182</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a3fb735f158100bae38e6359f80ca09cd"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">RTLIL::SigSpec::replace</a></div><div class="ttdeci">void replace(const RTLIL::SigSpec &amp;pattern, const RTLIL::SigSpec &amp;with)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02297">rtlil.cc:2297</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1CaseRule_html_a56d3ce1e78fc2ab0c36f8ec3ff919de7"><div class="ttname"><a href="../../db/d5b/structRTLIL_1_1CaseRule.html#a56d3ce1e78fc2ab0c36f8ec3ff919de7">RTLIL::CaseRule::actions</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigSig &gt; actions</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01120">rtlil.h:1120</a></div></div>
<div class="ttc" id="structBitPatternPool_html_ad98f0c8fab62dae10d3f51586a451c7c"><div class="ttname"><a href="../../d9/d1c/structBitPatternPool.html#ad98f0c8fab62dae10d3f51586a451c7c">BitPatternPool::take</a></div><div class="ttdeci">bool take(RTLIL::SigSpec sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d11/bitpattern_8h_source.html#l00102">bitpattern.h:102</a></div></div>
<div class="ttc" id="structRTLIL_1_1CaseRule_html_a8dab499a1f68902dce2b6f019bde88c2"><div class="ttname"><a href="../../db/d5b/structRTLIL_1_1CaseRule.html#a8dab499a1f68902dce2b6f019bde88c2">RTLIL::CaseRule::switches</a></div><div class="ttdeci">std::vector&lt; RTLIL::SwitchRule * &gt; switches</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01121">rtlil.h:1121</a></div></div>
<div class="ttc" id="proc__mux_8cc_html_ae856df0565565ec0c0894d7282e16e40"><div class="ttname"><a href="../../d9/d7c/proc__mux_8cc.html#ae856df0565565ec0c0894d7282e16e40">gen_mux</a></div><div class="ttdeci">RTLIL::SigSpec gen_mux(RTLIL::Module *mod, const RTLIL::SigSpec &amp;signal, const std::vector&lt; RTLIL::SigSpec &gt; &amp;compare, RTLIL::SigSpec when_signal, RTLIL::SigSpec else_signal, RTLIL::Cell *&amp;last_mux_cell, RTLIL::SwitchRule *sw)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d7c/proc__mux_8cc_source.html#l00128">proc_mux.cc:128</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-13" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-13-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-13-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-13-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/d7c/proc__mux_8cc_abea9041331def8ea15d0563b2c366fbf_cgraph.png" border="0" usemap="#d9/d7c/proc__mux_8cc_abea9041331def8ea15d0563b2c366fbf_cgraph" alt=""/></div>
<map name="d9/d7c/proc__mux_8cc_abea9041331def8ea15d0563b2c366fbf_cgraph" id="d9/d7c/proc__mux_8cc_abea9041331def8ea15d0563b2c366fbf_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd" title="RTLIL::SigSpec::replace" alt="" coords="189,259,352,285"/><area shape="rect" id="node17" href="../../d9/d1c/structBitPatternPool.html#ad98f0c8fab62dae10d3f51586a451c7c" title="BitPatternPool::take" alt="" coords="202,845,339,872"/><area shape="rect" id="node22" href="../../d9/d7c/proc__mux_8cc.html#a28ae559415b1f9a4779d2e8150fde261" title="append_pmux" alt="" coords="219,551,322,577"/><area shape="rect" id="node34" href="../../d9/d7c/proc__mux_8cc.html#ae856df0565565ec0c0894d7282e16e40" title="gen_mux" alt="" coords="233,487,308,513"/><area shape="rect" id="node3" href="../../de/d45/extract_8cc.html#a666706867bca9d4aa5ae683251070a33" title="replace" alt="" coords="449,259,513,285"/><area shape="rect" id="node4" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676" title="RTLIL::Module::addCell" alt="" coords="614,411,770,437"/><area shape="rect" id="node5" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="663,360,721,387"/><area shape="rect" id="node8" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="619,5,765,32"/><area shape="rect" id="node9" href="../../d2/de4/structSigSet.html#a37742bc83f86e1e529e02e1552d353e1" title="SigSet::insert" alt="" coords="643,56,741,83"/><area shape="rect" id="node10" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="625,461,759,488"/><area shape="rect" id="node11" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873" title="RTLIL::Cell::connections" alt="" coords="611,107,773,133"/><area shape="rect" id="node12" href="../../d2/de4/structSigSet.html#adb50a29124e6edb3f54e0e3b0fec2a4b" title="SigSet::has" alt="" coords="648,157,736,184"/><area shape="rect" id="node13" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="621,664,763,691"/><area shape="rect" id="node14" href="../../d2/de4/structSigSet.html#a0854696d26b940fb3420cacfbfa51b7a" title="SigSet::find" alt="" coords="649,208,735,235"/><area shape="rect" id="node15" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="625,309,759,336"/><area shape="rect" id="node16" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438" title="RTLIL::Module::remove" alt="" coords="614,259,770,285"/><area shape="rect" id="node6" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="823,360,889,387"/><area shape="rect" id="node7" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1013,360,1057,387"/><area shape="rect" id="node18" href="../../d9/d1c/structBitPatternPool.html#a6645f7519a189724e74fae9d0ad0065a" title="BitPatternPool::sig2bits" alt="" coords="403,845,560,872"/><area shape="rect" id="node21" href="../../d9/d1c/structBitPatternPool.html#a1b17f6f159a04159ac5210576d10e688" title="BitPatternPool::match" alt="" coords="407,896,555,923"/><area shape="rect" id="node19" href="../../dd/d74/structRTLIL_1_1SigSpec.html#adbd069b267f2c5e7480549661933d7e9" title="RTLIL::SigSpec::as\l_const" alt="" coords="625,867,759,909"/><area shape="rect" id="node20" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="822,875,890,901"/><area shape="rect" id="node23" href="../../d9/d7c/proc__mux_8cc.html#a966c925c2142aba1bc6492d9a5e3cdf3" title="gen_cmp" alt="" coords="444,563,519,589"/><area shape="rect" id="node27" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b" title="RTLIL::SigSpec::append" alt="" coords="400,740,563,767"/><area shape="rect" id="node24" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e" title="RTLIL::Module::addWire" alt="" coords="612,512,772,539"/><area shape="rect" id="node25" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7197cc36be68abb4c3491bebde97290d" title="RTLIL::SigSpec::remove" alt="" coords="611,563,773,589"/><area shape="rect" id="node26" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c" title="RTLIL::Module::connect" alt="" coords="613,613,771,640"/><area shape="rect" id="node28" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9d9fae8fc6b1b07caff1a9dc5a45a1ec" title="RTLIL::SigSpec::packed" alt="" coords="611,715,773,741"/><area shape="rect" id="node29" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="618,816,766,843"/><area shape="rect" id="node30" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="827,791,885,817"/><area shape="rect" id="node31" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="943,740,1126,767"/><area shape="rect" id="node32" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="958,791,1111,817"/><area shape="rect" id="node33" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="939,841,1131,868"/></map>
</div>
</p>

<p><div id="dynsection-14" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-14-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-14-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-14-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/d7c/proc__mux_8cc_abea9041331def8ea15d0563b2c366fbf_icgraph.png" border="0" usemap="#d9/d7c/proc__mux_8cc_abea9041331def8ea15d0563b2c366fbf_icgraph" alt=""/></div>
<map name="d9/d7c/proc__mux_8cc_abea9041331def8ea15d0563b2c366fbf_icgraph" id="d9/d7c/proc__mux_8cc_abea9041331def8ea15d0563b2c366fbf_icgraph">
<area shape="rect" id="node2" href="../../d9/d7c/proc__mux_8cc.html#af041294116a325134e28dd17a8671f9c" title="proc_mux" alt="" coords="190,5,269,32"/><area shape="rect" id="node3" href="../../d2/dc4/structProcMuxPass.html#a832093ae3222dc04e123893ea2f63232" title="ProcMuxPass::execute" alt="" coords="317,5,472,32"/></map>
</div>
</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="a8dcbe8f3cf4a60eff4dc2500b05b292c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"> <a class="el" href="../../d2/dc4/structProcMuxPass.html">ProcMuxPass</a>  <a class="el" href="../../d2/dc4/structProcMuxPass.html">ProcMuxPass</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_909ba3c047acf83b28267ff3e9830e84.html">passes</a></li><li class="navelem"><a class="el" href="../../dir_7300d943cafa0fcc2a91d0b438fdeb20.html">proc</a></li><li class="navelem"><a class="el" href="../../d9/d7c/proc__mux_8cc.html">proc_mux.cc</a></li>
    <li class="footer">Generated on Tue Dec 16 2014 13:37:16 for yosys-master by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
