|StateDiagram
clock => MEA_OUT~reg0.CLK
clock => present_state~1.DATAIN
reset => MEA_OUT~reg0.ACLR
reset => present_state~3.DATAIN
a => Mux0.IN4
a => Mux1.IN4
a => Mux2.IN4
b => Mux0.IN5
b => Mux1.IN5
b => Mux2.IN5
b => present_state.DATAA
b => Selector0.IN1
MOO_OUT <= MOO_OUT.DB_MAX_OUTPUT_PORT_TYPE
MEA_OUT <= MEA_OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE


