{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645660771919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645660771927 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 23 17:59:31 2022 " "Processing started: Wed Feb 23 17:59:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645660771927 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645660771927 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MultCompleto -c MultCompleto " "Command: quartus_map --read_settings_files=on --write_settings_files=off MultCompleto -c MultCompleto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645660771927 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645660772714 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645660772714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaens/desktop/te2002b/multiplicador4/multiplicador4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aaens/desktop/te2002b/multiplicador4/multiplicador4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplicador4-ARC " "Found design unit 1: Multiplicador4-ARC" {  } { { "../Multiplicador4/Multiplicador4.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/Multiplicador4/Multiplicador4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645660782226 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplicador4 " "Found entity 1: Multiplicador4" {  } { { "../Multiplicador4/Multiplicador4.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/Multiplicador4/Multiplicador4.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645660782226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645660782226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaens/desktop/te2002b/redand/redand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aaens/desktop/te2002b/redand/redand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RedAND-ARC " "Found design unit 1: RedAND-ARC" {  } { { "../RedAND/RedAND.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/RedAND/RedAND.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645660782231 ""} { "Info" "ISGN_ENTITY_NAME" "1 RedAND " "Found entity 1: RedAND" {  } { { "../RedAND/RedAND.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/RedAND/RedAND.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645660782231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645660782231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaens/desktop/te2002b/fa/fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aaens/desktop/te2002b/fa/fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-ARC " "Found design unit 1: FA-ARC" {  } { { "../FA/FA.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/FA/FA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645660782236 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "../FA/FA.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/FA/FA.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645660782236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645660782236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaens/desktop/te2002b/ha/ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aaens/desktop/te2002b/ha/ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HA-ARC " "Found design unit 1: HA-ARC" {  } { { "../HA/HA.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/HA/HA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645660782241 ""} { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "../HA/HA.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/HA/HA.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645660782241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645660782241 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"map\";  expecting \";\", or \"port\", or \"generic\" MultCompleto.vhd(28) " "VHDL syntax error at MultCompleto.vhd(28) near text \"map\";  expecting \";\", or \"port\", or \"generic\"" {  } { { "MultCompleto.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/MultCompleto/MultCompleto.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645660782245 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" MultCompleto.vhd(28) " "VHDL syntax error at MultCompleto.vhd(28) near text \";\";  expecting \"<=\"" {  } { { "MultCompleto.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/MultCompleto/MultCompleto.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645660782246 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"map\";  expecting \";\", or \"port\", or \"generic\" MultCompleto.vhd(29) " "VHDL syntax error at MultCompleto.vhd(29) near text \"map\";  expecting \";\", or \"port\", or \"generic\"" {  } { { "MultCompleto.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/MultCompleto/MultCompleto.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645660782246 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" MultCompleto.vhd(29) " "VHDL syntax error at MultCompleto.vhd(29) near text \";\";  expecting \"<=\"" {  } { { "MultCompleto.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/MultCompleto/MultCompleto.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645660782246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multcompleto.vhd 0 0 " "Found 0 design units, including 0 entities, in source file multcompleto.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645660782246 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645660782323 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 23 17:59:42 2022 " "Processing ended: Wed Feb 23 17:59:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645660782323 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645660782323 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645660782323 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645660782323 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645660782968 ""}
