// Seed: 149834273
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    output id_3,
    output logic id_4,
    id_5 id_6
);
  tri id_7 = id_1;
  assign id_4 = 1;
  assign id_7[1] = ~id_0;
endmodule
