Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/MMA/lab3-mam/clock_timer_top_isim_beh.exe -prj E:/MMA/lab3-mam/clock_timer_top_beh.prj work.clock_timer_top work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "E:/MMA/lab3-mam/counter.v" into library work
Analyzing Verilog file "E:/MMA/lab3-mam/clock_counter.v" into library work
Analyzing Verilog file "E:/MMA/lab3-mam/clock.v" into library work
Analyzing Verilog file "E:/MMA/lab3-mam/clock_timer_top.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module counter
Compiling module clock_counter
Compiling module clock
Compiling module clock_timer_top
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable E:/MMA/lab3-mam/clock_timer_top_isim_beh.exe
Fuse Memory Usage: 27432 KB
Fuse CPU Usage: 623 ms
