Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Thu Dec 28 00:41:57 2023
| Host             : LAPTOP-OLOKS0CM running 64-bit major release  (build 9200)
| Command          : report_power -file DemoTop_power_routed.rpt -pb DemoTop_power_summary_routed.pb -rpx DemoTop_power_routed.rpx
| Design           : DemoTop
| Device           : xc7a35tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 7.415        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 7.309        |
| Device Static (W)        | 0.105        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 49.6         |
| Junction Temperature (C) | 60.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     3.794 |     1374 |       --- |             --- |
|   LUT as Logic |     3.169 |      497 |     20800 |            2.39 |
|   CARRY4       |     0.364 |       72 |      8150 |            0.88 |
|   Register     |     0.208 |      477 |     41600 |            1.15 |
|   BUFG         |     0.053 |        3 |        32 |            9.38 |
|   Others       |     0.000 |       54 |       --- |             --- |
| Signals        |     1.907 |      835 |       --- |             --- |
| Block RAM      |     0.494 |      0.5 |        50 |            1.00 |
| I/O            |     1.115 |       31 |       210 |           14.76 |
| Static Power   |     0.105 |          |           |                 |
| Total          |     7.415 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     6.243 |       6.206 |      0.037 |
| Vccaux    |       1.800 |     0.055 |       0.039 |      0.015 |
| Vcco33    |       3.300 |     0.303 |       0.302 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.038 |       0.037 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| DemoTop                                        |     7.309 |
|   c                                            |     0.086 |
|   dst                                          |     0.799 |
|     mt                                         |     0.226 |
|       gs                                       |    <0.001 |
|       tsm                                      |     0.020 |
|     sp                                         |     0.287 |
|       as                                       |     0.074 |
|       gs                                       |     0.002 |
|       js                                       |     0.069 |
|       ws                                       |     0.057 |
|         u                                      |     0.057 |
|     sse                                        |     0.023 |
|     trg                                        |     0.244 |
|   script_mem_module                            |     0.999 |
|     ram_module                                 |     0.717 |
|       U0                                       |     0.717 |
|         inst_blk_mem_gen                       |     0.717 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.717 |
|             valid.cstr                         |     0.717 |
|               ramloop[0].ram.r                 |     0.717 |
|                 prim_noinit.ram                |     0.717 |
|   sd                                           |     3.761 |
|     s0                                         |     0.680 |
|     s1                                         |     0.551 |
|     s2                                         |     0.633 |
|     s3                                         |     0.637 |
|     s4                                         |     0.638 |
|     s5                                         |     0.622 |
|   uart_module                                  |     0.278 |
|     rx                                         |     0.168 |
|     tx                                         |     0.029 |
+------------------------------------------------+-----------+


