Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys.qsys" --block-symbol-file --output-directory="/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys" --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading Qsys/Qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Qsys.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Warning: Qsys.new_sdram_controller_0: new_sdram_controller_0.wire must be exported, or connected to a matching conduit.
Warning: Qsys.new_sdram_controller_0: new_sdram_controller_0.s1 must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys.qsys" --synthesis=VERILOG --output-directory="/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis" --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading Qsys/Qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Qsys.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Warning: Qsys.new_sdram_controller_0: new_sdram_controller_0.wire must be exported, or connected to a matching conduit.
Warning: Qsys.new_sdram_controller_0: new_sdram_controller_0.s1 must be connected to an Avalon-MM master
Info: Qsys: Generating Qsys "Qsys" for QUARTUS_SYNTH
Info: new_sdram_controller_0: Starting RTL generation for module 'Qsys_new_sdram_controller_0'
Info: new_sdram_controller_0:   Generation command is [exec /opt/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Qsys_new_sdram_controller_0 --dir=/tmp/alt7379_258123578210747837.dir/0001_new_sdram_controller_0_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7379_258123578210747837.dir/0001_new_sdram_controller_0_gen//Qsys_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: new_sdram_controller_0: Done RTL generation for module 'Qsys_new_sdram_controller_0'
Info: new_sdram_controller_0: "Qsys" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: rst_controller: "Qsys" instantiated altera_reset_controller "rst_controller"
Info: Qsys: Done "Qsys" with 3 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
