{
    "code": "```verilog\nmodule TopModule(\n    input  [7:0]  in,\n    output [31:0] out\n);\n\n    // Sign extension using replication and concatenation\n    assign out = {{24{in[7]}}, in};\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}