// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Fri Apr 19 12:17:01 2024
// Host        : LAPTOP-B4KII2QQ running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ip/cv_ov5640_gaussian_0_0/cv_ov5640_gaussian_0_0_sim_netlist.v
// Design      : cv_ov5640_gaussian_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "cv_ov5640_gaussian_0_0,gaussian,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "gaussian,Vivado 2018.3" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module cv_ov5640_gaussian_0_0
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    in_r_TVALID,
    in_r_TREADY,
    in_r_TDATA,
    in_r_TKEEP,
    in_r_TSTRB,
    in_r_TUSER,
    in_r_TLAST,
    in_r_TID,
    in_r_TDEST,
    out_r_TVALID,
    out_r_TREADY,
    out_r_TDATA,
    out_r_TKEEP,
    out_r_TSTRB,
    out_r_TUSER,
    out_r_TLAST,
    out_r_TID,
    out_r_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [4:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [4:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN cv_ov5640_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:in_r:out_r, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN cv_ov5640_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_r TVALID" *) input in_r_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_r TREADY" *) output in_r_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_r TDATA" *) input [23:0]in_r_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_r TKEEP" *) input [2:0]in_r_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_r TSTRB" *) input [2:0]in_r_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_r TUSER" *) input [0:0]in_r_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_r TLAST" *) input [0:0]in_r_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_r TID" *) input [0:0]in_r_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_r TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_r, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN cv_ov5640_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [0:0]in_r_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_r TVALID" *) output out_r_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_r TREADY" *) input out_r_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_r TDATA" *) output [23:0]out_r_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_r TKEEP" *) output [2:0]out_r_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_r TSTRB" *) output [2:0]out_r_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_r TUSER" *) output [0:0]out_r_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_r TLAST" *) output [0:0]out_r_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_r TID" *) output [0:0]out_r_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_r TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME out_r, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 24 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN cv_ov5640_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [0:0]out_r_TDEST;

  wire ap_clk;
  wire ap_rst_n;
  wire [23:0]in_r_TDATA;
  wire [0:0]in_r_TDEST;
  wire [0:0]in_r_TID;
  wire [2:0]in_r_TKEEP;
  wire [0:0]in_r_TLAST;
  wire in_r_TREADY;
  wire [2:0]in_r_TSTRB;
  wire [0:0]in_r_TUSER;
  wire in_r_TVALID;
  wire interrupt;
  wire [23:0]out_r_TDATA;
  wire [0:0]out_r_TDEST;
  wire [0:0]out_r_TID;
  wire [2:0]out_r_TKEEP;
  wire [0:0]out_r_TLAST;
  wire out_r_TREADY;
  wire [2:0]out_r_TSTRB;
  wire [0:0]out_r_TUSER;
  wire out_r_TVALID;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;

  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  cv_ov5640_gaussian_0_0_gaussian inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in_r_TDATA(in_r_TDATA),
        .in_r_TDEST(in_r_TDEST),
        .in_r_TID(in_r_TID),
        .in_r_TKEEP(in_r_TKEEP),
        .in_r_TLAST(in_r_TLAST),
        .in_r_TREADY(in_r_TREADY),
        .in_r_TSTRB(in_r_TSTRB),
        .in_r_TUSER(in_r_TUSER),
        .in_r_TVALID(in_r_TVALID),
        .interrupt(interrupt),
        .out_r_TDATA(out_r_TDATA),
        .out_r_TDEST(out_r_TDEST),
        .out_r_TID(out_r_TID),
        .out_r_TKEEP(out_r_TKEEP),
        .out_r_TLAST(out_r_TLAST),
        .out_r_TREADY(out_r_TREADY),
        .out_r_TSTRB(out_r_TSTRB),
        .out_r_TUSER(out_r_TUSER),
        .out_r_TVALID(out_r_TVALID),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
endmodule

(* ORIG_REF_NAME = "AXIvideo2Mat" *) 
module cv_ov5640_gaussian_0_0_AXIvideo2Mat
   (in_r_TREADY,
    D,
    shiftReg_ce,
    \rows_V_reg_467_reg[31]_0 ,
    start_once_reg,
    ap_sync_ready,
    Q,
    \ap_CS_fsm_reg[3]_0 ,
    E,
    shiftReg_ce_0,
    \axi_data_V_1_i_reg_314_reg[23]_0 ,
    \axi_data_V_1_i_reg_314_reg[15]_0 ,
    \axi_data_V_1_i_reg_314_reg[7]_0 ,
    \ap_CS_fsm_reg[3]_1 ,
    ap_rst_n_inv,
    ap_clk,
    src_cols_V_c_dout,
    src_rows_V_c_dout,
    ap_rst_n,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
    shiftReg_ce_1,
    int_ap_ready_reg,
    \ap_CS_fsm_reg[0]_0 ,
    src_rows_V_c13_empty_n,
    GaussianBlur_U0_ap_start,
    src_cols_V_c14_empty_n,
    \mOutPtr_reg[0] ,
    \rows_V_reg_467_reg[0]_0 ,
    src_rows_V_c_empty_n,
    src_rows_V_c13_full_n,
    src_cols_V_c14_full_n,
    src_cols_V_c_empty_n,
    in_r_TVALID,
    src_data_stream_1_V_full_n,
    src_data_stream_0_V_full_n,
    src_data_stream_2_V_full_n,
    ap_start,
    start_for_GaussianBlur_U0_full_n,
    in_r_TLAST,
    in_r_TUSER,
    in_r_TDATA);
  output in_r_TREADY;
  output [31:0]D;
  output shiftReg_ce;
  output [31:0]\rows_V_reg_467_reg[31]_0 ;
  output start_once_reg;
  output ap_sync_ready;
  output [0:0]Q;
  output \ap_CS_fsm_reg[3]_0 ;
  output [0:0]E;
  output shiftReg_ce_0;
  output [7:0]\axi_data_V_1_i_reg_314_reg[23]_0 ;
  output [7:0]\axi_data_V_1_i_reg_314_reg[15]_0 ;
  output [7:0]\axi_data_V_1_i_reg_314_reg[7]_0 ;
  output \ap_CS_fsm_reg[3]_1 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]src_cols_V_c_dout;
  input [31:0]src_rows_V_c_dout;
  input ap_rst_n;
  input ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  input shiftReg_ce_1;
  input int_ap_ready_reg;
  input \ap_CS_fsm_reg[0]_0 ;
  input src_rows_V_c13_empty_n;
  input GaussianBlur_U0_ap_start;
  input src_cols_V_c14_empty_n;
  input [0:0]\mOutPtr_reg[0] ;
  input \rows_V_reg_467_reg[0]_0 ;
  input src_rows_V_c_empty_n;
  input src_rows_V_c13_full_n;
  input src_cols_V_c14_full_n;
  input src_cols_V_c_empty_n;
  input in_r_TVALID;
  input src_data_stream_1_V_full_n;
  input src_data_stream_0_V_full_n;
  input src_data_stream_2_V_full_n;
  input ap_start;
  input start_for_GaussianBlur_U0_full_n;
  input [0:0]in_r_TLAST;
  input [0:0]in_r_TUSER;
  input [23:0]in_r_TDATA;

  wire AXI_video_strm_V_data_V_0_ack_in;
  wire [23:0]AXI_video_strm_V_data_V_0_data_out;
  wire AXI_video_strm_V_data_V_0_load_A;
  wire AXI_video_strm_V_data_V_0_load_B;
  wire [23:0]AXI_video_strm_V_data_V_0_payload_A;
  wire [23:0]AXI_video_strm_V_data_V_0_payload_B;
  wire AXI_video_strm_V_data_V_0_sel;
  wire AXI_video_strm_V_data_V_0_sel2;
  wire AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_data_V_0_sel_wr;
  wire AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_data_V_0_state;
  wire \AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ;
  wire [1:1]AXI_video_strm_V_dest_V_0_state;
  wire \AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ;
  wire AXI_video_strm_V_last_V_0_ack_in;
  wire AXI_video_strm_V_last_V_0_data_out;
  wire AXI_video_strm_V_last_V_0_payload_A;
  wire \AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_0_payload_B;
  wire \AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_0_sel;
  wire AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_last_V_0_sel_wr;
  wire AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_last_V_0_state;
  wire \AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ;
  wire AXI_video_strm_V_user_V_0_ack_in;
  wire AXI_video_strm_V_user_V_0_payload_A;
  wire \AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_0_payload_B;
  wire \AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_0_sel;
  wire AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_user_V_0_sel_wr;
  wire AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_user_V_0_state;
  wire \AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ;
  wire [31:0]D;
  wire [0:0]E;
  wire GaussianBlur_U0_ap_start;
  wire [0:0]Q;
  wire \SRL_SIG[0][7]_i_3_n_0 ;
  wire \ap_CS_fsm[5]_i_1__0_n_0 ;
  wire \ap_CS_fsm[5]_i_2__0_n_0 ;
  wire \ap_CS_fsm[5]_i_3_n_0 ;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp2_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state7;
  wire [7:0]ap_NS_fsm;
  wire ap_block_pp1_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_0;
  wire ap_enable_reg_pp1_iter1_i_1_n_0;
  wire ap_enable_reg_pp1_iter1_reg_n_0;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_i_1_n_0;
  wire ap_enable_reg_pp2_iter0_i_2_n_0;
  wire ap_enable_reg_pp2_iter1_i_1_n_0;
  wire ap_enable_reg_pp2_iter1_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  wire [23:0]axi_data_V1_i_reg_259;
  wire \axi_data_V1_i_reg_259[0]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[10]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[11]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[12]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[13]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[14]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[15]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[16]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[17]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[18]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[19]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[1]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[20]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[21]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[22]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[23]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[2]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[3]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[4]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[5]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[6]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[7]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[8]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[9]_i_1_n_0 ;
  wire [23:0]axi_data_V_1_i_reg_314;
  wire \axi_data_V_1_i_reg_314[0]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[10]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[11]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[12]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[13]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[14]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[15]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[16]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[17]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[18]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[19]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[1]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[20]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[21]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[22]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[23]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[2]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[3]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[4]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[5]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[6]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[7]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[8]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[9]_i_1_n_0 ;
  wire [7:0]\axi_data_V_1_i_reg_314_reg[15]_0 ;
  wire [7:0]\axi_data_V_1_i_reg_314_reg[23]_0 ;
  wire [7:0]\axi_data_V_1_i_reg_314_reg[7]_0 ;
  wire [23:0]axi_data_V_3_i_reg_373;
  wire \axi_data_V_3_i_reg_373[0]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[10]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[11]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[12]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[13]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[14]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[15]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[16]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[17]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[18]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[19]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[1]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[20]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[21]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[22]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[23]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[2]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[3]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[4]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[5]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[6]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[7]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[8]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[9]_i_1_n_0 ;
  wire axi_last_V1_i_reg_249;
  wire \axi_last_V1_i_reg_249[0]_i_1_n_0 ;
  wire axi_last_V_3_i_reg_361;
  wire \axi_last_V_3_i_reg_361[0]_i_1_n_0 ;
  wire brmerge_i_reg_515;
  wire \brmerge_i_reg_515[0]_i_1_n_0 ;
  wire \brmerge_i_reg_515[0]_i_2_n_0 ;
  wire \brmerge_i_reg_515[0]_i_3_n_0 ;
  wire \eol_2_i_reg_350[0]_i_1_n_0 ;
  wire \eol_2_i_reg_350[0]_i_2_n_0 ;
  wire \eol_2_i_reg_350_reg_n_0_[0] ;
  wire eol_i_reg_291;
  wire \eol_i_reg_291_reg_n_0_[0] ;
  wire eol_reg_303;
  wire \eol_reg_303[0]_i_2_n_0 ;
  wire \eol_reg_303_reg_n_0_[0] ;
  wire exitcond5_i_fu_404_p2;
  wire \exitcond5_i_fu_404_p2_inferred__0/i__carry__0_n_0 ;
  wire \exitcond5_i_fu_404_p2_inferred__0/i__carry__0_n_1 ;
  wire \exitcond5_i_fu_404_p2_inferred__0/i__carry__0_n_2 ;
  wire \exitcond5_i_fu_404_p2_inferred__0/i__carry__0_n_3 ;
  wire \exitcond5_i_fu_404_p2_inferred__0/i__carry__1_n_2 ;
  wire \exitcond5_i_fu_404_p2_inferred__0/i__carry__1_n_3 ;
  wire \exitcond5_i_fu_404_p2_inferred__0/i__carry_n_0 ;
  wire \exitcond5_i_fu_404_p2_inferred__0/i__carry_n_1 ;
  wire \exitcond5_i_fu_404_p2_inferred__0/i__carry_n_2 ;
  wire \exitcond5_i_fu_404_p2_inferred__0/i__carry_n_3 ;
  wire exitcond_i_fu_415_p2;
  wire exitcond_i_fu_415_p2_carry__0_i_1_n_0;
  wire exitcond_i_fu_415_p2_carry__0_i_2_n_0;
  wire exitcond_i_fu_415_p2_carry__0_i_3_n_0;
  wire exitcond_i_fu_415_p2_carry__0_i_4_n_0;
  wire exitcond_i_fu_415_p2_carry__0_n_0;
  wire exitcond_i_fu_415_p2_carry__0_n_1;
  wire exitcond_i_fu_415_p2_carry__0_n_2;
  wire exitcond_i_fu_415_p2_carry__0_n_3;
  wire exitcond_i_fu_415_p2_carry__1_i_1_n_0;
  wire exitcond_i_fu_415_p2_carry__1_i_2_n_0;
  wire exitcond_i_fu_415_p2_carry__1_i_3_n_0;
  wire exitcond_i_fu_415_p2_carry__1_n_2;
  wire exitcond_i_fu_415_p2_carry__1_n_3;
  wire exitcond_i_fu_415_p2_carry_i_1_n_0;
  wire exitcond_i_fu_415_p2_carry_i_2_n_0;
  wire exitcond_i_fu_415_p2_carry_i_3_n_0;
  wire exitcond_i_fu_415_p2_carry_i_4_n_0;
  wire exitcond_i_fu_415_p2_carry_n_0;
  wire exitcond_i_fu_415_p2_carry_n_1;
  wire exitcond_i_fu_415_p2_carry_n_2;
  wire exitcond_i_fu_415_p2_carry_n_3;
  wire \exitcond_i_reg_506[0]_i_1_n_0 ;
  wire \exitcond_i_reg_506_reg_n_0_[0] ;
  wire [31:0]i_V_fu_409_p2;
  wire i_V_fu_409_p2_carry__0_n_0;
  wire i_V_fu_409_p2_carry__0_n_1;
  wire i_V_fu_409_p2_carry__0_n_2;
  wire i_V_fu_409_p2_carry__0_n_3;
  wire i_V_fu_409_p2_carry__1_n_0;
  wire i_V_fu_409_p2_carry__1_n_1;
  wire i_V_fu_409_p2_carry__1_n_2;
  wire i_V_fu_409_p2_carry__1_n_3;
  wire i_V_fu_409_p2_carry__2_n_0;
  wire i_V_fu_409_p2_carry__2_n_1;
  wire i_V_fu_409_p2_carry__2_n_2;
  wire i_V_fu_409_p2_carry__2_n_3;
  wire i_V_fu_409_p2_carry__3_n_0;
  wire i_V_fu_409_p2_carry__3_n_1;
  wire i_V_fu_409_p2_carry__3_n_2;
  wire i_V_fu_409_p2_carry__3_n_3;
  wire i_V_fu_409_p2_carry__4_n_0;
  wire i_V_fu_409_p2_carry__4_n_1;
  wire i_V_fu_409_p2_carry__4_n_2;
  wire i_V_fu_409_p2_carry__4_n_3;
  wire i_V_fu_409_p2_carry__5_n_0;
  wire i_V_fu_409_p2_carry__5_n_1;
  wire i_V_fu_409_p2_carry__5_n_2;
  wire i_V_fu_409_p2_carry__5_n_3;
  wire i_V_fu_409_p2_carry__6_n_2;
  wire i_V_fu_409_p2_carry__6_n_3;
  wire i_V_fu_409_p2_carry_n_0;
  wire i_V_fu_409_p2_carry_n_1;
  wire i_V_fu_409_p2_carry_n_2;
  wire i_V_fu_409_p2_carry_n_3;
  wire [31:0]i_V_reg_501;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire [23:0]in_r_TDATA;
  wire [0:0]in_r_TLAST;
  wire in_r_TREADY;
  wire [0:0]in_r_TUSER;
  wire in_r_TVALID;
  wire int_ap_ready_reg;
  wire [0:0]\mOutPtr_reg[0] ;
  wire \rows_V_reg_467_reg[0]_0 ;
  wire [31:0]\rows_V_reg_467_reg[31]_0 ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire sof_1_i_fu_178;
  wire sof_1_i_fu_1780;
  wire \sof_1_i_fu_178[0]_i_1_n_0 ;
  wire src_cols_V_c14_empty_n;
  wire src_cols_V_c14_full_n;
  wire [31:0]src_cols_V_c_dout;
  wire src_cols_V_c_empty_n;
  wire src_data_stream_0_V_full_n;
  wire src_data_stream_1_V_full_n;
  wire src_data_stream_2_V_full_n;
  wire src_rows_V_c13_empty_n;
  wire src_rows_V_c13_full_n;
  wire [31:0]src_rows_V_c_dout;
  wire src_rows_V_c_empty_n;
  wire start_for_GaussianBlur_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_0;
  wire t_V_3_reg_280;
  wire \t_V_3_reg_280[0]_i_4_n_0 ;
  wire [31:0]t_V_3_reg_280_reg;
  wire \t_V_3_reg_280_reg[0]_i_3_n_0 ;
  wire \t_V_3_reg_280_reg[0]_i_3_n_1 ;
  wire \t_V_3_reg_280_reg[0]_i_3_n_2 ;
  wire \t_V_3_reg_280_reg[0]_i_3_n_3 ;
  wire \t_V_3_reg_280_reg[0]_i_3_n_4 ;
  wire \t_V_3_reg_280_reg[0]_i_3_n_5 ;
  wire \t_V_3_reg_280_reg[0]_i_3_n_6 ;
  wire \t_V_3_reg_280_reg[0]_i_3_n_7 ;
  wire \t_V_3_reg_280_reg[12]_i_1_n_0 ;
  wire \t_V_3_reg_280_reg[12]_i_1_n_1 ;
  wire \t_V_3_reg_280_reg[12]_i_1_n_2 ;
  wire \t_V_3_reg_280_reg[12]_i_1_n_3 ;
  wire \t_V_3_reg_280_reg[12]_i_1_n_4 ;
  wire \t_V_3_reg_280_reg[12]_i_1_n_5 ;
  wire \t_V_3_reg_280_reg[12]_i_1_n_6 ;
  wire \t_V_3_reg_280_reg[12]_i_1_n_7 ;
  wire \t_V_3_reg_280_reg[16]_i_1_n_0 ;
  wire \t_V_3_reg_280_reg[16]_i_1_n_1 ;
  wire \t_V_3_reg_280_reg[16]_i_1_n_2 ;
  wire \t_V_3_reg_280_reg[16]_i_1_n_3 ;
  wire \t_V_3_reg_280_reg[16]_i_1_n_4 ;
  wire \t_V_3_reg_280_reg[16]_i_1_n_5 ;
  wire \t_V_3_reg_280_reg[16]_i_1_n_6 ;
  wire \t_V_3_reg_280_reg[16]_i_1_n_7 ;
  wire \t_V_3_reg_280_reg[20]_i_1_n_0 ;
  wire \t_V_3_reg_280_reg[20]_i_1_n_1 ;
  wire \t_V_3_reg_280_reg[20]_i_1_n_2 ;
  wire \t_V_3_reg_280_reg[20]_i_1_n_3 ;
  wire \t_V_3_reg_280_reg[20]_i_1_n_4 ;
  wire \t_V_3_reg_280_reg[20]_i_1_n_5 ;
  wire \t_V_3_reg_280_reg[20]_i_1_n_6 ;
  wire \t_V_3_reg_280_reg[20]_i_1_n_7 ;
  wire \t_V_3_reg_280_reg[24]_i_1_n_0 ;
  wire \t_V_3_reg_280_reg[24]_i_1_n_1 ;
  wire \t_V_3_reg_280_reg[24]_i_1_n_2 ;
  wire \t_V_3_reg_280_reg[24]_i_1_n_3 ;
  wire \t_V_3_reg_280_reg[24]_i_1_n_4 ;
  wire \t_V_3_reg_280_reg[24]_i_1_n_5 ;
  wire \t_V_3_reg_280_reg[24]_i_1_n_6 ;
  wire \t_V_3_reg_280_reg[24]_i_1_n_7 ;
  wire \t_V_3_reg_280_reg[28]_i_1_n_1 ;
  wire \t_V_3_reg_280_reg[28]_i_1_n_2 ;
  wire \t_V_3_reg_280_reg[28]_i_1_n_3 ;
  wire \t_V_3_reg_280_reg[28]_i_1_n_4 ;
  wire \t_V_3_reg_280_reg[28]_i_1_n_5 ;
  wire \t_V_3_reg_280_reg[28]_i_1_n_6 ;
  wire \t_V_3_reg_280_reg[28]_i_1_n_7 ;
  wire \t_V_3_reg_280_reg[4]_i_1_n_0 ;
  wire \t_V_3_reg_280_reg[4]_i_1_n_1 ;
  wire \t_V_3_reg_280_reg[4]_i_1_n_2 ;
  wire \t_V_3_reg_280_reg[4]_i_1_n_3 ;
  wire \t_V_3_reg_280_reg[4]_i_1_n_4 ;
  wire \t_V_3_reg_280_reg[4]_i_1_n_5 ;
  wire \t_V_3_reg_280_reg[4]_i_1_n_6 ;
  wire \t_V_3_reg_280_reg[4]_i_1_n_7 ;
  wire \t_V_3_reg_280_reg[8]_i_1_n_0 ;
  wire \t_V_3_reg_280_reg[8]_i_1_n_1 ;
  wire \t_V_3_reg_280_reg[8]_i_1_n_2 ;
  wire \t_V_3_reg_280_reg[8]_i_1_n_3 ;
  wire \t_V_3_reg_280_reg[8]_i_1_n_4 ;
  wire \t_V_3_reg_280_reg[8]_i_1_n_5 ;
  wire \t_V_3_reg_280_reg[8]_i_1_n_6 ;
  wire \t_V_3_reg_280_reg[8]_i_1_n_7 ;
  wire [31:0]t_V_reg_269;
  wire [23:0]tmp_data_V_reg_477;
  wire tmp_last_V_reg_485;
  wire [3:0]\NLW_exitcond5_i_fu_404_p2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond5_i_fu_404_p2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_exitcond5_i_fu_404_p2_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_exitcond5_i_fu_404_p2_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:0]NLW_exitcond_i_fu_415_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_exitcond_i_fu_415_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_exitcond_i_fu_415_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_exitcond_i_fu_415_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_i_V_fu_409_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_i_V_fu_409_p2_carry__6_O_UNCONNECTED;
  wire [3:3]\NLW_t_V_3_reg_280_reg[28]_i_1_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h45)) 
    \AXI_video_strm_V_data_V_0_payload_A[23]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_sel_wr),
        .I1(AXI_video_strm_V_data_V_0_ack_in),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_0_load_A));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[0]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[10]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[10]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[11]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[11]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[12]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[12]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[13]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[13]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[14]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[14]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[15]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[15]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[16]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[16]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[17]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[17]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[18]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[18]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[19]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[19]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[1]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[20]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[20]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[21]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[21]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[22]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[22]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[23]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[23]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[2]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[3]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[4]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[5]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[6]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[7]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[7]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[8]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[8]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[9]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \AXI_video_strm_V_data_V_0_payload_B[23]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_sel_wr),
        .I1(AXI_video_strm_V_data_V_0_ack_in),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_0_load_B));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[0]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[10]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[10]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[11]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[11]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[12]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[12]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[13]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[13]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[14]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[14]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[15]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[15]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[16]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[16]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[17]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[17]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[18]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[18]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[19]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[19]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[1]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[20]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[20]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[21]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[21]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[22]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[22]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[23]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[23]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[2]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[3]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[4]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[5]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[6]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[7]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[7]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[8]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[8]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[9]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h9)) 
    AXI_video_strm_V_data_V_0_sel_rd_i_1
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0 ),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_0_sel_wr_i_1
       (.I0(AXI_video_strm_V_data_V_0_ack_in),
        .I1(in_r_TVALID),
        .I2(AXI_video_strm_V_data_V_0_sel_wr),
        .O(AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_0_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hFD88)) 
    \AXI_video_strm_V_data_V_0_state[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_ack_in),
        .I1(in_r_TVALID),
        .I2(\AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0 ),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \AXI_video_strm_V_data_V_0_state[1]_i_1 
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0 ),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(in_r_TVALID),
        .I3(AXI_video_strm_V_data_V_0_ack_in),
        .O(AXI_video_strm_V_data_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_state),
        .Q(AXI_video_strm_V_data_V_0_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hE0F0C000)) 
    \AXI_video_strm_V_dest_V_0_state[0]_i_1 
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0 ),
        .I1(in_r_TVALID),
        .I2(ap_rst_n),
        .I3(in_r_TREADY),
        .I4(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h4FFF)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_1 
       (.I0(in_r_TVALID),
        .I1(in_r_TREADY),
        .I2(\AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0 ),
        .I3(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_dest_V_0_state));
  LUT5 #(
    .INIT(32'h00000BBB)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_2 
       (.I0(brmerge_i_reg_515),
        .I1(shiftReg_ce_0),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I3(ap_CS_fsm_state2),
        .I4(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .O(\AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_3 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(\eol_2_i_reg_350_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp2_iter1_reg_n_0),
        .O(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_dest_V_0_state),
        .Q(in_r_TREADY),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \AXI_video_strm_V_last_V_0_payload_A[0]_i_1 
       (.I0(in_r_TLAST),
        .I1(AXI_video_strm_V_last_V_0_sel_wr),
        .I2(AXI_video_strm_V_last_V_0_ack_in),
        .I3(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \AXI_video_strm_V_last_V_0_payload_B[0]_i_1 
       (.I0(in_r_TLAST),
        .I1(AXI_video_strm_V_last_V_0_sel_wr),
        .I2(AXI_video_strm_V_last_V_0_ack_in),
        .I3(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_last_V_0_payload_B),
        .O(\AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_0_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    AXI_video_strm_V_last_V_0_sel_rd_i_1
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0 ),
        .I1(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_0_sel),
        .O(AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_0_sel_wr_i_1
       (.I0(AXI_video_strm_V_last_V_0_ack_in),
        .I1(in_r_TVALID),
        .I2(AXI_video_strm_V_last_V_0_sel_wr),
        .O(AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_0_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hFD88)) 
    \AXI_video_strm_V_last_V_0_state[0]_i_1 
       (.I0(AXI_video_strm_V_last_V_0_ack_in),
        .I1(in_r_TVALID),
        .I2(\AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0 ),
        .I3(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \AXI_video_strm_V_last_V_0_state[1]_i_1 
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0 ),
        .I1(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I2(in_r_TVALID),
        .I3(AXI_video_strm_V_last_V_0_ack_in),
        .O(AXI_video_strm_V_last_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_state),
        .Q(AXI_video_strm_V_last_V_0_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \AXI_video_strm_V_user_V_0_payload_A[0]_i_1 
       (.I0(in_r_TUSER),
        .I1(AXI_video_strm_V_user_V_0_sel_wr),
        .I2(AXI_video_strm_V_user_V_0_ack_in),
        .I3(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_user_V_0_payload_A),
        .O(\AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \AXI_video_strm_V_user_V_0_payload_B[0]_i_1 
       (.I0(in_r_TUSER),
        .I1(AXI_video_strm_V_user_V_0_sel_wr),
        .I2(AXI_video_strm_V_user_V_0_ack_in),
        .I3(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_user_V_0_payload_B),
        .O(\AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_0_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    AXI_video_strm_V_user_V_0_sel_rd_i_1
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0 ),
        .I1(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_0_sel),
        .O(AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_0_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_0_sel_wr_i_1
       (.I0(AXI_video_strm_V_user_V_0_ack_in),
        .I1(in_r_TVALID),
        .I2(AXI_video_strm_V_user_V_0_sel_wr),
        .O(AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_0_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFD88)) 
    \AXI_video_strm_V_user_V_0_state[0]_i_1 
       (.I0(AXI_video_strm_V_user_V_0_ack_in),
        .I1(in_r_TVALID),
        .I2(\AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0 ),
        .I3(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \AXI_video_strm_V_user_V_0_state[1]_i_1 
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0 ),
        .I1(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I2(in_r_TVALID),
        .I3(AXI_video_strm_V_user_V_0_ack_in),
        .O(AXI_video_strm_V_user_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_state),
        .Q(AXI_video_strm_V_user_V_0_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(axi_data_V_1_i_reg_314[16]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_payload_B[16]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[16]),
        .O(\axi_data_V_1_i_reg_314_reg[23]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(axi_data_V_1_i_reg_314[8]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_payload_B[8]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[8]),
        .O(\axi_data_V_1_i_reg_314_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(axi_data_V_1_i_reg_314[0]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[0]),
        .O(\axi_data_V_1_i_reg_314_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(axi_data_V_1_i_reg_314[17]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_payload_B[17]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[17]),
        .O(\axi_data_V_1_i_reg_314_reg[23]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(axi_data_V_1_i_reg_314[9]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_payload_B[9]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[9]),
        .O(\axi_data_V_1_i_reg_314_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(axi_data_V_1_i_reg_314[1]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[1]),
        .O(\axi_data_V_1_i_reg_314_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(axi_data_V_1_i_reg_314[18]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_payload_B[18]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[18]),
        .O(\axi_data_V_1_i_reg_314_reg[23]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(axi_data_V_1_i_reg_314[10]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_payload_B[10]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[10]),
        .O(\axi_data_V_1_i_reg_314_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(axi_data_V_1_i_reg_314[2]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[2]),
        .O(\axi_data_V_1_i_reg_314_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(axi_data_V_1_i_reg_314[19]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_payload_B[19]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[19]),
        .O(\axi_data_V_1_i_reg_314_reg[23]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(axi_data_V_1_i_reg_314[11]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_payload_B[11]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[11]),
        .O(\axi_data_V_1_i_reg_314_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(axi_data_V_1_i_reg_314[3]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[3]),
        .O(\axi_data_V_1_i_reg_314_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(axi_data_V_1_i_reg_314[20]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_payload_B[20]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[20]),
        .O(\axi_data_V_1_i_reg_314_reg[23]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(axi_data_V_1_i_reg_314[12]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_payload_B[12]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[12]),
        .O(\axi_data_V_1_i_reg_314_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(axi_data_V_1_i_reg_314[4]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[4]),
        .O(\axi_data_V_1_i_reg_314_reg[7]_0 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(axi_data_V_1_i_reg_314[21]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_payload_B[21]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[21]),
        .O(\axi_data_V_1_i_reg_314_reg[23]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(axi_data_V_1_i_reg_314[13]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_payload_B[13]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[13]),
        .O(\axi_data_V_1_i_reg_314_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(axi_data_V_1_i_reg_314[5]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[5]),
        .O(\axi_data_V_1_i_reg_314_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(axi_data_V_1_i_reg_314[22]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_payload_B[22]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[22]),
        .O(\axi_data_V_1_i_reg_314_reg[23]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(axi_data_V_1_i_reg_314[14]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_payload_B[14]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[14]),
        .O(\axi_data_V_1_i_reg_314_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(axi_data_V_1_i_reg_314[6]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[6]),
        .O(\axi_data_V_1_i_reg_314_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'hA800000000000000)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(\SRL_SIG[0][7]_i_3_n_0 ),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(brmerge_i_reg_515),
        .I3(src_data_stream_1_V_full_n),
        .I4(src_data_stream_0_V_full_n),
        .I5(src_data_stream_2_V_full_n),
        .O(shiftReg_ce_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(axi_data_V_1_i_reg_314[23]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_payload_B[23]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[23]),
        .O(\axi_data_V_1_i_reg_314_reg[23]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][7]_i_1__4 
       (.I0(axi_data_V_1_i_reg_314[15]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_payload_B[15]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[15]),
        .O(\axi_data_V_1_i_reg_314_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(axi_data_V_1_i_reg_314[7]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[7]),
        .O(\axi_data_V_1_i_reg_314_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG[0][7]_i_3 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(\exitcond_i_reg_506_reg_n_0_[0] ),
        .O(\SRL_SIG[0][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[1][31]_i_1 
       (.I0(Q),
        .I1(\rows_V_reg_467_reg[0]_0 ),
        .I2(src_rows_V_c_empty_n),
        .I3(src_rows_V_c13_full_n),
        .I4(src_cols_V_c14_full_n),
        .I5(src_cols_V_c_empty_n),
        .O(shiftReg_ce));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond5_i_fu_404_p2),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(Q),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hAEAEAEEEEEEEAEEE)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(shiftReg_ce),
        .I1(ap_CS_fsm_state2),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I3(AXI_video_strm_V_user_V_0_payload_A),
        .I4(AXI_video_strm_V_user_V_0_sel),
        .I5(AXI_video_strm_V_user_V_0_payload_B),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h88800080)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_CS_fsm_state2),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_0_payload_A),
        .I3(AXI_video_strm_V_user_V_0_sel),
        .I4(AXI_video_strm_V_user_V_0_payload_B),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state10),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFFFFF4FF44444444)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(exitcond5_i_fu_404_p2),
        .I1(ap_CS_fsm_state4),
        .I2(\ap_CS_fsm[5]_i_2__0_n_0 ),
        .I3(ap_enable_reg_pp1_iter1_reg_n_0),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(\ap_CS_fsm[5]_i_2__0_n_0 ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(ap_enable_reg_pp1_iter0),
        .O(\ap_CS_fsm[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h5D55)) 
    \ap_CS_fsm[5]_i_2__0 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(\ap_CS_fsm[5]_i_3_n_0 ),
        .I2(\exitcond_i_reg_506_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp1_iter1_reg_n_0),
        .O(\ap_CS_fsm[5]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h7F7F7FFF)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(src_data_stream_2_V_full_n),
        .I1(src_data_stream_0_V_full_n),
        .I2(src_data_stream_1_V_full_n),
        .I3(brmerge_i_reg_515),
        .I4(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(\ap_CS_fsm[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFAAABAAFFAA)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(\eol_2_i_reg_350_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(ap_enable_reg_pp2_iter1_reg_n_0),
        .I5(ap_enable_reg_pp2_iter0),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h0000E000)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(\eol_2_i_reg_350_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(ap_enable_reg_pp2_iter1_reg_n_0),
        .I4(ap_enable_reg_pp2_iter0),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[5]_i_1__0_n_0 ),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp2_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hD0D0D0D000D00000)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(exitcond_i_fu_415_p2),
        .I1(\ap_CS_fsm[5]_i_2__0_n_0 ),
        .I2(ap_rst_n),
        .I3(exitcond5_i_fu_404_p2),
        .I4(ap_CS_fsm_state4),
        .I5(ap_enable_reg_pp1_iter0),
        .O(ap_enable_reg_pp1_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF000D0D0F0000000)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond5_i_fu_404_p2),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_block_pp1_stage0_11001),
        .I5(ap_enable_reg_pp1_iter1_reg_n_0),
        .O(ap_enable_reg_pp1_iter1_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ap_enable_reg_pp1_iter1_i_2
       (.I0(ap_enable_reg_pp1_iter1_reg_n_0),
        .I1(\exitcond_i_reg_506_reg_n_0_[0] ),
        .I2(\ap_CS_fsm[5]_i_3_n_0 ),
        .O(ap_block_pp1_stage0_11001));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000057777777)) 
    ap_enable_reg_pp2_iter0_i_1
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(\eol_2_i_reg_350_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp2_iter1_reg_n_0),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_last_V_0_data_out),
        .I5(ap_enable_reg_pp2_iter0_i_2_n_0),
        .O(ap_enable_reg_pp2_iter0_i_1_n_0));
  LUT3 #(
    .INIT(8'h1F)) 
    ap_enable_reg_pp2_iter0_i_2
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_CS_fsm_state7),
        .I2(ap_rst_n),
        .O(ap_enable_reg_pp2_iter0_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp2_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCCCC4CC00000400)) 
    ap_enable_reg_pp2_iter1_i_1
       (.I0(ap_CS_fsm_state7),
        .I1(ap_rst_n),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp2_iter1_reg_n_0),
        .I4(\eol_2_i_reg_350_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp2_iter0),
        .O(ap_enable_reg_pp2_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp2_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000F800F800F800)) 
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_i_1
       (.I0(exitcond5_i_fu_404_p2),
        .I1(ap_CS_fsm_state4),
        .I2(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I3(ap_rst_n),
        .I4(ap_start),
        .I5(ap_sync_ready),
        .O(\ap_CS_fsm_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_i_2
       (.I0(exitcond5_i_fu_404_p2),
        .I1(ap_CS_fsm_state4),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_259[0]_i_1 
       (.I0(tmp_data_V_reg_477[0]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_373[0]),
        .O(\axi_data_V1_i_reg_259[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_259[10]_i_1 
       (.I0(tmp_data_V_reg_477[10]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_373[10]),
        .O(\axi_data_V1_i_reg_259[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_259[11]_i_1 
       (.I0(tmp_data_V_reg_477[11]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_373[11]),
        .O(\axi_data_V1_i_reg_259[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_259[12]_i_1 
       (.I0(tmp_data_V_reg_477[12]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_373[12]),
        .O(\axi_data_V1_i_reg_259[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_259[13]_i_1 
       (.I0(tmp_data_V_reg_477[13]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_373[13]),
        .O(\axi_data_V1_i_reg_259[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_259[14]_i_1 
       (.I0(tmp_data_V_reg_477[14]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_373[14]),
        .O(\axi_data_V1_i_reg_259[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_259[15]_i_1 
       (.I0(tmp_data_V_reg_477[15]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_373[15]),
        .O(\axi_data_V1_i_reg_259[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_259[16]_i_1 
       (.I0(tmp_data_V_reg_477[16]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_373[16]),
        .O(\axi_data_V1_i_reg_259[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_259[17]_i_1 
       (.I0(tmp_data_V_reg_477[17]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_373[17]),
        .O(\axi_data_V1_i_reg_259[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_259[18]_i_1 
       (.I0(tmp_data_V_reg_477[18]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_373[18]),
        .O(\axi_data_V1_i_reg_259[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_259[19]_i_1 
       (.I0(tmp_data_V_reg_477[19]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_373[19]),
        .O(\axi_data_V1_i_reg_259[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_259[1]_i_1 
       (.I0(tmp_data_V_reg_477[1]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_373[1]),
        .O(\axi_data_V1_i_reg_259[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_259[20]_i_1 
       (.I0(tmp_data_V_reg_477[20]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_373[20]),
        .O(\axi_data_V1_i_reg_259[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_259[21]_i_1 
       (.I0(tmp_data_V_reg_477[21]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_373[21]),
        .O(\axi_data_V1_i_reg_259[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_259[22]_i_1 
       (.I0(tmp_data_V_reg_477[22]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_373[22]),
        .O(\axi_data_V1_i_reg_259[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_259[23]_i_1 
       (.I0(tmp_data_V_reg_477[23]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_373[23]),
        .O(\axi_data_V1_i_reg_259[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_259[2]_i_1 
       (.I0(tmp_data_V_reg_477[2]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_373[2]),
        .O(\axi_data_V1_i_reg_259[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_259[3]_i_1 
       (.I0(tmp_data_V_reg_477[3]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_373[3]),
        .O(\axi_data_V1_i_reg_259[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_259[4]_i_1 
       (.I0(tmp_data_V_reg_477[4]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_373[4]),
        .O(\axi_data_V1_i_reg_259[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_259[5]_i_1 
       (.I0(tmp_data_V_reg_477[5]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_373[5]),
        .O(\axi_data_V1_i_reg_259[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_259[6]_i_1 
       (.I0(tmp_data_V_reg_477[6]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_373[6]),
        .O(\axi_data_V1_i_reg_259[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_259[7]_i_1 
       (.I0(tmp_data_V_reg_477[7]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_373[7]),
        .O(\axi_data_V1_i_reg_259[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_259[8]_i_1 
       (.I0(tmp_data_V_reg_477[8]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_373[8]),
        .O(\axi_data_V1_i_reg_259[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_259[9]_i_1 
       (.I0(tmp_data_V_reg_477[9]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_373[9]),
        .O(\axi_data_V1_i_reg_259[9]_i_1_n_0 ));
  FDRE \axi_data_V1_i_reg_259_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[0]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[0]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[10]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[10]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[11]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[11]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[12]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[12]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[13]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[13]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[14]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[14]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[15]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[15]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[16]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[16]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[17]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[17]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[18]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[18]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[19]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[19]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[1]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[1]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[20]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[20]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[21]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[21]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[22]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[22]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[23]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[23]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[2]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[2]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[3]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[3]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[4]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[4]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[5]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[5]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[6]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[6]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[7]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[7]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[8]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[8]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[9]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_314[0]_i_1 
       (.I0(axi_data_V_1_i_reg_314[0]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_data_out[0]),
        .I3(shiftReg_ce_0),
        .I4(axi_data_V1_i_reg_259[0]),
        .O(\axi_data_V_1_i_reg_314[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_314[10]_i_1 
       (.I0(axi_data_V_1_i_reg_314[10]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_data_out[10]),
        .I3(shiftReg_ce_0),
        .I4(axi_data_V1_i_reg_259[10]),
        .O(\axi_data_V_1_i_reg_314[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_314[11]_i_1 
       (.I0(axi_data_V_1_i_reg_314[11]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_data_out[11]),
        .I3(shiftReg_ce_0),
        .I4(axi_data_V1_i_reg_259[11]),
        .O(\axi_data_V_1_i_reg_314[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_314[12]_i_1 
       (.I0(axi_data_V_1_i_reg_314[12]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_data_out[12]),
        .I3(shiftReg_ce_0),
        .I4(axi_data_V1_i_reg_259[12]),
        .O(\axi_data_V_1_i_reg_314[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_314[13]_i_1 
       (.I0(axi_data_V_1_i_reg_314[13]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_data_out[13]),
        .I3(shiftReg_ce_0),
        .I4(axi_data_V1_i_reg_259[13]),
        .O(\axi_data_V_1_i_reg_314[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_314[14]_i_1 
       (.I0(axi_data_V_1_i_reg_314[14]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_data_out[14]),
        .I3(shiftReg_ce_0),
        .I4(axi_data_V1_i_reg_259[14]),
        .O(\axi_data_V_1_i_reg_314[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_314[15]_i_1 
       (.I0(axi_data_V_1_i_reg_314[15]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_data_out[15]),
        .I3(shiftReg_ce_0),
        .I4(axi_data_V1_i_reg_259[15]),
        .O(\axi_data_V_1_i_reg_314[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_314[16]_i_1 
       (.I0(axi_data_V_1_i_reg_314[16]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_data_out[16]),
        .I3(shiftReg_ce_0),
        .I4(axi_data_V1_i_reg_259[16]),
        .O(\axi_data_V_1_i_reg_314[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_314[17]_i_1 
       (.I0(axi_data_V_1_i_reg_314[17]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_data_out[17]),
        .I3(shiftReg_ce_0),
        .I4(axi_data_V1_i_reg_259[17]),
        .O(\axi_data_V_1_i_reg_314[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_314[18]_i_1 
       (.I0(axi_data_V_1_i_reg_314[18]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_data_out[18]),
        .I3(shiftReg_ce_0),
        .I4(axi_data_V1_i_reg_259[18]),
        .O(\axi_data_V_1_i_reg_314[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_314[19]_i_1 
       (.I0(axi_data_V_1_i_reg_314[19]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_data_out[19]),
        .I3(shiftReg_ce_0),
        .I4(axi_data_V1_i_reg_259[19]),
        .O(\axi_data_V_1_i_reg_314[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_314[1]_i_1 
       (.I0(axi_data_V_1_i_reg_314[1]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_data_out[1]),
        .I3(shiftReg_ce_0),
        .I4(axi_data_V1_i_reg_259[1]),
        .O(\axi_data_V_1_i_reg_314[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_314[20]_i_1 
       (.I0(axi_data_V_1_i_reg_314[20]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_data_out[20]),
        .I3(shiftReg_ce_0),
        .I4(axi_data_V1_i_reg_259[20]),
        .O(\axi_data_V_1_i_reg_314[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_314[21]_i_1 
       (.I0(axi_data_V_1_i_reg_314[21]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_data_out[21]),
        .I3(shiftReg_ce_0),
        .I4(axi_data_V1_i_reg_259[21]),
        .O(\axi_data_V_1_i_reg_314[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_314[22]_i_1 
       (.I0(axi_data_V_1_i_reg_314[22]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_data_out[22]),
        .I3(shiftReg_ce_0),
        .I4(axi_data_V1_i_reg_259[22]),
        .O(\axi_data_V_1_i_reg_314[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_314[23]_i_1 
       (.I0(axi_data_V_1_i_reg_314[23]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_data_out[23]),
        .I3(shiftReg_ce_0),
        .I4(axi_data_V1_i_reg_259[23]),
        .O(\axi_data_V_1_i_reg_314[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_314[2]_i_1 
       (.I0(axi_data_V_1_i_reg_314[2]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_data_out[2]),
        .I3(shiftReg_ce_0),
        .I4(axi_data_V1_i_reg_259[2]),
        .O(\axi_data_V_1_i_reg_314[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_314[3]_i_1 
       (.I0(axi_data_V_1_i_reg_314[3]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_data_out[3]),
        .I3(shiftReg_ce_0),
        .I4(axi_data_V1_i_reg_259[3]),
        .O(\axi_data_V_1_i_reg_314[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_314[4]_i_1 
       (.I0(axi_data_V_1_i_reg_314[4]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_data_out[4]),
        .I3(shiftReg_ce_0),
        .I4(axi_data_V1_i_reg_259[4]),
        .O(\axi_data_V_1_i_reg_314[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_314[5]_i_1 
       (.I0(axi_data_V_1_i_reg_314[5]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_data_out[5]),
        .I3(shiftReg_ce_0),
        .I4(axi_data_V1_i_reg_259[5]),
        .O(\axi_data_V_1_i_reg_314[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_314[6]_i_1 
       (.I0(axi_data_V_1_i_reg_314[6]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_data_out[6]),
        .I3(shiftReg_ce_0),
        .I4(axi_data_V1_i_reg_259[6]),
        .O(\axi_data_V_1_i_reg_314[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_314[7]_i_1 
       (.I0(axi_data_V_1_i_reg_314[7]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_data_out[7]),
        .I3(shiftReg_ce_0),
        .I4(axi_data_V1_i_reg_259[7]),
        .O(\axi_data_V_1_i_reg_314[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_314[8]_i_1 
       (.I0(axi_data_V_1_i_reg_314[8]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_data_out[8]),
        .I3(shiftReg_ce_0),
        .I4(axi_data_V1_i_reg_259[8]),
        .O(\axi_data_V_1_i_reg_314[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_314[9]_i_1 
       (.I0(axi_data_V_1_i_reg_314[9]),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_data_V_0_data_out[9]),
        .I3(shiftReg_ce_0),
        .I4(axi_data_V1_i_reg_259[9]),
        .O(\axi_data_V_1_i_reg_314[9]_i_1_n_0 ));
  FDRE \axi_data_V_1_i_reg_314_reg[0] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[0]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[0]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[10] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[10]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[10]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[11] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[11]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[11]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[12] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[12]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[12]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[13] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[13]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[13]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[14] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[14]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[14]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[15] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[15]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[15]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[16] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[16]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[16]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[17] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[17]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[17]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[18] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[18]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[18]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[19] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[19]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[19]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[1] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[1]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[1]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[20] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[20]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[20]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[21] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[21]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[21]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[22] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[22]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[22]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[23] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[23]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[23]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[2] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[2]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[2]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[3] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[3]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[3]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[4] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[4]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[4]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[5] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[5]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[5]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[6] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[6]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[6]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[7] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[7]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[7]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[8] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[8]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[8]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[9] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[9]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_373[0]_i_1 
       (.I0(axi_data_V_1_i_reg_314[0]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[0]),
        .O(\axi_data_V_3_i_reg_373[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_373[10]_i_1 
       (.I0(axi_data_V_1_i_reg_314[10]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[10]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[10]),
        .O(\axi_data_V_3_i_reg_373[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_373[11]_i_1 
       (.I0(axi_data_V_1_i_reg_314[11]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[11]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[11]),
        .O(\axi_data_V_3_i_reg_373[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_373[12]_i_1 
       (.I0(axi_data_V_1_i_reg_314[12]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[12]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[12]),
        .O(\axi_data_V_3_i_reg_373[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_373[13]_i_1 
       (.I0(axi_data_V_1_i_reg_314[13]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[13]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[13]),
        .O(\axi_data_V_3_i_reg_373[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_373[14]_i_1 
       (.I0(axi_data_V_1_i_reg_314[14]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[14]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[14]),
        .O(\axi_data_V_3_i_reg_373[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_373[15]_i_1 
       (.I0(axi_data_V_1_i_reg_314[15]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[15]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[15]),
        .O(\axi_data_V_3_i_reg_373[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_373[16]_i_1 
       (.I0(axi_data_V_1_i_reg_314[16]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[16]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[16]),
        .O(\axi_data_V_3_i_reg_373[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_373[17]_i_1 
       (.I0(axi_data_V_1_i_reg_314[17]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[17]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[17]),
        .O(\axi_data_V_3_i_reg_373[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_373[18]_i_1 
       (.I0(axi_data_V_1_i_reg_314[18]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[18]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[18]),
        .O(\axi_data_V_3_i_reg_373[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_373[19]_i_1 
       (.I0(axi_data_V_1_i_reg_314[19]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[19]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[19]),
        .O(\axi_data_V_3_i_reg_373[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_373[1]_i_1 
       (.I0(axi_data_V_1_i_reg_314[1]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[1]),
        .O(\axi_data_V_3_i_reg_373[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_373[20]_i_1 
       (.I0(axi_data_V_1_i_reg_314[20]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[20]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[20]),
        .O(\axi_data_V_3_i_reg_373[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_373[21]_i_1 
       (.I0(axi_data_V_1_i_reg_314[21]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[21]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[21]),
        .O(\axi_data_V_3_i_reg_373[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_373[22]_i_1 
       (.I0(axi_data_V_1_i_reg_314[22]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[22]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[22]),
        .O(\axi_data_V_3_i_reg_373[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_373[23]_i_1 
       (.I0(axi_data_V_1_i_reg_314[23]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[23]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[23]),
        .O(\axi_data_V_3_i_reg_373[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_373[2]_i_1 
       (.I0(axi_data_V_1_i_reg_314[2]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[2]),
        .O(\axi_data_V_3_i_reg_373[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_373[3]_i_1 
       (.I0(axi_data_V_1_i_reg_314[3]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[3]),
        .O(\axi_data_V_3_i_reg_373[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_373[4]_i_1 
       (.I0(axi_data_V_1_i_reg_314[4]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[4]),
        .O(\axi_data_V_3_i_reg_373[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_373[5]_i_1 
       (.I0(axi_data_V_1_i_reg_314[5]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[5]),
        .O(\axi_data_V_3_i_reg_373[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_373[6]_i_1 
       (.I0(axi_data_V_1_i_reg_314[6]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[6]),
        .O(\axi_data_V_3_i_reg_373[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_373[7]_i_1 
       (.I0(axi_data_V_1_i_reg_314[7]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[7]),
        .O(\axi_data_V_3_i_reg_373[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_373[8]_i_1 
       (.I0(axi_data_V_1_i_reg_314[8]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[8]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[8]),
        .O(\axi_data_V_3_i_reg_373[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_373[9]_i_1 
       (.I0(axi_data_V_1_i_reg_314[9]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[9]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[9]),
        .O(\axi_data_V_3_i_reg_373[9]_i_1_n_0 ));
  FDRE \axi_data_V_3_i_reg_373_reg[0] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[0]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[0]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[10] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[10]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[10]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[11] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[11]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[11]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[12] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[12]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[12]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[13] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[13]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[13]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[14] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[14]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[14]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[15] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[15]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[15]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[16] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[16]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[16]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[17] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[17]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[17]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[18] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[18]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[18]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[19] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[19]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[19]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[1] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[1]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[1]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[20] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[20]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[20]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[21] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[21]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[21]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[22] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[22]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[22]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[23] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[23]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[23]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[2] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[2]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[2]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[3] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[3]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[3]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[4] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[4]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[4]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[5] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[5]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[5]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[6] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[6]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[6]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[7] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[7]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[7]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[8] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[8]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[8]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[9] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[9]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V1_i_reg_249[0]_i_1 
       (.I0(tmp_last_V_reg_485),
        .I1(ap_CS_fsm_state3),
        .I2(axi_last_V_3_i_reg_361),
        .O(\axi_last_V1_i_reg_249[0]_i_1_n_0 ));
  FDRE \axi_last_V1_i_reg_249_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_last_V1_i_reg_249[0]_i_1_n_0 ),
        .Q(axi_last_V1_i_reg_249),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_last_V_3_i_reg_361[0]_i_1 
       (.I0(\eol_reg_303_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\axi_last_V_3_i_reg_361[0]_i_1_n_0 ));
  FDRE \axi_last_V_3_i_reg_361_reg[0] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_last_V_3_i_reg_361[0]_i_1_n_0 ),
        .Q(axi_last_V_3_i_reg_361),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFACFFFFFFAC0000)) 
    \brmerge_i_reg_515[0]_i_1 
       (.I0(\brmerge_i_reg_515[0]_i_2_n_0 ),
        .I1(\eol_i_reg_291_reg_n_0_[0] ),
        .I2(\SRL_SIG[0][7]_i_3_n_0 ),
        .I3(sof_1_i_fu_178),
        .I4(\brmerge_i_reg_515[0]_i_3_n_0 ),
        .I5(brmerge_i_reg_515),
        .O(\brmerge_i_reg_515[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \brmerge_i_reg_515[0]_i_2 
       (.I0(\eol_reg_303_reg_n_0_[0] ),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\brmerge_i_reg_515[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \brmerge_i_reg_515[0]_i_3 
       (.I0(exitcond_i_fu_415_p2),
        .I1(\ap_CS_fsm[5]_i_2__0_n_0 ),
        .O(\brmerge_i_reg_515[0]_i_3_n_0 ));
  FDRE \brmerge_i_reg_515_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\brmerge_i_reg_515[0]_i_1_n_0 ),
        .Q(brmerge_i_reg_515),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_cols_V_c_dout[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_cols_V_c_dout[10]),
        .Q(D[10]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_cols_V_c_dout[11]),
        .Q(D[11]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_cols_V_c_dout[12]),
        .Q(D[12]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_cols_V_c_dout[13]),
        .Q(D[13]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_cols_V_c_dout[14]),
        .Q(D[14]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_cols_V_c_dout[15]),
        .Q(D[15]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_cols_V_c_dout[16]),
        .Q(D[16]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_cols_V_c_dout[17]),
        .Q(D[17]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_cols_V_c_dout[18]),
        .Q(D[18]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_cols_V_c_dout[19]),
        .Q(D[19]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_cols_V_c_dout[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_cols_V_c_dout[20]),
        .Q(D[20]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_cols_V_c_dout[21]),
        .Q(D[21]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_cols_V_c_dout[22]),
        .Q(D[22]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_cols_V_c_dout[23]),
        .Q(D[23]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_cols_V_c_dout[24]),
        .Q(D[24]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_cols_V_c_dout[25]),
        .Q(D[25]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_cols_V_c_dout[26]),
        .Q(D[26]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_cols_V_c_dout[27]),
        .Q(D[27]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_cols_V_c_dout[28]),
        .Q(D[28]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_cols_V_c_dout[29]),
        .Q(D[29]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_cols_V_c_dout[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_cols_V_c_dout[30]),
        .Q(D[30]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_cols_V_c_dout[31]),
        .Q(D[31]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_cols_V_c_dout[3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_cols_V_c_dout[4]),
        .Q(D[4]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_cols_V_c_dout[5]),
        .Q(D[5]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_cols_V_c_dout[6]),
        .Q(D[6]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_cols_V_c_dout[7]),
        .Q(D[7]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_cols_V_c_dout[8]),
        .Q(D[8]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_cols_V_c_dout[9]),
        .Q(D[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    \eol_2_i_reg_350[0]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_enable_reg_pp2_iter1_reg_n_0),
        .I2(\eol_2_i_reg_350_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(\eol_2_i_reg_350[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \eol_2_i_reg_350[0]_i_2 
       (.I0(\eol_i_reg_291_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\eol_2_i_reg_350[0]_i_2_n_0 ));
  FDRE \eol_2_i_reg_350_reg[0] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\eol_2_i_reg_350[0]_i_2_n_0 ),
        .Q(\eol_2_i_reg_350_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \eol_i_reg_291[0]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(AXI_video_strm_V_last_V_0_payload_A),
        .I2(AXI_video_strm_V_last_V_0_sel),
        .I3(AXI_video_strm_V_last_V_0_payload_B),
        .I4(brmerge_i_reg_515),
        .I5(\eol_reg_303_reg_n_0_[0] ),
        .O(eol_i_reg_291));
  FDRE \eol_i_reg_291_reg[0] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(eol_i_reg_291),
        .Q(\eol_i_reg_291_reg_n_0_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    \eol_reg_303[0]_i_1 
       (.I0(exitcond5_i_fu_404_p2),
        .I1(ap_CS_fsm_state4),
        .I2(shiftReg_ce_0),
        .O(eol_reg_303));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \eol_reg_303[0]_i_2 
       (.I0(\eol_reg_303_reg_n_0_[0] ),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_last_V_0_data_out),
        .I3(shiftReg_ce_0),
        .I4(axi_last_V1_i_reg_249),
        .O(\eol_reg_303[0]_i_2_n_0 ));
  FDRE \eol_reg_303_reg[0] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\eol_reg_303[0]_i_2_n_0 ),
        .Q(\eol_reg_303_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 \exitcond5_i_fu_404_p2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\exitcond5_i_fu_404_p2_inferred__0/i__carry_n_0 ,\exitcond5_i_fu_404_p2_inferred__0/i__carry_n_1 ,\exitcond5_i_fu_404_p2_inferred__0/i__carry_n_2 ,\exitcond5_i_fu_404_p2_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond5_i_fu_404_p2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}));
  CARRY4 \exitcond5_i_fu_404_p2_inferred__0/i__carry__0 
       (.CI(\exitcond5_i_fu_404_p2_inferred__0/i__carry_n_0 ),
        .CO({\exitcond5_i_fu_404_p2_inferred__0/i__carry__0_n_0 ,\exitcond5_i_fu_404_p2_inferred__0/i__carry__0_n_1 ,\exitcond5_i_fu_404_p2_inferred__0/i__carry__0_n_2 ,\exitcond5_i_fu_404_p2_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond5_i_fu_404_p2_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}));
  CARRY4 \exitcond5_i_fu_404_p2_inferred__0/i__carry__1 
       (.CI(\exitcond5_i_fu_404_p2_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW_exitcond5_i_fu_404_p2_inferred__0/i__carry__1_CO_UNCONNECTED [3],exitcond5_i_fu_404_p2,\exitcond5_i_fu_404_p2_inferred__0/i__carry__1_n_2 ,\exitcond5_i_fu_404_p2_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond5_i_fu_404_p2_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0}));
  CARRY4 exitcond_i_fu_415_p2_carry
       (.CI(1'b0),
        .CO({exitcond_i_fu_415_p2_carry_n_0,exitcond_i_fu_415_p2_carry_n_1,exitcond_i_fu_415_p2_carry_n_2,exitcond_i_fu_415_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_i_fu_415_p2_carry_O_UNCONNECTED[3:0]),
        .S({exitcond_i_fu_415_p2_carry_i_1_n_0,exitcond_i_fu_415_p2_carry_i_2_n_0,exitcond_i_fu_415_p2_carry_i_3_n_0,exitcond_i_fu_415_p2_carry_i_4_n_0}));
  CARRY4 exitcond_i_fu_415_p2_carry__0
       (.CI(exitcond_i_fu_415_p2_carry_n_0),
        .CO({exitcond_i_fu_415_p2_carry__0_n_0,exitcond_i_fu_415_p2_carry__0_n_1,exitcond_i_fu_415_p2_carry__0_n_2,exitcond_i_fu_415_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_i_fu_415_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({exitcond_i_fu_415_p2_carry__0_i_1_n_0,exitcond_i_fu_415_p2_carry__0_i_2_n_0,exitcond_i_fu_415_p2_carry__0_i_3_n_0,exitcond_i_fu_415_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_415_p2_carry__0_i_1
       (.I0(t_V_3_reg_280_reg[22]),
        .I1(D[22]),
        .I2(t_V_3_reg_280_reg[21]),
        .I3(D[21]),
        .I4(D[23]),
        .I5(t_V_3_reg_280_reg[23]),
        .O(exitcond_i_fu_415_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_415_p2_carry__0_i_2
       (.I0(t_V_3_reg_280_reg[19]),
        .I1(D[19]),
        .I2(t_V_3_reg_280_reg[18]),
        .I3(D[18]),
        .I4(D[20]),
        .I5(t_V_3_reg_280_reg[20]),
        .O(exitcond_i_fu_415_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_415_p2_carry__0_i_3
       (.I0(t_V_3_reg_280_reg[15]),
        .I1(D[15]),
        .I2(t_V_3_reg_280_reg[16]),
        .I3(D[16]),
        .I4(D[17]),
        .I5(t_V_3_reg_280_reg[17]),
        .O(exitcond_i_fu_415_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_415_p2_carry__0_i_4
       (.I0(t_V_3_reg_280_reg[12]),
        .I1(D[12]),
        .I2(t_V_3_reg_280_reg[13]),
        .I3(D[13]),
        .I4(D[14]),
        .I5(t_V_3_reg_280_reg[14]),
        .O(exitcond_i_fu_415_p2_carry__0_i_4_n_0));
  CARRY4 exitcond_i_fu_415_p2_carry__1
       (.CI(exitcond_i_fu_415_p2_carry__0_n_0),
        .CO({NLW_exitcond_i_fu_415_p2_carry__1_CO_UNCONNECTED[3],exitcond_i_fu_415_p2,exitcond_i_fu_415_p2_carry__1_n_2,exitcond_i_fu_415_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_i_fu_415_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,exitcond_i_fu_415_p2_carry__1_i_1_n_0,exitcond_i_fu_415_p2_carry__1_i_2_n_0,exitcond_i_fu_415_p2_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    exitcond_i_fu_415_p2_carry__1_i_1
       (.I0(D[31]),
        .I1(t_V_3_reg_280_reg[31]),
        .I2(D[30]),
        .I3(t_V_3_reg_280_reg[30]),
        .O(exitcond_i_fu_415_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_415_p2_carry__1_i_2
       (.I0(t_V_3_reg_280_reg[27]),
        .I1(D[27]),
        .I2(t_V_3_reg_280_reg[28]),
        .I3(D[28]),
        .I4(D[29]),
        .I5(t_V_3_reg_280_reg[29]),
        .O(exitcond_i_fu_415_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_415_p2_carry__1_i_3
       (.I0(t_V_3_reg_280_reg[24]),
        .I1(D[24]),
        .I2(t_V_3_reg_280_reg[25]),
        .I3(D[25]),
        .I4(D[26]),
        .I5(t_V_3_reg_280_reg[26]),
        .O(exitcond_i_fu_415_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_415_p2_carry_i_1
       (.I0(t_V_3_reg_280_reg[9]),
        .I1(D[9]),
        .I2(t_V_3_reg_280_reg[10]),
        .I3(D[10]),
        .I4(D[11]),
        .I5(t_V_3_reg_280_reg[11]),
        .O(exitcond_i_fu_415_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_415_p2_carry_i_2
       (.I0(t_V_3_reg_280_reg[6]),
        .I1(D[6]),
        .I2(t_V_3_reg_280_reg[7]),
        .I3(D[7]),
        .I4(D[8]),
        .I5(t_V_3_reg_280_reg[8]),
        .O(exitcond_i_fu_415_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_415_p2_carry_i_3
       (.I0(t_V_3_reg_280_reg[3]),
        .I1(D[3]),
        .I2(t_V_3_reg_280_reg[4]),
        .I3(D[4]),
        .I4(D[5]),
        .I5(t_V_3_reg_280_reg[5]),
        .O(exitcond_i_fu_415_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_415_p2_carry_i_4
       (.I0(t_V_3_reg_280_reg[0]),
        .I1(D[0]),
        .I2(t_V_3_reg_280_reg[1]),
        .I3(D[1]),
        .I4(D[2]),
        .I5(t_V_3_reg_280_reg[2]),
        .O(exitcond_i_fu_415_p2_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond_i_reg_506[0]_i_1 
       (.I0(\exitcond_i_reg_506_reg_n_0_[0] ),
        .I1(\ap_CS_fsm[5]_i_2__0_n_0 ),
        .I2(exitcond_i_fu_415_p2),
        .O(\exitcond_i_reg_506[0]_i_1_n_0 ));
  FDRE \exitcond_i_reg_506_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_506[0]_i_1_n_0 ),
        .Q(\exitcond_i_reg_506_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 i_V_fu_409_p2_carry
       (.CI(1'b0),
        .CO({i_V_fu_409_p2_carry_n_0,i_V_fu_409_p2_carry_n_1,i_V_fu_409_p2_carry_n_2,i_V_fu_409_p2_carry_n_3}),
        .CYINIT(t_V_reg_269[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_409_p2[4:1]),
        .S(t_V_reg_269[4:1]));
  CARRY4 i_V_fu_409_p2_carry__0
       (.CI(i_V_fu_409_p2_carry_n_0),
        .CO({i_V_fu_409_p2_carry__0_n_0,i_V_fu_409_p2_carry__0_n_1,i_V_fu_409_p2_carry__0_n_2,i_V_fu_409_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_409_p2[8:5]),
        .S(t_V_reg_269[8:5]));
  CARRY4 i_V_fu_409_p2_carry__1
       (.CI(i_V_fu_409_p2_carry__0_n_0),
        .CO({i_V_fu_409_p2_carry__1_n_0,i_V_fu_409_p2_carry__1_n_1,i_V_fu_409_p2_carry__1_n_2,i_V_fu_409_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_409_p2[12:9]),
        .S(t_V_reg_269[12:9]));
  CARRY4 i_V_fu_409_p2_carry__2
       (.CI(i_V_fu_409_p2_carry__1_n_0),
        .CO({i_V_fu_409_p2_carry__2_n_0,i_V_fu_409_p2_carry__2_n_1,i_V_fu_409_p2_carry__2_n_2,i_V_fu_409_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_409_p2[16:13]),
        .S(t_V_reg_269[16:13]));
  CARRY4 i_V_fu_409_p2_carry__3
       (.CI(i_V_fu_409_p2_carry__2_n_0),
        .CO({i_V_fu_409_p2_carry__3_n_0,i_V_fu_409_p2_carry__3_n_1,i_V_fu_409_p2_carry__3_n_2,i_V_fu_409_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_409_p2[20:17]),
        .S(t_V_reg_269[20:17]));
  CARRY4 i_V_fu_409_p2_carry__4
       (.CI(i_V_fu_409_p2_carry__3_n_0),
        .CO({i_V_fu_409_p2_carry__4_n_0,i_V_fu_409_p2_carry__4_n_1,i_V_fu_409_p2_carry__4_n_2,i_V_fu_409_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_409_p2[24:21]),
        .S(t_V_reg_269[24:21]));
  CARRY4 i_V_fu_409_p2_carry__5
       (.CI(i_V_fu_409_p2_carry__4_n_0),
        .CO({i_V_fu_409_p2_carry__5_n_0,i_V_fu_409_p2_carry__5_n_1,i_V_fu_409_p2_carry__5_n_2,i_V_fu_409_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_409_p2[28:25]),
        .S(t_V_reg_269[28:25]));
  CARRY4 i_V_fu_409_p2_carry__6
       (.CI(i_V_fu_409_p2_carry__5_n_0),
        .CO({NLW_i_V_fu_409_p2_carry__6_CO_UNCONNECTED[3:2],i_V_fu_409_p2_carry__6_n_2,i_V_fu_409_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i_V_fu_409_p2_carry__6_O_UNCONNECTED[3],i_V_fu_409_p2[31:29]}),
        .S({1'b0,t_V_reg_269[31:29]}));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_501[0]_i_1 
       (.I0(t_V_reg_269[0]),
        .O(i_V_fu_409_p2[0]));
  FDRE \i_V_reg_501_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[0]),
        .Q(i_V_reg_501[0]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[10]),
        .Q(i_V_reg_501[10]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[11]),
        .Q(i_V_reg_501[11]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[12]),
        .Q(i_V_reg_501[12]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[13]),
        .Q(i_V_reg_501[13]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[14]),
        .Q(i_V_reg_501[14]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[15]),
        .Q(i_V_reg_501[15]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[16]),
        .Q(i_V_reg_501[16]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[17]),
        .Q(i_V_reg_501[17]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[18]),
        .Q(i_V_reg_501[18]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[19]),
        .Q(i_V_reg_501[19]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[1]),
        .Q(i_V_reg_501[1]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[20]),
        .Q(i_V_reg_501[20]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[21]),
        .Q(i_V_reg_501[21]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[22]),
        .Q(i_V_reg_501[22]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[23]),
        .Q(i_V_reg_501[23]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[24]),
        .Q(i_V_reg_501[24]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[25]),
        .Q(i_V_reg_501[25]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[26]),
        .Q(i_V_reg_501[26]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[27]),
        .Q(i_V_reg_501[27]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[28]),
        .Q(i_V_reg_501[28]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[29]),
        .Q(i_V_reg_501[29]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[2]),
        .Q(i_V_reg_501[2]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[30]),
        .Q(i_V_reg_501[30]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[31]),
        .Q(i_V_reg_501[31]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[3]),
        .Q(i_V_reg_501[3]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[4]),
        .Q(i_V_reg_501[4]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[5]),
        .Q(i_V_reg_501[5]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[6]),
        .Q(i_V_reg_501[6]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[7]),
        .Q(i_V_reg_501[7]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[8]),
        .Q(i_V_reg_501[8]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[9]),
        .Q(i_V_reg_501[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_1
       (.I0(t_V_reg_269[21]),
        .I1(\rows_V_reg_467_reg[31]_0 [21]),
        .I2(t_V_reg_269[22]),
        .I3(\rows_V_reg_467_reg[31]_0 [22]),
        .I4(\rows_V_reg_467_reg[31]_0 [23]),
        .I5(t_V_reg_269[23]),
        .O(i__carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2
       (.I0(t_V_reg_269[19]),
        .I1(\rows_V_reg_467_reg[31]_0 [19]),
        .I2(t_V_reg_269[18]),
        .I3(\rows_V_reg_467_reg[31]_0 [18]),
        .I4(\rows_V_reg_467_reg[31]_0 [20]),
        .I5(t_V_reg_269[20]),
        .O(i__carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_3
       (.I0(t_V_reg_269[15]),
        .I1(\rows_V_reg_467_reg[31]_0 [15]),
        .I2(t_V_reg_269[16]),
        .I3(\rows_V_reg_467_reg[31]_0 [16]),
        .I4(\rows_V_reg_467_reg[31]_0 [17]),
        .I5(t_V_reg_269[17]),
        .O(i__carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_4
       (.I0(t_V_reg_269[12]),
        .I1(\rows_V_reg_467_reg[31]_0 [12]),
        .I2(t_V_reg_269[13]),
        .I3(\rows_V_reg_467_reg[31]_0 [13]),
        .I4(\rows_V_reg_467_reg[31]_0 [14]),
        .I5(t_V_reg_269[14]),
        .O(i__carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_1
       (.I0(\rows_V_reg_467_reg[31]_0 [31]),
        .I1(t_V_reg_269[31]),
        .I2(\rows_V_reg_467_reg[31]_0 [30]),
        .I3(t_V_reg_269[30]),
        .O(i__carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__1_i_2
       (.I0(t_V_reg_269[27]),
        .I1(\rows_V_reg_467_reg[31]_0 [27]),
        .I2(t_V_reg_269[28]),
        .I3(\rows_V_reg_467_reg[31]_0 [28]),
        .I4(\rows_V_reg_467_reg[31]_0 [29]),
        .I5(t_V_reg_269[29]),
        .O(i__carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__1_i_3
       (.I0(t_V_reg_269[24]),
        .I1(\rows_V_reg_467_reg[31]_0 [24]),
        .I2(t_V_reg_269[25]),
        .I3(\rows_V_reg_467_reg[31]_0 [25]),
        .I4(\rows_V_reg_467_reg[31]_0 [26]),
        .I5(t_V_reg_269[26]),
        .O(i__carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1
       (.I0(t_V_reg_269[9]),
        .I1(\rows_V_reg_467_reg[31]_0 [9]),
        .I2(t_V_reg_269[10]),
        .I3(\rows_V_reg_467_reg[31]_0 [10]),
        .I4(\rows_V_reg_467_reg[31]_0 [11]),
        .I5(t_V_reg_269[11]),
        .O(i__carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(t_V_reg_269[6]),
        .I1(\rows_V_reg_467_reg[31]_0 [6]),
        .I2(t_V_reg_269[7]),
        .I3(\rows_V_reg_467_reg[31]_0 [7]),
        .I4(\rows_V_reg_467_reg[31]_0 [8]),
        .I5(t_V_reg_269[8]),
        .O(i__carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(t_V_reg_269[4]),
        .I1(\rows_V_reg_467_reg[31]_0 [4]),
        .I2(t_V_reg_269[3]),
        .I3(\rows_V_reg_467_reg[31]_0 [3]),
        .I4(\rows_V_reg_467_reg[31]_0 [5]),
        .I5(t_V_reg_269[5]),
        .O(i__carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4
       (.I0(t_V_reg_269[1]),
        .I1(\rows_V_reg_467_reg[31]_0 [1]),
        .I2(t_V_reg_269[0]),
        .I3(\rows_V_reg_467_reg[31]_0 [0]),
        .I4(\rows_V_reg_467_reg[31]_0 [2]),
        .I5(t_V_reg_269[2]),
        .O(i__carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hF8F8F800)) 
    int_ap_ready_i_1
       (.I0(exitcond5_i_fu_404_p2),
        .I1(ap_CS_fsm_state4),
        .I2(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I3(shiftReg_ce_1),
        .I4(int_ap_ready_reg),
        .O(ap_sync_ready));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mOutPtr[1]_i_1__10 
       (.I0(shiftReg_ce),
        .I1(src_rows_V_c13_empty_n),
        .I2(GaussianBlur_U0_ap_start),
        .I3(src_cols_V_c14_empty_n),
        .I4(\mOutPtr_reg[0] ),
        .O(E));
  FDRE \rows_V_reg_467_reg[0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_rows_V_c_dout[0]),
        .Q(\rows_V_reg_467_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_rows_V_c_dout[10]),
        .Q(\rows_V_reg_467_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_rows_V_c_dout[11]),
        .Q(\rows_V_reg_467_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_rows_V_c_dout[12]),
        .Q(\rows_V_reg_467_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_rows_V_c_dout[13]),
        .Q(\rows_V_reg_467_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_rows_V_c_dout[14]),
        .Q(\rows_V_reg_467_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_rows_V_c_dout[15]),
        .Q(\rows_V_reg_467_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_rows_V_c_dout[16]),
        .Q(\rows_V_reg_467_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_rows_V_c_dout[17]),
        .Q(\rows_V_reg_467_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_rows_V_c_dout[18]),
        .Q(\rows_V_reg_467_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_rows_V_c_dout[19]),
        .Q(\rows_V_reg_467_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_rows_V_c_dout[1]),
        .Q(\rows_V_reg_467_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_rows_V_c_dout[20]),
        .Q(\rows_V_reg_467_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_rows_V_c_dout[21]),
        .Q(\rows_V_reg_467_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_rows_V_c_dout[22]),
        .Q(\rows_V_reg_467_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_rows_V_c_dout[23]),
        .Q(\rows_V_reg_467_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_rows_V_c_dout[24]),
        .Q(\rows_V_reg_467_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_rows_V_c_dout[25]),
        .Q(\rows_V_reg_467_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_rows_V_c_dout[26]),
        .Q(\rows_V_reg_467_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_rows_V_c_dout[27]),
        .Q(\rows_V_reg_467_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_rows_V_c_dout[28]),
        .Q(\rows_V_reg_467_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_rows_V_c_dout[29]),
        .Q(\rows_V_reg_467_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_rows_V_c_dout[2]),
        .Q(\rows_V_reg_467_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_rows_V_c_dout[30]),
        .Q(\rows_V_reg_467_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_rows_V_c_dout[31]),
        .Q(\rows_V_reg_467_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_rows_V_c_dout[3]),
        .Q(\rows_V_reg_467_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_rows_V_c_dout[4]),
        .Q(\rows_V_reg_467_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_rows_V_c_dout[5]),
        .Q(\rows_V_reg_467_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_rows_V_c_dout[6]),
        .Q(\rows_V_reg_467_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_rows_V_c_dout[7]),
        .Q(\rows_V_reg_467_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_rows_V_c_dout[8]),
        .Q(\rows_V_reg_467_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(src_rows_V_c_dout[9]),
        .Q(\rows_V_reg_467_reg[31]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFDFDFD00)) 
    \sof_1_i_fu_178[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\ap_CS_fsm[5]_i_2__0_n_0 ),
        .I2(exitcond_i_fu_415_p2),
        .I3(ap_CS_fsm_state3),
        .I4(sof_1_i_fu_178),
        .O(\sof_1_i_fu_178[0]_i_1_n_0 ));
  FDRE \sof_1_i_fu_178_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_1_i_fu_178[0]_i_1_n_0 ),
        .Q(sof_1_i_fu_178),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777070077770000)) 
    start_once_reg_i_1
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond5_i_fu_404_p2),
        .I2(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I3(ap_start),
        .I4(start_once_reg),
        .I5(start_for_GaussianBlur_U0_full_n),
        .O(start_once_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00FD0000)) 
    \t_V_3_reg_280[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\ap_CS_fsm[5]_i_2__0_n_0 ),
        .I2(exitcond_i_fu_415_p2),
        .I3(exitcond5_i_fu_404_p2),
        .I4(ap_CS_fsm_state4),
        .O(t_V_3_reg_280));
  LUT3 #(
    .INIT(8'h02)) 
    \t_V_3_reg_280[0]_i_2 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\ap_CS_fsm[5]_i_2__0_n_0 ),
        .I2(exitcond_i_fu_415_p2),
        .O(sof_1_i_fu_1780));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_3_reg_280[0]_i_4 
       (.I0(t_V_3_reg_280_reg[0]),
        .O(\t_V_3_reg_280[0]_i_4_n_0 ));
  FDRE \t_V_3_reg_280_reg[0] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[0]_i_3_n_7 ),
        .Q(t_V_3_reg_280_reg[0]),
        .R(t_V_3_reg_280));
  CARRY4 \t_V_3_reg_280_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_3_reg_280_reg[0]_i_3_n_0 ,\t_V_3_reg_280_reg[0]_i_3_n_1 ,\t_V_3_reg_280_reg[0]_i_3_n_2 ,\t_V_3_reg_280_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_3_reg_280_reg[0]_i_3_n_4 ,\t_V_3_reg_280_reg[0]_i_3_n_5 ,\t_V_3_reg_280_reg[0]_i_3_n_6 ,\t_V_3_reg_280_reg[0]_i_3_n_7 }),
        .S({t_V_3_reg_280_reg[3:1],\t_V_3_reg_280[0]_i_4_n_0 }));
  FDRE \t_V_3_reg_280_reg[10] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[8]_i_1_n_5 ),
        .Q(t_V_3_reg_280_reg[10]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[11] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[8]_i_1_n_4 ),
        .Q(t_V_3_reg_280_reg[11]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[12] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[12]_i_1_n_7 ),
        .Q(t_V_3_reg_280_reg[12]),
        .R(t_V_3_reg_280));
  CARRY4 \t_V_3_reg_280_reg[12]_i_1 
       (.CI(\t_V_3_reg_280_reg[8]_i_1_n_0 ),
        .CO({\t_V_3_reg_280_reg[12]_i_1_n_0 ,\t_V_3_reg_280_reg[12]_i_1_n_1 ,\t_V_3_reg_280_reg[12]_i_1_n_2 ,\t_V_3_reg_280_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_280_reg[12]_i_1_n_4 ,\t_V_3_reg_280_reg[12]_i_1_n_5 ,\t_V_3_reg_280_reg[12]_i_1_n_6 ,\t_V_3_reg_280_reg[12]_i_1_n_7 }),
        .S(t_V_3_reg_280_reg[15:12]));
  FDRE \t_V_3_reg_280_reg[13] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[12]_i_1_n_6 ),
        .Q(t_V_3_reg_280_reg[13]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[14] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[12]_i_1_n_5 ),
        .Q(t_V_3_reg_280_reg[14]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[15] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[12]_i_1_n_4 ),
        .Q(t_V_3_reg_280_reg[15]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[16] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[16]_i_1_n_7 ),
        .Q(t_V_3_reg_280_reg[16]),
        .R(t_V_3_reg_280));
  CARRY4 \t_V_3_reg_280_reg[16]_i_1 
       (.CI(\t_V_3_reg_280_reg[12]_i_1_n_0 ),
        .CO({\t_V_3_reg_280_reg[16]_i_1_n_0 ,\t_V_3_reg_280_reg[16]_i_1_n_1 ,\t_V_3_reg_280_reg[16]_i_1_n_2 ,\t_V_3_reg_280_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_280_reg[16]_i_1_n_4 ,\t_V_3_reg_280_reg[16]_i_1_n_5 ,\t_V_3_reg_280_reg[16]_i_1_n_6 ,\t_V_3_reg_280_reg[16]_i_1_n_7 }),
        .S(t_V_3_reg_280_reg[19:16]));
  FDRE \t_V_3_reg_280_reg[17] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[16]_i_1_n_6 ),
        .Q(t_V_3_reg_280_reg[17]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[18] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[16]_i_1_n_5 ),
        .Q(t_V_3_reg_280_reg[18]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[19] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[16]_i_1_n_4 ),
        .Q(t_V_3_reg_280_reg[19]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[1] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[0]_i_3_n_6 ),
        .Q(t_V_3_reg_280_reg[1]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[20] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[20]_i_1_n_7 ),
        .Q(t_V_3_reg_280_reg[20]),
        .R(t_V_3_reg_280));
  CARRY4 \t_V_3_reg_280_reg[20]_i_1 
       (.CI(\t_V_3_reg_280_reg[16]_i_1_n_0 ),
        .CO({\t_V_3_reg_280_reg[20]_i_1_n_0 ,\t_V_3_reg_280_reg[20]_i_1_n_1 ,\t_V_3_reg_280_reg[20]_i_1_n_2 ,\t_V_3_reg_280_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_280_reg[20]_i_1_n_4 ,\t_V_3_reg_280_reg[20]_i_1_n_5 ,\t_V_3_reg_280_reg[20]_i_1_n_6 ,\t_V_3_reg_280_reg[20]_i_1_n_7 }),
        .S(t_V_3_reg_280_reg[23:20]));
  FDRE \t_V_3_reg_280_reg[21] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[20]_i_1_n_6 ),
        .Q(t_V_3_reg_280_reg[21]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[22] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[20]_i_1_n_5 ),
        .Q(t_V_3_reg_280_reg[22]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[23] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[20]_i_1_n_4 ),
        .Q(t_V_3_reg_280_reg[23]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[24] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[24]_i_1_n_7 ),
        .Q(t_V_3_reg_280_reg[24]),
        .R(t_V_3_reg_280));
  CARRY4 \t_V_3_reg_280_reg[24]_i_1 
       (.CI(\t_V_3_reg_280_reg[20]_i_1_n_0 ),
        .CO({\t_V_3_reg_280_reg[24]_i_1_n_0 ,\t_V_3_reg_280_reg[24]_i_1_n_1 ,\t_V_3_reg_280_reg[24]_i_1_n_2 ,\t_V_3_reg_280_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_280_reg[24]_i_1_n_4 ,\t_V_3_reg_280_reg[24]_i_1_n_5 ,\t_V_3_reg_280_reg[24]_i_1_n_6 ,\t_V_3_reg_280_reg[24]_i_1_n_7 }),
        .S(t_V_3_reg_280_reg[27:24]));
  FDRE \t_V_3_reg_280_reg[25] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[24]_i_1_n_6 ),
        .Q(t_V_3_reg_280_reg[25]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[26] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[24]_i_1_n_5 ),
        .Q(t_V_3_reg_280_reg[26]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[27] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[24]_i_1_n_4 ),
        .Q(t_V_3_reg_280_reg[27]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[28] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[28]_i_1_n_7 ),
        .Q(t_V_3_reg_280_reg[28]),
        .R(t_V_3_reg_280));
  CARRY4 \t_V_3_reg_280_reg[28]_i_1 
       (.CI(\t_V_3_reg_280_reg[24]_i_1_n_0 ),
        .CO({\NLW_t_V_3_reg_280_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_3_reg_280_reg[28]_i_1_n_1 ,\t_V_3_reg_280_reg[28]_i_1_n_2 ,\t_V_3_reg_280_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_280_reg[28]_i_1_n_4 ,\t_V_3_reg_280_reg[28]_i_1_n_5 ,\t_V_3_reg_280_reg[28]_i_1_n_6 ,\t_V_3_reg_280_reg[28]_i_1_n_7 }),
        .S(t_V_3_reg_280_reg[31:28]));
  FDRE \t_V_3_reg_280_reg[29] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[28]_i_1_n_6 ),
        .Q(t_V_3_reg_280_reg[29]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[2] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[0]_i_3_n_5 ),
        .Q(t_V_3_reg_280_reg[2]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[30] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[28]_i_1_n_5 ),
        .Q(t_V_3_reg_280_reg[30]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[31] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[28]_i_1_n_4 ),
        .Q(t_V_3_reg_280_reg[31]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[3] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[0]_i_3_n_4 ),
        .Q(t_V_3_reg_280_reg[3]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[4] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[4]_i_1_n_7 ),
        .Q(t_V_3_reg_280_reg[4]),
        .R(t_V_3_reg_280));
  CARRY4 \t_V_3_reg_280_reg[4]_i_1 
       (.CI(\t_V_3_reg_280_reg[0]_i_3_n_0 ),
        .CO({\t_V_3_reg_280_reg[4]_i_1_n_0 ,\t_V_3_reg_280_reg[4]_i_1_n_1 ,\t_V_3_reg_280_reg[4]_i_1_n_2 ,\t_V_3_reg_280_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_280_reg[4]_i_1_n_4 ,\t_V_3_reg_280_reg[4]_i_1_n_5 ,\t_V_3_reg_280_reg[4]_i_1_n_6 ,\t_V_3_reg_280_reg[4]_i_1_n_7 }),
        .S(t_V_3_reg_280_reg[7:4]));
  FDRE \t_V_3_reg_280_reg[5] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[4]_i_1_n_6 ),
        .Q(t_V_3_reg_280_reg[5]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[6] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[4]_i_1_n_5 ),
        .Q(t_V_3_reg_280_reg[6]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[7] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[4]_i_1_n_4 ),
        .Q(t_V_3_reg_280_reg[7]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[8] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[8]_i_1_n_7 ),
        .Q(t_V_3_reg_280_reg[8]),
        .R(t_V_3_reg_280));
  CARRY4 \t_V_3_reg_280_reg[8]_i_1 
       (.CI(\t_V_3_reg_280_reg[4]_i_1_n_0 ),
        .CO({\t_V_3_reg_280_reg[8]_i_1_n_0 ,\t_V_3_reg_280_reg[8]_i_1_n_1 ,\t_V_3_reg_280_reg[8]_i_1_n_2 ,\t_V_3_reg_280_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_280_reg[8]_i_1_n_4 ,\t_V_3_reg_280_reg[8]_i_1_n_5 ,\t_V_3_reg_280_reg[8]_i_1_n_6 ,\t_V_3_reg_280_reg[8]_i_1_n_7 }),
        .S(t_V_3_reg_280_reg[11:8]));
  FDRE \t_V_3_reg_280_reg[9] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[8]_i_1_n_6 ),
        .Q(t_V_3_reg_280_reg[9]),
        .R(t_V_3_reg_280));
  FDRE \t_V_reg_269_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[0]),
        .Q(t_V_reg_269[0]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[10]),
        .Q(t_V_reg_269[10]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[11]),
        .Q(t_V_reg_269[11]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[12]),
        .Q(t_V_reg_269[12]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[13]),
        .Q(t_V_reg_269[13]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[14]),
        .Q(t_V_reg_269[14]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[15]),
        .Q(t_V_reg_269[15]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[16]),
        .Q(t_V_reg_269[16]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[17]),
        .Q(t_V_reg_269[17]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[18]),
        .Q(t_V_reg_269[18]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[19]),
        .Q(t_V_reg_269[19]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[1]),
        .Q(t_V_reg_269[1]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[20]),
        .Q(t_V_reg_269[20]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[21]),
        .Q(t_V_reg_269[21]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[22]),
        .Q(t_V_reg_269[22]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[23]),
        .Q(t_V_reg_269[23]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[24]),
        .Q(t_V_reg_269[24]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[25]),
        .Q(t_V_reg_269[25]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[26]),
        .Q(t_V_reg_269[26]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[27]),
        .Q(t_V_reg_269[27]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[28]),
        .Q(t_V_reg_269[28]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[29]),
        .Q(t_V_reg_269[29]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[2]),
        .Q(t_V_reg_269[2]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[30]),
        .Q(t_V_reg_269[30]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[31]),
        .Q(t_V_reg_269[31]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[3]),
        .Q(t_V_reg_269[3]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[4]),
        .Q(t_V_reg_269[4]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[5]),
        .Q(t_V_reg_269[5]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[6]),
        .Q(t_V_reg_269[6]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[7]),
        .Q(t_V_reg_269[7]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[8]),
        .Q(t_V_reg_269[8]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[9]),
        .Q(t_V_reg_269[9]),
        .R(ap_CS_fsm_state3));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_477[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[0]),
        .O(AXI_video_strm_V_data_V_0_data_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_477[10]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[10]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[10]),
        .O(AXI_video_strm_V_data_V_0_data_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_477[11]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[11]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[11]),
        .O(AXI_video_strm_V_data_V_0_data_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_477[12]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[12]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[12]),
        .O(AXI_video_strm_V_data_V_0_data_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_477[13]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[13]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[13]),
        .O(AXI_video_strm_V_data_V_0_data_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_477[14]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[14]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[14]),
        .O(AXI_video_strm_V_data_V_0_data_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_477[15]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[15]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[15]),
        .O(AXI_video_strm_V_data_V_0_data_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_477[16]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[16]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[16]),
        .O(AXI_video_strm_V_data_V_0_data_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_477[17]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[17]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[17]),
        .O(AXI_video_strm_V_data_V_0_data_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_477[18]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[18]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[18]),
        .O(AXI_video_strm_V_data_V_0_data_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_477[19]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[19]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[19]),
        .O(AXI_video_strm_V_data_V_0_data_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_477[1]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[1]),
        .O(AXI_video_strm_V_data_V_0_data_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_477[20]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[20]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[20]),
        .O(AXI_video_strm_V_data_V_0_data_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_477[21]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[21]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[21]),
        .O(AXI_video_strm_V_data_V_0_data_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_477[22]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[22]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[22]),
        .O(AXI_video_strm_V_data_V_0_data_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_477[23]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[23]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[23]),
        .O(AXI_video_strm_V_data_V_0_data_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_477[2]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[2]),
        .O(AXI_video_strm_V_data_V_0_data_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_477[3]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[3]),
        .O(AXI_video_strm_V_data_V_0_data_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_477[4]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[4]),
        .O(AXI_video_strm_V_data_V_0_data_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_477[5]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[5]),
        .O(AXI_video_strm_V_data_V_0_data_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_477[6]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[6]),
        .O(AXI_video_strm_V_data_V_0_data_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_477[7]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[7]),
        .O(AXI_video_strm_V_data_V_0_data_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_477[8]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[8]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[8]),
        .O(AXI_video_strm_V_data_V_0_data_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_477[9]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[9]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[9]),
        .O(AXI_video_strm_V_data_V_0_data_out[9]));
  FDRE \tmp_data_V_reg_477_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[0]),
        .Q(tmp_data_V_reg_477[0]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[10] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[10]),
        .Q(tmp_data_V_reg_477[10]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[11] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[11]),
        .Q(tmp_data_V_reg_477[11]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[12] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[12]),
        .Q(tmp_data_V_reg_477[12]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[13] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[13]),
        .Q(tmp_data_V_reg_477[13]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[14] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[14]),
        .Q(tmp_data_V_reg_477[14]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[15] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[15]),
        .Q(tmp_data_V_reg_477[15]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[16] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[16]),
        .Q(tmp_data_V_reg_477[16]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[17] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[17]),
        .Q(tmp_data_V_reg_477[17]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[18] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[18]),
        .Q(tmp_data_V_reg_477[18]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[19] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[19]),
        .Q(tmp_data_V_reg_477[19]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[1]),
        .Q(tmp_data_V_reg_477[1]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[20] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[20]),
        .Q(tmp_data_V_reg_477[20]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[21] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[21]),
        .Q(tmp_data_V_reg_477[21]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[22] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[22]),
        .Q(tmp_data_V_reg_477[22]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[23] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[23]),
        .Q(tmp_data_V_reg_477[23]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[2]),
        .Q(tmp_data_V_reg_477[2]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[3]),
        .Q(tmp_data_V_reg_477[3]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[4]),
        .Q(tmp_data_V_reg_477[4]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[5]),
        .Q(tmp_data_V_reg_477[5]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[6]),
        .Q(tmp_data_V_reg_477[6]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[7]),
        .Q(tmp_data_V_reg_477[7]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[8] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[8]),
        .Q(tmp_data_V_reg_477[8]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[9] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[9]),
        .Q(tmp_data_V_reg_477[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_last_V_reg_485[0]_i_1 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state2),
        .O(AXI_video_strm_V_data_V_0_sel2));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_last_V_reg_485[0]_i_2 
       (.I0(AXI_video_strm_V_last_V_0_payload_B),
        .I1(AXI_video_strm_V_last_V_0_sel),
        .I2(AXI_video_strm_V_last_V_0_payload_A),
        .O(AXI_video_strm_V_last_V_0_data_out));
  FDRE \tmp_last_V_reg_485_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_last_V_0_data_out),
        .Q(tmp_last_V_reg_485),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Block_Mat_exit45_pro" *) 
module cv_ov5640_gaussian_0_0_Block_Mat_exit45_pro
   (start_once_reg,
    ap_rst_n_inv,
    start_once_reg_reg_0,
    ap_clk);
  output start_once_reg;
  input ap_rst_n_inv;
  input start_once_reg_reg_0;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "Filter2D" *) 
module cv_ov5640_gaussian_0_0_Filter2D
   (DOBDO,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0]_0 ,
    \mOutPtr_reg[0] ,
    \ap_CS_fsm_reg[1]_0 ,
    \mOutPtr_reg[0]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    \mOutPtr_reg[0]_1 ,
    \ap_CS_fsm_reg[1]_2 ,
    \mOutPtr_reg[0]_2 ,
    shiftReg_ce,
    \mOutPtr_reg[0]_3 ,
    shiftReg_ce_0,
    \mOutPtr_reg[0]_4 ,
    shiftReg_ce_1,
    D,
    \ap_CS_fsm_reg[1]_3 ,
    internal_empty_n_reg,
    \ap_CS_fsm_reg[2]_0 ,
    \p_Val2_12_reg_6077_reg[7]_0 ,
    \p_Val2_13_reg_6082_reg[7]_0 ,
    \p_Val2_14_reg_6087_reg[7]_0 ,
    ap_clk,
    DIADI,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    ap_rst_n_inv,
    ap_rst_n,
    grp_Filter2D_fu_138_ap_start_reg,
    src_data_stream_1_V_empty_n,
    src_data_stream_0_V_empty_n,
    src_data_stream_2_V_empty_n,
    dst_data_stream_0_V_full_n,
    dst_data_stream_2_V_full_n,
    dst_data_stream_1_V_full_n,
    Q,
    \tmp_1_reg_5317_reg[31]_0 ,
    shiftReg_ce_2,
    \mOutPtr_reg[0]_5 ,
    \mOutPtr_reg[0]_6 ,
    \mOutPtr_reg[0]_7 ,
    AXI_video_strm_V_data_V_1_sel_wr036_out,
    \mOutPtr_reg[0]_8 ,
    \mOutPtr_reg[0]_9 ,
    \mOutPtr_reg[0]_10 ,
    \SRL_SIG_reg[1][0] ,
    src_cols_V_c14_empty_n,
    GaussianBlur_U0_ap_start,
    src_rows_V_c13_empty_n,
    internal_empty_n_reg_0,
    E);
  output [7:0]DOBDO;
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  output [7:0]ram_reg_2;
  output [7:0]ram_reg_3;
  output [7:0]ram_reg_4;
  output [7:0]ram_reg_5;
  output [7:0]ram_reg_6;
  output [7:0]ram_reg_7;
  output [7:0]ram_reg_8;
  output [7:0]ram_reg_9;
  output \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0]_0 ;
  output \mOutPtr_reg[0] ;
  output \ap_CS_fsm_reg[1]_0 ;
  output \mOutPtr_reg[0]_0 ;
  output \ap_CS_fsm_reg[1]_1 ;
  output \mOutPtr_reg[0]_1 ;
  output \ap_CS_fsm_reg[1]_2 ;
  output \mOutPtr_reg[0]_2 ;
  output shiftReg_ce;
  output \mOutPtr_reg[0]_3 ;
  output shiftReg_ce_0;
  output \mOutPtr_reg[0]_4 ;
  output shiftReg_ce_1;
  output [1:0]D;
  output \ap_CS_fsm_reg[1]_3 ;
  output internal_empty_n_reg;
  output \ap_CS_fsm_reg[2]_0 ;
  output [7:0]\p_Val2_12_reg_6077_reg[7]_0 ;
  output [7:0]\p_Val2_13_reg_6082_reg[7]_0 ;
  output [7:0]\p_Val2_14_reg_6087_reg[7]_0 ;
  input ap_clk;
  input [7:0]DIADI;
  input [7:0]ram_reg_10;
  input [7:0]ram_reg_11;
  input [7:0]ram_reg_12;
  input [7:0]ram_reg_13;
  input [7:0]ram_reg_14;
  input [7:0]ram_reg_15;
  input [7:0]ram_reg_16;
  input [7:0]ram_reg_17;
  input [7:0]ram_reg_18;
  input [7:0]ram_reg_19;
  input [7:0]ram_reg_20;
  input [7:0]ram_reg_21;
  input [7:0]ram_reg_22;
  input [7:0]ram_reg_23;
  input ap_rst_n_inv;
  input ap_rst_n;
  input grp_Filter2D_fu_138_ap_start_reg;
  input src_data_stream_1_V_empty_n;
  input src_data_stream_0_V_empty_n;
  input src_data_stream_2_V_empty_n;
  input dst_data_stream_0_V_full_n;
  input dst_data_stream_2_V_full_n;
  input dst_data_stream_1_V_full_n;
  input [31:0]Q;
  input [31:0]\tmp_1_reg_5317_reg[31]_0 ;
  input shiftReg_ce_2;
  input \mOutPtr_reg[0]_5 ;
  input \mOutPtr_reg[0]_6 ;
  input \mOutPtr_reg[0]_7 ;
  input AXI_video_strm_V_data_V_1_sel_wr036_out;
  input \mOutPtr_reg[0]_8 ;
  input \mOutPtr_reg[0]_9 ;
  input \mOutPtr_reg[0]_10 ;
  input [1:0]\SRL_SIG_reg[1][0] ;
  input src_cols_V_c14_empty_n;
  input GaussianBlur_U0_ap_start;
  input src_rows_V_c13_empty_n;
  input internal_empty_n_reg_0;
  input [0:0]E;

  wire AXI_video_strm_V_data_V_1_sel_wr036_out;
  wire [1:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire GaussianBlur_U0_ap_start;
  wire [31:31]ImagLoc_x_fu_1603_p2;
  wire [31:0]Q;
  wire [1:0]\SRL_SIG_reg[1][0] ;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[3]_i_10_n_0 ;
  wire \ap_CS_fsm[3]_i_11_n_0 ;
  wire \ap_CS_fsm[3]_i_12_n_0 ;
  wire \ap_CS_fsm[3]_i_13_n_0 ;
  wire \ap_CS_fsm[3]_i_14_n_0 ;
  wire \ap_CS_fsm[3]_i_15_n_0 ;
  wire \ap_CS_fsm[3]_i_4_n_0 ;
  wire \ap_CS_fsm[3]_i_5_n_0 ;
  wire \ap_CS_fsm[3]_i_6_n_0 ;
  wire \ap_CS_fsm[3]_i_8_n_0 ;
  wire \ap_CS_fsm[3]_i_9_n_0 ;
  wire \ap_CS_fsm[5]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire \ap_CS_fsm_reg[1]_3 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_7_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_7_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_7_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_7_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [5:1]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_subdone9_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_0;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8_i_1_n_0;
  wire ap_enable_reg_pp0_iter8_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire brmerge_fu_1682_p2;
  wire brmerge_reg_5483;
  wire brmerge_reg_5483_pp0_iter1_reg;
  wire brmerge_reg_5483_pp0_iter1_reg0;
  wire \brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep__0_n_0 ;
  wire \brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep_n_0 ;
  wire [2:0]col_assign_1_fu_1692_p25_out;
  wire [7:0]col_buf_0_val_0_0_fu_1814_p3;
  wire [7:0]col_buf_0_val_1_0_fu_1836_p3;
  wire [7:0]col_buf_0_val_2_0_fu_1858_p3;
  wire [7:0]col_buf_0_val_3_0_fu_1880_p3;
  wire [7:0]col_buf_0_val_4_0_fu_1902_p3;
  wire [7:0]col_buf_1_val_0_0_fu_2204_p3;
  wire [7:0]col_buf_1_val_1_0_fu_2226_p3;
  wire [7:0]col_buf_1_val_2_0_fu_2248_p3;
  wire [7:0]col_buf_1_val_3_0_fu_2270_p3;
  wire [7:0]col_buf_1_val_4_0_fu_2292_p3;
  wire [7:0]col_buf_2_val_0_0_fu_2564_p3;
  wire [7:0]col_buf_2_val_1_0_fu_2586_p3;
  wire [7:0]col_buf_2_val_2_0_fu_2608_p3;
  wire [7:0]col_buf_2_val_3_0_fu_2630_p3;
  wire [7:0]col_buf_2_val_4_0_fu_2652_p3;
  wire dst_data_stream_0_V_full_n;
  wire dst_data_stream_1_V_full_n;
  wire dst_data_stream_2_V_full_n;
  wire exitcond389_i_fu_1576_p2;
  wire exitcond389_i_reg_5464;
  wire \exitcond389_i_reg_5464[0]_i_10_n_0 ;
  wire \exitcond389_i_reg_5464[0]_i_11_n_0 ;
  wire \exitcond389_i_reg_5464[0]_i_12_n_0 ;
  wire \exitcond389_i_reg_5464[0]_i_13_n_0 ;
  wire \exitcond389_i_reg_5464[0]_i_14_n_0 ;
  wire \exitcond389_i_reg_5464[0]_i_3_n_0 ;
  wire \exitcond389_i_reg_5464[0]_i_4_n_0 ;
  wire \exitcond389_i_reg_5464[0]_i_5_n_0 ;
  wire \exitcond389_i_reg_5464[0]_i_7_n_0 ;
  wire \exitcond389_i_reg_5464[0]_i_8_n_0 ;
  wire \exitcond389_i_reg_5464[0]_i_9_n_0 ;
  wire \exitcond389_i_reg_5464_pp0_iter1_reg_reg_n_0_[0] ;
  wire exitcond389_i_reg_5464_pp0_iter2_reg;
  wire exitcond389_i_reg_5464_pp0_iter3_reg;
  wire exitcond389_i_reg_5464_pp0_iter4_reg;
  wire \exitcond389_i_reg_5464_reg[0]_i_1_n_2 ;
  wire \exitcond389_i_reg_5464_reg[0]_i_1_n_3 ;
  wire \exitcond389_i_reg_5464_reg[0]_i_2_n_0 ;
  wire \exitcond389_i_reg_5464_reg[0]_i_2_n_1 ;
  wire \exitcond389_i_reg_5464_reg[0]_i_2_n_2 ;
  wire \exitcond389_i_reg_5464_reg[0]_i_2_n_3 ;
  wire \exitcond389_i_reg_5464_reg[0]_i_6_n_0 ;
  wire \exitcond389_i_reg_5464_reg[0]_i_6_n_1 ;
  wire \exitcond389_i_reg_5464_reg[0]_i_6_n_2 ;
  wire \exitcond389_i_reg_5464_reg[0]_i_6_n_3 ;
  wire exitcond390_i_fu_1091_p2;
  wire gaussian_ama_addmGfk_U101_n_0;
  wire gaussian_ama_addmGfk_U101_n_1;
  wire gaussian_ama_addmGfk_U101_n_10;
  wire gaussian_ama_addmGfk_U101_n_11;
  wire gaussian_ama_addmGfk_U101_n_12;
  wire gaussian_ama_addmGfk_U101_n_13;
  wire gaussian_ama_addmGfk_U101_n_14;
  wire gaussian_ama_addmGfk_U101_n_15;
  wire gaussian_ama_addmGfk_U101_n_16;
  wire gaussian_ama_addmGfk_U101_n_17;
  wire gaussian_ama_addmGfk_U101_n_2;
  wire gaussian_ama_addmGfk_U101_n_3;
  wire gaussian_ama_addmGfk_U101_n_4;
  wire gaussian_ama_addmGfk_U101_n_5;
  wire gaussian_ama_addmGfk_U101_n_6;
  wire gaussian_ama_addmGfk_U101_n_7;
  wire gaussian_ama_addmGfk_U101_n_8;
  wire gaussian_ama_addmGfk_U101_n_9;
  wire gaussian_ama_addmGfk_U107_n_0;
  wire gaussian_ama_addmGfk_U107_n_1;
  wire gaussian_ama_addmGfk_U107_n_10;
  wire gaussian_ama_addmGfk_U107_n_11;
  wire gaussian_ama_addmGfk_U107_n_12;
  wire gaussian_ama_addmGfk_U107_n_13;
  wire gaussian_ama_addmGfk_U107_n_14;
  wire gaussian_ama_addmGfk_U107_n_15;
  wire gaussian_ama_addmGfk_U107_n_16;
  wire gaussian_ama_addmGfk_U107_n_17;
  wire gaussian_ama_addmGfk_U107_n_2;
  wire gaussian_ama_addmGfk_U107_n_3;
  wire gaussian_ama_addmGfk_U107_n_4;
  wire gaussian_ama_addmGfk_U107_n_5;
  wire gaussian_ama_addmGfk_U107_n_6;
  wire gaussian_ama_addmGfk_U107_n_7;
  wire gaussian_ama_addmGfk_U107_n_8;
  wire gaussian_ama_addmGfk_U107_n_9;
  wire gaussian_ama_addmGfk_U95_n_0;
  wire gaussian_ama_addmGfk_U95_n_1;
  wire gaussian_ama_addmGfk_U95_n_10;
  wire gaussian_ama_addmGfk_U95_n_11;
  wire gaussian_ama_addmGfk_U95_n_12;
  wire gaussian_ama_addmGfk_U95_n_13;
  wire gaussian_ama_addmGfk_U95_n_14;
  wire gaussian_ama_addmGfk_U95_n_15;
  wire gaussian_ama_addmGfk_U95_n_16;
  wire gaussian_ama_addmGfk_U95_n_17;
  wire gaussian_ama_addmGfk_U95_n_2;
  wire gaussian_ama_addmGfk_U95_n_3;
  wire gaussian_ama_addmGfk_U95_n_4;
  wire gaussian_ama_addmGfk_U95_n_5;
  wire gaussian_ama_addmGfk_U95_n_6;
  wire gaussian_ama_addmGfk_U95_n_7;
  wire gaussian_ama_addmGfk_U95_n_8;
  wire gaussian_ama_addmGfk_U95_n_9;
  wire gaussian_mac_mulaDeQ_U103_n_0;
  wire gaussian_mac_mulaDeQ_U103_n_1;
  wire gaussian_mac_mulaDeQ_U103_n_10;
  wire gaussian_mac_mulaDeQ_U103_n_11;
  wire gaussian_mac_mulaDeQ_U103_n_12;
  wire gaussian_mac_mulaDeQ_U103_n_13;
  wire gaussian_mac_mulaDeQ_U103_n_14;
  wire gaussian_mac_mulaDeQ_U103_n_15;
  wire gaussian_mac_mulaDeQ_U103_n_16;
  wire gaussian_mac_mulaDeQ_U103_n_17;
  wire gaussian_mac_mulaDeQ_U103_n_18;
  wire gaussian_mac_mulaDeQ_U103_n_19;
  wire gaussian_mac_mulaDeQ_U103_n_2;
  wire gaussian_mac_mulaDeQ_U103_n_20;
  wire gaussian_mac_mulaDeQ_U103_n_21;
  wire gaussian_mac_mulaDeQ_U103_n_22;
  wire gaussian_mac_mulaDeQ_U103_n_23;
  wire gaussian_mac_mulaDeQ_U103_n_24;
  wire gaussian_mac_mulaDeQ_U103_n_25;
  wire gaussian_mac_mulaDeQ_U103_n_26;
  wire gaussian_mac_mulaDeQ_U103_n_27;
  wire gaussian_mac_mulaDeQ_U103_n_28;
  wire gaussian_mac_mulaDeQ_U103_n_29;
  wire gaussian_mac_mulaDeQ_U103_n_3;
  wire gaussian_mac_mulaDeQ_U103_n_30;
  wire gaussian_mac_mulaDeQ_U103_n_31;
  wire gaussian_mac_mulaDeQ_U103_n_32;
  wire gaussian_mac_mulaDeQ_U103_n_33;
  wire gaussian_mac_mulaDeQ_U103_n_34;
  wire gaussian_mac_mulaDeQ_U103_n_35;
  wire gaussian_mac_mulaDeQ_U103_n_36;
  wire gaussian_mac_mulaDeQ_U103_n_37;
  wire gaussian_mac_mulaDeQ_U103_n_38;
  wire gaussian_mac_mulaDeQ_U103_n_39;
  wire gaussian_mac_mulaDeQ_U103_n_4;
  wire gaussian_mac_mulaDeQ_U103_n_40;
  wire gaussian_mac_mulaDeQ_U103_n_41;
  wire gaussian_mac_mulaDeQ_U103_n_42;
  wire gaussian_mac_mulaDeQ_U103_n_43;
  wire gaussian_mac_mulaDeQ_U103_n_44;
  wire gaussian_mac_mulaDeQ_U103_n_45;
  wire gaussian_mac_mulaDeQ_U103_n_46;
  wire gaussian_mac_mulaDeQ_U103_n_47;
  wire gaussian_mac_mulaDeQ_U103_n_5;
  wire gaussian_mac_mulaDeQ_U103_n_6;
  wire gaussian_mac_mulaDeQ_U103_n_7;
  wire gaussian_mac_mulaDeQ_U103_n_8;
  wire gaussian_mac_mulaDeQ_U103_n_9;
  wire gaussian_mac_mulaDeQ_U91_n_0;
  wire gaussian_mac_mulaDeQ_U91_n_1;
  wire gaussian_mac_mulaDeQ_U91_n_10;
  wire gaussian_mac_mulaDeQ_U91_n_11;
  wire gaussian_mac_mulaDeQ_U91_n_12;
  wire gaussian_mac_mulaDeQ_U91_n_13;
  wire gaussian_mac_mulaDeQ_U91_n_14;
  wire gaussian_mac_mulaDeQ_U91_n_15;
  wire gaussian_mac_mulaDeQ_U91_n_16;
  wire gaussian_mac_mulaDeQ_U91_n_17;
  wire gaussian_mac_mulaDeQ_U91_n_18;
  wire gaussian_mac_mulaDeQ_U91_n_19;
  wire gaussian_mac_mulaDeQ_U91_n_2;
  wire gaussian_mac_mulaDeQ_U91_n_20;
  wire gaussian_mac_mulaDeQ_U91_n_21;
  wire gaussian_mac_mulaDeQ_U91_n_22;
  wire gaussian_mac_mulaDeQ_U91_n_23;
  wire gaussian_mac_mulaDeQ_U91_n_24;
  wire gaussian_mac_mulaDeQ_U91_n_25;
  wire gaussian_mac_mulaDeQ_U91_n_26;
  wire gaussian_mac_mulaDeQ_U91_n_27;
  wire gaussian_mac_mulaDeQ_U91_n_28;
  wire gaussian_mac_mulaDeQ_U91_n_29;
  wire gaussian_mac_mulaDeQ_U91_n_3;
  wire gaussian_mac_mulaDeQ_U91_n_30;
  wire gaussian_mac_mulaDeQ_U91_n_31;
  wire gaussian_mac_mulaDeQ_U91_n_32;
  wire gaussian_mac_mulaDeQ_U91_n_33;
  wire gaussian_mac_mulaDeQ_U91_n_34;
  wire gaussian_mac_mulaDeQ_U91_n_35;
  wire gaussian_mac_mulaDeQ_U91_n_36;
  wire gaussian_mac_mulaDeQ_U91_n_37;
  wire gaussian_mac_mulaDeQ_U91_n_38;
  wire gaussian_mac_mulaDeQ_U91_n_39;
  wire gaussian_mac_mulaDeQ_U91_n_4;
  wire gaussian_mac_mulaDeQ_U91_n_40;
  wire gaussian_mac_mulaDeQ_U91_n_41;
  wire gaussian_mac_mulaDeQ_U91_n_42;
  wire gaussian_mac_mulaDeQ_U91_n_43;
  wire gaussian_mac_mulaDeQ_U91_n_44;
  wire gaussian_mac_mulaDeQ_U91_n_45;
  wire gaussian_mac_mulaDeQ_U91_n_46;
  wire gaussian_mac_mulaDeQ_U91_n_47;
  wire gaussian_mac_mulaDeQ_U91_n_5;
  wire gaussian_mac_mulaDeQ_U91_n_6;
  wire gaussian_mac_mulaDeQ_U91_n_7;
  wire gaussian_mac_mulaDeQ_U91_n_8;
  wire gaussian_mac_mulaDeQ_U91_n_9;
  wire gaussian_mac_mulaDeQ_U97_n_0;
  wire gaussian_mac_mulaDeQ_U97_n_1;
  wire gaussian_mac_mulaDeQ_U97_n_10;
  wire gaussian_mac_mulaDeQ_U97_n_11;
  wire gaussian_mac_mulaDeQ_U97_n_12;
  wire gaussian_mac_mulaDeQ_U97_n_13;
  wire gaussian_mac_mulaDeQ_U97_n_14;
  wire gaussian_mac_mulaDeQ_U97_n_15;
  wire gaussian_mac_mulaDeQ_U97_n_16;
  wire gaussian_mac_mulaDeQ_U97_n_17;
  wire gaussian_mac_mulaDeQ_U97_n_18;
  wire gaussian_mac_mulaDeQ_U97_n_19;
  wire gaussian_mac_mulaDeQ_U97_n_2;
  wire gaussian_mac_mulaDeQ_U97_n_20;
  wire gaussian_mac_mulaDeQ_U97_n_21;
  wire gaussian_mac_mulaDeQ_U97_n_22;
  wire gaussian_mac_mulaDeQ_U97_n_23;
  wire gaussian_mac_mulaDeQ_U97_n_24;
  wire gaussian_mac_mulaDeQ_U97_n_25;
  wire gaussian_mac_mulaDeQ_U97_n_26;
  wire gaussian_mac_mulaDeQ_U97_n_27;
  wire gaussian_mac_mulaDeQ_U97_n_28;
  wire gaussian_mac_mulaDeQ_U97_n_29;
  wire gaussian_mac_mulaDeQ_U97_n_3;
  wire gaussian_mac_mulaDeQ_U97_n_30;
  wire gaussian_mac_mulaDeQ_U97_n_31;
  wire gaussian_mac_mulaDeQ_U97_n_32;
  wire gaussian_mac_mulaDeQ_U97_n_33;
  wire gaussian_mac_mulaDeQ_U97_n_34;
  wire gaussian_mac_mulaDeQ_U97_n_35;
  wire gaussian_mac_mulaDeQ_U97_n_36;
  wire gaussian_mac_mulaDeQ_U97_n_37;
  wire gaussian_mac_mulaDeQ_U97_n_38;
  wire gaussian_mac_mulaDeQ_U97_n_39;
  wire gaussian_mac_mulaDeQ_U97_n_4;
  wire gaussian_mac_mulaDeQ_U97_n_40;
  wire gaussian_mac_mulaDeQ_U97_n_41;
  wire gaussian_mac_mulaDeQ_U97_n_42;
  wire gaussian_mac_mulaDeQ_U97_n_43;
  wire gaussian_mac_mulaDeQ_U97_n_44;
  wire gaussian_mac_mulaDeQ_U97_n_45;
  wire gaussian_mac_mulaDeQ_U97_n_46;
  wire gaussian_mac_mulaDeQ_U97_n_47;
  wire gaussian_mac_mulaDeQ_U97_n_5;
  wire gaussian_mac_mulaDeQ_U97_n_6;
  wire gaussian_mac_mulaDeQ_U97_n_7;
  wire gaussian_mac_mulaDeQ_U97_n_8;
  wire gaussian_mac_mulaDeQ_U97_n_9;
  wire gaussian_mac_mulaEe0_U104_n_0;
  wire gaussian_mac_mulaEe0_U104_n_1;
  wire gaussian_mac_mulaEe0_U104_n_10;
  wire gaussian_mac_mulaEe0_U104_n_11;
  wire gaussian_mac_mulaEe0_U104_n_12;
  wire gaussian_mac_mulaEe0_U104_n_13;
  wire gaussian_mac_mulaEe0_U104_n_14;
  wire gaussian_mac_mulaEe0_U104_n_15;
  wire gaussian_mac_mulaEe0_U104_n_16;
  wire gaussian_mac_mulaEe0_U104_n_17;
  wire gaussian_mac_mulaEe0_U104_n_18;
  wire gaussian_mac_mulaEe0_U104_n_19;
  wire gaussian_mac_mulaEe0_U104_n_2;
  wire gaussian_mac_mulaEe0_U104_n_3;
  wire gaussian_mac_mulaEe0_U104_n_4;
  wire gaussian_mac_mulaEe0_U104_n_5;
  wire gaussian_mac_mulaEe0_U104_n_6;
  wire gaussian_mac_mulaEe0_U104_n_7;
  wire gaussian_mac_mulaEe0_U104_n_8;
  wire gaussian_mac_mulaEe0_U104_n_9;
  wire gaussian_mac_mulaEe0_U92_n_0;
  wire gaussian_mac_mulaEe0_U92_n_1;
  wire gaussian_mac_mulaEe0_U92_n_10;
  wire gaussian_mac_mulaEe0_U92_n_11;
  wire gaussian_mac_mulaEe0_U92_n_12;
  wire gaussian_mac_mulaEe0_U92_n_13;
  wire gaussian_mac_mulaEe0_U92_n_14;
  wire gaussian_mac_mulaEe0_U92_n_15;
  wire gaussian_mac_mulaEe0_U92_n_16;
  wire gaussian_mac_mulaEe0_U92_n_17;
  wire gaussian_mac_mulaEe0_U92_n_18;
  wire gaussian_mac_mulaEe0_U92_n_19;
  wire gaussian_mac_mulaEe0_U92_n_2;
  wire gaussian_mac_mulaEe0_U92_n_3;
  wire gaussian_mac_mulaEe0_U92_n_4;
  wire gaussian_mac_mulaEe0_U92_n_5;
  wire gaussian_mac_mulaEe0_U92_n_6;
  wire gaussian_mac_mulaEe0_U92_n_7;
  wire gaussian_mac_mulaEe0_U92_n_8;
  wire gaussian_mac_mulaEe0_U92_n_9;
  wire gaussian_mac_mulaEe0_U98_n_0;
  wire gaussian_mac_mulaEe0_U98_n_1;
  wire gaussian_mac_mulaEe0_U98_n_10;
  wire gaussian_mac_mulaEe0_U98_n_11;
  wire gaussian_mac_mulaEe0_U98_n_12;
  wire gaussian_mac_mulaEe0_U98_n_13;
  wire gaussian_mac_mulaEe0_U98_n_14;
  wire gaussian_mac_mulaEe0_U98_n_15;
  wire gaussian_mac_mulaEe0_U98_n_16;
  wire gaussian_mac_mulaEe0_U98_n_17;
  wire gaussian_mac_mulaEe0_U98_n_18;
  wire gaussian_mac_mulaEe0_U98_n_19;
  wire gaussian_mac_mulaEe0_U98_n_2;
  wire gaussian_mac_mulaEe0_U98_n_3;
  wire gaussian_mac_mulaEe0_U98_n_4;
  wire gaussian_mac_mulaEe0_U98_n_5;
  wire gaussian_mac_mulaEe0_U98_n_6;
  wire gaussian_mac_mulaEe0_U98_n_7;
  wire gaussian_mac_mulaEe0_U98_n_8;
  wire gaussian_mac_mulaEe0_U98_n_9;
  wire gaussian_mac_mulaFfa_U100_n_0;
  wire gaussian_mac_mulaFfa_U100_n_1;
  wire gaussian_mac_mulaFfa_U100_n_10;
  wire gaussian_mac_mulaFfa_U100_n_11;
  wire gaussian_mac_mulaFfa_U100_n_12;
  wire gaussian_mac_mulaFfa_U100_n_13;
  wire gaussian_mac_mulaFfa_U100_n_14;
  wire gaussian_mac_mulaFfa_U100_n_15;
  wire gaussian_mac_mulaFfa_U100_n_16;
  wire gaussian_mac_mulaFfa_U100_n_17;
  wire gaussian_mac_mulaFfa_U100_n_18;
  wire gaussian_mac_mulaFfa_U100_n_2;
  wire gaussian_mac_mulaFfa_U100_n_3;
  wire gaussian_mac_mulaFfa_U100_n_4;
  wire gaussian_mac_mulaFfa_U100_n_5;
  wire gaussian_mac_mulaFfa_U100_n_6;
  wire gaussian_mac_mulaFfa_U100_n_7;
  wire gaussian_mac_mulaFfa_U100_n_8;
  wire gaussian_mac_mulaFfa_U100_n_9;
  wire gaussian_mac_mulaFfa_U106_n_0;
  wire gaussian_mac_mulaFfa_U106_n_1;
  wire gaussian_mac_mulaFfa_U106_n_10;
  wire gaussian_mac_mulaFfa_U106_n_11;
  wire gaussian_mac_mulaFfa_U106_n_12;
  wire gaussian_mac_mulaFfa_U106_n_13;
  wire gaussian_mac_mulaFfa_U106_n_14;
  wire gaussian_mac_mulaFfa_U106_n_15;
  wire gaussian_mac_mulaFfa_U106_n_16;
  wire gaussian_mac_mulaFfa_U106_n_17;
  wire gaussian_mac_mulaFfa_U106_n_18;
  wire gaussian_mac_mulaFfa_U106_n_2;
  wire gaussian_mac_mulaFfa_U106_n_3;
  wire gaussian_mac_mulaFfa_U106_n_4;
  wire gaussian_mac_mulaFfa_U106_n_5;
  wire gaussian_mac_mulaFfa_U106_n_6;
  wire gaussian_mac_mulaFfa_U106_n_7;
  wire gaussian_mac_mulaFfa_U106_n_8;
  wire gaussian_mac_mulaFfa_U106_n_9;
  wire gaussian_mac_mulaFfa_U94_n_0;
  wire gaussian_mac_mulaFfa_U94_n_1;
  wire gaussian_mac_mulaFfa_U94_n_10;
  wire gaussian_mac_mulaFfa_U94_n_11;
  wire gaussian_mac_mulaFfa_U94_n_12;
  wire gaussian_mac_mulaFfa_U94_n_13;
  wire gaussian_mac_mulaFfa_U94_n_14;
  wire gaussian_mac_mulaFfa_U94_n_15;
  wire gaussian_mac_mulaFfa_U94_n_16;
  wire gaussian_mac_mulaFfa_U94_n_17;
  wire gaussian_mac_mulaFfa_U94_n_18;
  wire gaussian_mac_mulaFfa_U94_n_2;
  wire gaussian_mac_mulaFfa_U94_n_3;
  wire gaussian_mac_mulaFfa_U94_n_4;
  wire gaussian_mac_mulaFfa_U94_n_5;
  wire gaussian_mac_mulaFfa_U94_n_6;
  wire gaussian_mac_mulaFfa_U94_n_7;
  wire gaussian_mac_mulaFfa_U94_n_8;
  wire gaussian_mac_mulaFfa_U94_n_9;
  wire gaussian_mac_mularcU_U51_n_0;
  wire gaussian_mac_mularcU_U51_n_1;
  wire gaussian_mac_mularcU_U51_n_10;
  wire gaussian_mac_mularcU_U51_n_11;
  wire gaussian_mac_mularcU_U51_n_12;
  wire gaussian_mac_mularcU_U51_n_13;
  wire gaussian_mac_mularcU_U51_n_14;
  wire gaussian_mac_mularcU_U51_n_15;
  wire gaussian_mac_mularcU_U51_n_16;
  wire gaussian_mac_mularcU_U51_n_17;
  wire gaussian_mac_mularcU_U51_n_18;
  wire gaussian_mac_mularcU_U51_n_19;
  wire gaussian_mac_mularcU_U51_n_2;
  wire gaussian_mac_mularcU_U51_n_20;
  wire gaussian_mac_mularcU_U51_n_21;
  wire gaussian_mac_mularcU_U51_n_22;
  wire gaussian_mac_mularcU_U51_n_23;
  wire gaussian_mac_mularcU_U51_n_24;
  wire gaussian_mac_mularcU_U51_n_25;
  wire gaussian_mac_mularcU_U51_n_26;
  wire gaussian_mac_mularcU_U51_n_27;
  wire gaussian_mac_mularcU_U51_n_28;
  wire gaussian_mac_mularcU_U51_n_29;
  wire gaussian_mac_mularcU_U51_n_3;
  wire gaussian_mac_mularcU_U51_n_30;
  wire gaussian_mac_mularcU_U51_n_31;
  wire gaussian_mac_mularcU_U51_n_32;
  wire gaussian_mac_mularcU_U51_n_33;
  wire gaussian_mac_mularcU_U51_n_34;
  wire gaussian_mac_mularcU_U51_n_35;
  wire gaussian_mac_mularcU_U51_n_36;
  wire gaussian_mac_mularcU_U51_n_37;
  wire gaussian_mac_mularcU_U51_n_38;
  wire gaussian_mac_mularcU_U51_n_39;
  wire gaussian_mac_mularcU_U51_n_4;
  wire gaussian_mac_mularcU_U51_n_40;
  wire gaussian_mac_mularcU_U51_n_41;
  wire gaussian_mac_mularcU_U51_n_42;
  wire gaussian_mac_mularcU_U51_n_43;
  wire gaussian_mac_mularcU_U51_n_44;
  wire gaussian_mac_mularcU_U51_n_45;
  wire gaussian_mac_mularcU_U51_n_46;
  wire gaussian_mac_mularcU_U51_n_47;
  wire gaussian_mac_mularcU_U51_n_48;
  wire gaussian_mac_mularcU_U51_n_5;
  wire gaussian_mac_mularcU_U51_n_6;
  wire gaussian_mac_mularcU_U51_n_7;
  wire gaussian_mac_mularcU_U51_n_8;
  wire gaussian_mac_mularcU_U51_n_9;
  wire gaussian_mac_mularcU_U52_n_0;
  wire gaussian_mac_mularcU_U52_n_1;
  wire gaussian_mac_mularcU_U52_n_10;
  wire gaussian_mac_mularcU_U52_n_11;
  wire gaussian_mac_mularcU_U52_n_12;
  wire gaussian_mac_mularcU_U52_n_13;
  wire gaussian_mac_mularcU_U52_n_14;
  wire gaussian_mac_mularcU_U52_n_15;
  wire gaussian_mac_mularcU_U52_n_16;
  wire gaussian_mac_mularcU_U52_n_17;
  wire gaussian_mac_mularcU_U52_n_18;
  wire gaussian_mac_mularcU_U52_n_19;
  wire gaussian_mac_mularcU_U52_n_2;
  wire gaussian_mac_mularcU_U52_n_20;
  wire gaussian_mac_mularcU_U52_n_21;
  wire gaussian_mac_mularcU_U52_n_22;
  wire gaussian_mac_mularcU_U52_n_23;
  wire gaussian_mac_mularcU_U52_n_24;
  wire gaussian_mac_mularcU_U52_n_25;
  wire gaussian_mac_mularcU_U52_n_26;
  wire gaussian_mac_mularcU_U52_n_27;
  wire gaussian_mac_mularcU_U52_n_28;
  wire gaussian_mac_mularcU_U52_n_29;
  wire gaussian_mac_mularcU_U52_n_3;
  wire gaussian_mac_mularcU_U52_n_30;
  wire gaussian_mac_mularcU_U52_n_31;
  wire gaussian_mac_mularcU_U52_n_32;
  wire gaussian_mac_mularcU_U52_n_33;
  wire gaussian_mac_mularcU_U52_n_34;
  wire gaussian_mac_mularcU_U52_n_35;
  wire gaussian_mac_mularcU_U52_n_36;
  wire gaussian_mac_mularcU_U52_n_37;
  wire gaussian_mac_mularcU_U52_n_38;
  wire gaussian_mac_mularcU_U52_n_39;
  wire gaussian_mac_mularcU_U52_n_4;
  wire gaussian_mac_mularcU_U52_n_40;
  wire gaussian_mac_mularcU_U52_n_41;
  wire gaussian_mac_mularcU_U52_n_42;
  wire gaussian_mac_mularcU_U52_n_43;
  wire gaussian_mac_mularcU_U52_n_44;
  wire gaussian_mac_mularcU_U52_n_45;
  wire gaussian_mac_mularcU_U52_n_46;
  wire gaussian_mac_mularcU_U52_n_47;
  wire gaussian_mac_mularcU_U52_n_5;
  wire gaussian_mac_mularcU_U52_n_6;
  wire gaussian_mac_mularcU_U52_n_7;
  wire gaussian_mac_mularcU_U52_n_8;
  wire gaussian_mac_mularcU_U52_n_9;
  wire gaussian_mac_mularcU_U53_n_0;
  wire gaussian_mac_mularcU_U53_n_1;
  wire gaussian_mac_mularcU_U53_n_10;
  wire gaussian_mac_mularcU_U53_n_11;
  wire gaussian_mac_mularcU_U53_n_12;
  wire gaussian_mac_mularcU_U53_n_13;
  wire gaussian_mac_mularcU_U53_n_14;
  wire gaussian_mac_mularcU_U53_n_15;
  wire gaussian_mac_mularcU_U53_n_16;
  wire gaussian_mac_mularcU_U53_n_17;
  wire gaussian_mac_mularcU_U53_n_18;
  wire gaussian_mac_mularcU_U53_n_19;
  wire gaussian_mac_mularcU_U53_n_2;
  wire gaussian_mac_mularcU_U53_n_20;
  wire gaussian_mac_mularcU_U53_n_21;
  wire gaussian_mac_mularcU_U53_n_22;
  wire gaussian_mac_mularcU_U53_n_23;
  wire gaussian_mac_mularcU_U53_n_24;
  wire gaussian_mac_mularcU_U53_n_25;
  wire gaussian_mac_mularcU_U53_n_26;
  wire gaussian_mac_mularcU_U53_n_27;
  wire gaussian_mac_mularcU_U53_n_28;
  wire gaussian_mac_mularcU_U53_n_29;
  wire gaussian_mac_mularcU_U53_n_3;
  wire gaussian_mac_mularcU_U53_n_30;
  wire gaussian_mac_mularcU_U53_n_31;
  wire gaussian_mac_mularcU_U53_n_32;
  wire gaussian_mac_mularcU_U53_n_33;
  wire gaussian_mac_mularcU_U53_n_34;
  wire gaussian_mac_mularcU_U53_n_35;
  wire gaussian_mac_mularcU_U53_n_36;
  wire gaussian_mac_mularcU_U53_n_37;
  wire gaussian_mac_mularcU_U53_n_38;
  wire gaussian_mac_mularcU_U53_n_39;
  wire gaussian_mac_mularcU_U53_n_4;
  wire gaussian_mac_mularcU_U53_n_40;
  wire gaussian_mac_mularcU_U53_n_41;
  wire gaussian_mac_mularcU_U53_n_42;
  wire gaussian_mac_mularcU_U53_n_43;
  wire gaussian_mac_mularcU_U53_n_44;
  wire gaussian_mac_mularcU_U53_n_45;
  wire gaussian_mac_mularcU_U53_n_46;
  wire gaussian_mac_mularcU_U53_n_47;
  wire gaussian_mac_mularcU_U53_n_5;
  wire gaussian_mac_mularcU_U53_n_6;
  wire gaussian_mac_mularcU_U53_n_7;
  wire gaussian_mac_mularcU_U53_n_8;
  wire gaussian_mac_mularcU_U53_n_9;
  wire gaussian_mac_mularcU_U56_n_0;
  wire gaussian_mac_mularcU_U56_n_1;
  wire gaussian_mac_mularcU_U56_n_10;
  wire gaussian_mac_mularcU_U56_n_11;
  wire gaussian_mac_mularcU_U56_n_12;
  wire gaussian_mac_mularcU_U56_n_13;
  wire gaussian_mac_mularcU_U56_n_14;
  wire gaussian_mac_mularcU_U56_n_15;
  wire gaussian_mac_mularcU_U56_n_16;
  wire gaussian_mac_mularcU_U56_n_17;
  wire gaussian_mac_mularcU_U56_n_18;
  wire gaussian_mac_mularcU_U56_n_19;
  wire gaussian_mac_mularcU_U56_n_2;
  wire gaussian_mac_mularcU_U56_n_20;
  wire gaussian_mac_mularcU_U56_n_21;
  wire gaussian_mac_mularcU_U56_n_22;
  wire gaussian_mac_mularcU_U56_n_23;
  wire gaussian_mac_mularcU_U56_n_24;
  wire gaussian_mac_mularcU_U56_n_25;
  wire gaussian_mac_mularcU_U56_n_26;
  wire gaussian_mac_mularcU_U56_n_27;
  wire gaussian_mac_mularcU_U56_n_28;
  wire gaussian_mac_mularcU_U56_n_29;
  wire gaussian_mac_mularcU_U56_n_3;
  wire gaussian_mac_mularcU_U56_n_30;
  wire gaussian_mac_mularcU_U56_n_31;
  wire gaussian_mac_mularcU_U56_n_32;
  wire gaussian_mac_mularcU_U56_n_33;
  wire gaussian_mac_mularcU_U56_n_34;
  wire gaussian_mac_mularcU_U56_n_35;
  wire gaussian_mac_mularcU_U56_n_36;
  wire gaussian_mac_mularcU_U56_n_37;
  wire gaussian_mac_mularcU_U56_n_38;
  wire gaussian_mac_mularcU_U56_n_39;
  wire gaussian_mac_mularcU_U56_n_4;
  wire gaussian_mac_mularcU_U56_n_40;
  wire gaussian_mac_mularcU_U56_n_41;
  wire gaussian_mac_mularcU_U56_n_42;
  wire gaussian_mac_mularcU_U56_n_43;
  wire gaussian_mac_mularcU_U56_n_44;
  wire gaussian_mac_mularcU_U56_n_45;
  wire gaussian_mac_mularcU_U56_n_46;
  wire gaussian_mac_mularcU_U56_n_47;
  wire gaussian_mac_mularcU_U56_n_5;
  wire gaussian_mac_mularcU_U56_n_6;
  wire gaussian_mac_mularcU_U56_n_7;
  wire gaussian_mac_mularcU_U56_n_8;
  wire gaussian_mac_mularcU_U56_n_9;
  wire gaussian_mac_mularcU_U59_n_0;
  wire gaussian_mac_mularcU_U59_n_1;
  wire gaussian_mac_mularcU_U59_n_10;
  wire gaussian_mac_mularcU_U59_n_11;
  wire gaussian_mac_mularcU_U59_n_12;
  wire gaussian_mac_mularcU_U59_n_13;
  wire gaussian_mac_mularcU_U59_n_14;
  wire gaussian_mac_mularcU_U59_n_15;
  wire gaussian_mac_mularcU_U59_n_16;
  wire gaussian_mac_mularcU_U59_n_17;
  wire gaussian_mac_mularcU_U59_n_18;
  wire gaussian_mac_mularcU_U59_n_19;
  wire gaussian_mac_mularcU_U59_n_2;
  wire gaussian_mac_mularcU_U59_n_20;
  wire gaussian_mac_mularcU_U59_n_21;
  wire gaussian_mac_mularcU_U59_n_22;
  wire gaussian_mac_mularcU_U59_n_23;
  wire gaussian_mac_mularcU_U59_n_24;
  wire gaussian_mac_mularcU_U59_n_25;
  wire gaussian_mac_mularcU_U59_n_26;
  wire gaussian_mac_mularcU_U59_n_27;
  wire gaussian_mac_mularcU_U59_n_28;
  wire gaussian_mac_mularcU_U59_n_29;
  wire gaussian_mac_mularcU_U59_n_3;
  wire gaussian_mac_mularcU_U59_n_30;
  wire gaussian_mac_mularcU_U59_n_31;
  wire gaussian_mac_mularcU_U59_n_32;
  wire gaussian_mac_mularcU_U59_n_33;
  wire gaussian_mac_mularcU_U59_n_34;
  wire gaussian_mac_mularcU_U59_n_35;
  wire gaussian_mac_mularcU_U59_n_36;
  wire gaussian_mac_mularcU_U59_n_37;
  wire gaussian_mac_mularcU_U59_n_38;
  wire gaussian_mac_mularcU_U59_n_39;
  wire gaussian_mac_mularcU_U59_n_4;
  wire gaussian_mac_mularcU_U59_n_40;
  wire gaussian_mac_mularcU_U59_n_41;
  wire gaussian_mac_mularcU_U59_n_42;
  wire gaussian_mac_mularcU_U59_n_43;
  wire gaussian_mac_mularcU_U59_n_44;
  wire gaussian_mac_mularcU_U59_n_45;
  wire gaussian_mac_mularcU_U59_n_46;
  wire gaussian_mac_mularcU_U59_n_47;
  wire gaussian_mac_mularcU_U59_n_5;
  wire gaussian_mac_mularcU_U59_n_6;
  wire gaussian_mac_mularcU_U59_n_7;
  wire gaussian_mac_mularcU_U59_n_8;
  wire gaussian_mac_mularcU_U59_n_9;
  wire gaussian_mac_mularcU_U62_n_0;
  wire gaussian_mac_mularcU_U62_n_1;
  wire gaussian_mac_mularcU_U62_n_10;
  wire gaussian_mac_mularcU_U62_n_11;
  wire gaussian_mac_mularcU_U62_n_12;
  wire gaussian_mac_mularcU_U62_n_13;
  wire gaussian_mac_mularcU_U62_n_14;
  wire gaussian_mac_mularcU_U62_n_15;
  wire gaussian_mac_mularcU_U62_n_16;
  wire gaussian_mac_mularcU_U62_n_17;
  wire gaussian_mac_mularcU_U62_n_18;
  wire gaussian_mac_mularcU_U62_n_19;
  wire gaussian_mac_mularcU_U62_n_2;
  wire gaussian_mac_mularcU_U62_n_20;
  wire gaussian_mac_mularcU_U62_n_21;
  wire gaussian_mac_mularcU_U62_n_22;
  wire gaussian_mac_mularcU_U62_n_23;
  wire gaussian_mac_mularcU_U62_n_24;
  wire gaussian_mac_mularcU_U62_n_25;
  wire gaussian_mac_mularcU_U62_n_26;
  wire gaussian_mac_mularcU_U62_n_27;
  wire gaussian_mac_mularcU_U62_n_28;
  wire gaussian_mac_mularcU_U62_n_29;
  wire gaussian_mac_mularcU_U62_n_3;
  wire gaussian_mac_mularcU_U62_n_30;
  wire gaussian_mac_mularcU_U62_n_31;
  wire gaussian_mac_mularcU_U62_n_32;
  wire gaussian_mac_mularcU_U62_n_33;
  wire gaussian_mac_mularcU_U62_n_34;
  wire gaussian_mac_mularcU_U62_n_35;
  wire gaussian_mac_mularcU_U62_n_36;
  wire gaussian_mac_mularcU_U62_n_37;
  wire gaussian_mac_mularcU_U62_n_38;
  wire gaussian_mac_mularcU_U62_n_39;
  wire gaussian_mac_mularcU_U62_n_4;
  wire gaussian_mac_mularcU_U62_n_40;
  wire gaussian_mac_mularcU_U62_n_41;
  wire gaussian_mac_mularcU_U62_n_42;
  wire gaussian_mac_mularcU_U62_n_43;
  wire gaussian_mac_mularcU_U62_n_44;
  wire gaussian_mac_mularcU_U62_n_45;
  wire gaussian_mac_mularcU_U62_n_46;
  wire gaussian_mac_mularcU_U62_n_47;
  wire gaussian_mac_mularcU_U62_n_5;
  wire gaussian_mac_mularcU_U62_n_6;
  wire gaussian_mac_mularcU_U62_n_7;
  wire gaussian_mac_mularcU_U62_n_8;
  wire gaussian_mac_mularcU_U62_n_9;
  wire gaussian_mac_mulasc4_U54_n_0;
  wire gaussian_mac_mulasc4_U54_n_1;
  wire gaussian_mac_mulasc4_U54_n_10;
  wire gaussian_mac_mulasc4_U54_n_11;
  wire gaussian_mac_mulasc4_U54_n_12;
  wire gaussian_mac_mulasc4_U54_n_13;
  wire gaussian_mac_mulasc4_U54_n_14;
  wire gaussian_mac_mulasc4_U54_n_15;
  wire gaussian_mac_mulasc4_U54_n_16;
  wire gaussian_mac_mulasc4_U54_n_17;
  wire gaussian_mac_mulasc4_U54_n_2;
  wire gaussian_mac_mulasc4_U54_n_3;
  wire gaussian_mac_mulasc4_U54_n_4;
  wire gaussian_mac_mulasc4_U54_n_5;
  wire gaussian_mac_mulasc4_U54_n_6;
  wire gaussian_mac_mulasc4_U54_n_7;
  wire gaussian_mac_mulasc4_U54_n_8;
  wire gaussian_mac_mulasc4_U54_n_9;
  wire gaussian_mac_mulasc4_U57_n_0;
  wire gaussian_mac_mulasc4_U57_n_1;
  wire gaussian_mac_mulasc4_U57_n_10;
  wire gaussian_mac_mulasc4_U57_n_11;
  wire gaussian_mac_mulasc4_U57_n_12;
  wire gaussian_mac_mulasc4_U57_n_13;
  wire gaussian_mac_mulasc4_U57_n_14;
  wire gaussian_mac_mulasc4_U57_n_15;
  wire gaussian_mac_mulasc4_U57_n_16;
  wire gaussian_mac_mulasc4_U57_n_17;
  wire gaussian_mac_mulasc4_U57_n_2;
  wire gaussian_mac_mulasc4_U57_n_3;
  wire gaussian_mac_mulasc4_U57_n_4;
  wire gaussian_mac_mulasc4_U57_n_5;
  wire gaussian_mac_mulasc4_U57_n_6;
  wire gaussian_mac_mulasc4_U57_n_7;
  wire gaussian_mac_mulasc4_U57_n_8;
  wire gaussian_mac_mulasc4_U57_n_9;
  wire gaussian_mac_mulasc4_U60_n_0;
  wire gaussian_mac_mulasc4_U60_n_1;
  wire gaussian_mac_mulasc4_U60_n_10;
  wire gaussian_mac_mulasc4_U60_n_11;
  wire gaussian_mac_mulasc4_U60_n_12;
  wire gaussian_mac_mulasc4_U60_n_13;
  wire gaussian_mac_mulasc4_U60_n_14;
  wire gaussian_mac_mulasc4_U60_n_15;
  wire gaussian_mac_mulasc4_U60_n_16;
  wire gaussian_mac_mulasc4_U60_n_17;
  wire gaussian_mac_mulasc4_U60_n_19;
  wire gaussian_mac_mulasc4_U60_n_2;
  wire gaussian_mac_mulasc4_U60_n_3;
  wire gaussian_mac_mulasc4_U60_n_4;
  wire gaussian_mac_mulasc4_U60_n_5;
  wire gaussian_mac_mulasc4_U60_n_6;
  wire gaussian_mac_mulasc4_U60_n_7;
  wire gaussian_mac_mulasc4_U60_n_8;
  wire gaussian_mac_mulasc4_U60_n_9;
  wire gaussian_mac_mulatde_U105_n_0;
  wire gaussian_mac_mulatde_U105_n_1;
  wire gaussian_mac_mulatde_U105_n_10;
  wire gaussian_mac_mulatde_U105_n_11;
  wire gaussian_mac_mulatde_U105_n_12;
  wire gaussian_mac_mulatde_U105_n_13;
  wire gaussian_mac_mulatde_U105_n_14;
  wire gaussian_mac_mulatde_U105_n_15;
  wire gaussian_mac_mulatde_U105_n_16;
  wire gaussian_mac_mulatde_U105_n_17;
  wire gaussian_mac_mulatde_U105_n_18;
  wire gaussian_mac_mulatde_U105_n_2;
  wire gaussian_mac_mulatde_U105_n_3;
  wire gaussian_mac_mulatde_U105_n_4;
  wire gaussian_mac_mulatde_U105_n_5;
  wire gaussian_mac_mulatde_U105_n_6;
  wire gaussian_mac_mulatde_U105_n_7;
  wire gaussian_mac_mulatde_U105_n_8;
  wire gaussian_mac_mulatde_U105_n_9;
  wire gaussian_mac_mulatde_U93_n_0;
  wire gaussian_mac_mulatde_U93_n_1;
  wire gaussian_mac_mulatde_U93_n_10;
  wire gaussian_mac_mulatde_U93_n_11;
  wire gaussian_mac_mulatde_U93_n_12;
  wire gaussian_mac_mulatde_U93_n_13;
  wire gaussian_mac_mulatde_U93_n_14;
  wire gaussian_mac_mulatde_U93_n_15;
  wire gaussian_mac_mulatde_U93_n_16;
  wire gaussian_mac_mulatde_U93_n_17;
  wire gaussian_mac_mulatde_U93_n_18;
  wire gaussian_mac_mulatde_U93_n_2;
  wire gaussian_mac_mulatde_U93_n_3;
  wire gaussian_mac_mulatde_U93_n_4;
  wire gaussian_mac_mulatde_U93_n_5;
  wire gaussian_mac_mulatde_U93_n_6;
  wire gaussian_mac_mulatde_U93_n_7;
  wire gaussian_mac_mulatde_U93_n_8;
  wire gaussian_mac_mulatde_U93_n_9;
  wire gaussian_mac_mulatde_U99_n_0;
  wire gaussian_mac_mulatde_U99_n_1;
  wire gaussian_mac_mulatde_U99_n_10;
  wire gaussian_mac_mulatde_U99_n_11;
  wire gaussian_mac_mulatde_U99_n_12;
  wire gaussian_mac_mulatde_U99_n_13;
  wire gaussian_mac_mulatde_U99_n_14;
  wire gaussian_mac_mulatde_U99_n_15;
  wire gaussian_mac_mulatde_U99_n_16;
  wire gaussian_mac_mulatde_U99_n_17;
  wire gaussian_mac_mulatde_U99_n_18;
  wire gaussian_mac_mulatde_U99_n_2;
  wire gaussian_mac_mulatde_U99_n_3;
  wire gaussian_mac_mulatde_U99_n_4;
  wire gaussian_mac_mulatde_U99_n_5;
  wire gaussian_mac_mulatde_U99_n_6;
  wire gaussian_mac_mulatde_U99_n_7;
  wire gaussian_mac_mulatde_U99_n_8;
  wire gaussian_mac_mulatde_U99_n_9;
  wire gaussian_mac_mulaudo_U63_n_0;
  wire gaussian_mac_mulaudo_U63_n_1;
  wire gaussian_mac_mulaudo_U63_n_10;
  wire gaussian_mac_mulaudo_U63_n_11;
  wire gaussian_mac_mulaudo_U63_n_12;
  wire gaussian_mac_mulaudo_U63_n_13;
  wire gaussian_mac_mulaudo_U63_n_14;
  wire gaussian_mac_mulaudo_U63_n_15;
  wire gaussian_mac_mulaudo_U63_n_16;
  wire gaussian_mac_mulaudo_U63_n_17;
  wire gaussian_mac_mulaudo_U63_n_18;
  wire gaussian_mac_mulaudo_U63_n_19;
  wire gaussian_mac_mulaudo_U63_n_2;
  wire gaussian_mac_mulaudo_U63_n_20;
  wire gaussian_mac_mulaudo_U63_n_21;
  wire gaussian_mac_mulaudo_U63_n_22;
  wire gaussian_mac_mulaudo_U63_n_23;
  wire gaussian_mac_mulaudo_U63_n_24;
  wire gaussian_mac_mulaudo_U63_n_25;
  wire gaussian_mac_mulaudo_U63_n_26;
  wire gaussian_mac_mulaudo_U63_n_27;
  wire gaussian_mac_mulaudo_U63_n_28;
  wire gaussian_mac_mulaudo_U63_n_29;
  wire gaussian_mac_mulaudo_U63_n_3;
  wire gaussian_mac_mulaudo_U63_n_30;
  wire gaussian_mac_mulaudo_U63_n_31;
  wire gaussian_mac_mulaudo_U63_n_32;
  wire gaussian_mac_mulaudo_U63_n_33;
  wire gaussian_mac_mulaudo_U63_n_34;
  wire gaussian_mac_mulaudo_U63_n_35;
  wire gaussian_mac_mulaudo_U63_n_36;
  wire gaussian_mac_mulaudo_U63_n_37;
  wire gaussian_mac_mulaudo_U63_n_38;
  wire gaussian_mac_mulaudo_U63_n_39;
  wire gaussian_mac_mulaudo_U63_n_4;
  wire gaussian_mac_mulaudo_U63_n_40;
  wire gaussian_mac_mulaudo_U63_n_41;
  wire gaussian_mac_mulaudo_U63_n_42;
  wire gaussian_mac_mulaudo_U63_n_43;
  wire gaussian_mac_mulaudo_U63_n_44;
  wire gaussian_mac_mulaudo_U63_n_45;
  wire gaussian_mac_mulaudo_U63_n_46;
  wire gaussian_mac_mulaudo_U63_n_47;
  wire gaussian_mac_mulaudo_U63_n_5;
  wire gaussian_mac_mulaudo_U63_n_6;
  wire gaussian_mac_mulaudo_U63_n_7;
  wire gaussian_mac_mulaudo_U63_n_8;
  wire gaussian_mac_mulaudo_U63_n_9;
  wire gaussian_mac_mulaudo_U66_n_0;
  wire gaussian_mac_mulaudo_U66_n_1;
  wire gaussian_mac_mulaudo_U66_n_10;
  wire gaussian_mac_mulaudo_U66_n_11;
  wire gaussian_mac_mulaudo_U66_n_12;
  wire gaussian_mac_mulaudo_U66_n_13;
  wire gaussian_mac_mulaudo_U66_n_14;
  wire gaussian_mac_mulaudo_U66_n_15;
  wire gaussian_mac_mulaudo_U66_n_16;
  wire gaussian_mac_mulaudo_U66_n_17;
  wire gaussian_mac_mulaudo_U66_n_18;
  wire gaussian_mac_mulaudo_U66_n_19;
  wire gaussian_mac_mulaudo_U66_n_2;
  wire gaussian_mac_mulaudo_U66_n_20;
  wire gaussian_mac_mulaudo_U66_n_21;
  wire gaussian_mac_mulaudo_U66_n_22;
  wire gaussian_mac_mulaudo_U66_n_23;
  wire gaussian_mac_mulaudo_U66_n_24;
  wire gaussian_mac_mulaudo_U66_n_25;
  wire gaussian_mac_mulaudo_U66_n_26;
  wire gaussian_mac_mulaudo_U66_n_27;
  wire gaussian_mac_mulaudo_U66_n_28;
  wire gaussian_mac_mulaudo_U66_n_29;
  wire gaussian_mac_mulaudo_U66_n_3;
  wire gaussian_mac_mulaudo_U66_n_30;
  wire gaussian_mac_mulaudo_U66_n_31;
  wire gaussian_mac_mulaudo_U66_n_32;
  wire gaussian_mac_mulaudo_U66_n_33;
  wire gaussian_mac_mulaudo_U66_n_34;
  wire gaussian_mac_mulaudo_U66_n_35;
  wire gaussian_mac_mulaudo_U66_n_36;
  wire gaussian_mac_mulaudo_U66_n_37;
  wire gaussian_mac_mulaudo_U66_n_38;
  wire gaussian_mac_mulaudo_U66_n_39;
  wire gaussian_mac_mulaudo_U66_n_4;
  wire gaussian_mac_mulaudo_U66_n_40;
  wire gaussian_mac_mulaudo_U66_n_41;
  wire gaussian_mac_mulaudo_U66_n_42;
  wire gaussian_mac_mulaudo_U66_n_43;
  wire gaussian_mac_mulaudo_U66_n_44;
  wire gaussian_mac_mulaudo_U66_n_45;
  wire gaussian_mac_mulaudo_U66_n_46;
  wire gaussian_mac_mulaudo_U66_n_47;
  wire gaussian_mac_mulaudo_U66_n_5;
  wire gaussian_mac_mulaudo_U66_n_6;
  wire gaussian_mac_mulaudo_U66_n_7;
  wire gaussian_mac_mulaudo_U66_n_8;
  wire gaussian_mac_mulaudo_U66_n_9;
  wire gaussian_mac_mulaudo_U69_n_0;
  wire gaussian_mac_mulaudo_U69_n_1;
  wire gaussian_mac_mulaudo_U69_n_10;
  wire gaussian_mac_mulaudo_U69_n_11;
  wire gaussian_mac_mulaudo_U69_n_12;
  wire gaussian_mac_mulaudo_U69_n_13;
  wire gaussian_mac_mulaudo_U69_n_14;
  wire gaussian_mac_mulaudo_U69_n_15;
  wire gaussian_mac_mulaudo_U69_n_16;
  wire gaussian_mac_mulaudo_U69_n_17;
  wire gaussian_mac_mulaudo_U69_n_18;
  wire gaussian_mac_mulaudo_U69_n_19;
  wire gaussian_mac_mulaudo_U69_n_2;
  wire gaussian_mac_mulaudo_U69_n_20;
  wire gaussian_mac_mulaudo_U69_n_21;
  wire gaussian_mac_mulaudo_U69_n_22;
  wire gaussian_mac_mulaudo_U69_n_23;
  wire gaussian_mac_mulaudo_U69_n_24;
  wire gaussian_mac_mulaudo_U69_n_25;
  wire gaussian_mac_mulaudo_U69_n_26;
  wire gaussian_mac_mulaudo_U69_n_27;
  wire gaussian_mac_mulaudo_U69_n_28;
  wire gaussian_mac_mulaudo_U69_n_29;
  wire gaussian_mac_mulaudo_U69_n_3;
  wire gaussian_mac_mulaudo_U69_n_30;
  wire gaussian_mac_mulaudo_U69_n_31;
  wire gaussian_mac_mulaudo_U69_n_32;
  wire gaussian_mac_mulaudo_U69_n_33;
  wire gaussian_mac_mulaudo_U69_n_34;
  wire gaussian_mac_mulaudo_U69_n_35;
  wire gaussian_mac_mulaudo_U69_n_36;
  wire gaussian_mac_mulaudo_U69_n_37;
  wire gaussian_mac_mulaudo_U69_n_38;
  wire gaussian_mac_mulaudo_U69_n_39;
  wire gaussian_mac_mulaudo_U69_n_4;
  wire gaussian_mac_mulaudo_U69_n_40;
  wire gaussian_mac_mulaudo_U69_n_41;
  wire gaussian_mac_mulaudo_U69_n_42;
  wire gaussian_mac_mulaudo_U69_n_43;
  wire gaussian_mac_mulaudo_U69_n_44;
  wire gaussian_mac_mulaudo_U69_n_45;
  wire gaussian_mac_mulaudo_U69_n_46;
  wire gaussian_mac_mulaudo_U69_n_47;
  wire gaussian_mac_mulaudo_U69_n_5;
  wire gaussian_mac_mulaudo_U69_n_6;
  wire gaussian_mac_mulaudo_U69_n_7;
  wire gaussian_mac_mulaudo_U69_n_8;
  wire gaussian_mac_mulaudo_U69_n_9;
  wire gaussian_mac_mulawdI_U65_n_0;
  wire gaussian_mac_mulawdI_U65_n_1;
  wire gaussian_mac_mulawdI_U65_n_10;
  wire gaussian_mac_mulawdI_U65_n_11;
  wire gaussian_mac_mulawdI_U65_n_12;
  wire gaussian_mac_mulawdI_U65_n_13;
  wire gaussian_mac_mulawdI_U65_n_14;
  wire gaussian_mac_mulawdI_U65_n_15;
  wire gaussian_mac_mulawdI_U65_n_16;
  wire gaussian_mac_mulawdI_U65_n_17;
  wire gaussian_mac_mulawdI_U65_n_18;
  wire gaussian_mac_mulawdI_U65_n_19;
  wire gaussian_mac_mulawdI_U65_n_2;
  wire gaussian_mac_mulawdI_U65_n_20;
  wire gaussian_mac_mulawdI_U65_n_21;
  wire gaussian_mac_mulawdI_U65_n_22;
  wire gaussian_mac_mulawdI_U65_n_23;
  wire gaussian_mac_mulawdI_U65_n_24;
  wire gaussian_mac_mulawdI_U65_n_25;
  wire gaussian_mac_mulawdI_U65_n_26;
  wire gaussian_mac_mulawdI_U65_n_27;
  wire gaussian_mac_mulawdI_U65_n_28;
  wire gaussian_mac_mulawdI_U65_n_29;
  wire gaussian_mac_mulawdI_U65_n_3;
  wire gaussian_mac_mulawdI_U65_n_30;
  wire gaussian_mac_mulawdI_U65_n_31;
  wire gaussian_mac_mulawdI_U65_n_32;
  wire gaussian_mac_mulawdI_U65_n_33;
  wire gaussian_mac_mulawdI_U65_n_34;
  wire gaussian_mac_mulawdI_U65_n_35;
  wire gaussian_mac_mulawdI_U65_n_36;
  wire gaussian_mac_mulawdI_U65_n_37;
  wire gaussian_mac_mulawdI_U65_n_38;
  wire gaussian_mac_mulawdI_U65_n_39;
  wire gaussian_mac_mulawdI_U65_n_4;
  wire gaussian_mac_mulawdI_U65_n_40;
  wire gaussian_mac_mulawdI_U65_n_41;
  wire gaussian_mac_mulawdI_U65_n_42;
  wire gaussian_mac_mulawdI_U65_n_43;
  wire gaussian_mac_mulawdI_U65_n_44;
  wire gaussian_mac_mulawdI_U65_n_45;
  wire gaussian_mac_mulawdI_U65_n_46;
  wire gaussian_mac_mulawdI_U65_n_47;
  wire gaussian_mac_mulawdI_U65_n_48;
  wire gaussian_mac_mulawdI_U65_n_49;
  wire gaussian_mac_mulawdI_U65_n_5;
  wire gaussian_mac_mulawdI_U65_n_50;
  wire gaussian_mac_mulawdI_U65_n_51;
  wire gaussian_mac_mulawdI_U65_n_52;
  wire gaussian_mac_mulawdI_U65_n_53;
  wire gaussian_mac_mulawdI_U65_n_54;
  wire gaussian_mac_mulawdI_U65_n_55;
  wire gaussian_mac_mulawdI_U65_n_56;
  wire gaussian_mac_mulawdI_U65_n_57;
  wire gaussian_mac_mulawdI_U65_n_6;
  wire gaussian_mac_mulawdI_U65_n_7;
  wire gaussian_mac_mulawdI_U65_n_8;
  wire gaussian_mac_mulawdI_U65_n_9;
  wire gaussian_mac_mulawdI_U68_n_0;
  wire gaussian_mac_mulawdI_U68_n_1;
  wire gaussian_mac_mulawdI_U68_n_10;
  wire gaussian_mac_mulawdI_U68_n_11;
  wire gaussian_mac_mulawdI_U68_n_12;
  wire gaussian_mac_mulawdI_U68_n_13;
  wire gaussian_mac_mulawdI_U68_n_14;
  wire gaussian_mac_mulawdI_U68_n_15;
  wire gaussian_mac_mulawdI_U68_n_16;
  wire gaussian_mac_mulawdI_U68_n_17;
  wire gaussian_mac_mulawdI_U68_n_18;
  wire gaussian_mac_mulawdI_U68_n_19;
  wire gaussian_mac_mulawdI_U68_n_2;
  wire gaussian_mac_mulawdI_U68_n_20;
  wire gaussian_mac_mulawdI_U68_n_21;
  wire gaussian_mac_mulawdI_U68_n_22;
  wire gaussian_mac_mulawdI_U68_n_23;
  wire gaussian_mac_mulawdI_U68_n_24;
  wire gaussian_mac_mulawdI_U68_n_25;
  wire gaussian_mac_mulawdI_U68_n_26;
  wire gaussian_mac_mulawdI_U68_n_27;
  wire gaussian_mac_mulawdI_U68_n_28;
  wire gaussian_mac_mulawdI_U68_n_29;
  wire gaussian_mac_mulawdI_U68_n_3;
  wire gaussian_mac_mulawdI_U68_n_30;
  wire gaussian_mac_mulawdI_U68_n_31;
  wire gaussian_mac_mulawdI_U68_n_32;
  wire gaussian_mac_mulawdI_U68_n_33;
  wire gaussian_mac_mulawdI_U68_n_34;
  wire gaussian_mac_mulawdI_U68_n_35;
  wire gaussian_mac_mulawdI_U68_n_36;
  wire gaussian_mac_mulawdI_U68_n_37;
  wire gaussian_mac_mulawdI_U68_n_38;
  wire gaussian_mac_mulawdI_U68_n_39;
  wire gaussian_mac_mulawdI_U68_n_4;
  wire gaussian_mac_mulawdI_U68_n_40;
  wire gaussian_mac_mulawdI_U68_n_41;
  wire gaussian_mac_mulawdI_U68_n_42;
  wire gaussian_mac_mulawdI_U68_n_43;
  wire gaussian_mac_mulawdI_U68_n_44;
  wire gaussian_mac_mulawdI_U68_n_45;
  wire gaussian_mac_mulawdI_U68_n_46;
  wire gaussian_mac_mulawdI_U68_n_47;
  wire gaussian_mac_mulawdI_U68_n_48;
  wire gaussian_mac_mulawdI_U68_n_49;
  wire gaussian_mac_mulawdI_U68_n_5;
  wire gaussian_mac_mulawdI_U68_n_50;
  wire gaussian_mac_mulawdI_U68_n_51;
  wire gaussian_mac_mulawdI_U68_n_52;
  wire gaussian_mac_mulawdI_U68_n_53;
  wire gaussian_mac_mulawdI_U68_n_54;
  wire gaussian_mac_mulawdI_U68_n_55;
  wire gaussian_mac_mulawdI_U68_n_56;
  wire gaussian_mac_mulawdI_U68_n_57;
  wire gaussian_mac_mulawdI_U68_n_6;
  wire gaussian_mac_mulawdI_U68_n_7;
  wire gaussian_mac_mulawdI_U68_n_8;
  wire gaussian_mac_mulawdI_U68_n_9;
  wire gaussian_mac_mulawdI_U71_n_0;
  wire gaussian_mac_mulawdI_U71_n_1;
  wire gaussian_mac_mulawdI_U71_n_10;
  wire gaussian_mac_mulawdI_U71_n_11;
  wire gaussian_mac_mulawdI_U71_n_12;
  wire gaussian_mac_mulawdI_U71_n_13;
  wire gaussian_mac_mulawdI_U71_n_14;
  wire gaussian_mac_mulawdI_U71_n_15;
  wire gaussian_mac_mulawdI_U71_n_16;
  wire gaussian_mac_mulawdI_U71_n_17;
  wire gaussian_mac_mulawdI_U71_n_18;
  wire gaussian_mac_mulawdI_U71_n_19;
  wire gaussian_mac_mulawdI_U71_n_2;
  wire gaussian_mac_mulawdI_U71_n_20;
  wire gaussian_mac_mulawdI_U71_n_21;
  wire gaussian_mac_mulawdI_U71_n_22;
  wire gaussian_mac_mulawdI_U71_n_23;
  wire gaussian_mac_mulawdI_U71_n_24;
  wire gaussian_mac_mulawdI_U71_n_25;
  wire gaussian_mac_mulawdI_U71_n_26;
  wire gaussian_mac_mulawdI_U71_n_27;
  wire gaussian_mac_mulawdI_U71_n_28;
  wire gaussian_mac_mulawdI_U71_n_29;
  wire gaussian_mac_mulawdI_U71_n_3;
  wire gaussian_mac_mulawdI_U71_n_30;
  wire gaussian_mac_mulawdI_U71_n_31;
  wire gaussian_mac_mulawdI_U71_n_32;
  wire gaussian_mac_mulawdI_U71_n_33;
  wire gaussian_mac_mulawdI_U71_n_34;
  wire gaussian_mac_mulawdI_U71_n_35;
  wire gaussian_mac_mulawdI_U71_n_36;
  wire gaussian_mac_mulawdI_U71_n_37;
  wire gaussian_mac_mulawdI_U71_n_38;
  wire gaussian_mac_mulawdI_U71_n_39;
  wire gaussian_mac_mulawdI_U71_n_4;
  wire gaussian_mac_mulawdI_U71_n_40;
  wire gaussian_mac_mulawdI_U71_n_41;
  wire gaussian_mac_mulawdI_U71_n_42;
  wire gaussian_mac_mulawdI_U71_n_43;
  wire gaussian_mac_mulawdI_U71_n_44;
  wire gaussian_mac_mulawdI_U71_n_45;
  wire gaussian_mac_mulawdI_U71_n_46;
  wire gaussian_mac_mulawdI_U71_n_47;
  wire gaussian_mac_mulawdI_U71_n_48;
  wire gaussian_mac_mulawdI_U71_n_49;
  wire gaussian_mac_mulawdI_U71_n_5;
  wire gaussian_mac_mulawdI_U71_n_50;
  wire gaussian_mac_mulawdI_U71_n_51;
  wire gaussian_mac_mulawdI_U71_n_52;
  wire gaussian_mac_mulawdI_U71_n_53;
  wire gaussian_mac_mulawdI_U71_n_54;
  wire gaussian_mac_mulawdI_U71_n_55;
  wire gaussian_mac_mulawdI_U71_n_56;
  wire gaussian_mac_mulawdI_U71_n_57;
  wire gaussian_mac_mulawdI_U71_n_6;
  wire gaussian_mac_mulawdI_U71_n_7;
  wire gaussian_mac_mulawdI_U71_n_8;
  wire gaussian_mac_mulawdI_U71_n_9;
  wire gaussian_mac_mulawdI_U76_n_0;
  wire gaussian_mac_mulawdI_U76_n_1;
  wire gaussian_mac_mulawdI_U76_n_10;
  wire gaussian_mac_mulawdI_U76_n_11;
  wire gaussian_mac_mulawdI_U76_n_12;
  wire gaussian_mac_mulawdI_U76_n_13;
  wire gaussian_mac_mulawdI_U76_n_14;
  wire gaussian_mac_mulawdI_U76_n_15;
  wire gaussian_mac_mulawdI_U76_n_16;
  wire gaussian_mac_mulawdI_U76_n_17;
  wire gaussian_mac_mulawdI_U76_n_2;
  wire gaussian_mac_mulawdI_U76_n_3;
  wire gaussian_mac_mulawdI_U76_n_4;
  wire gaussian_mac_mulawdI_U76_n_5;
  wire gaussian_mac_mulawdI_U76_n_6;
  wire gaussian_mac_mulawdI_U76_n_7;
  wire gaussian_mac_mulawdI_U76_n_8;
  wire gaussian_mac_mulawdI_U76_n_9;
  wire gaussian_mac_mulawdI_U82_n_0;
  wire gaussian_mac_mulawdI_U82_n_1;
  wire gaussian_mac_mulawdI_U82_n_10;
  wire gaussian_mac_mulawdI_U82_n_11;
  wire gaussian_mac_mulawdI_U82_n_12;
  wire gaussian_mac_mulawdI_U82_n_13;
  wire gaussian_mac_mulawdI_U82_n_14;
  wire gaussian_mac_mulawdI_U82_n_15;
  wire gaussian_mac_mulawdI_U82_n_16;
  wire gaussian_mac_mulawdI_U82_n_17;
  wire gaussian_mac_mulawdI_U82_n_2;
  wire gaussian_mac_mulawdI_U82_n_3;
  wire gaussian_mac_mulawdI_U82_n_4;
  wire gaussian_mac_mulawdI_U82_n_5;
  wire gaussian_mac_mulawdI_U82_n_6;
  wire gaussian_mac_mulawdI_U82_n_7;
  wire gaussian_mac_mulawdI_U82_n_8;
  wire gaussian_mac_mulawdI_U82_n_9;
  wire gaussian_mac_mulawdI_U88_n_0;
  wire gaussian_mac_mulawdI_U88_n_1;
  wire gaussian_mac_mulawdI_U88_n_10;
  wire gaussian_mac_mulawdI_U88_n_11;
  wire gaussian_mac_mulawdI_U88_n_12;
  wire gaussian_mac_mulawdI_U88_n_13;
  wire gaussian_mac_mulawdI_U88_n_14;
  wire gaussian_mac_mulawdI_U88_n_15;
  wire gaussian_mac_mulawdI_U88_n_16;
  wire gaussian_mac_mulawdI_U88_n_17;
  wire gaussian_mac_mulawdI_U88_n_2;
  wire gaussian_mac_mulawdI_U88_n_3;
  wire gaussian_mac_mulawdI_U88_n_4;
  wire gaussian_mac_mulawdI_U88_n_5;
  wire gaussian_mac_mulawdI_U88_n_6;
  wire gaussian_mac_mulawdI_U88_n_7;
  wire gaussian_mac_mulawdI_U88_n_8;
  wire gaussian_mac_mulawdI_U88_n_9;
  wire gaussian_mac_mulaxdS_U72_n_0;
  wire gaussian_mac_mulaxdS_U72_n_1;
  wire gaussian_mac_mulaxdS_U72_n_10;
  wire gaussian_mac_mulaxdS_U72_n_11;
  wire gaussian_mac_mulaxdS_U72_n_12;
  wire gaussian_mac_mulaxdS_U72_n_13;
  wire gaussian_mac_mulaxdS_U72_n_14;
  wire gaussian_mac_mulaxdS_U72_n_15;
  wire gaussian_mac_mulaxdS_U72_n_16;
  wire gaussian_mac_mulaxdS_U72_n_17;
  wire gaussian_mac_mulaxdS_U72_n_18;
  wire gaussian_mac_mulaxdS_U72_n_2;
  wire gaussian_mac_mulaxdS_U72_n_3;
  wire gaussian_mac_mulaxdS_U72_n_4;
  wire gaussian_mac_mulaxdS_U72_n_5;
  wire gaussian_mac_mulaxdS_U72_n_6;
  wire gaussian_mac_mulaxdS_U72_n_7;
  wire gaussian_mac_mulaxdS_U72_n_8;
  wire gaussian_mac_mulaxdS_U72_n_9;
  wire gaussian_mac_mulaxdS_U78_n_0;
  wire gaussian_mac_mulaxdS_U78_n_1;
  wire gaussian_mac_mulaxdS_U78_n_10;
  wire gaussian_mac_mulaxdS_U78_n_11;
  wire gaussian_mac_mulaxdS_U78_n_12;
  wire gaussian_mac_mulaxdS_U78_n_13;
  wire gaussian_mac_mulaxdS_U78_n_14;
  wire gaussian_mac_mulaxdS_U78_n_15;
  wire gaussian_mac_mulaxdS_U78_n_16;
  wire gaussian_mac_mulaxdS_U78_n_17;
  wire gaussian_mac_mulaxdS_U78_n_18;
  wire gaussian_mac_mulaxdS_U78_n_2;
  wire gaussian_mac_mulaxdS_U78_n_3;
  wire gaussian_mac_mulaxdS_U78_n_4;
  wire gaussian_mac_mulaxdS_U78_n_5;
  wire gaussian_mac_mulaxdS_U78_n_6;
  wire gaussian_mac_mulaxdS_U78_n_7;
  wire gaussian_mac_mulaxdS_U78_n_8;
  wire gaussian_mac_mulaxdS_U78_n_9;
  wire gaussian_mac_mulaxdS_U84_n_0;
  wire gaussian_mac_mulaxdS_U84_n_1;
  wire gaussian_mac_mulaxdS_U84_n_10;
  wire gaussian_mac_mulaxdS_U84_n_11;
  wire gaussian_mac_mulaxdS_U84_n_12;
  wire gaussian_mac_mulaxdS_U84_n_13;
  wire gaussian_mac_mulaxdS_U84_n_14;
  wire gaussian_mac_mulaxdS_U84_n_15;
  wire gaussian_mac_mulaxdS_U84_n_16;
  wire gaussian_mac_mulaxdS_U84_n_17;
  wire gaussian_mac_mulaxdS_U84_n_18;
  wire gaussian_mac_mulaxdS_U84_n_2;
  wire gaussian_mac_mulaxdS_U84_n_3;
  wire gaussian_mac_mulaxdS_U84_n_4;
  wire gaussian_mac_mulaxdS_U84_n_5;
  wire gaussian_mac_mulaxdS_U84_n_6;
  wire gaussian_mac_mulaxdS_U84_n_7;
  wire gaussian_mac_mulaxdS_U84_n_8;
  wire gaussian_mac_mulaxdS_U84_n_9;
  wire gaussian_mac_mulayd2_U73_n_0;
  wire gaussian_mac_mulayd2_U73_n_1;
  wire gaussian_mac_mulayd2_U73_n_10;
  wire gaussian_mac_mulayd2_U73_n_11;
  wire gaussian_mac_mulayd2_U73_n_12;
  wire gaussian_mac_mulayd2_U73_n_13;
  wire gaussian_mac_mulayd2_U73_n_14;
  wire gaussian_mac_mulayd2_U73_n_15;
  wire gaussian_mac_mulayd2_U73_n_16;
  wire gaussian_mac_mulayd2_U73_n_17;
  wire gaussian_mac_mulayd2_U73_n_18;
  wire gaussian_mac_mulayd2_U73_n_19;
  wire gaussian_mac_mulayd2_U73_n_2;
  wire gaussian_mac_mulayd2_U73_n_20;
  wire gaussian_mac_mulayd2_U73_n_3;
  wire gaussian_mac_mulayd2_U73_n_4;
  wire gaussian_mac_mulayd2_U73_n_5;
  wire gaussian_mac_mulayd2_U73_n_6;
  wire gaussian_mac_mulayd2_U73_n_7;
  wire gaussian_mac_mulayd2_U73_n_8;
  wire gaussian_mac_mulayd2_U73_n_9;
  wire gaussian_mac_mulayd2_U79_n_0;
  wire gaussian_mac_mulayd2_U79_n_1;
  wire gaussian_mac_mulayd2_U79_n_10;
  wire gaussian_mac_mulayd2_U79_n_11;
  wire gaussian_mac_mulayd2_U79_n_12;
  wire gaussian_mac_mulayd2_U79_n_13;
  wire gaussian_mac_mulayd2_U79_n_14;
  wire gaussian_mac_mulayd2_U79_n_15;
  wire gaussian_mac_mulayd2_U79_n_16;
  wire gaussian_mac_mulayd2_U79_n_17;
  wire gaussian_mac_mulayd2_U79_n_18;
  wire gaussian_mac_mulayd2_U79_n_19;
  wire gaussian_mac_mulayd2_U79_n_2;
  wire gaussian_mac_mulayd2_U79_n_20;
  wire gaussian_mac_mulayd2_U79_n_3;
  wire gaussian_mac_mulayd2_U79_n_4;
  wire gaussian_mac_mulayd2_U79_n_5;
  wire gaussian_mac_mulayd2_U79_n_6;
  wire gaussian_mac_mulayd2_U79_n_7;
  wire gaussian_mac_mulayd2_U79_n_8;
  wire gaussian_mac_mulayd2_U79_n_9;
  wire gaussian_mac_mulayd2_U85_n_0;
  wire gaussian_mac_mulayd2_U85_n_1;
  wire gaussian_mac_mulayd2_U85_n_10;
  wire gaussian_mac_mulayd2_U85_n_11;
  wire gaussian_mac_mulayd2_U85_n_12;
  wire gaussian_mac_mulayd2_U85_n_13;
  wire gaussian_mac_mulayd2_U85_n_14;
  wire gaussian_mac_mulayd2_U85_n_15;
  wire gaussian_mac_mulayd2_U85_n_16;
  wire gaussian_mac_mulayd2_U85_n_17;
  wire gaussian_mac_mulayd2_U85_n_18;
  wire gaussian_mac_mulayd2_U85_n_19;
  wire gaussian_mac_mulayd2_U85_n_2;
  wire gaussian_mac_mulayd2_U85_n_20;
  wire gaussian_mac_mulayd2_U85_n_3;
  wire gaussian_mac_mulayd2_U85_n_4;
  wire gaussian_mac_mulayd2_U85_n_5;
  wire gaussian_mac_mulayd2_U85_n_6;
  wire gaussian_mac_mulayd2_U85_n_7;
  wire gaussian_mac_mulayd2_U85_n_8;
  wire gaussian_mac_mulayd2_U85_n_9;
  wire grp_Filter2D_fu_138_ap_done;
  wire grp_Filter2D_fu_138_ap_start_reg;
  wire [31:1]i_V_fu_1096_p2;
  wire [31:0]i_V_reg_5353;
  wire \i_V_reg_5353_reg[12]_i_1_n_0 ;
  wire \i_V_reg_5353_reg[12]_i_1_n_1 ;
  wire \i_V_reg_5353_reg[12]_i_1_n_2 ;
  wire \i_V_reg_5353_reg[12]_i_1_n_3 ;
  wire \i_V_reg_5353_reg[16]_i_1_n_0 ;
  wire \i_V_reg_5353_reg[16]_i_1_n_1 ;
  wire \i_V_reg_5353_reg[16]_i_1_n_2 ;
  wire \i_V_reg_5353_reg[16]_i_1_n_3 ;
  wire \i_V_reg_5353_reg[20]_i_1_n_0 ;
  wire \i_V_reg_5353_reg[20]_i_1_n_1 ;
  wire \i_V_reg_5353_reg[20]_i_1_n_2 ;
  wire \i_V_reg_5353_reg[20]_i_1_n_3 ;
  wire \i_V_reg_5353_reg[24]_i_1_n_0 ;
  wire \i_V_reg_5353_reg[24]_i_1_n_1 ;
  wire \i_V_reg_5353_reg[24]_i_1_n_2 ;
  wire \i_V_reg_5353_reg[24]_i_1_n_3 ;
  wire \i_V_reg_5353_reg[28]_i_1_n_0 ;
  wire \i_V_reg_5353_reg[28]_i_1_n_1 ;
  wire \i_V_reg_5353_reg[28]_i_1_n_2 ;
  wire \i_V_reg_5353_reg[28]_i_1_n_3 ;
  wire \i_V_reg_5353_reg[31]_i_1_n_2 ;
  wire \i_V_reg_5353_reg[31]_i_1_n_3 ;
  wire \i_V_reg_5353_reg[4]_i_1_n_0 ;
  wire \i_V_reg_5353_reg[4]_i_1_n_1 ;
  wire \i_V_reg_5353_reg[4]_i_1_n_2 ;
  wire \i_V_reg_5353_reg[4]_i_1_n_3 ;
  wire \i_V_reg_5353_reg[8]_i_1_n_0 ;
  wire \i_V_reg_5353_reg[8]_i_1_n_1 ;
  wire \i_V_reg_5353_reg[8]_i_1_n_2 ;
  wire \i_V_reg_5353_reg[8]_i_1_n_3 ;
  wire internal_empty_n_i_4_n_0;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire k_buf_0_val_5_addr_reg_55060;
  wire k_buf_0_val_5_ce0;
  wire k_buf_0_val_5_ce1;
  wire k_buf_0_val_6_ce1;
  wire k_buf_0_val_7_ce1;
  wire k_buf_2_val_9_U_n_35;
  wire k_buf_2_val_9_U_n_36;
  wire [10:0]k_buf_2_val_9_addr_reg_5609;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_10 ;
  wire \mOutPtr_reg[0]_2 ;
  wire \mOutPtr_reg[0]_3 ;
  wire \mOutPtr_reg[0]_4 ;
  wire \mOutPtr_reg[0]_5 ;
  wire \mOutPtr_reg[0]_6 ;
  wire \mOutPtr_reg[0]_7 ;
  wire \mOutPtr_reg[0]_8 ;
  wire \mOutPtr_reg[0]_9 ;
  wire [7:0]mux_1_0;
  wire [7:0]mux_1_0__0;
  wire [7:0]mux_1_0__1;
  wire [7:0]mux_1_1;
  wire [7:0]mux_1_1__0;
  wire [7:0]mux_1_1__1;
  wire [7:0]mux_2_0;
  wire [7:0]mux_2_0__0;
  wire [7:0]mux_2_0__1;
  wire [7:0]mux_2_0__10;
  wire [7:0]mux_2_0__2;
  wire [7:0]mux_2_0__3;
  wire [7:0]mux_2_0__4;
  wire [7:0]mux_2_0__5;
  wire [7:0]mux_2_0__6;
  wire [7:0]mux_2_0__7;
  wire [7:0]mux_2_0__8;
  wire [7:0]mux_2_0__9;
  wire or_cond_i_fu_1687_p2;
  wire or_cond_i_i_reg_5473;
  wire \or_cond_i_i_reg_5473[0]_i_10_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_11_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_12_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_13_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_15_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_16_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_17_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_18_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_1_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_20_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_21_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_22_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_23_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_24_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_25_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_26_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_27_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_29_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_30_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_31_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_32_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_34_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_35_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_36_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_37_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_38_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_39_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_40_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_41_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_43_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_44_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_45_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_46_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_47_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_48_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_49_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_50_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_51_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_52_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_53_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_54_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_56_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_57_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_58_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_59_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_60_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_61_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_62_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_63_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_6_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_7_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_8_n_0 ;
  wire \or_cond_i_i_reg_5473[0]_i_9_n_0 ;
  wire or_cond_i_i_reg_5473_pp0_iter1_reg;
  wire \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0]_0 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_14_n_0 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_14_n_1 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_14_n_2 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_14_n_3 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_14_n_4 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_14_n_5 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_14_n_6 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_14_n_7 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_19_n_0 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_19_n_1 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_19_n_2 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_19_n_3 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_28_n_0 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_28_n_1 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_28_n_2 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_28_n_3 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_28_n_4 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_28_n_5 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_28_n_6 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_28_n_7 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_33_n_0 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_33_n_1 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_33_n_2 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_33_n_3 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_3_n_1 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_3_n_2 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_3_n_3 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_42_n_0 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_42_n_1 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_42_n_2 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_42_n_3 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_42_n_4 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_42_n_5 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_42_n_6 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_42_n_7 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_4_n_1 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_4_n_2 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_4_n_3 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_4_n_5 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_4_n_6 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_4_n_7 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_55_n_0 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_55_n_1 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_55_n_2 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_55_n_3 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_55_n_4 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_55_n_5 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_55_n_6 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_55_n_7 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_5_n_0 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_5_n_1 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_5_n_2 ;
  wire \or_cond_i_i_reg_5473_reg[0]_i_5_n_3 ;
  wire or_cond_i_reg_5502;
  wire \or_cond_i_reg_5502[0]_i_2_n_0 ;
  wire \or_cond_i_reg_5502[0]_i_3_n_0 ;
  wire \or_cond_i_reg_5502[0]_i_4_n_0 ;
  wire \or_cond_i_reg_5502[0]_i_5_n_0 ;
  wire \or_cond_i_reg_5502[0]_i_6_n_0 ;
  wire \or_cond_i_reg_5502[0]_i_7_n_0 ;
  wire \or_cond_i_reg_5502[0]_i_8_n_0 ;
  wire or_cond_i_reg_5502_pp0_iter1_reg;
  wire or_cond_i_reg_5502_pp0_iter2_reg;
  wire or_cond_i_reg_5502_pp0_iter3_reg;
  wire or_cond_i_reg_5502_pp0_iter4_reg;
  wire or_cond_i_reg_5502_pp0_iter5_reg;
  wire or_cond_i_reg_5502_pp0_iter6_reg;
  wire or_cond_i_reg_5502_pp0_iter7_reg;
  wire p_0_in;
  wire [9:5]p_0_in__0;
  wire p_10_in;
  wire p_18_in;
  wire p_19_in;
  wire p_1_in21_out;
  wire p_Val2_12_reg_6077;
  wire p_Val2_12_reg_60770;
  wire \p_Val2_12_reg_6077[4]_i_11_n_0 ;
  wire \p_Val2_12_reg_6077[4]_i_12_n_0 ;
  wire \p_Val2_12_reg_6077[4]_i_13_n_0 ;
  wire \p_Val2_12_reg_6077[4]_i_14_n_0 ;
  wire \p_Val2_12_reg_6077[4]_i_15_n_0 ;
  wire \p_Val2_12_reg_6077[4]_i_16_n_0 ;
  wire \p_Val2_12_reg_6077[4]_i_17_n_0 ;
  wire \p_Val2_12_reg_6077[4]_i_18_n_0 ;
  wire \p_Val2_12_reg_6077[4]_i_21_n_0 ;
  wire \p_Val2_12_reg_6077[4]_i_22_n_0 ;
  wire \p_Val2_12_reg_6077[4]_i_23_n_0 ;
  wire \p_Val2_12_reg_6077[4]_i_24_n_0 ;
  wire \p_Val2_12_reg_6077[4]_i_25_n_0 ;
  wire \p_Val2_12_reg_6077[4]_i_26_n_0 ;
  wire \p_Val2_12_reg_6077[4]_i_27_n_0 ;
  wire \p_Val2_12_reg_6077[4]_i_28_n_0 ;
  wire \p_Val2_12_reg_6077[4]_i_30_n_0 ;
  wire \p_Val2_12_reg_6077[4]_i_31_n_0 ;
  wire \p_Val2_12_reg_6077[4]_i_32_n_0 ;
  wire \p_Val2_12_reg_6077[4]_i_33_n_0 ;
  wire \p_Val2_12_reg_6077[4]_i_34_n_0 ;
  wire \p_Val2_12_reg_6077[4]_i_35_n_0 ;
  wire \p_Val2_12_reg_6077[4]_i_36_n_0 ;
  wire \p_Val2_12_reg_6077[4]_i_37_n_0 ;
  wire \p_Val2_12_reg_6077[4]_i_38_n_0 ;
  wire \p_Val2_12_reg_6077[4]_i_39_n_0 ;
  wire \p_Val2_12_reg_6077[4]_i_40_n_0 ;
  wire \p_Val2_12_reg_6077[4]_i_41_n_0 ;
  wire \p_Val2_12_reg_6077[4]_i_5_n_0 ;
  wire \p_Val2_12_reg_6077[4]_i_6_n_0 ;
  wire \p_Val2_12_reg_6077[4]_i_7_n_0 ;
  wire \p_Val2_12_reg_6077[4]_i_8_n_0 ;
  wire \p_Val2_12_reg_6077[7]_i_10_n_0 ;
  wire \p_Val2_12_reg_6077[7]_i_11_n_0 ;
  wire \p_Val2_12_reg_6077[7]_i_12_n_0 ;
  wire \p_Val2_12_reg_6077[7]_i_13_n_0 ;
  wire \p_Val2_12_reg_6077[7]_i_14_n_0 ;
  wire \p_Val2_12_reg_6077[7]_i_15_n_0 ;
  wire \p_Val2_12_reg_6077[7]_i_5_n_0 ;
  wire \p_Val2_12_reg_6077[7]_i_9_n_0 ;
  wire \p_Val2_12_reg_6077_reg[4]_i_10_n_0 ;
  wire \p_Val2_12_reg_6077_reg[4]_i_10_n_1 ;
  wire \p_Val2_12_reg_6077_reg[4]_i_10_n_2 ;
  wire \p_Val2_12_reg_6077_reg[4]_i_10_n_3 ;
  wire \p_Val2_12_reg_6077_reg[4]_i_19_n_0 ;
  wire \p_Val2_12_reg_6077_reg[4]_i_19_n_1 ;
  wire \p_Val2_12_reg_6077_reg[4]_i_19_n_2 ;
  wire \p_Val2_12_reg_6077_reg[4]_i_19_n_3 ;
  wire \p_Val2_12_reg_6077_reg[4]_i_20_n_0 ;
  wire \p_Val2_12_reg_6077_reg[4]_i_20_n_1 ;
  wire \p_Val2_12_reg_6077_reg[4]_i_20_n_2 ;
  wire \p_Val2_12_reg_6077_reg[4]_i_20_n_3 ;
  wire \p_Val2_12_reg_6077_reg[4]_i_29_n_0 ;
  wire \p_Val2_12_reg_6077_reg[4]_i_29_n_1 ;
  wire \p_Val2_12_reg_6077_reg[4]_i_29_n_2 ;
  wire \p_Val2_12_reg_6077_reg[4]_i_29_n_3 ;
  wire \p_Val2_12_reg_6077_reg[4]_i_2_n_0 ;
  wire \p_Val2_12_reg_6077_reg[4]_i_2_n_1 ;
  wire \p_Val2_12_reg_6077_reg[4]_i_2_n_2 ;
  wire \p_Val2_12_reg_6077_reg[4]_i_2_n_3 ;
  wire \p_Val2_12_reg_6077_reg[4]_i_3_n_0 ;
  wire \p_Val2_12_reg_6077_reg[4]_i_3_n_1 ;
  wire \p_Val2_12_reg_6077_reg[4]_i_3_n_2 ;
  wire \p_Val2_12_reg_6077_reg[4]_i_3_n_3 ;
  wire \p_Val2_12_reg_6077_reg[4]_i_4_n_0 ;
  wire \p_Val2_12_reg_6077_reg[4]_i_4_n_1 ;
  wire \p_Val2_12_reg_6077_reg[4]_i_4_n_2 ;
  wire \p_Val2_12_reg_6077_reg[4]_i_4_n_3 ;
  wire \p_Val2_12_reg_6077_reg[4]_i_9_n_0 ;
  wire \p_Val2_12_reg_6077_reg[4]_i_9_n_1 ;
  wire \p_Val2_12_reg_6077_reg[4]_i_9_n_2 ;
  wire \p_Val2_12_reg_6077_reg[4]_i_9_n_3 ;
  wire [7:0]\p_Val2_12_reg_6077_reg[7]_0 ;
  wire \p_Val2_12_reg_6077_reg[7]_i_4_n_3 ;
  wire \p_Val2_12_reg_6077_reg[7]_i_6_n_0 ;
  wire \p_Val2_12_reg_6077_reg[7]_i_6_n_1 ;
  wire \p_Val2_12_reg_6077_reg[7]_i_6_n_2 ;
  wire \p_Val2_12_reg_6077_reg[7]_i_6_n_3 ;
  wire \p_Val2_12_reg_6077_reg[7]_i_7_n_3 ;
  wire \p_Val2_12_reg_6077_reg[7]_i_8_n_0 ;
  wire \p_Val2_12_reg_6077_reg[7]_i_8_n_1 ;
  wire \p_Val2_12_reg_6077_reg[7]_i_8_n_2 ;
  wire \p_Val2_12_reg_6077_reg[7]_i_8_n_3 ;
  wire p_Val2_13_reg_6082;
  wire \p_Val2_13_reg_6082[4]_i_11_n_0 ;
  wire \p_Val2_13_reg_6082[4]_i_12_n_0 ;
  wire \p_Val2_13_reg_6082[4]_i_13_n_0 ;
  wire \p_Val2_13_reg_6082[4]_i_14_n_0 ;
  wire \p_Val2_13_reg_6082[4]_i_15_n_0 ;
  wire \p_Val2_13_reg_6082[4]_i_16_n_0 ;
  wire \p_Val2_13_reg_6082[4]_i_17_n_0 ;
  wire \p_Val2_13_reg_6082[4]_i_18_n_0 ;
  wire \p_Val2_13_reg_6082[4]_i_21_n_0 ;
  wire \p_Val2_13_reg_6082[4]_i_22_n_0 ;
  wire \p_Val2_13_reg_6082[4]_i_23_n_0 ;
  wire \p_Val2_13_reg_6082[4]_i_24_n_0 ;
  wire \p_Val2_13_reg_6082[4]_i_25_n_0 ;
  wire \p_Val2_13_reg_6082[4]_i_26_n_0 ;
  wire \p_Val2_13_reg_6082[4]_i_27_n_0 ;
  wire \p_Val2_13_reg_6082[4]_i_28_n_0 ;
  wire \p_Val2_13_reg_6082[4]_i_30_n_0 ;
  wire \p_Val2_13_reg_6082[4]_i_31_n_0 ;
  wire \p_Val2_13_reg_6082[4]_i_32_n_0 ;
  wire \p_Val2_13_reg_6082[4]_i_33_n_0 ;
  wire \p_Val2_13_reg_6082[4]_i_34_n_0 ;
  wire \p_Val2_13_reg_6082[4]_i_35_n_0 ;
  wire \p_Val2_13_reg_6082[4]_i_36_n_0 ;
  wire \p_Val2_13_reg_6082[4]_i_37_n_0 ;
  wire \p_Val2_13_reg_6082[4]_i_38_n_0 ;
  wire \p_Val2_13_reg_6082[4]_i_39_n_0 ;
  wire \p_Val2_13_reg_6082[4]_i_40_n_0 ;
  wire \p_Val2_13_reg_6082[4]_i_41_n_0 ;
  wire \p_Val2_13_reg_6082[4]_i_5_n_0 ;
  wire \p_Val2_13_reg_6082[4]_i_6_n_0 ;
  wire \p_Val2_13_reg_6082[4]_i_7_n_0 ;
  wire \p_Val2_13_reg_6082[4]_i_8_n_0 ;
  wire \p_Val2_13_reg_6082[7]_i_10_n_0 ;
  wire \p_Val2_13_reg_6082[7]_i_11_n_0 ;
  wire \p_Val2_13_reg_6082[7]_i_12_n_0 ;
  wire \p_Val2_13_reg_6082[7]_i_13_n_0 ;
  wire \p_Val2_13_reg_6082[7]_i_14_n_0 ;
  wire \p_Val2_13_reg_6082[7]_i_4_n_0 ;
  wire \p_Val2_13_reg_6082[7]_i_8_n_0 ;
  wire \p_Val2_13_reg_6082[7]_i_9_n_0 ;
  wire \p_Val2_13_reg_6082_reg[4]_i_10_n_0 ;
  wire \p_Val2_13_reg_6082_reg[4]_i_10_n_1 ;
  wire \p_Val2_13_reg_6082_reg[4]_i_10_n_2 ;
  wire \p_Val2_13_reg_6082_reg[4]_i_10_n_3 ;
  wire \p_Val2_13_reg_6082_reg[4]_i_19_n_0 ;
  wire \p_Val2_13_reg_6082_reg[4]_i_19_n_1 ;
  wire \p_Val2_13_reg_6082_reg[4]_i_19_n_2 ;
  wire \p_Val2_13_reg_6082_reg[4]_i_19_n_3 ;
  wire \p_Val2_13_reg_6082_reg[4]_i_20_n_0 ;
  wire \p_Val2_13_reg_6082_reg[4]_i_20_n_1 ;
  wire \p_Val2_13_reg_6082_reg[4]_i_20_n_2 ;
  wire \p_Val2_13_reg_6082_reg[4]_i_20_n_3 ;
  wire \p_Val2_13_reg_6082_reg[4]_i_29_n_0 ;
  wire \p_Val2_13_reg_6082_reg[4]_i_29_n_1 ;
  wire \p_Val2_13_reg_6082_reg[4]_i_29_n_2 ;
  wire \p_Val2_13_reg_6082_reg[4]_i_29_n_3 ;
  wire \p_Val2_13_reg_6082_reg[4]_i_2_n_0 ;
  wire \p_Val2_13_reg_6082_reg[4]_i_2_n_1 ;
  wire \p_Val2_13_reg_6082_reg[4]_i_2_n_2 ;
  wire \p_Val2_13_reg_6082_reg[4]_i_2_n_3 ;
  wire \p_Val2_13_reg_6082_reg[4]_i_3_n_0 ;
  wire \p_Val2_13_reg_6082_reg[4]_i_3_n_1 ;
  wire \p_Val2_13_reg_6082_reg[4]_i_3_n_2 ;
  wire \p_Val2_13_reg_6082_reg[4]_i_3_n_3 ;
  wire \p_Val2_13_reg_6082_reg[4]_i_4_n_0 ;
  wire \p_Val2_13_reg_6082_reg[4]_i_4_n_1 ;
  wire \p_Val2_13_reg_6082_reg[4]_i_4_n_2 ;
  wire \p_Val2_13_reg_6082_reg[4]_i_4_n_3 ;
  wire \p_Val2_13_reg_6082_reg[4]_i_9_n_0 ;
  wire \p_Val2_13_reg_6082_reg[4]_i_9_n_1 ;
  wire \p_Val2_13_reg_6082_reg[4]_i_9_n_2 ;
  wire \p_Val2_13_reg_6082_reg[4]_i_9_n_3 ;
  wire [7:0]\p_Val2_13_reg_6082_reg[7]_0 ;
  wire \p_Val2_13_reg_6082_reg[7]_i_3_n_3 ;
  wire \p_Val2_13_reg_6082_reg[7]_i_5_n_0 ;
  wire \p_Val2_13_reg_6082_reg[7]_i_5_n_1 ;
  wire \p_Val2_13_reg_6082_reg[7]_i_5_n_2 ;
  wire \p_Val2_13_reg_6082_reg[7]_i_5_n_3 ;
  wire \p_Val2_13_reg_6082_reg[7]_i_6_n_3 ;
  wire \p_Val2_13_reg_6082_reg[7]_i_7_n_0 ;
  wire \p_Val2_13_reg_6082_reg[7]_i_7_n_1 ;
  wire \p_Val2_13_reg_6082_reg[7]_i_7_n_2 ;
  wire \p_Val2_13_reg_6082_reg[7]_i_7_n_3 ;
  wire p_Val2_14_reg_6087;
  wire \p_Val2_14_reg_6087[4]_i_11_n_0 ;
  wire \p_Val2_14_reg_6087[4]_i_12_n_0 ;
  wire \p_Val2_14_reg_6087[4]_i_13_n_0 ;
  wire \p_Val2_14_reg_6087[4]_i_14_n_0 ;
  wire \p_Val2_14_reg_6087[4]_i_15_n_0 ;
  wire \p_Val2_14_reg_6087[4]_i_16_n_0 ;
  wire \p_Val2_14_reg_6087[4]_i_17_n_0 ;
  wire \p_Val2_14_reg_6087[4]_i_18_n_0 ;
  wire \p_Val2_14_reg_6087[4]_i_21_n_0 ;
  wire \p_Val2_14_reg_6087[4]_i_22_n_0 ;
  wire \p_Val2_14_reg_6087[4]_i_23_n_0 ;
  wire \p_Val2_14_reg_6087[4]_i_24_n_0 ;
  wire \p_Val2_14_reg_6087[4]_i_25_n_0 ;
  wire \p_Val2_14_reg_6087[4]_i_26_n_0 ;
  wire \p_Val2_14_reg_6087[4]_i_27_n_0 ;
  wire \p_Val2_14_reg_6087[4]_i_28_n_0 ;
  wire \p_Val2_14_reg_6087[4]_i_30_n_0 ;
  wire \p_Val2_14_reg_6087[4]_i_31_n_0 ;
  wire \p_Val2_14_reg_6087[4]_i_32_n_0 ;
  wire \p_Val2_14_reg_6087[4]_i_33_n_0 ;
  wire \p_Val2_14_reg_6087[4]_i_34_n_0 ;
  wire \p_Val2_14_reg_6087[4]_i_35_n_0 ;
  wire \p_Val2_14_reg_6087[4]_i_36_n_0 ;
  wire \p_Val2_14_reg_6087[4]_i_37_n_0 ;
  wire \p_Val2_14_reg_6087[4]_i_38_n_0 ;
  wire \p_Val2_14_reg_6087[4]_i_39_n_0 ;
  wire \p_Val2_14_reg_6087[4]_i_40_n_0 ;
  wire \p_Val2_14_reg_6087[4]_i_41_n_0 ;
  wire \p_Val2_14_reg_6087[4]_i_5_n_0 ;
  wire \p_Val2_14_reg_6087[4]_i_6_n_0 ;
  wire \p_Val2_14_reg_6087[4]_i_7_n_0 ;
  wire \p_Val2_14_reg_6087[4]_i_8_n_0 ;
  wire \p_Val2_14_reg_6087[7]_i_10_n_0 ;
  wire \p_Val2_14_reg_6087[7]_i_11_n_0 ;
  wire \p_Val2_14_reg_6087[7]_i_12_n_0 ;
  wire \p_Val2_14_reg_6087[7]_i_13_n_0 ;
  wire \p_Val2_14_reg_6087[7]_i_14_n_0 ;
  wire \p_Val2_14_reg_6087[7]_i_4_n_0 ;
  wire \p_Val2_14_reg_6087[7]_i_8_n_0 ;
  wire \p_Val2_14_reg_6087[7]_i_9_n_0 ;
  wire \p_Val2_14_reg_6087_reg[4]_i_10_n_0 ;
  wire \p_Val2_14_reg_6087_reg[4]_i_10_n_1 ;
  wire \p_Val2_14_reg_6087_reg[4]_i_10_n_2 ;
  wire \p_Val2_14_reg_6087_reg[4]_i_10_n_3 ;
  wire \p_Val2_14_reg_6087_reg[4]_i_19_n_0 ;
  wire \p_Val2_14_reg_6087_reg[4]_i_19_n_1 ;
  wire \p_Val2_14_reg_6087_reg[4]_i_19_n_2 ;
  wire \p_Val2_14_reg_6087_reg[4]_i_19_n_3 ;
  wire \p_Val2_14_reg_6087_reg[4]_i_20_n_0 ;
  wire \p_Val2_14_reg_6087_reg[4]_i_20_n_1 ;
  wire \p_Val2_14_reg_6087_reg[4]_i_20_n_2 ;
  wire \p_Val2_14_reg_6087_reg[4]_i_20_n_3 ;
  wire \p_Val2_14_reg_6087_reg[4]_i_29_n_0 ;
  wire \p_Val2_14_reg_6087_reg[4]_i_29_n_1 ;
  wire \p_Val2_14_reg_6087_reg[4]_i_29_n_2 ;
  wire \p_Val2_14_reg_6087_reg[4]_i_29_n_3 ;
  wire \p_Val2_14_reg_6087_reg[4]_i_2_n_0 ;
  wire \p_Val2_14_reg_6087_reg[4]_i_2_n_1 ;
  wire \p_Val2_14_reg_6087_reg[4]_i_2_n_2 ;
  wire \p_Val2_14_reg_6087_reg[4]_i_2_n_3 ;
  wire \p_Val2_14_reg_6087_reg[4]_i_3_n_0 ;
  wire \p_Val2_14_reg_6087_reg[4]_i_3_n_1 ;
  wire \p_Val2_14_reg_6087_reg[4]_i_3_n_2 ;
  wire \p_Val2_14_reg_6087_reg[4]_i_3_n_3 ;
  wire \p_Val2_14_reg_6087_reg[4]_i_4_n_0 ;
  wire \p_Val2_14_reg_6087_reg[4]_i_4_n_1 ;
  wire \p_Val2_14_reg_6087_reg[4]_i_4_n_2 ;
  wire \p_Val2_14_reg_6087_reg[4]_i_4_n_3 ;
  wire \p_Val2_14_reg_6087_reg[4]_i_9_n_0 ;
  wire \p_Val2_14_reg_6087_reg[4]_i_9_n_1 ;
  wire \p_Val2_14_reg_6087_reg[4]_i_9_n_2 ;
  wire \p_Val2_14_reg_6087_reg[4]_i_9_n_3 ;
  wire [7:0]\p_Val2_14_reg_6087_reg[7]_0 ;
  wire \p_Val2_14_reg_6087_reg[7]_i_3_n_3 ;
  wire \p_Val2_14_reg_6087_reg[7]_i_5_n_0 ;
  wire \p_Val2_14_reg_6087_reg[7]_i_5_n_1 ;
  wire \p_Val2_14_reg_6087_reg[7]_i_5_n_2 ;
  wire \p_Val2_14_reg_6087_reg[7]_i_5_n_3 ;
  wire \p_Val2_14_reg_6087_reg[7]_i_6_n_3 ;
  wire \p_Val2_14_reg_6087_reg[7]_i_7_n_0 ;
  wire \p_Val2_14_reg_6087_reg[7]_i_7_n_1 ;
  wire \p_Val2_14_reg_6087_reg[7]_i_7_n_2 ;
  wire \p_Val2_14_reg_6087_reg[7]_i_7_n_3 ;
  wire [7:7]p_Val2_1_fu_3895_p4;
  wire [6:0]p_Val2_1_fu_3895_p4__0;
  wire [7:7]p_Val2_2_fu_3925_p2;
  wire [6:0]p_Val2_2_fu_3925_p2__0;
  wire [7:7]p_Val2_4_fu_3976_p4;
  wire [6:0]p_Val2_4_fu_3976_p4__0;
  wire [7:7]p_Val2_5_fu_4006_p2;
  wire [6:0]p_Val2_5_fu_4006_p2__0;
  wire p_Val2_75_0_0_1_reg_56540;
  wire p_Val2_75_0_0_1_reg_5654_reg_n_100;
  wire p_Val2_75_0_0_1_reg_5654_reg_n_101;
  wire p_Val2_75_0_0_1_reg_5654_reg_n_102;
  wire p_Val2_75_0_0_1_reg_5654_reg_n_103;
  wire p_Val2_75_0_0_1_reg_5654_reg_n_104;
  wire p_Val2_75_0_0_1_reg_5654_reg_n_105;
  wire p_Val2_75_0_0_1_reg_5654_reg_n_89;
  wire p_Val2_75_0_0_1_reg_5654_reg_n_90;
  wire p_Val2_75_0_0_1_reg_5654_reg_n_91;
  wire p_Val2_75_0_0_1_reg_5654_reg_n_92;
  wire p_Val2_75_0_0_1_reg_5654_reg_n_93;
  wire p_Val2_75_0_0_1_reg_5654_reg_n_94;
  wire p_Val2_75_0_0_1_reg_5654_reg_n_95;
  wire p_Val2_75_0_0_1_reg_5654_reg_n_96;
  wire p_Val2_75_0_0_1_reg_5654_reg_n_97;
  wire p_Val2_75_0_0_1_reg_5654_reg_n_98;
  wire p_Val2_75_0_0_1_reg_5654_reg_n_99;
  wire p_Val2_75_0_1_2_reg_58370;
  wire p_Val2_75_0_1_2_reg_5837_reg_n_100;
  wire p_Val2_75_0_1_2_reg_5837_reg_n_101;
  wire p_Val2_75_0_1_2_reg_5837_reg_n_102;
  wire p_Val2_75_0_1_2_reg_5837_reg_n_103;
  wire p_Val2_75_0_1_2_reg_5837_reg_n_104;
  wire p_Val2_75_0_1_2_reg_5837_reg_n_105;
  wire p_Val2_75_0_1_2_reg_5837_reg_n_86;
  wire p_Val2_75_0_1_2_reg_5837_reg_n_87;
  wire p_Val2_75_0_1_2_reg_5837_reg_n_88;
  wire p_Val2_75_0_1_2_reg_5837_reg_n_89;
  wire p_Val2_75_0_1_2_reg_5837_reg_n_90;
  wire p_Val2_75_0_1_2_reg_5837_reg_n_91;
  wire p_Val2_75_0_1_2_reg_5837_reg_n_92;
  wire p_Val2_75_0_1_2_reg_5837_reg_n_93;
  wire p_Val2_75_0_1_2_reg_5837_reg_n_94;
  wire p_Val2_75_0_1_2_reg_5837_reg_n_95;
  wire p_Val2_75_0_1_2_reg_5837_reg_n_96;
  wire p_Val2_75_0_1_2_reg_5837_reg_n_97;
  wire p_Val2_75_0_1_2_reg_5837_reg_n_98;
  wire p_Val2_75_0_1_2_reg_5837_reg_n_99;
  wire [20:0]p_Val2_75_0_2_1_fu_3404_p2;
  wire p_Val2_75_0_2_1_reg_59170;
  wire p_Val2_75_1_0_1_reg_5698_reg_n_100;
  wire p_Val2_75_1_0_1_reg_5698_reg_n_101;
  wire p_Val2_75_1_0_1_reg_5698_reg_n_102;
  wire p_Val2_75_1_0_1_reg_5698_reg_n_103;
  wire p_Val2_75_1_0_1_reg_5698_reg_n_104;
  wire p_Val2_75_1_0_1_reg_5698_reg_n_105;
  wire p_Val2_75_1_0_1_reg_5698_reg_n_89;
  wire p_Val2_75_1_0_1_reg_5698_reg_n_90;
  wire p_Val2_75_1_0_1_reg_5698_reg_n_91;
  wire p_Val2_75_1_0_1_reg_5698_reg_n_92;
  wire p_Val2_75_1_0_1_reg_5698_reg_n_93;
  wire p_Val2_75_1_0_1_reg_5698_reg_n_94;
  wire p_Val2_75_1_0_1_reg_5698_reg_n_95;
  wire p_Val2_75_1_0_1_reg_5698_reg_n_96;
  wire p_Val2_75_1_0_1_reg_5698_reg_n_97;
  wire p_Val2_75_1_0_1_reg_5698_reg_n_98;
  wire p_Val2_75_1_0_1_reg_5698_reg_n_99;
  wire p_Val2_75_1_1_2_reg_5862_reg_n_100;
  wire p_Val2_75_1_1_2_reg_5862_reg_n_101;
  wire p_Val2_75_1_1_2_reg_5862_reg_n_102;
  wire p_Val2_75_1_1_2_reg_5862_reg_n_103;
  wire p_Val2_75_1_1_2_reg_5862_reg_n_104;
  wire p_Val2_75_1_1_2_reg_5862_reg_n_105;
  wire p_Val2_75_1_1_2_reg_5862_reg_n_86;
  wire p_Val2_75_1_1_2_reg_5862_reg_n_87;
  wire p_Val2_75_1_1_2_reg_5862_reg_n_88;
  wire p_Val2_75_1_1_2_reg_5862_reg_n_89;
  wire p_Val2_75_1_1_2_reg_5862_reg_n_90;
  wire p_Val2_75_1_1_2_reg_5862_reg_n_91;
  wire p_Val2_75_1_1_2_reg_5862_reg_n_92;
  wire p_Val2_75_1_1_2_reg_5862_reg_n_93;
  wire p_Val2_75_1_1_2_reg_5862_reg_n_94;
  wire p_Val2_75_1_1_2_reg_5862_reg_n_95;
  wire p_Val2_75_1_1_2_reg_5862_reg_n_96;
  wire p_Val2_75_1_1_2_reg_5862_reg_n_97;
  wire p_Val2_75_1_1_2_reg_5862_reg_n_98;
  wire p_Val2_75_1_1_2_reg_5862_reg_n_99;
  wire [20:0]p_Val2_75_1_2_1_fu_3476_p2;
  wire p_Val2_75_2_0_1_reg_5742_reg_n_100;
  wire p_Val2_75_2_0_1_reg_5742_reg_n_101;
  wire p_Val2_75_2_0_1_reg_5742_reg_n_102;
  wire p_Val2_75_2_0_1_reg_5742_reg_n_103;
  wire p_Val2_75_2_0_1_reg_5742_reg_n_104;
  wire p_Val2_75_2_0_1_reg_5742_reg_n_105;
  wire p_Val2_75_2_0_1_reg_5742_reg_n_89;
  wire p_Val2_75_2_0_1_reg_5742_reg_n_90;
  wire p_Val2_75_2_0_1_reg_5742_reg_n_91;
  wire p_Val2_75_2_0_1_reg_5742_reg_n_92;
  wire p_Val2_75_2_0_1_reg_5742_reg_n_93;
  wire p_Val2_75_2_0_1_reg_5742_reg_n_94;
  wire p_Val2_75_2_0_1_reg_5742_reg_n_95;
  wire p_Val2_75_2_0_1_reg_5742_reg_n_96;
  wire p_Val2_75_2_0_1_reg_5742_reg_n_97;
  wire p_Val2_75_2_0_1_reg_5742_reg_n_98;
  wire p_Val2_75_2_0_1_reg_5742_reg_n_99;
  wire p_Val2_75_2_1_2_reg_5887_reg_n_100;
  wire p_Val2_75_2_1_2_reg_5887_reg_n_101;
  wire p_Val2_75_2_1_2_reg_5887_reg_n_102;
  wire p_Val2_75_2_1_2_reg_5887_reg_n_103;
  wire p_Val2_75_2_1_2_reg_5887_reg_n_104;
  wire p_Val2_75_2_1_2_reg_5887_reg_n_105;
  wire p_Val2_75_2_1_2_reg_5887_reg_n_86;
  wire p_Val2_75_2_1_2_reg_5887_reg_n_87;
  wire p_Val2_75_2_1_2_reg_5887_reg_n_88;
  wire p_Val2_75_2_1_2_reg_5887_reg_n_89;
  wire p_Val2_75_2_1_2_reg_5887_reg_n_90;
  wire p_Val2_75_2_1_2_reg_5887_reg_n_91;
  wire p_Val2_75_2_1_2_reg_5887_reg_n_92;
  wire p_Val2_75_2_1_2_reg_5887_reg_n_93;
  wire p_Val2_75_2_1_2_reg_5887_reg_n_94;
  wire p_Val2_75_2_1_2_reg_5887_reg_n_95;
  wire p_Val2_75_2_1_2_reg_5887_reg_n_96;
  wire p_Val2_75_2_1_2_reg_5887_reg_n_97;
  wire p_Val2_75_2_1_2_reg_5887_reg_n_98;
  wire p_Val2_75_2_1_2_reg_5887_reg_n_99;
  wire [20:0]p_Val2_75_2_2_1_fu_3548_p2;
  wire [7:7]p_Val2_8_fu_4057_p4;
  wire [6:0]p_Val2_8_fu_4057_p4__0;
  wire [7:7]p_Val2_9_fu_4087_p2;
  wire [6:0]p_Val2_9_fu_4087_p2__0;
  wire [31:1]p_assign_1_fu_1642_p2;
  wire [10:0]p_assign_2_fu_1661_p2;
  wire [31:31]p_assign_6_0_1_fu_1199_p2;
  wire [31:31]p_assign_6_0_2_fu_1262_p2;
  wire [31:31]p_assign_6_0_3_fu_1325_p2;
  wire [31:31]p_assign_6_0_4_fu_1388_p2;
  wire [31:1]p_assign_7_0_1_fu_1238_p2;
  wire [31:1]p_assign_7_0_2_fu_1301_p2;
  wire [31:1]p_assign_7_0_3_fu_1364_p2;
  wire [31:0]p_assign_7_0_4_fu_1427_p2;
  wire [31:0]p_assign_7_fu_1175_p2;
  wire p_i_10__0_n_0;
  wire p_i_10__1_n_0;
  wire p_i_10__2_n_0;
  wire p_i_10__3_n_0;
  wire p_i_10__4_n_0;
  wire p_i_10_n_0;
  wire p_i_11__0_n_0;
  wire p_i_11__1_n_0;
  wire p_i_11__2_n_0;
  wire p_i_11__3_n_0;
  wire p_i_11__4_n_0;
  wire p_i_11_n_0;
  wire p_i_12__0_n_0;
  wire p_i_12__1_n_0;
  wire p_i_12__2_n_0;
  wire p_i_12__3_n_0;
  wire p_i_12__4_n_0;
  wire p_i_12_n_0;
  wire p_i_13__0_n_0;
  wire p_i_13__1_n_0;
  wire p_i_13__2_n_0;
  wire p_i_13__3_n_0;
  wire p_i_13__4_n_0;
  wire p_i_13_n_0;
  wire p_i_14__0_n_0;
  wire p_i_14__1_n_0;
  wire p_i_14__2_n_0;
  wire p_i_14__3_n_0;
  wire p_i_14__4_n_0;
  wire p_i_14_n_0;
  wire p_i_15__0_n_0;
  wire p_i_15__1_n_0;
  wire p_i_15__2_n_0;
  wire p_i_15__3_n_0;
  wire p_i_15__4_n_0;
  wire p_i_15_n_0;
  wire p_i_16__0_n_0;
  wire p_i_16__1_n_0;
  wire p_i_16__2_n_0;
  wire p_i_16__3_n_0;
  wire p_i_16__4_n_0;
  wire p_i_16_n_0;
  wire p_i_17__0_n_0;
  wire p_i_17__1_n_0;
  wire p_i_17__2_n_0;
  wire p_i_17__3_n_0;
  wire p_i_17__4_n_0;
  wire p_i_17_n_0;
  wire p_i_18__0_n_0;
  wire p_i_18__1_n_0;
  wire p_i_18__2_n_0;
  wire p_i_18__3_n_0;
  wire p_i_18__4_n_0;
  wire p_i_18_n_0;
  wire p_i_19__0_n_0;
  wire p_i_19__1_n_0;
  wire p_i_19__2_n_0;
  wire p_i_19__3_n_0;
  wire p_i_19__4_n_0;
  wire p_i_19_n_0;
  wire p_i_1__1__0_n_2;
  wire p_i_1__1__0_n_3;
  wire p_i_1__1__0_n_5;
  wire p_i_1__1__0_n_6;
  wire p_i_1__1__0_n_7;
  wire p_i_1__2_n_2;
  wire p_i_1__2_n_3;
  wire p_i_1__2_n_5;
  wire p_i_1__2_n_6;
  wire p_i_1__2_n_7;
  wire p_i_1__3_n_2;
  wire p_i_1__3_n_3;
  wire p_i_1__3_n_5;
  wire p_i_1__3_n_6;
  wire p_i_1__3_n_7;
  wire p_i_20__0_n_0;
  wire p_i_20__1_n_0;
  wire p_i_20__2_n_0;
  wire p_i_20__3_n_0;
  wire p_i_20__4_n_0;
  wire p_i_20_n_0;
  wire p_i_21__0_n_0;
  wire p_i_21__1_n_0;
  wire p_i_21__2_n_0;
  wire p_i_21__3_n_0;
  wire p_i_21__4_n_0;
  wire p_i_21_n_0;
  wire p_i_22__0_n_0;
  wire p_i_22__1_n_0;
  wire p_i_22__2_n_0;
  wire p_i_22__3_n_0;
  wire p_i_22__4_n_0;
  wire p_i_22_n_0;
  wire p_i_23__0_n_0;
  wire p_i_23__1_n_0;
  wire p_i_23_n_0;
  wire p_i_24__0_n_0;
  wire p_i_24__1_n_0;
  wire p_i_24_n_0;
  wire p_i_25__0_n_0;
  wire p_i_25__1_n_0;
  wire p_i_25_n_0;
  wire p_i_2__0_n_0;
  wire p_i_2__0_n_1;
  wire p_i_2__0_n_2;
  wire p_i_2__0_n_3;
  wire p_i_2__1_n_0;
  wire p_i_2__1_n_1;
  wire p_i_2__1_n_2;
  wire p_i_2__1_n_3;
  wire p_i_2__1_n_4;
  wire p_i_2__1_n_5;
  wire p_i_2__1_n_6;
  wire p_i_2__1_n_7;
  wire p_i_2__2_n_0;
  wire p_i_2__2_n_1;
  wire p_i_2__2_n_2;
  wire p_i_2__2_n_3;
  wire p_i_2__3_n_0;
  wire p_i_2__3_n_1;
  wire p_i_2__3_n_2;
  wire p_i_2__3_n_3;
  wire p_i_2__3_n_4;
  wire p_i_2__3_n_5;
  wire p_i_2__3_n_6;
  wire p_i_2__3_n_7;
  wire p_i_2__4_n_0;
  wire p_i_2__4_n_1;
  wire p_i_2__4_n_2;
  wire p_i_2__4_n_3;
  wire p_i_2_n_0;
  wire p_i_2_n_1;
  wire p_i_2_n_2;
  wire p_i_2_n_3;
  wire p_i_2_n_4;
  wire p_i_2_n_5;
  wire p_i_2_n_6;
  wire p_i_2_n_7;
  wire p_i_3__0_n_0;
  wire p_i_3__0_n_1;
  wire p_i_3__0_n_2;
  wire p_i_3__0_n_3;
  wire p_i_3__1_n_0;
  wire p_i_3__1_n_1;
  wire p_i_3__1_n_2;
  wire p_i_3__1_n_3;
  wire p_i_3__1_n_4;
  wire p_i_3__1_n_5;
  wire p_i_3__1_n_6;
  wire p_i_3__1_n_7;
  wire p_i_3__2_n_0;
  wire p_i_3__2_n_1;
  wire p_i_3__2_n_2;
  wire p_i_3__2_n_3;
  wire p_i_3__3_n_0;
  wire p_i_3__3_n_1;
  wire p_i_3__3_n_2;
  wire p_i_3__3_n_3;
  wire p_i_3__3_n_4;
  wire p_i_3__3_n_5;
  wire p_i_3__3_n_6;
  wire p_i_3__3_n_7;
  wire p_i_3__4_n_0;
  wire p_i_3__4_n_1;
  wire p_i_3__4_n_2;
  wire p_i_3__4_n_3;
  wire p_i_3_n_0;
  wire p_i_3_n_1;
  wire p_i_3_n_2;
  wire p_i_3_n_3;
  wire p_i_3_n_4;
  wire p_i_3_n_5;
  wire p_i_3_n_6;
  wire p_i_3_n_7;
  wire p_i_4__0_n_0;
  wire p_i_4__0_n_1;
  wire p_i_4__0_n_2;
  wire p_i_4__0_n_3;
  wire p_i_4__1_n_0;
  wire p_i_4__1_n_1;
  wire p_i_4__1_n_2;
  wire p_i_4__1_n_3;
  wire p_i_4__1_n_4;
  wire p_i_4__1_n_5;
  wire p_i_4__1_n_6;
  wire p_i_4__1_n_7;
  wire p_i_4__2_n_0;
  wire p_i_4__2_n_1;
  wire p_i_4__2_n_2;
  wire p_i_4__2_n_3;
  wire p_i_4__3_n_0;
  wire p_i_4__3_n_1;
  wire p_i_4__3_n_2;
  wire p_i_4__3_n_3;
  wire p_i_4__3_n_4;
  wire p_i_4__3_n_5;
  wire p_i_4__3_n_6;
  wire p_i_4__3_n_7;
  wire p_i_4__4_n_0;
  wire p_i_4__4_n_1;
  wire p_i_4__4_n_2;
  wire p_i_4__4_n_3;
  wire p_i_4_n_0;
  wire p_i_4_n_1;
  wire p_i_4_n_2;
  wire p_i_4_n_3;
  wire p_i_4_n_4;
  wire p_i_4_n_5;
  wire p_i_4_n_6;
  wire p_i_4_n_7;
  wire p_i_5__0_n_0;
  wire p_i_5__0_n_1;
  wire p_i_5__0_n_2;
  wire p_i_5__0_n_3;
  wire p_i_5__1_n_0;
  wire p_i_5__1_n_1;
  wire p_i_5__1_n_2;
  wire p_i_5__1_n_3;
  wire p_i_5__1_n_4;
  wire p_i_5__1_n_5;
  wire p_i_5__1_n_6;
  wire p_i_5__1_n_7;
  wire p_i_5__2_n_0;
  wire p_i_5__2_n_1;
  wire p_i_5__2_n_2;
  wire p_i_5__2_n_3;
  wire p_i_5__3_n_0;
  wire p_i_5__3_n_1;
  wire p_i_5__3_n_2;
  wire p_i_5__3_n_3;
  wire p_i_5__3_n_4;
  wire p_i_5__3_n_5;
  wire p_i_5__3_n_6;
  wire p_i_5__3_n_7;
  wire p_i_5__4_n_0;
  wire p_i_5__4_n_1;
  wire p_i_5__4_n_2;
  wire p_i_5__4_n_3;
  wire p_i_5_n_0;
  wire p_i_5_n_1;
  wire p_i_5_n_2;
  wire p_i_5_n_3;
  wire p_i_5_n_4;
  wire p_i_5_n_5;
  wire p_i_5_n_6;
  wire p_i_5_n_7;
  wire p_i_6__0_n_0;
  wire p_i_6__0_n_1;
  wire p_i_6__0_n_2;
  wire p_i_6__0_n_3;
  wire p_i_6__1_n_0;
  wire p_i_6__2_n_0;
  wire p_i_6__2_n_1;
  wire p_i_6__2_n_2;
  wire p_i_6__2_n_3;
  wire p_i_6__3_n_0;
  wire p_i_6__4_n_0;
  wire p_i_6__4_n_1;
  wire p_i_6__4_n_2;
  wire p_i_6__4_n_3;
  wire p_i_6_n_0;
  wire p_i_7__0_n_0;
  wire p_i_7__1_n_0;
  wire p_i_7__2_n_0;
  wire p_i_7__3_n_0;
  wire p_i_7__4_n_0;
  wire p_i_7_n_0;
  wire p_i_8__0_n_0;
  wire p_i_8__1_n_0;
  wire p_i_8__2_n_0;
  wire p_i_8__3_n_0;
  wire p_i_8__4_n_0;
  wire p_i_8_n_0;
  wire p_i_9__0_n_0;
  wire p_i_9__1_n_0;
  wire p_i_9__2_n_0;
  wire p_i_9__3_n_0;
  wire p_i_9__4_n_0;
  wire p_i_9_n_0;
  wire [2:2]p_neg394_i_fu_1059_p2;
  wire [2:1]p_neg394_i_reg_5322;
  wire \p_neg394_i_reg_5322[1]_i_1_n_0 ;
  wire r_V_3_0_3_1_reg_5922_reg_n_100;
  wire r_V_3_0_3_1_reg_5922_reg_n_101;
  wire r_V_3_0_3_1_reg_5922_reg_n_102;
  wire r_V_3_0_3_1_reg_5922_reg_n_103;
  wire r_V_3_0_3_1_reg_5922_reg_n_104;
  wire r_V_3_0_3_1_reg_5922_reg_n_105;
  wire r_V_3_0_3_1_reg_5922_reg_n_88;
  wire r_V_3_0_3_1_reg_5922_reg_n_89;
  wire r_V_3_0_3_1_reg_5922_reg_n_90;
  wire r_V_3_0_3_1_reg_5922_reg_n_91;
  wire r_V_3_0_3_1_reg_5922_reg_n_92;
  wire r_V_3_0_3_1_reg_5922_reg_n_93;
  wire r_V_3_0_3_1_reg_5922_reg_n_94;
  wire r_V_3_0_3_1_reg_5922_reg_n_95;
  wire r_V_3_0_3_1_reg_5922_reg_n_96;
  wire r_V_3_0_3_1_reg_5922_reg_n_97;
  wire r_V_3_0_3_1_reg_5922_reg_n_98;
  wire r_V_3_0_3_1_reg_5922_reg_n_99;
  wire r_V_3_0_3_2_reg_5927_reg_n_10;
  wire r_V_3_0_3_2_reg_5927_reg_n_100;
  wire r_V_3_0_3_2_reg_5927_reg_n_101;
  wire r_V_3_0_3_2_reg_5927_reg_n_102;
  wire r_V_3_0_3_2_reg_5927_reg_n_103;
  wire r_V_3_0_3_2_reg_5927_reg_n_104;
  wire r_V_3_0_3_2_reg_5927_reg_n_105;
  wire r_V_3_0_3_2_reg_5927_reg_n_11;
  wire r_V_3_0_3_2_reg_5927_reg_n_12;
  wire r_V_3_0_3_2_reg_5927_reg_n_13;
  wire r_V_3_0_3_2_reg_5927_reg_n_14;
  wire r_V_3_0_3_2_reg_5927_reg_n_15;
  wire r_V_3_0_3_2_reg_5927_reg_n_16;
  wire r_V_3_0_3_2_reg_5927_reg_n_17;
  wire r_V_3_0_3_2_reg_5927_reg_n_18;
  wire r_V_3_0_3_2_reg_5927_reg_n_19;
  wire r_V_3_0_3_2_reg_5927_reg_n_20;
  wire r_V_3_0_3_2_reg_5927_reg_n_21;
  wire r_V_3_0_3_2_reg_5927_reg_n_22;
  wire r_V_3_0_3_2_reg_5927_reg_n_23;
  wire r_V_3_0_3_2_reg_5927_reg_n_6;
  wire r_V_3_0_3_2_reg_5927_reg_n_7;
  wire r_V_3_0_3_2_reg_5927_reg_n_8;
  wire r_V_3_0_3_2_reg_5927_reg_n_87;
  wire r_V_3_0_3_2_reg_5927_reg_n_88;
  wire r_V_3_0_3_2_reg_5927_reg_n_89;
  wire r_V_3_0_3_2_reg_5927_reg_n_9;
  wire r_V_3_0_3_2_reg_5927_reg_n_90;
  wire r_V_3_0_3_2_reg_5927_reg_n_91;
  wire r_V_3_0_3_2_reg_5927_reg_n_92;
  wire r_V_3_0_3_2_reg_5927_reg_n_93;
  wire r_V_3_0_3_2_reg_5927_reg_n_94;
  wire r_V_3_0_3_2_reg_5927_reg_n_95;
  wire r_V_3_0_3_2_reg_5927_reg_n_96;
  wire r_V_3_0_3_2_reg_5927_reg_n_97;
  wire r_V_3_0_3_2_reg_5927_reg_n_98;
  wire r_V_3_0_3_2_reg_5927_reg_n_99;
  wire r_V_3_1_3_1_reg_5967_reg_n_100;
  wire r_V_3_1_3_1_reg_5967_reg_n_101;
  wire r_V_3_1_3_1_reg_5967_reg_n_102;
  wire r_V_3_1_3_1_reg_5967_reg_n_103;
  wire r_V_3_1_3_1_reg_5967_reg_n_104;
  wire r_V_3_1_3_1_reg_5967_reg_n_105;
  wire r_V_3_1_3_1_reg_5967_reg_n_88;
  wire r_V_3_1_3_1_reg_5967_reg_n_89;
  wire r_V_3_1_3_1_reg_5967_reg_n_90;
  wire r_V_3_1_3_1_reg_5967_reg_n_91;
  wire r_V_3_1_3_1_reg_5967_reg_n_92;
  wire r_V_3_1_3_1_reg_5967_reg_n_93;
  wire r_V_3_1_3_1_reg_5967_reg_n_94;
  wire r_V_3_1_3_1_reg_5967_reg_n_95;
  wire r_V_3_1_3_1_reg_5967_reg_n_96;
  wire r_V_3_1_3_1_reg_5967_reg_n_97;
  wire r_V_3_1_3_1_reg_5967_reg_n_98;
  wire r_V_3_1_3_1_reg_5967_reg_n_99;
  wire r_V_3_1_3_2_reg_5972_reg_n_10;
  wire r_V_3_1_3_2_reg_5972_reg_n_100;
  wire r_V_3_1_3_2_reg_5972_reg_n_101;
  wire r_V_3_1_3_2_reg_5972_reg_n_102;
  wire r_V_3_1_3_2_reg_5972_reg_n_103;
  wire r_V_3_1_3_2_reg_5972_reg_n_104;
  wire r_V_3_1_3_2_reg_5972_reg_n_105;
  wire r_V_3_1_3_2_reg_5972_reg_n_11;
  wire r_V_3_1_3_2_reg_5972_reg_n_12;
  wire r_V_3_1_3_2_reg_5972_reg_n_13;
  wire r_V_3_1_3_2_reg_5972_reg_n_14;
  wire r_V_3_1_3_2_reg_5972_reg_n_15;
  wire r_V_3_1_3_2_reg_5972_reg_n_16;
  wire r_V_3_1_3_2_reg_5972_reg_n_17;
  wire r_V_3_1_3_2_reg_5972_reg_n_18;
  wire r_V_3_1_3_2_reg_5972_reg_n_19;
  wire r_V_3_1_3_2_reg_5972_reg_n_20;
  wire r_V_3_1_3_2_reg_5972_reg_n_21;
  wire r_V_3_1_3_2_reg_5972_reg_n_22;
  wire r_V_3_1_3_2_reg_5972_reg_n_23;
  wire r_V_3_1_3_2_reg_5972_reg_n_6;
  wire r_V_3_1_3_2_reg_5972_reg_n_7;
  wire r_V_3_1_3_2_reg_5972_reg_n_8;
  wire r_V_3_1_3_2_reg_5972_reg_n_87;
  wire r_V_3_1_3_2_reg_5972_reg_n_88;
  wire r_V_3_1_3_2_reg_5972_reg_n_89;
  wire r_V_3_1_3_2_reg_5972_reg_n_9;
  wire r_V_3_1_3_2_reg_5972_reg_n_90;
  wire r_V_3_1_3_2_reg_5972_reg_n_91;
  wire r_V_3_1_3_2_reg_5972_reg_n_92;
  wire r_V_3_1_3_2_reg_5972_reg_n_93;
  wire r_V_3_1_3_2_reg_5972_reg_n_94;
  wire r_V_3_1_3_2_reg_5972_reg_n_95;
  wire r_V_3_1_3_2_reg_5972_reg_n_96;
  wire r_V_3_1_3_2_reg_5972_reg_n_97;
  wire r_V_3_1_3_2_reg_5972_reg_n_98;
  wire r_V_3_1_3_2_reg_5972_reg_n_99;
  wire r_V_3_2_3_1_reg_6012_reg_n_100;
  wire r_V_3_2_3_1_reg_6012_reg_n_101;
  wire r_V_3_2_3_1_reg_6012_reg_n_102;
  wire r_V_3_2_3_1_reg_6012_reg_n_103;
  wire r_V_3_2_3_1_reg_6012_reg_n_104;
  wire r_V_3_2_3_1_reg_6012_reg_n_105;
  wire r_V_3_2_3_1_reg_6012_reg_n_88;
  wire r_V_3_2_3_1_reg_6012_reg_n_89;
  wire r_V_3_2_3_1_reg_6012_reg_n_90;
  wire r_V_3_2_3_1_reg_6012_reg_n_91;
  wire r_V_3_2_3_1_reg_6012_reg_n_92;
  wire r_V_3_2_3_1_reg_6012_reg_n_93;
  wire r_V_3_2_3_1_reg_6012_reg_n_94;
  wire r_V_3_2_3_1_reg_6012_reg_n_95;
  wire r_V_3_2_3_1_reg_6012_reg_n_96;
  wire r_V_3_2_3_1_reg_6012_reg_n_97;
  wire r_V_3_2_3_1_reg_6012_reg_n_98;
  wire r_V_3_2_3_1_reg_6012_reg_n_99;
  wire r_V_3_2_3_2_reg_6017_reg_n_10;
  wire r_V_3_2_3_2_reg_6017_reg_n_100;
  wire r_V_3_2_3_2_reg_6017_reg_n_101;
  wire r_V_3_2_3_2_reg_6017_reg_n_102;
  wire r_V_3_2_3_2_reg_6017_reg_n_103;
  wire r_V_3_2_3_2_reg_6017_reg_n_104;
  wire r_V_3_2_3_2_reg_6017_reg_n_105;
  wire r_V_3_2_3_2_reg_6017_reg_n_11;
  wire r_V_3_2_3_2_reg_6017_reg_n_12;
  wire r_V_3_2_3_2_reg_6017_reg_n_13;
  wire r_V_3_2_3_2_reg_6017_reg_n_14;
  wire r_V_3_2_3_2_reg_6017_reg_n_15;
  wire r_V_3_2_3_2_reg_6017_reg_n_16;
  wire r_V_3_2_3_2_reg_6017_reg_n_17;
  wire r_V_3_2_3_2_reg_6017_reg_n_18;
  wire r_V_3_2_3_2_reg_6017_reg_n_19;
  wire r_V_3_2_3_2_reg_6017_reg_n_20;
  wire r_V_3_2_3_2_reg_6017_reg_n_21;
  wire r_V_3_2_3_2_reg_6017_reg_n_22;
  wire r_V_3_2_3_2_reg_6017_reg_n_23;
  wire r_V_3_2_3_2_reg_6017_reg_n_6;
  wire r_V_3_2_3_2_reg_6017_reg_n_7;
  wire r_V_3_2_3_2_reg_6017_reg_n_8;
  wire r_V_3_2_3_2_reg_6017_reg_n_87;
  wire r_V_3_2_3_2_reg_6017_reg_n_88;
  wire r_V_3_2_3_2_reg_6017_reg_n_89;
  wire r_V_3_2_3_2_reg_6017_reg_n_9;
  wire r_V_3_2_3_2_reg_6017_reg_n_90;
  wire r_V_3_2_3_2_reg_6017_reg_n_91;
  wire r_V_3_2_3_2_reg_6017_reg_n_92;
  wire r_V_3_2_3_2_reg_6017_reg_n_93;
  wire r_V_3_2_3_2_reg_6017_reg_n_94;
  wire r_V_3_2_3_2_reg_6017_reg_n_95;
  wire r_V_3_2_3_2_reg_6017_reg_n_96;
  wire r_V_3_2_3_2_reg_6017_reg_n_97;
  wire r_V_3_2_3_2_reg_6017_reg_n_98;
  wire r_V_3_2_3_2_reg_6017_reg_n_99;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_10;
  wire [7:0]ram_reg_11;
  wire [7:0]ram_reg_12;
  wire [7:0]ram_reg_13;
  wire [7:0]ram_reg_14;
  wire [7:0]ram_reg_15;
  wire [7:0]ram_reg_16;
  wire [7:0]ram_reg_17;
  wire [7:0]ram_reg_18;
  wire [7:0]ram_reg_19;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_20;
  wire [7:0]ram_reg_21;
  wire [7:0]ram_reg_22;
  wire [7:0]ram_reg_23;
  wire [7:0]ram_reg_3;
  wire [7:0]ram_reg_4;
  wire [7:0]ram_reg_5;
  wire [7:0]ram_reg_6;
  wire [7:0]ram_reg_7;
  wire [7:0]ram_reg_8;
  wire [7:0]ram_reg_9;
  wire [7:0]right_border_buf_0_10_fu_570;
  wire right_border_buf_0_10_fu_5700;
  wire [7:0]right_border_buf_0_11_fu_574;
  wire [7:0]right_border_buf_0_12_fu_586;
  wire [7:0]right_border_buf_0_13_fu_590;
  wire [7:0]right_border_buf_0_14_fu_594;
  wire [7:0]right_border_buf_0_1_fu_510;
  wire [7:0]right_border_buf_0_2_fu_514;
  wire [7:0]right_border_buf_0_3_fu_526;
  wire [7:0]right_border_buf_0_4_fu_530;
  wire [7:0]right_border_buf_0_5_fu_534;
  wire [7:0]right_border_buf_0_6_fu_546;
  wire [7:0]right_border_buf_0_7_fu_550;
  wire [7:0]right_border_buf_0_8_fu_554;
  wire [7:0]right_border_buf_0_9_fu_566;
  wire [7:0]right_border_buf_0_s_fu_506;
  wire [7:0]right_border_buf_1_10_fu_666;
  wire [7:0]right_border_buf_1_11_fu_670;
  wire [7:0]right_border_buf_1_12_fu_674;
  wire [7:0]right_border_buf_1_13_fu_678;
  wire [7:0]right_border_buf_1_14_fu_682;
  wire [7:0]right_border_buf_1_1_fu_610;
  wire [7:0]right_border_buf_1_2_fu_614;
  wire [7:0]right_border_buf_1_3_fu_626;
  wire [7:0]right_border_buf_1_4_fu_630;
  wire [7:0]right_border_buf_1_5_fu_634;
  wire [7:0]right_border_buf_1_6_fu_646;
  wire [7:0]right_border_buf_1_7_fu_650;
  wire [7:0]right_border_buf_1_8_fu_654;
  wire [7:0]right_border_buf_1_9_fu_662;
  wire [7:0]right_border_buf_1_s_fu_606;
  wire [7:0]right_border_buf_2_10_fu_618;
  wire [7:0]right_border_buf_2_11_fu_622;
  wire [7:0]right_border_buf_2_12_fu_638;
  wire [7:0]right_border_buf_2_13_fu_642;
  wire [7:0]right_border_buf_2_14_fu_658;
  wire [7:0]right_border_buf_2_1_fu_522;
  wire [7:0]right_border_buf_2_2_fu_538;
  wire [7:0]right_border_buf_2_3_fu_542;
  wire [7:0]right_border_buf_2_4_fu_558;
  wire [7:0]right_border_buf_2_5_fu_562;
  wire [7:0]right_border_buf_2_6_fu_578;
  wire [7:0]right_border_buf_2_7_fu_582;
  wire [7:0]right_border_buf_2_8_fu_598;
  wire [7:0]right_border_buf_2_9_fu_602;
  wire [7:0]right_border_buf_2_s_fu_518;
  wire [2:0]row_assign_8_0_1_fu_1544_p23_out;
  wire [2:0]row_assign_8_0_2_fu_1552_p22_out;
  wire [2:0]row_assign_8_0_3_fu_1560_p21_out;
  wire [2:0]row_assign_8_0_4_fu_1568_p20_out;
  wire [2:0]row_assign_8_fu_1536_p24_out;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire shiftReg_ce_2;
  wire src_cols_V_c14_empty_n;
  wire src_data_stream_0_V_empty_n;
  wire src_data_stream_1_V_empty_n;
  wire src_data_stream_2_V_empty_n;
  wire src_kernel_win_0_va_10_fu_3060;
  wire [7:0]src_kernel_win_0_va_12_fu_314;
  wire src_kernel_win_0_va_12_fu_3140;
  wire [7:0]src_kernel_win_0_va_13_fu_318;
  wire [7:0]src_kernel_win_0_va_16_fu_330;
  wire [7:0]src_kernel_win_0_va_17_fu_334;
  wire src_kernel_win_0_va_1_fu_2700;
  wire [7:0]src_kernel_win_0_va_20_fu_2029_p3;
  wire [7:0]src_kernel_win_0_va_20_reg_5615;
  wire [7:0]src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg;
  wire [7:0]src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg;
  wire [7:0]src_kernel_win_0_va_21_fu_2051_p3;
  wire [7:0]src_kernel_win_0_va_21_reg_5621;
  wire [7:0]src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg;
  wire [7:0]src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg;
  wire [7:0]src_kernel_win_0_va_22_fu_2073_p3;
  wire [7:0]src_kernel_win_0_va_22_reg_5627;
  wire [7:0]src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg;
  wire [7:0]src_kernel_win_0_va_23_fu_2095_p3;
  wire [7:0]src_kernel_win_0_va_23_reg_5633;
  wire [7:0]src_kernel_win_0_va_24_fu_2117_p3;
  wire \src_kernel_win_0_va_2_fu_274_reg[0]_srl2_n_0 ;
  wire \src_kernel_win_0_va_2_fu_274_reg[1]_srl2_n_0 ;
  wire \src_kernel_win_0_va_2_fu_274_reg[2]_srl2_n_0 ;
  wire \src_kernel_win_0_va_2_fu_274_reg[3]_srl2_n_0 ;
  wire \src_kernel_win_0_va_2_fu_274_reg[4]_srl2_n_0 ;
  wire \src_kernel_win_0_va_2_fu_274_reg[5]_srl2_n_0 ;
  wire \src_kernel_win_0_va_2_fu_274_reg[6]_srl2_n_0 ;
  wire \src_kernel_win_0_va_2_fu_274_reg[7]_srl2_n_0 ;
  wire src_kernel_win_0_va_37_reg_57470;
  wire [7:0]src_kernel_win_0_va_3_fu_278;
  wire [7:0]src_kernel_win_0_va_4_fu_282;
  wire [7:0]src_kernel_win_0_va_5_fu_286;
  wire [7:0]src_kernel_win_0_va_8_fu_298;
  wire [7:0]src_kernel_win_0_va_9_fu_302;
  wire [7:0]src_kernel_win_0_va_fu_266;
  wire [7:0]src_kernel_win_1_va_12_fu_394;
  wire [7:0]src_kernel_win_1_va_13_fu_398;
  wire [7:0]src_kernel_win_1_va_16_fu_410;
  wire [7:0]src_kernel_win_1_va_17_fu_414;
  wire [7:0]src_kernel_win_1_va_20_fu_2413_p3;
  wire [7:0]src_kernel_win_1_va_20_reg_5659;
  wire [7:0]src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg;
  wire [7:0]src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg;
  wire [7:0]src_kernel_win_1_va_21_fu_2435_p3;
  wire [7:0]src_kernel_win_1_va_21_reg_5665;
  wire [7:0]src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg;
  wire [7:0]src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg;
  wire [7:0]src_kernel_win_1_va_22_fu_2457_p3;
  wire [7:0]src_kernel_win_1_va_22_reg_5671;
  wire [7:0]src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg;
  wire [7:0]src_kernel_win_1_va_23_fu_2479_p3;
  wire [7:0]src_kernel_win_1_va_23_reg_5677;
  wire [7:0]src_kernel_win_1_va_24_fu_2501_p3;
  wire \src_kernel_win_1_va_2_fu_354_reg[0]_srl2_n_0 ;
  wire \src_kernel_win_1_va_2_fu_354_reg[1]_srl2_n_0 ;
  wire \src_kernel_win_1_va_2_fu_354_reg[2]_srl2_n_0 ;
  wire \src_kernel_win_1_va_2_fu_354_reg[3]_srl2_n_0 ;
  wire \src_kernel_win_1_va_2_fu_354_reg[4]_srl2_n_0 ;
  wire \src_kernel_win_1_va_2_fu_354_reg[5]_srl2_n_0 ;
  wire \src_kernel_win_1_va_2_fu_354_reg[6]_srl2_n_0 ;
  wire \src_kernel_win_1_va_2_fu_354_reg[7]_srl2_n_0 ;
  wire [7:0]src_kernel_win_1_va_3_fu_358;
  wire [7:0]src_kernel_win_1_va_4_fu_362;
  wire [7:0]src_kernel_win_1_va_5_fu_366;
  wire [7:0]src_kernel_win_1_va_8_fu_378;
  wire [7:0]src_kernel_win_1_va_9_fu_382;
  wire [7:0]src_kernel_win_1_va_fu_346;
  wire [7:0]src_kernel_win_2_va_12_fu_474;
  wire [7:0]src_kernel_win_2_va_13_fu_478;
  wire [7:0]src_kernel_win_2_va_16_fu_490;
  wire [7:0]src_kernel_win_2_va_17_fu_494;
  wire \src_kernel_win_2_va_2_fu_434_reg[0]_srl2_n_0 ;
  wire \src_kernel_win_2_va_2_fu_434_reg[1]_srl2_n_0 ;
  wire \src_kernel_win_2_va_2_fu_434_reg[2]_srl2_n_0 ;
  wire \src_kernel_win_2_va_2_fu_434_reg[3]_srl2_n_0 ;
  wire \src_kernel_win_2_va_2_fu_434_reg[4]_srl2_n_0 ;
  wire \src_kernel_win_2_va_2_fu_434_reg[5]_srl2_n_0 ;
  wire \src_kernel_win_2_va_2_fu_434_reg[6]_srl2_n_0 ;
  wire \src_kernel_win_2_va_2_fu_434_reg[7]_srl2_n_0 ;
  wire [7:0]src_kernel_win_2_va_35_fu_2749_p3;
  wire [7:0]src_kernel_win_2_va_35_reg_5703;
  wire [7:0]src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg;
  wire [7:0]src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg;
  wire [7:0]src_kernel_win_2_va_36_fu_2771_p3;
  wire [7:0]src_kernel_win_2_va_36_reg_5709;
  wire [7:0]src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg;
  wire [7:0]src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg;
  wire [7:0]src_kernel_win_2_va_37_fu_2793_p3;
  wire [7:0]src_kernel_win_2_va_37_reg_5715;
  wire [7:0]src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg;
  wire [7:0]src_kernel_win_2_va_38_fu_2815_p3;
  wire [7:0]src_kernel_win_2_va_38_reg_5721;
  wire [7:0]src_kernel_win_2_va_39_fu_2837_p3;
  wire [7:0]src_kernel_win_2_va_3_fu_438;
  wire [7:0]src_kernel_win_2_va_4_fu_442;
  wire [7:0]src_kernel_win_2_va_5_fu_446;
  wire [7:0]src_kernel_win_2_va_8_fu_458;
  wire [7:0]src_kernel_win_2_va_9_fu_462;
  wire [7:0]src_kernel_win_2_va_fu_426;
  wire src_rows_V_c13_empty_n;
  wire t_V_2_reg_1026;
  wire t_V_2_reg_10260;
  wire \t_V_2_reg_1026[0]_i_4_n_0 ;
  wire [31:2]t_V_2_reg_1026_reg;
  wire \t_V_2_reg_1026_reg[0]_i_3_n_0 ;
  wire \t_V_2_reg_1026_reg[0]_i_3_n_1 ;
  wire \t_V_2_reg_1026_reg[0]_i_3_n_2 ;
  wire \t_V_2_reg_1026_reg[0]_i_3_n_3 ;
  wire \t_V_2_reg_1026_reg[0]_i_3_n_4 ;
  wire \t_V_2_reg_1026_reg[0]_i_3_n_5 ;
  wire \t_V_2_reg_1026_reg[0]_i_3_n_6 ;
  wire \t_V_2_reg_1026_reg[0]_i_3_n_7 ;
  wire \t_V_2_reg_1026_reg[12]_i_1_n_0 ;
  wire \t_V_2_reg_1026_reg[12]_i_1_n_1 ;
  wire \t_V_2_reg_1026_reg[12]_i_1_n_2 ;
  wire \t_V_2_reg_1026_reg[12]_i_1_n_3 ;
  wire \t_V_2_reg_1026_reg[12]_i_1_n_4 ;
  wire \t_V_2_reg_1026_reg[12]_i_1_n_5 ;
  wire \t_V_2_reg_1026_reg[12]_i_1_n_6 ;
  wire \t_V_2_reg_1026_reg[12]_i_1_n_7 ;
  wire \t_V_2_reg_1026_reg[16]_i_1_n_0 ;
  wire \t_V_2_reg_1026_reg[16]_i_1_n_1 ;
  wire \t_V_2_reg_1026_reg[16]_i_1_n_2 ;
  wire \t_V_2_reg_1026_reg[16]_i_1_n_3 ;
  wire \t_V_2_reg_1026_reg[16]_i_1_n_4 ;
  wire \t_V_2_reg_1026_reg[16]_i_1_n_5 ;
  wire \t_V_2_reg_1026_reg[16]_i_1_n_6 ;
  wire \t_V_2_reg_1026_reg[16]_i_1_n_7 ;
  wire \t_V_2_reg_1026_reg[20]_i_1_n_0 ;
  wire \t_V_2_reg_1026_reg[20]_i_1_n_1 ;
  wire \t_V_2_reg_1026_reg[20]_i_1_n_2 ;
  wire \t_V_2_reg_1026_reg[20]_i_1_n_3 ;
  wire \t_V_2_reg_1026_reg[20]_i_1_n_4 ;
  wire \t_V_2_reg_1026_reg[20]_i_1_n_5 ;
  wire \t_V_2_reg_1026_reg[20]_i_1_n_6 ;
  wire \t_V_2_reg_1026_reg[20]_i_1_n_7 ;
  wire \t_V_2_reg_1026_reg[24]_i_1_n_0 ;
  wire \t_V_2_reg_1026_reg[24]_i_1_n_1 ;
  wire \t_V_2_reg_1026_reg[24]_i_1_n_2 ;
  wire \t_V_2_reg_1026_reg[24]_i_1_n_3 ;
  wire \t_V_2_reg_1026_reg[24]_i_1_n_4 ;
  wire \t_V_2_reg_1026_reg[24]_i_1_n_5 ;
  wire \t_V_2_reg_1026_reg[24]_i_1_n_6 ;
  wire \t_V_2_reg_1026_reg[24]_i_1_n_7 ;
  wire \t_V_2_reg_1026_reg[28]_i_1_n_1 ;
  wire \t_V_2_reg_1026_reg[28]_i_1_n_2 ;
  wire \t_V_2_reg_1026_reg[28]_i_1_n_3 ;
  wire \t_V_2_reg_1026_reg[28]_i_1_n_4 ;
  wire \t_V_2_reg_1026_reg[28]_i_1_n_5 ;
  wire \t_V_2_reg_1026_reg[28]_i_1_n_6 ;
  wire \t_V_2_reg_1026_reg[28]_i_1_n_7 ;
  wire \t_V_2_reg_1026_reg[4]_i_1_n_0 ;
  wire \t_V_2_reg_1026_reg[4]_i_1_n_1 ;
  wire \t_V_2_reg_1026_reg[4]_i_1_n_2 ;
  wire \t_V_2_reg_1026_reg[4]_i_1_n_3 ;
  wire \t_V_2_reg_1026_reg[4]_i_1_n_4 ;
  wire \t_V_2_reg_1026_reg[4]_i_1_n_5 ;
  wire \t_V_2_reg_1026_reg[4]_i_1_n_6 ;
  wire \t_V_2_reg_1026_reg[4]_i_1_n_7 ;
  wire \t_V_2_reg_1026_reg[8]_i_1_n_0 ;
  wire \t_V_2_reg_1026_reg[8]_i_1_n_1 ;
  wire \t_V_2_reg_1026_reg[8]_i_1_n_2 ;
  wire \t_V_2_reg_1026_reg[8]_i_1_n_3 ;
  wire \t_V_2_reg_1026_reg[8]_i_1_n_4 ;
  wire \t_V_2_reg_1026_reg[8]_i_1_n_5 ;
  wire \t_V_2_reg_1026_reg[8]_i_1_n_6 ;
  wire \t_V_2_reg_1026_reg[8]_i_1_n_7 ;
  wire [1:0]t_V_2_reg_1026_reg__0;
  wire t_V_reg_1015;
  wire \t_V_reg_1015_reg_n_0_[0] ;
  wire \t_V_reg_1015_reg_n_0_[10] ;
  wire \t_V_reg_1015_reg_n_0_[11] ;
  wire \t_V_reg_1015_reg_n_0_[12] ;
  wire \t_V_reg_1015_reg_n_0_[13] ;
  wire \t_V_reg_1015_reg_n_0_[14] ;
  wire \t_V_reg_1015_reg_n_0_[15] ;
  wire \t_V_reg_1015_reg_n_0_[16] ;
  wire \t_V_reg_1015_reg_n_0_[17] ;
  wire \t_V_reg_1015_reg_n_0_[18] ;
  wire \t_V_reg_1015_reg_n_0_[19] ;
  wire \t_V_reg_1015_reg_n_0_[1] ;
  wire \t_V_reg_1015_reg_n_0_[20] ;
  wire \t_V_reg_1015_reg_n_0_[21] ;
  wire \t_V_reg_1015_reg_n_0_[22] ;
  wire \t_V_reg_1015_reg_n_0_[23] ;
  wire \t_V_reg_1015_reg_n_0_[24] ;
  wire \t_V_reg_1015_reg_n_0_[25] ;
  wire \t_V_reg_1015_reg_n_0_[26] ;
  wire \t_V_reg_1015_reg_n_0_[27] ;
  wire \t_V_reg_1015_reg_n_0_[28] ;
  wire \t_V_reg_1015_reg_n_0_[29] ;
  wire \t_V_reg_1015_reg_n_0_[2] ;
  wire \t_V_reg_1015_reg_n_0_[30] ;
  wire \t_V_reg_1015_reg_n_0_[31] ;
  wire \t_V_reg_1015_reg_n_0_[3] ;
  wire \t_V_reg_1015_reg_n_0_[4] ;
  wire \t_V_reg_1015_reg_n_0_[5] ;
  wire \t_V_reg_1015_reg_n_0_[6] ;
  wire \t_V_reg_1015_reg_n_0_[7] ;
  wire \t_V_reg_1015_reg_n_0_[8] ;
  wire \t_V_reg_1015_reg_n_0_[9] ;
  wire tmp37_reg_57620;
  wire tmp37_reg_5762_reg_n_100;
  wire tmp37_reg_5762_reg_n_101;
  wire tmp37_reg_5762_reg_n_102;
  wire tmp37_reg_5762_reg_n_103;
  wire tmp37_reg_5762_reg_n_104;
  wire tmp37_reg_5762_reg_n_105;
  wire tmp37_reg_5762_reg_n_87;
  wire tmp37_reg_5762_reg_n_88;
  wire tmp37_reg_5762_reg_n_89;
  wire tmp37_reg_5762_reg_n_90;
  wire tmp37_reg_5762_reg_n_91;
  wire tmp37_reg_5762_reg_n_92;
  wire tmp37_reg_5762_reg_n_93;
  wire tmp37_reg_5762_reg_n_94;
  wire tmp37_reg_5762_reg_n_95;
  wire tmp37_reg_5762_reg_n_96;
  wire tmp37_reg_5762_reg_n_97;
  wire tmp37_reg_5762_reg_n_98;
  wire tmp37_reg_5762_reg_n_99;
  wire tmp38_reg_5767_reg_n_100;
  wire tmp38_reg_5767_reg_n_101;
  wire tmp38_reg_5767_reg_n_102;
  wire tmp38_reg_5767_reg_n_103;
  wire tmp38_reg_5767_reg_n_104;
  wire tmp38_reg_5767_reg_n_105;
  wire tmp38_reg_5767_reg_n_89;
  wire tmp38_reg_5767_reg_n_90;
  wire tmp38_reg_5767_reg_n_91;
  wire tmp38_reg_5767_reg_n_92;
  wire tmp38_reg_5767_reg_n_93;
  wire tmp38_reg_5767_reg_n_94;
  wire tmp38_reg_5767_reg_n_95;
  wire tmp38_reg_5767_reg_n_96;
  wire tmp38_reg_5767_reg_n_97;
  wire tmp38_reg_5767_reg_n_98;
  wire tmp38_reg_5767_reg_n_99;
  wire tmp41_reg_5842_reg_n_100;
  wire tmp41_reg_5842_reg_n_101;
  wire tmp41_reg_5842_reg_n_102;
  wire tmp41_reg_5842_reg_n_103;
  wire tmp41_reg_5842_reg_n_104;
  wire tmp41_reg_5842_reg_n_105;
  wire tmp41_reg_5842_reg_n_88;
  wire tmp41_reg_5842_reg_n_89;
  wire tmp41_reg_5842_reg_n_90;
  wire tmp41_reg_5842_reg_n_91;
  wire tmp41_reg_5842_reg_n_92;
  wire tmp41_reg_5842_reg_n_93;
  wire tmp41_reg_5842_reg_n_94;
  wire tmp41_reg_5842_reg_n_95;
  wire tmp41_reg_5842_reg_n_96;
  wire tmp41_reg_5842_reg_n_97;
  wire tmp41_reg_5842_reg_n_98;
  wire tmp41_reg_5842_reg_n_99;
  wire tmp44_reg_60320;
  wire tmp44_reg_6032_reg_n_100;
  wire tmp44_reg_6032_reg_n_101;
  wire tmp44_reg_6032_reg_n_102;
  wire tmp44_reg_6032_reg_n_103;
  wire tmp44_reg_6032_reg_n_104;
  wire tmp44_reg_6032_reg_n_105;
  wire tmp44_reg_6032_reg_n_84;
  wire tmp44_reg_6032_reg_n_85;
  wire tmp44_reg_6032_reg_n_86;
  wire tmp44_reg_6032_reg_n_87;
  wire tmp44_reg_6032_reg_n_88;
  wire tmp44_reg_6032_reg_n_89;
  wire tmp44_reg_6032_reg_n_90;
  wire tmp44_reg_6032_reg_n_91;
  wire tmp44_reg_6032_reg_n_92;
  wire tmp44_reg_6032_reg_n_93;
  wire tmp44_reg_6032_reg_n_94;
  wire tmp44_reg_6032_reg_n_95;
  wire tmp44_reg_6032_reg_n_96;
  wire tmp44_reg_6032_reg_n_97;
  wire tmp44_reg_6032_reg_n_98;
  wire tmp44_reg_6032_reg_n_99;
  wire [19:0]tmp47_fu_3776_p2;
  wire [19:0]tmp47_reg_6037;
  wire \tmp47_reg_6037[11]_i_2_n_0 ;
  wire \tmp47_reg_6037[11]_i_3_n_0 ;
  wire \tmp47_reg_6037[11]_i_4_n_0 ;
  wire \tmp47_reg_6037[11]_i_5_n_0 ;
  wire \tmp47_reg_6037[15]_i_2_n_0 ;
  wire \tmp47_reg_6037[15]_i_3_n_0 ;
  wire \tmp47_reg_6037[15]_i_4_n_0 ;
  wire \tmp47_reg_6037[15]_i_5_n_0 ;
  wire \tmp47_reg_6037[19]_i_3_n_0 ;
  wire \tmp47_reg_6037[19]_i_4_n_0 ;
  wire \tmp47_reg_6037[19]_i_5_n_0 ;
  wire \tmp47_reg_6037[3]_i_2_n_0 ;
  wire \tmp47_reg_6037[3]_i_3_n_0 ;
  wire \tmp47_reg_6037[3]_i_4_n_0 ;
  wire \tmp47_reg_6037[3]_i_5_n_0 ;
  wire \tmp47_reg_6037[7]_i_2_n_0 ;
  wire \tmp47_reg_6037[7]_i_3_n_0 ;
  wire \tmp47_reg_6037[7]_i_4_n_0 ;
  wire \tmp47_reg_6037[7]_i_5_n_0 ;
  wire \tmp47_reg_6037_reg[11]_i_1_n_0 ;
  wire \tmp47_reg_6037_reg[11]_i_1_n_1 ;
  wire \tmp47_reg_6037_reg[11]_i_1_n_2 ;
  wire \tmp47_reg_6037_reg[11]_i_1_n_3 ;
  wire \tmp47_reg_6037_reg[15]_i_1_n_0 ;
  wire \tmp47_reg_6037_reg[15]_i_1_n_1 ;
  wire \tmp47_reg_6037_reg[15]_i_1_n_2 ;
  wire \tmp47_reg_6037_reg[15]_i_1_n_3 ;
  wire \tmp47_reg_6037_reg[19]_i_2_n_1 ;
  wire \tmp47_reg_6037_reg[19]_i_2_n_2 ;
  wire \tmp47_reg_6037_reg[19]_i_2_n_3 ;
  wire \tmp47_reg_6037_reg[3]_i_1_n_0 ;
  wire \tmp47_reg_6037_reg[3]_i_1_n_1 ;
  wire \tmp47_reg_6037_reg[3]_i_1_n_2 ;
  wire \tmp47_reg_6037_reg[3]_i_1_n_3 ;
  wire \tmp47_reg_6037_reg[7]_i_1_n_0 ;
  wire \tmp47_reg_6037_reg[7]_i_1_n_1 ;
  wire \tmp47_reg_6037_reg[7]_i_1_n_2 ;
  wire \tmp47_reg_6037_reg[7]_i_1_n_3 ;
  wire [21:0]tmp48_fu_3881_p2;
  wire tmp49_reg_59320;
  wire tmp49_reg_5932_reg_n_100;
  wire tmp49_reg_5932_reg_n_101;
  wire tmp49_reg_5932_reg_n_102;
  wire tmp49_reg_5932_reg_n_103;
  wire tmp49_reg_5932_reg_n_104;
  wire tmp49_reg_5932_reg_n_105;
  wire tmp49_reg_5932_reg_n_88;
  wire tmp49_reg_5932_reg_n_89;
  wire tmp49_reg_5932_reg_n_90;
  wire tmp49_reg_5932_reg_n_91;
  wire tmp49_reg_5932_reg_n_92;
  wire tmp49_reg_5932_reg_n_93;
  wire tmp49_reg_5932_reg_n_94;
  wire tmp49_reg_5932_reg_n_95;
  wire tmp49_reg_5932_reg_n_96;
  wire tmp49_reg_5932_reg_n_97;
  wire tmp49_reg_5932_reg_n_98;
  wire tmp49_reg_5932_reg_n_99;
  wire tmp51_reg_5937_reg_n_106;
  wire tmp51_reg_5937_reg_n_107;
  wire tmp51_reg_5937_reg_n_108;
  wire tmp51_reg_5937_reg_n_109;
  wire tmp51_reg_5937_reg_n_110;
  wire tmp51_reg_5937_reg_n_111;
  wire tmp51_reg_5937_reg_n_112;
  wire tmp51_reg_5937_reg_n_113;
  wire tmp51_reg_5937_reg_n_114;
  wire tmp51_reg_5937_reg_n_115;
  wire tmp51_reg_5937_reg_n_116;
  wire tmp51_reg_5937_reg_n_117;
  wire tmp51_reg_5937_reg_n_118;
  wire tmp51_reg_5937_reg_n_119;
  wire tmp51_reg_5937_reg_n_120;
  wire tmp51_reg_5937_reg_n_121;
  wire tmp51_reg_5937_reg_n_122;
  wire tmp51_reg_5937_reg_n_123;
  wire tmp51_reg_5937_reg_n_124;
  wire tmp51_reg_5937_reg_n_125;
  wire tmp51_reg_5937_reg_n_126;
  wire tmp51_reg_5937_reg_n_127;
  wire tmp51_reg_5937_reg_n_128;
  wire tmp51_reg_5937_reg_n_129;
  wire tmp51_reg_5937_reg_n_130;
  wire tmp51_reg_5937_reg_n_131;
  wire tmp51_reg_5937_reg_n_132;
  wire tmp51_reg_5937_reg_n_133;
  wire tmp51_reg_5937_reg_n_134;
  wire tmp51_reg_5937_reg_n_135;
  wire tmp51_reg_5937_reg_n_136;
  wire tmp51_reg_5937_reg_n_137;
  wire tmp51_reg_5937_reg_n_138;
  wire tmp51_reg_5937_reg_n_139;
  wire tmp51_reg_5937_reg_n_140;
  wire tmp51_reg_5937_reg_n_141;
  wire tmp51_reg_5937_reg_n_142;
  wire tmp51_reg_5937_reg_n_143;
  wire tmp51_reg_5937_reg_n_144;
  wire tmp51_reg_5937_reg_n_145;
  wire tmp51_reg_5937_reg_n_146;
  wire tmp51_reg_5937_reg_n_147;
  wire tmp51_reg_5937_reg_n_148;
  wire tmp51_reg_5937_reg_n_149;
  wire tmp51_reg_5937_reg_n_150;
  wire tmp51_reg_5937_reg_n_151;
  wire tmp51_reg_5937_reg_n_152;
  wire tmp51_reg_5937_reg_n_153;
  wire [18:0]tmp54_fu_3787_p2;
  wire [18:0]tmp54_reg_6042;
  wire \tmp54_reg_6042[11]_i_2_n_0 ;
  wire \tmp54_reg_6042[11]_i_3_n_0 ;
  wire \tmp54_reg_6042[11]_i_4_n_0 ;
  wire \tmp54_reg_6042[11]_i_5_n_0 ;
  wire \tmp54_reg_6042[15]_i_2_n_0 ;
  wire \tmp54_reg_6042[15]_i_3_n_0 ;
  wire \tmp54_reg_6042[15]_i_4_n_0 ;
  wire \tmp54_reg_6042[15]_i_5_n_0 ;
  wire \tmp54_reg_6042[18]_i_2_n_0 ;
  wire \tmp54_reg_6042[18]_i_3_n_0 ;
  wire \tmp54_reg_6042[3]_i_2_n_0 ;
  wire \tmp54_reg_6042[3]_i_3_n_0 ;
  wire \tmp54_reg_6042[3]_i_4_n_0 ;
  wire \tmp54_reg_6042[3]_i_5_n_0 ;
  wire \tmp54_reg_6042[7]_i_2_n_0 ;
  wire \tmp54_reg_6042[7]_i_3_n_0 ;
  wire \tmp54_reg_6042[7]_i_4_n_0 ;
  wire \tmp54_reg_6042[7]_i_5_n_0 ;
  wire \tmp54_reg_6042_reg[11]_i_1_n_0 ;
  wire \tmp54_reg_6042_reg[11]_i_1_n_1 ;
  wire \tmp54_reg_6042_reg[11]_i_1_n_2 ;
  wire \tmp54_reg_6042_reg[11]_i_1_n_3 ;
  wire \tmp54_reg_6042_reg[15]_i_1_n_0 ;
  wire \tmp54_reg_6042_reg[15]_i_1_n_1 ;
  wire \tmp54_reg_6042_reg[15]_i_1_n_2 ;
  wire \tmp54_reg_6042_reg[15]_i_1_n_3 ;
  wire \tmp54_reg_6042_reg[18]_i_1_n_2 ;
  wire \tmp54_reg_6042_reg[18]_i_1_n_3 ;
  wire \tmp54_reg_6042_reg[3]_i_1_n_0 ;
  wire \tmp54_reg_6042_reg[3]_i_1_n_1 ;
  wire \tmp54_reg_6042_reg[3]_i_1_n_2 ;
  wire \tmp54_reg_6042_reg[3]_i_1_n_3 ;
  wire \tmp54_reg_6042_reg[7]_i_1_n_0 ;
  wire \tmp54_reg_6042_reg[7]_i_1_n_1 ;
  wire \tmp54_reg_6042_reg[7]_i_1_n_2 ;
  wire \tmp54_reg_6042_reg[7]_i_1_n_3 ;
  wire tmp56_reg_5787_reg_n_100;
  wire tmp56_reg_5787_reg_n_101;
  wire tmp56_reg_5787_reg_n_102;
  wire tmp56_reg_5787_reg_n_103;
  wire tmp56_reg_5787_reg_n_104;
  wire tmp56_reg_5787_reg_n_105;
  wire tmp56_reg_5787_reg_n_87;
  wire tmp56_reg_5787_reg_n_88;
  wire tmp56_reg_5787_reg_n_89;
  wire tmp56_reg_5787_reg_n_90;
  wire tmp56_reg_5787_reg_n_91;
  wire tmp56_reg_5787_reg_n_92;
  wire tmp56_reg_5787_reg_n_93;
  wire tmp56_reg_5787_reg_n_94;
  wire tmp56_reg_5787_reg_n_95;
  wire tmp56_reg_5787_reg_n_96;
  wire tmp56_reg_5787_reg_n_97;
  wire tmp56_reg_5787_reg_n_98;
  wire tmp56_reg_5787_reg_n_99;
  wire tmp57_reg_5792_reg_n_100;
  wire tmp57_reg_5792_reg_n_101;
  wire tmp57_reg_5792_reg_n_102;
  wire tmp57_reg_5792_reg_n_103;
  wire tmp57_reg_5792_reg_n_104;
  wire tmp57_reg_5792_reg_n_105;
  wire tmp57_reg_5792_reg_n_89;
  wire tmp57_reg_5792_reg_n_90;
  wire tmp57_reg_5792_reg_n_91;
  wire tmp57_reg_5792_reg_n_92;
  wire tmp57_reg_5792_reg_n_93;
  wire tmp57_reg_5792_reg_n_94;
  wire tmp57_reg_5792_reg_n_95;
  wire tmp57_reg_5792_reg_n_96;
  wire tmp57_reg_5792_reg_n_97;
  wire tmp57_reg_5792_reg_n_98;
  wire tmp57_reg_5792_reg_n_99;
  wire tmp60_reg_5867_reg_n_100;
  wire tmp60_reg_5867_reg_n_101;
  wire tmp60_reg_5867_reg_n_102;
  wire tmp60_reg_5867_reg_n_103;
  wire tmp60_reg_5867_reg_n_104;
  wire tmp60_reg_5867_reg_n_105;
  wire tmp60_reg_5867_reg_n_88;
  wire tmp60_reg_5867_reg_n_89;
  wire tmp60_reg_5867_reg_n_90;
  wire tmp60_reg_5867_reg_n_91;
  wire tmp60_reg_5867_reg_n_92;
  wire tmp60_reg_5867_reg_n_93;
  wire tmp60_reg_5867_reg_n_94;
  wire tmp60_reg_5867_reg_n_95;
  wire tmp60_reg_5867_reg_n_96;
  wire tmp60_reg_5867_reg_n_97;
  wire tmp60_reg_5867_reg_n_98;
  wire tmp60_reg_5867_reg_n_99;
  wire tmp63_reg_6047_reg_n_100;
  wire tmp63_reg_6047_reg_n_101;
  wire tmp63_reg_6047_reg_n_102;
  wire tmp63_reg_6047_reg_n_103;
  wire tmp63_reg_6047_reg_n_104;
  wire tmp63_reg_6047_reg_n_105;
  wire tmp63_reg_6047_reg_n_84;
  wire tmp63_reg_6047_reg_n_85;
  wire tmp63_reg_6047_reg_n_86;
  wire tmp63_reg_6047_reg_n_87;
  wire tmp63_reg_6047_reg_n_88;
  wire tmp63_reg_6047_reg_n_89;
  wire tmp63_reg_6047_reg_n_90;
  wire tmp63_reg_6047_reg_n_91;
  wire tmp63_reg_6047_reg_n_92;
  wire tmp63_reg_6047_reg_n_93;
  wire tmp63_reg_6047_reg_n_94;
  wire tmp63_reg_6047_reg_n_95;
  wire tmp63_reg_6047_reg_n_96;
  wire tmp63_reg_6047_reg_n_97;
  wire tmp63_reg_6047_reg_n_98;
  wire tmp63_reg_6047_reg_n_99;
  wire [19:0]tmp66_fu_3819_p2;
  wire [19:0]tmp66_reg_6052;
  wire \tmp66_reg_6052[11]_i_2_n_0 ;
  wire \tmp66_reg_6052[11]_i_3_n_0 ;
  wire \tmp66_reg_6052[11]_i_4_n_0 ;
  wire \tmp66_reg_6052[11]_i_5_n_0 ;
  wire \tmp66_reg_6052[15]_i_2_n_0 ;
  wire \tmp66_reg_6052[15]_i_3_n_0 ;
  wire \tmp66_reg_6052[15]_i_4_n_0 ;
  wire \tmp66_reg_6052[15]_i_5_n_0 ;
  wire \tmp66_reg_6052[19]_i_2_n_0 ;
  wire \tmp66_reg_6052[19]_i_3_n_0 ;
  wire \tmp66_reg_6052[19]_i_4_n_0 ;
  wire \tmp66_reg_6052[3]_i_2_n_0 ;
  wire \tmp66_reg_6052[3]_i_3_n_0 ;
  wire \tmp66_reg_6052[3]_i_4_n_0 ;
  wire \tmp66_reg_6052[3]_i_5_n_0 ;
  wire \tmp66_reg_6052[7]_i_2_n_0 ;
  wire \tmp66_reg_6052[7]_i_3_n_0 ;
  wire \tmp66_reg_6052[7]_i_4_n_0 ;
  wire \tmp66_reg_6052[7]_i_5_n_0 ;
  wire \tmp66_reg_6052_reg[11]_i_1_n_0 ;
  wire \tmp66_reg_6052_reg[11]_i_1_n_1 ;
  wire \tmp66_reg_6052_reg[11]_i_1_n_2 ;
  wire \tmp66_reg_6052_reg[11]_i_1_n_3 ;
  wire \tmp66_reg_6052_reg[15]_i_1_n_0 ;
  wire \tmp66_reg_6052_reg[15]_i_1_n_1 ;
  wire \tmp66_reg_6052_reg[15]_i_1_n_2 ;
  wire \tmp66_reg_6052_reg[15]_i_1_n_3 ;
  wire \tmp66_reg_6052_reg[19]_i_1_n_1 ;
  wire \tmp66_reg_6052_reg[19]_i_1_n_2 ;
  wire \tmp66_reg_6052_reg[19]_i_1_n_3 ;
  wire \tmp66_reg_6052_reg[3]_i_1_n_0 ;
  wire \tmp66_reg_6052_reg[3]_i_1_n_1 ;
  wire \tmp66_reg_6052_reg[3]_i_1_n_2 ;
  wire \tmp66_reg_6052_reg[3]_i_1_n_3 ;
  wire \tmp66_reg_6052_reg[7]_i_1_n_0 ;
  wire \tmp66_reg_6052_reg[7]_i_1_n_1 ;
  wire \tmp66_reg_6052_reg[7]_i_1_n_2 ;
  wire \tmp66_reg_6052_reg[7]_i_1_n_3 ;
  wire [21:0]tmp67_fu_3962_p2;
  wire tmp68_reg_5977_reg_n_100;
  wire tmp68_reg_5977_reg_n_101;
  wire tmp68_reg_5977_reg_n_102;
  wire tmp68_reg_5977_reg_n_103;
  wire tmp68_reg_5977_reg_n_104;
  wire tmp68_reg_5977_reg_n_105;
  wire tmp68_reg_5977_reg_n_88;
  wire tmp68_reg_5977_reg_n_89;
  wire tmp68_reg_5977_reg_n_90;
  wire tmp68_reg_5977_reg_n_91;
  wire tmp68_reg_5977_reg_n_92;
  wire tmp68_reg_5977_reg_n_93;
  wire tmp68_reg_5977_reg_n_94;
  wire tmp68_reg_5977_reg_n_95;
  wire tmp68_reg_5977_reg_n_96;
  wire tmp68_reg_5977_reg_n_97;
  wire tmp68_reg_5977_reg_n_98;
  wire tmp68_reg_5977_reg_n_99;
  wire tmp70_reg_5982_reg_n_106;
  wire tmp70_reg_5982_reg_n_107;
  wire tmp70_reg_5982_reg_n_108;
  wire tmp70_reg_5982_reg_n_109;
  wire tmp70_reg_5982_reg_n_110;
  wire tmp70_reg_5982_reg_n_111;
  wire tmp70_reg_5982_reg_n_112;
  wire tmp70_reg_5982_reg_n_113;
  wire tmp70_reg_5982_reg_n_114;
  wire tmp70_reg_5982_reg_n_115;
  wire tmp70_reg_5982_reg_n_116;
  wire tmp70_reg_5982_reg_n_117;
  wire tmp70_reg_5982_reg_n_118;
  wire tmp70_reg_5982_reg_n_119;
  wire tmp70_reg_5982_reg_n_120;
  wire tmp70_reg_5982_reg_n_121;
  wire tmp70_reg_5982_reg_n_122;
  wire tmp70_reg_5982_reg_n_123;
  wire tmp70_reg_5982_reg_n_124;
  wire tmp70_reg_5982_reg_n_125;
  wire tmp70_reg_5982_reg_n_126;
  wire tmp70_reg_5982_reg_n_127;
  wire tmp70_reg_5982_reg_n_128;
  wire tmp70_reg_5982_reg_n_129;
  wire tmp70_reg_5982_reg_n_130;
  wire tmp70_reg_5982_reg_n_131;
  wire tmp70_reg_5982_reg_n_132;
  wire tmp70_reg_5982_reg_n_133;
  wire tmp70_reg_5982_reg_n_134;
  wire tmp70_reg_5982_reg_n_135;
  wire tmp70_reg_5982_reg_n_136;
  wire tmp70_reg_5982_reg_n_137;
  wire tmp70_reg_5982_reg_n_138;
  wire tmp70_reg_5982_reg_n_139;
  wire tmp70_reg_5982_reg_n_140;
  wire tmp70_reg_5982_reg_n_141;
  wire tmp70_reg_5982_reg_n_142;
  wire tmp70_reg_5982_reg_n_143;
  wire tmp70_reg_5982_reg_n_144;
  wire tmp70_reg_5982_reg_n_145;
  wire tmp70_reg_5982_reg_n_146;
  wire tmp70_reg_5982_reg_n_147;
  wire tmp70_reg_5982_reg_n_148;
  wire tmp70_reg_5982_reg_n_149;
  wire tmp70_reg_5982_reg_n_150;
  wire tmp70_reg_5982_reg_n_151;
  wire tmp70_reg_5982_reg_n_152;
  wire tmp70_reg_5982_reg_n_153;
  wire [18:0]tmp73_fu_3830_p2;
  wire [18:0]tmp73_reg_6057;
  wire \tmp73_reg_6057[11]_i_2_n_0 ;
  wire \tmp73_reg_6057[11]_i_3_n_0 ;
  wire \tmp73_reg_6057[11]_i_4_n_0 ;
  wire \tmp73_reg_6057[11]_i_5_n_0 ;
  wire \tmp73_reg_6057[15]_i_2_n_0 ;
  wire \tmp73_reg_6057[15]_i_3_n_0 ;
  wire \tmp73_reg_6057[15]_i_4_n_0 ;
  wire \tmp73_reg_6057[15]_i_5_n_0 ;
  wire \tmp73_reg_6057[18]_i_2_n_0 ;
  wire \tmp73_reg_6057[18]_i_3_n_0 ;
  wire \tmp73_reg_6057[3]_i_2_n_0 ;
  wire \tmp73_reg_6057[3]_i_3_n_0 ;
  wire \tmp73_reg_6057[3]_i_4_n_0 ;
  wire \tmp73_reg_6057[3]_i_5_n_0 ;
  wire \tmp73_reg_6057[7]_i_2_n_0 ;
  wire \tmp73_reg_6057[7]_i_3_n_0 ;
  wire \tmp73_reg_6057[7]_i_4_n_0 ;
  wire \tmp73_reg_6057[7]_i_5_n_0 ;
  wire \tmp73_reg_6057_reg[11]_i_1_n_0 ;
  wire \tmp73_reg_6057_reg[11]_i_1_n_1 ;
  wire \tmp73_reg_6057_reg[11]_i_1_n_2 ;
  wire \tmp73_reg_6057_reg[11]_i_1_n_3 ;
  wire \tmp73_reg_6057_reg[15]_i_1_n_0 ;
  wire \tmp73_reg_6057_reg[15]_i_1_n_1 ;
  wire \tmp73_reg_6057_reg[15]_i_1_n_2 ;
  wire \tmp73_reg_6057_reg[15]_i_1_n_3 ;
  wire \tmp73_reg_6057_reg[18]_i_1_n_2 ;
  wire \tmp73_reg_6057_reg[18]_i_1_n_3 ;
  wire \tmp73_reg_6057_reg[3]_i_1_n_0 ;
  wire \tmp73_reg_6057_reg[3]_i_1_n_1 ;
  wire \tmp73_reg_6057_reg[3]_i_1_n_2 ;
  wire \tmp73_reg_6057_reg[3]_i_1_n_3 ;
  wire \tmp73_reg_6057_reg[7]_i_1_n_0 ;
  wire \tmp73_reg_6057_reg[7]_i_1_n_1 ;
  wire \tmp73_reg_6057_reg[7]_i_1_n_2 ;
  wire \tmp73_reg_6057_reg[7]_i_1_n_3 ;
  wire tmp75_reg_5812_reg_n_100;
  wire tmp75_reg_5812_reg_n_101;
  wire tmp75_reg_5812_reg_n_102;
  wire tmp75_reg_5812_reg_n_103;
  wire tmp75_reg_5812_reg_n_104;
  wire tmp75_reg_5812_reg_n_105;
  wire tmp75_reg_5812_reg_n_87;
  wire tmp75_reg_5812_reg_n_88;
  wire tmp75_reg_5812_reg_n_89;
  wire tmp75_reg_5812_reg_n_90;
  wire tmp75_reg_5812_reg_n_91;
  wire tmp75_reg_5812_reg_n_92;
  wire tmp75_reg_5812_reg_n_93;
  wire tmp75_reg_5812_reg_n_94;
  wire tmp75_reg_5812_reg_n_95;
  wire tmp75_reg_5812_reg_n_96;
  wire tmp75_reg_5812_reg_n_97;
  wire tmp75_reg_5812_reg_n_98;
  wire tmp75_reg_5812_reg_n_99;
  wire tmp76_reg_5817_reg_n_100;
  wire tmp76_reg_5817_reg_n_101;
  wire tmp76_reg_5817_reg_n_102;
  wire tmp76_reg_5817_reg_n_103;
  wire tmp76_reg_5817_reg_n_104;
  wire tmp76_reg_5817_reg_n_105;
  wire tmp76_reg_5817_reg_n_89;
  wire tmp76_reg_5817_reg_n_90;
  wire tmp76_reg_5817_reg_n_91;
  wire tmp76_reg_5817_reg_n_92;
  wire tmp76_reg_5817_reg_n_93;
  wire tmp76_reg_5817_reg_n_94;
  wire tmp76_reg_5817_reg_n_95;
  wire tmp76_reg_5817_reg_n_96;
  wire tmp76_reg_5817_reg_n_97;
  wire tmp76_reg_5817_reg_n_98;
  wire tmp76_reg_5817_reg_n_99;
  wire tmp79_reg_5892_reg_n_100;
  wire tmp79_reg_5892_reg_n_101;
  wire tmp79_reg_5892_reg_n_102;
  wire tmp79_reg_5892_reg_n_103;
  wire tmp79_reg_5892_reg_n_104;
  wire tmp79_reg_5892_reg_n_105;
  wire tmp79_reg_5892_reg_n_88;
  wire tmp79_reg_5892_reg_n_89;
  wire tmp79_reg_5892_reg_n_90;
  wire tmp79_reg_5892_reg_n_91;
  wire tmp79_reg_5892_reg_n_92;
  wire tmp79_reg_5892_reg_n_93;
  wire tmp79_reg_5892_reg_n_94;
  wire tmp79_reg_5892_reg_n_95;
  wire tmp79_reg_5892_reg_n_96;
  wire tmp79_reg_5892_reg_n_97;
  wire tmp79_reg_5892_reg_n_98;
  wire tmp79_reg_5892_reg_n_99;
  wire tmp82_reg_6062_reg_n_100;
  wire tmp82_reg_6062_reg_n_101;
  wire tmp82_reg_6062_reg_n_102;
  wire tmp82_reg_6062_reg_n_103;
  wire tmp82_reg_6062_reg_n_104;
  wire tmp82_reg_6062_reg_n_105;
  wire tmp82_reg_6062_reg_n_84;
  wire tmp82_reg_6062_reg_n_85;
  wire tmp82_reg_6062_reg_n_86;
  wire tmp82_reg_6062_reg_n_87;
  wire tmp82_reg_6062_reg_n_88;
  wire tmp82_reg_6062_reg_n_89;
  wire tmp82_reg_6062_reg_n_90;
  wire tmp82_reg_6062_reg_n_91;
  wire tmp82_reg_6062_reg_n_92;
  wire tmp82_reg_6062_reg_n_93;
  wire tmp82_reg_6062_reg_n_94;
  wire tmp82_reg_6062_reg_n_95;
  wire tmp82_reg_6062_reg_n_96;
  wire tmp82_reg_6062_reg_n_97;
  wire tmp82_reg_6062_reg_n_98;
  wire tmp82_reg_6062_reg_n_99;
  wire [19:0]tmp85_fu_3862_p2;
  wire [19:0]tmp85_reg_6067;
  wire \tmp85_reg_6067[11]_i_2_n_0 ;
  wire \tmp85_reg_6067[11]_i_3_n_0 ;
  wire \tmp85_reg_6067[11]_i_4_n_0 ;
  wire \tmp85_reg_6067[11]_i_5_n_0 ;
  wire \tmp85_reg_6067[15]_i_2_n_0 ;
  wire \tmp85_reg_6067[15]_i_3_n_0 ;
  wire \tmp85_reg_6067[15]_i_4_n_0 ;
  wire \tmp85_reg_6067[15]_i_5_n_0 ;
  wire \tmp85_reg_6067[19]_i_2_n_0 ;
  wire \tmp85_reg_6067[19]_i_3_n_0 ;
  wire \tmp85_reg_6067[19]_i_4_n_0 ;
  wire \tmp85_reg_6067[3]_i_2_n_0 ;
  wire \tmp85_reg_6067[3]_i_3_n_0 ;
  wire \tmp85_reg_6067[3]_i_4_n_0 ;
  wire \tmp85_reg_6067[3]_i_5_n_0 ;
  wire \tmp85_reg_6067[7]_i_2_n_0 ;
  wire \tmp85_reg_6067[7]_i_3_n_0 ;
  wire \tmp85_reg_6067[7]_i_4_n_0 ;
  wire \tmp85_reg_6067[7]_i_5_n_0 ;
  wire \tmp85_reg_6067_reg[11]_i_1_n_0 ;
  wire \tmp85_reg_6067_reg[11]_i_1_n_1 ;
  wire \tmp85_reg_6067_reg[11]_i_1_n_2 ;
  wire \tmp85_reg_6067_reg[11]_i_1_n_3 ;
  wire \tmp85_reg_6067_reg[15]_i_1_n_0 ;
  wire \tmp85_reg_6067_reg[15]_i_1_n_1 ;
  wire \tmp85_reg_6067_reg[15]_i_1_n_2 ;
  wire \tmp85_reg_6067_reg[15]_i_1_n_3 ;
  wire \tmp85_reg_6067_reg[19]_i_1_n_1 ;
  wire \tmp85_reg_6067_reg[19]_i_1_n_2 ;
  wire \tmp85_reg_6067_reg[19]_i_1_n_3 ;
  wire \tmp85_reg_6067_reg[3]_i_1_n_0 ;
  wire \tmp85_reg_6067_reg[3]_i_1_n_1 ;
  wire \tmp85_reg_6067_reg[3]_i_1_n_2 ;
  wire \tmp85_reg_6067_reg[3]_i_1_n_3 ;
  wire \tmp85_reg_6067_reg[7]_i_1_n_0 ;
  wire \tmp85_reg_6067_reg[7]_i_1_n_1 ;
  wire \tmp85_reg_6067_reg[7]_i_1_n_2 ;
  wire \tmp85_reg_6067_reg[7]_i_1_n_3 ;
  wire [21:0]tmp86_fu_4043_p2;
  wire tmp87_reg_6022_reg_n_100;
  wire tmp87_reg_6022_reg_n_101;
  wire tmp87_reg_6022_reg_n_102;
  wire tmp87_reg_6022_reg_n_103;
  wire tmp87_reg_6022_reg_n_104;
  wire tmp87_reg_6022_reg_n_105;
  wire tmp87_reg_6022_reg_n_88;
  wire tmp87_reg_6022_reg_n_89;
  wire tmp87_reg_6022_reg_n_90;
  wire tmp87_reg_6022_reg_n_91;
  wire tmp87_reg_6022_reg_n_92;
  wire tmp87_reg_6022_reg_n_93;
  wire tmp87_reg_6022_reg_n_94;
  wire tmp87_reg_6022_reg_n_95;
  wire tmp87_reg_6022_reg_n_96;
  wire tmp87_reg_6022_reg_n_97;
  wire tmp87_reg_6022_reg_n_98;
  wire tmp87_reg_6022_reg_n_99;
  wire tmp89_reg_6027_reg_n_106;
  wire tmp89_reg_6027_reg_n_107;
  wire tmp89_reg_6027_reg_n_108;
  wire tmp89_reg_6027_reg_n_109;
  wire tmp89_reg_6027_reg_n_110;
  wire tmp89_reg_6027_reg_n_111;
  wire tmp89_reg_6027_reg_n_112;
  wire tmp89_reg_6027_reg_n_113;
  wire tmp89_reg_6027_reg_n_114;
  wire tmp89_reg_6027_reg_n_115;
  wire tmp89_reg_6027_reg_n_116;
  wire tmp89_reg_6027_reg_n_117;
  wire tmp89_reg_6027_reg_n_118;
  wire tmp89_reg_6027_reg_n_119;
  wire tmp89_reg_6027_reg_n_120;
  wire tmp89_reg_6027_reg_n_121;
  wire tmp89_reg_6027_reg_n_122;
  wire tmp89_reg_6027_reg_n_123;
  wire tmp89_reg_6027_reg_n_124;
  wire tmp89_reg_6027_reg_n_125;
  wire tmp89_reg_6027_reg_n_126;
  wire tmp89_reg_6027_reg_n_127;
  wire tmp89_reg_6027_reg_n_128;
  wire tmp89_reg_6027_reg_n_129;
  wire tmp89_reg_6027_reg_n_130;
  wire tmp89_reg_6027_reg_n_131;
  wire tmp89_reg_6027_reg_n_132;
  wire tmp89_reg_6027_reg_n_133;
  wire tmp89_reg_6027_reg_n_134;
  wire tmp89_reg_6027_reg_n_135;
  wire tmp89_reg_6027_reg_n_136;
  wire tmp89_reg_6027_reg_n_137;
  wire tmp89_reg_6027_reg_n_138;
  wire tmp89_reg_6027_reg_n_139;
  wire tmp89_reg_6027_reg_n_140;
  wire tmp89_reg_6027_reg_n_141;
  wire tmp89_reg_6027_reg_n_142;
  wire tmp89_reg_6027_reg_n_143;
  wire tmp89_reg_6027_reg_n_144;
  wire tmp89_reg_6027_reg_n_145;
  wire tmp89_reg_6027_reg_n_146;
  wire tmp89_reg_6027_reg_n_147;
  wire tmp89_reg_6027_reg_n_148;
  wire tmp89_reg_6027_reg_n_149;
  wire tmp89_reg_6027_reg_n_150;
  wire tmp89_reg_6027_reg_n_151;
  wire tmp89_reg_6027_reg_n_152;
  wire tmp89_reg_6027_reg_n_153;
  wire [18:0]tmp92_fu_3873_p2;
  wire [18:0]tmp92_reg_6072;
  wire \tmp92_reg_6072[11]_i_2_n_0 ;
  wire \tmp92_reg_6072[11]_i_3_n_0 ;
  wire \tmp92_reg_6072[11]_i_4_n_0 ;
  wire \tmp92_reg_6072[11]_i_5_n_0 ;
  wire \tmp92_reg_6072[15]_i_2_n_0 ;
  wire \tmp92_reg_6072[15]_i_3_n_0 ;
  wire \tmp92_reg_6072[15]_i_4_n_0 ;
  wire \tmp92_reg_6072[15]_i_5_n_0 ;
  wire \tmp92_reg_6072[18]_i_2_n_0 ;
  wire \tmp92_reg_6072[18]_i_3_n_0 ;
  wire \tmp92_reg_6072[3]_i_2_n_0 ;
  wire \tmp92_reg_6072[3]_i_3_n_0 ;
  wire \tmp92_reg_6072[3]_i_4_n_0 ;
  wire \tmp92_reg_6072[3]_i_5_n_0 ;
  wire \tmp92_reg_6072[7]_i_2_n_0 ;
  wire \tmp92_reg_6072[7]_i_3_n_0 ;
  wire \tmp92_reg_6072[7]_i_4_n_0 ;
  wire \tmp92_reg_6072[7]_i_5_n_0 ;
  wire \tmp92_reg_6072_reg[11]_i_1_n_0 ;
  wire \tmp92_reg_6072_reg[11]_i_1_n_1 ;
  wire \tmp92_reg_6072_reg[11]_i_1_n_2 ;
  wire \tmp92_reg_6072_reg[11]_i_1_n_3 ;
  wire \tmp92_reg_6072_reg[15]_i_1_n_0 ;
  wire \tmp92_reg_6072_reg[15]_i_1_n_1 ;
  wire \tmp92_reg_6072_reg[15]_i_1_n_2 ;
  wire \tmp92_reg_6072_reg[15]_i_1_n_3 ;
  wire \tmp92_reg_6072_reg[18]_i_1_n_2 ;
  wire \tmp92_reg_6072_reg[18]_i_1_n_3 ;
  wire \tmp92_reg_6072_reg[3]_i_1_n_0 ;
  wire \tmp92_reg_6072_reg[3]_i_1_n_1 ;
  wire \tmp92_reg_6072_reg[3]_i_1_n_2 ;
  wire \tmp92_reg_6072_reg[3]_i_1_n_3 ;
  wire \tmp92_reg_6072_reg[7]_i_1_n_0 ;
  wire \tmp92_reg_6072_reg[7]_i_1_n_1 ;
  wire \tmp92_reg_6072_reg[7]_i_1_n_2 ;
  wire \tmp92_reg_6072_reg[7]_i_1_n_3 ;
  wire tmp_10_fu_1107_p2;
  wire \tmp_10_reg_5363[0]_i_2_n_0 ;
  wire \tmp_10_reg_5363[0]_i_3_n_0 ;
  wire \tmp_10_reg_5363[0]_i_4_n_0 ;
  wire \tmp_10_reg_5363[0]_i_5_n_0 ;
  wire \tmp_10_reg_5363[0]_i_6_n_0 ;
  wire \tmp_10_reg_5363[0]_i_7_n_0 ;
  wire \tmp_10_reg_5363[0]_i_8_n_0 ;
  wire \tmp_10_reg_5363[0]_i_9_n_0 ;
  wire \tmp_10_reg_5363_reg_n_0_[0] ;
  wire \tmp_11_reg_5368[0]_i_1_n_0 ;
  wire \tmp_11_reg_5368[0]_i_2_n_0 ;
  wire \tmp_11_reg_5368_reg_n_0_[0] ;
  wire tmp_12_fu_1131_p2;
  wire tmp_12_reg_5380;
  wire \tmp_12_reg_5380[0]_i_10_n_0 ;
  wire \tmp_12_reg_5380[0]_i_12_n_0 ;
  wire \tmp_12_reg_5380[0]_i_13_n_0 ;
  wire \tmp_12_reg_5380[0]_i_14_n_0 ;
  wire \tmp_12_reg_5380[0]_i_15_n_0 ;
  wire \tmp_12_reg_5380[0]_i_16_n_0 ;
  wire \tmp_12_reg_5380[0]_i_17_n_0 ;
  wire \tmp_12_reg_5380[0]_i_18_n_0 ;
  wire \tmp_12_reg_5380[0]_i_19_n_0 ;
  wire \tmp_12_reg_5380[0]_i_21_n_0 ;
  wire \tmp_12_reg_5380[0]_i_22_n_0 ;
  wire \tmp_12_reg_5380[0]_i_23_n_0 ;
  wire \tmp_12_reg_5380[0]_i_24_n_0 ;
  wire \tmp_12_reg_5380[0]_i_25_n_0 ;
  wire \tmp_12_reg_5380[0]_i_26_n_0 ;
  wire \tmp_12_reg_5380[0]_i_27_n_0 ;
  wire \tmp_12_reg_5380[0]_i_28_n_0 ;
  wire \tmp_12_reg_5380[0]_i_29_n_0 ;
  wire \tmp_12_reg_5380[0]_i_30_n_0 ;
  wire \tmp_12_reg_5380[0]_i_31_n_0 ;
  wire \tmp_12_reg_5380[0]_i_32_n_0 ;
  wire \tmp_12_reg_5380[0]_i_33_n_0 ;
  wire \tmp_12_reg_5380[0]_i_34_n_0 ;
  wire \tmp_12_reg_5380[0]_i_35_n_0 ;
  wire \tmp_12_reg_5380[0]_i_36_n_0 ;
  wire \tmp_12_reg_5380[0]_i_3_n_0 ;
  wire \tmp_12_reg_5380[0]_i_4_n_0 ;
  wire \tmp_12_reg_5380[0]_i_5_n_0 ;
  wire \tmp_12_reg_5380[0]_i_6_n_0 ;
  wire \tmp_12_reg_5380[0]_i_7_n_0 ;
  wire \tmp_12_reg_5380[0]_i_8_n_0 ;
  wire \tmp_12_reg_5380[0]_i_9_n_0 ;
  wire \tmp_12_reg_5380_reg[0]_i_11_n_0 ;
  wire \tmp_12_reg_5380_reg[0]_i_11_n_1 ;
  wire \tmp_12_reg_5380_reg[0]_i_11_n_2 ;
  wire \tmp_12_reg_5380_reg[0]_i_11_n_3 ;
  wire \tmp_12_reg_5380_reg[0]_i_1_n_1 ;
  wire \tmp_12_reg_5380_reg[0]_i_1_n_2 ;
  wire \tmp_12_reg_5380_reg[0]_i_1_n_3 ;
  wire \tmp_12_reg_5380_reg[0]_i_20_n_0 ;
  wire \tmp_12_reg_5380_reg[0]_i_20_n_1 ;
  wire \tmp_12_reg_5380_reg[0]_i_20_n_2 ;
  wire \tmp_12_reg_5380_reg[0]_i_20_n_3 ;
  wire \tmp_12_reg_5380_reg[0]_i_2_n_0 ;
  wire \tmp_12_reg_5380_reg[0]_i_2_n_1 ;
  wire \tmp_12_reg_5380_reg[0]_i_2_n_2 ;
  wire \tmp_12_reg_5380_reg[0]_i_2_n_3 ;
  wire tmp_15_fu_1156_p2;
  wire [31:0]tmp_1_fu_1054_p2;
  wire tmp_1_i_i1_fu_3994_p1;
  wire tmp_1_i_i2_fu_4075_p1;
  wire tmp_1_i_i_fu_3913_p1;
  wire [31:0]tmp_1_reg_5317;
  wire \tmp_1_reg_5317[4]_i_2_n_0 ;
  wire \tmp_1_reg_5317_reg[12]_i_1_n_0 ;
  wire \tmp_1_reg_5317_reg[12]_i_1_n_1 ;
  wire \tmp_1_reg_5317_reg[12]_i_1_n_2 ;
  wire \tmp_1_reg_5317_reg[12]_i_1_n_3 ;
  wire \tmp_1_reg_5317_reg[16]_i_1_n_0 ;
  wire \tmp_1_reg_5317_reg[16]_i_1_n_1 ;
  wire \tmp_1_reg_5317_reg[16]_i_1_n_2 ;
  wire \tmp_1_reg_5317_reg[16]_i_1_n_3 ;
  wire \tmp_1_reg_5317_reg[20]_i_1_n_0 ;
  wire \tmp_1_reg_5317_reg[20]_i_1_n_1 ;
  wire \tmp_1_reg_5317_reg[20]_i_1_n_2 ;
  wire \tmp_1_reg_5317_reg[20]_i_1_n_3 ;
  wire \tmp_1_reg_5317_reg[24]_i_1_n_0 ;
  wire \tmp_1_reg_5317_reg[24]_i_1_n_1 ;
  wire \tmp_1_reg_5317_reg[24]_i_1_n_2 ;
  wire \tmp_1_reg_5317_reg[24]_i_1_n_3 ;
  wire \tmp_1_reg_5317_reg[28]_i_1_n_0 ;
  wire \tmp_1_reg_5317_reg[28]_i_1_n_1 ;
  wire \tmp_1_reg_5317_reg[28]_i_1_n_2 ;
  wire \tmp_1_reg_5317_reg[28]_i_1_n_3 ;
  wire [31:0]\tmp_1_reg_5317_reg[31]_0 ;
  wire \tmp_1_reg_5317_reg[31]_i_1_n_2 ;
  wire \tmp_1_reg_5317_reg[31]_i_1_n_3 ;
  wire \tmp_1_reg_5317_reg[4]_i_1_n_0 ;
  wire \tmp_1_reg_5317_reg[4]_i_1_n_1 ;
  wire \tmp_1_reg_5317_reg[4]_i_1_n_2 ;
  wire \tmp_1_reg_5317_reg[4]_i_1_n_3 ;
  wire \tmp_1_reg_5317_reg[8]_i_1_n_0 ;
  wire \tmp_1_reg_5317_reg[8]_i_1_n_1 ;
  wire \tmp_1_reg_5317_reg[8]_i_1_n_2 ;
  wire \tmp_1_reg_5317_reg[8]_i_1_n_3 ;
  wire tmp_23_fu_1623_p2;
  wire \tmp_294_2_reg_5345[10]_i_2_n_0 ;
  wire \tmp_294_2_reg_5345[4]_i_1_n_0 ;
  wire \tmp_294_2_reg_5345[5]_i_1_n_0 ;
  wire \tmp_294_2_reg_5345[7]_i_1_n_0 ;
  wire \tmp_294_2_reg_5345[8]_i_1_n_0 ;
  wire [9:3]tmp_294_2_reg_5345_reg__0;
  wire tmp_298_0_0_not_fu_1531_p2;
  wire tmp_298_0_0_not_reg_5424;
  wire \tmp_342_0_1_reg_5372[0]_i_1_n_0 ;
  wire \tmp_342_0_1_reg_5372[0]_i_2_n_0 ;
  wire \tmp_342_0_1_reg_5372_reg_n_0_[0] ;
  wire \tmp_342_0_2_reg_5376[0]_i_1_n_0 ;
  wire \tmp_342_0_2_reg_5376_reg_n_0_[0] ;
  wire tmp_368_0_1_fu_1219_p2;
  wire tmp_368_0_2_fu_1282_p2;
  wire tmp_368_0_3_fu_1345_p2;
  wire tmp_368_0_4_fu_1408_p2;
  wire [0:0]tmp_5_fu_1064_p2;
  wire [2:0]tmp_5_reg_5331;
  wire \tmp_5_reg_5331[1]_i_1_n_0 ;
  wire \tmp_5_reg_5331[2]_i_1_n_0 ;
  wire [2:0]tmp_60_reg_5429;
  wire [2:0]tmp_61_reg_5436;
  wire [2:0]tmp_62_reg_5443;
  wire [2:0]tmp_63_reg_5450;
  wire [2:0]tmp_64_reg_5457;
  wire [2:0]tmp_68_reg_5512;
  wire [1:0]tmp_6_reg_1004;
  wire \tmp_6_reg_1004[0]_i_1_n_0 ;
  wire \tmp_6_reg_1004[1]_i_1_n_0 ;
  wire tmp_9_fu_1102_p2;
  wire tmp_9_reg_5358;
  wire \tmp_9_reg_5358[0]_i_10_n_0 ;
  wire \tmp_9_reg_5358[0]_i_12_n_0 ;
  wire \tmp_9_reg_5358[0]_i_13_n_0 ;
  wire \tmp_9_reg_5358[0]_i_14_n_0 ;
  wire \tmp_9_reg_5358[0]_i_15_n_0 ;
  wire \tmp_9_reg_5358[0]_i_16_n_0 ;
  wire \tmp_9_reg_5358[0]_i_17_n_0 ;
  wire \tmp_9_reg_5358[0]_i_18_n_0 ;
  wire \tmp_9_reg_5358[0]_i_19_n_0 ;
  wire \tmp_9_reg_5358[0]_i_21_n_0 ;
  wire \tmp_9_reg_5358[0]_i_22_n_0 ;
  wire \tmp_9_reg_5358[0]_i_23_n_0 ;
  wire \tmp_9_reg_5358[0]_i_24_n_0 ;
  wire \tmp_9_reg_5358[0]_i_25_n_0 ;
  wire \tmp_9_reg_5358[0]_i_26_n_0 ;
  wire \tmp_9_reg_5358[0]_i_27_n_0 ;
  wire \tmp_9_reg_5358[0]_i_28_n_0 ;
  wire \tmp_9_reg_5358[0]_i_29_n_0 ;
  wire \tmp_9_reg_5358[0]_i_30_n_0 ;
  wire \tmp_9_reg_5358[0]_i_31_n_0 ;
  wire \tmp_9_reg_5358[0]_i_32_n_0 ;
  wire \tmp_9_reg_5358[0]_i_33_n_0 ;
  wire \tmp_9_reg_5358[0]_i_34_n_0 ;
  wire \tmp_9_reg_5358[0]_i_35_n_0 ;
  wire \tmp_9_reg_5358[0]_i_36_n_0 ;
  wire \tmp_9_reg_5358[0]_i_3_n_0 ;
  wire \tmp_9_reg_5358[0]_i_4_n_0 ;
  wire \tmp_9_reg_5358[0]_i_5_n_0 ;
  wire \tmp_9_reg_5358[0]_i_6_n_0 ;
  wire \tmp_9_reg_5358[0]_i_7_n_0 ;
  wire \tmp_9_reg_5358[0]_i_8_n_0 ;
  wire \tmp_9_reg_5358[0]_i_9_n_0 ;
  wire \tmp_9_reg_5358_reg[0]_i_11_n_0 ;
  wire \tmp_9_reg_5358_reg[0]_i_11_n_1 ;
  wire \tmp_9_reg_5358_reg[0]_i_11_n_2 ;
  wire \tmp_9_reg_5358_reg[0]_i_11_n_3 ;
  wire \tmp_9_reg_5358_reg[0]_i_1_n_1 ;
  wire \tmp_9_reg_5358_reg[0]_i_1_n_2 ;
  wire \tmp_9_reg_5358_reg[0]_i_1_n_3 ;
  wire \tmp_9_reg_5358_reg[0]_i_20_n_0 ;
  wire \tmp_9_reg_5358_reg[0]_i_20_n_1 ;
  wire \tmp_9_reg_5358_reg[0]_i_20_n_2 ;
  wire \tmp_9_reg_5358_reg[0]_i_20_n_3 ;
  wire \tmp_9_reg_5358_reg[0]_i_2_n_0 ;
  wire \tmp_9_reg_5358_reg[0]_i_2_n_1 ;
  wire \tmp_9_reg_5358_reg[0]_i_2_n_2 ;
  wire \tmp_9_reg_5358_reg[0]_i_2_n_3 ;
  wire [31:1]tmp_s_fu_1049_p2;
  wire [31:0]tmp_s_reg_5312;
  wire \tmp_s_reg_5312[4]_i_2_n_0 ;
  wire \tmp_s_reg_5312_reg[12]_i_1_n_0 ;
  wire \tmp_s_reg_5312_reg[12]_i_1_n_1 ;
  wire \tmp_s_reg_5312_reg[12]_i_1_n_2 ;
  wire \tmp_s_reg_5312_reg[12]_i_1_n_3 ;
  wire \tmp_s_reg_5312_reg[16]_i_1_n_0 ;
  wire \tmp_s_reg_5312_reg[16]_i_1_n_1 ;
  wire \tmp_s_reg_5312_reg[16]_i_1_n_2 ;
  wire \tmp_s_reg_5312_reg[16]_i_1_n_3 ;
  wire \tmp_s_reg_5312_reg[20]_i_1_n_0 ;
  wire \tmp_s_reg_5312_reg[20]_i_1_n_1 ;
  wire \tmp_s_reg_5312_reg[20]_i_1_n_2 ;
  wire \tmp_s_reg_5312_reg[20]_i_1_n_3 ;
  wire \tmp_s_reg_5312_reg[24]_i_1_n_0 ;
  wire \tmp_s_reg_5312_reg[24]_i_1_n_1 ;
  wire \tmp_s_reg_5312_reg[24]_i_1_n_2 ;
  wire \tmp_s_reg_5312_reg[24]_i_1_n_3 ;
  wire \tmp_s_reg_5312_reg[28]_i_1_n_0 ;
  wire \tmp_s_reg_5312_reg[28]_i_1_n_1 ;
  wire \tmp_s_reg_5312_reg[28]_i_1_n_2 ;
  wire \tmp_s_reg_5312_reg[28]_i_1_n_3 ;
  wire \tmp_s_reg_5312_reg[31]_i_2_n_2 ;
  wire \tmp_s_reg_5312_reg[31]_i_2_n_3 ;
  wire \tmp_s_reg_5312_reg[4]_i_1_n_0 ;
  wire \tmp_s_reg_5312_reg[4]_i_1_n_1 ;
  wire \tmp_s_reg_5312_reg[4]_i_1_n_2 ;
  wire \tmp_s_reg_5312_reg[4]_i_1_n_3 ;
  wire \tmp_s_reg_5312_reg[8]_i_1_n_0 ;
  wire \tmp_s_reg_5312_reg[8]_i_1_n_1 ;
  wire \tmp_s_reg_5312_reg[8]_i_1_n_2 ;
  wire \tmp_s_reg_5312_reg[8]_i_1_n_3 ;
  wire [10:0]x_fu_1674_p3;
  wire [10:0]x_reg_5477;
  wire \x_reg_5477[10]_i_100_n_0 ;
  wire \x_reg_5477[10]_i_101_n_0 ;
  wire \x_reg_5477[10]_i_102_n_0 ;
  wire \x_reg_5477[10]_i_103_n_0 ;
  wire \x_reg_5477[10]_i_10_n_0 ;
  wire \x_reg_5477[10]_i_11_n_0 ;
  wire \x_reg_5477[10]_i_12_n_0 ;
  wire \x_reg_5477[10]_i_13_n_0 ;
  wire \x_reg_5477[10]_i_14_n_0 ;
  wire \x_reg_5477[10]_i_15_n_0 ;
  wire \x_reg_5477[10]_i_16_n_0 ;
  wire \x_reg_5477[10]_i_17_n_0 ;
  wire \x_reg_5477[10]_i_19_n_0 ;
  wire \x_reg_5477[10]_i_20_n_0 ;
  wire \x_reg_5477[10]_i_21_n_0 ;
  wire \x_reg_5477[10]_i_22_n_0 ;
  wire \x_reg_5477[10]_i_23_n_0 ;
  wire \x_reg_5477[10]_i_24_n_0 ;
  wire \x_reg_5477[10]_i_25_n_0 ;
  wire \x_reg_5477[10]_i_26_n_0 ;
  wire \x_reg_5477[10]_i_28_n_0 ;
  wire \x_reg_5477[10]_i_29_n_0 ;
  wire \x_reg_5477[10]_i_30_n_0 ;
  wire \x_reg_5477[10]_i_31_n_0 ;
  wire \x_reg_5477[10]_i_32_n_0 ;
  wire \x_reg_5477[10]_i_33_n_0 ;
  wire \x_reg_5477[10]_i_34_n_0 ;
  wire \x_reg_5477[10]_i_35_n_0 ;
  wire \x_reg_5477[10]_i_37_n_0 ;
  wire \x_reg_5477[10]_i_39_n_0 ;
  wire \x_reg_5477[10]_i_40_n_0 ;
  wire \x_reg_5477[10]_i_42_n_0 ;
  wire \x_reg_5477[10]_i_43_n_0 ;
  wire \x_reg_5477[10]_i_44_n_0 ;
  wire \x_reg_5477[10]_i_46_n_0 ;
  wire \x_reg_5477[10]_i_47_n_0 ;
  wire \x_reg_5477[10]_i_48_n_0 ;
  wire \x_reg_5477[10]_i_49_n_0 ;
  wire \x_reg_5477[10]_i_50_n_0 ;
  wire \x_reg_5477[10]_i_51_n_0 ;
  wire \x_reg_5477[10]_i_52_n_0 ;
  wire \x_reg_5477[10]_i_53_n_0 ;
  wire \x_reg_5477[10]_i_54_n_0 ;
  wire \x_reg_5477[10]_i_55_n_0 ;
  wire \x_reg_5477[10]_i_57_n_0 ;
  wire \x_reg_5477[10]_i_58_n_0 ;
  wire \x_reg_5477[10]_i_60_n_0 ;
  wire \x_reg_5477[10]_i_61_n_0 ;
  wire \x_reg_5477[10]_i_62_n_0 ;
  wire \x_reg_5477[10]_i_63_n_0 ;
  wire \x_reg_5477[10]_i_64_n_0 ;
  wire \x_reg_5477[10]_i_65_n_0 ;
  wire \x_reg_5477[10]_i_66_n_0 ;
  wire \x_reg_5477[10]_i_67_n_0 ;
  wire \x_reg_5477[10]_i_68_n_0 ;
  wire \x_reg_5477[10]_i_69_n_0 ;
  wire \x_reg_5477[10]_i_6_n_0 ;
  wire \x_reg_5477[10]_i_70_n_0 ;
  wire \x_reg_5477[10]_i_71_n_0 ;
  wire \x_reg_5477[10]_i_72_n_0 ;
  wire \x_reg_5477[10]_i_73_n_0 ;
  wire \x_reg_5477[10]_i_74_n_0 ;
  wire \x_reg_5477[10]_i_75_n_0 ;
  wire \x_reg_5477[10]_i_76_n_0 ;
  wire \x_reg_5477[10]_i_77_n_0 ;
  wire \x_reg_5477[10]_i_78_n_0 ;
  wire \x_reg_5477[10]_i_79_n_0 ;
  wire \x_reg_5477[10]_i_7_n_0 ;
  wire \x_reg_5477[10]_i_80_n_0 ;
  wire \x_reg_5477[10]_i_81_n_0 ;
  wire \x_reg_5477[10]_i_82_n_0 ;
  wire \x_reg_5477[10]_i_83_n_0 ;
  wire \x_reg_5477[10]_i_84_n_0 ;
  wire \x_reg_5477[10]_i_85_n_0 ;
  wire \x_reg_5477[10]_i_86_n_0 ;
  wire \x_reg_5477[10]_i_87_n_0 ;
  wire \x_reg_5477[10]_i_88_n_0 ;
  wire \x_reg_5477[10]_i_89_n_0 ;
  wire \x_reg_5477[10]_i_8_n_0 ;
  wire \x_reg_5477[10]_i_90_n_0 ;
  wire \x_reg_5477[10]_i_91_n_0 ;
  wire \x_reg_5477[10]_i_92_n_0 ;
  wire \x_reg_5477[10]_i_93_n_0 ;
  wire \x_reg_5477[10]_i_94_n_0 ;
  wire \x_reg_5477[10]_i_95_n_0 ;
  wire \x_reg_5477[10]_i_96_n_0 ;
  wire \x_reg_5477[10]_i_97_n_0 ;
  wire \x_reg_5477[10]_i_98_n_0 ;
  wire \x_reg_5477[10]_i_99_n_0 ;
  wire \x_reg_5477[3]_i_10_n_0 ;
  wire \x_reg_5477[3]_i_4_n_0 ;
  wire \x_reg_5477[3]_i_5_n_0 ;
  wire \x_reg_5477[3]_i_6_n_0 ;
  wire \x_reg_5477[3]_i_7_n_0 ;
  wire \x_reg_5477[3]_i_8_n_0 ;
  wire \x_reg_5477[3]_i_9_n_0 ;
  wire \x_reg_5477[4]_i_3_n_0 ;
  wire \x_reg_5477[4]_i_4_n_0 ;
  wire \x_reg_5477[4]_i_5_n_0 ;
  wire \x_reg_5477[4]_i_6_n_0 ;
  wire \x_reg_5477[4]_i_7_n_0 ;
  wire \x_reg_5477[7]_i_10_n_0 ;
  wire \x_reg_5477[7]_i_11_n_0 ;
  wire \x_reg_5477[7]_i_4_n_0 ;
  wire \x_reg_5477[7]_i_5_n_0 ;
  wire \x_reg_5477[7]_i_6_n_0 ;
  wire \x_reg_5477[7]_i_7_n_0 ;
  wire \x_reg_5477[7]_i_8_n_0 ;
  wire \x_reg_5477[7]_i_9_n_0 ;
  wire \x_reg_5477[8]_i_3_n_0 ;
  wire \x_reg_5477[8]_i_4_n_0 ;
  wire \x_reg_5477[8]_i_5_n_0 ;
  wire \x_reg_5477[8]_i_6_n_0 ;
  wire \x_reg_5477_reg[10]_i_18_n_0 ;
  wire \x_reg_5477_reg[10]_i_18_n_1 ;
  wire \x_reg_5477_reg[10]_i_18_n_2 ;
  wire \x_reg_5477_reg[10]_i_18_n_3 ;
  wire \x_reg_5477_reg[10]_i_27_n_0 ;
  wire \x_reg_5477_reg[10]_i_27_n_1 ;
  wire \x_reg_5477_reg[10]_i_27_n_2 ;
  wire \x_reg_5477_reg[10]_i_27_n_3 ;
  wire \x_reg_5477_reg[10]_i_2_n_2 ;
  wire \x_reg_5477_reg[10]_i_2_n_3 ;
  wire \x_reg_5477_reg[10]_i_36_n_2 ;
  wire \x_reg_5477_reg[10]_i_36_n_3 ;
  wire \x_reg_5477_reg[10]_i_38_n_0 ;
  wire \x_reg_5477_reg[10]_i_38_n_1 ;
  wire \x_reg_5477_reg[10]_i_38_n_2 ;
  wire \x_reg_5477_reg[10]_i_38_n_3 ;
  wire \x_reg_5477_reg[10]_i_3_n_7 ;
  wire \x_reg_5477_reg[10]_i_41_n_0 ;
  wire \x_reg_5477_reg[10]_i_41_n_1 ;
  wire \x_reg_5477_reg[10]_i_41_n_2 ;
  wire \x_reg_5477_reg[10]_i_41_n_3 ;
  wire \x_reg_5477_reg[10]_i_45_n_0 ;
  wire \x_reg_5477_reg[10]_i_45_n_1 ;
  wire \x_reg_5477_reg[10]_i_45_n_2 ;
  wire \x_reg_5477_reg[10]_i_45_n_3 ;
  wire \x_reg_5477_reg[10]_i_4_n_0 ;
  wire \x_reg_5477_reg[10]_i_4_n_1 ;
  wire \x_reg_5477_reg[10]_i_4_n_2 ;
  wire \x_reg_5477_reg[10]_i_4_n_3 ;
  wire \x_reg_5477_reg[10]_i_56_n_0 ;
  wire \x_reg_5477_reg[10]_i_56_n_1 ;
  wire \x_reg_5477_reg[10]_i_56_n_2 ;
  wire \x_reg_5477_reg[10]_i_56_n_3 ;
  wire \x_reg_5477_reg[10]_i_59_n_0 ;
  wire \x_reg_5477_reg[10]_i_59_n_1 ;
  wire \x_reg_5477_reg[10]_i_59_n_2 ;
  wire \x_reg_5477_reg[10]_i_59_n_3 ;
  wire \x_reg_5477_reg[10]_i_5_n_0 ;
  wire \x_reg_5477_reg[10]_i_5_n_1 ;
  wire \x_reg_5477_reg[10]_i_5_n_2 ;
  wire \x_reg_5477_reg[10]_i_5_n_3 ;
  wire \x_reg_5477_reg[10]_i_5_n_4 ;
  wire \x_reg_5477_reg[10]_i_5_n_5 ;
  wire \x_reg_5477_reg[10]_i_5_n_6 ;
  wire \x_reg_5477_reg[10]_i_5_n_7 ;
  wire \x_reg_5477_reg[10]_i_9_n_0 ;
  wire \x_reg_5477_reg[10]_i_9_n_1 ;
  wire \x_reg_5477_reg[10]_i_9_n_2 ;
  wire \x_reg_5477_reg[10]_i_9_n_3 ;
  wire \x_reg_5477_reg[3]_i_2_n_0 ;
  wire \x_reg_5477_reg[3]_i_2_n_1 ;
  wire \x_reg_5477_reg[3]_i_2_n_2 ;
  wire \x_reg_5477_reg[3]_i_2_n_3 ;
  wire \x_reg_5477_reg[3]_i_3_n_0 ;
  wire \x_reg_5477_reg[3]_i_3_n_1 ;
  wire \x_reg_5477_reg[3]_i_3_n_2 ;
  wire \x_reg_5477_reg[3]_i_3_n_3 ;
  wire \x_reg_5477_reg[3]_i_3_n_4 ;
  wire \x_reg_5477_reg[3]_i_3_n_5 ;
  wire \x_reg_5477_reg[3]_i_3_n_6 ;
  wire \x_reg_5477_reg[3]_i_3_n_7 ;
  wire \x_reg_5477_reg[4]_i_2_n_0 ;
  wire \x_reg_5477_reg[4]_i_2_n_1 ;
  wire \x_reg_5477_reg[4]_i_2_n_2 ;
  wire \x_reg_5477_reg[4]_i_2_n_3 ;
  wire \x_reg_5477_reg[7]_i_2_n_0 ;
  wire \x_reg_5477_reg[7]_i_2_n_1 ;
  wire \x_reg_5477_reg[7]_i_2_n_2 ;
  wire \x_reg_5477_reg[7]_i_2_n_3 ;
  wire \x_reg_5477_reg[7]_i_3_n_0 ;
  wire \x_reg_5477_reg[7]_i_3_n_1 ;
  wire \x_reg_5477_reg[7]_i_3_n_2 ;
  wire \x_reg_5477_reg[7]_i_3_n_3 ;
  wire \x_reg_5477_reg[7]_i_3_n_4 ;
  wire \x_reg_5477_reg[7]_i_3_n_5 ;
  wire \x_reg_5477_reg[7]_i_3_n_6 ;
  wire \x_reg_5477_reg[7]_i_3_n_7 ;
  wire \x_reg_5477_reg[8]_i_2_n_0 ;
  wire \x_reg_5477_reg[8]_i_2_n_1 ;
  wire \x_reg_5477_reg[8]_i_2_n_2 ;
  wire \x_reg_5477_reg[8]_i_2_n_3 ;
  wire [2:0]y_1_0_1_fu_1475_p3;
  wire [2:0]y_1_0_1_reg_5404;
  wire \y_1_0_1_reg_5404[0]_i_10_n_0 ;
  wire \y_1_0_1_reg_5404[0]_i_11_n_0 ;
  wire \y_1_0_1_reg_5404[0]_i_12_n_0 ;
  wire \y_1_0_1_reg_5404[0]_i_13_n_0 ;
  wire \y_1_0_1_reg_5404[0]_i_14_n_0 ;
  wire \y_1_0_1_reg_5404[0]_i_15_n_0 ;
  wire \y_1_0_1_reg_5404[0]_i_16_n_0 ;
  wire \y_1_0_1_reg_5404[0]_i_4_n_0 ;
  wire \y_1_0_1_reg_5404[0]_i_5_n_0 ;
  wire \y_1_0_1_reg_5404[0]_i_6_n_0 ;
  wire \y_1_0_1_reg_5404[0]_i_7_n_0 ;
  wire \y_1_0_1_reg_5404[0]_i_9_n_0 ;
  wire \y_1_0_1_reg_5404[1]_i_2_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_100_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_101_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_102_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_103_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_104_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_105_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_106_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_107_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_108_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_109_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_111_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_113_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_115_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_117_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_118_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_119_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_120_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_121_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_122_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_123_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_124_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_125_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_126_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_127_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_128_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_129_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_12_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_130_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_131_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_132_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_133_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_134_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_135_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_136_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_137_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_138_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_139_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_13_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_140_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_141_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_143_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_144_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_145_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_146_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_147_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_148_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_149_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_14_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_150_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_151_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_152_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_153_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_154_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_155_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_156_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_157_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_158_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_159_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_15_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_160_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_161_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_162_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_163_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_164_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_165_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_16_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_17_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_18_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_19_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_22_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_23_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_24_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_25_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_26_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_27_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_28_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_29_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_31_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_32_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_33_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_34_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_35_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_36_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_37_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_38_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_3_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_40_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_42_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_43_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_45_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_46_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_47_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_48_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_49_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_50_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_51_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_53_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_54_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_55_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_56_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_57_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_58_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_59_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_5_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_60_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_62_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_63_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_64_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_65_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_66_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_67_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_68_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_69_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_6_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_70_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_71_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_73_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_75_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_77_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_78_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_79_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_7_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_80_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_81_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_82_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_83_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_84_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_85_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_86_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_87_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_88_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_89_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_8_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_90_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_91_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_93_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_94_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_95_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_96_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_97_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_98_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_99_n_0 ;
  wire \y_1_0_1_reg_5404[2]_i_9_n_0 ;
  wire \y_1_0_1_reg_5404_reg[0]_i_2_n_1 ;
  wire \y_1_0_1_reg_5404_reg[0]_i_2_n_2 ;
  wire \y_1_0_1_reg_5404_reg[0]_i_2_n_3 ;
  wire \y_1_0_1_reg_5404_reg[0]_i_2_n_5 ;
  wire \y_1_0_1_reg_5404_reg[0]_i_2_n_6 ;
  wire \y_1_0_1_reg_5404_reg[0]_i_2_n_7 ;
  wire \y_1_0_1_reg_5404_reg[0]_i_3_n_0 ;
  wire \y_1_0_1_reg_5404_reg[0]_i_3_n_1 ;
  wire \y_1_0_1_reg_5404_reg[0]_i_3_n_2 ;
  wire \y_1_0_1_reg_5404_reg[0]_i_3_n_3 ;
  wire \y_1_0_1_reg_5404_reg[0]_i_3_n_4 ;
  wire \y_1_0_1_reg_5404_reg[0]_i_3_n_5 ;
  wire \y_1_0_1_reg_5404_reg[0]_i_3_n_6 ;
  wire \y_1_0_1_reg_5404_reg[0]_i_3_n_7 ;
  wire \y_1_0_1_reg_5404_reg[0]_i_8_n_0 ;
  wire \y_1_0_1_reg_5404_reg[0]_i_8_n_1 ;
  wire \y_1_0_1_reg_5404_reg[0]_i_8_n_2 ;
  wire \y_1_0_1_reg_5404_reg[0]_i_8_n_3 ;
  wire \y_1_0_1_reg_5404_reg[0]_i_8_n_4 ;
  wire \y_1_0_1_reg_5404_reg[0]_i_8_n_5 ;
  wire \y_1_0_1_reg_5404_reg[0]_i_8_n_6 ;
  wire \y_1_0_1_reg_5404_reg[0]_i_8_n_7 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_10_n_1 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_10_n_2 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_10_n_3 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_110_n_0 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_110_n_1 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_110_n_2 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_110_n_3 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_110_n_4 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_110_n_5 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_110_n_6 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_110_n_7 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_112_n_0 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_112_n_1 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_112_n_2 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_112_n_3 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_114_n_0 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_114_n_1 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_114_n_2 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_114_n_3 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_114_n_4 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_114_n_5 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_114_n_6 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_114_n_7 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_116_n_0 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_116_n_1 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_116_n_2 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_116_n_3 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_11_n_0 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_11_n_1 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_11_n_2 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_11_n_3 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_142_n_0 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_142_n_1 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_142_n_2 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_142_n_3 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_142_n_4 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_142_n_5 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_142_n_6 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_142_n_7 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_20_n_0 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_20_n_1 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_20_n_2 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_20_n_3 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_21_n_0 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_21_n_1 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_21_n_2 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_21_n_3 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_2_n_0 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_2_n_1 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_2_n_2 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_2_n_3 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_2_n_4 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_2_n_5 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_2_n_6 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_2_n_7 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_30_n_0 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_30_n_1 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_30_n_2 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_30_n_3 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_39_n_2 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_39_n_3 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_41_n_0 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_41_n_1 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_41_n_2 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_41_n_3 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_44_n_0 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_44_n_1 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_44_n_2 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_44_n_3 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_4_n_0 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_4_n_1 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_4_n_2 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_4_n_3 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_52_n_0 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_52_n_1 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_52_n_2 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_52_n_3 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_61_n_0 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_61_n_1 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_61_n_2 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_61_n_3 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_72_n_0 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_72_n_1 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_72_n_2 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_72_n_3 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_74_n_0 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_74_n_1 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_74_n_2 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_74_n_3 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_74_n_4 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_74_n_5 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_74_n_6 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_74_n_7 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_76_n_0 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_76_n_1 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_76_n_2 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_76_n_3 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_92_n_0 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_92_n_1 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_92_n_2 ;
  wire \y_1_0_1_reg_5404_reg[2]_i_92_n_3 ;
  wire [2:1]y_1_0_2_fu_1491_p3;
  wire [2:0]y_1_0_2_reg_5409;
  wire \y_1_0_2_reg_5409[1]_i_10_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_11_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_12_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_13_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_14_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_15_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_17_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_18_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_19_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_20_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_21_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_22_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_23_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_25_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_26_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_27_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_28_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_29_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_30_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_31_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_32_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_33_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_34_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_35_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_36_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_38_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_39_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_40_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_41_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_42_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_43_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_44_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_45_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_46_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_47_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_48_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_49_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_4_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_50_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_51_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_52_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_53_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_6_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_8_n_0 ;
  wire \y_1_0_2_reg_5409[1]_i_9_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_100_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_101_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_102_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_103_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_104_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_105_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_106_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_107_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_108_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_109_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_110_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_111_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_112_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_113_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_114_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_115_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_116_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_117_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_118_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_119_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_11_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_120_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_121_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_122_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_123_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_124_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_125_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_126_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_127_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_128_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_129_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_12_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_13_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_14_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_15_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_16_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_17_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_18_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_20_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_21_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_22_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_23_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_24_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_25_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_26_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_27_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_29_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_31_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_32_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_35_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_36_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_37_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_39_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_3_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_40_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_41_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_42_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_43_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_44_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_45_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_46_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_47_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_48_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_51_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_52_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_55_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_56_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_57_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_58_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_59_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_5_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_60_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_61_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_62_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_63_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_64_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_65_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_66_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_67_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_68_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_69_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_6_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_70_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_71_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_72_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_73_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_74_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_75_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_76_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_77_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_78_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_79_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_7_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_80_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_81_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_82_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_83_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_86_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_87_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_8_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_90_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_91_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_92_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_93_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_94_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_95_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_96_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_97_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_98_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_99_n_0 ;
  wire \y_1_0_2_reg_5409[2]_i_9_n_0 ;
  wire \y_1_0_2_reg_5409_reg[1]_i_16_n_0 ;
  wire \y_1_0_2_reg_5409_reg[1]_i_16_n_1 ;
  wire \y_1_0_2_reg_5409_reg[1]_i_16_n_2 ;
  wire \y_1_0_2_reg_5409_reg[1]_i_16_n_3 ;
  wire \y_1_0_2_reg_5409_reg[1]_i_16_n_4 ;
  wire \y_1_0_2_reg_5409_reg[1]_i_16_n_5 ;
  wire \y_1_0_2_reg_5409_reg[1]_i_16_n_6 ;
  wire \y_1_0_2_reg_5409_reg[1]_i_16_n_7 ;
  wire \y_1_0_2_reg_5409_reg[1]_i_24_n_0 ;
  wire \y_1_0_2_reg_5409_reg[1]_i_24_n_1 ;
  wire \y_1_0_2_reg_5409_reg[1]_i_24_n_2 ;
  wire \y_1_0_2_reg_5409_reg[1]_i_24_n_3 ;
  wire \y_1_0_2_reg_5409_reg[1]_i_2_n_1 ;
  wire \y_1_0_2_reg_5409_reg[1]_i_2_n_2 ;
  wire \y_1_0_2_reg_5409_reg[1]_i_2_n_3 ;
  wire \y_1_0_2_reg_5409_reg[1]_i_37_n_0 ;
  wire \y_1_0_2_reg_5409_reg[1]_i_37_n_1 ;
  wire \y_1_0_2_reg_5409_reg[1]_i_37_n_2 ;
  wire \y_1_0_2_reg_5409_reg[1]_i_37_n_3 ;
  wire \y_1_0_2_reg_5409_reg[1]_i_3_n_2 ;
  wire \y_1_0_2_reg_5409_reg[1]_i_3_n_3 ;
  wire \y_1_0_2_reg_5409_reg[1]_i_3_n_6 ;
  wire \y_1_0_2_reg_5409_reg[1]_i_3_n_7 ;
  wire \y_1_0_2_reg_5409_reg[1]_i_5_n_0 ;
  wire \y_1_0_2_reg_5409_reg[1]_i_5_n_1 ;
  wire \y_1_0_2_reg_5409_reg[1]_i_5_n_2 ;
  wire \y_1_0_2_reg_5409_reg[1]_i_5_n_3 ;
  wire \y_1_0_2_reg_5409_reg[1]_i_7_n_0 ;
  wire \y_1_0_2_reg_5409_reg[1]_i_7_n_1 ;
  wire \y_1_0_2_reg_5409_reg[1]_i_7_n_2 ;
  wire \y_1_0_2_reg_5409_reg[1]_i_7_n_3 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_10_n_0 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_10_n_1 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_10_n_2 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_10_n_3 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_19_n_0 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_19_n_1 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_19_n_2 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_19_n_3 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_28_n_2 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_28_n_3 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_2_n_0 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_2_n_1 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_2_n_2 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_2_n_3 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_2_n_4 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_2_n_5 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_2_n_6 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_30_n_0 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_30_n_1 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_30_n_2 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_30_n_3 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_33_n_0 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_33_n_1 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_33_n_2 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_33_n_3 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_33_n_4 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_33_n_5 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_33_n_6 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_33_n_7 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_34_n_0 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_34_n_1 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_34_n_2 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_34_n_3 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_38_n_0 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_38_n_1 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_38_n_2 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_38_n_3 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_49_n_0 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_49_n_1 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_49_n_2 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_49_n_3 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_49_n_4 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_49_n_5 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_49_n_6 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_49_n_7 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_4_n_0 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_4_n_1 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_4_n_2 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_4_n_3 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_50_n_0 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_50_n_1 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_50_n_2 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_50_n_3 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_53_n_0 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_53_n_1 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_53_n_2 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_53_n_3 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_53_n_4 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_53_n_5 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_53_n_6 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_53_n_7 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_54_n_0 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_54_n_1 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_54_n_2 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_54_n_3 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_84_n_0 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_84_n_1 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_84_n_2 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_84_n_3 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_84_n_4 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_84_n_5 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_84_n_6 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_84_n_7 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_85_n_0 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_85_n_1 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_85_n_2 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_85_n_3 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_88_n_0 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_88_n_1 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_88_n_2 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_88_n_3 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_88_n_4 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_88_n_5 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_88_n_6 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_88_n_7 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_89_n_0 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_89_n_1 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_89_n_2 ;
  wire \y_1_0_2_reg_5409_reg[2]_i_89_n_3 ;
  wire [2:1]y_1_0_3_fu_1507_p3;
  wire [2:0]y_1_0_3_reg_5414;
  wire \y_1_0_3_reg_5414[1]_i_10_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_11_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_12_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_13_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_15_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_16_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_17_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_18_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_19_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_20_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_21_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_23_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_24_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_25_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_26_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_27_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_28_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_29_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_30_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_31_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_32_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_33_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_34_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_36_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_37_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_38_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_39_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_40_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_41_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_42_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_43_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_44_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_45_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_46_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_47_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_48_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_49_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_50_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_51_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_6_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_7_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_8_n_0 ;
  wire \y_1_0_3_reg_5414[1]_i_9_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_100_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_101_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_102_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_103_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_104_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_105_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_106_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_107_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_108_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_109_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_110_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_111_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_112_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_113_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_114_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_115_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_116_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_117_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_118_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_119_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_11_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_120_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_121_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_122_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_123_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_124_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_125_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_126_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_127_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_128_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_129_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_12_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_13_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_14_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_15_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_16_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_17_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_18_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_20_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_21_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_22_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_23_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_24_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_25_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_26_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_27_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_29_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_31_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_32_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_35_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_36_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_37_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_39_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_3_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_40_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_41_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_42_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_43_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_44_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_45_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_46_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_47_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_48_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_51_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_52_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_55_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_56_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_57_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_58_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_59_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_5_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_60_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_61_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_62_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_63_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_64_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_65_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_66_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_67_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_68_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_69_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_6_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_70_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_71_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_72_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_73_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_74_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_75_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_76_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_77_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_78_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_79_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_7_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_80_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_81_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_82_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_83_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_86_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_87_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_8_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_90_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_91_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_92_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_93_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_94_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_95_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_96_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_97_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_98_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_99_n_0 ;
  wire \y_1_0_3_reg_5414[2]_i_9_n_0 ;
  wire \y_1_0_3_reg_5414_reg[1]_i_14_n_0 ;
  wire \y_1_0_3_reg_5414_reg[1]_i_14_n_1 ;
  wire \y_1_0_3_reg_5414_reg[1]_i_14_n_2 ;
  wire \y_1_0_3_reg_5414_reg[1]_i_14_n_3 ;
  wire \y_1_0_3_reg_5414_reg[1]_i_14_n_4 ;
  wire \y_1_0_3_reg_5414_reg[1]_i_14_n_5 ;
  wire \y_1_0_3_reg_5414_reg[1]_i_14_n_6 ;
  wire \y_1_0_3_reg_5414_reg[1]_i_14_n_7 ;
  wire \y_1_0_3_reg_5414_reg[1]_i_22_n_0 ;
  wire \y_1_0_3_reg_5414_reg[1]_i_22_n_1 ;
  wire \y_1_0_3_reg_5414_reg[1]_i_22_n_2 ;
  wire \y_1_0_3_reg_5414_reg[1]_i_22_n_3 ;
  wire \y_1_0_3_reg_5414_reg[1]_i_2_n_1 ;
  wire \y_1_0_3_reg_5414_reg[1]_i_2_n_2 ;
  wire \y_1_0_3_reg_5414_reg[1]_i_2_n_3 ;
  wire \y_1_0_3_reg_5414_reg[1]_i_35_n_0 ;
  wire \y_1_0_3_reg_5414_reg[1]_i_35_n_1 ;
  wire \y_1_0_3_reg_5414_reg[1]_i_35_n_2 ;
  wire \y_1_0_3_reg_5414_reg[1]_i_35_n_3 ;
  wire \y_1_0_3_reg_5414_reg[1]_i_3_n_2 ;
  wire \y_1_0_3_reg_5414_reg[1]_i_3_n_3 ;
  wire \y_1_0_3_reg_5414_reg[1]_i_3_n_6 ;
  wire \y_1_0_3_reg_5414_reg[1]_i_3_n_7 ;
  wire \y_1_0_3_reg_5414_reg[1]_i_4_n_0 ;
  wire \y_1_0_3_reg_5414_reg[1]_i_4_n_1 ;
  wire \y_1_0_3_reg_5414_reg[1]_i_4_n_2 ;
  wire \y_1_0_3_reg_5414_reg[1]_i_4_n_3 ;
  wire \y_1_0_3_reg_5414_reg[1]_i_5_n_0 ;
  wire \y_1_0_3_reg_5414_reg[1]_i_5_n_1 ;
  wire \y_1_0_3_reg_5414_reg[1]_i_5_n_2 ;
  wire \y_1_0_3_reg_5414_reg[1]_i_5_n_3 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_10_n_0 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_10_n_1 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_10_n_2 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_10_n_3 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_19_n_0 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_19_n_1 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_19_n_2 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_19_n_3 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_28_n_2 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_28_n_3 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_2_n_0 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_2_n_1 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_2_n_2 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_2_n_3 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_2_n_4 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_2_n_5 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_2_n_6 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_2_n_7 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_30_n_0 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_30_n_1 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_30_n_2 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_30_n_3 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_33_n_0 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_33_n_1 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_33_n_2 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_33_n_3 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_33_n_4 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_33_n_5 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_33_n_6 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_33_n_7 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_34_n_0 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_34_n_1 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_34_n_2 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_34_n_3 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_38_n_0 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_38_n_1 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_38_n_2 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_38_n_3 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_49_n_0 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_49_n_1 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_49_n_2 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_49_n_3 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_49_n_4 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_49_n_5 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_49_n_6 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_49_n_7 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_4_n_0 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_4_n_1 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_4_n_2 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_4_n_3 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_50_n_0 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_50_n_1 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_50_n_2 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_50_n_3 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_53_n_0 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_53_n_1 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_53_n_2 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_53_n_3 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_53_n_4 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_53_n_5 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_53_n_6 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_53_n_7 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_54_n_0 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_54_n_1 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_54_n_2 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_54_n_3 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_84_n_0 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_84_n_1 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_84_n_2 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_84_n_3 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_84_n_4 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_84_n_5 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_84_n_6 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_84_n_7 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_85_n_0 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_85_n_1 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_85_n_2 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_85_n_3 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_88_n_0 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_88_n_1 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_88_n_2 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_88_n_3 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_88_n_4 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_88_n_5 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_88_n_6 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_88_n_7 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_89_n_0 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_89_n_1 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_89_n_2 ;
  wire \y_1_0_3_reg_5414_reg[2]_i_89_n_3 ;
  wire [2:0]y_1_0_4_fu_1523_p3;
  wire [2:0]y_1_0_4_reg_5419;
  wire \y_1_0_4_reg_5419[0]_i_10_n_0 ;
  wire \y_1_0_4_reg_5419[0]_i_11_n_0 ;
  wire \y_1_0_4_reg_5419[0]_i_12_n_0 ;
  wire \y_1_0_4_reg_5419[0]_i_13_n_0 ;
  wire \y_1_0_4_reg_5419[0]_i_14_n_0 ;
  wire \y_1_0_4_reg_5419[0]_i_15_n_0 ;
  wire \y_1_0_4_reg_5419[0]_i_5_n_0 ;
  wire \y_1_0_4_reg_5419[0]_i_6_n_0 ;
  wire \y_1_0_4_reg_5419[0]_i_7_n_0 ;
  wire \y_1_0_4_reg_5419[0]_i_8_n_0 ;
  wire \y_1_0_4_reg_5419[0]_i_9_n_0 ;
  wire \y_1_0_4_reg_5419[1]_i_2_n_0 ;
  wire \y_1_0_4_reg_5419[1]_i_3_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_100_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_101_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_102_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_103_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_104_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_105_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_106_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_107_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_108_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_109_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_110_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_111_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_113_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_115_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_117_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_119_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_120_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_121_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_122_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_123_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_124_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_125_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_126_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_127_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_128_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_129_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_12_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_130_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_131_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_132_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_133_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_134_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_135_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_136_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_137_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_138_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_139_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_13_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_140_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_141_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_142_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_143_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_144_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_145_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_146_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_147_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_149_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_14_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_150_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_151_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_152_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_153_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_154_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_155_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_156_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_157_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_158_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_159_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_15_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_160_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_161_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_162_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_163_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_164_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_165_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_166_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_167_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_168_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_169_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_16_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_170_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_171_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_17_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_18_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_19_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_22_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_23_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_24_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_25_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_26_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_27_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_28_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_29_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_31_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_32_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_33_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_34_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_35_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_36_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_37_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_38_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_3_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_40_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_41_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_43_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_45_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_46_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_47_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_48_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_49_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_50_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_51_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_53_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_54_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_55_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_56_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_57_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_58_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_59_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_5_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_60_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_62_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_63_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_64_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_65_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_66_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_67_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_68_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_69_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_6_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_70_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_72_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_74_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_76_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_78_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_79_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_7_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_80_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_81_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_82_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_83_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_84_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_85_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_86_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_87_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_88_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_89_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_8_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_90_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_91_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_92_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_93_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_95_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_96_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_97_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_98_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_99_n_0 ;
  wire \y_1_0_4_reg_5419[2]_i_9_n_0 ;
  wire \y_1_0_4_reg_5419_reg[0]_i_2_n_2 ;
  wire \y_1_0_4_reg_5419_reg[0]_i_2_n_3 ;
  wire \y_1_0_4_reg_5419_reg[0]_i_2_n_6 ;
  wire \y_1_0_4_reg_5419_reg[0]_i_2_n_7 ;
  wire \y_1_0_4_reg_5419_reg[0]_i_3_n_0 ;
  wire \y_1_0_4_reg_5419_reg[0]_i_3_n_1 ;
  wire \y_1_0_4_reg_5419_reg[0]_i_3_n_2 ;
  wire \y_1_0_4_reg_5419_reg[0]_i_3_n_3 ;
  wire \y_1_0_4_reg_5419_reg[0]_i_4_n_0 ;
  wire \y_1_0_4_reg_5419_reg[0]_i_4_n_1 ;
  wire \y_1_0_4_reg_5419_reg[0]_i_4_n_2 ;
  wire \y_1_0_4_reg_5419_reg[0]_i_4_n_3 ;
  wire \y_1_0_4_reg_5419_reg[0]_i_4_n_4 ;
  wire \y_1_0_4_reg_5419_reg[0]_i_4_n_5 ;
  wire \y_1_0_4_reg_5419_reg[0]_i_4_n_6 ;
  wire \y_1_0_4_reg_5419_reg[0]_i_4_n_7 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_10_n_1 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_10_n_2 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_10_n_3 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_112_n_0 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_112_n_1 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_112_n_2 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_112_n_3 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_114_n_0 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_114_n_1 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_114_n_2 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_114_n_3 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_114_n_4 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_114_n_5 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_114_n_6 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_114_n_7 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_116_n_0 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_116_n_1 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_116_n_2 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_116_n_3 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_118_n_0 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_118_n_1 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_118_n_2 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_118_n_3 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_118_n_4 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_118_n_5 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_118_n_6 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_118_n_7 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_11_n_0 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_11_n_1 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_11_n_2 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_11_n_3 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_148_n_0 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_148_n_1 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_148_n_2 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_148_n_3 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_20_n_0 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_20_n_1 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_20_n_2 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_20_n_3 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_21_n_0 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_21_n_1 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_21_n_2 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_21_n_3 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_2_n_0 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_2_n_1 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_2_n_2 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_2_n_3 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_2_n_4 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_2_n_5 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_2_n_6 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_30_n_0 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_30_n_1 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_30_n_2 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_30_n_3 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_39_n_1 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_39_n_2 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_39_n_3 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_42_n_0 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_42_n_1 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_42_n_2 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_42_n_3 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_44_n_0 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_44_n_1 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_44_n_2 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_44_n_3 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_44_n_4 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_44_n_5 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_44_n_6 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_44_n_7 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_4_n_0 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_4_n_1 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_4_n_2 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_4_n_3 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_52_n_0 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_52_n_1 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_52_n_2 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_52_n_3 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_61_n_0 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_61_n_1 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_61_n_2 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_61_n_3 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_71_n_0 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_71_n_1 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_71_n_2 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_71_n_3 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_73_n_0 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_73_n_1 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_73_n_2 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_73_n_3 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_73_n_4 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_73_n_5 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_73_n_6 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_73_n_7 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_75_n_0 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_75_n_1 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_75_n_2 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_75_n_3 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_77_n_0 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_77_n_1 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_77_n_2 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_77_n_3 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_77_n_4 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_77_n_5 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_77_n_6 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_77_n_7 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_94_n_0 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_94_n_1 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_94_n_2 ;
  wire \y_1_0_4_reg_5419_reg[2]_i_94_n_3 ;
  wire [2:0]y_1_fu_1459_p3;
  wire [2:0]y_1_reg_5399;
  wire \y_1_reg_5399[1]_i_10_n_0 ;
  wire \y_1_reg_5399[1]_i_11_n_0 ;
  wire \y_1_reg_5399[1]_i_12_n_0 ;
  wire \y_1_reg_5399[1]_i_13_n_0 ;
  wire \y_1_reg_5399[1]_i_15_n_0 ;
  wire \y_1_reg_5399[1]_i_16_n_0 ;
  wire \y_1_reg_5399[1]_i_17_n_0 ;
  wire \y_1_reg_5399[1]_i_19_n_0 ;
  wire \y_1_reg_5399[1]_i_20_n_0 ;
  wire \y_1_reg_5399[1]_i_21_n_0 ;
  wire \y_1_reg_5399[1]_i_22_n_0 ;
  wire \y_1_reg_5399[1]_i_23_n_0 ;
  wire \y_1_reg_5399[1]_i_24_n_0 ;
  wire \y_1_reg_5399[1]_i_25_n_0 ;
  wire \y_1_reg_5399[1]_i_26_n_0 ;
  wire \y_1_reg_5399[1]_i_27_n_0 ;
  wire \y_1_reg_5399[1]_i_28_n_0 ;
  wire \y_1_reg_5399[1]_i_29_n_0 ;
  wire \y_1_reg_5399[1]_i_30_n_0 ;
  wire \y_1_reg_5399[1]_i_32_n_0 ;
  wire \y_1_reg_5399[1]_i_33_n_0 ;
  wire \y_1_reg_5399[1]_i_34_n_0 ;
  wire \y_1_reg_5399[1]_i_35_n_0 ;
  wire \y_1_reg_5399[1]_i_36_n_0 ;
  wire \y_1_reg_5399[1]_i_37_n_0 ;
  wire \y_1_reg_5399[1]_i_38_n_0 ;
  wire \y_1_reg_5399[1]_i_39_n_0 ;
  wire \y_1_reg_5399[1]_i_40_n_0 ;
  wire \y_1_reg_5399[1]_i_41_n_0 ;
  wire \y_1_reg_5399[1]_i_42_n_0 ;
  wire \y_1_reg_5399[1]_i_43_n_0 ;
  wire \y_1_reg_5399[1]_i_44_n_0 ;
  wire \y_1_reg_5399[1]_i_45_n_0 ;
  wire \y_1_reg_5399[1]_i_46_n_0 ;
  wire \y_1_reg_5399[1]_i_47_n_0 ;
  wire \y_1_reg_5399[1]_i_4_n_0 ;
  wire \y_1_reg_5399[1]_i_6_n_0 ;
  wire \y_1_reg_5399[1]_i_7_n_0 ;
  wire \y_1_reg_5399[1]_i_8_n_0 ;
  wire \y_1_reg_5399[1]_i_9_n_0 ;
  wire \y_1_reg_5399[2]_i_100_n_0 ;
  wire \y_1_reg_5399[2]_i_101_n_0 ;
  wire \y_1_reg_5399[2]_i_102_n_0 ;
  wire \y_1_reg_5399[2]_i_103_n_0 ;
  wire \y_1_reg_5399[2]_i_104_n_0 ;
  wire \y_1_reg_5399[2]_i_105_n_0 ;
  wire \y_1_reg_5399[2]_i_106_n_0 ;
  wire \y_1_reg_5399[2]_i_107_n_0 ;
  wire \y_1_reg_5399[2]_i_109_n_0 ;
  wire \y_1_reg_5399[2]_i_10_n_0 ;
  wire \y_1_reg_5399[2]_i_110_n_0 ;
  wire \y_1_reg_5399[2]_i_111_n_0 ;
  wire \y_1_reg_5399[2]_i_112_n_0 ;
  wire \y_1_reg_5399[2]_i_113_n_0 ;
  wire \y_1_reg_5399[2]_i_114_n_0 ;
  wire \y_1_reg_5399[2]_i_115_n_0 ;
  wire \y_1_reg_5399[2]_i_116_n_0 ;
  wire \y_1_reg_5399[2]_i_117_n_0 ;
  wire \y_1_reg_5399[2]_i_118_n_0 ;
  wire \y_1_reg_5399[2]_i_119_n_0 ;
  wire \y_1_reg_5399[2]_i_120_n_0 ;
  wire \y_1_reg_5399[2]_i_121_n_0 ;
  wire \y_1_reg_5399[2]_i_122_n_0 ;
  wire \y_1_reg_5399[2]_i_123_n_0 ;
  wire \y_1_reg_5399[2]_i_124_n_0 ;
  wire \y_1_reg_5399[2]_i_125_n_0 ;
  wire \y_1_reg_5399[2]_i_126_n_0 ;
  wire \y_1_reg_5399[2]_i_127_n_0 ;
  wire \y_1_reg_5399[2]_i_128_n_0 ;
  wire \y_1_reg_5399[2]_i_129_n_0 ;
  wire \y_1_reg_5399[2]_i_12_n_0 ;
  wire \y_1_reg_5399[2]_i_130_n_0 ;
  wire \y_1_reg_5399[2]_i_131_n_0 ;
  wire \y_1_reg_5399[2]_i_13_n_0 ;
  wire \y_1_reg_5399[2]_i_14_n_0 ;
  wire \y_1_reg_5399[2]_i_15_n_0 ;
  wire \y_1_reg_5399[2]_i_16_n_0 ;
  wire \y_1_reg_5399[2]_i_17_n_0 ;
  wire \y_1_reg_5399[2]_i_18_n_0 ;
  wire \y_1_reg_5399[2]_i_19_n_0 ;
  wire \y_1_reg_5399[2]_i_21_n_0 ;
  wire \y_1_reg_5399[2]_i_22_n_0 ;
  wire \y_1_reg_5399[2]_i_23_n_0 ;
  wire \y_1_reg_5399[2]_i_24_n_0 ;
  wire \y_1_reg_5399[2]_i_25_n_0 ;
  wire \y_1_reg_5399[2]_i_26_n_0 ;
  wire \y_1_reg_5399[2]_i_27_n_0 ;
  wire \y_1_reg_5399[2]_i_28_n_0 ;
  wire \y_1_reg_5399[2]_i_30_n_0 ;
  wire \y_1_reg_5399[2]_i_31_n_0 ;
  wire \y_1_reg_5399[2]_i_33_n_0 ;
  wire \y_1_reg_5399[2]_i_35_n_0 ;
  wire \y_1_reg_5399[2]_i_36_n_0 ;
  wire \y_1_reg_5399[2]_i_37_n_0 ;
  wire \y_1_reg_5399[2]_i_39_n_0 ;
  wire \y_1_reg_5399[2]_i_3_n_0 ;
  wire \y_1_reg_5399[2]_i_40_n_0 ;
  wire \y_1_reg_5399[2]_i_41_n_0 ;
  wire \y_1_reg_5399[2]_i_42_n_0 ;
  wire \y_1_reg_5399[2]_i_43_n_0 ;
  wire \y_1_reg_5399[2]_i_44_n_0 ;
  wire \y_1_reg_5399[2]_i_45_n_0 ;
  wire \y_1_reg_5399[2]_i_46_n_0 ;
  wire \y_1_reg_5399[2]_i_47_n_0 ;
  wire \y_1_reg_5399[2]_i_49_n_0 ;
  wire \y_1_reg_5399[2]_i_51_n_0 ;
  wire \y_1_reg_5399[2]_i_53_n_0 ;
  wire \y_1_reg_5399[2]_i_55_n_0 ;
  wire \y_1_reg_5399[2]_i_56_n_0 ;
  wire \y_1_reg_5399[2]_i_57_n_0 ;
  wire \y_1_reg_5399[2]_i_58_n_0 ;
  wire \y_1_reg_5399[2]_i_59_n_0 ;
  wire \y_1_reg_5399[2]_i_5_n_0 ;
  wire \y_1_reg_5399[2]_i_60_n_0 ;
  wire \y_1_reg_5399[2]_i_61_n_0 ;
  wire \y_1_reg_5399[2]_i_62_n_0 ;
  wire \y_1_reg_5399[2]_i_63_n_0 ;
  wire \y_1_reg_5399[2]_i_64_n_0 ;
  wire \y_1_reg_5399[2]_i_65_n_0 ;
  wire \y_1_reg_5399[2]_i_66_n_0 ;
  wire \y_1_reg_5399[2]_i_67_n_0 ;
  wire \y_1_reg_5399[2]_i_68_n_0 ;
  wire \y_1_reg_5399[2]_i_69_n_0 ;
  wire \y_1_reg_5399[2]_i_6_n_0 ;
  wire \y_1_reg_5399[2]_i_70_n_0 ;
  wire \y_1_reg_5399[2]_i_71_n_0 ;
  wire \y_1_reg_5399[2]_i_72_n_0 ;
  wire \y_1_reg_5399[2]_i_73_n_0 ;
  wire \y_1_reg_5399[2]_i_74_n_0 ;
  wire \y_1_reg_5399[2]_i_75_n_0 ;
  wire \y_1_reg_5399[2]_i_76_n_0 ;
  wire \y_1_reg_5399[2]_i_77_n_0 ;
  wire \y_1_reg_5399[2]_i_78_n_0 ;
  wire \y_1_reg_5399[2]_i_79_n_0 ;
  wire \y_1_reg_5399[2]_i_7_n_0 ;
  wire \y_1_reg_5399[2]_i_81_n_0 ;
  wire \y_1_reg_5399[2]_i_83_n_0 ;
  wire \y_1_reg_5399[2]_i_85_n_0 ;
  wire \y_1_reg_5399[2]_i_87_n_0 ;
  wire \y_1_reg_5399[2]_i_88_n_0 ;
  wire \y_1_reg_5399[2]_i_89_n_0 ;
  wire \y_1_reg_5399[2]_i_8_n_0 ;
  wire \y_1_reg_5399[2]_i_90_n_0 ;
  wire \y_1_reg_5399[2]_i_91_n_0 ;
  wire \y_1_reg_5399[2]_i_92_n_0 ;
  wire \y_1_reg_5399[2]_i_93_n_0 ;
  wire \y_1_reg_5399[2]_i_94_n_0 ;
  wire \y_1_reg_5399[2]_i_95_n_0 ;
  wire \y_1_reg_5399[2]_i_96_n_0 ;
  wire \y_1_reg_5399[2]_i_97_n_0 ;
  wire \y_1_reg_5399[2]_i_98_n_0 ;
  wire \y_1_reg_5399[2]_i_99_n_0 ;
  wire \y_1_reg_5399[2]_i_9_n_0 ;
  wire \y_1_reg_5399_reg[1]_i_14_n_0 ;
  wire \y_1_reg_5399_reg[1]_i_14_n_1 ;
  wire \y_1_reg_5399_reg[1]_i_14_n_2 ;
  wire \y_1_reg_5399_reg[1]_i_14_n_3 ;
  wire \y_1_reg_5399_reg[1]_i_14_n_4 ;
  wire \y_1_reg_5399_reg[1]_i_14_n_5 ;
  wire \y_1_reg_5399_reg[1]_i_14_n_6 ;
  wire \y_1_reg_5399_reg[1]_i_14_n_7 ;
  wire \y_1_reg_5399_reg[1]_i_18_n_0 ;
  wire \y_1_reg_5399_reg[1]_i_18_n_1 ;
  wire \y_1_reg_5399_reg[1]_i_18_n_2 ;
  wire \y_1_reg_5399_reg[1]_i_18_n_3 ;
  wire \y_1_reg_5399_reg[1]_i_2_n_1 ;
  wire \y_1_reg_5399_reg[1]_i_2_n_2 ;
  wire \y_1_reg_5399_reg[1]_i_2_n_3 ;
  wire \y_1_reg_5399_reg[1]_i_31_n_0 ;
  wire \y_1_reg_5399_reg[1]_i_31_n_1 ;
  wire \y_1_reg_5399_reg[1]_i_31_n_2 ;
  wire \y_1_reg_5399_reg[1]_i_31_n_3 ;
  wire \y_1_reg_5399_reg[1]_i_3_n_2 ;
  wire \y_1_reg_5399_reg[1]_i_3_n_3 ;
  wire \y_1_reg_5399_reg[1]_i_3_n_6 ;
  wire \y_1_reg_5399_reg[1]_i_3_n_7 ;
  wire \y_1_reg_5399_reg[1]_i_5_n_0 ;
  wire \y_1_reg_5399_reg[1]_i_5_n_1 ;
  wire \y_1_reg_5399_reg[1]_i_5_n_2 ;
  wire \y_1_reg_5399_reg[1]_i_5_n_3 ;
  wire \y_1_reg_5399_reg[2]_i_108_n_0 ;
  wire \y_1_reg_5399_reg[2]_i_108_n_1 ;
  wire \y_1_reg_5399_reg[2]_i_108_n_2 ;
  wire \y_1_reg_5399_reg[2]_i_108_n_3 ;
  wire \y_1_reg_5399_reg[2]_i_11_n_0 ;
  wire \y_1_reg_5399_reg[2]_i_11_n_1 ;
  wire \y_1_reg_5399_reg[2]_i_11_n_2 ;
  wire \y_1_reg_5399_reg[2]_i_11_n_3 ;
  wire \y_1_reg_5399_reg[2]_i_20_n_0 ;
  wire \y_1_reg_5399_reg[2]_i_20_n_1 ;
  wire \y_1_reg_5399_reg[2]_i_20_n_2 ;
  wire \y_1_reg_5399_reg[2]_i_20_n_3 ;
  wire \y_1_reg_5399_reg[2]_i_29_n_1 ;
  wire \y_1_reg_5399_reg[2]_i_29_n_2 ;
  wire \y_1_reg_5399_reg[2]_i_29_n_3 ;
  wire \y_1_reg_5399_reg[2]_i_2_n_0 ;
  wire \y_1_reg_5399_reg[2]_i_2_n_1 ;
  wire \y_1_reg_5399_reg[2]_i_2_n_2 ;
  wire \y_1_reg_5399_reg[2]_i_2_n_3 ;
  wire \y_1_reg_5399_reg[2]_i_2_n_4 ;
  wire \y_1_reg_5399_reg[2]_i_2_n_5 ;
  wire \y_1_reg_5399_reg[2]_i_2_n_6 ;
  wire \y_1_reg_5399_reg[2]_i_2_n_7 ;
  wire \y_1_reg_5399_reg[2]_i_32_n_0 ;
  wire \y_1_reg_5399_reg[2]_i_32_n_1 ;
  wire \y_1_reg_5399_reg[2]_i_32_n_2 ;
  wire \y_1_reg_5399_reg[2]_i_32_n_3 ;
  wire \y_1_reg_5399_reg[2]_i_34_n_0 ;
  wire \y_1_reg_5399_reg[2]_i_34_n_1 ;
  wire \y_1_reg_5399_reg[2]_i_34_n_2 ;
  wire \y_1_reg_5399_reg[2]_i_34_n_3 ;
  wire \y_1_reg_5399_reg[2]_i_34_n_4 ;
  wire \y_1_reg_5399_reg[2]_i_34_n_5 ;
  wire \y_1_reg_5399_reg[2]_i_34_n_6 ;
  wire \y_1_reg_5399_reg[2]_i_34_n_7 ;
  wire \y_1_reg_5399_reg[2]_i_38_n_0 ;
  wire \y_1_reg_5399_reg[2]_i_38_n_1 ;
  wire \y_1_reg_5399_reg[2]_i_38_n_2 ;
  wire \y_1_reg_5399_reg[2]_i_38_n_3 ;
  wire \y_1_reg_5399_reg[2]_i_48_n_0 ;
  wire \y_1_reg_5399_reg[2]_i_48_n_1 ;
  wire \y_1_reg_5399_reg[2]_i_48_n_2 ;
  wire \y_1_reg_5399_reg[2]_i_48_n_3 ;
  wire \y_1_reg_5399_reg[2]_i_4_n_0 ;
  wire \y_1_reg_5399_reg[2]_i_4_n_1 ;
  wire \y_1_reg_5399_reg[2]_i_4_n_2 ;
  wire \y_1_reg_5399_reg[2]_i_4_n_3 ;
  wire \y_1_reg_5399_reg[2]_i_50_n_0 ;
  wire \y_1_reg_5399_reg[2]_i_50_n_1 ;
  wire \y_1_reg_5399_reg[2]_i_50_n_2 ;
  wire \y_1_reg_5399_reg[2]_i_50_n_3 ;
  wire \y_1_reg_5399_reg[2]_i_50_n_4 ;
  wire \y_1_reg_5399_reg[2]_i_50_n_5 ;
  wire \y_1_reg_5399_reg[2]_i_50_n_6 ;
  wire \y_1_reg_5399_reg[2]_i_50_n_7 ;
  wire \y_1_reg_5399_reg[2]_i_52_n_0 ;
  wire \y_1_reg_5399_reg[2]_i_52_n_1 ;
  wire \y_1_reg_5399_reg[2]_i_52_n_2 ;
  wire \y_1_reg_5399_reg[2]_i_52_n_3 ;
  wire \y_1_reg_5399_reg[2]_i_54_n_0 ;
  wire \y_1_reg_5399_reg[2]_i_54_n_1 ;
  wire \y_1_reg_5399_reg[2]_i_54_n_2 ;
  wire \y_1_reg_5399_reg[2]_i_54_n_3 ;
  wire \y_1_reg_5399_reg[2]_i_54_n_4 ;
  wire \y_1_reg_5399_reg[2]_i_54_n_5 ;
  wire \y_1_reg_5399_reg[2]_i_54_n_6 ;
  wire \y_1_reg_5399_reg[2]_i_54_n_7 ;
  wire \y_1_reg_5399_reg[2]_i_80_n_0 ;
  wire \y_1_reg_5399_reg[2]_i_80_n_1 ;
  wire \y_1_reg_5399_reg[2]_i_80_n_2 ;
  wire \y_1_reg_5399_reg[2]_i_80_n_3 ;
  wire \y_1_reg_5399_reg[2]_i_82_n_0 ;
  wire \y_1_reg_5399_reg[2]_i_82_n_1 ;
  wire \y_1_reg_5399_reg[2]_i_82_n_2 ;
  wire \y_1_reg_5399_reg[2]_i_82_n_3 ;
  wire \y_1_reg_5399_reg[2]_i_82_n_4 ;
  wire \y_1_reg_5399_reg[2]_i_82_n_5 ;
  wire \y_1_reg_5399_reg[2]_i_82_n_6 ;
  wire \y_1_reg_5399_reg[2]_i_82_n_7 ;
  wire \y_1_reg_5399_reg[2]_i_84_n_0 ;
  wire \y_1_reg_5399_reg[2]_i_84_n_1 ;
  wire \y_1_reg_5399_reg[2]_i_84_n_2 ;
  wire \y_1_reg_5399_reg[2]_i_84_n_3 ;
  wire \y_1_reg_5399_reg[2]_i_86_n_0 ;
  wire \y_1_reg_5399_reg[2]_i_86_n_1 ;
  wire \y_1_reg_5399_reg[2]_i_86_n_2 ;
  wire \y_1_reg_5399_reg[2]_i_86_n_3 ;
  wire \y_1_reg_5399_reg[2]_i_86_n_4 ;
  wire \y_1_reg_5399_reg[2]_i_86_n_5 ;
  wire \y_1_reg_5399_reg[2]_i_86_n_6 ;
  wire \y_1_reg_5399_reg[2]_i_86_n_7 ;
  wire [3:3]\NLW_ap_CS_fsm_reg[3]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_exitcond389_i_reg_5464_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_exitcond389_i_reg_5464_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond389_i_reg_5464_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond389_i_reg_5464_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:2]\NLW_i_V_reg_5353_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_5353_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_i_i_reg_5473_reg[0]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_i_i_reg_5473_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_i_i_reg_5473_reg[0]_i_33_O_UNCONNECTED ;
  wire [3:3]\NLW_or_cond_i_i_reg_5473_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_i_i_reg_5473_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Val2_12_reg_6077_reg[4]_i_19_O_UNCONNECTED ;
  wire [0:0]\NLW_p_Val2_12_reg_6077_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Val2_12_reg_6077_reg[4]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Val2_12_reg_6077_reg[4]_i_9_O_UNCONNECTED ;
  wire [3:1]\NLW_p_Val2_12_reg_6077_reg[7]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_Val2_12_reg_6077_reg[7]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_p_Val2_12_reg_6077_reg[7]_i_7_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_Val2_12_reg_6077_reg[7]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Val2_13_reg_6082_reg[4]_i_19_O_UNCONNECTED ;
  wire [0:0]\NLW_p_Val2_13_reg_6082_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Val2_13_reg_6082_reg[4]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Val2_13_reg_6082_reg[4]_i_9_O_UNCONNECTED ;
  wire [3:1]\NLW_p_Val2_13_reg_6082_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_Val2_13_reg_6082_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_p_Val2_13_reg_6082_reg[7]_i_6_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_Val2_13_reg_6082_reg[7]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Val2_14_reg_6087_reg[4]_i_19_O_UNCONNECTED ;
  wire [0:0]\NLW_p_Val2_14_reg_6087_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Val2_14_reg_6087_reg[4]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Val2_14_reg_6087_reg[4]_i_9_O_UNCONNECTED ;
  wire [3:1]\NLW_p_Val2_14_reg_6087_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_Val2_14_reg_6087_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_p_Val2_14_reg_6087_reg[7]_i_6_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_Val2_14_reg_6087_reg[7]_i_6_O_UNCONNECTED ;
  wire NLW_p_Val2_75_0_0_1_reg_5654_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_75_0_0_1_reg_5654_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_75_0_0_1_reg_5654_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_75_0_0_1_reg_5654_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_75_0_0_1_reg_5654_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_75_0_0_1_reg_5654_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_75_0_0_1_reg_5654_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_75_0_0_1_reg_5654_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_75_0_0_1_reg_5654_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_Val2_75_0_0_1_reg_5654_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_Val2_75_0_0_1_reg_5654_reg_PCOUT_UNCONNECTED;
  wire NLW_p_Val2_75_0_1_2_reg_5837_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_75_0_1_2_reg_5837_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_75_0_1_2_reg_5837_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_75_0_1_2_reg_5837_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_75_0_1_2_reg_5837_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_75_0_1_2_reg_5837_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_75_0_1_2_reg_5837_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_75_0_1_2_reg_5837_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_75_0_1_2_reg_5837_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_Val2_75_0_1_2_reg_5837_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_Val2_75_0_1_2_reg_5837_reg_PCOUT_UNCONNECTED;
  wire NLW_p_Val2_75_1_0_1_reg_5698_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_75_1_0_1_reg_5698_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_75_1_0_1_reg_5698_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_75_1_0_1_reg_5698_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_75_1_0_1_reg_5698_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_75_1_0_1_reg_5698_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_75_1_0_1_reg_5698_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_75_1_0_1_reg_5698_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_75_1_0_1_reg_5698_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_Val2_75_1_0_1_reg_5698_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_Val2_75_1_0_1_reg_5698_reg_PCOUT_UNCONNECTED;
  wire NLW_p_Val2_75_1_1_2_reg_5862_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_75_1_1_2_reg_5862_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_75_1_1_2_reg_5862_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_75_1_1_2_reg_5862_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_75_1_1_2_reg_5862_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_75_1_1_2_reg_5862_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_75_1_1_2_reg_5862_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_75_1_1_2_reg_5862_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_75_1_1_2_reg_5862_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_Val2_75_1_1_2_reg_5862_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_Val2_75_1_1_2_reg_5862_reg_PCOUT_UNCONNECTED;
  wire NLW_p_Val2_75_2_0_1_reg_5742_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_75_2_0_1_reg_5742_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_75_2_0_1_reg_5742_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_75_2_0_1_reg_5742_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_75_2_0_1_reg_5742_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_75_2_0_1_reg_5742_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_75_2_0_1_reg_5742_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_75_2_0_1_reg_5742_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_75_2_0_1_reg_5742_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_Val2_75_2_0_1_reg_5742_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_Val2_75_2_0_1_reg_5742_reg_PCOUT_UNCONNECTED;
  wire NLW_p_Val2_75_2_1_2_reg_5887_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_75_2_1_2_reg_5887_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_75_2_1_2_reg_5887_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_75_2_1_2_reg_5887_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_75_2_1_2_reg_5887_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_75_2_1_2_reg_5887_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_75_2_1_2_reg_5887_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_75_2_1_2_reg_5887_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_75_2_1_2_reg_5887_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_Val2_75_2_1_2_reg_5887_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_Val2_75_2_1_2_reg_5887_reg_PCOUT_UNCONNECTED;
  wire [3:0]NLW_p_i_1__0__0_CO_UNCONNECTED;
  wire [3:1]NLW_p_i_1__0__0_O_UNCONNECTED;
  wire [3:2]NLW_p_i_1__1__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_i_1__1__0_O_UNCONNECTED;
  wire [3:2]NLW_p_i_1__2_CO_UNCONNECTED;
  wire [3:3]NLW_p_i_1__2_O_UNCONNECTED;
  wire [3:0]NLW_p_i_1__2__0_CO_UNCONNECTED;
  wire [3:1]NLW_p_i_1__2__0_O_UNCONNECTED;
  wire [3:2]NLW_p_i_1__3_CO_UNCONNECTED;
  wire [3:3]NLW_p_i_1__3_O_UNCONNECTED;
  wire [3:0]NLW_p_i_1__4_CO_UNCONNECTED;
  wire [3:1]NLW_p_i_1__4_O_UNCONNECTED;
  wire NLW_r_V_3_0_3_1_reg_5922_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_3_0_3_1_reg_5922_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_3_0_3_1_reg_5922_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_3_0_3_1_reg_5922_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_3_0_3_1_reg_5922_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_3_0_3_1_reg_5922_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_3_0_3_1_reg_5922_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_3_0_3_1_reg_5922_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_3_0_3_1_reg_5922_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_r_V_3_0_3_1_reg_5922_reg_P_UNCONNECTED;
  wire [47:0]NLW_r_V_3_0_3_1_reg_5922_reg_PCOUT_UNCONNECTED;
  wire NLW_r_V_3_0_3_2_reg_5927_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_3_0_3_2_reg_5927_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_3_0_3_2_reg_5927_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_3_0_3_2_reg_5927_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_3_0_3_2_reg_5927_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_3_0_3_2_reg_5927_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_3_0_3_2_reg_5927_reg_ACOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_3_0_3_2_reg_5927_reg_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_r_V_3_0_3_2_reg_5927_reg_P_UNCONNECTED;
  wire [47:0]NLW_r_V_3_0_3_2_reg_5927_reg_PCOUT_UNCONNECTED;
  wire NLW_r_V_3_1_3_1_reg_5967_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_3_1_3_1_reg_5967_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_3_1_3_1_reg_5967_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_3_1_3_1_reg_5967_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_3_1_3_1_reg_5967_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_3_1_3_1_reg_5967_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_3_1_3_1_reg_5967_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_3_1_3_1_reg_5967_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_3_1_3_1_reg_5967_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_r_V_3_1_3_1_reg_5967_reg_P_UNCONNECTED;
  wire [47:0]NLW_r_V_3_1_3_1_reg_5967_reg_PCOUT_UNCONNECTED;
  wire NLW_r_V_3_1_3_2_reg_5972_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_3_1_3_2_reg_5972_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_3_1_3_2_reg_5972_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_3_1_3_2_reg_5972_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_3_1_3_2_reg_5972_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_3_1_3_2_reg_5972_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_3_1_3_2_reg_5972_reg_ACOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_3_1_3_2_reg_5972_reg_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_r_V_3_1_3_2_reg_5972_reg_P_UNCONNECTED;
  wire [47:0]NLW_r_V_3_1_3_2_reg_5972_reg_PCOUT_UNCONNECTED;
  wire NLW_r_V_3_2_3_1_reg_6012_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_3_2_3_1_reg_6012_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_3_2_3_1_reg_6012_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_3_2_3_1_reg_6012_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_3_2_3_1_reg_6012_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_3_2_3_1_reg_6012_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_3_2_3_1_reg_6012_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_3_2_3_1_reg_6012_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_3_2_3_1_reg_6012_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_r_V_3_2_3_1_reg_6012_reg_P_UNCONNECTED;
  wire [47:0]NLW_r_V_3_2_3_1_reg_6012_reg_PCOUT_UNCONNECTED;
  wire NLW_r_V_3_2_3_2_reg_6017_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_3_2_3_2_reg_6017_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_3_2_3_2_reg_6017_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_3_2_3_2_reg_6017_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_3_2_3_2_reg_6017_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_3_2_3_2_reg_6017_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_3_2_3_2_reg_6017_reg_ACOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_3_2_3_2_reg_6017_reg_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_r_V_3_2_3_2_reg_6017_reg_P_UNCONNECTED;
  wire [47:0]NLW_r_V_3_2_3_2_reg_6017_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_t_V_2_reg_1026_reg[28]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp37_reg_5762_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp37_reg_5762_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp37_reg_5762_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp37_reg_5762_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp37_reg_5762_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp37_reg_5762_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp37_reg_5762_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp37_reg_5762_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp37_reg_5762_reg_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_tmp37_reg_5762_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp37_reg_5762_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp38_reg_5767_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp38_reg_5767_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp38_reg_5767_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp38_reg_5767_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp38_reg_5767_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp38_reg_5767_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp38_reg_5767_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp38_reg_5767_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp38_reg_5767_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_tmp38_reg_5767_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp38_reg_5767_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp41_reg_5842_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp41_reg_5842_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp41_reg_5842_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp41_reg_5842_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp41_reg_5842_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp41_reg_5842_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp41_reg_5842_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp41_reg_5842_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp41_reg_5842_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_tmp41_reg_5842_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp41_reg_5842_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp44_reg_6032_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp44_reg_6032_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp44_reg_6032_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp44_reg_6032_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp44_reg_6032_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp44_reg_6032_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp44_reg_6032_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp44_reg_6032_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp44_reg_6032_reg_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_tmp44_reg_6032_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp44_reg_6032_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp47_reg_6037_reg[19]_i_2_CO_UNCONNECTED ;
  wire NLW_tmp49_reg_5932_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp49_reg_5932_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp49_reg_5932_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp49_reg_5932_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp49_reg_5932_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp49_reg_5932_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp49_reg_5932_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp49_reg_5932_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp49_reg_5932_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_tmp49_reg_5932_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp49_reg_5932_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp51_reg_5937_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp51_reg_5937_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp51_reg_5937_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp51_reg_5937_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp51_reg_5937_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp51_reg_5937_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp51_reg_5937_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp51_reg_5937_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp51_reg_5937_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp51_reg_5937_reg_P_UNCONNECTED;
  wire [3:2]\NLW_tmp54_reg_6042_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp54_reg_6042_reg[18]_i_1_O_UNCONNECTED ;
  wire NLW_tmp56_reg_5787_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp56_reg_5787_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp56_reg_5787_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp56_reg_5787_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp56_reg_5787_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp56_reg_5787_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp56_reg_5787_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp56_reg_5787_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp56_reg_5787_reg_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_tmp56_reg_5787_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp56_reg_5787_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp57_reg_5792_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp57_reg_5792_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp57_reg_5792_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp57_reg_5792_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp57_reg_5792_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp57_reg_5792_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp57_reg_5792_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp57_reg_5792_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp57_reg_5792_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_tmp57_reg_5792_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp57_reg_5792_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp60_reg_5867_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp60_reg_5867_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp60_reg_5867_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp60_reg_5867_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp60_reg_5867_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp60_reg_5867_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp60_reg_5867_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp60_reg_5867_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp60_reg_5867_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_tmp60_reg_5867_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp60_reg_5867_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp63_reg_6047_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp63_reg_6047_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp63_reg_6047_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp63_reg_6047_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp63_reg_6047_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp63_reg_6047_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp63_reg_6047_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp63_reg_6047_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp63_reg_6047_reg_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_tmp63_reg_6047_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp63_reg_6047_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp66_reg_6052_reg[19]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp68_reg_5977_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp68_reg_5977_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp68_reg_5977_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp68_reg_5977_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp68_reg_5977_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp68_reg_5977_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp68_reg_5977_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp68_reg_5977_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp68_reg_5977_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_tmp68_reg_5977_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp68_reg_5977_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp70_reg_5982_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp70_reg_5982_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp70_reg_5982_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp70_reg_5982_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp70_reg_5982_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp70_reg_5982_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp70_reg_5982_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp70_reg_5982_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp70_reg_5982_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp70_reg_5982_reg_P_UNCONNECTED;
  wire [3:2]\NLW_tmp73_reg_6057_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp73_reg_6057_reg[18]_i_1_O_UNCONNECTED ;
  wire NLW_tmp75_reg_5812_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp75_reg_5812_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp75_reg_5812_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp75_reg_5812_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp75_reg_5812_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp75_reg_5812_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp75_reg_5812_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp75_reg_5812_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp75_reg_5812_reg_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_tmp75_reg_5812_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp75_reg_5812_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp76_reg_5817_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp76_reg_5817_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp76_reg_5817_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp76_reg_5817_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp76_reg_5817_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp76_reg_5817_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp76_reg_5817_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp76_reg_5817_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp76_reg_5817_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_tmp76_reg_5817_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp76_reg_5817_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp79_reg_5892_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp79_reg_5892_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp79_reg_5892_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp79_reg_5892_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp79_reg_5892_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp79_reg_5892_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp79_reg_5892_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp79_reg_5892_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp79_reg_5892_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_tmp79_reg_5892_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp79_reg_5892_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp82_reg_6062_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp82_reg_6062_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp82_reg_6062_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp82_reg_6062_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp82_reg_6062_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp82_reg_6062_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp82_reg_6062_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp82_reg_6062_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp82_reg_6062_reg_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_tmp82_reg_6062_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp82_reg_6062_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp85_reg_6067_reg[19]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp87_reg_6022_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp87_reg_6022_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp87_reg_6022_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp87_reg_6022_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp87_reg_6022_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp87_reg_6022_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp87_reg_6022_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp87_reg_6022_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp87_reg_6022_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_tmp87_reg_6022_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp87_reg_6022_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp89_reg_6027_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp89_reg_6027_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp89_reg_6027_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp89_reg_6027_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp89_reg_6027_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp89_reg_6027_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp89_reg_6027_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp89_reg_6027_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp89_reg_6027_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp89_reg_6027_reg_P_UNCONNECTED;
  wire [3:2]\NLW_tmp92_reg_6072_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp92_reg_6072_reg[18]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_12_reg_5380_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_12_reg_5380_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_12_reg_5380_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_12_reg_5380_reg[0]_i_20_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_1_reg_5317_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_1_reg_5317_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_9_reg_5358_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_9_reg_5358_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_9_reg_5358_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_9_reg_5358_reg[0]_i_20_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_s_reg_5312_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_s_reg_5312_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_x_reg_5477_reg[10]_i_18_O_UNCONNECTED ;
  wire [3:2]\NLW_x_reg_5477_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_x_reg_5477_reg[10]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_x_reg_5477_reg[10]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_x_reg_5477_reg[10]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_x_reg_5477_reg[10]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_x_reg_5477_reg[10]_i_36_CO_UNCONNECTED ;
  wire [3:3]\NLW_x_reg_5477_reg[10]_i_36_O_UNCONNECTED ;
  wire [3:0]\NLW_x_reg_5477_reg[10]_i_45_O_UNCONNECTED ;
  wire [3:0]\NLW_x_reg_5477_reg[10]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_y_1_0_1_reg_5404_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_y_1_0_1_reg_5404_reg[2]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_0_1_reg_5404_reg[2]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_0_1_reg_5404_reg[2]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_0_1_reg_5404_reg[2]_i_30_O_UNCONNECTED ;
  wire [3:2]\NLW_y_1_0_1_reg_5404_reg[2]_i_39_CO_UNCONNECTED ;
  wire [3:3]\NLW_y_1_0_1_reg_5404_reg[2]_i_39_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_0_1_reg_5404_reg[2]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_0_1_reg_5404_reg[2]_i_52_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_0_1_reg_5404_reg[2]_i_61_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_0_1_reg_5404_reg[2]_i_92_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_0_2_reg_5409_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_0_2_reg_5409_reg[1]_i_24_O_UNCONNECTED ;
  wire [3:2]\NLW_y_1_0_2_reg_5409_reg[1]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_y_1_0_2_reg_5409_reg[1]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_0_2_reg_5409_reg[1]_i_37_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_0_2_reg_5409_reg[1]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_0_2_reg_5409_reg[2]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_0_2_reg_5409_reg[2]_i_19_O_UNCONNECTED ;
  wire [0:0]\NLW_y_1_0_2_reg_5409_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_y_1_0_2_reg_5409_reg[2]_i_28_CO_UNCONNECTED ;
  wire [3:3]\NLW_y_1_0_2_reg_5409_reg[2]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_0_2_reg_5409_reg[2]_i_38_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_0_2_reg_5409_reg[2]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_0_3_reg_5414_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_0_3_reg_5414_reg[1]_i_22_O_UNCONNECTED ;
  wire [3:2]\NLW_y_1_0_3_reg_5414_reg[1]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_y_1_0_3_reg_5414_reg[1]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_0_3_reg_5414_reg[1]_i_35_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_0_3_reg_5414_reg[1]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_0_3_reg_5414_reg[2]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_0_3_reg_5414_reg[2]_i_19_O_UNCONNECTED ;
  wire [3:2]\NLW_y_1_0_3_reg_5414_reg[2]_i_28_CO_UNCONNECTED ;
  wire [3:3]\NLW_y_1_0_3_reg_5414_reg[2]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_0_3_reg_5414_reg[2]_i_38_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_0_3_reg_5414_reg[2]_i_4_O_UNCONNECTED ;
  wire [3:2]\NLW_y_1_0_4_reg_5419_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_y_1_0_4_reg_5419_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_0_4_reg_5419_reg[2]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_0_4_reg_5419_reg[2]_i_11_O_UNCONNECTED ;
  wire [0:0]\NLW_y_1_0_4_reg_5419_reg[2]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_y_1_0_4_reg_5419_reg[2]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_0_4_reg_5419_reg[2]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_0_4_reg_5419_reg[2]_i_30_O_UNCONNECTED ;
  wire [3:3]\NLW_y_1_0_4_reg_5419_reg[2]_i_39_CO_UNCONNECTED ;
  wire [3:0]\NLW_y_1_0_4_reg_5419_reg[2]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_0_4_reg_5419_reg[2]_i_52_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_0_4_reg_5419_reg[2]_i_61_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_0_4_reg_5419_reg[2]_i_94_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_reg_5399_reg[1]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_reg_5399_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_y_1_reg_5399_reg[1]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_y_1_reg_5399_reg[1]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_reg_5399_reg[1]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_reg_5399_reg[1]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_reg_5399_reg[2]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_reg_5399_reg[2]_i_20_O_UNCONNECTED ;
  wire [3:3]\NLW_y_1_reg_5399_reg[2]_i_29_CO_UNCONNECTED ;
  wire [3:0]\NLW_y_1_reg_5399_reg[2]_i_38_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_reg_5399_reg[2]_i_4_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h00800000)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(dst_data_stream_2_V_full_n),
        .I1(or_cond_i_reg_5502_pp0_iter7_reg),
        .I2(ap_enable_reg_pp0_iter8_reg_n_0),
        .I3(k_buf_2_val_9_U_n_35),
        .I4(\SRL_SIG_reg[1][0] [1]),
        .O(shiftReg_ce_1));
  LUT5 #(
    .INIT(32'h00800000)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(dst_data_stream_1_V_full_n),
        .I1(or_cond_i_reg_5502_pp0_iter7_reg),
        .I2(ap_enable_reg_pp0_iter8_reg_n_0),
        .I3(k_buf_2_val_9_U_n_35),
        .I4(\SRL_SIG_reg[1][0] [1]),
        .O(shiftReg_ce_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(dst_data_stream_0_V_full_n),
        .I1(or_cond_i_reg_5502_pp0_iter7_reg),
        .I2(ap_enable_reg_pp0_iter8_reg_n_0),
        .I3(k_buf_2_val_9_U_n_35),
        .I4(\SRL_SIG_reg[1][0] [1]),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(exitcond390_i_fu_1091_p2),
        .I2(grp_Filter2D_fu_138_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(grp_Filter2D_fu_138_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h7F007FFF)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(src_rows_V_c13_empty_n),
        .I1(GaussianBlur_U0_ap_start),
        .I2(src_cols_V_c14_empty_n),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .I4(\ap_CS_fsm[1]_i_2_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hFF8F8888)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(grp_Filter2D_fu_138_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(tmp_6_reg_1004[1]),
        .I3(tmp_6_reg_1004[0]),
        .I4(ap_CS_fsm_state2),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hE2222222)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\ap_CS_fsm[1]_i_2_n_0 ),
        .I1(\SRL_SIG_reg[1][0] [0]),
        .I2(src_cols_V_c14_empty_n),
        .I3(GaussianBlur_U0_ap_start),
        .I4(src_rows_V_c13_empty_n),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h55F7F7F7)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\SRL_SIG_reg[1][0] [1]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_Filter2D_fu_138_ap_start_reg),
        .I3(exitcond390_i_fu_1091_p2),
        .I4(ap_CS_fsm_state3),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAEAA)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_state14),
        .I1(tmp_6_reg_1004[1]),
        .I2(tmp_6_reg_1004[0]),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(exitcond390_i_fu_1091_p2),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_10 
       (.I0(tmp_1_reg_5317[17]),
        .I1(\t_V_reg_1015_reg_n_0_[17] ),
        .I2(\t_V_reg_1015_reg_n_0_[15] ),
        .I3(tmp_1_reg_5317[15]),
        .I4(\t_V_reg_1015_reg_n_0_[16] ),
        .I5(tmp_1_reg_5317[16]),
        .O(\ap_CS_fsm[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_11 
       (.I0(tmp_1_reg_5317[14]),
        .I1(\t_V_reg_1015_reg_n_0_[14] ),
        .I2(\t_V_reg_1015_reg_n_0_[12] ),
        .I3(tmp_1_reg_5317[12]),
        .I4(\t_V_reg_1015_reg_n_0_[13] ),
        .I5(tmp_1_reg_5317[13]),
        .O(\ap_CS_fsm[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_12 
       (.I0(tmp_1_reg_5317[11]),
        .I1(\t_V_reg_1015_reg_n_0_[11] ),
        .I2(\t_V_reg_1015_reg_n_0_[10] ),
        .I3(tmp_1_reg_5317[10]),
        .I4(\t_V_reg_1015_reg_n_0_[9] ),
        .I5(tmp_1_reg_5317[9]),
        .O(\ap_CS_fsm[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_13 
       (.I0(tmp_1_reg_5317[8]),
        .I1(\t_V_reg_1015_reg_n_0_[8] ),
        .I2(\t_V_reg_1015_reg_n_0_[6] ),
        .I3(tmp_1_reg_5317[6]),
        .I4(\t_V_reg_1015_reg_n_0_[7] ),
        .I5(tmp_1_reg_5317[7]),
        .O(\ap_CS_fsm[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_14 
       (.I0(tmp_1_reg_5317[5]),
        .I1(\t_V_reg_1015_reg_n_0_[5] ),
        .I2(\t_V_reg_1015_reg_n_0_[3] ),
        .I3(tmp_1_reg_5317[3]),
        .I4(\t_V_reg_1015_reg_n_0_[4] ),
        .I5(tmp_1_reg_5317[4]),
        .O(\ap_CS_fsm[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_15 
       (.I0(\t_V_reg_1015_reg_n_0_[1] ),
        .I1(tmp_1_reg_5317[1]),
        .I2(\t_V_reg_1015_reg_n_0_[2] ),
        .I3(tmp_1_reg_5317[2]),
        .I4(tmp_1_reg_5317[0]),
        .I5(\t_V_reg_1015_reg_n_0_[0] ),
        .O(\ap_CS_fsm[3]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(tmp_1_reg_5317[31]),
        .I1(\t_V_reg_1015_reg_n_0_[31] ),
        .I2(tmp_1_reg_5317[30]),
        .I3(\t_V_reg_1015_reg_n_0_[30] ),
        .O(\ap_CS_fsm[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(tmp_1_reg_5317[29]),
        .I1(\t_V_reg_1015_reg_n_0_[29] ),
        .I2(\t_V_reg_1015_reg_n_0_[27] ),
        .I3(tmp_1_reg_5317[27]),
        .I4(\t_V_reg_1015_reg_n_0_[28] ),
        .I5(tmp_1_reg_5317[28]),
        .O(\ap_CS_fsm[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(tmp_1_reg_5317[26]),
        .I1(\t_V_reg_1015_reg_n_0_[26] ),
        .I2(\t_V_reg_1015_reg_n_0_[24] ),
        .I3(tmp_1_reg_5317[24]),
        .I4(\t_V_reg_1015_reg_n_0_[25] ),
        .I5(tmp_1_reg_5317[25]),
        .O(\ap_CS_fsm[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_8 
       (.I0(tmp_1_reg_5317[23]),
        .I1(\t_V_reg_1015_reg_n_0_[23] ),
        .I2(\t_V_reg_1015_reg_n_0_[21] ),
        .I3(tmp_1_reg_5317[21]),
        .I4(\t_V_reg_1015_reg_n_0_[22] ),
        .I5(tmp_1_reg_5317[22]),
        .O(\ap_CS_fsm[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_9 
       (.I0(tmp_1_reg_5317[20]),
        .I1(\t_V_reg_1015_reg_n_0_[20] ),
        .I2(\t_V_reg_1015_reg_n_0_[18] ),
        .I3(tmp_1_reg_5317[18]),
        .I4(\t_V_reg_1015_reg_n_0_[19] ),
        .I5(tmp_1_reg_5317[19]),
        .O(\ap_CS_fsm[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(\ap_CS_fsm[5]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[5]_i_2_n_0 ),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'h0000000002FF0202)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_enable_reg_pp0_iter7),
        .I4(ap_enable_reg_pp0_iter8_reg_n_0),
        .I5(k_buf_2_val_9_U_n_35),
        .O(\ap_CS_fsm[5]_i_2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Filter2D_fu_138_ap_done),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[3]_i_2 
       (.CI(\ap_CS_fsm_reg[3]_i_3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[3]_i_2_CO_UNCONNECTED [3],exitcond390_i_fu_1091_p2,\ap_CS_fsm_reg[3]_i_2_n_2 ,\ap_CS_fsm_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[3]_i_4_n_0 ,\ap_CS_fsm[3]_i_5_n_0 ,\ap_CS_fsm[3]_i_6_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_3 
       (.CI(\ap_CS_fsm_reg[3]_i_7_n_0 ),
        .CO({\ap_CS_fsm_reg[3]_i_3_n_0 ,\ap_CS_fsm_reg[3]_i_3_n_1 ,\ap_CS_fsm_reg[3]_i_3_n_2 ,\ap_CS_fsm_reg[3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_8_n_0 ,\ap_CS_fsm[3]_i_9_n_0 ,\ap_CS_fsm[3]_i_10_n_0 ,\ap_CS_fsm[3]_i_11_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_7 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_7_n_0 ,\ap_CS_fsm_reg[3]_i_7_n_1 ,\ap_CS_fsm_reg[3]_i_7_n_2 ,\ap_CS_fsm_reg[3]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_7_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_12_n_0 ,\ap_CS_fsm[3]_i_13_n_0 ,\ap_CS_fsm[3]_i_14_n_0 ,\ap_CS_fsm[3]_i_15_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDFDFDF0000000000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(exitcond389_i_fu_1576_p2),
        .I1(k_buf_2_val_9_U_n_35),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_CS_fsm_state4),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(ap_enable_reg_pp0_iter3_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h4F400000)) 
    ap_enable_reg_pp0_iter8_i_1
       (.I0(ap_CS_fsm_state4),
        .I1(ap_enable_reg_pp0_iter8_reg_n_0),
        .I2(k_buf_2_val_9_U_n_35),
        .I3(ap_enable_reg_pp0_iter7),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter8_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter8_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter8_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \brmerge_reg_5483[0]_i_1 
       (.I0(tmp_23_fu_1623_p2),
        .I1(tmp_298_0_0_not_reg_5424),
        .O(brmerge_fu_1682_p2));
  (* ORIG_CELL_NAME = "brmerge_reg_5483_pp0_iter1_reg_reg[0]" *) 
  FDRE \brmerge_reg_5483_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_5483_pp0_iter1_reg0),
        .D(brmerge_reg_5483),
        .Q(brmerge_reg_5483_pp0_iter1_reg),
        .R(1'b0));
  (* ORIG_CELL_NAME = "brmerge_reg_5483_pp0_iter1_reg_reg[0]" *) 
  FDRE \brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep 
       (.C(ap_clk),
        .CE(brmerge_reg_5483_pp0_iter1_reg0),
        .D(brmerge_reg_5483),
        .Q(\brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "brmerge_reg_5483_pp0_iter1_reg_reg[0]" *) 
  FDRE \brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep__0 
       (.C(ap_clk),
        .CE(brmerge_reg_5483_pp0_iter1_reg0),
        .D(brmerge_reg_5483),
        .Q(\brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .R(1'b0));
  FDRE \brmerge_reg_5483_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_5473[0]_i_1_n_0 ),
        .D(brmerge_fu_1682_p2),
        .Q(brmerge_reg_5483),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond389_i_reg_5464[0]_i_10 
       (.I0(tmp_s_reg_5312[14]),
        .I1(t_V_2_reg_1026_reg[14]),
        .I2(t_V_2_reg_1026_reg[12]),
        .I3(tmp_s_reg_5312[12]),
        .I4(t_V_2_reg_1026_reg[13]),
        .I5(tmp_s_reg_5312[13]),
        .O(\exitcond389_i_reg_5464[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond389_i_reg_5464[0]_i_11 
       (.I0(tmp_s_reg_5312[11]),
        .I1(t_V_2_reg_1026_reg[11]),
        .I2(t_V_2_reg_1026_reg[9]),
        .I3(tmp_s_reg_5312[9]),
        .I4(t_V_2_reg_1026_reg[10]),
        .I5(tmp_s_reg_5312[10]),
        .O(\exitcond389_i_reg_5464[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond389_i_reg_5464[0]_i_12 
       (.I0(tmp_s_reg_5312[8]),
        .I1(t_V_2_reg_1026_reg[8]),
        .I2(t_V_2_reg_1026_reg[6]),
        .I3(tmp_s_reg_5312[6]),
        .I4(t_V_2_reg_1026_reg[7]),
        .I5(tmp_s_reg_5312[7]),
        .O(\exitcond389_i_reg_5464[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond389_i_reg_5464[0]_i_13 
       (.I0(tmp_s_reg_5312[4]),
        .I1(t_V_2_reg_1026_reg[4]),
        .I2(t_V_2_reg_1026_reg[5]),
        .I3(tmp_s_reg_5312[5]),
        .I4(t_V_2_reg_1026_reg[3]),
        .I5(tmp_s_reg_5312[3]),
        .O(\exitcond389_i_reg_5464[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond389_i_reg_5464[0]_i_14 
       (.I0(tmp_s_reg_5312[1]),
        .I1(t_V_2_reg_1026_reg__0[1]),
        .I2(t_V_2_reg_1026_reg[2]),
        .I3(tmp_s_reg_5312[2]),
        .I4(t_V_2_reg_1026_reg__0[0]),
        .I5(tmp_s_reg_5312[0]),
        .O(\exitcond389_i_reg_5464[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \exitcond389_i_reg_5464[0]_i_3 
       (.I0(tmp_s_reg_5312[31]),
        .I1(t_V_2_reg_1026_reg[31]),
        .I2(tmp_s_reg_5312[30]),
        .I3(t_V_2_reg_1026_reg[30]),
        .O(\exitcond389_i_reg_5464[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond389_i_reg_5464[0]_i_4 
       (.I0(tmp_s_reg_5312[29]),
        .I1(t_V_2_reg_1026_reg[29]),
        .I2(t_V_2_reg_1026_reg[28]),
        .I3(tmp_s_reg_5312[28]),
        .I4(t_V_2_reg_1026_reg[27]),
        .I5(tmp_s_reg_5312[27]),
        .O(\exitcond389_i_reg_5464[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond389_i_reg_5464[0]_i_5 
       (.I0(tmp_s_reg_5312[26]),
        .I1(t_V_2_reg_1026_reg[26]),
        .I2(t_V_2_reg_1026_reg[24]),
        .I3(tmp_s_reg_5312[24]),
        .I4(t_V_2_reg_1026_reg[25]),
        .I5(tmp_s_reg_5312[25]),
        .O(\exitcond389_i_reg_5464[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond389_i_reg_5464[0]_i_7 
       (.I0(tmp_s_reg_5312[23]),
        .I1(t_V_2_reg_1026_reg[23]),
        .I2(t_V_2_reg_1026_reg[21]),
        .I3(tmp_s_reg_5312[21]),
        .I4(t_V_2_reg_1026_reg[22]),
        .I5(tmp_s_reg_5312[22]),
        .O(\exitcond389_i_reg_5464[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond389_i_reg_5464[0]_i_8 
       (.I0(tmp_s_reg_5312[19]),
        .I1(t_V_2_reg_1026_reg[19]),
        .I2(t_V_2_reg_1026_reg[20]),
        .I3(tmp_s_reg_5312[20]),
        .I4(t_V_2_reg_1026_reg[18]),
        .I5(tmp_s_reg_5312[18]),
        .O(\exitcond389_i_reg_5464[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond389_i_reg_5464[0]_i_9 
       (.I0(tmp_s_reg_5312[17]),
        .I1(t_V_2_reg_1026_reg[17]),
        .I2(t_V_2_reg_1026_reg[15]),
        .I3(tmp_s_reg_5312[15]),
        .I4(t_V_2_reg_1026_reg[16]),
        .I5(tmp_s_reg_5312[16]),
        .O(\exitcond389_i_reg_5464[0]_i_9_n_0 ));
  FDRE \exitcond389_i_reg_5464_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_5483_pp0_iter1_reg0),
        .D(exitcond389_i_reg_5464),
        .Q(\exitcond389_i_reg_5464_pp0_iter1_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \exitcond389_i_reg_5464_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(\exitcond389_i_reg_5464_pp0_iter1_reg_reg_n_0_[0] ),
        .Q(exitcond389_i_reg_5464_pp0_iter2_reg),
        .R(1'b0));
  FDRE \exitcond389_i_reg_5464_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(exitcond389_i_reg_5464_pp0_iter2_reg),
        .Q(exitcond389_i_reg_5464_pp0_iter3_reg),
        .R(1'b0));
  FDRE \exitcond389_i_reg_5464_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(exitcond389_i_reg_5464_pp0_iter3_reg),
        .Q(exitcond389_i_reg_5464_pp0_iter4_reg),
        .R(1'b0));
  FDRE \exitcond389_i_reg_5464_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_5483_pp0_iter1_reg0),
        .D(exitcond389_i_fu_1576_p2),
        .Q(exitcond389_i_reg_5464),
        .R(1'b0));
  CARRY4 \exitcond389_i_reg_5464_reg[0]_i_1 
       (.CI(\exitcond389_i_reg_5464_reg[0]_i_2_n_0 ),
        .CO({\NLW_exitcond389_i_reg_5464_reg[0]_i_1_CO_UNCONNECTED [3],exitcond389_i_fu_1576_p2,\exitcond389_i_reg_5464_reg[0]_i_1_n_2 ,\exitcond389_i_reg_5464_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond389_i_reg_5464_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\exitcond389_i_reg_5464[0]_i_3_n_0 ,\exitcond389_i_reg_5464[0]_i_4_n_0 ,\exitcond389_i_reg_5464[0]_i_5_n_0 }));
  CARRY4 \exitcond389_i_reg_5464_reg[0]_i_2 
       (.CI(\exitcond389_i_reg_5464_reg[0]_i_6_n_0 ),
        .CO({\exitcond389_i_reg_5464_reg[0]_i_2_n_0 ,\exitcond389_i_reg_5464_reg[0]_i_2_n_1 ,\exitcond389_i_reg_5464_reg[0]_i_2_n_2 ,\exitcond389_i_reg_5464_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond389_i_reg_5464_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\exitcond389_i_reg_5464[0]_i_7_n_0 ,\exitcond389_i_reg_5464[0]_i_8_n_0 ,\exitcond389_i_reg_5464[0]_i_9_n_0 ,\exitcond389_i_reg_5464[0]_i_10_n_0 }));
  CARRY4 \exitcond389_i_reg_5464_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\exitcond389_i_reg_5464_reg[0]_i_6_n_0 ,\exitcond389_i_reg_5464_reg[0]_i_6_n_1 ,\exitcond389_i_reg_5464_reg[0]_i_6_n_2 ,\exitcond389_i_reg_5464_reg[0]_i_6_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond389_i_reg_5464_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\exitcond389_i_reg_5464[0]_i_11_n_0 ,\exitcond389_i_reg_5464[0]_i_12_n_0 ,\exitcond389_i_reg_5464[0]_i_13_n_0 ,\exitcond389_i_reg_5464[0]_i_14_n_0 }));
  cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk gaussian_ama_addmGfk_U101
       (.D(src_kernel_win_1_va_3_fu_358),
        .P({gaussian_ama_addmGfk_U101_n_0,gaussian_ama_addmGfk_U101_n_1,gaussian_ama_addmGfk_U101_n_2,gaussian_ama_addmGfk_U101_n_3,gaussian_ama_addmGfk_U101_n_4,gaussian_ama_addmGfk_U101_n_5,gaussian_ama_addmGfk_U101_n_6,gaussian_ama_addmGfk_U101_n_7,gaussian_ama_addmGfk_U101_n_8,gaussian_ama_addmGfk_U101_n_9,gaussian_ama_addmGfk_U101_n_10,gaussian_ama_addmGfk_U101_n_11,gaussian_ama_addmGfk_U101_n_12,gaussian_ama_addmGfk_U101_n_13,gaussian_ama_addmGfk_U101_n_14,gaussian_ama_addmGfk_U101_n_15,gaussian_ama_addmGfk_U101_n_16,gaussian_ama_addmGfk_U101_n_17}),
        .PCOUT({tmp70_reg_5982_reg_n_106,tmp70_reg_5982_reg_n_107,tmp70_reg_5982_reg_n_108,tmp70_reg_5982_reg_n_109,tmp70_reg_5982_reg_n_110,tmp70_reg_5982_reg_n_111,tmp70_reg_5982_reg_n_112,tmp70_reg_5982_reg_n_113,tmp70_reg_5982_reg_n_114,tmp70_reg_5982_reg_n_115,tmp70_reg_5982_reg_n_116,tmp70_reg_5982_reg_n_117,tmp70_reg_5982_reg_n_118,tmp70_reg_5982_reg_n_119,tmp70_reg_5982_reg_n_120,tmp70_reg_5982_reg_n_121,tmp70_reg_5982_reg_n_122,tmp70_reg_5982_reg_n_123,tmp70_reg_5982_reg_n_124,tmp70_reg_5982_reg_n_125,tmp70_reg_5982_reg_n_126,tmp70_reg_5982_reg_n_127,tmp70_reg_5982_reg_n_128,tmp70_reg_5982_reg_n_129,tmp70_reg_5982_reg_n_130,tmp70_reg_5982_reg_n_131,tmp70_reg_5982_reg_n_132,tmp70_reg_5982_reg_n_133,tmp70_reg_5982_reg_n_134,tmp70_reg_5982_reg_n_135,tmp70_reg_5982_reg_n_136,tmp70_reg_5982_reg_n_137,tmp70_reg_5982_reg_n_138,tmp70_reg_5982_reg_n_139,tmp70_reg_5982_reg_n_140,tmp70_reg_5982_reg_n_141,tmp70_reg_5982_reg_n_142,tmp70_reg_5982_reg_n_143,tmp70_reg_5982_reg_n_144,tmp70_reg_5982_reg_n_145,tmp70_reg_5982_reg_n_146,tmp70_reg_5982_reg_n_147,tmp70_reg_5982_reg_n_148,tmp70_reg_5982_reg_n_149,tmp70_reg_5982_reg_n_150,tmp70_reg_5982_reg_n_151,tmp70_reg_5982_reg_n_152,tmp70_reg_5982_reg_n_153}),
        .Q(src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg),
        .ap_block_pp0_stage0_subdone9_in(ap_block_pp0_stage0_subdone9_in),
        .ap_clk(ap_clk),
        .p_Val2_75_0_2_1_reg_59170(p_Val2_75_0_2_1_reg_59170));
  cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk_18 gaussian_ama_addmGfk_U107
       (.D(src_kernel_win_2_va_3_fu_438),
        .P({gaussian_ama_addmGfk_U107_n_0,gaussian_ama_addmGfk_U107_n_1,gaussian_ama_addmGfk_U107_n_2,gaussian_ama_addmGfk_U107_n_3,gaussian_ama_addmGfk_U107_n_4,gaussian_ama_addmGfk_U107_n_5,gaussian_ama_addmGfk_U107_n_6,gaussian_ama_addmGfk_U107_n_7,gaussian_ama_addmGfk_U107_n_8,gaussian_ama_addmGfk_U107_n_9,gaussian_ama_addmGfk_U107_n_10,gaussian_ama_addmGfk_U107_n_11,gaussian_ama_addmGfk_U107_n_12,gaussian_ama_addmGfk_U107_n_13,gaussian_ama_addmGfk_U107_n_14,gaussian_ama_addmGfk_U107_n_15,gaussian_ama_addmGfk_U107_n_16,gaussian_ama_addmGfk_U107_n_17}),
        .PCOUT({tmp89_reg_6027_reg_n_106,tmp89_reg_6027_reg_n_107,tmp89_reg_6027_reg_n_108,tmp89_reg_6027_reg_n_109,tmp89_reg_6027_reg_n_110,tmp89_reg_6027_reg_n_111,tmp89_reg_6027_reg_n_112,tmp89_reg_6027_reg_n_113,tmp89_reg_6027_reg_n_114,tmp89_reg_6027_reg_n_115,tmp89_reg_6027_reg_n_116,tmp89_reg_6027_reg_n_117,tmp89_reg_6027_reg_n_118,tmp89_reg_6027_reg_n_119,tmp89_reg_6027_reg_n_120,tmp89_reg_6027_reg_n_121,tmp89_reg_6027_reg_n_122,tmp89_reg_6027_reg_n_123,tmp89_reg_6027_reg_n_124,tmp89_reg_6027_reg_n_125,tmp89_reg_6027_reg_n_126,tmp89_reg_6027_reg_n_127,tmp89_reg_6027_reg_n_128,tmp89_reg_6027_reg_n_129,tmp89_reg_6027_reg_n_130,tmp89_reg_6027_reg_n_131,tmp89_reg_6027_reg_n_132,tmp89_reg_6027_reg_n_133,tmp89_reg_6027_reg_n_134,tmp89_reg_6027_reg_n_135,tmp89_reg_6027_reg_n_136,tmp89_reg_6027_reg_n_137,tmp89_reg_6027_reg_n_138,tmp89_reg_6027_reg_n_139,tmp89_reg_6027_reg_n_140,tmp89_reg_6027_reg_n_141,tmp89_reg_6027_reg_n_142,tmp89_reg_6027_reg_n_143,tmp89_reg_6027_reg_n_144,tmp89_reg_6027_reg_n_145,tmp89_reg_6027_reg_n_146,tmp89_reg_6027_reg_n_147,tmp89_reg_6027_reg_n_148,tmp89_reg_6027_reg_n_149,tmp89_reg_6027_reg_n_150,tmp89_reg_6027_reg_n_151,tmp89_reg_6027_reg_n_152,tmp89_reg_6027_reg_n_153}),
        .Q(src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg),
        .ap_block_pp0_stage0_subdone9_in(ap_block_pp0_stage0_subdone9_in),
        .ap_clk(ap_clk),
        .p(k_buf_2_val_9_U_n_35),
        .p_Val2_75_0_2_1_reg_59170(p_Val2_75_0_2_1_reg_59170));
  cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk_19 gaussian_ama_addmGfk_U95
       (.D(src_kernel_win_0_va_3_fu_278),
        .P({gaussian_ama_addmGfk_U95_n_0,gaussian_ama_addmGfk_U95_n_1,gaussian_ama_addmGfk_U95_n_2,gaussian_ama_addmGfk_U95_n_3,gaussian_ama_addmGfk_U95_n_4,gaussian_ama_addmGfk_U95_n_5,gaussian_ama_addmGfk_U95_n_6,gaussian_ama_addmGfk_U95_n_7,gaussian_ama_addmGfk_U95_n_8,gaussian_ama_addmGfk_U95_n_9,gaussian_ama_addmGfk_U95_n_10,gaussian_ama_addmGfk_U95_n_11,gaussian_ama_addmGfk_U95_n_12,gaussian_ama_addmGfk_U95_n_13,gaussian_ama_addmGfk_U95_n_14,gaussian_ama_addmGfk_U95_n_15,gaussian_ama_addmGfk_U95_n_16,gaussian_ama_addmGfk_U95_n_17}),
        .PCOUT({tmp51_reg_5937_reg_n_106,tmp51_reg_5937_reg_n_107,tmp51_reg_5937_reg_n_108,tmp51_reg_5937_reg_n_109,tmp51_reg_5937_reg_n_110,tmp51_reg_5937_reg_n_111,tmp51_reg_5937_reg_n_112,tmp51_reg_5937_reg_n_113,tmp51_reg_5937_reg_n_114,tmp51_reg_5937_reg_n_115,tmp51_reg_5937_reg_n_116,tmp51_reg_5937_reg_n_117,tmp51_reg_5937_reg_n_118,tmp51_reg_5937_reg_n_119,tmp51_reg_5937_reg_n_120,tmp51_reg_5937_reg_n_121,tmp51_reg_5937_reg_n_122,tmp51_reg_5937_reg_n_123,tmp51_reg_5937_reg_n_124,tmp51_reg_5937_reg_n_125,tmp51_reg_5937_reg_n_126,tmp51_reg_5937_reg_n_127,tmp51_reg_5937_reg_n_128,tmp51_reg_5937_reg_n_129,tmp51_reg_5937_reg_n_130,tmp51_reg_5937_reg_n_131,tmp51_reg_5937_reg_n_132,tmp51_reg_5937_reg_n_133,tmp51_reg_5937_reg_n_134,tmp51_reg_5937_reg_n_135,tmp51_reg_5937_reg_n_136,tmp51_reg_5937_reg_n_137,tmp51_reg_5937_reg_n_138,tmp51_reg_5937_reg_n_139,tmp51_reg_5937_reg_n_140,tmp51_reg_5937_reg_n_141,tmp51_reg_5937_reg_n_142,tmp51_reg_5937_reg_n_143,tmp51_reg_5937_reg_n_144,tmp51_reg_5937_reg_n_145,tmp51_reg_5937_reg_n_146,tmp51_reg_5937_reg_n_147,tmp51_reg_5937_reg_n_148,tmp51_reg_5937_reg_n_149,tmp51_reg_5937_reg_n_150,tmp51_reg_5937_reg_n_151,tmp51_reg_5937_reg_n_152,tmp51_reg_5937_reg_n_153}),
        .Q(src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg),
        .ap_block_pp0_stage0_subdone9_in(ap_block_pp0_stage0_subdone9_in),
        .ap_clk(ap_clk),
        .p_Val2_75_0_2_1_reg_59170(p_Val2_75_0_2_1_reg_59170));
  cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ gaussian_mac_mulaDeQ_U103
       (.PCOUT({gaussian_mac_mulaDeQ_U103_n_0,gaussian_mac_mulaDeQ_U103_n_1,gaussian_mac_mulaDeQ_U103_n_2,gaussian_mac_mulaDeQ_U103_n_3,gaussian_mac_mulaDeQ_U103_n_4,gaussian_mac_mulaDeQ_U103_n_5,gaussian_mac_mulaDeQ_U103_n_6,gaussian_mac_mulaDeQ_U103_n_7,gaussian_mac_mulaDeQ_U103_n_8,gaussian_mac_mulaDeQ_U103_n_9,gaussian_mac_mulaDeQ_U103_n_10,gaussian_mac_mulaDeQ_U103_n_11,gaussian_mac_mulaDeQ_U103_n_12,gaussian_mac_mulaDeQ_U103_n_13,gaussian_mac_mulaDeQ_U103_n_14,gaussian_mac_mulaDeQ_U103_n_15,gaussian_mac_mulaDeQ_U103_n_16,gaussian_mac_mulaDeQ_U103_n_17,gaussian_mac_mulaDeQ_U103_n_18,gaussian_mac_mulaDeQ_U103_n_19,gaussian_mac_mulaDeQ_U103_n_20,gaussian_mac_mulaDeQ_U103_n_21,gaussian_mac_mulaDeQ_U103_n_22,gaussian_mac_mulaDeQ_U103_n_23,gaussian_mac_mulaDeQ_U103_n_24,gaussian_mac_mulaDeQ_U103_n_25,gaussian_mac_mulaDeQ_U103_n_26,gaussian_mac_mulaDeQ_U103_n_27,gaussian_mac_mulaDeQ_U103_n_28,gaussian_mac_mulaDeQ_U103_n_29,gaussian_mac_mulaDeQ_U103_n_30,gaussian_mac_mulaDeQ_U103_n_31,gaussian_mac_mulaDeQ_U103_n_32,gaussian_mac_mulaDeQ_U103_n_33,gaussian_mac_mulaDeQ_U103_n_34,gaussian_mac_mulaDeQ_U103_n_35,gaussian_mac_mulaDeQ_U103_n_36,gaussian_mac_mulaDeQ_U103_n_37,gaussian_mac_mulaDeQ_U103_n_38,gaussian_mac_mulaDeQ_U103_n_39,gaussian_mac_mulaDeQ_U103_n_40,gaussian_mac_mulaDeQ_U103_n_41,gaussian_mac_mulaDeQ_U103_n_42,gaussian_mac_mulaDeQ_U103_n_43,gaussian_mac_mulaDeQ_U103_n_44,gaussian_mac_mulaDeQ_U103_n_45,gaussian_mac_mulaDeQ_U103_n_46,gaussian_mac_mulaDeQ_U103_n_47}),
        .Q(src_kernel_win_2_va_8_fu_458),
        .ap_block_pp0_stage0_subdone9_in(ap_block_pp0_stage0_subdone9_in),
        .ap_clk(ap_clk),
        .or_cond_i_reg_5502_pp0_iter3_reg(or_cond_i_reg_5502_pp0_iter3_reg),
        .p(k_buf_2_val_9_U_n_35),
        .p_18_in(p_18_in),
        .p_Val2_75_0_2_1_reg_59170(p_Val2_75_0_2_1_reg_59170),
        .p_Val2_75_2_2_1_fu_3548_p2(p_Val2_75_2_2_1_fu_3548_p2));
  cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ_20 gaussian_mac_mulaDeQ_U91
       (.PCOUT({gaussian_mac_mulaDeQ_U91_n_0,gaussian_mac_mulaDeQ_U91_n_1,gaussian_mac_mulaDeQ_U91_n_2,gaussian_mac_mulaDeQ_U91_n_3,gaussian_mac_mulaDeQ_U91_n_4,gaussian_mac_mulaDeQ_U91_n_5,gaussian_mac_mulaDeQ_U91_n_6,gaussian_mac_mulaDeQ_U91_n_7,gaussian_mac_mulaDeQ_U91_n_8,gaussian_mac_mulaDeQ_U91_n_9,gaussian_mac_mulaDeQ_U91_n_10,gaussian_mac_mulaDeQ_U91_n_11,gaussian_mac_mulaDeQ_U91_n_12,gaussian_mac_mulaDeQ_U91_n_13,gaussian_mac_mulaDeQ_U91_n_14,gaussian_mac_mulaDeQ_U91_n_15,gaussian_mac_mulaDeQ_U91_n_16,gaussian_mac_mulaDeQ_U91_n_17,gaussian_mac_mulaDeQ_U91_n_18,gaussian_mac_mulaDeQ_U91_n_19,gaussian_mac_mulaDeQ_U91_n_20,gaussian_mac_mulaDeQ_U91_n_21,gaussian_mac_mulaDeQ_U91_n_22,gaussian_mac_mulaDeQ_U91_n_23,gaussian_mac_mulaDeQ_U91_n_24,gaussian_mac_mulaDeQ_U91_n_25,gaussian_mac_mulaDeQ_U91_n_26,gaussian_mac_mulaDeQ_U91_n_27,gaussian_mac_mulaDeQ_U91_n_28,gaussian_mac_mulaDeQ_U91_n_29,gaussian_mac_mulaDeQ_U91_n_30,gaussian_mac_mulaDeQ_U91_n_31,gaussian_mac_mulaDeQ_U91_n_32,gaussian_mac_mulaDeQ_U91_n_33,gaussian_mac_mulaDeQ_U91_n_34,gaussian_mac_mulaDeQ_U91_n_35,gaussian_mac_mulaDeQ_U91_n_36,gaussian_mac_mulaDeQ_U91_n_37,gaussian_mac_mulaDeQ_U91_n_38,gaussian_mac_mulaDeQ_U91_n_39,gaussian_mac_mulaDeQ_U91_n_40,gaussian_mac_mulaDeQ_U91_n_41,gaussian_mac_mulaDeQ_U91_n_42,gaussian_mac_mulaDeQ_U91_n_43,gaussian_mac_mulaDeQ_U91_n_44,gaussian_mac_mulaDeQ_U91_n_45,gaussian_mac_mulaDeQ_U91_n_46,gaussian_mac_mulaDeQ_U91_n_47}),
        .Q(src_kernel_win_0_va_8_fu_298),
        .ap_block_pp0_stage0_subdone9_in(ap_block_pp0_stage0_subdone9_in),
        .ap_clk(ap_clk),
        .p_18_in(p_18_in),
        .p_Val2_75_0_2_1_fu_3404_p2(p_Val2_75_0_2_1_fu_3404_p2),
        .p_Val2_75_0_2_1_reg_59170(p_Val2_75_0_2_1_reg_59170));
  cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ_21 gaussian_mac_mulaDeQ_U97
       (.PCOUT({gaussian_mac_mulaDeQ_U97_n_0,gaussian_mac_mulaDeQ_U97_n_1,gaussian_mac_mulaDeQ_U97_n_2,gaussian_mac_mulaDeQ_U97_n_3,gaussian_mac_mulaDeQ_U97_n_4,gaussian_mac_mulaDeQ_U97_n_5,gaussian_mac_mulaDeQ_U97_n_6,gaussian_mac_mulaDeQ_U97_n_7,gaussian_mac_mulaDeQ_U97_n_8,gaussian_mac_mulaDeQ_U97_n_9,gaussian_mac_mulaDeQ_U97_n_10,gaussian_mac_mulaDeQ_U97_n_11,gaussian_mac_mulaDeQ_U97_n_12,gaussian_mac_mulaDeQ_U97_n_13,gaussian_mac_mulaDeQ_U97_n_14,gaussian_mac_mulaDeQ_U97_n_15,gaussian_mac_mulaDeQ_U97_n_16,gaussian_mac_mulaDeQ_U97_n_17,gaussian_mac_mulaDeQ_U97_n_18,gaussian_mac_mulaDeQ_U97_n_19,gaussian_mac_mulaDeQ_U97_n_20,gaussian_mac_mulaDeQ_U97_n_21,gaussian_mac_mulaDeQ_U97_n_22,gaussian_mac_mulaDeQ_U97_n_23,gaussian_mac_mulaDeQ_U97_n_24,gaussian_mac_mulaDeQ_U97_n_25,gaussian_mac_mulaDeQ_U97_n_26,gaussian_mac_mulaDeQ_U97_n_27,gaussian_mac_mulaDeQ_U97_n_28,gaussian_mac_mulaDeQ_U97_n_29,gaussian_mac_mulaDeQ_U97_n_30,gaussian_mac_mulaDeQ_U97_n_31,gaussian_mac_mulaDeQ_U97_n_32,gaussian_mac_mulaDeQ_U97_n_33,gaussian_mac_mulaDeQ_U97_n_34,gaussian_mac_mulaDeQ_U97_n_35,gaussian_mac_mulaDeQ_U97_n_36,gaussian_mac_mulaDeQ_U97_n_37,gaussian_mac_mulaDeQ_U97_n_38,gaussian_mac_mulaDeQ_U97_n_39,gaussian_mac_mulaDeQ_U97_n_40,gaussian_mac_mulaDeQ_U97_n_41,gaussian_mac_mulaDeQ_U97_n_42,gaussian_mac_mulaDeQ_U97_n_43,gaussian_mac_mulaDeQ_U97_n_44,gaussian_mac_mulaDeQ_U97_n_45,gaussian_mac_mulaDeQ_U97_n_46,gaussian_mac_mulaDeQ_U97_n_47}),
        .Q(src_kernel_win_1_va_8_fu_378),
        .ap_block_pp0_stage0_subdone9_in(ap_block_pp0_stage0_subdone9_in),
        .ap_clk(ap_clk),
        .p_18_in(p_18_in),
        .p_Val2_75_0_2_1_reg_59170(p_Val2_75_0_2_1_reg_59170),
        .p_Val2_75_1_2_1_fu_3476_p2(p_Val2_75_1_2_1_fu_3476_p2));
  cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0 gaussian_mac_mulaEe0_U104
       (.P({r_V_3_2_3_2_reg_6017_reg_n_87,r_V_3_2_3_2_reg_6017_reg_n_88,r_V_3_2_3_2_reg_6017_reg_n_89,r_V_3_2_3_2_reg_6017_reg_n_90,r_V_3_2_3_2_reg_6017_reg_n_91,r_V_3_2_3_2_reg_6017_reg_n_92,r_V_3_2_3_2_reg_6017_reg_n_93,r_V_3_2_3_2_reg_6017_reg_n_94,r_V_3_2_3_2_reg_6017_reg_n_95,r_V_3_2_3_2_reg_6017_reg_n_96,r_V_3_2_3_2_reg_6017_reg_n_97,r_V_3_2_3_2_reg_6017_reg_n_98,r_V_3_2_3_2_reg_6017_reg_n_99,r_V_3_2_3_2_reg_6017_reg_n_100,r_V_3_2_3_2_reg_6017_reg_n_101,r_V_3_2_3_2_reg_6017_reg_n_102,r_V_3_2_3_2_reg_6017_reg_n_103,r_V_3_2_3_2_reg_6017_reg_n_104,r_V_3_2_3_2_reg_6017_reg_n_105}),
        .Q(src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg),
        .ap_clk(ap_clk),
        .p_1_in({gaussian_mac_mulaEe0_U104_n_0,gaussian_mac_mulaEe0_U104_n_1,gaussian_mac_mulaEe0_U104_n_2,gaussian_mac_mulaEe0_U104_n_3,gaussian_mac_mulaEe0_U104_n_4,gaussian_mac_mulaEe0_U104_n_5,gaussian_mac_mulaEe0_U104_n_6,gaussian_mac_mulaEe0_U104_n_7,gaussian_mac_mulaEe0_U104_n_8,gaussian_mac_mulaEe0_U104_n_9,gaussian_mac_mulaEe0_U104_n_10,gaussian_mac_mulaEe0_U104_n_11,gaussian_mac_mulaEe0_U104_n_12,gaussian_mac_mulaEe0_U104_n_13,gaussian_mac_mulaEe0_U104_n_14,gaussian_mac_mulaEe0_U104_n_15,gaussian_mac_mulaEe0_U104_n_16,gaussian_mac_mulaEe0_U104_n_17,gaussian_mac_mulaEe0_U104_n_18,gaussian_mac_mulaEe0_U104_n_19}),
        .p_Val2_75_0_2_1_reg_59170(p_Val2_75_0_2_1_reg_59170),
        .src_kernel_win_0_va_1_fu_2700(src_kernel_win_0_va_1_fu_2700));
  cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0_22 gaussian_mac_mulaEe0_U92
       (.P({r_V_3_0_3_2_reg_5927_reg_n_87,r_V_3_0_3_2_reg_5927_reg_n_88,r_V_3_0_3_2_reg_5927_reg_n_89,r_V_3_0_3_2_reg_5927_reg_n_90,r_V_3_0_3_2_reg_5927_reg_n_91,r_V_3_0_3_2_reg_5927_reg_n_92,r_V_3_0_3_2_reg_5927_reg_n_93,r_V_3_0_3_2_reg_5927_reg_n_94,r_V_3_0_3_2_reg_5927_reg_n_95,r_V_3_0_3_2_reg_5927_reg_n_96,r_V_3_0_3_2_reg_5927_reg_n_97,r_V_3_0_3_2_reg_5927_reg_n_98,r_V_3_0_3_2_reg_5927_reg_n_99,r_V_3_0_3_2_reg_5927_reg_n_100,r_V_3_0_3_2_reg_5927_reg_n_101,r_V_3_0_3_2_reg_5927_reg_n_102,r_V_3_0_3_2_reg_5927_reg_n_103,r_V_3_0_3_2_reg_5927_reg_n_104,r_V_3_0_3_2_reg_5927_reg_n_105}),
        .Q(src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg),
        .ap_clk(ap_clk),
        .p_1_in({gaussian_mac_mulaEe0_U92_n_0,gaussian_mac_mulaEe0_U92_n_1,gaussian_mac_mulaEe0_U92_n_2,gaussian_mac_mulaEe0_U92_n_3,gaussian_mac_mulaEe0_U92_n_4,gaussian_mac_mulaEe0_U92_n_5,gaussian_mac_mulaEe0_U92_n_6,gaussian_mac_mulaEe0_U92_n_7,gaussian_mac_mulaEe0_U92_n_8,gaussian_mac_mulaEe0_U92_n_9,gaussian_mac_mulaEe0_U92_n_10,gaussian_mac_mulaEe0_U92_n_11,gaussian_mac_mulaEe0_U92_n_12,gaussian_mac_mulaEe0_U92_n_13,gaussian_mac_mulaEe0_U92_n_14,gaussian_mac_mulaEe0_U92_n_15,gaussian_mac_mulaEe0_U92_n_16,gaussian_mac_mulaEe0_U92_n_17,gaussian_mac_mulaEe0_U92_n_18,gaussian_mac_mulaEe0_U92_n_19}),
        .p_Val2_75_0_2_1_reg_59170(p_Val2_75_0_2_1_reg_59170),
        .src_kernel_win_0_va_1_fu_2700(src_kernel_win_0_va_1_fu_2700));
  cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0_23 gaussian_mac_mulaEe0_U98
       (.P({r_V_3_1_3_2_reg_5972_reg_n_87,r_V_3_1_3_2_reg_5972_reg_n_88,r_V_3_1_3_2_reg_5972_reg_n_89,r_V_3_1_3_2_reg_5972_reg_n_90,r_V_3_1_3_2_reg_5972_reg_n_91,r_V_3_1_3_2_reg_5972_reg_n_92,r_V_3_1_3_2_reg_5972_reg_n_93,r_V_3_1_3_2_reg_5972_reg_n_94,r_V_3_1_3_2_reg_5972_reg_n_95,r_V_3_1_3_2_reg_5972_reg_n_96,r_V_3_1_3_2_reg_5972_reg_n_97,r_V_3_1_3_2_reg_5972_reg_n_98,r_V_3_1_3_2_reg_5972_reg_n_99,r_V_3_1_3_2_reg_5972_reg_n_100,r_V_3_1_3_2_reg_5972_reg_n_101,r_V_3_1_3_2_reg_5972_reg_n_102,r_V_3_1_3_2_reg_5972_reg_n_103,r_V_3_1_3_2_reg_5972_reg_n_104,r_V_3_1_3_2_reg_5972_reg_n_105}),
        .Q(src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg),
        .ap_clk(ap_clk),
        .p_1_in({gaussian_mac_mulaEe0_U98_n_0,gaussian_mac_mulaEe0_U98_n_1,gaussian_mac_mulaEe0_U98_n_2,gaussian_mac_mulaEe0_U98_n_3,gaussian_mac_mulaEe0_U98_n_4,gaussian_mac_mulaEe0_U98_n_5,gaussian_mac_mulaEe0_U98_n_6,gaussian_mac_mulaEe0_U98_n_7,gaussian_mac_mulaEe0_U98_n_8,gaussian_mac_mulaEe0_U98_n_9,gaussian_mac_mulaEe0_U98_n_10,gaussian_mac_mulaEe0_U98_n_11,gaussian_mac_mulaEe0_U98_n_12,gaussian_mac_mulaEe0_U98_n_13,gaussian_mac_mulaEe0_U98_n_14,gaussian_mac_mulaEe0_U98_n_15,gaussian_mac_mulaEe0_U98_n_16,gaussian_mac_mulaEe0_U98_n_17,gaussian_mac_mulaEe0_U98_n_18,gaussian_mac_mulaEe0_U98_n_19}),
        .p_Val2_75_0_2_1_reg_59170(p_Val2_75_0_2_1_reg_59170),
        .src_kernel_win_0_va_1_fu_2700(src_kernel_win_0_va_1_fu_2700));
  cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa gaussian_mac_mulaFfa_U100
       (.P({gaussian_mac_mulaFfa_U100_n_0,gaussian_mac_mulaFfa_U100_n_1,gaussian_mac_mulaFfa_U100_n_2,gaussian_mac_mulaFfa_U100_n_3,gaussian_mac_mulaFfa_U100_n_4,gaussian_mac_mulaFfa_U100_n_5,gaussian_mac_mulaFfa_U100_n_6,gaussian_mac_mulaFfa_U100_n_7,gaussian_mac_mulaFfa_U100_n_8,gaussian_mac_mulaFfa_U100_n_9,gaussian_mac_mulaFfa_U100_n_10,gaussian_mac_mulaFfa_U100_n_11,gaussian_mac_mulaFfa_U100_n_12,gaussian_mac_mulaFfa_U100_n_13,gaussian_mac_mulaFfa_U100_n_14,gaussian_mac_mulaFfa_U100_n_15,gaussian_mac_mulaFfa_U100_n_16,gaussian_mac_mulaFfa_U100_n_17,gaussian_mac_mulaFfa_U100_n_18}),
        .Q(src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg),
        .ap_clk(ap_clk),
        .p({r_V_3_1_3_1_reg_5967_reg_n_88,r_V_3_1_3_1_reg_5967_reg_n_89,r_V_3_1_3_1_reg_5967_reg_n_90,r_V_3_1_3_1_reg_5967_reg_n_91,r_V_3_1_3_1_reg_5967_reg_n_92,r_V_3_1_3_1_reg_5967_reg_n_93,r_V_3_1_3_1_reg_5967_reg_n_94,r_V_3_1_3_1_reg_5967_reg_n_95,r_V_3_1_3_1_reg_5967_reg_n_96,r_V_3_1_3_1_reg_5967_reg_n_97,r_V_3_1_3_1_reg_5967_reg_n_98,r_V_3_1_3_1_reg_5967_reg_n_99,r_V_3_1_3_1_reg_5967_reg_n_100,r_V_3_1_3_1_reg_5967_reg_n_101,r_V_3_1_3_1_reg_5967_reg_n_102,r_V_3_1_3_1_reg_5967_reg_n_103,r_V_3_1_3_1_reg_5967_reg_n_104,r_V_3_1_3_1_reg_5967_reg_n_105}),
        .p_Val2_75_0_2_1_reg_59170(p_Val2_75_0_2_1_reg_59170),
        .src_kernel_win_0_va_1_fu_2700(src_kernel_win_0_va_1_fu_2700));
  cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa_24 gaussian_mac_mulaFfa_U106
       (.P({gaussian_mac_mulaFfa_U106_n_0,gaussian_mac_mulaFfa_U106_n_1,gaussian_mac_mulaFfa_U106_n_2,gaussian_mac_mulaFfa_U106_n_3,gaussian_mac_mulaFfa_U106_n_4,gaussian_mac_mulaFfa_U106_n_5,gaussian_mac_mulaFfa_U106_n_6,gaussian_mac_mulaFfa_U106_n_7,gaussian_mac_mulaFfa_U106_n_8,gaussian_mac_mulaFfa_U106_n_9,gaussian_mac_mulaFfa_U106_n_10,gaussian_mac_mulaFfa_U106_n_11,gaussian_mac_mulaFfa_U106_n_12,gaussian_mac_mulaFfa_U106_n_13,gaussian_mac_mulaFfa_U106_n_14,gaussian_mac_mulaFfa_U106_n_15,gaussian_mac_mulaFfa_U106_n_16,gaussian_mac_mulaFfa_U106_n_17,gaussian_mac_mulaFfa_U106_n_18}),
        .Q(src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg),
        .ap_clk(ap_clk),
        .p({r_V_3_2_3_1_reg_6012_reg_n_88,r_V_3_2_3_1_reg_6012_reg_n_89,r_V_3_2_3_1_reg_6012_reg_n_90,r_V_3_2_3_1_reg_6012_reg_n_91,r_V_3_2_3_1_reg_6012_reg_n_92,r_V_3_2_3_1_reg_6012_reg_n_93,r_V_3_2_3_1_reg_6012_reg_n_94,r_V_3_2_3_1_reg_6012_reg_n_95,r_V_3_2_3_1_reg_6012_reg_n_96,r_V_3_2_3_1_reg_6012_reg_n_97,r_V_3_2_3_1_reg_6012_reg_n_98,r_V_3_2_3_1_reg_6012_reg_n_99,r_V_3_2_3_1_reg_6012_reg_n_100,r_V_3_2_3_1_reg_6012_reg_n_101,r_V_3_2_3_1_reg_6012_reg_n_102,r_V_3_2_3_1_reg_6012_reg_n_103,r_V_3_2_3_1_reg_6012_reg_n_104,r_V_3_2_3_1_reg_6012_reg_n_105}),
        .p_Val2_75_0_2_1_reg_59170(p_Val2_75_0_2_1_reg_59170),
        .src_kernel_win_0_va_1_fu_2700(src_kernel_win_0_va_1_fu_2700));
  cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa_25 gaussian_mac_mulaFfa_U94
       (.P({gaussian_mac_mulaFfa_U94_n_0,gaussian_mac_mulaFfa_U94_n_1,gaussian_mac_mulaFfa_U94_n_2,gaussian_mac_mulaFfa_U94_n_3,gaussian_mac_mulaFfa_U94_n_4,gaussian_mac_mulaFfa_U94_n_5,gaussian_mac_mulaFfa_U94_n_6,gaussian_mac_mulaFfa_U94_n_7,gaussian_mac_mulaFfa_U94_n_8,gaussian_mac_mulaFfa_U94_n_9,gaussian_mac_mulaFfa_U94_n_10,gaussian_mac_mulaFfa_U94_n_11,gaussian_mac_mulaFfa_U94_n_12,gaussian_mac_mulaFfa_U94_n_13,gaussian_mac_mulaFfa_U94_n_14,gaussian_mac_mulaFfa_U94_n_15,gaussian_mac_mulaFfa_U94_n_16,gaussian_mac_mulaFfa_U94_n_17,gaussian_mac_mulaFfa_U94_n_18}),
        .Q(src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg),
        .ap_clk(ap_clk),
        .p({r_V_3_0_3_1_reg_5922_reg_n_88,r_V_3_0_3_1_reg_5922_reg_n_89,r_V_3_0_3_1_reg_5922_reg_n_90,r_V_3_0_3_1_reg_5922_reg_n_91,r_V_3_0_3_1_reg_5922_reg_n_92,r_V_3_0_3_1_reg_5922_reg_n_93,r_V_3_0_3_1_reg_5922_reg_n_94,r_V_3_0_3_1_reg_5922_reg_n_95,r_V_3_0_3_1_reg_5922_reg_n_96,r_V_3_0_3_1_reg_5922_reg_n_97,r_V_3_0_3_1_reg_5922_reg_n_98,r_V_3_0_3_1_reg_5922_reg_n_99,r_V_3_0_3_1_reg_5922_reg_n_100,r_V_3_0_3_1_reg_5922_reg_n_101,r_V_3_0_3_1_reg_5922_reg_n_102,r_V_3_0_3_1_reg_5922_reg_n_103,r_V_3_0_3_1_reg_5922_reg_n_104,r_V_3_0_3_1_reg_5922_reg_n_105}),
        .p_Val2_75_0_2_1_reg_59170(p_Val2_75_0_2_1_reg_59170),
        .src_kernel_win_0_va_1_fu_2700(src_kernel_win_0_va_1_fu_2700));
  cv_ov5640_gaussian_0_0_gaussian_mac_mularcU gaussian_mac_mularcU_U51
       (.E(gaussian_mac_mularcU_U51_n_48),
        .PCOUT({gaussian_mac_mularcU_U51_n_0,gaussian_mac_mularcU_U51_n_1,gaussian_mac_mularcU_U51_n_2,gaussian_mac_mularcU_U51_n_3,gaussian_mac_mularcU_U51_n_4,gaussian_mac_mularcU_U51_n_5,gaussian_mac_mularcU_U51_n_6,gaussian_mac_mularcU_U51_n_7,gaussian_mac_mularcU_U51_n_8,gaussian_mac_mularcU_U51_n_9,gaussian_mac_mularcU_U51_n_10,gaussian_mac_mularcU_U51_n_11,gaussian_mac_mularcU_U51_n_12,gaussian_mac_mularcU_U51_n_13,gaussian_mac_mularcU_U51_n_14,gaussian_mac_mularcU_U51_n_15,gaussian_mac_mularcU_U51_n_16,gaussian_mac_mularcU_U51_n_17,gaussian_mac_mularcU_U51_n_18,gaussian_mac_mularcU_U51_n_19,gaussian_mac_mularcU_U51_n_20,gaussian_mac_mularcU_U51_n_21,gaussian_mac_mularcU_U51_n_22,gaussian_mac_mularcU_U51_n_23,gaussian_mac_mularcU_U51_n_24,gaussian_mac_mularcU_U51_n_25,gaussian_mac_mularcU_U51_n_26,gaussian_mac_mularcU_U51_n_27,gaussian_mac_mularcU_U51_n_28,gaussian_mac_mularcU_U51_n_29,gaussian_mac_mularcU_U51_n_30,gaussian_mac_mularcU_U51_n_31,gaussian_mac_mularcU_U51_n_32,gaussian_mac_mularcU_U51_n_33,gaussian_mac_mularcU_U51_n_34,gaussian_mac_mularcU_U51_n_35,gaussian_mac_mularcU_U51_n_36,gaussian_mac_mularcU_U51_n_37,gaussian_mac_mularcU_U51_n_38,gaussian_mac_mularcU_U51_n_39,gaussian_mac_mularcU_U51_n_40,gaussian_mac_mularcU_U51_n_41,gaussian_mac_mularcU_U51_n_42,gaussian_mac_mularcU_U51_n_43,gaussian_mac_mularcU_U51_n_44,gaussian_mac_mularcU_U51_n_45,gaussian_mac_mularcU_U51_n_46,gaussian_mac_mularcU_U51_n_47}),
        .Q(src_kernel_win_0_va_17_fu_334),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .m(\exitcond389_i_reg_5464_pp0_iter1_reg_reg_n_0_[0] ),
        .m_0(k_buf_2_val_9_U_n_35));
  cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_26 gaussian_mac_mularcU_U52
       (.E(gaussian_mac_mularcU_U51_n_48),
        .PCOUT({gaussian_mac_mularcU_U52_n_0,gaussian_mac_mularcU_U52_n_1,gaussian_mac_mularcU_U52_n_2,gaussian_mac_mularcU_U52_n_3,gaussian_mac_mularcU_U52_n_4,gaussian_mac_mularcU_U52_n_5,gaussian_mac_mularcU_U52_n_6,gaussian_mac_mularcU_U52_n_7,gaussian_mac_mularcU_U52_n_8,gaussian_mac_mularcU_U52_n_9,gaussian_mac_mularcU_U52_n_10,gaussian_mac_mularcU_U52_n_11,gaussian_mac_mularcU_U52_n_12,gaussian_mac_mularcU_U52_n_13,gaussian_mac_mularcU_U52_n_14,gaussian_mac_mularcU_U52_n_15,gaussian_mac_mularcU_U52_n_16,gaussian_mac_mularcU_U52_n_17,gaussian_mac_mularcU_U52_n_18,gaussian_mac_mularcU_U52_n_19,gaussian_mac_mularcU_U52_n_20,gaussian_mac_mularcU_U52_n_21,gaussian_mac_mularcU_U52_n_22,gaussian_mac_mularcU_U52_n_23,gaussian_mac_mularcU_U52_n_24,gaussian_mac_mularcU_U52_n_25,gaussian_mac_mularcU_U52_n_26,gaussian_mac_mularcU_U52_n_27,gaussian_mac_mularcU_U52_n_28,gaussian_mac_mularcU_U52_n_29,gaussian_mac_mularcU_U52_n_30,gaussian_mac_mularcU_U52_n_31,gaussian_mac_mularcU_U52_n_32,gaussian_mac_mularcU_U52_n_33,gaussian_mac_mularcU_U52_n_34,gaussian_mac_mularcU_U52_n_35,gaussian_mac_mularcU_U52_n_36,gaussian_mac_mularcU_U52_n_37,gaussian_mac_mularcU_U52_n_38,gaussian_mac_mularcU_U52_n_39,gaussian_mac_mularcU_U52_n_40,gaussian_mac_mularcU_U52_n_41,gaussian_mac_mularcU_U52_n_42,gaussian_mac_mularcU_U52_n_43,gaussian_mac_mularcU_U52_n_44,gaussian_mac_mularcU_U52_n_45,gaussian_mac_mularcU_U52_n_46,gaussian_mac_mularcU_U52_n_47}),
        .Q(src_kernel_win_1_va_17_fu_414),
        .ap_clk(ap_clk));
  cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_27 gaussian_mac_mularcU_U53
       (.E(gaussian_mac_mularcU_U51_n_48),
        .PCOUT({gaussian_mac_mularcU_U53_n_0,gaussian_mac_mularcU_U53_n_1,gaussian_mac_mularcU_U53_n_2,gaussian_mac_mularcU_U53_n_3,gaussian_mac_mularcU_U53_n_4,gaussian_mac_mularcU_U53_n_5,gaussian_mac_mularcU_U53_n_6,gaussian_mac_mularcU_U53_n_7,gaussian_mac_mularcU_U53_n_8,gaussian_mac_mularcU_U53_n_9,gaussian_mac_mularcU_U53_n_10,gaussian_mac_mularcU_U53_n_11,gaussian_mac_mularcU_U53_n_12,gaussian_mac_mularcU_U53_n_13,gaussian_mac_mularcU_U53_n_14,gaussian_mac_mularcU_U53_n_15,gaussian_mac_mularcU_U53_n_16,gaussian_mac_mularcU_U53_n_17,gaussian_mac_mularcU_U53_n_18,gaussian_mac_mularcU_U53_n_19,gaussian_mac_mularcU_U53_n_20,gaussian_mac_mularcU_U53_n_21,gaussian_mac_mularcU_U53_n_22,gaussian_mac_mularcU_U53_n_23,gaussian_mac_mularcU_U53_n_24,gaussian_mac_mularcU_U53_n_25,gaussian_mac_mularcU_U53_n_26,gaussian_mac_mularcU_U53_n_27,gaussian_mac_mularcU_U53_n_28,gaussian_mac_mularcU_U53_n_29,gaussian_mac_mularcU_U53_n_30,gaussian_mac_mularcU_U53_n_31,gaussian_mac_mularcU_U53_n_32,gaussian_mac_mularcU_U53_n_33,gaussian_mac_mularcU_U53_n_34,gaussian_mac_mularcU_U53_n_35,gaussian_mac_mularcU_U53_n_36,gaussian_mac_mularcU_U53_n_37,gaussian_mac_mularcU_U53_n_38,gaussian_mac_mularcU_U53_n_39,gaussian_mac_mularcU_U53_n_40,gaussian_mac_mularcU_U53_n_41,gaussian_mac_mularcU_U53_n_42,gaussian_mac_mularcU_U53_n_43,gaussian_mac_mularcU_U53_n_44,gaussian_mac_mularcU_U53_n_45,gaussian_mac_mularcU_U53_n_46,gaussian_mac_mularcU_U53_n_47}),
        .Q(src_kernel_win_2_va_17_fu_494),
        .ap_clk(ap_clk));
  cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_28 gaussian_mac_mularcU_U56
       (.D(src_kernel_win_0_va_24_fu_2117_p3),
        .PCOUT({gaussian_mac_mularcU_U56_n_0,gaussian_mac_mularcU_U56_n_1,gaussian_mac_mularcU_U56_n_2,gaussian_mac_mularcU_U56_n_3,gaussian_mac_mularcU_U56_n_4,gaussian_mac_mularcU_U56_n_5,gaussian_mac_mularcU_U56_n_6,gaussian_mac_mularcU_U56_n_7,gaussian_mac_mularcU_U56_n_8,gaussian_mac_mularcU_U56_n_9,gaussian_mac_mularcU_U56_n_10,gaussian_mac_mularcU_U56_n_11,gaussian_mac_mularcU_U56_n_12,gaussian_mac_mularcU_U56_n_13,gaussian_mac_mularcU_U56_n_14,gaussian_mac_mularcU_U56_n_15,gaussian_mac_mularcU_U56_n_16,gaussian_mac_mularcU_U56_n_17,gaussian_mac_mularcU_U56_n_18,gaussian_mac_mularcU_U56_n_19,gaussian_mac_mularcU_U56_n_20,gaussian_mac_mularcU_U56_n_21,gaussian_mac_mularcU_U56_n_22,gaussian_mac_mularcU_U56_n_23,gaussian_mac_mularcU_U56_n_24,gaussian_mac_mularcU_U56_n_25,gaussian_mac_mularcU_U56_n_26,gaussian_mac_mularcU_U56_n_27,gaussian_mac_mularcU_U56_n_28,gaussian_mac_mularcU_U56_n_29,gaussian_mac_mularcU_U56_n_30,gaussian_mac_mularcU_U56_n_31,gaussian_mac_mularcU_U56_n_32,gaussian_mac_mularcU_U56_n_33,gaussian_mac_mularcU_U56_n_34,gaussian_mac_mularcU_U56_n_35,gaussian_mac_mularcU_U56_n_36,gaussian_mac_mularcU_U56_n_37,gaussian_mac_mularcU_U56_n_38,gaussian_mac_mularcU_U56_n_39,gaussian_mac_mularcU_U56_n_40,gaussian_mac_mularcU_U56_n_41,gaussian_mac_mularcU_U56_n_42,gaussian_mac_mularcU_U56_n_43,gaussian_mac_mularcU_U56_n_44,gaussian_mac_mularcU_U56_n_45,gaussian_mac_mularcU_U56_n_46,gaussian_mac_mularcU_U56_n_47}),
        .ap_clk(ap_clk),
        .m(gaussian_mac_mulasc4_U60_n_19));
  cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_29 gaussian_mac_mularcU_U59
       (.D(src_kernel_win_1_va_24_fu_2501_p3),
        .PCOUT({gaussian_mac_mularcU_U59_n_0,gaussian_mac_mularcU_U59_n_1,gaussian_mac_mularcU_U59_n_2,gaussian_mac_mularcU_U59_n_3,gaussian_mac_mularcU_U59_n_4,gaussian_mac_mularcU_U59_n_5,gaussian_mac_mularcU_U59_n_6,gaussian_mac_mularcU_U59_n_7,gaussian_mac_mularcU_U59_n_8,gaussian_mac_mularcU_U59_n_9,gaussian_mac_mularcU_U59_n_10,gaussian_mac_mularcU_U59_n_11,gaussian_mac_mularcU_U59_n_12,gaussian_mac_mularcU_U59_n_13,gaussian_mac_mularcU_U59_n_14,gaussian_mac_mularcU_U59_n_15,gaussian_mac_mularcU_U59_n_16,gaussian_mac_mularcU_U59_n_17,gaussian_mac_mularcU_U59_n_18,gaussian_mac_mularcU_U59_n_19,gaussian_mac_mularcU_U59_n_20,gaussian_mac_mularcU_U59_n_21,gaussian_mac_mularcU_U59_n_22,gaussian_mac_mularcU_U59_n_23,gaussian_mac_mularcU_U59_n_24,gaussian_mac_mularcU_U59_n_25,gaussian_mac_mularcU_U59_n_26,gaussian_mac_mularcU_U59_n_27,gaussian_mac_mularcU_U59_n_28,gaussian_mac_mularcU_U59_n_29,gaussian_mac_mularcU_U59_n_30,gaussian_mac_mularcU_U59_n_31,gaussian_mac_mularcU_U59_n_32,gaussian_mac_mularcU_U59_n_33,gaussian_mac_mularcU_U59_n_34,gaussian_mac_mularcU_U59_n_35,gaussian_mac_mularcU_U59_n_36,gaussian_mac_mularcU_U59_n_37,gaussian_mac_mularcU_U59_n_38,gaussian_mac_mularcU_U59_n_39,gaussian_mac_mularcU_U59_n_40,gaussian_mac_mularcU_U59_n_41,gaussian_mac_mularcU_U59_n_42,gaussian_mac_mularcU_U59_n_43,gaussian_mac_mularcU_U59_n_44,gaussian_mac_mularcU_U59_n_45,gaussian_mac_mularcU_U59_n_46,gaussian_mac_mularcU_U59_n_47}),
        .ap_clk(ap_clk),
        .m(gaussian_mac_mulasc4_U60_n_19));
  cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_30 gaussian_mac_mularcU_U62
       (.D(src_kernel_win_2_va_39_fu_2837_p3),
        .PCOUT({gaussian_mac_mularcU_U62_n_0,gaussian_mac_mularcU_U62_n_1,gaussian_mac_mularcU_U62_n_2,gaussian_mac_mularcU_U62_n_3,gaussian_mac_mularcU_U62_n_4,gaussian_mac_mularcU_U62_n_5,gaussian_mac_mularcU_U62_n_6,gaussian_mac_mularcU_U62_n_7,gaussian_mac_mularcU_U62_n_8,gaussian_mac_mularcU_U62_n_9,gaussian_mac_mularcU_U62_n_10,gaussian_mac_mularcU_U62_n_11,gaussian_mac_mularcU_U62_n_12,gaussian_mac_mularcU_U62_n_13,gaussian_mac_mularcU_U62_n_14,gaussian_mac_mularcU_U62_n_15,gaussian_mac_mularcU_U62_n_16,gaussian_mac_mularcU_U62_n_17,gaussian_mac_mularcU_U62_n_18,gaussian_mac_mularcU_U62_n_19,gaussian_mac_mularcU_U62_n_20,gaussian_mac_mularcU_U62_n_21,gaussian_mac_mularcU_U62_n_22,gaussian_mac_mularcU_U62_n_23,gaussian_mac_mularcU_U62_n_24,gaussian_mac_mularcU_U62_n_25,gaussian_mac_mularcU_U62_n_26,gaussian_mac_mularcU_U62_n_27,gaussian_mac_mularcU_U62_n_28,gaussian_mac_mularcU_U62_n_29,gaussian_mac_mularcU_U62_n_30,gaussian_mac_mularcU_U62_n_31,gaussian_mac_mularcU_U62_n_32,gaussian_mac_mularcU_U62_n_33,gaussian_mac_mularcU_U62_n_34,gaussian_mac_mularcU_U62_n_35,gaussian_mac_mularcU_U62_n_36,gaussian_mac_mularcU_U62_n_37,gaussian_mac_mularcU_U62_n_38,gaussian_mac_mularcU_U62_n_39,gaussian_mac_mularcU_U62_n_40,gaussian_mac_mularcU_U62_n_41,gaussian_mac_mularcU_U62_n_42,gaussian_mac_mularcU_U62_n_43,gaussian_mac_mularcU_U62_n_44,gaussian_mac_mularcU_U62_n_45,gaussian_mac_mularcU_U62_n_46,gaussian_mac_mularcU_U62_n_47}),
        .ap_clk(ap_clk),
        .m(gaussian_mac_mulasc4_U60_n_19));
  cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4 gaussian_mac_mulasc4_U54
       (.E(gaussian_mac_mularcU_U51_n_48),
        .P({gaussian_mac_mulasc4_U54_n_0,gaussian_mac_mulasc4_U54_n_1,gaussian_mac_mulasc4_U54_n_2,gaussian_mac_mulasc4_U54_n_3,gaussian_mac_mulasc4_U54_n_4,gaussian_mac_mulasc4_U54_n_5,gaussian_mac_mulasc4_U54_n_6,gaussian_mac_mulasc4_U54_n_7,gaussian_mac_mulasc4_U54_n_8,gaussian_mac_mulasc4_U54_n_9,gaussian_mac_mulasc4_U54_n_10,gaussian_mac_mulasc4_U54_n_11,gaussian_mac_mulasc4_U54_n_12,gaussian_mac_mulasc4_U54_n_13,gaussian_mac_mulasc4_U54_n_14,gaussian_mac_mulasc4_U54_n_15,gaussian_mac_mulasc4_U54_n_16,gaussian_mac_mulasc4_U54_n_17}),
        .Q(src_kernel_win_0_va_16_fu_330),
        .ap_clk(ap_clk),
        .p({p_Val2_75_0_0_1_reg_5654_reg_n_89,p_Val2_75_0_0_1_reg_5654_reg_n_90,p_Val2_75_0_0_1_reg_5654_reg_n_91,p_Val2_75_0_0_1_reg_5654_reg_n_92,p_Val2_75_0_0_1_reg_5654_reg_n_93,p_Val2_75_0_0_1_reg_5654_reg_n_94,p_Val2_75_0_0_1_reg_5654_reg_n_95,p_Val2_75_0_0_1_reg_5654_reg_n_96,p_Val2_75_0_0_1_reg_5654_reg_n_97,p_Val2_75_0_0_1_reg_5654_reg_n_98,p_Val2_75_0_0_1_reg_5654_reg_n_99,p_Val2_75_0_0_1_reg_5654_reg_n_100,p_Val2_75_0_0_1_reg_5654_reg_n_101,p_Val2_75_0_0_1_reg_5654_reg_n_102,p_Val2_75_0_0_1_reg_5654_reg_n_103,p_Val2_75_0_0_1_reg_5654_reg_n_104,p_Val2_75_0_0_1_reg_5654_reg_n_105}),
        .p_19_in(p_19_in));
  cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4_31 gaussian_mac_mulasc4_U57
       (.E(gaussian_mac_mularcU_U51_n_48),
        .P({gaussian_mac_mulasc4_U57_n_0,gaussian_mac_mulasc4_U57_n_1,gaussian_mac_mulasc4_U57_n_2,gaussian_mac_mulasc4_U57_n_3,gaussian_mac_mulasc4_U57_n_4,gaussian_mac_mulasc4_U57_n_5,gaussian_mac_mulasc4_U57_n_6,gaussian_mac_mulasc4_U57_n_7,gaussian_mac_mulasc4_U57_n_8,gaussian_mac_mulasc4_U57_n_9,gaussian_mac_mulasc4_U57_n_10,gaussian_mac_mulasc4_U57_n_11,gaussian_mac_mulasc4_U57_n_12,gaussian_mac_mulasc4_U57_n_13,gaussian_mac_mulasc4_U57_n_14,gaussian_mac_mulasc4_U57_n_15,gaussian_mac_mulasc4_U57_n_16,gaussian_mac_mulasc4_U57_n_17}),
        .Q(src_kernel_win_1_va_16_fu_410),
        .ap_clk(ap_clk),
        .p({p_Val2_75_1_0_1_reg_5698_reg_n_89,p_Val2_75_1_0_1_reg_5698_reg_n_90,p_Val2_75_1_0_1_reg_5698_reg_n_91,p_Val2_75_1_0_1_reg_5698_reg_n_92,p_Val2_75_1_0_1_reg_5698_reg_n_93,p_Val2_75_1_0_1_reg_5698_reg_n_94,p_Val2_75_1_0_1_reg_5698_reg_n_95,p_Val2_75_1_0_1_reg_5698_reg_n_96,p_Val2_75_1_0_1_reg_5698_reg_n_97,p_Val2_75_1_0_1_reg_5698_reg_n_98,p_Val2_75_1_0_1_reg_5698_reg_n_99,p_Val2_75_1_0_1_reg_5698_reg_n_100,p_Val2_75_1_0_1_reg_5698_reg_n_101,p_Val2_75_1_0_1_reg_5698_reg_n_102,p_Val2_75_1_0_1_reg_5698_reg_n_103,p_Val2_75_1_0_1_reg_5698_reg_n_104,p_Val2_75_1_0_1_reg_5698_reg_n_105}),
        .p_19_in(p_19_in));
  cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4_32 gaussian_mac_mulasc4_U60
       (.E(gaussian_mac_mularcU_U51_n_48),
        .P({gaussian_mac_mulasc4_U60_n_0,gaussian_mac_mulasc4_U60_n_1,gaussian_mac_mulasc4_U60_n_2,gaussian_mac_mulasc4_U60_n_3,gaussian_mac_mulasc4_U60_n_4,gaussian_mac_mulasc4_U60_n_5,gaussian_mac_mulasc4_U60_n_6,gaussian_mac_mulasc4_U60_n_7,gaussian_mac_mulasc4_U60_n_8,gaussian_mac_mulasc4_U60_n_9,gaussian_mac_mulasc4_U60_n_10,gaussian_mac_mulasc4_U60_n_11,gaussian_mac_mulasc4_U60_n_12,gaussian_mac_mulasc4_U60_n_13,gaussian_mac_mulasc4_U60_n_14,gaussian_mac_mulasc4_U60_n_15,gaussian_mac_mulasc4_U60_n_16,gaussian_mac_mulasc4_U60_n_17}),
        .Q(src_kernel_win_2_va_16_fu_490),
        .ap_clk(ap_clk),
        .\exitcond389_i_reg_5464_pp0_iter1_reg_reg[0] (gaussian_mac_mulasc4_U60_n_19),
        .m(\exitcond389_i_reg_5464_pp0_iter1_reg_reg_n_0_[0] ),
        .m_0(k_buf_2_val_9_U_n_35),
        .or_cond_i_reg_5502_pp0_iter1_reg(or_cond_i_reg_5502_pp0_iter1_reg),
        .p({p_Val2_75_2_0_1_reg_5742_reg_n_89,p_Val2_75_2_0_1_reg_5742_reg_n_90,p_Val2_75_2_0_1_reg_5742_reg_n_91,p_Val2_75_2_0_1_reg_5742_reg_n_92,p_Val2_75_2_0_1_reg_5742_reg_n_93,p_Val2_75_2_0_1_reg_5742_reg_n_94,p_Val2_75_2_0_1_reg_5742_reg_n_95,p_Val2_75_2_0_1_reg_5742_reg_n_96,p_Val2_75_2_0_1_reg_5742_reg_n_97,p_Val2_75_2_0_1_reg_5742_reg_n_98,p_Val2_75_2_0_1_reg_5742_reg_n_99,p_Val2_75_2_0_1_reg_5742_reg_n_100,p_Val2_75_2_0_1_reg_5742_reg_n_101,p_Val2_75_2_0_1_reg_5742_reg_n_102,p_Val2_75_2_0_1_reg_5742_reg_n_103,p_Val2_75_2_0_1_reg_5742_reg_n_104,p_Val2_75_2_0_1_reg_5742_reg_n_105}),
        .p_19_in(p_19_in));
  cv_ov5640_gaussian_0_0_gaussian_mac_mulatde gaussian_mac_mulatde_U105
       (.P({tmp87_reg_6022_reg_n_88,tmp87_reg_6022_reg_n_89,tmp87_reg_6022_reg_n_90,tmp87_reg_6022_reg_n_91,tmp87_reg_6022_reg_n_92,tmp87_reg_6022_reg_n_93,tmp87_reg_6022_reg_n_94,tmp87_reg_6022_reg_n_95,tmp87_reg_6022_reg_n_96,tmp87_reg_6022_reg_n_97,tmp87_reg_6022_reg_n_98,tmp87_reg_6022_reg_n_99,tmp87_reg_6022_reg_n_100,tmp87_reg_6022_reg_n_101,tmp87_reg_6022_reg_n_102,tmp87_reg_6022_reg_n_103,tmp87_reg_6022_reg_n_104,tmp87_reg_6022_reg_n_105}),
        .Q(src_kernel_win_2_va_fu_426),
        .ap_clk(ap_clk),
        .or_cond_i_reg_5502_pp0_iter4_reg(or_cond_i_reg_5502_pp0_iter4_reg),
        .p(k_buf_2_val_9_U_n_35),
        .p_1_in({gaussian_mac_mulatde_U105_n_0,gaussian_mac_mulatde_U105_n_1,gaussian_mac_mulatde_U105_n_2,gaussian_mac_mulatde_U105_n_3,gaussian_mac_mulatde_U105_n_4,gaussian_mac_mulatde_U105_n_5,gaussian_mac_mulatde_U105_n_6,gaussian_mac_mulatde_U105_n_7,gaussian_mac_mulatde_U105_n_8,gaussian_mac_mulatde_U105_n_9,gaussian_mac_mulatde_U105_n_10,gaussian_mac_mulatde_U105_n_11,gaussian_mac_mulatde_U105_n_12,gaussian_mac_mulatde_U105_n_13,gaussian_mac_mulatde_U105_n_14,gaussian_mac_mulatde_U105_n_15,gaussian_mac_mulatde_U105_n_16,gaussian_mac_mulatde_U105_n_17,gaussian_mac_mulatde_U105_n_18}),
        .p_Val2_75_0_2_1_reg_59170(p_Val2_75_0_2_1_reg_59170),
        .src_kernel_win_0_va_1_fu_2700(src_kernel_win_0_va_1_fu_2700));
  cv_ov5640_gaussian_0_0_gaussian_mac_mulatde_33 gaussian_mac_mulatde_U93
       (.P({tmp49_reg_5932_reg_n_88,tmp49_reg_5932_reg_n_89,tmp49_reg_5932_reg_n_90,tmp49_reg_5932_reg_n_91,tmp49_reg_5932_reg_n_92,tmp49_reg_5932_reg_n_93,tmp49_reg_5932_reg_n_94,tmp49_reg_5932_reg_n_95,tmp49_reg_5932_reg_n_96,tmp49_reg_5932_reg_n_97,tmp49_reg_5932_reg_n_98,tmp49_reg_5932_reg_n_99,tmp49_reg_5932_reg_n_100,tmp49_reg_5932_reg_n_101,tmp49_reg_5932_reg_n_102,tmp49_reg_5932_reg_n_103,tmp49_reg_5932_reg_n_104,tmp49_reg_5932_reg_n_105}),
        .Q(src_kernel_win_0_va_fu_266),
        .ap_clk(ap_clk),
        .p_1_in({gaussian_mac_mulatde_U93_n_0,gaussian_mac_mulatde_U93_n_1,gaussian_mac_mulatde_U93_n_2,gaussian_mac_mulatde_U93_n_3,gaussian_mac_mulatde_U93_n_4,gaussian_mac_mulatde_U93_n_5,gaussian_mac_mulatde_U93_n_6,gaussian_mac_mulatde_U93_n_7,gaussian_mac_mulatde_U93_n_8,gaussian_mac_mulatde_U93_n_9,gaussian_mac_mulatde_U93_n_10,gaussian_mac_mulatde_U93_n_11,gaussian_mac_mulatde_U93_n_12,gaussian_mac_mulatde_U93_n_13,gaussian_mac_mulatde_U93_n_14,gaussian_mac_mulatde_U93_n_15,gaussian_mac_mulatde_U93_n_16,gaussian_mac_mulatde_U93_n_17,gaussian_mac_mulatde_U93_n_18}),
        .p_Val2_75_0_2_1_reg_59170(p_Val2_75_0_2_1_reg_59170),
        .src_kernel_win_0_va_1_fu_2700(src_kernel_win_0_va_1_fu_2700));
  cv_ov5640_gaussian_0_0_gaussian_mac_mulatde_34 gaussian_mac_mulatde_U99
       (.P({tmp68_reg_5977_reg_n_88,tmp68_reg_5977_reg_n_89,tmp68_reg_5977_reg_n_90,tmp68_reg_5977_reg_n_91,tmp68_reg_5977_reg_n_92,tmp68_reg_5977_reg_n_93,tmp68_reg_5977_reg_n_94,tmp68_reg_5977_reg_n_95,tmp68_reg_5977_reg_n_96,tmp68_reg_5977_reg_n_97,tmp68_reg_5977_reg_n_98,tmp68_reg_5977_reg_n_99,tmp68_reg_5977_reg_n_100,tmp68_reg_5977_reg_n_101,tmp68_reg_5977_reg_n_102,tmp68_reg_5977_reg_n_103,tmp68_reg_5977_reg_n_104,tmp68_reg_5977_reg_n_105}),
        .Q(src_kernel_win_1_va_fu_346),
        .ap_clk(ap_clk),
        .p_1_in({gaussian_mac_mulatde_U99_n_0,gaussian_mac_mulatde_U99_n_1,gaussian_mac_mulatde_U99_n_2,gaussian_mac_mulatde_U99_n_3,gaussian_mac_mulatde_U99_n_4,gaussian_mac_mulatde_U99_n_5,gaussian_mac_mulatde_U99_n_6,gaussian_mac_mulatde_U99_n_7,gaussian_mac_mulatde_U99_n_8,gaussian_mac_mulatde_U99_n_9,gaussian_mac_mulatde_U99_n_10,gaussian_mac_mulatde_U99_n_11,gaussian_mac_mulatde_U99_n_12,gaussian_mac_mulatde_U99_n_13,gaussian_mac_mulatde_U99_n_14,gaussian_mac_mulatde_U99_n_15,gaussian_mac_mulatde_U99_n_16,gaussian_mac_mulatde_U99_n_17,gaussian_mac_mulatde_U99_n_18}),
        .p_Val2_75_0_2_1_reg_59170(p_Val2_75_0_2_1_reg_59170),
        .src_kernel_win_0_va_1_fu_2700(src_kernel_win_0_va_1_fu_2700));
  cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo gaussian_mac_mulaudo_U63
       (.PCOUT({gaussian_mac_mulaudo_U63_n_0,gaussian_mac_mulaudo_U63_n_1,gaussian_mac_mulaudo_U63_n_2,gaussian_mac_mulaudo_U63_n_3,gaussian_mac_mulaudo_U63_n_4,gaussian_mac_mulaudo_U63_n_5,gaussian_mac_mulaudo_U63_n_6,gaussian_mac_mulaudo_U63_n_7,gaussian_mac_mulaudo_U63_n_8,gaussian_mac_mulaudo_U63_n_9,gaussian_mac_mulaudo_U63_n_10,gaussian_mac_mulaudo_U63_n_11,gaussian_mac_mulaudo_U63_n_12,gaussian_mac_mulaudo_U63_n_13,gaussian_mac_mulaudo_U63_n_14,gaussian_mac_mulaudo_U63_n_15,gaussian_mac_mulaudo_U63_n_16,gaussian_mac_mulaudo_U63_n_17,gaussian_mac_mulaudo_U63_n_18,gaussian_mac_mulaudo_U63_n_19,gaussian_mac_mulaudo_U63_n_20,gaussian_mac_mulaudo_U63_n_21,gaussian_mac_mulaudo_U63_n_22,gaussian_mac_mulaudo_U63_n_23,gaussian_mac_mulaudo_U63_n_24,gaussian_mac_mulaudo_U63_n_25,gaussian_mac_mulaudo_U63_n_26,gaussian_mac_mulaudo_U63_n_27,gaussian_mac_mulaudo_U63_n_28,gaussian_mac_mulaudo_U63_n_29,gaussian_mac_mulaudo_U63_n_30,gaussian_mac_mulaudo_U63_n_31,gaussian_mac_mulaudo_U63_n_32,gaussian_mac_mulaudo_U63_n_33,gaussian_mac_mulaudo_U63_n_34,gaussian_mac_mulaudo_U63_n_35,gaussian_mac_mulaudo_U63_n_36,gaussian_mac_mulaudo_U63_n_37,gaussian_mac_mulaudo_U63_n_38,gaussian_mac_mulaudo_U63_n_39,gaussian_mac_mulaudo_U63_n_40,gaussian_mac_mulaudo_U63_n_41,gaussian_mac_mulaudo_U63_n_42,gaussian_mac_mulaudo_U63_n_43,gaussian_mac_mulaudo_U63_n_44,gaussian_mac_mulaudo_U63_n_45,gaussian_mac_mulaudo_U63_n_46,gaussian_mac_mulaudo_U63_n_47}),
        .Q(src_kernel_win_0_va_13_fu_318),
        .ap_clk(ap_clk),
        .p0({p_i_1__2_n_5,p_i_1__2_n_6,p_i_1__2_n_7,p_i_2_n_4,p_i_2_n_5,p_i_2_n_6,p_i_2_n_7,p_i_3_n_4,p_i_3_n_5,p_i_3_n_6,p_i_3_n_7,p_i_4_n_4,p_i_4_n_5,p_i_4_n_6,p_i_4_n_7,p_i_5_n_4,p_i_5_n_5,p_i_5_n_6,p_i_5_n_7}),
        .src_kernel_win_0_va_12_fu_3140(src_kernel_win_0_va_12_fu_3140),
        .src_kernel_win_0_va_37_reg_57470(src_kernel_win_0_va_37_reg_57470));
  cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo_35 gaussian_mac_mulaudo_U66
       (.PCOUT({gaussian_mac_mulaudo_U66_n_0,gaussian_mac_mulaudo_U66_n_1,gaussian_mac_mulaudo_U66_n_2,gaussian_mac_mulaudo_U66_n_3,gaussian_mac_mulaudo_U66_n_4,gaussian_mac_mulaudo_U66_n_5,gaussian_mac_mulaudo_U66_n_6,gaussian_mac_mulaudo_U66_n_7,gaussian_mac_mulaudo_U66_n_8,gaussian_mac_mulaudo_U66_n_9,gaussian_mac_mulaudo_U66_n_10,gaussian_mac_mulaudo_U66_n_11,gaussian_mac_mulaudo_U66_n_12,gaussian_mac_mulaudo_U66_n_13,gaussian_mac_mulaudo_U66_n_14,gaussian_mac_mulaudo_U66_n_15,gaussian_mac_mulaudo_U66_n_16,gaussian_mac_mulaudo_U66_n_17,gaussian_mac_mulaudo_U66_n_18,gaussian_mac_mulaudo_U66_n_19,gaussian_mac_mulaudo_U66_n_20,gaussian_mac_mulaudo_U66_n_21,gaussian_mac_mulaudo_U66_n_22,gaussian_mac_mulaudo_U66_n_23,gaussian_mac_mulaudo_U66_n_24,gaussian_mac_mulaudo_U66_n_25,gaussian_mac_mulaudo_U66_n_26,gaussian_mac_mulaudo_U66_n_27,gaussian_mac_mulaudo_U66_n_28,gaussian_mac_mulaudo_U66_n_29,gaussian_mac_mulaudo_U66_n_30,gaussian_mac_mulaudo_U66_n_31,gaussian_mac_mulaudo_U66_n_32,gaussian_mac_mulaudo_U66_n_33,gaussian_mac_mulaudo_U66_n_34,gaussian_mac_mulaudo_U66_n_35,gaussian_mac_mulaudo_U66_n_36,gaussian_mac_mulaudo_U66_n_37,gaussian_mac_mulaudo_U66_n_38,gaussian_mac_mulaudo_U66_n_39,gaussian_mac_mulaudo_U66_n_40,gaussian_mac_mulaudo_U66_n_41,gaussian_mac_mulaudo_U66_n_42,gaussian_mac_mulaudo_U66_n_43,gaussian_mac_mulaudo_U66_n_44,gaussian_mac_mulaudo_U66_n_45,gaussian_mac_mulaudo_U66_n_46,gaussian_mac_mulaudo_U66_n_47}),
        .Q(src_kernel_win_1_va_13_fu_398),
        .ap_clk(ap_clk),
        .p0({p_i_1__1__0_n_5,p_i_1__1__0_n_6,p_i_1__1__0_n_7,p_i_2__1_n_4,p_i_2__1_n_5,p_i_2__1_n_6,p_i_2__1_n_7,p_i_3__1_n_4,p_i_3__1_n_5,p_i_3__1_n_6,p_i_3__1_n_7,p_i_4__1_n_4,p_i_4__1_n_5,p_i_4__1_n_6,p_i_4__1_n_7,p_i_5__1_n_4,p_i_5__1_n_5,p_i_5__1_n_6,p_i_5__1_n_7}),
        .src_kernel_win_0_va_12_fu_3140(src_kernel_win_0_va_12_fu_3140),
        .src_kernel_win_0_va_37_reg_57470(src_kernel_win_0_va_37_reg_57470));
  cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo_36 gaussian_mac_mulaudo_U69
       (.PCOUT({gaussian_mac_mulaudo_U69_n_0,gaussian_mac_mulaudo_U69_n_1,gaussian_mac_mulaudo_U69_n_2,gaussian_mac_mulaudo_U69_n_3,gaussian_mac_mulaudo_U69_n_4,gaussian_mac_mulaudo_U69_n_5,gaussian_mac_mulaudo_U69_n_6,gaussian_mac_mulaudo_U69_n_7,gaussian_mac_mulaudo_U69_n_8,gaussian_mac_mulaudo_U69_n_9,gaussian_mac_mulaudo_U69_n_10,gaussian_mac_mulaudo_U69_n_11,gaussian_mac_mulaudo_U69_n_12,gaussian_mac_mulaudo_U69_n_13,gaussian_mac_mulaudo_U69_n_14,gaussian_mac_mulaudo_U69_n_15,gaussian_mac_mulaudo_U69_n_16,gaussian_mac_mulaudo_U69_n_17,gaussian_mac_mulaudo_U69_n_18,gaussian_mac_mulaudo_U69_n_19,gaussian_mac_mulaudo_U69_n_20,gaussian_mac_mulaudo_U69_n_21,gaussian_mac_mulaudo_U69_n_22,gaussian_mac_mulaudo_U69_n_23,gaussian_mac_mulaudo_U69_n_24,gaussian_mac_mulaudo_U69_n_25,gaussian_mac_mulaudo_U69_n_26,gaussian_mac_mulaudo_U69_n_27,gaussian_mac_mulaudo_U69_n_28,gaussian_mac_mulaudo_U69_n_29,gaussian_mac_mulaudo_U69_n_30,gaussian_mac_mulaudo_U69_n_31,gaussian_mac_mulaudo_U69_n_32,gaussian_mac_mulaudo_U69_n_33,gaussian_mac_mulaudo_U69_n_34,gaussian_mac_mulaudo_U69_n_35,gaussian_mac_mulaudo_U69_n_36,gaussian_mac_mulaudo_U69_n_37,gaussian_mac_mulaudo_U69_n_38,gaussian_mac_mulaudo_U69_n_39,gaussian_mac_mulaudo_U69_n_40,gaussian_mac_mulaudo_U69_n_41,gaussian_mac_mulaudo_U69_n_42,gaussian_mac_mulaudo_U69_n_43,gaussian_mac_mulaudo_U69_n_44,gaussian_mac_mulaudo_U69_n_45,gaussian_mac_mulaudo_U69_n_46,gaussian_mac_mulaudo_U69_n_47}),
        .Q(src_kernel_win_2_va_13_fu_478),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .exitcond389_i_reg_5464_pp0_iter2_reg(exitcond389_i_reg_5464_pp0_iter2_reg),
        .or_cond_i_reg_5502_pp0_iter2_reg(or_cond_i_reg_5502_pp0_iter2_reg),
        .p(k_buf_2_val_9_U_n_35),
        .p0({p_i_1__3_n_5,p_i_1__3_n_6,p_i_1__3_n_7,p_i_2__3_n_4,p_i_2__3_n_5,p_i_2__3_n_6,p_i_2__3_n_7,p_i_3__3_n_4,p_i_3__3_n_5,p_i_3__3_n_6,p_i_3__3_n_7,p_i_4__3_n_4,p_i_4__3_n_5,p_i_4__3_n_6,p_i_4__3_n_7,p_i_5__3_n_4,p_i_5__3_n_5,p_i_5__3_n_6,p_i_5__3_n_7}),
        .src_kernel_win_0_va_12_fu_3140(src_kernel_win_0_va_12_fu_3140),
        .src_kernel_win_0_va_37_reg_57470(src_kernel_win_0_va_37_reg_57470));
  cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI gaussian_mac_mulawdI_U65
       (.D(src_kernel_win_0_va_23_fu_2095_p3),
        .P({gaussian_mac_mulawdI_U65_n_0,gaussian_mac_mulawdI_U65_n_1,gaussian_mac_mulawdI_U65_n_2,gaussian_mac_mulawdI_U65_n_3,gaussian_mac_mulawdI_U65_n_4,gaussian_mac_mulawdI_U65_n_5,gaussian_mac_mulawdI_U65_n_6,gaussian_mac_mulawdI_U65_n_7,gaussian_mac_mulawdI_U65_n_8,gaussian_mac_mulawdI_U65_n_9,gaussian_mac_mulawdI_U65_n_10,gaussian_mac_mulawdI_U65_n_11,gaussian_mac_mulawdI_U65_n_12,gaussian_mac_mulawdI_U65_n_13,gaussian_mac_mulawdI_U65_n_14,gaussian_mac_mulawdI_U65_n_15,gaussian_mac_mulawdI_U65_n_16,gaussian_mac_mulawdI_U65_n_17}),
        .Q(right_border_buf_0_s_fu_506),
        .ap_block_pp0_stage0_subdone9_in(ap_block_pp0_stage0_subdone9_in),
        .ap_clk(ap_clk),
        .m(gaussian_mac_mulasc4_U60_n_19),
        .\right_border_buf_0_12_fu_586_reg[0] (gaussian_mac_mulawdI_U65_n_50),
        .\right_border_buf_0_12_fu_586_reg[1] (gaussian_mac_mulawdI_U65_n_51),
        .\right_border_buf_0_12_fu_586_reg[2] (gaussian_mac_mulawdI_U65_n_52),
        .\right_border_buf_0_12_fu_586_reg[3] (gaussian_mac_mulawdI_U65_n_53),
        .\right_border_buf_0_12_fu_586_reg[4] (gaussian_mac_mulawdI_U65_n_54),
        .\right_border_buf_0_12_fu_586_reg[5] (gaussian_mac_mulawdI_U65_n_55),
        .\right_border_buf_0_12_fu_586_reg[6] (gaussian_mac_mulawdI_U65_n_56),
        .\right_border_buf_0_12_fu_586_reg[7] (gaussian_mac_mulawdI_U65_n_57),
        .\right_border_buf_0_12_fu_586_reg[7]_0 (tmp_68_reg_5512),
        .\right_border_buf_0_12_fu_586_reg[7]_1 (right_border_buf_0_12_fu_586),
        .\right_border_buf_0_12_fu_586_reg[7]_2 (right_border_buf_0_13_fu_590),
        .\right_border_buf_0_12_fu_586_reg[7]_3 (right_border_buf_0_14_fu_594),
        .\right_border_buf_0_3_fu_526_reg[0] (gaussian_mac_mulawdI_U65_n_26),
        .\right_border_buf_0_3_fu_526_reg[1] (gaussian_mac_mulawdI_U65_n_27),
        .\right_border_buf_0_3_fu_526_reg[2] (gaussian_mac_mulawdI_U65_n_28),
        .\right_border_buf_0_3_fu_526_reg[3] (gaussian_mac_mulawdI_U65_n_29),
        .\right_border_buf_0_3_fu_526_reg[4] (gaussian_mac_mulawdI_U65_n_30),
        .\right_border_buf_0_3_fu_526_reg[5] (gaussian_mac_mulawdI_U65_n_31),
        .\right_border_buf_0_3_fu_526_reg[6] (gaussian_mac_mulawdI_U65_n_32),
        .\right_border_buf_0_3_fu_526_reg[7] (gaussian_mac_mulawdI_U65_n_33),
        .\right_border_buf_0_3_fu_526_reg[7]_0 (right_border_buf_0_3_fu_526),
        .\right_border_buf_0_3_fu_526_reg[7]_1 (right_border_buf_0_4_fu_530),
        .\right_border_buf_0_3_fu_526_reg[7]_2 (right_border_buf_0_5_fu_534),
        .\right_border_buf_0_6_fu_546_reg[0] (gaussian_mac_mulawdI_U65_n_34),
        .\right_border_buf_0_6_fu_546_reg[1] (gaussian_mac_mulawdI_U65_n_35),
        .\right_border_buf_0_6_fu_546_reg[2] (gaussian_mac_mulawdI_U65_n_36),
        .\right_border_buf_0_6_fu_546_reg[3] (gaussian_mac_mulawdI_U65_n_37),
        .\right_border_buf_0_6_fu_546_reg[4] (gaussian_mac_mulawdI_U65_n_38),
        .\right_border_buf_0_6_fu_546_reg[5] (gaussian_mac_mulawdI_U65_n_39),
        .\right_border_buf_0_6_fu_546_reg[6] (gaussian_mac_mulawdI_U65_n_40),
        .\right_border_buf_0_6_fu_546_reg[7] (gaussian_mac_mulawdI_U65_n_41),
        .\right_border_buf_0_6_fu_546_reg[7]_0 (right_border_buf_0_6_fu_546),
        .\right_border_buf_0_6_fu_546_reg[7]_1 (right_border_buf_0_7_fu_550),
        .\right_border_buf_0_6_fu_546_reg[7]_2 (right_border_buf_0_8_fu_554),
        .\right_border_buf_0_9_fu_566_reg[0] (gaussian_mac_mulawdI_U65_n_42),
        .\right_border_buf_0_9_fu_566_reg[1] (gaussian_mac_mulawdI_U65_n_43),
        .\right_border_buf_0_9_fu_566_reg[2] (gaussian_mac_mulawdI_U65_n_44),
        .\right_border_buf_0_9_fu_566_reg[3] (gaussian_mac_mulawdI_U65_n_45),
        .\right_border_buf_0_9_fu_566_reg[4] (gaussian_mac_mulawdI_U65_n_46),
        .\right_border_buf_0_9_fu_566_reg[5] (gaussian_mac_mulawdI_U65_n_47),
        .\right_border_buf_0_9_fu_566_reg[6] (gaussian_mac_mulawdI_U65_n_48),
        .\right_border_buf_0_9_fu_566_reg[7] (gaussian_mac_mulawdI_U65_n_49),
        .\right_border_buf_0_9_fu_566_reg[7]_0 (right_border_buf_0_9_fu_566),
        .\right_border_buf_0_9_fu_566_reg[7]_1 (right_border_buf_0_10_fu_570),
        .\right_border_buf_0_9_fu_566_reg[7]_2 (right_border_buf_0_11_fu_574),
        .\right_border_buf_0_s_fu_506_reg[0] (gaussian_mac_mulawdI_U65_n_18),
        .\right_border_buf_0_s_fu_506_reg[1] (gaussian_mac_mulawdI_U65_n_19),
        .\right_border_buf_0_s_fu_506_reg[2] (gaussian_mac_mulawdI_U65_n_20),
        .\right_border_buf_0_s_fu_506_reg[3] (gaussian_mac_mulawdI_U65_n_21),
        .\right_border_buf_0_s_fu_506_reg[4] (gaussian_mac_mulawdI_U65_n_22),
        .\right_border_buf_0_s_fu_506_reg[5] (gaussian_mac_mulawdI_U65_n_23),
        .\right_border_buf_0_s_fu_506_reg[6] (gaussian_mac_mulawdI_U65_n_24),
        .\right_border_buf_0_s_fu_506_reg[7] (gaussian_mac_mulawdI_U65_n_25),
        .\right_border_buf_0_s_fu_506_reg[7]_0 (right_border_buf_0_1_fu_510),
        .\right_border_buf_0_s_fu_506_reg[7]_1 (right_border_buf_0_2_fu_514));
  cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_37 gaussian_mac_mulawdI_U68
       (.D(src_kernel_win_1_va_23_fu_2479_p3),
        .P({gaussian_mac_mulawdI_U68_n_0,gaussian_mac_mulawdI_U68_n_1,gaussian_mac_mulawdI_U68_n_2,gaussian_mac_mulawdI_U68_n_3,gaussian_mac_mulawdI_U68_n_4,gaussian_mac_mulawdI_U68_n_5,gaussian_mac_mulawdI_U68_n_6,gaussian_mac_mulawdI_U68_n_7,gaussian_mac_mulawdI_U68_n_8,gaussian_mac_mulawdI_U68_n_9,gaussian_mac_mulawdI_U68_n_10,gaussian_mac_mulawdI_U68_n_11,gaussian_mac_mulawdI_U68_n_12,gaussian_mac_mulawdI_U68_n_13,gaussian_mac_mulawdI_U68_n_14,gaussian_mac_mulawdI_U68_n_15,gaussian_mac_mulawdI_U68_n_16,gaussian_mac_mulawdI_U68_n_17}),
        .Q(right_border_buf_1_s_fu_606),
        .ap_block_pp0_stage0_subdone9_in(ap_block_pp0_stage0_subdone9_in),
        .ap_clk(ap_clk),
        .m(gaussian_mac_mulasc4_U60_n_19),
        .\right_border_buf_1_10_fu_666_reg[0] (gaussian_mac_mulawdI_U68_n_42),
        .\right_border_buf_1_10_fu_666_reg[1] (gaussian_mac_mulawdI_U68_n_43),
        .\right_border_buf_1_10_fu_666_reg[2] (gaussian_mac_mulawdI_U68_n_44),
        .\right_border_buf_1_10_fu_666_reg[3] (gaussian_mac_mulawdI_U68_n_45),
        .\right_border_buf_1_10_fu_666_reg[4] (gaussian_mac_mulawdI_U68_n_46),
        .\right_border_buf_1_10_fu_666_reg[5] (gaussian_mac_mulawdI_U68_n_47),
        .\right_border_buf_1_10_fu_666_reg[6] (gaussian_mac_mulawdI_U68_n_48),
        .\right_border_buf_1_10_fu_666_reg[7] (gaussian_mac_mulawdI_U68_n_49),
        .\right_border_buf_1_10_fu_666_reg[7]_0 (right_border_buf_1_10_fu_666),
        .\right_border_buf_1_10_fu_666_reg[7]_1 (right_border_buf_1_11_fu_670),
        .\right_border_buf_1_10_fu_666_reg[7]_2 (right_border_buf_1_12_fu_674),
        .\right_border_buf_1_14_fu_682_reg[0] (gaussian_mac_mulawdI_U68_n_50),
        .\right_border_buf_1_14_fu_682_reg[1] (gaussian_mac_mulawdI_U68_n_51),
        .\right_border_buf_1_14_fu_682_reg[2] (gaussian_mac_mulawdI_U68_n_52),
        .\right_border_buf_1_14_fu_682_reg[3] (gaussian_mac_mulawdI_U68_n_53),
        .\right_border_buf_1_14_fu_682_reg[4] (gaussian_mac_mulawdI_U68_n_54),
        .\right_border_buf_1_14_fu_682_reg[5] (gaussian_mac_mulawdI_U68_n_55),
        .\right_border_buf_1_14_fu_682_reg[6] (gaussian_mac_mulawdI_U68_n_56),
        .\right_border_buf_1_14_fu_682_reg[7] (gaussian_mac_mulawdI_U68_n_57),
        .\right_border_buf_1_14_fu_682_reg[7]_0 (tmp_68_reg_5512),
        .\right_border_buf_1_14_fu_682_reg[7]_1 (right_border_buf_1_14_fu_682),
        .\right_border_buf_1_14_fu_682_reg[7]_2 (right_border_buf_1_13_fu_678),
        .\right_border_buf_1_14_fu_682_reg[7]_3 (right_border_buf_1_9_fu_662),
        .\right_border_buf_1_3_fu_626_reg[0] (gaussian_mac_mulawdI_U68_n_26),
        .\right_border_buf_1_3_fu_626_reg[1] (gaussian_mac_mulawdI_U68_n_27),
        .\right_border_buf_1_3_fu_626_reg[2] (gaussian_mac_mulawdI_U68_n_28),
        .\right_border_buf_1_3_fu_626_reg[3] (gaussian_mac_mulawdI_U68_n_29),
        .\right_border_buf_1_3_fu_626_reg[4] (gaussian_mac_mulawdI_U68_n_30),
        .\right_border_buf_1_3_fu_626_reg[5] (gaussian_mac_mulawdI_U68_n_31),
        .\right_border_buf_1_3_fu_626_reg[6] (gaussian_mac_mulawdI_U68_n_32),
        .\right_border_buf_1_3_fu_626_reg[7] (gaussian_mac_mulawdI_U68_n_33),
        .\right_border_buf_1_3_fu_626_reg[7]_0 (right_border_buf_1_3_fu_626),
        .\right_border_buf_1_3_fu_626_reg[7]_1 (right_border_buf_1_4_fu_630),
        .\right_border_buf_1_3_fu_626_reg[7]_2 (right_border_buf_1_5_fu_634),
        .\right_border_buf_1_6_fu_646_reg[0] (gaussian_mac_mulawdI_U68_n_34),
        .\right_border_buf_1_6_fu_646_reg[1] (gaussian_mac_mulawdI_U68_n_35),
        .\right_border_buf_1_6_fu_646_reg[2] (gaussian_mac_mulawdI_U68_n_36),
        .\right_border_buf_1_6_fu_646_reg[3] (gaussian_mac_mulawdI_U68_n_37),
        .\right_border_buf_1_6_fu_646_reg[4] (gaussian_mac_mulawdI_U68_n_38),
        .\right_border_buf_1_6_fu_646_reg[5] (gaussian_mac_mulawdI_U68_n_39),
        .\right_border_buf_1_6_fu_646_reg[6] (gaussian_mac_mulawdI_U68_n_40),
        .\right_border_buf_1_6_fu_646_reg[7] (gaussian_mac_mulawdI_U68_n_41),
        .\right_border_buf_1_6_fu_646_reg[7]_0 (right_border_buf_1_6_fu_646),
        .\right_border_buf_1_6_fu_646_reg[7]_1 (right_border_buf_1_7_fu_650),
        .\right_border_buf_1_6_fu_646_reg[7]_2 (right_border_buf_1_8_fu_654),
        .\right_border_buf_1_s_fu_606_reg[0] (gaussian_mac_mulawdI_U68_n_18),
        .\right_border_buf_1_s_fu_606_reg[1] (gaussian_mac_mulawdI_U68_n_19),
        .\right_border_buf_1_s_fu_606_reg[2] (gaussian_mac_mulawdI_U68_n_20),
        .\right_border_buf_1_s_fu_606_reg[3] (gaussian_mac_mulawdI_U68_n_21),
        .\right_border_buf_1_s_fu_606_reg[4] (gaussian_mac_mulawdI_U68_n_22),
        .\right_border_buf_1_s_fu_606_reg[5] (gaussian_mac_mulawdI_U68_n_23),
        .\right_border_buf_1_s_fu_606_reg[6] (gaussian_mac_mulawdI_U68_n_24),
        .\right_border_buf_1_s_fu_606_reg[7] (gaussian_mac_mulawdI_U68_n_25),
        .\right_border_buf_1_s_fu_606_reg[7]_0 (right_border_buf_1_1_fu_610),
        .\right_border_buf_1_s_fu_606_reg[7]_1 (right_border_buf_1_2_fu_614));
  cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_38 gaussian_mac_mulawdI_U71
       (.D(src_kernel_win_2_va_38_fu_2815_p3),
        .P({gaussian_mac_mulawdI_U71_n_0,gaussian_mac_mulawdI_U71_n_1,gaussian_mac_mulawdI_U71_n_2,gaussian_mac_mulawdI_U71_n_3,gaussian_mac_mulawdI_U71_n_4,gaussian_mac_mulawdI_U71_n_5,gaussian_mac_mulawdI_U71_n_6,gaussian_mac_mulawdI_U71_n_7,gaussian_mac_mulawdI_U71_n_8,gaussian_mac_mulawdI_U71_n_9,gaussian_mac_mulawdI_U71_n_10,gaussian_mac_mulawdI_U71_n_11,gaussian_mac_mulawdI_U71_n_12,gaussian_mac_mulawdI_U71_n_13,gaussian_mac_mulawdI_U71_n_14,gaussian_mac_mulawdI_U71_n_15,gaussian_mac_mulawdI_U71_n_16,gaussian_mac_mulawdI_U71_n_17}),
        .Q(right_border_buf_2_14_fu_658),
        .ap_block_pp0_stage0_subdone9_in(ap_block_pp0_stage0_subdone9_in),
        .ap_clk(ap_clk),
        .m(gaussian_mac_mulasc4_U60_n_19),
        .\right_border_buf_2_11_fu_622_reg[0] (gaussian_mac_mulawdI_U71_n_26),
        .\right_border_buf_2_11_fu_622_reg[1] (gaussian_mac_mulawdI_U71_n_27),
        .\right_border_buf_2_11_fu_622_reg[2] (gaussian_mac_mulawdI_U71_n_28),
        .\right_border_buf_2_11_fu_622_reg[3] (gaussian_mac_mulawdI_U71_n_29),
        .\right_border_buf_2_11_fu_622_reg[4] (gaussian_mac_mulawdI_U71_n_30),
        .\right_border_buf_2_11_fu_622_reg[5] (gaussian_mac_mulawdI_U71_n_31),
        .\right_border_buf_2_11_fu_622_reg[6] (gaussian_mac_mulawdI_U71_n_32),
        .\right_border_buf_2_11_fu_622_reg[7] (gaussian_mac_mulawdI_U71_n_33),
        .\right_border_buf_2_11_fu_622_reg[7]_0 (right_border_buf_2_11_fu_622),
        .\right_border_buf_2_11_fu_622_reg[7]_1 (right_border_buf_2_10_fu_618),
        .\right_border_buf_2_11_fu_622_reg[7]_2 (right_border_buf_2_9_fu_602),
        .\right_border_buf_2_14_fu_658_reg[0] (gaussian_mac_mulawdI_U71_n_18),
        .\right_border_buf_2_14_fu_658_reg[1] (gaussian_mac_mulawdI_U71_n_19),
        .\right_border_buf_2_14_fu_658_reg[2] (gaussian_mac_mulawdI_U71_n_20),
        .\right_border_buf_2_14_fu_658_reg[3] (gaussian_mac_mulawdI_U71_n_21),
        .\right_border_buf_2_14_fu_658_reg[4] (gaussian_mac_mulawdI_U71_n_22),
        .\right_border_buf_2_14_fu_658_reg[5] (gaussian_mac_mulawdI_U71_n_23),
        .\right_border_buf_2_14_fu_658_reg[6] (gaussian_mac_mulawdI_U71_n_24),
        .\right_border_buf_2_14_fu_658_reg[7] (gaussian_mac_mulawdI_U71_n_25),
        .\right_border_buf_2_14_fu_658_reg[7]_0 (right_border_buf_2_13_fu_642),
        .\right_border_buf_2_14_fu_658_reg[7]_1 (right_border_buf_2_12_fu_638),
        .\right_border_buf_2_2_fu_538_reg[0] (gaussian_mac_mulawdI_U71_n_50),
        .\right_border_buf_2_2_fu_538_reg[1] (gaussian_mac_mulawdI_U71_n_51),
        .\right_border_buf_2_2_fu_538_reg[2] (gaussian_mac_mulawdI_U71_n_52),
        .\right_border_buf_2_2_fu_538_reg[3] (gaussian_mac_mulawdI_U71_n_53),
        .\right_border_buf_2_2_fu_538_reg[4] (gaussian_mac_mulawdI_U71_n_54),
        .\right_border_buf_2_2_fu_538_reg[5] (gaussian_mac_mulawdI_U71_n_55),
        .\right_border_buf_2_2_fu_538_reg[6] (gaussian_mac_mulawdI_U71_n_56),
        .\right_border_buf_2_2_fu_538_reg[7] (gaussian_mac_mulawdI_U71_n_57),
        .\right_border_buf_2_2_fu_538_reg[7]_0 (tmp_68_reg_5512),
        .\right_border_buf_2_2_fu_538_reg[7]_1 (right_border_buf_2_2_fu_538),
        .\right_border_buf_2_2_fu_538_reg[7]_2 (right_border_buf_2_1_fu_522),
        .\right_border_buf_2_2_fu_538_reg[7]_3 (right_border_buf_2_s_fu_518),
        .\right_border_buf_2_5_fu_562_reg[0] (gaussian_mac_mulawdI_U71_n_42),
        .\right_border_buf_2_5_fu_562_reg[1] (gaussian_mac_mulawdI_U71_n_43),
        .\right_border_buf_2_5_fu_562_reg[2] (gaussian_mac_mulawdI_U71_n_44),
        .\right_border_buf_2_5_fu_562_reg[3] (gaussian_mac_mulawdI_U71_n_45),
        .\right_border_buf_2_5_fu_562_reg[4] (gaussian_mac_mulawdI_U71_n_46),
        .\right_border_buf_2_5_fu_562_reg[5] (gaussian_mac_mulawdI_U71_n_47),
        .\right_border_buf_2_5_fu_562_reg[6] (gaussian_mac_mulawdI_U71_n_48),
        .\right_border_buf_2_5_fu_562_reg[7] (gaussian_mac_mulawdI_U71_n_49),
        .\right_border_buf_2_5_fu_562_reg[7]_0 (right_border_buf_2_5_fu_562),
        .\right_border_buf_2_5_fu_562_reg[7]_1 (right_border_buf_2_4_fu_558),
        .\right_border_buf_2_5_fu_562_reg[7]_2 (right_border_buf_2_3_fu_542),
        .\right_border_buf_2_8_fu_598_reg[0] (gaussian_mac_mulawdI_U71_n_34),
        .\right_border_buf_2_8_fu_598_reg[1] (gaussian_mac_mulawdI_U71_n_35),
        .\right_border_buf_2_8_fu_598_reg[2] (gaussian_mac_mulawdI_U71_n_36),
        .\right_border_buf_2_8_fu_598_reg[3] (gaussian_mac_mulawdI_U71_n_37),
        .\right_border_buf_2_8_fu_598_reg[4] (gaussian_mac_mulawdI_U71_n_38),
        .\right_border_buf_2_8_fu_598_reg[5] (gaussian_mac_mulawdI_U71_n_39),
        .\right_border_buf_2_8_fu_598_reg[6] (gaussian_mac_mulawdI_U71_n_40),
        .\right_border_buf_2_8_fu_598_reg[7] (gaussian_mac_mulawdI_U71_n_41),
        .\right_border_buf_2_8_fu_598_reg[7]_0 (right_border_buf_2_8_fu_598),
        .\right_border_buf_2_8_fu_598_reg[7]_1 (right_border_buf_2_7_fu_582),
        .\right_border_buf_2_8_fu_598_reg[7]_2 (right_border_buf_2_6_fu_578));
  cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_39 gaussian_mac_mulawdI_U76
       (.P({gaussian_mac_mulawdI_U76_n_0,gaussian_mac_mulawdI_U76_n_1,gaussian_mac_mulawdI_U76_n_2,gaussian_mac_mulawdI_U76_n_3,gaussian_mac_mulawdI_U76_n_4,gaussian_mac_mulawdI_U76_n_5,gaussian_mac_mulawdI_U76_n_6,gaussian_mac_mulawdI_U76_n_7,gaussian_mac_mulawdI_U76_n_8,gaussian_mac_mulawdI_U76_n_9,gaussian_mac_mulawdI_U76_n_10,gaussian_mac_mulawdI_U76_n_11,gaussian_mac_mulawdI_U76_n_12,gaussian_mac_mulawdI_U76_n_13,gaussian_mac_mulawdI_U76_n_14,gaussian_mac_mulawdI_U76_n_15,gaussian_mac_mulawdI_U76_n_16,gaussian_mac_mulawdI_U76_n_17}),
        .Q(src_kernel_win_0_va_fu_266),
        .ap_clk(ap_clk),
        .src_kernel_win_0_va_1_fu_2700(src_kernel_win_0_va_1_fu_2700));
  cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_40 gaussian_mac_mulawdI_U82
       (.P({gaussian_mac_mulawdI_U82_n_0,gaussian_mac_mulawdI_U82_n_1,gaussian_mac_mulawdI_U82_n_2,gaussian_mac_mulawdI_U82_n_3,gaussian_mac_mulawdI_U82_n_4,gaussian_mac_mulawdI_U82_n_5,gaussian_mac_mulawdI_U82_n_6,gaussian_mac_mulawdI_U82_n_7,gaussian_mac_mulawdI_U82_n_8,gaussian_mac_mulawdI_U82_n_9,gaussian_mac_mulawdI_U82_n_10,gaussian_mac_mulawdI_U82_n_11,gaussian_mac_mulawdI_U82_n_12,gaussian_mac_mulawdI_U82_n_13,gaussian_mac_mulawdI_U82_n_14,gaussian_mac_mulawdI_U82_n_15,gaussian_mac_mulawdI_U82_n_16,gaussian_mac_mulawdI_U82_n_17}),
        .Q(src_kernel_win_1_va_fu_346),
        .ap_clk(ap_clk),
        .src_kernel_win_0_va_1_fu_2700(src_kernel_win_0_va_1_fu_2700));
  cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_41 gaussian_mac_mulawdI_U88
       (.P({gaussian_mac_mulawdI_U88_n_0,gaussian_mac_mulawdI_U88_n_1,gaussian_mac_mulawdI_U88_n_2,gaussian_mac_mulawdI_U88_n_3,gaussian_mac_mulawdI_U88_n_4,gaussian_mac_mulawdI_U88_n_5,gaussian_mac_mulawdI_U88_n_6,gaussian_mac_mulawdI_U88_n_7,gaussian_mac_mulawdI_U88_n_8,gaussian_mac_mulawdI_U88_n_9,gaussian_mac_mulawdI_U88_n_10,gaussian_mac_mulawdI_U88_n_11,gaussian_mac_mulawdI_U88_n_12,gaussian_mac_mulawdI_U88_n_13,gaussian_mac_mulawdI_U88_n_14,gaussian_mac_mulawdI_U88_n_15,gaussian_mac_mulawdI_U88_n_16,gaussian_mac_mulawdI_U88_n_17}),
        .Q(src_kernel_win_2_va_fu_426),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .exitcond389_i_reg_5464_pp0_iter4_reg(exitcond389_i_reg_5464_pp0_iter4_reg),
        .m(k_buf_2_val_9_U_n_35),
        .src_kernel_win_0_va_1_fu_2700(src_kernel_win_0_va_1_fu_2700));
  cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS gaussian_mac_mulaxdS_U72
       (.P({gaussian_mac_mulaxdS_U72_n_0,gaussian_mac_mulaxdS_U72_n_1,gaussian_mac_mulaxdS_U72_n_2,gaussian_mac_mulaxdS_U72_n_3,gaussian_mac_mulaxdS_U72_n_4,gaussian_mac_mulaxdS_U72_n_5,gaussian_mac_mulaxdS_U72_n_6,gaussian_mac_mulaxdS_U72_n_7,gaussian_mac_mulaxdS_U72_n_8,gaussian_mac_mulaxdS_U72_n_9,gaussian_mac_mulaxdS_U72_n_10,gaussian_mac_mulaxdS_U72_n_11,gaussian_mac_mulaxdS_U72_n_12,gaussian_mac_mulaxdS_U72_n_13,gaussian_mac_mulaxdS_U72_n_14,gaussian_mac_mulaxdS_U72_n_15,gaussian_mac_mulaxdS_U72_n_16,gaussian_mac_mulaxdS_U72_n_17,gaussian_mac_mulaxdS_U72_n_18}),
        .Q(src_kernel_win_0_va_12_fu_314),
        .ap_block_pp0_stage0_subdone9_in(ap_block_pp0_stage0_subdone9_in),
        .ap_clk(ap_clk),
        .p({tmp41_reg_5842_reg_n_88,tmp41_reg_5842_reg_n_89,tmp41_reg_5842_reg_n_90,tmp41_reg_5842_reg_n_91,tmp41_reg_5842_reg_n_92,tmp41_reg_5842_reg_n_93,tmp41_reg_5842_reg_n_94,tmp41_reg_5842_reg_n_95,tmp41_reg_5842_reg_n_96,tmp41_reg_5842_reg_n_97,tmp41_reg_5842_reg_n_98,tmp41_reg_5842_reg_n_99,tmp41_reg_5842_reg_n_100,tmp41_reg_5842_reg_n_101,tmp41_reg_5842_reg_n_102,tmp41_reg_5842_reg_n_103,tmp41_reg_5842_reg_n_104,tmp41_reg_5842_reg_n_105}),
        .src_kernel_win_0_va_37_reg_57470(src_kernel_win_0_va_37_reg_57470));
  cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS_42 gaussian_mac_mulaxdS_U78
       (.P({gaussian_mac_mulaxdS_U78_n_0,gaussian_mac_mulaxdS_U78_n_1,gaussian_mac_mulaxdS_U78_n_2,gaussian_mac_mulaxdS_U78_n_3,gaussian_mac_mulaxdS_U78_n_4,gaussian_mac_mulaxdS_U78_n_5,gaussian_mac_mulaxdS_U78_n_6,gaussian_mac_mulaxdS_U78_n_7,gaussian_mac_mulaxdS_U78_n_8,gaussian_mac_mulaxdS_U78_n_9,gaussian_mac_mulaxdS_U78_n_10,gaussian_mac_mulaxdS_U78_n_11,gaussian_mac_mulaxdS_U78_n_12,gaussian_mac_mulaxdS_U78_n_13,gaussian_mac_mulaxdS_U78_n_14,gaussian_mac_mulaxdS_U78_n_15,gaussian_mac_mulaxdS_U78_n_16,gaussian_mac_mulaxdS_U78_n_17,gaussian_mac_mulaxdS_U78_n_18}),
        .Q(src_kernel_win_1_va_12_fu_394),
        .ap_block_pp0_stage0_subdone9_in(ap_block_pp0_stage0_subdone9_in),
        .ap_clk(ap_clk),
        .p({tmp60_reg_5867_reg_n_88,tmp60_reg_5867_reg_n_89,tmp60_reg_5867_reg_n_90,tmp60_reg_5867_reg_n_91,tmp60_reg_5867_reg_n_92,tmp60_reg_5867_reg_n_93,tmp60_reg_5867_reg_n_94,tmp60_reg_5867_reg_n_95,tmp60_reg_5867_reg_n_96,tmp60_reg_5867_reg_n_97,tmp60_reg_5867_reg_n_98,tmp60_reg_5867_reg_n_99,tmp60_reg_5867_reg_n_100,tmp60_reg_5867_reg_n_101,tmp60_reg_5867_reg_n_102,tmp60_reg_5867_reg_n_103,tmp60_reg_5867_reg_n_104,tmp60_reg_5867_reg_n_105}),
        .src_kernel_win_0_va_37_reg_57470(src_kernel_win_0_va_37_reg_57470));
  cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS_43 gaussian_mac_mulaxdS_U84
       (.P({gaussian_mac_mulaxdS_U84_n_0,gaussian_mac_mulaxdS_U84_n_1,gaussian_mac_mulaxdS_U84_n_2,gaussian_mac_mulaxdS_U84_n_3,gaussian_mac_mulaxdS_U84_n_4,gaussian_mac_mulaxdS_U84_n_5,gaussian_mac_mulaxdS_U84_n_6,gaussian_mac_mulaxdS_U84_n_7,gaussian_mac_mulaxdS_U84_n_8,gaussian_mac_mulaxdS_U84_n_9,gaussian_mac_mulaxdS_U84_n_10,gaussian_mac_mulaxdS_U84_n_11,gaussian_mac_mulaxdS_U84_n_12,gaussian_mac_mulaxdS_U84_n_13,gaussian_mac_mulaxdS_U84_n_14,gaussian_mac_mulaxdS_U84_n_15,gaussian_mac_mulaxdS_U84_n_16,gaussian_mac_mulaxdS_U84_n_17,gaussian_mac_mulaxdS_U84_n_18}),
        .Q(src_kernel_win_2_va_12_fu_474),
        .ap_block_pp0_stage0_subdone9_in(ap_block_pp0_stage0_subdone9_in),
        .ap_clk(ap_clk),
        .p({tmp79_reg_5892_reg_n_88,tmp79_reg_5892_reg_n_89,tmp79_reg_5892_reg_n_90,tmp79_reg_5892_reg_n_91,tmp79_reg_5892_reg_n_92,tmp79_reg_5892_reg_n_93,tmp79_reg_5892_reg_n_94,tmp79_reg_5892_reg_n_95,tmp79_reg_5892_reg_n_96,tmp79_reg_5892_reg_n_97,tmp79_reg_5892_reg_n_98,tmp79_reg_5892_reg_n_99,tmp79_reg_5892_reg_n_100,tmp79_reg_5892_reg_n_101,tmp79_reg_5892_reg_n_102,tmp79_reg_5892_reg_n_103,tmp79_reg_5892_reg_n_104,tmp79_reg_5892_reg_n_105}),
        .src_kernel_win_0_va_37_reg_57470(src_kernel_win_0_va_37_reg_57470));
  cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2 gaussian_mac_mulayd2_U73
       (.P({p_Val2_75_0_1_2_reg_5837_reg_n_86,p_Val2_75_0_1_2_reg_5837_reg_n_87,p_Val2_75_0_1_2_reg_5837_reg_n_88,p_Val2_75_0_1_2_reg_5837_reg_n_89,p_Val2_75_0_1_2_reg_5837_reg_n_90,p_Val2_75_0_1_2_reg_5837_reg_n_91,p_Val2_75_0_1_2_reg_5837_reg_n_92,p_Val2_75_0_1_2_reg_5837_reg_n_93,p_Val2_75_0_1_2_reg_5837_reg_n_94,p_Val2_75_0_1_2_reg_5837_reg_n_95,p_Val2_75_0_1_2_reg_5837_reg_n_96,p_Val2_75_0_1_2_reg_5837_reg_n_97,p_Val2_75_0_1_2_reg_5837_reg_n_98,p_Val2_75_0_1_2_reg_5837_reg_n_99,p_Val2_75_0_1_2_reg_5837_reg_n_100,p_Val2_75_0_1_2_reg_5837_reg_n_101,p_Val2_75_0_1_2_reg_5837_reg_n_102,p_Val2_75_0_1_2_reg_5837_reg_n_103,p_Val2_75_0_1_2_reg_5837_reg_n_104,p_Val2_75_0_1_2_reg_5837_reg_n_105}),
        .Q(src_kernel_win_0_va_9_fu_302),
        .ap_clk(ap_clk),
        .p_18_in(p_18_in),
        .p_1_in({gaussian_mac_mulayd2_U73_n_0,gaussian_mac_mulayd2_U73_n_1,gaussian_mac_mulayd2_U73_n_2,gaussian_mac_mulayd2_U73_n_3,gaussian_mac_mulayd2_U73_n_4,gaussian_mac_mulayd2_U73_n_5,gaussian_mac_mulayd2_U73_n_6,gaussian_mac_mulayd2_U73_n_7,gaussian_mac_mulayd2_U73_n_8,gaussian_mac_mulayd2_U73_n_9,gaussian_mac_mulayd2_U73_n_10,gaussian_mac_mulayd2_U73_n_11,gaussian_mac_mulayd2_U73_n_12,gaussian_mac_mulayd2_U73_n_13,gaussian_mac_mulayd2_U73_n_14,gaussian_mac_mulayd2_U73_n_15,gaussian_mac_mulayd2_U73_n_16,gaussian_mac_mulayd2_U73_n_17,gaussian_mac_mulayd2_U73_n_18,gaussian_mac_mulayd2_U73_n_19,gaussian_mac_mulayd2_U73_n_20}),
        .src_kernel_win_0_va_10_fu_3060(src_kernel_win_0_va_10_fu_3060));
  cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2_44 gaussian_mac_mulayd2_U79
       (.P({p_Val2_75_1_1_2_reg_5862_reg_n_86,p_Val2_75_1_1_2_reg_5862_reg_n_87,p_Val2_75_1_1_2_reg_5862_reg_n_88,p_Val2_75_1_1_2_reg_5862_reg_n_89,p_Val2_75_1_1_2_reg_5862_reg_n_90,p_Val2_75_1_1_2_reg_5862_reg_n_91,p_Val2_75_1_1_2_reg_5862_reg_n_92,p_Val2_75_1_1_2_reg_5862_reg_n_93,p_Val2_75_1_1_2_reg_5862_reg_n_94,p_Val2_75_1_1_2_reg_5862_reg_n_95,p_Val2_75_1_1_2_reg_5862_reg_n_96,p_Val2_75_1_1_2_reg_5862_reg_n_97,p_Val2_75_1_1_2_reg_5862_reg_n_98,p_Val2_75_1_1_2_reg_5862_reg_n_99,p_Val2_75_1_1_2_reg_5862_reg_n_100,p_Val2_75_1_1_2_reg_5862_reg_n_101,p_Val2_75_1_1_2_reg_5862_reg_n_102,p_Val2_75_1_1_2_reg_5862_reg_n_103,p_Val2_75_1_1_2_reg_5862_reg_n_104,p_Val2_75_1_1_2_reg_5862_reg_n_105}),
        .Q(src_kernel_win_1_va_9_fu_382),
        .ap_clk(ap_clk),
        .p_18_in(p_18_in),
        .p_1_in({gaussian_mac_mulayd2_U79_n_0,gaussian_mac_mulayd2_U79_n_1,gaussian_mac_mulayd2_U79_n_2,gaussian_mac_mulayd2_U79_n_3,gaussian_mac_mulayd2_U79_n_4,gaussian_mac_mulayd2_U79_n_5,gaussian_mac_mulayd2_U79_n_6,gaussian_mac_mulayd2_U79_n_7,gaussian_mac_mulayd2_U79_n_8,gaussian_mac_mulayd2_U79_n_9,gaussian_mac_mulayd2_U79_n_10,gaussian_mac_mulayd2_U79_n_11,gaussian_mac_mulayd2_U79_n_12,gaussian_mac_mulayd2_U79_n_13,gaussian_mac_mulayd2_U79_n_14,gaussian_mac_mulayd2_U79_n_15,gaussian_mac_mulayd2_U79_n_16,gaussian_mac_mulayd2_U79_n_17,gaussian_mac_mulayd2_U79_n_18,gaussian_mac_mulayd2_U79_n_19,gaussian_mac_mulayd2_U79_n_20}),
        .src_kernel_win_0_va_10_fu_3060(src_kernel_win_0_va_10_fu_3060));
  cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2_45 gaussian_mac_mulayd2_U85
       (.P({p_Val2_75_2_1_2_reg_5887_reg_n_86,p_Val2_75_2_1_2_reg_5887_reg_n_87,p_Val2_75_2_1_2_reg_5887_reg_n_88,p_Val2_75_2_1_2_reg_5887_reg_n_89,p_Val2_75_2_1_2_reg_5887_reg_n_90,p_Val2_75_2_1_2_reg_5887_reg_n_91,p_Val2_75_2_1_2_reg_5887_reg_n_92,p_Val2_75_2_1_2_reg_5887_reg_n_93,p_Val2_75_2_1_2_reg_5887_reg_n_94,p_Val2_75_2_1_2_reg_5887_reg_n_95,p_Val2_75_2_1_2_reg_5887_reg_n_96,p_Val2_75_2_1_2_reg_5887_reg_n_97,p_Val2_75_2_1_2_reg_5887_reg_n_98,p_Val2_75_2_1_2_reg_5887_reg_n_99,p_Val2_75_2_1_2_reg_5887_reg_n_100,p_Val2_75_2_1_2_reg_5887_reg_n_101,p_Val2_75_2_1_2_reg_5887_reg_n_102,p_Val2_75_2_1_2_reg_5887_reg_n_103,p_Val2_75_2_1_2_reg_5887_reg_n_104,p_Val2_75_2_1_2_reg_5887_reg_n_105}),
        .Q(src_kernel_win_2_va_9_fu_462),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .exitcond389_i_reg_5464_pp0_iter3_reg(exitcond389_i_reg_5464_pp0_iter3_reg),
        .p(k_buf_2_val_9_U_n_35),
        .p_18_in(p_18_in),
        .p_1_in({gaussian_mac_mulayd2_U85_n_0,gaussian_mac_mulayd2_U85_n_1,gaussian_mac_mulayd2_U85_n_2,gaussian_mac_mulayd2_U85_n_3,gaussian_mac_mulayd2_U85_n_4,gaussian_mac_mulayd2_U85_n_5,gaussian_mac_mulayd2_U85_n_6,gaussian_mac_mulayd2_U85_n_7,gaussian_mac_mulayd2_U85_n_8,gaussian_mac_mulayd2_U85_n_9,gaussian_mac_mulayd2_U85_n_10,gaussian_mac_mulayd2_U85_n_11,gaussian_mac_mulayd2_U85_n_12,gaussian_mac_mulayd2_U85_n_13,gaussian_mac_mulayd2_U85_n_14,gaussian_mac_mulayd2_U85_n_15,gaussian_mac_mulayd2_U85_n_16,gaussian_mac_mulayd2_U85_n_17,gaussian_mac_mulayd2_U85_n_18,gaussian_mac_mulayd2_U85_n_19,gaussian_mac_mulayd2_U85_n_20}),
        .src_kernel_win_0_va_10_fu_3060(src_kernel_win_0_va_10_fu_3060));
  cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK gaussian_mux_53_8qcK_U26
       (.DOBDO(ram_reg),
        .Q(tmp_60_reg_5429[1:0]),
        .mux_2_0(mux_2_0),
        .\src_kernel_win_0_va_20_reg_5615_reg[0]_i_2_0 (gaussian_mac_mulawdI_U65_n_26),
        .\src_kernel_win_0_va_20_reg_5615_reg[0]_i_2_1 (gaussian_mac_mulawdI_U65_n_18),
        .\src_kernel_win_0_va_20_reg_5615_reg[0]_i_2_2 (gaussian_mac_mulawdI_U65_n_42),
        .\src_kernel_win_0_va_20_reg_5615_reg[0]_i_2_3 (gaussian_mac_mulawdI_U65_n_34),
        .\src_kernel_win_0_va_20_reg_5615_reg[1]_i_2_0 (gaussian_mac_mulawdI_U65_n_27),
        .\src_kernel_win_0_va_20_reg_5615_reg[1]_i_2_1 (gaussian_mac_mulawdI_U65_n_19),
        .\src_kernel_win_0_va_20_reg_5615_reg[1]_i_2_2 (gaussian_mac_mulawdI_U65_n_43),
        .\src_kernel_win_0_va_20_reg_5615_reg[1]_i_2_3 (gaussian_mac_mulawdI_U65_n_35),
        .\src_kernel_win_0_va_20_reg_5615_reg[2]_i_2_0 (gaussian_mac_mulawdI_U65_n_28),
        .\src_kernel_win_0_va_20_reg_5615_reg[2]_i_2_1 (gaussian_mac_mulawdI_U65_n_20),
        .\src_kernel_win_0_va_20_reg_5615_reg[2]_i_2_2 (gaussian_mac_mulawdI_U65_n_44),
        .\src_kernel_win_0_va_20_reg_5615_reg[2]_i_2_3 (gaussian_mac_mulawdI_U65_n_36),
        .\src_kernel_win_0_va_20_reg_5615_reg[3]_i_2_0 (gaussian_mac_mulawdI_U65_n_29),
        .\src_kernel_win_0_va_20_reg_5615_reg[3]_i_2_1 (gaussian_mac_mulawdI_U65_n_21),
        .\src_kernel_win_0_va_20_reg_5615_reg[3]_i_2_2 (gaussian_mac_mulawdI_U65_n_45),
        .\src_kernel_win_0_va_20_reg_5615_reg[3]_i_2_3 (gaussian_mac_mulawdI_U65_n_37),
        .\src_kernel_win_0_va_20_reg_5615_reg[4]_i_2_0 (gaussian_mac_mulawdI_U65_n_30),
        .\src_kernel_win_0_va_20_reg_5615_reg[4]_i_2_1 (gaussian_mac_mulawdI_U65_n_22),
        .\src_kernel_win_0_va_20_reg_5615_reg[4]_i_2_2 (gaussian_mac_mulawdI_U65_n_46),
        .\src_kernel_win_0_va_20_reg_5615_reg[4]_i_2_3 (gaussian_mac_mulawdI_U65_n_38),
        .\src_kernel_win_0_va_20_reg_5615_reg[5]_i_2_0 (gaussian_mac_mulawdI_U65_n_31),
        .\src_kernel_win_0_va_20_reg_5615_reg[5]_i_2_1 (gaussian_mac_mulawdI_U65_n_23),
        .\src_kernel_win_0_va_20_reg_5615_reg[5]_i_2_2 (gaussian_mac_mulawdI_U65_n_47),
        .\src_kernel_win_0_va_20_reg_5615_reg[5]_i_2_3 (gaussian_mac_mulawdI_U65_n_39),
        .\src_kernel_win_0_va_20_reg_5615_reg[6]_i_2_0 (gaussian_mac_mulawdI_U65_n_32),
        .\src_kernel_win_0_va_20_reg_5615_reg[6]_i_2_1 (gaussian_mac_mulawdI_U65_n_24),
        .\src_kernel_win_0_va_20_reg_5615_reg[6]_i_2_2 (gaussian_mac_mulawdI_U65_n_48),
        .\src_kernel_win_0_va_20_reg_5615_reg[6]_i_2_3 (gaussian_mac_mulawdI_U65_n_40),
        .\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_0 (DOBDO),
        .\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1 (\brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_2 (gaussian_mac_mulawdI_U65_n_33),
        .\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_3 (gaussian_mac_mulawdI_U65_n_25),
        .\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_4 (ram_reg_1),
        .\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_5 (ram_reg_0),
        .\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_6 (gaussian_mac_mulawdI_U65_n_49),
        .\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_7 (gaussian_mac_mulawdI_U65_n_41));
  cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_46 gaussian_mux_53_8qcK_U27
       (.DOBDO(ram_reg),
        .Q(tmp_61_reg_5436[1:0]),
        .mux_2_0__2(mux_2_0__2),
        .\src_kernel_win_0_va_21_reg_5621_reg[0]_i_2_0 (gaussian_mac_mulawdI_U65_n_26),
        .\src_kernel_win_0_va_21_reg_5621_reg[0]_i_2_1 (gaussian_mac_mulawdI_U65_n_18),
        .\src_kernel_win_0_va_21_reg_5621_reg[0]_i_2_2 (gaussian_mac_mulawdI_U65_n_42),
        .\src_kernel_win_0_va_21_reg_5621_reg[0]_i_2_3 (gaussian_mac_mulawdI_U65_n_34),
        .\src_kernel_win_0_va_21_reg_5621_reg[1]_i_2_0 (gaussian_mac_mulawdI_U65_n_27),
        .\src_kernel_win_0_va_21_reg_5621_reg[1]_i_2_1 (gaussian_mac_mulawdI_U65_n_19),
        .\src_kernel_win_0_va_21_reg_5621_reg[1]_i_2_2 (gaussian_mac_mulawdI_U65_n_43),
        .\src_kernel_win_0_va_21_reg_5621_reg[1]_i_2_3 (gaussian_mac_mulawdI_U65_n_35),
        .\src_kernel_win_0_va_21_reg_5621_reg[2]_i_2_0 (gaussian_mac_mulawdI_U65_n_28),
        .\src_kernel_win_0_va_21_reg_5621_reg[2]_i_2_1 (gaussian_mac_mulawdI_U65_n_20),
        .\src_kernel_win_0_va_21_reg_5621_reg[2]_i_2_2 (gaussian_mac_mulawdI_U65_n_44),
        .\src_kernel_win_0_va_21_reg_5621_reg[2]_i_2_3 (gaussian_mac_mulawdI_U65_n_36),
        .\src_kernel_win_0_va_21_reg_5621_reg[3]_i_2_0 (gaussian_mac_mulawdI_U65_n_29),
        .\src_kernel_win_0_va_21_reg_5621_reg[3]_i_2_1 (gaussian_mac_mulawdI_U65_n_21),
        .\src_kernel_win_0_va_21_reg_5621_reg[3]_i_2_2 (gaussian_mac_mulawdI_U65_n_45),
        .\src_kernel_win_0_va_21_reg_5621_reg[3]_i_2_3 (gaussian_mac_mulawdI_U65_n_37),
        .\src_kernel_win_0_va_21_reg_5621_reg[4]_i_2_0 (gaussian_mac_mulawdI_U65_n_30),
        .\src_kernel_win_0_va_21_reg_5621_reg[4]_i_2_1 (gaussian_mac_mulawdI_U65_n_22),
        .\src_kernel_win_0_va_21_reg_5621_reg[4]_i_2_2 (gaussian_mac_mulawdI_U65_n_46),
        .\src_kernel_win_0_va_21_reg_5621_reg[4]_i_2_3 (gaussian_mac_mulawdI_U65_n_38),
        .\src_kernel_win_0_va_21_reg_5621_reg[5]_i_2_0 (gaussian_mac_mulawdI_U65_n_31),
        .\src_kernel_win_0_va_21_reg_5621_reg[5]_i_2_1 (gaussian_mac_mulawdI_U65_n_23),
        .\src_kernel_win_0_va_21_reg_5621_reg[5]_i_2_2 (gaussian_mac_mulawdI_U65_n_47),
        .\src_kernel_win_0_va_21_reg_5621_reg[5]_i_2_3 (gaussian_mac_mulawdI_U65_n_39),
        .\src_kernel_win_0_va_21_reg_5621_reg[6]_i_2_0 (gaussian_mac_mulawdI_U65_n_32),
        .\src_kernel_win_0_va_21_reg_5621_reg[6]_i_2_1 (gaussian_mac_mulawdI_U65_n_24),
        .\src_kernel_win_0_va_21_reg_5621_reg[6]_i_2_2 (gaussian_mac_mulawdI_U65_n_48),
        .\src_kernel_win_0_va_21_reg_5621_reg[6]_i_2_3 (gaussian_mac_mulawdI_U65_n_40),
        .\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_0 (DOBDO),
        .\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1 (\brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_2 (gaussian_mac_mulawdI_U65_n_33),
        .\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_3 (gaussian_mac_mulawdI_U65_n_25),
        .\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_4 (ram_reg_1),
        .\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_5 (ram_reg_0),
        .\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_6 (gaussian_mac_mulawdI_U65_n_49),
        .\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_7 (gaussian_mac_mulawdI_U65_n_41));
  cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_47 gaussian_mux_53_8qcK_U28
       (.DOBDO(ram_reg),
        .Q(tmp_62_reg_5443[1:0]),
        .mux_2_0__1(mux_2_0__1),
        .\src_kernel_win_0_va_22_reg_5627_reg[0]_i_2_0 (gaussian_mac_mulawdI_U65_n_26),
        .\src_kernel_win_0_va_22_reg_5627_reg[0]_i_2_1 (gaussian_mac_mulawdI_U65_n_18),
        .\src_kernel_win_0_va_22_reg_5627_reg[0]_i_2_2 (gaussian_mac_mulawdI_U65_n_42),
        .\src_kernel_win_0_va_22_reg_5627_reg[0]_i_2_3 (gaussian_mac_mulawdI_U65_n_34),
        .\src_kernel_win_0_va_22_reg_5627_reg[1]_i_2_0 (gaussian_mac_mulawdI_U65_n_27),
        .\src_kernel_win_0_va_22_reg_5627_reg[1]_i_2_1 (gaussian_mac_mulawdI_U65_n_19),
        .\src_kernel_win_0_va_22_reg_5627_reg[1]_i_2_2 (gaussian_mac_mulawdI_U65_n_43),
        .\src_kernel_win_0_va_22_reg_5627_reg[1]_i_2_3 (gaussian_mac_mulawdI_U65_n_35),
        .\src_kernel_win_0_va_22_reg_5627_reg[2]_i_2_0 (gaussian_mac_mulawdI_U65_n_28),
        .\src_kernel_win_0_va_22_reg_5627_reg[2]_i_2_1 (gaussian_mac_mulawdI_U65_n_20),
        .\src_kernel_win_0_va_22_reg_5627_reg[2]_i_2_2 (gaussian_mac_mulawdI_U65_n_44),
        .\src_kernel_win_0_va_22_reg_5627_reg[2]_i_2_3 (gaussian_mac_mulawdI_U65_n_36),
        .\src_kernel_win_0_va_22_reg_5627_reg[3]_i_2_0 (gaussian_mac_mulawdI_U65_n_29),
        .\src_kernel_win_0_va_22_reg_5627_reg[3]_i_2_1 (gaussian_mac_mulawdI_U65_n_21),
        .\src_kernel_win_0_va_22_reg_5627_reg[3]_i_2_2 (gaussian_mac_mulawdI_U65_n_45),
        .\src_kernel_win_0_va_22_reg_5627_reg[3]_i_2_3 (gaussian_mac_mulawdI_U65_n_37),
        .\src_kernel_win_0_va_22_reg_5627_reg[4]_i_2_0 (gaussian_mac_mulawdI_U65_n_30),
        .\src_kernel_win_0_va_22_reg_5627_reg[4]_i_2_1 (gaussian_mac_mulawdI_U65_n_22),
        .\src_kernel_win_0_va_22_reg_5627_reg[4]_i_2_2 (gaussian_mac_mulawdI_U65_n_46),
        .\src_kernel_win_0_va_22_reg_5627_reg[4]_i_2_3 (gaussian_mac_mulawdI_U65_n_38),
        .\src_kernel_win_0_va_22_reg_5627_reg[5]_i_2_0 (gaussian_mac_mulawdI_U65_n_31),
        .\src_kernel_win_0_va_22_reg_5627_reg[5]_i_2_1 (gaussian_mac_mulawdI_U65_n_23),
        .\src_kernel_win_0_va_22_reg_5627_reg[5]_i_2_2 (gaussian_mac_mulawdI_U65_n_47),
        .\src_kernel_win_0_va_22_reg_5627_reg[5]_i_2_3 (gaussian_mac_mulawdI_U65_n_39),
        .\src_kernel_win_0_va_22_reg_5627_reg[6]_i_2_0 (gaussian_mac_mulawdI_U65_n_32),
        .\src_kernel_win_0_va_22_reg_5627_reg[6]_i_2_1 (gaussian_mac_mulawdI_U65_n_24),
        .\src_kernel_win_0_va_22_reg_5627_reg[6]_i_2_2 (gaussian_mac_mulawdI_U65_n_48),
        .\src_kernel_win_0_va_22_reg_5627_reg[6]_i_2_3 (gaussian_mac_mulawdI_U65_n_40),
        .\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_0 (DOBDO),
        .\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1 (\brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_2 (gaussian_mac_mulawdI_U65_n_33),
        .\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_3 (gaussian_mac_mulawdI_U65_n_25),
        .\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_4 (ram_reg_1),
        .\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_5 (ram_reg_0),
        .\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_6 (gaussian_mac_mulawdI_U65_n_49),
        .\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_7 (gaussian_mac_mulawdI_U65_n_41));
  cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_48 gaussian_mux_53_8qcK_U29
       (.DOBDO(ram_reg),
        .Q(tmp_63_reg_5450[1:0]),
        .m_i_10_0(gaussian_mac_mulawdI_U65_n_32),
        .m_i_10_1(gaussian_mac_mulawdI_U65_n_24),
        .m_i_10_2(gaussian_mac_mulawdI_U65_n_48),
        .m_i_10_3(gaussian_mac_mulawdI_U65_n_40),
        .m_i_11_0(gaussian_mac_mulawdI_U65_n_31),
        .m_i_11_1(gaussian_mac_mulawdI_U65_n_23),
        .m_i_11_2(gaussian_mac_mulawdI_U65_n_47),
        .m_i_11_3(gaussian_mac_mulawdI_U65_n_39),
        .m_i_12_0(gaussian_mac_mulawdI_U65_n_30),
        .m_i_12_1(gaussian_mac_mulawdI_U65_n_22),
        .m_i_12_2(gaussian_mac_mulawdI_U65_n_46),
        .m_i_12_3(gaussian_mac_mulawdI_U65_n_38),
        .m_i_13_0(gaussian_mac_mulawdI_U65_n_29),
        .m_i_13_1(gaussian_mac_mulawdI_U65_n_21),
        .m_i_13_2(gaussian_mac_mulawdI_U65_n_45),
        .m_i_13_3(gaussian_mac_mulawdI_U65_n_37),
        .m_i_14_0(gaussian_mac_mulawdI_U65_n_28),
        .m_i_14_1(gaussian_mac_mulawdI_U65_n_20),
        .m_i_14_2(gaussian_mac_mulawdI_U65_n_44),
        .m_i_14_3(gaussian_mac_mulawdI_U65_n_36),
        .m_i_15_0(gaussian_mac_mulawdI_U65_n_27),
        .m_i_15_1(gaussian_mac_mulawdI_U65_n_19),
        .m_i_15_2(gaussian_mac_mulawdI_U65_n_43),
        .m_i_15_3(gaussian_mac_mulawdI_U65_n_35),
        .m_i_16_0(gaussian_mac_mulawdI_U65_n_26),
        .m_i_16_1(gaussian_mac_mulawdI_U65_n_18),
        .m_i_16_2(gaussian_mac_mulawdI_U65_n_42),
        .m_i_16_3(gaussian_mac_mulawdI_U65_n_34),
        .m_i_9_0(DOBDO),
        .m_i_9_1(\brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .m_i_9_2(gaussian_mac_mulawdI_U65_n_33),
        .m_i_9_3(gaussian_mac_mulawdI_U65_n_25),
        .m_i_9_4(ram_reg_1),
        .m_i_9_5(ram_reg_0),
        .m_i_9_6(gaussian_mac_mulawdI_U65_n_49),
        .m_i_9_7(gaussian_mac_mulawdI_U65_n_41),
        .mux_2_0__0(mux_2_0__0));
  cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_49 gaussian_mux_53_8qcK_U30
       (.DOBDO(ram_reg),
        .Q(tmp_64_reg_5457[0]),
        .m(gaussian_mac_mulawdI_U65_n_26),
        .m_0(DOBDO),
        .m_1(\brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .m_10(gaussian_mac_mulawdI_U65_n_22),
        .m_11(gaussian_mac_mulawdI_U65_n_31),
        .m_12(gaussian_mac_mulawdI_U65_n_23),
        .m_13(gaussian_mac_mulawdI_U65_n_32),
        .m_14(gaussian_mac_mulawdI_U65_n_24),
        .m_15(gaussian_mac_mulawdI_U65_n_33),
        .m_16(gaussian_mac_mulawdI_U65_n_25),
        .m_17(ram_reg_1),
        .m_18(gaussian_mac_mulawdI_U65_n_42),
        .m_19(ram_reg_0),
        .m_2(gaussian_mac_mulawdI_U65_n_18),
        .m_20(gaussian_mac_mulawdI_U65_n_34),
        .m_21(gaussian_mac_mulawdI_U65_n_43),
        .m_22(gaussian_mac_mulawdI_U65_n_35),
        .m_23(gaussian_mac_mulawdI_U65_n_44),
        .m_24(gaussian_mac_mulawdI_U65_n_36),
        .m_25(gaussian_mac_mulawdI_U65_n_45),
        .m_26(gaussian_mac_mulawdI_U65_n_37),
        .m_27(gaussian_mac_mulawdI_U65_n_46),
        .m_28(gaussian_mac_mulawdI_U65_n_38),
        .m_29(gaussian_mac_mulawdI_U65_n_47),
        .m_3(gaussian_mac_mulawdI_U65_n_27),
        .m_30(gaussian_mac_mulawdI_U65_n_39),
        .m_31(gaussian_mac_mulawdI_U65_n_48),
        .m_32(gaussian_mac_mulawdI_U65_n_40),
        .m_33(gaussian_mac_mulawdI_U65_n_49),
        .m_34(gaussian_mac_mulawdI_U65_n_41),
        .m_4(gaussian_mac_mulawdI_U65_n_19),
        .m_5(gaussian_mac_mulawdI_U65_n_28),
        .m_6(gaussian_mac_mulawdI_U65_n_20),
        .m_7(gaussian_mac_mulawdI_U65_n_29),
        .m_8(gaussian_mac_mulawdI_U65_n_21),
        .m_9(gaussian_mac_mulawdI_U65_n_30),
        .mux_1_0(mux_1_0),
        .mux_1_1(mux_1_1));
  cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_50 gaussian_mux_53_8qcK_U36
       (.DOBDO(ram_reg_3),
        .Q(tmp_60_reg_5429[1:0]),
        .mux_2_0__3(mux_2_0__3),
        .\src_kernel_win_1_va_20_reg_5659_reg[0]_i_2_0 (gaussian_mac_mulawdI_U68_n_26),
        .\src_kernel_win_1_va_20_reg_5659_reg[0]_i_2_1 (gaussian_mac_mulawdI_U68_n_18),
        .\src_kernel_win_1_va_20_reg_5659_reg[0]_i_2_2 (gaussian_mac_mulawdI_U68_n_42),
        .\src_kernel_win_1_va_20_reg_5659_reg[0]_i_2_3 (gaussian_mac_mulawdI_U68_n_34),
        .\src_kernel_win_1_va_20_reg_5659_reg[1]_i_2_0 (gaussian_mac_mulawdI_U68_n_27),
        .\src_kernel_win_1_va_20_reg_5659_reg[1]_i_2_1 (gaussian_mac_mulawdI_U68_n_19),
        .\src_kernel_win_1_va_20_reg_5659_reg[1]_i_2_2 (gaussian_mac_mulawdI_U68_n_43),
        .\src_kernel_win_1_va_20_reg_5659_reg[1]_i_2_3 (gaussian_mac_mulawdI_U68_n_35),
        .\src_kernel_win_1_va_20_reg_5659_reg[2]_i_2_0 (gaussian_mac_mulawdI_U68_n_28),
        .\src_kernel_win_1_va_20_reg_5659_reg[2]_i_2_1 (gaussian_mac_mulawdI_U68_n_20),
        .\src_kernel_win_1_va_20_reg_5659_reg[2]_i_2_2 (gaussian_mac_mulawdI_U68_n_44),
        .\src_kernel_win_1_va_20_reg_5659_reg[2]_i_2_3 (gaussian_mac_mulawdI_U68_n_36),
        .\src_kernel_win_1_va_20_reg_5659_reg[3]_i_2_0 (gaussian_mac_mulawdI_U68_n_29),
        .\src_kernel_win_1_va_20_reg_5659_reg[3]_i_2_1 (gaussian_mac_mulawdI_U68_n_21),
        .\src_kernel_win_1_va_20_reg_5659_reg[3]_i_2_2 (gaussian_mac_mulawdI_U68_n_45),
        .\src_kernel_win_1_va_20_reg_5659_reg[3]_i_2_3 (gaussian_mac_mulawdI_U68_n_37),
        .\src_kernel_win_1_va_20_reg_5659_reg[4]_i_2_0 (gaussian_mac_mulawdI_U68_n_30),
        .\src_kernel_win_1_va_20_reg_5659_reg[4]_i_2_1 (gaussian_mac_mulawdI_U68_n_22),
        .\src_kernel_win_1_va_20_reg_5659_reg[4]_i_2_2 (gaussian_mac_mulawdI_U68_n_46),
        .\src_kernel_win_1_va_20_reg_5659_reg[4]_i_2_3 (gaussian_mac_mulawdI_U68_n_38),
        .\src_kernel_win_1_va_20_reg_5659_reg[5]_i_2_0 (gaussian_mac_mulawdI_U68_n_31),
        .\src_kernel_win_1_va_20_reg_5659_reg[5]_i_2_1 (gaussian_mac_mulawdI_U68_n_23),
        .\src_kernel_win_1_va_20_reg_5659_reg[5]_i_2_2 (gaussian_mac_mulawdI_U68_n_47),
        .\src_kernel_win_1_va_20_reg_5659_reg[5]_i_2_3 (gaussian_mac_mulawdI_U68_n_39),
        .\src_kernel_win_1_va_20_reg_5659_reg[6]_i_2_0 (gaussian_mac_mulawdI_U68_n_32),
        .\src_kernel_win_1_va_20_reg_5659_reg[6]_i_2_1 (gaussian_mac_mulawdI_U68_n_24),
        .\src_kernel_win_1_va_20_reg_5659_reg[6]_i_2_2 (gaussian_mac_mulawdI_U68_n_48),
        .\src_kernel_win_1_va_20_reg_5659_reg[6]_i_2_3 (gaussian_mac_mulawdI_U68_n_40),
        .\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_0 (ram_reg_2),
        .\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1 (\brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_2 (gaussian_mac_mulawdI_U68_n_33),
        .\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_3 (gaussian_mac_mulawdI_U68_n_25),
        .\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_4 (ram_reg_5),
        .\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_5 (ram_reg_4),
        .\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_6 (gaussian_mac_mulawdI_U68_n_49),
        .\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_7 (gaussian_mac_mulawdI_U68_n_41));
  cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_51 gaussian_mux_53_8qcK_U37
       (.DOBDO(ram_reg_3),
        .Q(tmp_61_reg_5436[1:0]),
        .mux_2_0__6(mux_2_0__6),
        .\src_kernel_win_1_va_21_reg_5665_reg[0]_i_2_0 (gaussian_mac_mulawdI_U68_n_26),
        .\src_kernel_win_1_va_21_reg_5665_reg[0]_i_2_1 (gaussian_mac_mulawdI_U68_n_18),
        .\src_kernel_win_1_va_21_reg_5665_reg[0]_i_2_2 (gaussian_mac_mulawdI_U68_n_42),
        .\src_kernel_win_1_va_21_reg_5665_reg[0]_i_2_3 (gaussian_mac_mulawdI_U68_n_34),
        .\src_kernel_win_1_va_21_reg_5665_reg[1]_i_2_0 (gaussian_mac_mulawdI_U68_n_27),
        .\src_kernel_win_1_va_21_reg_5665_reg[1]_i_2_1 (gaussian_mac_mulawdI_U68_n_19),
        .\src_kernel_win_1_va_21_reg_5665_reg[1]_i_2_2 (gaussian_mac_mulawdI_U68_n_43),
        .\src_kernel_win_1_va_21_reg_5665_reg[1]_i_2_3 (gaussian_mac_mulawdI_U68_n_35),
        .\src_kernel_win_1_va_21_reg_5665_reg[2]_i_2_0 (gaussian_mac_mulawdI_U68_n_28),
        .\src_kernel_win_1_va_21_reg_5665_reg[2]_i_2_1 (gaussian_mac_mulawdI_U68_n_20),
        .\src_kernel_win_1_va_21_reg_5665_reg[2]_i_2_2 (gaussian_mac_mulawdI_U68_n_44),
        .\src_kernel_win_1_va_21_reg_5665_reg[2]_i_2_3 (gaussian_mac_mulawdI_U68_n_36),
        .\src_kernel_win_1_va_21_reg_5665_reg[3]_i_2_0 (gaussian_mac_mulawdI_U68_n_29),
        .\src_kernel_win_1_va_21_reg_5665_reg[3]_i_2_1 (gaussian_mac_mulawdI_U68_n_21),
        .\src_kernel_win_1_va_21_reg_5665_reg[3]_i_2_2 (gaussian_mac_mulawdI_U68_n_45),
        .\src_kernel_win_1_va_21_reg_5665_reg[3]_i_2_3 (gaussian_mac_mulawdI_U68_n_37),
        .\src_kernel_win_1_va_21_reg_5665_reg[4]_i_2_0 (gaussian_mac_mulawdI_U68_n_30),
        .\src_kernel_win_1_va_21_reg_5665_reg[4]_i_2_1 (gaussian_mac_mulawdI_U68_n_22),
        .\src_kernel_win_1_va_21_reg_5665_reg[4]_i_2_2 (gaussian_mac_mulawdI_U68_n_46),
        .\src_kernel_win_1_va_21_reg_5665_reg[4]_i_2_3 (gaussian_mac_mulawdI_U68_n_38),
        .\src_kernel_win_1_va_21_reg_5665_reg[5]_i_2_0 (gaussian_mac_mulawdI_U68_n_31),
        .\src_kernel_win_1_va_21_reg_5665_reg[5]_i_2_1 (gaussian_mac_mulawdI_U68_n_23),
        .\src_kernel_win_1_va_21_reg_5665_reg[5]_i_2_2 (gaussian_mac_mulawdI_U68_n_47),
        .\src_kernel_win_1_va_21_reg_5665_reg[5]_i_2_3 (gaussian_mac_mulawdI_U68_n_39),
        .\src_kernel_win_1_va_21_reg_5665_reg[6]_i_2_0 (gaussian_mac_mulawdI_U68_n_32),
        .\src_kernel_win_1_va_21_reg_5665_reg[6]_i_2_1 (gaussian_mac_mulawdI_U68_n_24),
        .\src_kernel_win_1_va_21_reg_5665_reg[6]_i_2_2 (gaussian_mac_mulawdI_U68_n_48),
        .\src_kernel_win_1_va_21_reg_5665_reg[6]_i_2_3 (gaussian_mac_mulawdI_U68_n_40),
        .\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_0 (ram_reg_2),
        .\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1 (\brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_2 (gaussian_mac_mulawdI_U68_n_33),
        .\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_3 (gaussian_mac_mulawdI_U68_n_25),
        .\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_4 (ram_reg_5),
        .\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_5 (ram_reg_4),
        .\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_6 (gaussian_mac_mulawdI_U68_n_49),
        .\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_7 (gaussian_mac_mulawdI_U68_n_41));
  cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_52 gaussian_mux_53_8qcK_U38
       (.DOBDO(ram_reg_3),
        .Q(tmp_62_reg_5443[1:0]),
        .mux_2_0__5(mux_2_0__5),
        .\src_kernel_win_1_va_22_reg_5671_reg[0]_i_2_0 (gaussian_mac_mulawdI_U68_n_26),
        .\src_kernel_win_1_va_22_reg_5671_reg[0]_i_2_1 (gaussian_mac_mulawdI_U68_n_18),
        .\src_kernel_win_1_va_22_reg_5671_reg[0]_i_2_2 (gaussian_mac_mulawdI_U68_n_42),
        .\src_kernel_win_1_va_22_reg_5671_reg[0]_i_2_3 (gaussian_mac_mulawdI_U68_n_34),
        .\src_kernel_win_1_va_22_reg_5671_reg[1]_i_2_0 (gaussian_mac_mulawdI_U68_n_27),
        .\src_kernel_win_1_va_22_reg_5671_reg[1]_i_2_1 (gaussian_mac_mulawdI_U68_n_19),
        .\src_kernel_win_1_va_22_reg_5671_reg[1]_i_2_2 (gaussian_mac_mulawdI_U68_n_43),
        .\src_kernel_win_1_va_22_reg_5671_reg[1]_i_2_3 (gaussian_mac_mulawdI_U68_n_35),
        .\src_kernel_win_1_va_22_reg_5671_reg[2]_i_2_0 (gaussian_mac_mulawdI_U68_n_28),
        .\src_kernel_win_1_va_22_reg_5671_reg[2]_i_2_1 (gaussian_mac_mulawdI_U68_n_20),
        .\src_kernel_win_1_va_22_reg_5671_reg[2]_i_2_2 (gaussian_mac_mulawdI_U68_n_44),
        .\src_kernel_win_1_va_22_reg_5671_reg[2]_i_2_3 (gaussian_mac_mulawdI_U68_n_36),
        .\src_kernel_win_1_va_22_reg_5671_reg[3]_i_2_0 (gaussian_mac_mulawdI_U68_n_29),
        .\src_kernel_win_1_va_22_reg_5671_reg[3]_i_2_1 (gaussian_mac_mulawdI_U68_n_21),
        .\src_kernel_win_1_va_22_reg_5671_reg[3]_i_2_2 (gaussian_mac_mulawdI_U68_n_45),
        .\src_kernel_win_1_va_22_reg_5671_reg[3]_i_2_3 (gaussian_mac_mulawdI_U68_n_37),
        .\src_kernel_win_1_va_22_reg_5671_reg[4]_i_2_0 (gaussian_mac_mulawdI_U68_n_30),
        .\src_kernel_win_1_va_22_reg_5671_reg[4]_i_2_1 (gaussian_mac_mulawdI_U68_n_22),
        .\src_kernel_win_1_va_22_reg_5671_reg[4]_i_2_2 (gaussian_mac_mulawdI_U68_n_46),
        .\src_kernel_win_1_va_22_reg_5671_reg[4]_i_2_3 (gaussian_mac_mulawdI_U68_n_38),
        .\src_kernel_win_1_va_22_reg_5671_reg[5]_i_2_0 (gaussian_mac_mulawdI_U68_n_31),
        .\src_kernel_win_1_va_22_reg_5671_reg[5]_i_2_1 (gaussian_mac_mulawdI_U68_n_23),
        .\src_kernel_win_1_va_22_reg_5671_reg[5]_i_2_2 (gaussian_mac_mulawdI_U68_n_47),
        .\src_kernel_win_1_va_22_reg_5671_reg[5]_i_2_3 (gaussian_mac_mulawdI_U68_n_39),
        .\src_kernel_win_1_va_22_reg_5671_reg[6]_i_2_0 (gaussian_mac_mulawdI_U68_n_32),
        .\src_kernel_win_1_va_22_reg_5671_reg[6]_i_2_1 (gaussian_mac_mulawdI_U68_n_24),
        .\src_kernel_win_1_va_22_reg_5671_reg[6]_i_2_2 (gaussian_mac_mulawdI_U68_n_48),
        .\src_kernel_win_1_va_22_reg_5671_reg[6]_i_2_3 (gaussian_mac_mulawdI_U68_n_40),
        .\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_0 (ram_reg_2),
        .\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1 (\brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_2 (gaussian_mac_mulawdI_U68_n_33),
        .\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_3 (gaussian_mac_mulawdI_U68_n_25),
        .\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_4 (ram_reg_5),
        .\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_5 (ram_reg_4),
        .\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_6 (gaussian_mac_mulawdI_U68_n_49),
        .\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_7 (gaussian_mac_mulawdI_U68_n_41));
  cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_53 gaussian_mux_53_8qcK_U39
       (.DOBDO(ram_reg_3),
        .Q(tmp_63_reg_5450[1:0]),
        .m_i_10_0(gaussian_mac_mulawdI_U68_n_32),
        .m_i_10_1(gaussian_mac_mulawdI_U68_n_24),
        .m_i_10_2(gaussian_mac_mulawdI_U68_n_48),
        .m_i_10_3(gaussian_mac_mulawdI_U68_n_40),
        .m_i_11_0(gaussian_mac_mulawdI_U68_n_31),
        .m_i_11_1(gaussian_mac_mulawdI_U68_n_23),
        .m_i_11_2(gaussian_mac_mulawdI_U68_n_47),
        .m_i_11_3(gaussian_mac_mulawdI_U68_n_39),
        .m_i_12_0(gaussian_mac_mulawdI_U68_n_30),
        .m_i_12_1(gaussian_mac_mulawdI_U68_n_22),
        .m_i_12_2(gaussian_mac_mulawdI_U68_n_46),
        .m_i_12_3(gaussian_mac_mulawdI_U68_n_38),
        .m_i_13_0(gaussian_mac_mulawdI_U68_n_29),
        .m_i_13_1(gaussian_mac_mulawdI_U68_n_21),
        .m_i_13_2(gaussian_mac_mulawdI_U68_n_45),
        .m_i_13_3(gaussian_mac_mulawdI_U68_n_37),
        .m_i_14_0(gaussian_mac_mulawdI_U68_n_28),
        .m_i_14_1(gaussian_mac_mulawdI_U68_n_20),
        .m_i_14_2(gaussian_mac_mulawdI_U68_n_44),
        .m_i_14_3(gaussian_mac_mulawdI_U68_n_36),
        .m_i_15_0(gaussian_mac_mulawdI_U68_n_27),
        .m_i_15_1(gaussian_mac_mulawdI_U68_n_19),
        .m_i_15_2(gaussian_mac_mulawdI_U68_n_43),
        .m_i_15_3(gaussian_mac_mulawdI_U68_n_35),
        .m_i_16_0(gaussian_mac_mulawdI_U68_n_26),
        .m_i_16_1(gaussian_mac_mulawdI_U68_n_18),
        .m_i_16_2(gaussian_mac_mulawdI_U68_n_42),
        .m_i_16_3(gaussian_mac_mulawdI_U68_n_34),
        .m_i_9_0(ram_reg_2),
        .m_i_9_1(\brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .m_i_9_2(gaussian_mac_mulawdI_U68_n_33),
        .m_i_9_3(gaussian_mac_mulawdI_U68_n_25),
        .m_i_9_4(ram_reg_5),
        .m_i_9_5(ram_reg_4),
        .m_i_9_6(gaussian_mac_mulawdI_U68_n_49),
        .m_i_9_7(gaussian_mac_mulawdI_U68_n_41),
        .mux_2_0__4(mux_2_0__4));
  cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_54 gaussian_mux_53_8qcK_U40
       (.DOBDO(ram_reg_3),
        .Q(tmp_64_reg_5457[0]),
        .m(gaussian_mac_mulawdI_U68_n_26),
        .m_0(ram_reg_2),
        .m_1(\brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .m_10(gaussian_mac_mulawdI_U68_n_22),
        .m_11(gaussian_mac_mulawdI_U68_n_31),
        .m_12(gaussian_mac_mulawdI_U68_n_23),
        .m_13(gaussian_mac_mulawdI_U68_n_32),
        .m_14(gaussian_mac_mulawdI_U68_n_24),
        .m_15(gaussian_mac_mulawdI_U68_n_33),
        .m_16(gaussian_mac_mulawdI_U68_n_25),
        .m_17(ram_reg_5),
        .m_18(gaussian_mac_mulawdI_U68_n_42),
        .m_19(ram_reg_4),
        .m_2(gaussian_mac_mulawdI_U68_n_18),
        .m_20(gaussian_mac_mulawdI_U68_n_34),
        .m_21(gaussian_mac_mulawdI_U68_n_43),
        .m_22(gaussian_mac_mulawdI_U68_n_35),
        .m_23(gaussian_mac_mulawdI_U68_n_44),
        .m_24(gaussian_mac_mulawdI_U68_n_36),
        .m_25(gaussian_mac_mulawdI_U68_n_45),
        .m_26(gaussian_mac_mulawdI_U68_n_37),
        .m_27(gaussian_mac_mulawdI_U68_n_46),
        .m_28(gaussian_mac_mulawdI_U68_n_38),
        .m_29(gaussian_mac_mulawdI_U68_n_47),
        .m_3(gaussian_mac_mulawdI_U68_n_27),
        .m_30(gaussian_mac_mulawdI_U68_n_39),
        .m_31(gaussian_mac_mulawdI_U68_n_48),
        .m_32(gaussian_mac_mulawdI_U68_n_40),
        .m_33(gaussian_mac_mulawdI_U68_n_49),
        .m_34(gaussian_mac_mulawdI_U68_n_41),
        .m_4(gaussian_mac_mulawdI_U68_n_19),
        .m_5(gaussian_mac_mulawdI_U68_n_28),
        .m_6(gaussian_mac_mulawdI_U68_n_20),
        .m_7(gaussian_mac_mulawdI_U68_n_29),
        .m_8(gaussian_mac_mulawdI_U68_n_21),
        .m_9(gaussian_mac_mulawdI_U68_n_30),
        .mux_1_0__0(mux_1_0__0),
        .mux_1_1__0(mux_1_1__0));
  cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_55 gaussian_mux_53_8qcK_U46
       (.DOBDO(ram_reg_7),
        .Q(tmp_60_reg_5429[1:0]),
        .brmerge_reg_5483_pp0_iter1_reg(brmerge_reg_5483_pp0_iter1_reg),
        .mux_2_0__7(mux_2_0__7),
        .\src_kernel_win_2_va_35_reg_5703_reg[0]_i_2_0 (gaussian_mac_mulawdI_U71_n_26),
        .\src_kernel_win_2_va_35_reg_5703_reg[0]_i_2_1 (gaussian_mac_mulawdI_U71_n_18),
        .\src_kernel_win_2_va_35_reg_5703_reg[0]_i_2_2 (gaussian_mac_mulawdI_U71_n_42),
        .\src_kernel_win_2_va_35_reg_5703_reg[0]_i_2_3 (gaussian_mac_mulawdI_U71_n_34),
        .\src_kernel_win_2_va_35_reg_5703_reg[1]_i_2_0 (gaussian_mac_mulawdI_U71_n_27),
        .\src_kernel_win_2_va_35_reg_5703_reg[1]_i_2_1 (gaussian_mac_mulawdI_U71_n_19),
        .\src_kernel_win_2_va_35_reg_5703_reg[1]_i_2_2 (gaussian_mac_mulawdI_U71_n_43),
        .\src_kernel_win_2_va_35_reg_5703_reg[1]_i_2_3 (gaussian_mac_mulawdI_U71_n_35),
        .\src_kernel_win_2_va_35_reg_5703_reg[2]_i_2_0 (gaussian_mac_mulawdI_U71_n_28),
        .\src_kernel_win_2_va_35_reg_5703_reg[2]_i_2_1 (gaussian_mac_mulawdI_U71_n_20),
        .\src_kernel_win_2_va_35_reg_5703_reg[2]_i_2_2 (gaussian_mac_mulawdI_U71_n_44),
        .\src_kernel_win_2_va_35_reg_5703_reg[2]_i_2_3 (gaussian_mac_mulawdI_U71_n_36),
        .\src_kernel_win_2_va_35_reg_5703_reg[3]_i_2_0 (gaussian_mac_mulawdI_U71_n_29),
        .\src_kernel_win_2_va_35_reg_5703_reg[3]_i_2_1 (gaussian_mac_mulawdI_U71_n_21),
        .\src_kernel_win_2_va_35_reg_5703_reg[3]_i_2_2 (gaussian_mac_mulawdI_U71_n_45),
        .\src_kernel_win_2_va_35_reg_5703_reg[3]_i_2_3 (gaussian_mac_mulawdI_U71_n_37),
        .\src_kernel_win_2_va_35_reg_5703_reg[4]_i_2_0 (gaussian_mac_mulawdI_U71_n_30),
        .\src_kernel_win_2_va_35_reg_5703_reg[4]_i_2_1 (gaussian_mac_mulawdI_U71_n_22),
        .\src_kernel_win_2_va_35_reg_5703_reg[4]_i_2_2 (gaussian_mac_mulawdI_U71_n_46),
        .\src_kernel_win_2_va_35_reg_5703_reg[4]_i_2_3 (gaussian_mac_mulawdI_U71_n_38),
        .\src_kernel_win_2_va_35_reg_5703_reg[5]_i_2_0 (gaussian_mac_mulawdI_U71_n_31),
        .\src_kernel_win_2_va_35_reg_5703_reg[5]_i_2_1 (gaussian_mac_mulawdI_U71_n_23),
        .\src_kernel_win_2_va_35_reg_5703_reg[5]_i_2_2 (gaussian_mac_mulawdI_U71_n_47),
        .\src_kernel_win_2_va_35_reg_5703_reg[5]_i_2_3 (gaussian_mac_mulawdI_U71_n_39),
        .\src_kernel_win_2_va_35_reg_5703_reg[6]_i_2_0 (gaussian_mac_mulawdI_U71_n_32),
        .\src_kernel_win_2_va_35_reg_5703_reg[6]_i_2_1 (gaussian_mac_mulawdI_U71_n_24),
        .\src_kernel_win_2_va_35_reg_5703_reg[6]_i_2_2 (gaussian_mac_mulawdI_U71_n_48),
        .\src_kernel_win_2_va_35_reg_5703_reg[6]_i_2_3 (gaussian_mac_mulawdI_U71_n_40),
        .\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_0 (ram_reg_6),
        .\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_1 (gaussian_mac_mulawdI_U71_n_33),
        .\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_2 (gaussian_mac_mulawdI_U71_n_25),
        .\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_3 (ram_reg_9),
        .\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_4 (ram_reg_8),
        .\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_5 (gaussian_mac_mulawdI_U71_n_49),
        .\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_6 (gaussian_mac_mulawdI_U71_n_41));
  cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_56 gaussian_mux_53_8qcK_U47
       (.DOBDO(ram_reg_7),
        .Q(tmp_61_reg_5436[1:0]),
        .brmerge_reg_5483_pp0_iter1_reg(brmerge_reg_5483_pp0_iter1_reg),
        .mux_2_0__10(mux_2_0__10),
        .\src_kernel_win_2_va_36_reg_5709_reg[0]_i_2_0 (gaussian_mac_mulawdI_U71_n_26),
        .\src_kernel_win_2_va_36_reg_5709_reg[0]_i_2_1 (gaussian_mac_mulawdI_U71_n_18),
        .\src_kernel_win_2_va_36_reg_5709_reg[0]_i_2_2 (gaussian_mac_mulawdI_U71_n_42),
        .\src_kernel_win_2_va_36_reg_5709_reg[0]_i_2_3 (gaussian_mac_mulawdI_U71_n_34),
        .\src_kernel_win_2_va_36_reg_5709_reg[1]_i_2_0 (gaussian_mac_mulawdI_U71_n_27),
        .\src_kernel_win_2_va_36_reg_5709_reg[1]_i_2_1 (gaussian_mac_mulawdI_U71_n_19),
        .\src_kernel_win_2_va_36_reg_5709_reg[1]_i_2_2 (gaussian_mac_mulawdI_U71_n_43),
        .\src_kernel_win_2_va_36_reg_5709_reg[1]_i_2_3 (gaussian_mac_mulawdI_U71_n_35),
        .\src_kernel_win_2_va_36_reg_5709_reg[2]_i_2_0 (gaussian_mac_mulawdI_U71_n_28),
        .\src_kernel_win_2_va_36_reg_5709_reg[2]_i_2_1 (gaussian_mac_mulawdI_U71_n_20),
        .\src_kernel_win_2_va_36_reg_5709_reg[2]_i_2_2 (gaussian_mac_mulawdI_U71_n_44),
        .\src_kernel_win_2_va_36_reg_5709_reg[2]_i_2_3 (gaussian_mac_mulawdI_U71_n_36),
        .\src_kernel_win_2_va_36_reg_5709_reg[3]_i_2_0 (gaussian_mac_mulawdI_U71_n_29),
        .\src_kernel_win_2_va_36_reg_5709_reg[3]_i_2_1 (gaussian_mac_mulawdI_U71_n_21),
        .\src_kernel_win_2_va_36_reg_5709_reg[3]_i_2_2 (gaussian_mac_mulawdI_U71_n_45),
        .\src_kernel_win_2_va_36_reg_5709_reg[3]_i_2_3 (gaussian_mac_mulawdI_U71_n_37),
        .\src_kernel_win_2_va_36_reg_5709_reg[4]_i_2_0 (gaussian_mac_mulawdI_U71_n_30),
        .\src_kernel_win_2_va_36_reg_5709_reg[4]_i_2_1 (gaussian_mac_mulawdI_U71_n_22),
        .\src_kernel_win_2_va_36_reg_5709_reg[4]_i_2_2 (gaussian_mac_mulawdI_U71_n_46),
        .\src_kernel_win_2_va_36_reg_5709_reg[4]_i_2_3 (gaussian_mac_mulawdI_U71_n_38),
        .\src_kernel_win_2_va_36_reg_5709_reg[5]_i_2_0 (gaussian_mac_mulawdI_U71_n_31),
        .\src_kernel_win_2_va_36_reg_5709_reg[5]_i_2_1 (gaussian_mac_mulawdI_U71_n_23),
        .\src_kernel_win_2_va_36_reg_5709_reg[5]_i_2_2 (gaussian_mac_mulawdI_U71_n_47),
        .\src_kernel_win_2_va_36_reg_5709_reg[5]_i_2_3 (gaussian_mac_mulawdI_U71_n_39),
        .\src_kernel_win_2_va_36_reg_5709_reg[6]_i_2_0 (gaussian_mac_mulawdI_U71_n_32),
        .\src_kernel_win_2_va_36_reg_5709_reg[6]_i_2_1 (gaussian_mac_mulawdI_U71_n_24),
        .\src_kernel_win_2_va_36_reg_5709_reg[6]_i_2_2 (gaussian_mac_mulawdI_U71_n_48),
        .\src_kernel_win_2_va_36_reg_5709_reg[6]_i_2_3 (gaussian_mac_mulawdI_U71_n_40),
        .\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_0 (ram_reg_6),
        .\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_1 (gaussian_mac_mulawdI_U71_n_33),
        .\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_2 (gaussian_mac_mulawdI_U71_n_25),
        .\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_3 (ram_reg_9),
        .\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_4 (ram_reg_8),
        .\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_5 (gaussian_mac_mulawdI_U71_n_49),
        .\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_6 (gaussian_mac_mulawdI_U71_n_41));
  cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_57 gaussian_mux_53_8qcK_U48
       (.DOBDO(ram_reg_7),
        .Q(tmp_62_reg_5443[1:0]),
        .brmerge_reg_5483_pp0_iter1_reg(brmerge_reg_5483_pp0_iter1_reg),
        .mux_2_0__9(mux_2_0__9),
        .\src_kernel_win_2_va_37_reg_5715_reg[0]_i_2_0 (gaussian_mac_mulawdI_U71_n_26),
        .\src_kernel_win_2_va_37_reg_5715_reg[0]_i_2_1 (gaussian_mac_mulawdI_U71_n_18),
        .\src_kernel_win_2_va_37_reg_5715_reg[0]_i_2_2 (gaussian_mac_mulawdI_U71_n_42),
        .\src_kernel_win_2_va_37_reg_5715_reg[0]_i_2_3 (gaussian_mac_mulawdI_U71_n_34),
        .\src_kernel_win_2_va_37_reg_5715_reg[1]_i_2_0 (gaussian_mac_mulawdI_U71_n_27),
        .\src_kernel_win_2_va_37_reg_5715_reg[1]_i_2_1 (gaussian_mac_mulawdI_U71_n_19),
        .\src_kernel_win_2_va_37_reg_5715_reg[1]_i_2_2 (gaussian_mac_mulawdI_U71_n_43),
        .\src_kernel_win_2_va_37_reg_5715_reg[1]_i_2_3 (gaussian_mac_mulawdI_U71_n_35),
        .\src_kernel_win_2_va_37_reg_5715_reg[2]_i_2_0 (gaussian_mac_mulawdI_U71_n_28),
        .\src_kernel_win_2_va_37_reg_5715_reg[2]_i_2_1 (gaussian_mac_mulawdI_U71_n_20),
        .\src_kernel_win_2_va_37_reg_5715_reg[2]_i_2_2 (gaussian_mac_mulawdI_U71_n_44),
        .\src_kernel_win_2_va_37_reg_5715_reg[2]_i_2_3 (gaussian_mac_mulawdI_U71_n_36),
        .\src_kernel_win_2_va_37_reg_5715_reg[3]_i_2_0 (gaussian_mac_mulawdI_U71_n_29),
        .\src_kernel_win_2_va_37_reg_5715_reg[3]_i_2_1 (gaussian_mac_mulawdI_U71_n_21),
        .\src_kernel_win_2_va_37_reg_5715_reg[3]_i_2_2 (gaussian_mac_mulawdI_U71_n_45),
        .\src_kernel_win_2_va_37_reg_5715_reg[3]_i_2_3 (gaussian_mac_mulawdI_U71_n_37),
        .\src_kernel_win_2_va_37_reg_5715_reg[4]_i_2_0 (gaussian_mac_mulawdI_U71_n_30),
        .\src_kernel_win_2_va_37_reg_5715_reg[4]_i_2_1 (gaussian_mac_mulawdI_U71_n_22),
        .\src_kernel_win_2_va_37_reg_5715_reg[4]_i_2_2 (gaussian_mac_mulawdI_U71_n_46),
        .\src_kernel_win_2_va_37_reg_5715_reg[4]_i_2_3 (gaussian_mac_mulawdI_U71_n_38),
        .\src_kernel_win_2_va_37_reg_5715_reg[5]_i_2_0 (gaussian_mac_mulawdI_U71_n_31),
        .\src_kernel_win_2_va_37_reg_5715_reg[5]_i_2_1 (gaussian_mac_mulawdI_U71_n_23),
        .\src_kernel_win_2_va_37_reg_5715_reg[5]_i_2_2 (gaussian_mac_mulawdI_U71_n_47),
        .\src_kernel_win_2_va_37_reg_5715_reg[5]_i_2_3 (gaussian_mac_mulawdI_U71_n_39),
        .\src_kernel_win_2_va_37_reg_5715_reg[6]_i_2_0 (gaussian_mac_mulawdI_U71_n_32),
        .\src_kernel_win_2_va_37_reg_5715_reg[6]_i_2_1 (gaussian_mac_mulawdI_U71_n_24),
        .\src_kernel_win_2_va_37_reg_5715_reg[6]_i_2_2 (gaussian_mac_mulawdI_U71_n_48),
        .\src_kernel_win_2_va_37_reg_5715_reg[6]_i_2_3 (gaussian_mac_mulawdI_U71_n_40),
        .\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_0 (ram_reg_6),
        .\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_1 (gaussian_mac_mulawdI_U71_n_33),
        .\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_2 (gaussian_mac_mulawdI_U71_n_25),
        .\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_3 (ram_reg_9),
        .\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_4 (ram_reg_8),
        .\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_5 (gaussian_mac_mulawdI_U71_n_49),
        .\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_6 (gaussian_mac_mulawdI_U71_n_41));
  cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_58 gaussian_mux_53_8qcK_U49
       (.DOBDO(ram_reg_7),
        .Q(tmp_63_reg_5450[1:0]),
        .brmerge_reg_5483_pp0_iter1_reg(brmerge_reg_5483_pp0_iter1_reg),
        .m_i_10_0(gaussian_mac_mulawdI_U71_n_32),
        .m_i_10_1(gaussian_mac_mulawdI_U71_n_24),
        .m_i_10_2(gaussian_mac_mulawdI_U71_n_48),
        .m_i_10_3(gaussian_mac_mulawdI_U71_n_40),
        .m_i_11_0(gaussian_mac_mulawdI_U71_n_31),
        .m_i_11_1(gaussian_mac_mulawdI_U71_n_23),
        .m_i_11_2(gaussian_mac_mulawdI_U71_n_47),
        .m_i_11_3(gaussian_mac_mulawdI_U71_n_39),
        .m_i_12_0(gaussian_mac_mulawdI_U71_n_30),
        .m_i_12_1(gaussian_mac_mulawdI_U71_n_22),
        .m_i_12_2(gaussian_mac_mulawdI_U71_n_46),
        .m_i_12_3(gaussian_mac_mulawdI_U71_n_38),
        .m_i_13_0(gaussian_mac_mulawdI_U71_n_29),
        .m_i_13_1(gaussian_mac_mulawdI_U71_n_21),
        .m_i_13_2(gaussian_mac_mulawdI_U71_n_45),
        .m_i_13_3(gaussian_mac_mulawdI_U71_n_37),
        .m_i_14_0(gaussian_mac_mulawdI_U71_n_28),
        .m_i_14_1(gaussian_mac_mulawdI_U71_n_20),
        .m_i_14_2(gaussian_mac_mulawdI_U71_n_44),
        .m_i_14_3(gaussian_mac_mulawdI_U71_n_36),
        .m_i_15_0(gaussian_mac_mulawdI_U71_n_27),
        .m_i_15_1(gaussian_mac_mulawdI_U71_n_19),
        .m_i_15_2(gaussian_mac_mulawdI_U71_n_43),
        .m_i_15_3(gaussian_mac_mulawdI_U71_n_35),
        .m_i_16_0(gaussian_mac_mulawdI_U71_n_26),
        .m_i_16_1(gaussian_mac_mulawdI_U71_n_18),
        .m_i_16_2(gaussian_mac_mulawdI_U71_n_42),
        .m_i_16_3(gaussian_mac_mulawdI_U71_n_34),
        .m_i_9_0(ram_reg_6),
        .m_i_9_1(gaussian_mac_mulawdI_U71_n_33),
        .m_i_9_2(gaussian_mac_mulawdI_U71_n_25),
        .m_i_9_3(ram_reg_9),
        .m_i_9_4(ram_reg_8),
        .m_i_9_5(gaussian_mac_mulawdI_U71_n_49),
        .m_i_9_6(gaussian_mac_mulawdI_U71_n_41),
        .mux_2_0__8(mux_2_0__8));
  cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_59 gaussian_mux_53_8qcK_U50
       (.DOBDO(ram_reg_7),
        .Q(tmp_64_reg_5457[0]),
        .brmerge_reg_5483_pp0_iter1_reg(brmerge_reg_5483_pp0_iter1_reg),
        .m(gaussian_mac_mulawdI_U71_n_26),
        .m_0(ram_reg_6),
        .m_1(gaussian_mac_mulawdI_U71_n_18),
        .m_10(gaussian_mac_mulawdI_U71_n_31),
        .m_11(gaussian_mac_mulawdI_U71_n_23),
        .m_12(gaussian_mac_mulawdI_U71_n_32),
        .m_13(gaussian_mac_mulawdI_U71_n_24),
        .m_14(gaussian_mac_mulawdI_U71_n_33),
        .m_15(gaussian_mac_mulawdI_U71_n_25),
        .m_16(ram_reg_9),
        .m_17(gaussian_mac_mulawdI_U71_n_42),
        .m_18(ram_reg_8),
        .m_19(gaussian_mac_mulawdI_U71_n_34),
        .m_2(gaussian_mac_mulawdI_U71_n_27),
        .m_20(gaussian_mac_mulawdI_U71_n_43),
        .m_21(gaussian_mac_mulawdI_U71_n_35),
        .m_22(gaussian_mac_mulawdI_U71_n_44),
        .m_23(gaussian_mac_mulawdI_U71_n_36),
        .m_24(gaussian_mac_mulawdI_U71_n_45),
        .m_25(gaussian_mac_mulawdI_U71_n_37),
        .m_26(gaussian_mac_mulawdI_U71_n_46),
        .m_27(gaussian_mac_mulawdI_U71_n_38),
        .m_28(gaussian_mac_mulawdI_U71_n_47),
        .m_29(gaussian_mac_mulawdI_U71_n_39),
        .m_3(gaussian_mac_mulawdI_U71_n_19),
        .m_30(gaussian_mac_mulawdI_U71_n_48),
        .m_31(gaussian_mac_mulawdI_U71_n_40),
        .m_32(gaussian_mac_mulawdI_U71_n_49),
        .m_33(gaussian_mac_mulawdI_U71_n_41),
        .m_4(gaussian_mac_mulawdI_U71_n_28),
        .m_5(gaussian_mac_mulawdI_U71_n_20),
        .m_6(gaussian_mac_mulawdI_U71_n_29),
        .m_7(gaussian_mac_mulawdI_U71_n_21),
        .m_8(gaussian_mac_mulawdI_U71_n_30),
        .m_9(gaussian_mac_mulawdI_U71_n_22),
        .mux_1_0__1(mux_1_0__1),
        .mux_1_1__1(mux_1_1__1));
  LUT4 #(
    .INIT(16'hF7F0)) 
    grp_Filter2D_fu_138_ap_start_reg_i_1
       (.I0(ap_CS_fsm_state3),
        .I1(exitcond390_i_fu_1091_p2),
        .I2(E),
        .I3(grp_Filter2D_fu_138_ap_start_reg),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_5353[0]_i_1 
       (.I0(\t_V_reg_1015_reg_n_0_[0] ),
        .O(p_assign_7_fu_1175_p2[0]));
  FDRE \i_V_reg_5353_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_assign_7_fu_1175_p2[0]),
        .Q(i_V_reg_5353[0]),
        .R(1'b0));
  FDRE \i_V_reg_5353_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_1096_p2[10]),
        .Q(i_V_reg_5353[10]),
        .R(1'b0));
  FDRE \i_V_reg_5353_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_1096_p2[11]),
        .Q(i_V_reg_5353[11]),
        .R(1'b0));
  FDRE \i_V_reg_5353_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_1096_p2[12]),
        .Q(i_V_reg_5353[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_5353_reg[12]_i_1 
       (.CI(\i_V_reg_5353_reg[8]_i_1_n_0 ),
        .CO({\i_V_reg_5353_reg[12]_i_1_n_0 ,\i_V_reg_5353_reg[12]_i_1_n_1 ,\i_V_reg_5353_reg[12]_i_1_n_2 ,\i_V_reg_5353_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_1096_p2[12:9]),
        .S({\t_V_reg_1015_reg_n_0_[12] ,\t_V_reg_1015_reg_n_0_[11] ,\t_V_reg_1015_reg_n_0_[10] ,\t_V_reg_1015_reg_n_0_[9] }));
  FDRE \i_V_reg_5353_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_1096_p2[13]),
        .Q(i_V_reg_5353[13]),
        .R(1'b0));
  FDRE \i_V_reg_5353_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_1096_p2[14]),
        .Q(i_V_reg_5353[14]),
        .R(1'b0));
  FDRE \i_V_reg_5353_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_1096_p2[15]),
        .Q(i_V_reg_5353[15]),
        .R(1'b0));
  FDRE \i_V_reg_5353_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_1096_p2[16]),
        .Q(i_V_reg_5353[16]),
        .R(1'b0));
  CARRY4 \i_V_reg_5353_reg[16]_i_1 
       (.CI(\i_V_reg_5353_reg[12]_i_1_n_0 ),
        .CO({\i_V_reg_5353_reg[16]_i_1_n_0 ,\i_V_reg_5353_reg[16]_i_1_n_1 ,\i_V_reg_5353_reg[16]_i_1_n_2 ,\i_V_reg_5353_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_1096_p2[16:13]),
        .S({\t_V_reg_1015_reg_n_0_[16] ,\t_V_reg_1015_reg_n_0_[15] ,\t_V_reg_1015_reg_n_0_[14] ,\t_V_reg_1015_reg_n_0_[13] }));
  FDRE \i_V_reg_5353_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_1096_p2[17]),
        .Q(i_V_reg_5353[17]),
        .R(1'b0));
  FDRE \i_V_reg_5353_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_1096_p2[18]),
        .Q(i_V_reg_5353[18]),
        .R(1'b0));
  FDRE \i_V_reg_5353_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_1096_p2[19]),
        .Q(i_V_reg_5353[19]),
        .R(1'b0));
  FDRE \i_V_reg_5353_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_1096_p2[1]),
        .Q(i_V_reg_5353[1]),
        .R(1'b0));
  FDRE \i_V_reg_5353_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_1096_p2[20]),
        .Q(i_V_reg_5353[20]),
        .R(1'b0));
  CARRY4 \i_V_reg_5353_reg[20]_i_1 
       (.CI(\i_V_reg_5353_reg[16]_i_1_n_0 ),
        .CO({\i_V_reg_5353_reg[20]_i_1_n_0 ,\i_V_reg_5353_reg[20]_i_1_n_1 ,\i_V_reg_5353_reg[20]_i_1_n_2 ,\i_V_reg_5353_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_1096_p2[20:17]),
        .S({\t_V_reg_1015_reg_n_0_[20] ,\t_V_reg_1015_reg_n_0_[19] ,\t_V_reg_1015_reg_n_0_[18] ,\t_V_reg_1015_reg_n_0_[17] }));
  FDRE \i_V_reg_5353_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_1096_p2[21]),
        .Q(i_V_reg_5353[21]),
        .R(1'b0));
  FDRE \i_V_reg_5353_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_1096_p2[22]),
        .Q(i_V_reg_5353[22]),
        .R(1'b0));
  FDRE \i_V_reg_5353_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_1096_p2[23]),
        .Q(i_V_reg_5353[23]),
        .R(1'b0));
  FDRE \i_V_reg_5353_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_1096_p2[24]),
        .Q(i_V_reg_5353[24]),
        .R(1'b0));
  CARRY4 \i_V_reg_5353_reg[24]_i_1 
       (.CI(\i_V_reg_5353_reg[20]_i_1_n_0 ),
        .CO({\i_V_reg_5353_reg[24]_i_1_n_0 ,\i_V_reg_5353_reg[24]_i_1_n_1 ,\i_V_reg_5353_reg[24]_i_1_n_2 ,\i_V_reg_5353_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_1096_p2[24:21]),
        .S({\t_V_reg_1015_reg_n_0_[24] ,\t_V_reg_1015_reg_n_0_[23] ,\t_V_reg_1015_reg_n_0_[22] ,\t_V_reg_1015_reg_n_0_[21] }));
  FDRE \i_V_reg_5353_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_1096_p2[25]),
        .Q(i_V_reg_5353[25]),
        .R(1'b0));
  FDRE \i_V_reg_5353_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_1096_p2[26]),
        .Q(i_V_reg_5353[26]),
        .R(1'b0));
  FDRE \i_V_reg_5353_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_1096_p2[27]),
        .Q(i_V_reg_5353[27]),
        .R(1'b0));
  FDRE \i_V_reg_5353_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_1096_p2[28]),
        .Q(i_V_reg_5353[28]),
        .R(1'b0));
  CARRY4 \i_V_reg_5353_reg[28]_i_1 
       (.CI(\i_V_reg_5353_reg[24]_i_1_n_0 ),
        .CO({\i_V_reg_5353_reg[28]_i_1_n_0 ,\i_V_reg_5353_reg[28]_i_1_n_1 ,\i_V_reg_5353_reg[28]_i_1_n_2 ,\i_V_reg_5353_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_1096_p2[28:25]),
        .S({\t_V_reg_1015_reg_n_0_[28] ,\t_V_reg_1015_reg_n_0_[27] ,\t_V_reg_1015_reg_n_0_[26] ,\t_V_reg_1015_reg_n_0_[25] }));
  FDRE \i_V_reg_5353_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_1096_p2[29]),
        .Q(i_V_reg_5353[29]),
        .R(1'b0));
  FDRE \i_V_reg_5353_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_1096_p2[2]),
        .Q(i_V_reg_5353[2]),
        .R(1'b0));
  FDRE \i_V_reg_5353_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_1096_p2[30]),
        .Q(i_V_reg_5353[30]),
        .R(1'b0));
  FDRE \i_V_reg_5353_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_1096_p2[31]),
        .Q(i_V_reg_5353[31]),
        .R(1'b0));
  CARRY4 \i_V_reg_5353_reg[31]_i_1 
       (.CI(\i_V_reg_5353_reg[28]_i_1_n_0 ),
        .CO({\NLW_i_V_reg_5353_reg[31]_i_1_CO_UNCONNECTED [3:2],\i_V_reg_5353_reg[31]_i_1_n_2 ,\i_V_reg_5353_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_5353_reg[31]_i_1_O_UNCONNECTED [3],i_V_fu_1096_p2[31:29]}),
        .S({1'b0,\t_V_reg_1015_reg_n_0_[31] ,\t_V_reg_1015_reg_n_0_[30] ,\t_V_reg_1015_reg_n_0_[29] }));
  FDRE \i_V_reg_5353_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_1096_p2[3]),
        .Q(i_V_reg_5353[3]),
        .R(1'b0));
  FDRE \i_V_reg_5353_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_1096_p2[4]),
        .Q(i_V_reg_5353[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_5353_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_reg_5353_reg[4]_i_1_n_0 ,\i_V_reg_5353_reg[4]_i_1_n_1 ,\i_V_reg_5353_reg[4]_i_1_n_2 ,\i_V_reg_5353_reg[4]_i_1_n_3 }),
        .CYINIT(\t_V_reg_1015_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_1096_p2[4:1]),
        .S({\t_V_reg_1015_reg_n_0_[4] ,\t_V_reg_1015_reg_n_0_[3] ,\t_V_reg_1015_reg_n_0_[2] ,\t_V_reg_1015_reg_n_0_[1] }));
  FDRE \i_V_reg_5353_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_1096_p2[5]),
        .Q(i_V_reg_5353[5]),
        .R(1'b0));
  FDRE \i_V_reg_5353_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_1096_p2[6]),
        .Q(i_V_reg_5353[6]),
        .R(1'b0));
  FDRE \i_V_reg_5353_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_1096_p2[7]),
        .Q(i_V_reg_5353[7]),
        .R(1'b0));
  FDRE \i_V_reg_5353_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_1096_p2[8]),
        .Q(i_V_reg_5353[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_5353_reg[8]_i_1 
       (.CI(\i_V_reg_5353_reg[4]_i_1_n_0 ),
        .CO({\i_V_reg_5353_reg[8]_i_1_n_0 ,\i_V_reg_5353_reg[8]_i_1_n_1 ,\i_V_reg_5353_reg[8]_i_1_n_2 ,\i_V_reg_5353_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_1096_p2[8:5]),
        .S({\t_V_reg_1015_reg_n_0_[8] ,\t_V_reg_1015_reg_n_0_[7] ,\t_V_reg_1015_reg_n_0_[6] ,\t_V_reg_1015_reg_n_0_[5] }));
  FDRE \i_V_reg_5353_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_1096_p2[9]),
        .Q(i_V_reg_5353[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000A8880000)) 
    internal_empty_n_i_2
       (.I0(\SRL_SIG_reg[1][0] [1]),
        .I1(internal_empty_n_i_4_n_0),
        .I2(exitcond390_i_fu_1091_p2),
        .I3(ap_CS_fsm_state3),
        .I4(GaussianBlur_U0_ap_start),
        .I5(internal_empty_n_reg_0),
        .O(\ap_CS_fsm_reg[1]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h2)) 
    internal_empty_n_i_4
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_Filter2D_fu_138_ap_start_reg),
        .O(internal_empty_n_i_4_n_0));
  cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb k_buf_0_val_5_U
       (.D(col_buf_0_val_0_0_fu_1814_p3),
        .DIADI(DIADI),
        .Q(k_buf_2_val_9_addr_reg_5609),
        .WEA(k_buf_0_val_5_ce1),
        .ap_clk(ap_clk),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .ram_reg(DOBDO),
        .ram_reg_0(x_reg_5477),
        .\right_border_buf_0_s_fu_506_reg[0] (gaussian_mac_mulawdI_U65_n_18),
        .\right_border_buf_0_s_fu_506_reg[1] (gaussian_mac_mulawdI_U65_n_19),
        .\right_border_buf_0_s_fu_506_reg[2] (gaussian_mac_mulawdI_U65_n_20),
        .\right_border_buf_0_s_fu_506_reg[3] (gaussian_mac_mulawdI_U65_n_21),
        .\right_border_buf_0_s_fu_506_reg[4] (gaussian_mac_mulawdI_U65_n_22),
        .\right_border_buf_0_s_fu_506_reg[5] (gaussian_mac_mulawdI_U65_n_23),
        .\right_border_buf_0_s_fu_506_reg[6] (gaussian_mac_mulawdI_U65_n_24),
        .\right_border_buf_0_s_fu_506_reg[7] (\brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .\right_border_buf_0_s_fu_506_reg[7]_0 (gaussian_mac_mulawdI_U65_n_25));
  FDRE \k_buf_0_val_5_addr_reg_5506_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_addr_reg_55060),
        .D(x_reg_5477[0]),
        .Q(k_buf_2_val_9_addr_reg_5609[0]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_addr_reg_5506_reg[10] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_addr_reg_55060),
        .D(x_reg_5477[10]),
        .Q(k_buf_2_val_9_addr_reg_5609[10]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_addr_reg_5506_reg[1] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_addr_reg_55060),
        .D(x_reg_5477[1]),
        .Q(k_buf_2_val_9_addr_reg_5609[1]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_addr_reg_5506_reg[2] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_addr_reg_55060),
        .D(x_reg_5477[2]),
        .Q(k_buf_2_val_9_addr_reg_5609[2]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_addr_reg_5506_reg[3] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_addr_reg_55060),
        .D(x_reg_5477[3]),
        .Q(k_buf_2_val_9_addr_reg_5609[3]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_addr_reg_5506_reg[4] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_addr_reg_55060),
        .D(x_reg_5477[4]),
        .Q(k_buf_2_val_9_addr_reg_5609[4]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_addr_reg_5506_reg[5] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_addr_reg_55060),
        .D(x_reg_5477[5]),
        .Q(k_buf_2_val_9_addr_reg_5609[5]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_addr_reg_5506_reg[6] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_addr_reg_55060),
        .D(x_reg_5477[6]),
        .Q(k_buf_2_val_9_addr_reg_5609[6]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_addr_reg_5506_reg[7] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_addr_reg_55060),
        .D(x_reg_5477[7]),
        .Q(k_buf_2_val_9_addr_reg_5609[7]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_addr_reg_5506_reg[8] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_addr_reg_55060),
        .D(x_reg_5477[8]),
        .Q(k_buf_2_val_9_addr_reg_5609[8]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_addr_reg_5506_reg[9] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_addr_reg_55060),
        .D(x_reg_5477[9]),
        .Q(k_buf_2_val_9_addr_reg_5609[9]),
        .R(1'b0));
  cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_60 k_buf_0_val_6_U
       (.D(src_kernel_win_0_va_21_fu_2051_p3),
        .DOBDO(ram_reg),
        .Q(k_buf_2_val_9_addr_reg_5609),
        .WEA(k_buf_0_val_6_ce1),
        .ap_clk(ap_clk),
        .col_buf_0_val_4_0_fu_1902_p3(col_buf_0_val_4_0_fu_1902_p3),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .mux_2_0__2(mux_2_0__2),
        .or_cond_i_i_reg_5473_pp0_iter1_reg(or_cond_i_i_reg_5473_pp0_iter1_reg),
        .\or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0] (\or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0]_0 ),
        .ram_reg(col_buf_0_val_1_0_fu_1836_p3),
        .ram_reg_0(x_reg_5477),
        .ram_reg_1(ram_reg_10),
        .ram_reg_2(\exitcond389_i_reg_5464_pp0_iter1_reg_reg_n_0_[0] ),
        .ram_reg_3(\tmp_10_reg_5363_reg_n_0_[0] ),
        .\right_border_buf_0_3_fu_526_reg[0] (gaussian_mac_mulawdI_U65_n_26),
        .\right_border_buf_0_3_fu_526_reg[1] (gaussian_mac_mulawdI_U65_n_27),
        .\right_border_buf_0_3_fu_526_reg[2] (gaussian_mac_mulawdI_U65_n_28),
        .\right_border_buf_0_3_fu_526_reg[3] (gaussian_mac_mulawdI_U65_n_29),
        .\right_border_buf_0_3_fu_526_reg[4] (gaussian_mac_mulawdI_U65_n_30),
        .\right_border_buf_0_3_fu_526_reg[5] (gaussian_mac_mulawdI_U65_n_31),
        .\right_border_buf_0_3_fu_526_reg[6] (gaussian_mac_mulawdI_U65_n_32),
        .\right_border_buf_0_3_fu_526_reg[7] (\brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .\right_border_buf_0_3_fu_526_reg[7]_0 (gaussian_mac_mulawdI_U65_n_33),
        .\src_kernel_win_0_va_21_reg_5621_reg[7] (tmp_61_reg_5436[2]),
        .tmp_12_reg_5380(tmp_12_reg_5380),
        .tmp_9_reg_5358(tmp_9_reg_5358));
  cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_61 k_buf_0_val_7_U
       (.D(col_buf_0_val_2_0_fu_1858_p3),
        .Q(k_buf_2_val_9_addr_reg_5609),
        .WEA(k_buf_0_val_7_ce1),
        .ap_clk(ap_clk),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .ram_reg(ram_reg_0),
        .ram_reg_0(x_reg_5477),
        .ram_reg_1(ram_reg_11),
        .\right_border_buf_0_6_fu_546_reg[0] (gaussian_mac_mulawdI_U65_n_34),
        .\right_border_buf_0_6_fu_546_reg[1] (gaussian_mac_mulawdI_U65_n_35),
        .\right_border_buf_0_6_fu_546_reg[2] (gaussian_mac_mulawdI_U65_n_36),
        .\right_border_buf_0_6_fu_546_reg[3] (gaussian_mac_mulawdI_U65_n_37),
        .\right_border_buf_0_6_fu_546_reg[4] (gaussian_mac_mulawdI_U65_n_38),
        .\right_border_buf_0_6_fu_546_reg[5] (gaussian_mac_mulawdI_U65_n_39),
        .\right_border_buf_0_6_fu_546_reg[6] (gaussian_mac_mulawdI_U65_n_40),
        .\right_border_buf_0_6_fu_546_reg[7] (\brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .\right_border_buf_0_6_fu_546_reg[7]_0 (gaussian_mac_mulawdI_U65_n_41));
  cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_62 k_buf_0_val_8_U
       (.D(src_kernel_win_0_va_24_fu_2117_p3),
        .Q(k_buf_2_val_9_addr_reg_5609),
        .WEA(k_buf_0_val_6_ce1),
        .ap_clk(ap_clk),
        .col_buf_0_val_4_0_fu_1902_p3(col_buf_0_val_4_0_fu_1902_p3),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .m(tmp_64_reg_5457[2:1]),
        .mux_1_0(mux_1_0),
        .mux_1_1(mux_1_1),
        .ram_reg(ram_reg_1),
        .ram_reg_0(col_buf_0_val_3_0_fu_1880_p3),
        .ram_reg_1(x_reg_5477),
        .ram_reg_2(ram_reg_12),
        .\right_border_buf_0_9_fu_566_reg[0] (gaussian_mac_mulawdI_U65_n_42),
        .\right_border_buf_0_9_fu_566_reg[1] (gaussian_mac_mulawdI_U65_n_43),
        .\right_border_buf_0_9_fu_566_reg[2] (gaussian_mac_mulawdI_U65_n_44),
        .\right_border_buf_0_9_fu_566_reg[3] (gaussian_mac_mulawdI_U65_n_45),
        .\right_border_buf_0_9_fu_566_reg[4] (gaussian_mac_mulawdI_U65_n_46),
        .\right_border_buf_0_9_fu_566_reg[5] (gaussian_mac_mulawdI_U65_n_47),
        .\right_border_buf_0_9_fu_566_reg[6] (gaussian_mac_mulawdI_U65_n_48),
        .\right_border_buf_0_9_fu_566_reg[7] (\brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .\right_border_buf_0_9_fu_566_reg[7]_0 (gaussian_mac_mulawdI_U65_n_49),
        .tmp_12_reg_5380(tmp_12_reg_5380));
  cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_63 k_buf_0_val_9_U
       (.D(src_kernel_win_0_va_20_fu_2029_p3),
        .Q(k_buf_2_val_9_addr_reg_5609),
        .WEA(k_buf_0_val_5_ce1),
        .ap_clk(ap_clk),
        .col_buf_0_val_4_0_fu_1902_p3(col_buf_0_val_4_0_fu_1902_p3),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .m(tmp_63_reg_5450[2]),
        .m_0(col_buf_0_val_3_0_fu_1880_p3),
        .mux_2_0(mux_2_0),
        .mux_2_0__0(mux_2_0__0),
        .mux_2_0__1(mux_2_0__1),
        .ram_reg(x_reg_5477),
        .ram_reg_0(ram_reg_13),
        .\right_border_buf_0_12_fu_586_reg[0] (gaussian_mac_mulawdI_U65_n_50),
        .\right_border_buf_0_12_fu_586_reg[1] (gaussian_mac_mulawdI_U65_n_51),
        .\right_border_buf_0_12_fu_586_reg[2] (gaussian_mac_mulawdI_U65_n_52),
        .\right_border_buf_0_12_fu_586_reg[3] (gaussian_mac_mulawdI_U65_n_53),
        .\right_border_buf_0_12_fu_586_reg[4] (gaussian_mac_mulawdI_U65_n_54),
        .\right_border_buf_0_12_fu_586_reg[5] (gaussian_mac_mulawdI_U65_n_55),
        .\right_border_buf_0_12_fu_586_reg[6] (gaussian_mac_mulawdI_U65_n_56),
        .\right_border_buf_0_12_fu_586_reg[7] (\brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .\right_border_buf_0_12_fu_586_reg[7]_0 (gaussian_mac_mulawdI_U65_n_57),
        .\src_kernel_win_0_va_20_reg_5615_reg[7] (tmp_60_reg_5429[2]),
        .\src_kernel_win_0_va_20_reg_5615_reg[7]_0 (col_buf_0_val_0_0_fu_1814_p3),
        .\src_kernel_win_0_va_22_reg_5627_reg[7] (tmp_62_reg_5443[2]),
        .\src_kernel_win_0_va_22_reg_5627_reg[7]_0 (col_buf_0_val_2_0_fu_1858_p3),
        .tmp_12_reg_5380(tmp_12_reg_5380),
        .\tmp_62_reg_5443_reg[2] (src_kernel_win_0_va_22_fu_2073_p3),
        .\tmp_63_reg_5450_reg[2] (src_kernel_win_0_va_23_fu_2095_p3));
  cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_64 k_buf_1_val_5_U
       (.D(col_buf_1_val_0_0_fu_2204_p3),
        .Q(k_buf_2_val_9_addr_reg_5609),
        .WEA(k_buf_0_val_5_ce1),
        .ap_clk(ap_clk),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .ram_reg(ram_reg_2),
        .ram_reg_0(x_reg_5477),
        .ram_reg_1(ram_reg_14),
        .\right_border_buf_1_s_fu_606_reg[0] (gaussian_mac_mulawdI_U68_n_18),
        .\right_border_buf_1_s_fu_606_reg[1] (gaussian_mac_mulawdI_U68_n_19),
        .\right_border_buf_1_s_fu_606_reg[2] (gaussian_mac_mulawdI_U68_n_20),
        .\right_border_buf_1_s_fu_606_reg[3] (gaussian_mac_mulawdI_U68_n_21),
        .\right_border_buf_1_s_fu_606_reg[4] (gaussian_mac_mulawdI_U68_n_22),
        .\right_border_buf_1_s_fu_606_reg[5] (gaussian_mac_mulawdI_U68_n_23),
        .\right_border_buf_1_s_fu_606_reg[6] (gaussian_mac_mulawdI_U68_n_24),
        .\right_border_buf_1_s_fu_606_reg[7] (\brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .\right_border_buf_1_s_fu_606_reg[7]_0 (gaussian_mac_mulawdI_U68_n_25));
  cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_65 k_buf_1_val_6_U
       (.D(src_kernel_win_1_va_21_fu_2435_p3),
        .DOBDO(ram_reg_3),
        .Q(k_buf_2_val_9_addr_reg_5609),
        .WEA(k_buf_0_val_6_ce1),
        .ap_clk(ap_clk),
        .col_buf_1_val_4_0_fu_2292_p3(col_buf_1_val_4_0_fu_2292_p3),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .mux_2_0__6(mux_2_0__6),
        .ram_reg(col_buf_1_val_1_0_fu_2226_p3),
        .ram_reg_0(x_reg_5477),
        .ram_reg_1(ram_reg_15),
        .\right_border_buf_1_3_fu_626_reg[0] (gaussian_mac_mulawdI_U68_n_26),
        .\right_border_buf_1_3_fu_626_reg[1] (gaussian_mac_mulawdI_U68_n_27),
        .\right_border_buf_1_3_fu_626_reg[2] (gaussian_mac_mulawdI_U68_n_28),
        .\right_border_buf_1_3_fu_626_reg[3] (gaussian_mac_mulawdI_U68_n_29),
        .\right_border_buf_1_3_fu_626_reg[4] (gaussian_mac_mulawdI_U68_n_30),
        .\right_border_buf_1_3_fu_626_reg[5] (gaussian_mac_mulawdI_U68_n_31),
        .\right_border_buf_1_3_fu_626_reg[6] (gaussian_mac_mulawdI_U68_n_32),
        .\right_border_buf_1_3_fu_626_reg[7] (\brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .\right_border_buf_1_3_fu_626_reg[7]_0 (gaussian_mac_mulawdI_U68_n_33),
        .\src_kernel_win_1_va_21_reg_5665_reg[7] (tmp_61_reg_5436[2]),
        .tmp_12_reg_5380(tmp_12_reg_5380));
  cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_66 k_buf_1_val_7_U
       (.D(col_buf_1_val_2_0_fu_2248_p3),
        .Q(k_buf_2_val_9_addr_reg_5609),
        .WEA(k_buf_0_val_7_ce1),
        .ap_clk(ap_clk),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .ram_reg(ram_reg_4),
        .ram_reg_0(x_reg_5477),
        .ram_reg_1(ram_reg_16),
        .\right_border_buf_1_6_fu_646_reg[0] (gaussian_mac_mulawdI_U68_n_34),
        .\right_border_buf_1_6_fu_646_reg[1] (gaussian_mac_mulawdI_U68_n_35),
        .\right_border_buf_1_6_fu_646_reg[2] (gaussian_mac_mulawdI_U68_n_36),
        .\right_border_buf_1_6_fu_646_reg[3] (gaussian_mac_mulawdI_U68_n_37),
        .\right_border_buf_1_6_fu_646_reg[4] (gaussian_mac_mulawdI_U68_n_38),
        .\right_border_buf_1_6_fu_646_reg[5] (gaussian_mac_mulawdI_U68_n_39),
        .\right_border_buf_1_6_fu_646_reg[6] (gaussian_mac_mulawdI_U68_n_40),
        .\right_border_buf_1_6_fu_646_reg[7] (\brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .\right_border_buf_1_6_fu_646_reg[7]_0 (gaussian_mac_mulawdI_U68_n_41));
  cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_67 k_buf_1_val_8_U
       (.D(src_kernel_win_1_va_24_fu_2501_p3),
        .Q(k_buf_2_val_9_addr_reg_5609),
        .WEA(k_buf_0_val_6_ce1),
        .ap_clk(ap_clk),
        .col_buf_1_val_4_0_fu_2292_p3(col_buf_1_val_4_0_fu_2292_p3),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .m(tmp_64_reg_5457[2:1]),
        .mux_1_0__0(mux_1_0__0),
        .mux_1_1__0(mux_1_1__0),
        .ram_reg(ram_reg_5),
        .ram_reg_0(col_buf_1_val_3_0_fu_2270_p3),
        .ram_reg_1(x_reg_5477),
        .ram_reg_2(ram_reg_17),
        .\right_border_buf_1_10_fu_666_reg[0] (gaussian_mac_mulawdI_U68_n_42),
        .\right_border_buf_1_10_fu_666_reg[1] (gaussian_mac_mulawdI_U68_n_43),
        .\right_border_buf_1_10_fu_666_reg[2] (gaussian_mac_mulawdI_U68_n_44),
        .\right_border_buf_1_10_fu_666_reg[3] (gaussian_mac_mulawdI_U68_n_45),
        .\right_border_buf_1_10_fu_666_reg[4] (gaussian_mac_mulawdI_U68_n_46),
        .\right_border_buf_1_10_fu_666_reg[5] (gaussian_mac_mulawdI_U68_n_47),
        .\right_border_buf_1_10_fu_666_reg[6] (gaussian_mac_mulawdI_U68_n_48),
        .\right_border_buf_1_10_fu_666_reg[7] (\brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .\right_border_buf_1_10_fu_666_reg[7]_0 (gaussian_mac_mulawdI_U68_n_49),
        .tmp_12_reg_5380(tmp_12_reg_5380));
  cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_68 k_buf_1_val_9_U
       (.D(src_kernel_win_1_va_20_fu_2413_p3),
        .Q(k_buf_2_val_9_addr_reg_5609),
        .WEA(k_buf_0_val_5_ce1),
        .ap_clk(ap_clk),
        .col_buf_1_val_4_0_fu_2292_p3(col_buf_1_val_4_0_fu_2292_p3),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .m(tmp_63_reg_5450[2]),
        .m_0(col_buf_1_val_3_0_fu_2270_p3),
        .mux_2_0__3(mux_2_0__3),
        .mux_2_0__4(mux_2_0__4),
        .mux_2_0__5(mux_2_0__5),
        .ram_reg(x_reg_5477),
        .ram_reg_0(ram_reg_18),
        .\right_border_buf_1_14_fu_682_reg[0] (gaussian_mac_mulawdI_U68_n_50),
        .\right_border_buf_1_14_fu_682_reg[1] (gaussian_mac_mulawdI_U68_n_51),
        .\right_border_buf_1_14_fu_682_reg[2] (gaussian_mac_mulawdI_U68_n_52),
        .\right_border_buf_1_14_fu_682_reg[3] (gaussian_mac_mulawdI_U68_n_53),
        .\right_border_buf_1_14_fu_682_reg[4] (gaussian_mac_mulawdI_U68_n_54),
        .\right_border_buf_1_14_fu_682_reg[5] (gaussian_mac_mulawdI_U68_n_55),
        .\right_border_buf_1_14_fu_682_reg[6] (gaussian_mac_mulawdI_U68_n_56),
        .\right_border_buf_1_14_fu_682_reg[7] (\brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .\right_border_buf_1_14_fu_682_reg[7]_0 (gaussian_mac_mulawdI_U68_n_57),
        .\src_kernel_win_1_va_20_reg_5659_reg[7] (tmp_60_reg_5429[2]),
        .\src_kernel_win_1_va_20_reg_5659_reg[7]_0 (col_buf_1_val_0_0_fu_2204_p3),
        .\src_kernel_win_1_va_22_reg_5671_reg[7] (tmp_62_reg_5443[2]),
        .\src_kernel_win_1_va_22_reg_5671_reg[7]_0 (col_buf_1_val_2_0_fu_2248_p3),
        .tmp_12_reg_5380(tmp_12_reg_5380),
        .\tmp_62_reg_5443_reg[2] (src_kernel_win_1_va_22_fu_2457_p3),
        .\tmp_63_reg_5450_reg[2] (src_kernel_win_1_va_23_fu_2479_p3));
  cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_69 k_buf_2_val_5_U
       (.D(col_buf_2_val_0_0_fu_2564_p3),
        .Q(k_buf_2_val_9_addr_reg_5609),
        .WEA(k_buf_0_val_5_ce1),
        .ap_clk(ap_clk),
        .brmerge_reg_5483_pp0_iter1_reg(brmerge_reg_5483_pp0_iter1_reg),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .ram_reg(ram_reg_6),
        .ram_reg_0(x_reg_5477),
        .ram_reg_1(ram_reg_19),
        .\right_border_buf_2_14_fu_658_reg[0] (gaussian_mac_mulawdI_U71_n_18),
        .\right_border_buf_2_14_fu_658_reg[1] (gaussian_mac_mulawdI_U71_n_19),
        .\right_border_buf_2_14_fu_658_reg[2] (gaussian_mac_mulawdI_U71_n_20),
        .\right_border_buf_2_14_fu_658_reg[3] (gaussian_mac_mulawdI_U71_n_21),
        .\right_border_buf_2_14_fu_658_reg[4] (gaussian_mac_mulawdI_U71_n_22),
        .\right_border_buf_2_14_fu_658_reg[5] (gaussian_mac_mulawdI_U71_n_23),
        .\right_border_buf_2_14_fu_658_reg[6] (gaussian_mac_mulawdI_U71_n_24),
        .\right_border_buf_2_14_fu_658_reg[7] (gaussian_mac_mulawdI_U71_n_25));
  cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_70 k_buf_2_val_6_U
       (.D(src_kernel_win_2_va_36_fu_2771_p3),
        .DOBDO(ram_reg_7),
        .Q(k_buf_2_val_9_addr_reg_5609),
        .WEA(k_buf_0_val_6_ce1),
        .ap_clk(ap_clk),
        .brmerge_reg_5483_pp0_iter1_reg(brmerge_reg_5483_pp0_iter1_reg),
        .col_buf_2_val_4_0_fu_2652_p3(col_buf_2_val_4_0_fu_2652_p3),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .mux_2_0__10(mux_2_0__10),
        .ram_reg(col_buf_2_val_1_0_fu_2586_p3),
        .ram_reg_0(x_reg_5477),
        .ram_reg_1(ram_reg_20),
        .\right_border_buf_2_11_fu_622_reg[0] (gaussian_mac_mulawdI_U71_n_26),
        .\right_border_buf_2_11_fu_622_reg[1] (gaussian_mac_mulawdI_U71_n_27),
        .\right_border_buf_2_11_fu_622_reg[2] (gaussian_mac_mulawdI_U71_n_28),
        .\right_border_buf_2_11_fu_622_reg[3] (gaussian_mac_mulawdI_U71_n_29),
        .\right_border_buf_2_11_fu_622_reg[4] (gaussian_mac_mulawdI_U71_n_30),
        .\right_border_buf_2_11_fu_622_reg[5] (gaussian_mac_mulawdI_U71_n_31),
        .\right_border_buf_2_11_fu_622_reg[6] (gaussian_mac_mulawdI_U71_n_32),
        .\right_border_buf_2_11_fu_622_reg[7] (gaussian_mac_mulawdI_U71_n_33),
        .\src_kernel_win_2_va_36_reg_5709_reg[7] (tmp_61_reg_5436[2]),
        .tmp_12_reg_5380(tmp_12_reg_5380));
  cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_71 k_buf_2_val_7_U
       (.D(col_buf_2_val_2_0_fu_2608_p3),
        .Q(k_buf_2_val_9_addr_reg_5609),
        .WEA(k_buf_0_val_7_ce1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .brmerge_reg_5483_pp0_iter1_reg(brmerge_reg_5483_pp0_iter1_reg),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .or_cond_i_i_reg_5473_pp0_iter1_reg(or_cond_i_i_reg_5473_pp0_iter1_reg),
        .ram_reg(ram_reg_8),
        .ram_reg_0(x_reg_5477),
        .ram_reg_1(ram_reg_21),
        .ram_reg_2(\tmp_342_0_2_reg_5376_reg_n_0_[0] ),
        .ram_reg_3(gaussian_mac_mulasc4_U60_n_19),
        .ram_reg_4(\tmp_10_reg_5363_reg_n_0_[0] ),
        .right_border_buf_0_10_fu_5700(right_border_buf_0_10_fu_5700),
        .\right_border_buf_2_8_fu_598_reg[0] (gaussian_mac_mulawdI_U71_n_34),
        .\right_border_buf_2_8_fu_598_reg[1] (gaussian_mac_mulawdI_U71_n_35),
        .\right_border_buf_2_8_fu_598_reg[2] (gaussian_mac_mulawdI_U71_n_36),
        .\right_border_buf_2_8_fu_598_reg[3] (gaussian_mac_mulawdI_U71_n_37),
        .\right_border_buf_2_8_fu_598_reg[4] (gaussian_mac_mulawdI_U71_n_38),
        .\right_border_buf_2_8_fu_598_reg[5] (gaussian_mac_mulawdI_U71_n_39),
        .\right_border_buf_2_8_fu_598_reg[6] (gaussian_mac_mulawdI_U71_n_40),
        .\right_border_buf_2_8_fu_598_reg[7] (gaussian_mac_mulawdI_U71_n_41));
  cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_72 k_buf_2_val_8_U
       (.D(src_kernel_win_2_va_39_fu_2837_p3),
        .Q(k_buf_2_val_9_addr_reg_5609),
        .WEA(k_buf_0_val_6_ce1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .brmerge_reg_5483_pp0_iter1_reg(brmerge_reg_5483_pp0_iter1_reg),
        .col_buf_2_val_4_0_fu_2652_p3(col_buf_2_val_4_0_fu_2652_p3),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .m(tmp_64_reg_5457[2:1]),
        .mux_1_0__1(mux_1_0__1),
        .mux_1_1__1(mux_1_1__1),
        .or_cond_i_i_reg_5473_pp0_iter1_reg(or_cond_i_i_reg_5473_pp0_iter1_reg),
        .ram_reg(ram_reg_9),
        .ram_reg_0(col_buf_2_val_3_0_fu_2630_p3),
        .ram_reg_1(x_reg_5477),
        .ram_reg_2(ram_reg_22),
        .ram_reg_3(\tmp_342_0_1_reg_5372_reg_n_0_[0] ),
        .ram_reg_4(gaussian_mac_mulasc4_U60_n_19),
        .ram_reg_5(\tmp_10_reg_5363_reg_n_0_[0] ),
        .right_border_buf_0_10_fu_5700(right_border_buf_0_10_fu_5700),
        .\right_border_buf_2_5_fu_562_reg[0] (gaussian_mac_mulawdI_U71_n_42),
        .\right_border_buf_2_5_fu_562_reg[1] (gaussian_mac_mulawdI_U71_n_43),
        .\right_border_buf_2_5_fu_562_reg[2] (gaussian_mac_mulawdI_U71_n_44),
        .\right_border_buf_2_5_fu_562_reg[3] (gaussian_mac_mulawdI_U71_n_45),
        .\right_border_buf_2_5_fu_562_reg[4] (gaussian_mac_mulawdI_U71_n_46),
        .\right_border_buf_2_5_fu_562_reg[5] (gaussian_mac_mulawdI_U71_n_47),
        .\right_border_buf_2_5_fu_562_reg[6] (gaussian_mac_mulawdI_U71_n_48),
        .\right_border_buf_2_5_fu_562_reg[7] (gaussian_mac_mulawdI_U71_n_49),
        .tmp_12_reg_5380(tmp_12_reg_5380));
  cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_73 k_buf_2_val_9_U
       (.D(src_kernel_win_2_va_35_fu_2749_p3),
        .Q(k_buf_2_val_9_addr_reg_5609),
        .WEA(k_buf_0_val_5_ce1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .brmerge_reg_5483_pp0_iter1_reg(brmerge_reg_5483_pp0_iter1_reg),
        .col_buf_2_val_4_0_fu_2652_p3(col_buf_2_val_4_0_fu_2652_p3),
        .dst_data_stream_0_V_full_n(dst_data_stream_0_V_full_n),
        .dst_data_stream_1_V_full_n(dst_data_stream_1_V_full_n),
        .dst_data_stream_2_V_full_n(dst_data_stream_2_V_full_n),
        .internal_empty_n_reg(k_buf_2_val_9_U_n_35),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .m(tmp_63_reg_5450[2]),
        .m_0(col_buf_2_val_3_0_fu_2630_p3),
        .mux_2_0__7(mux_2_0__7),
        .mux_2_0__8(mux_2_0__8),
        .mux_2_0__9(mux_2_0__9),
        .or_cond_i_i_reg_5473_pp0_iter1_reg(or_cond_i_i_reg_5473_pp0_iter1_reg),
        .\or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0] (k_buf_2_val_9_U_n_36),
        .or_cond_i_reg_5502_pp0_iter7_reg(or_cond_i_reg_5502_pp0_iter7_reg),
        .ram_reg(x_reg_5477),
        .ram_reg_0(ram_reg_23),
        .ram_reg_1(\tmp_11_reg_5368_reg_n_0_[0] ),
        .ram_reg_2(gaussian_mac_mulasc4_U60_n_19),
        .ram_reg_3(ap_CS_fsm_pp0_stage0),
        .ram_reg_i_11(ap_enable_reg_pp0_iter8_reg_n_0),
        .right_border_buf_0_10_fu_5700(right_border_buf_0_10_fu_5700),
        .\right_border_buf_2_2_fu_538_reg[0] (gaussian_mac_mulawdI_U71_n_50),
        .\right_border_buf_2_2_fu_538_reg[1] (gaussian_mac_mulawdI_U71_n_51),
        .\right_border_buf_2_2_fu_538_reg[2] (gaussian_mac_mulawdI_U71_n_52),
        .\right_border_buf_2_2_fu_538_reg[3] (gaussian_mac_mulawdI_U71_n_53),
        .\right_border_buf_2_2_fu_538_reg[4] (gaussian_mac_mulawdI_U71_n_54),
        .\right_border_buf_2_2_fu_538_reg[5] (gaussian_mac_mulawdI_U71_n_55),
        .\right_border_buf_2_2_fu_538_reg[6] (gaussian_mac_mulawdI_U71_n_56),
        .\right_border_buf_2_2_fu_538_reg[7] (gaussian_mac_mulawdI_U71_n_57),
        .\right_border_buf_2_s_fu_518_reg[0] (\tmp_10_reg_5363_reg_n_0_[0] ),
        .\right_border_buf_2_s_fu_518_reg[0]_0 (\exitcond389_i_reg_5464_pp0_iter1_reg_reg_n_0_[0] ),
        .src_data_stream_0_V_empty_n(src_data_stream_0_V_empty_n),
        .src_data_stream_1_V_empty_n(src_data_stream_1_V_empty_n),
        .src_data_stream_2_V_empty_n(src_data_stream_2_V_empty_n),
        .\src_kernel_win_2_va_35_reg_5703_reg[7] (tmp_60_reg_5429[2]),
        .\src_kernel_win_2_va_35_reg_5703_reg[7]_0 (col_buf_2_val_0_0_fu_2564_p3),
        .\src_kernel_win_2_va_37_reg_5715_reg[7] (tmp_62_reg_5443[2]),
        .\src_kernel_win_2_va_37_reg_5715_reg[7]_0 (col_buf_2_val_2_0_fu_2608_p3),
        .tmp_12_reg_5380(tmp_12_reg_5380),
        .\tmp_62_reg_5443_reg[2] (src_kernel_win_2_va_37_fu_2793_p3),
        .\tmp_63_reg_5450_reg[2] (src_kernel_win_2_va_38_fu_2815_p3),
        .tmp_9_reg_5358(tmp_9_reg_5358));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(shiftReg_ce_2),
        .I2(\mOutPtr_reg[0]_5 ),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1]_1 ),
        .I1(shiftReg_ce_2),
        .I2(\mOutPtr_reg[0]_6 ),
        .O(\mOutPtr_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\ap_CS_fsm_reg[1]_2 ),
        .I1(shiftReg_ce_2),
        .I2(\mOutPtr_reg[0]_7 ),
        .O(\mOutPtr_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1__2 
       (.I0(shiftReg_ce),
        .I1(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I2(\mOutPtr_reg[0]_8 ),
        .O(\mOutPtr_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1__3 
       (.I0(shiftReg_ce_0),
        .I1(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I2(\mOutPtr_reg[0]_9 ),
        .O(\mOutPtr_reg[0]_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1__4 
       (.I0(shiftReg_ce_1),
        .I1(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I2(\mOutPtr_reg[0]_10 ),
        .O(\mOutPtr_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \mOutPtr[1]_i_2 
       (.I0(k_buf_2_val_9_U_n_36),
        .I1(k_buf_2_val_9_U_n_35),
        .I2(\SRL_SIG_reg[1][0] [1]),
        .I3(src_data_stream_2_V_empty_n),
        .O(\ap_CS_fsm_reg[1]_2 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \mOutPtr[1]_i_2__0 
       (.I0(k_buf_2_val_9_U_n_36),
        .I1(k_buf_2_val_9_U_n_35),
        .I2(\SRL_SIG_reg[1][0] [1]),
        .I3(src_data_stream_1_V_empty_n),
        .O(\ap_CS_fsm_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \mOutPtr[1]_i_2__1 
       (.I0(k_buf_2_val_9_U_n_36),
        .I1(k_buf_2_val_9_U_n_35),
        .I2(\SRL_SIG_reg[1][0] [1]),
        .I3(src_data_stream_0_V_empty_n),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h80AA808000000000)) 
    \mOutPtr[2]_i_2 
       (.I0(GaussianBlur_U0_ap_start),
        .I1(ap_CS_fsm_state3),
        .I2(exitcond390_i_fu_1091_p2),
        .I3(grp_Filter2D_fu_138_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(\SRL_SIG_reg[1][0] [1]),
        .O(internal_empty_n_reg));
  LUT3 #(
    .INIT(8'h04)) 
    \or_cond_i_i_reg_5473[0]_i_1 
       (.I0(exitcond389_i_fu_1576_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(k_buf_2_val_9_U_n_35),
        .O(\or_cond_i_i_reg_5473[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_5473[0]_i_10 
       (.I0(Q[31]),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(\or_cond_i_i_reg_5473_reg[0]_i_4_n_5 ),
        .I3(Q[30]),
        .O(\or_cond_i_i_reg_5473[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_5473[0]_i_11 
       (.I0(\or_cond_i_i_reg_5473_reg[0]_i_4_n_6 ),
        .I1(Q[29]),
        .I2(\or_cond_i_i_reg_5473_reg[0]_i_4_n_7 ),
        .I3(Q[28]),
        .O(\or_cond_i_i_reg_5473[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_5473[0]_i_12 
       (.I0(\or_cond_i_i_reg_5473_reg[0]_i_14_n_4 ),
        .I1(Q[27]),
        .I2(\or_cond_i_i_reg_5473_reg[0]_i_14_n_5 ),
        .I3(Q[26]),
        .O(\or_cond_i_i_reg_5473[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_5473[0]_i_13 
       (.I0(\or_cond_i_i_reg_5473_reg[0]_i_14_n_6 ),
        .I1(Q[25]),
        .I2(\or_cond_i_i_reg_5473_reg[0]_i_14_n_7 ),
        .I3(Q[24]),
        .O(\or_cond_i_i_reg_5473[0]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_5473[0]_i_15 
       (.I0(t_V_2_reg_1026_reg[31]),
        .O(\or_cond_i_i_reg_5473[0]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_5473[0]_i_16 
       (.I0(t_V_2_reg_1026_reg[30]),
        .O(\or_cond_i_i_reg_5473[0]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_5473[0]_i_17 
       (.I0(t_V_2_reg_1026_reg[29]),
        .O(\or_cond_i_i_reg_5473[0]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_5473[0]_i_18 
       (.I0(t_V_2_reg_1026_reg[28]),
        .O(\or_cond_i_i_reg_5473[0]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond_i_i_reg_5473[0]_i_2 
       (.I0(tmp_23_fu_1623_p2),
        .I1(ImagLoc_x_fu_1603_p2),
        .O(p_1_in21_out));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_5473[0]_i_20 
       (.I0(Q[23]),
        .I1(\or_cond_i_i_reg_5473_reg[0]_i_28_n_4 ),
        .I2(Q[22]),
        .I3(\or_cond_i_i_reg_5473_reg[0]_i_28_n_5 ),
        .O(\or_cond_i_i_reg_5473[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_5473[0]_i_21 
       (.I0(Q[21]),
        .I1(\or_cond_i_i_reg_5473_reg[0]_i_28_n_6 ),
        .I2(Q[20]),
        .I3(\or_cond_i_i_reg_5473_reg[0]_i_28_n_7 ),
        .O(\or_cond_i_i_reg_5473[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_5473[0]_i_22 
       (.I0(Q[19]),
        .I1(\or_cond_i_i_reg_5473_reg[0]_i_42_n_4 ),
        .I2(Q[18]),
        .I3(\or_cond_i_i_reg_5473_reg[0]_i_42_n_5 ),
        .O(\or_cond_i_i_reg_5473[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_5473[0]_i_23 
       (.I0(Q[17]),
        .I1(\or_cond_i_i_reg_5473_reg[0]_i_42_n_6 ),
        .I2(Q[16]),
        .I3(\or_cond_i_i_reg_5473_reg[0]_i_42_n_7 ),
        .O(\or_cond_i_i_reg_5473[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_5473[0]_i_24 
       (.I0(\or_cond_i_i_reg_5473_reg[0]_i_28_n_4 ),
        .I1(Q[23]),
        .I2(\or_cond_i_i_reg_5473_reg[0]_i_28_n_5 ),
        .I3(Q[22]),
        .O(\or_cond_i_i_reg_5473[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_5473[0]_i_25 
       (.I0(\or_cond_i_i_reg_5473_reg[0]_i_28_n_6 ),
        .I1(Q[21]),
        .I2(\or_cond_i_i_reg_5473_reg[0]_i_28_n_7 ),
        .I3(Q[20]),
        .O(\or_cond_i_i_reg_5473[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_5473[0]_i_26 
       (.I0(\or_cond_i_i_reg_5473_reg[0]_i_42_n_4 ),
        .I1(Q[19]),
        .I2(\or_cond_i_i_reg_5473_reg[0]_i_42_n_5 ),
        .I3(Q[18]),
        .O(\or_cond_i_i_reg_5473[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_5473[0]_i_27 
       (.I0(\or_cond_i_i_reg_5473_reg[0]_i_42_n_6 ),
        .I1(Q[17]),
        .I2(\or_cond_i_i_reg_5473_reg[0]_i_42_n_7 ),
        .I3(Q[16]),
        .O(\or_cond_i_i_reg_5473[0]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_5473[0]_i_29 
       (.I0(t_V_2_reg_1026_reg[27]),
        .O(\or_cond_i_i_reg_5473[0]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_5473[0]_i_30 
       (.I0(t_V_2_reg_1026_reg[26]),
        .O(\or_cond_i_i_reg_5473[0]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_5473[0]_i_31 
       (.I0(t_V_2_reg_1026_reg[25]),
        .O(\or_cond_i_i_reg_5473[0]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_5473[0]_i_32 
       (.I0(t_V_2_reg_1026_reg[24]),
        .O(\or_cond_i_i_reg_5473[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_5473[0]_i_34 
       (.I0(Q[15]),
        .I1(\or_cond_i_i_reg_5473_reg[0]_i_55_n_4 ),
        .I2(Q[14]),
        .I3(\or_cond_i_i_reg_5473_reg[0]_i_55_n_5 ),
        .O(\or_cond_i_i_reg_5473[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_5473[0]_i_35 
       (.I0(Q[13]),
        .I1(\or_cond_i_i_reg_5473_reg[0]_i_55_n_6 ),
        .I2(Q[12]),
        .I3(\or_cond_i_i_reg_5473_reg[0]_i_55_n_7 ),
        .O(\or_cond_i_i_reg_5473[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_5473[0]_i_36 
       (.I0(Q[11]),
        .I1(\x_reg_5477_reg[10]_i_5_n_4 ),
        .I2(Q[10]),
        .I3(\x_reg_5477_reg[10]_i_5_n_5 ),
        .O(\or_cond_i_i_reg_5473[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_5473[0]_i_37 
       (.I0(Q[9]),
        .I1(\x_reg_5477_reg[10]_i_5_n_6 ),
        .I2(Q[8]),
        .I3(\x_reg_5477_reg[10]_i_5_n_7 ),
        .O(\or_cond_i_i_reg_5473[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_5473[0]_i_38 
       (.I0(\or_cond_i_i_reg_5473_reg[0]_i_55_n_4 ),
        .I1(Q[15]),
        .I2(\or_cond_i_i_reg_5473_reg[0]_i_55_n_5 ),
        .I3(Q[14]),
        .O(\or_cond_i_i_reg_5473[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_5473[0]_i_39 
       (.I0(\or_cond_i_i_reg_5473_reg[0]_i_55_n_6 ),
        .I1(Q[13]),
        .I2(\or_cond_i_i_reg_5473_reg[0]_i_55_n_7 ),
        .I3(Q[12]),
        .O(\or_cond_i_i_reg_5473[0]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_5473[0]_i_40 
       (.I0(\x_reg_5477_reg[10]_i_5_n_4 ),
        .I1(Q[11]),
        .I2(\x_reg_5477_reg[10]_i_5_n_5 ),
        .I3(Q[10]),
        .O(\or_cond_i_i_reg_5473[0]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_5473[0]_i_41 
       (.I0(\x_reg_5477_reg[10]_i_5_n_6 ),
        .I1(Q[9]),
        .I2(\x_reg_5477_reg[10]_i_5_n_7 ),
        .I3(Q[8]),
        .O(\or_cond_i_i_reg_5473[0]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_5473[0]_i_43 
       (.I0(t_V_2_reg_1026_reg[23]),
        .O(\or_cond_i_i_reg_5473[0]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_5473[0]_i_44 
       (.I0(t_V_2_reg_1026_reg[22]),
        .O(\or_cond_i_i_reg_5473[0]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_5473[0]_i_45 
       (.I0(t_V_2_reg_1026_reg[21]),
        .O(\or_cond_i_i_reg_5473[0]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_5473[0]_i_46 
       (.I0(t_V_2_reg_1026_reg[20]),
        .O(\or_cond_i_i_reg_5473[0]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_5473[0]_i_47 
       (.I0(Q[7]),
        .I1(\x_reg_5477_reg[7]_i_3_n_4 ),
        .I2(Q[6]),
        .I3(\x_reg_5477_reg[7]_i_3_n_5 ),
        .O(\or_cond_i_i_reg_5473[0]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_5473[0]_i_48 
       (.I0(Q[5]),
        .I1(\x_reg_5477_reg[7]_i_3_n_6 ),
        .I2(Q[4]),
        .I3(\x_reg_5477_reg[7]_i_3_n_7 ),
        .O(\or_cond_i_i_reg_5473[0]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_5473[0]_i_49 
       (.I0(Q[3]),
        .I1(\x_reg_5477_reg[3]_i_3_n_4 ),
        .I2(Q[2]),
        .I3(\x_reg_5477_reg[3]_i_3_n_5 ),
        .O(\or_cond_i_i_reg_5473[0]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_5473[0]_i_50 
       (.I0(Q[1]),
        .I1(\x_reg_5477_reg[3]_i_3_n_6 ),
        .I2(Q[0]),
        .I3(\x_reg_5477_reg[3]_i_3_n_7 ),
        .O(\or_cond_i_i_reg_5473[0]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_5473[0]_i_51 
       (.I0(\x_reg_5477_reg[7]_i_3_n_4 ),
        .I1(Q[7]),
        .I2(\x_reg_5477_reg[7]_i_3_n_5 ),
        .I3(Q[6]),
        .O(\or_cond_i_i_reg_5473[0]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_5473[0]_i_52 
       (.I0(\x_reg_5477_reg[7]_i_3_n_6 ),
        .I1(Q[5]),
        .I2(\x_reg_5477_reg[7]_i_3_n_7 ),
        .I3(Q[4]),
        .O(\or_cond_i_i_reg_5473[0]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_5473[0]_i_53 
       (.I0(\x_reg_5477_reg[3]_i_3_n_4 ),
        .I1(Q[3]),
        .I2(\x_reg_5477_reg[3]_i_3_n_5 ),
        .I3(Q[2]),
        .O(\or_cond_i_i_reg_5473[0]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_5473[0]_i_54 
       (.I0(\x_reg_5477_reg[3]_i_3_n_6 ),
        .I1(Q[1]),
        .I2(\x_reg_5477_reg[3]_i_3_n_7 ),
        .I3(Q[0]),
        .O(\or_cond_i_i_reg_5473[0]_i_54_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_5473[0]_i_56 
       (.I0(t_V_2_reg_1026_reg[19]),
        .O(\or_cond_i_i_reg_5473[0]_i_56_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_5473[0]_i_57 
       (.I0(t_V_2_reg_1026_reg[18]),
        .O(\or_cond_i_i_reg_5473[0]_i_57_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_5473[0]_i_58 
       (.I0(t_V_2_reg_1026_reg[17]),
        .O(\or_cond_i_i_reg_5473[0]_i_58_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_5473[0]_i_59 
       (.I0(t_V_2_reg_1026_reg[16]),
        .O(\or_cond_i_i_reg_5473[0]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_5473[0]_i_6 
       (.I0(ImagLoc_x_fu_1603_p2),
        .I1(Q[31]),
        .I2(Q[30]),
        .I3(\or_cond_i_i_reg_5473_reg[0]_i_4_n_5 ),
        .O(\or_cond_i_i_reg_5473[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_5473[0]_i_60 
       (.I0(t_V_2_reg_1026_reg[15]),
        .O(\or_cond_i_i_reg_5473[0]_i_60_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_5473[0]_i_61 
       (.I0(t_V_2_reg_1026_reg[14]),
        .O(\or_cond_i_i_reg_5473[0]_i_61_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_5473[0]_i_62 
       (.I0(t_V_2_reg_1026_reg[13]),
        .O(\or_cond_i_i_reg_5473[0]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_5473[0]_i_63 
       (.I0(t_V_2_reg_1026_reg[12]),
        .O(\or_cond_i_i_reg_5473[0]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_5473[0]_i_7 
       (.I0(Q[29]),
        .I1(\or_cond_i_i_reg_5473_reg[0]_i_4_n_6 ),
        .I2(Q[28]),
        .I3(\or_cond_i_i_reg_5473_reg[0]_i_4_n_7 ),
        .O(\or_cond_i_i_reg_5473[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_5473[0]_i_8 
       (.I0(Q[27]),
        .I1(\or_cond_i_i_reg_5473_reg[0]_i_14_n_4 ),
        .I2(Q[26]),
        .I3(\or_cond_i_i_reg_5473_reg[0]_i_14_n_5 ),
        .O(\or_cond_i_i_reg_5473[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_5473[0]_i_9 
       (.I0(Q[25]),
        .I1(\or_cond_i_i_reg_5473_reg[0]_i_14_n_6 ),
        .I2(Q[24]),
        .I3(\or_cond_i_i_reg_5473_reg[0]_i_14_n_7 ),
        .O(\or_cond_i_i_reg_5473[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond_i_i_reg_5473_pp0_iter1_reg[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(k_buf_2_val_9_U_n_35),
        .O(brmerge_reg_5483_pp0_iter1_reg0));
  FDRE \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_5483_pp0_iter1_reg0),
        .D(or_cond_i_i_reg_5473),
        .Q(or_cond_i_i_reg_5473_pp0_iter1_reg),
        .R(1'b0));
  FDRE \or_cond_i_i_reg_5473_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_5473[0]_i_1_n_0 ),
        .D(p_1_in21_out),
        .Q(or_cond_i_i_reg_5473),
        .R(1'b0));
  CARRY4 \or_cond_i_i_reg_5473_reg[0]_i_14 
       (.CI(\or_cond_i_i_reg_5473_reg[0]_i_28_n_0 ),
        .CO({\or_cond_i_i_reg_5473_reg[0]_i_14_n_0 ,\or_cond_i_i_reg_5473_reg[0]_i_14_n_1 ,\or_cond_i_i_reg_5473_reg[0]_i_14_n_2 ,\or_cond_i_i_reg_5473_reg[0]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_2_reg_1026_reg[27:24]),
        .O({\or_cond_i_i_reg_5473_reg[0]_i_14_n_4 ,\or_cond_i_i_reg_5473_reg[0]_i_14_n_5 ,\or_cond_i_i_reg_5473_reg[0]_i_14_n_6 ,\or_cond_i_i_reg_5473_reg[0]_i_14_n_7 }),
        .S({\or_cond_i_i_reg_5473[0]_i_29_n_0 ,\or_cond_i_i_reg_5473[0]_i_30_n_0 ,\or_cond_i_i_reg_5473[0]_i_31_n_0 ,\or_cond_i_i_reg_5473[0]_i_32_n_0 }));
  CARRY4 \or_cond_i_i_reg_5473_reg[0]_i_19 
       (.CI(\or_cond_i_i_reg_5473_reg[0]_i_33_n_0 ),
        .CO({\or_cond_i_i_reg_5473_reg[0]_i_19_n_0 ,\or_cond_i_i_reg_5473_reg[0]_i_19_n_1 ,\or_cond_i_i_reg_5473_reg[0]_i_19_n_2 ,\or_cond_i_i_reg_5473_reg[0]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond_i_i_reg_5473[0]_i_34_n_0 ,\or_cond_i_i_reg_5473[0]_i_35_n_0 ,\or_cond_i_i_reg_5473[0]_i_36_n_0 ,\or_cond_i_i_reg_5473[0]_i_37_n_0 }),
        .O(\NLW_or_cond_i_i_reg_5473_reg[0]_i_19_O_UNCONNECTED [3:0]),
        .S({\or_cond_i_i_reg_5473[0]_i_38_n_0 ,\or_cond_i_i_reg_5473[0]_i_39_n_0 ,\or_cond_i_i_reg_5473[0]_i_40_n_0 ,\or_cond_i_i_reg_5473[0]_i_41_n_0 }));
  CARRY4 \or_cond_i_i_reg_5473_reg[0]_i_28 
       (.CI(\or_cond_i_i_reg_5473_reg[0]_i_42_n_0 ),
        .CO({\or_cond_i_i_reg_5473_reg[0]_i_28_n_0 ,\or_cond_i_i_reg_5473_reg[0]_i_28_n_1 ,\or_cond_i_i_reg_5473_reg[0]_i_28_n_2 ,\or_cond_i_i_reg_5473_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_2_reg_1026_reg[23:20]),
        .O({\or_cond_i_i_reg_5473_reg[0]_i_28_n_4 ,\or_cond_i_i_reg_5473_reg[0]_i_28_n_5 ,\or_cond_i_i_reg_5473_reg[0]_i_28_n_6 ,\or_cond_i_i_reg_5473_reg[0]_i_28_n_7 }),
        .S({\or_cond_i_i_reg_5473[0]_i_43_n_0 ,\or_cond_i_i_reg_5473[0]_i_44_n_0 ,\or_cond_i_i_reg_5473[0]_i_45_n_0 ,\or_cond_i_i_reg_5473[0]_i_46_n_0 }));
  CARRY4 \or_cond_i_i_reg_5473_reg[0]_i_3 
       (.CI(\or_cond_i_i_reg_5473_reg[0]_i_5_n_0 ),
        .CO({tmp_23_fu_1623_p2,\or_cond_i_i_reg_5473_reg[0]_i_3_n_1 ,\or_cond_i_i_reg_5473_reg[0]_i_3_n_2 ,\or_cond_i_i_reg_5473_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond_i_i_reg_5473[0]_i_6_n_0 ,\or_cond_i_i_reg_5473[0]_i_7_n_0 ,\or_cond_i_i_reg_5473[0]_i_8_n_0 ,\or_cond_i_i_reg_5473[0]_i_9_n_0 }),
        .O(\NLW_or_cond_i_i_reg_5473_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\or_cond_i_i_reg_5473[0]_i_10_n_0 ,\or_cond_i_i_reg_5473[0]_i_11_n_0 ,\or_cond_i_i_reg_5473[0]_i_12_n_0 ,\or_cond_i_i_reg_5473[0]_i_13_n_0 }));
  CARRY4 \or_cond_i_i_reg_5473_reg[0]_i_33 
       (.CI(1'b0),
        .CO({\or_cond_i_i_reg_5473_reg[0]_i_33_n_0 ,\or_cond_i_i_reg_5473_reg[0]_i_33_n_1 ,\or_cond_i_i_reg_5473_reg[0]_i_33_n_2 ,\or_cond_i_i_reg_5473_reg[0]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond_i_i_reg_5473[0]_i_47_n_0 ,\or_cond_i_i_reg_5473[0]_i_48_n_0 ,\or_cond_i_i_reg_5473[0]_i_49_n_0 ,\or_cond_i_i_reg_5473[0]_i_50_n_0 }),
        .O(\NLW_or_cond_i_i_reg_5473_reg[0]_i_33_O_UNCONNECTED [3:0]),
        .S({\or_cond_i_i_reg_5473[0]_i_51_n_0 ,\or_cond_i_i_reg_5473[0]_i_52_n_0 ,\or_cond_i_i_reg_5473[0]_i_53_n_0 ,\or_cond_i_i_reg_5473[0]_i_54_n_0 }));
  CARRY4 \or_cond_i_i_reg_5473_reg[0]_i_4 
       (.CI(\or_cond_i_i_reg_5473_reg[0]_i_14_n_0 ),
        .CO({\NLW_or_cond_i_i_reg_5473_reg[0]_i_4_CO_UNCONNECTED [3],\or_cond_i_i_reg_5473_reg[0]_i_4_n_1 ,\or_cond_i_i_reg_5473_reg[0]_i_4_n_2 ,\or_cond_i_i_reg_5473_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,t_V_2_reg_1026_reg[30:28]}),
        .O({ImagLoc_x_fu_1603_p2,\or_cond_i_i_reg_5473_reg[0]_i_4_n_5 ,\or_cond_i_i_reg_5473_reg[0]_i_4_n_6 ,\or_cond_i_i_reg_5473_reg[0]_i_4_n_7 }),
        .S({\or_cond_i_i_reg_5473[0]_i_15_n_0 ,\or_cond_i_i_reg_5473[0]_i_16_n_0 ,\or_cond_i_i_reg_5473[0]_i_17_n_0 ,\or_cond_i_i_reg_5473[0]_i_18_n_0 }));
  CARRY4 \or_cond_i_i_reg_5473_reg[0]_i_42 
       (.CI(\or_cond_i_i_reg_5473_reg[0]_i_55_n_0 ),
        .CO({\or_cond_i_i_reg_5473_reg[0]_i_42_n_0 ,\or_cond_i_i_reg_5473_reg[0]_i_42_n_1 ,\or_cond_i_i_reg_5473_reg[0]_i_42_n_2 ,\or_cond_i_i_reg_5473_reg[0]_i_42_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_2_reg_1026_reg[19:16]),
        .O({\or_cond_i_i_reg_5473_reg[0]_i_42_n_4 ,\or_cond_i_i_reg_5473_reg[0]_i_42_n_5 ,\or_cond_i_i_reg_5473_reg[0]_i_42_n_6 ,\or_cond_i_i_reg_5473_reg[0]_i_42_n_7 }),
        .S({\or_cond_i_i_reg_5473[0]_i_56_n_0 ,\or_cond_i_i_reg_5473[0]_i_57_n_0 ,\or_cond_i_i_reg_5473[0]_i_58_n_0 ,\or_cond_i_i_reg_5473[0]_i_59_n_0 }));
  CARRY4 \or_cond_i_i_reg_5473_reg[0]_i_5 
       (.CI(\or_cond_i_i_reg_5473_reg[0]_i_19_n_0 ),
        .CO({\or_cond_i_i_reg_5473_reg[0]_i_5_n_0 ,\or_cond_i_i_reg_5473_reg[0]_i_5_n_1 ,\or_cond_i_i_reg_5473_reg[0]_i_5_n_2 ,\or_cond_i_i_reg_5473_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond_i_i_reg_5473[0]_i_20_n_0 ,\or_cond_i_i_reg_5473[0]_i_21_n_0 ,\or_cond_i_i_reg_5473[0]_i_22_n_0 ,\or_cond_i_i_reg_5473[0]_i_23_n_0 }),
        .O(\NLW_or_cond_i_i_reg_5473_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\or_cond_i_i_reg_5473[0]_i_24_n_0 ,\or_cond_i_i_reg_5473[0]_i_25_n_0 ,\or_cond_i_i_reg_5473[0]_i_26_n_0 ,\or_cond_i_i_reg_5473[0]_i_27_n_0 }));
  CARRY4 \or_cond_i_i_reg_5473_reg[0]_i_55 
       (.CI(\x_reg_5477_reg[10]_i_5_n_0 ),
        .CO({\or_cond_i_i_reg_5473_reg[0]_i_55_n_0 ,\or_cond_i_i_reg_5473_reg[0]_i_55_n_1 ,\or_cond_i_i_reg_5473_reg[0]_i_55_n_2 ,\or_cond_i_i_reg_5473_reg[0]_i_55_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_2_reg_1026_reg[15:12]),
        .O({\or_cond_i_i_reg_5473_reg[0]_i_55_n_4 ,\or_cond_i_i_reg_5473_reg[0]_i_55_n_5 ,\or_cond_i_i_reg_5473_reg[0]_i_55_n_6 ,\or_cond_i_i_reg_5473_reg[0]_i_55_n_7 }),
        .S({\or_cond_i_i_reg_5473[0]_i_60_n_0 ,\or_cond_i_i_reg_5473[0]_i_61_n_0 ,\or_cond_i_i_reg_5473[0]_i_62_n_0 ,\or_cond_i_i_reg_5473[0]_i_63_n_0 }));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \or_cond_i_reg_5502[0]_i_1 
       (.I0(\tmp_10_reg_5363_reg_n_0_[0] ),
        .I1(\or_cond_i_reg_5502[0]_i_2_n_0 ),
        .I2(\or_cond_i_reg_5502[0]_i_3_n_0 ),
        .I3(\or_cond_i_reg_5502[0]_i_4_n_0 ),
        .O(or_cond_i_fu_1687_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \or_cond_i_reg_5502[0]_i_2 
       (.I0(\or_cond_i_reg_5502[0]_i_5_n_0 ),
        .I1(\or_cond_i_reg_5502[0]_i_6_n_0 ),
        .I2(t_V_2_reg_1026_reg[20]),
        .I3(t_V_2_reg_1026_reg[19]),
        .I4(t_V_2_reg_1026_reg[21]),
        .I5(t_V_2_reg_1026_reg[18]),
        .O(\or_cond_i_reg_5502[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \or_cond_i_reg_5502[0]_i_3 
       (.I0(t_V_2_reg_1026_reg[10]),
        .I1(t_V_2_reg_1026_reg[13]),
        .I2(t_V_2_reg_1026_reg[11]),
        .I3(t_V_2_reg_1026_reg[12]),
        .I4(\or_cond_i_reg_5502[0]_i_7_n_0 ),
        .O(\or_cond_i_reg_5502[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \or_cond_i_reg_5502[0]_i_4 
       (.I0(t_V_2_reg_1026_reg[2]),
        .I1(t_V_2_reg_1026_reg[5]),
        .I2(t_V_2_reg_1026_reg[3]),
        .I3(t_V_2_reg_1026_reg[4]),
        .I4(\or_cond_i_reg_5502[0]_i_8_n_0 ),
        .O(\or_cond_i_reg_5502[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \or_cond_i_reg_5502[0]_i_5 
       (.I0(t_V_2_reg_1026_reg[28]),
        .I1(t_V_2_reg_1026_reg[27]),
        .I2(t_V_2_reg_1026_reg[26]),
        .I3(t_V_2_reg_1026_reg[29]),
        .I4(t_V_2_reg_1026_reg[30]),
        .I5(t_V_2_reg_1026_reg[31]),
        .O(\or_cond_i_reg_5502[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_i_reg_5502[0]_i_6 
       (.I0(t_V_2_reg_1026_reg[23]),
        .I1(t_V_2_reg_1026_reg[22]),
        .I2(t_V_2_reg_1026_reg[25]),
        .I3(t_V_2_reg_1026_reg[24]),
        .O(\or_cond_i_reg_5502[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_i_reg_5502[0]_i_7 
       (.I0(t_V_2_reg_1026_reg[15]),
        .I1(t_V_2_reg_1026_reg[14]),
        .I2(t_V_2_reg_1026_reg[17]),
        .I3(t_V_2_reg_1026_reg[16]),
        .O(\or_cond_i_reg_5502[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_i_reg_5502[0]_i_8 
       (.I0(t_V_2_reg_1026_reg[7]),
        .I1(t_V_2_reg_1026_reg[6]),
        .I2(t_V_2_reg_1026_reg[9]),
        .I3(t_V_2_reg_1026_reg[8]),
        .O(\or_cond_i_reg_5502[0]_i_8_n_0 ));
  FDRE \or_cond_i_reg_5502_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_5483_pp0_iter1_reg0),
        .D(or_cond_i_reg_5502),
        .Q(or_cond_i_reg_5502_pp0_iter1_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_5502_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(or_cond_i_reg_5502_pp0_iter1_reg),
        .Q(or_cond_i_reg_5502_pp0_iter2_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_5502_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(or_cond_i_reg_5502_pp0_iter2_reg),
        .Q(or_cond_i_reg_5502_pp0_iter3_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_5502_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(or_cond_i_reg_5502_pp0_iter3_reg),
        .Q(or_cond_i_reg_5502_pp0_iter4_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_5502_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(or_cond_i_reg_5502_pp0_iter4_reg),
        .Q(or_cond_i_reg_5502_pp0_iter5_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_5502_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(or_cond_i_reg_5502_pp0_iter5_reg),
        .Q(or_cond_i_reg_5502_pp0_iter6_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_5502_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(or_cond_i_reg_5502_pp0_iter6_reg),
        .Q(or_cond_i_reg_5502_pp0_iter7_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_5502_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_5473[0]_i_1_n_0 ),
        .D(or_cond_i_fu_1687_p2),
        .Q(or_cond_i_reg_5502),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[0]_i_1 
       (.I0(p_Val2_1_fu_3895_p4__0[0]),
        .I1(tmp_1_i_i_fu_3913_p1),
        .O(p_Val2_2_fu_3925_p2__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \p_Val2_12_reg_6077[1]_i_1 
       (.I0(p_Val2_1_fu_3895_p4__0[1]),
        .I1(p_Val2_1_fu_3895_p4__0[0]),
        .I2(tmp_1_i_i_fu_3913_p1),
        .O(p_Val2_2_fu_3925_p2__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \p_Val2_12_reg_6077[2]_i_1 
       (.I0(p_Val2_1_fu_3895_p4__0[2]),
        .I1(tmp_1_i_i_fu_3913_p1),
        .I2(p_Val2_1_fu_3895_p4__0[0]),
        .I3(p_Val2_1_fu_3895_p4__0[1]),
        .O(p_Val2_2_fu_3925_p2__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \p_Val2_12_reg_6077[3]_i_1 
       (.I0(p_Val2_1_fu_3895_p4__0[3]),
        .I1(p_Val2_1_fu_3895_p4__0[1]),
        .I2(p_Val2_1_fu_3895_p4__0[0]),
        .I3(tmp_1_i_i_fu_3913_p1),
        .I4(p_Val2_1_fu_3895_p4__0[2]),
        .O(p_Val2_2_fu_3925_p2__0[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \p_Val2_12_reg_6077[4]_i_1 
       (.I0(p_Val2_1_fu_3895_p4__0[2]),
        .I1(tmp_1_i_i_fu_3913_p1),
        .I2(p_Val2_1_fu_3895_p4__0[0]),
        .I3(p_Val2_1_fu_3895_p4__0[1]),
        .I4(p_Val2_1_fu_3895_p4__0[3]),
        .I5(p_Val2_1_fu_3895_p4__0[4]),
        .O(p_Val2_2_fu_3925_p2__0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[4]_i_11 
       (.I0(tmp48_fu_3881_p2[11]),
        .I1(tmp54_reg_6042[11]),
        .O(\p_Val2_12_reg_6077[4]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[4]_i_12 
       (.I0(tmp48_fu_3881_p2[10]),
        .I1(tmp54_reg_6042[10]),
        .O(\p_Val2_12_reg_6077[4]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[4]_i_13 
       (.I0(tmp48_fu_3881_p2[9]),
        .I1(tmp54_reg_6042[9]),
        .O(\p_Val2_12_reg_6077[4]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[4]_i_14 
       (.I0(tmp48_fu_3881_p2[8]),
        .I1(tmp54_reg_6042[8]),
        .O(\p_Val2_12_reg_6077[4]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[4]_i_15 
       (.I0(tmp44_reg_6032_reg_n_90),
        .I1(tmp47_reg_6037[15]),
        .O(\p_Val2_12_reg_6077[4]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[4]_i_16 
       (.I0(tmp44_reg_6032_reg_n_91),
        .I1(tmp47_reg_6037[14]),
        .O(\p_Val2_12_reg_6077[4]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[4]_i_17 
       (.I0(tmp44_reg_6032_reg_n_92),
        .I1(tmp47_reg_6037[13]),
        .O(\p_Val2_12_reg_6077[4]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[4]_i_18 
       (.I0(tmp44_reg_6032_reg_n_93),
        .I1(tmp47_reg_6037[12]),
        .O(\p_Val2_12_reg_6077[4]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[4]_i_21 
       (.I0(tmp48_fu_3881_p2[7]),
        .I1(tmp54_reg_6042[7]),
        .O(\p_Val2_12_reg_6077[4]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[4]_i_22 
       (.I0(tmp48_fu_3881_p2[6]),
        .I1(tmp54_reg_6042[6]),
        .O(\p_Val2_12_reg_6077[4]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[4]_i_23 
       (.I0(tmp48_fu_3881_p2[5]),
        .I1(tmp54_reg_6042[5]),
        .O(\p_Val2_12_reg_6077[4]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[4]_i_24 
       (.I0(tmp48_fu_3881_p2[4]),
        .I1(tmp54_reg_6042[4]),
        .O(\p_Val2_12_reg_6077[4]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[4]_i_25 
       (.I0(tmp44_reg_6032_reg_n_94),
        .I1(tmp47_reg_6037[11]),
        .O(\p_Val2_12_reg_6077[4]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[4]_i_26 
       (.I0(tmp44_reg_6032_reg_n_95),
        .I1(tmp47_reg_6037[10]),
        .O(\p_Val2_12_reg_6077[4]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[4]_i_27 
       (.I0(tmp44_reg_6032_reg_n_96),
        .I1(tmp47_reg_6037[9]),
        .O(\p_Val2_12_reg_6077[4]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[4]_i_28 
       (.I0(tmp44_reg_6032_reg_n_97),
        .I1(tmp47_reg_6037[8]),
        .O(\p_Val2_12_reg_6077[4]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[4]_i_30 
       (.I0(tmp48_fu_3881_p2[3]),
        .I1(tmp54_reg_6042[3]),
        .O(\p_Val2_12_reg_6077[4]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[4]_i_31 
       (.I0(tmp48_fu_3881_p2[2]),
        .I1(tmp54_reg_6042[2]),
        .O(\p_Val2_12_reg_6077[4]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[4]_i_32 
       (.I0(tmp48_fu_3881_p2[1]),
        .I1(tmp54_reg_6042[1]),
        .O(\p_Val2_12_reg_6077[4]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[4]_i_33 
       (.I0(tmp48_fu_3881_p2[0]),
        .I1(tmp54_reg_6042[0]),
        .O(\p_Val2_12_reg_6077[4]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[4]_i_34 
       (.I0(tmp44_reg_6032_reg_n_98),
        .I1(tmp47_reg_6037[7]),
        .O(\p_Val2_12_reg_6077[4]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[4]_i_35 
       (.I0(tmp44_reg_6032_reg_n_99),
        .I1(tmp47_reg_6037[6]),
        .O(\p_Val2_12_reg_6077[4]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[4]_i_36 
       (.I0(tmp44_reg_6032_reg_n_100),
        .I1(tmp47_reg_6037[5]),
        .O(\p_Val2_12_reg_6077[4]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[4]_i_37 
       (.I0(tmp44_reg_6032_reg_n_101),
        .I1(tmp47_reg_6037[4]),
        .O(\p_Val2_12_reg_6077[4]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[4]_i_38 
       (.I0(tmp44_reg_6032_reg_n_102),
        .I1(tmp47_reg_6037[3]),
        .O(\p_Val2_12_reg_6077[4]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[4]_i_39 
       (.I0(tmp44_reg_6032_reg_n_103),
        .I1(tmp47_reg_6037[2]),
        .O(\p_Val2_12_reg_6077[4]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[4]_i_40 
       (.I0(tmp44_reg_6032_reg_n_104),
        .I1(tmp47_reg_6037[1]),
        .O(\p_Val2_12_reg_6077[4]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[4]_i_41 
       (.I0(tmp44_reg_6032_reg_n_105),
        .I1(tmp47_reg_6037[0]),
        .O(\p_Val2_12_reg_6077[4]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[4]_i_5 
       (.I0(tmp48_fu_3881_p2[15]),
        .I1(tmp54_reg_6042[15]),
        .O(\p_Val2_12_reg_6077[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[4]_i_6 
       (.I0(tmp48_fu_3881_p2[14]),
        .I1(tmp54_reg_6042[14]),
        .O(\p_Val2_12_reg_6077[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[4]_i_7 
       (.I0(tmp48_fu_3881_p2[13]),
        .I1(tmp54_reg_6042[13]),
        .O(\p_Val2_12_reg_6077[4]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[4]_i_8 
       (.I0(tmp48_fu_3881_p2[12]),
        .I1(tmp54_reg_6042[12]),
        .O(\p_Val2_12_reg_6077[4]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[5]_i_1 
       (.I0(p_Val2_1_fu_3895_p4__0[5]),
        .I1(\p_Val2_12_reg_6077[7]_i_5_n_0 ),
        .O(p_Val2_2_fu_3925_p2__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \p_Val2_12_reg_6077[6]_i_1 
       (.I0(p_Val2_1_fu_3895_p4__0[6]),
        .I1(\p_Val2_12_reg_6077[7]_i_5_n_0 ),
        .I2(p_Val2_1_fu_3895_p4__0[5]),
        .O(p_Val2_2_fu_3925_p2__0[6]));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \p_Val2_12_reg_6077[7]_i_1 
       (.I0(or_cond_i_reg_5502_pp0_iter6_reg),
        .I1(k_buf_2_val_9_U_n_35),
        .I2(p_Val2_1_fu_3895_p4__0[6]),
        .I3(\p_Val2_12_reg_6077[7]_i_5_n_0 ),
        .I4(p_Val2_1_fu_3895_p4__0[5]),
        .I5(p_Val2_1_fu_3895_p4),
        .O(p_Val2_12_reg_6077));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[7]_i_10 
       (.I0(tmp48_fu_3881_p2[17]),
        .I1(tmp54_reg_6042[17]),
        .O(\p_Val2_12_reg_6077[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[7]_i_11 
       (.I0(tmp48_fu_3881_p2[16]),
        .I1(tmp54_reg_6042[16]),
        .O(\p_Val2_12_reg_6077[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[7]_i_12 
       (.I0(tmp44_reg_6032_reg_n_86),
        .I1(tmp47_reg_6037[19]),
        .O(\p_Val2_12_reg_6077[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[7]_i_13 
       (.I0(tmp44_reg_6032_reg_n_87),
        .I1(tmp47_reg_6037[18]),
        .O(\p_Val2_12_reg_6077[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[7]_i_14 
       (.I0(tmp44_reg_6032_reg_n_88),
        .I1(tmp47_reg_6037[17]),
        .O(\p_Val2_12_reg_6077[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[7]_i_15 
       (.I0(tmp44_reg_6032_reg_n_89),
        .I1(tmp47_reg_6037[16]),
        .O(\p_Val2_12_reg_6077[7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_12_reg_6077[7]_i_2 
       (.I0(or_cond_i_reg_5502_pp0_iter6_reg),
        .I1(k_buf_2_val_9_U_n_35),
        .O(p_Val2_12_reg_60770));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \p_Val2_12_reg_6077[7]_i_3 
       (.I0(p_Val2_1_fu_3895_p4),
        .I1(p_Val2_1_fu_3895_p4__0[5]),
        .I2(\p_Val2_12_reg_6077[7]_i_5_n_0 ),
        .I3(p_Val2_1_fu_3895_p4__0[6]),
        .O(p_Val2_2_fu_3925_p2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \p_Val2_12_reg_6077[7]_i_5 
       (.I0(p_Val2_1_fu_3895_p4__0[4]),
        .I1(p_Val2_1_fu_3895_p4__0[3]),
        .I2(p_Val2_1_fu_3895_p4__0[1]),
        .I3(p_Val2_1_fu_3895_p4__0[0]),
        .I4(tmp_1_i_i_fu_3913_p1),
        .I5(p_Val2_1_fu_3895_p4__0[2]),
        .O(\p_Val2_12_reg_6077[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_12_reg_6077[7]_i_9 
       (.I0(tmp48_fu_3881_p2[18]),
        .I1(tmp54_reg_6042[18]),
        .O(\p_Val2_12_reg_6077[7]_i_9_n_0 ));
  FDSE \p_Val2_12_reg_6077_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_60770),
        .D(p_Val2_2_fu_3925_p2__0[0]),
        .Q(\p_Val2_12_reg_6077_reg[7]_0 [0]),
        .S(p_Val2_12_reg_6077));
  FDSE \p_Val2_12_reg_6077_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_60770),
        .D(p_Val2_2_fu_3925_p2__0[1]),
        .Q(\p_Val2_12_reg_6077_reg[7]_0 [1]),
        .S(p_Val2_12_reg_6077));
  FDSE \p_Val2_12_reg_6077_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_60770),
        .D(p_Val2_2_fu_3925_p2__0[2]),
        .Q(\p_Val2_12_reg_6077_reg[7]_0 [2]),
        .S(p_Val2_12_reg_6077));
  FDSE \p_Val2_12_reg_6077_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_60770),
        .D(p_Val2_2_fu_3925_p2__0[3]),
        .Q(\p_Val2_12_reg_6077_reg[7]_0 [3]),
        .S(p_Val2_12_reg_6077));
  FDSE \p_Val2_12_reg_6077_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_60770),
        .D(p_Val2_2_fu_3925_p2__0[4]),
        .Q(\p_Val2_12_reg_6077_reg[7]_0 [4]),
        .S(p_Val2_12_reg_6077));
  CARRY4 \p_Val2_12_reg_6077_reg[4]_i_10 
       (.CI(\p_Val2_12_reg_6077_reg[4]_i_20_n_0 ),
        .CO({\p_Val2_12_reg_6077_reg[4]_i_10_n_0 ,\p_Val2_12_reg_6077_reg[4]_i_10_n_1 ,\p_Val2_12_reg_6077_reg[4]_i_10_n_2 ,\p_Val2_12_reg_6077_reg[4]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp44_reg_6032_reg_n_94,tmp44_reg_6032_reg_n_95,tmp44_reg_6032_reg_n_96,tmp44_reg_6032_reg_n_97}),
        .O(tmp48_fu_3881_p2[11:8]),
        .S({\p_Val2_12_reg_6077[4]_i_25_n_0 ,\p_Val2_12_reg_6077[4]_i_26_n_0 ,\p_Val2_12_reg_6077[4]_i_27_n_0 ,\p_Val2_12_reg_6077[4]_i_28_n_0 }));
  CARRY4 \p_Val2_12_reg_6077_reg[4]_i_19 
       (.CI(1'b0),
        .CO({\p_Val2_12_reg_6077_reg[4]_i_19_n_0 ,\p_Val2_12_reg_6077_reg[4]_i_19_n_1 ,\p_Val2_12_reg_6077_reg[4]_i_19_n_2 ,\p_Val2_12_reg_6077_reg[4]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp48_fu_3881_p2[3:0]),
        .O(\NLW_p_Val2_12_reg_6077_reg[4]_i_19_O_UNCONNECTED [3:0]),
        .S({\p_Val2_12_reg_6077[4]_i_30_n_0 ,\p_Val2_12_reg_6077[4]_i_31_n_0 ,\p_Val2_12_reg_6077[4]_i_32_n_0 ,\p_Val2_12_reg_6077[4]_i_33_n_0 }));
  CARRY4 \p_Val2_12_reg_6077_reg[4]_i_2 
       (.CI(\p_Val2_12_reg_6077_reg[4]_i_3_n_0 ),
        .CO({\p_Val2_12_reg_6077_reg[4]_i_2_n_0 ,\p_Val2_12_reg_6077_reg[4]_i_2_n_1 ,\p_Val2_12_reg_6077_reg[4]_i_2_n_2 ,\p_Val2_12_reg_6077_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp48_fu_3881_p2[15:12]),
        .O({p_Val2_1_fu_3895_p4__0[1:0],tmp_1_i_i_fu_3913_p1,\NLW_p_Val2_12_reg_6077_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\p_Val2_12_reg_6077[4]_i_5_n_0 ,\p_Val2_12_reg_6077[4]_i_6_n_0 ,\p_Val2_12_reg_6077[4]_i_7_n_0 ,\p_Val2_12_reg_6077[4]_i_8_n_0 }));
  CARRY4 \p_Val2_12_reg_6077_reg[4]_i_20 
       (.CI(\p_Val2_12_reg_6077_reg[4]_i_29_n_0 ),
        .CO({\p_Val2_12_reg_6077_reg[4]_i_20_n_0 ,\p_Val2_12_reg_6077_reg[4]_i_20_n_1 ,\p_Val2_12_reg_6077_reg[4]_i_20_n_2 ,\p_Val2_12_reg_6077_reg[4]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp44_reg_6032_reg_n_98,tmp44_reg_6032_reg_n_99,tmp44_reg_6032_reg_n_100,tmp44_reg_6032_reg_n_101}),
        .O(tmp48_fu_3881_p2[7:4]),
        .S({\p_Val2_12_reg_6077[4]_i_34_n_0 ,\p_Val2_12_reg_6077[4]_i_35_n_0 ,\p_Val2_12_reg_6077[4]_i_36_n_0 ,\p_Val2_12_reg_6077[4]_i_37_n_0 }));
  CARRY4 \p_Val2_12_reg_6077_reg[4]_i_29 
       (.CI(1'b0),
        .CO({\p_Val2_12_reg_6077_reg[4]_i_29_n_0 ,\p_Val2_12_reg_6077_reg[4]_i_29_n_1 ,\p_Val2_12_reg_6077_reg[4]_i_29_n_2 ,\p_Val2_12_reg_6077_reg[4]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp44_reg_6032_reg_n_102,tmp44_reg_6032_reg_n_103,tmp44_reg_6032_reg_n_104,tmp44_reg_6032_reg_n_105}),
        .O(tmp48_fu_3881_p2[3:0]),
        .S({\p_Val2_12_reg_6077[4]_i_38_n_0 ,\p_Val2_12_reg_6077[4]_i_39_n_0 ,\p_Val2_12_reg_6077[4]_i_40_n_0 ,\p_Val2_12_reg_6077[4]_i_41_n_0 }));
  CARRY4 \p_Val2_12_reg_6077_reg[4]_i_3 
       (.CI(\p_Val2_12_reg_6077_reg[4]_i_9_n_0 ),
        .CO({\p_Val2_12_reg_6077_reg[4]_i_3_n_0 ,\p_Val2_12_reg_6077_reg[4]_i_3_n_1 ,\p_Val2_12_reg_6077_reg[4]_i_3_n_2 ,\p_Val2_12_reg_6077_reg[4]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp48_fu_3881_p2[11:8]),
        .O(\NLW_p_Val2_12_reg_6077_reg[4]_i_3_O_UNCONNECTED [3:0]),
        .S({\p_Val2_12_reg_6077[4]_i_11_n_0 ,\p_Val2_12_reg_6077[4]_i_12_n_0 ,\p_Val2_12_reg_6077[4]_i_13_n_0 ,\p_Val2_12_reg_6077[4]_i_14_n_0 }));
  CARRY4 \p_Val2_12_reg_6077_reg[4]_i_4 
       (.CI(\p_Val2_12_reg_6077_reg[4]_i_10_n_0 ),
        .CO({\p_Val2_12_reg_6077_reg[4]_i_4_n_0 ,\p_Val2_12_reg_6077_reg[4]_i_4_n_1 ,\p_Val2_12_reg_6077_reg[4]_i_4_n_2 ,\p_Val2_12_reg_6077_reg[4]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp44_reg_6032_reg_n_90,tmp44_reg_6032_reg_n_91,tmp44_reg_6032_reg_n_92,tmp44_reg_6032_reg_n_93}),
        .O(tmp48_fu_3881_p2[15:12]),
        .S({\p_Val2_12_reg_6077[4]_i_15_n_0 ,\p_Val2_12_reg_6077[4]_i_16_n_0 ,\p_Val2_12_reg_6077[4]_i_17_n_0 ,\p_Val2_12_reg_6077[4]_i_18_n_0 }));
  CARRY4 \p_Val2_12_reg_6077_reg[4]_i_9 
       (.CI(\p_Val2_12_reg_6077_reg[4]_i_19_n_0 ),
        .CO({\p_Val2_12_reg_6077_reg[4]_i_9_n_0 ,\p_Val2_12_reg_6077_reg[4]_i_9_n_1 ,\p_Val2_12_reg_6077_reg[4]_i_9_n_2 ,\p_Val2_12_reg_6077_reg[4]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp48_fu_3881_p2[7:4]),
        .O(\NLW_p_Val2_12_reg_6077_reg[4]_i_9_O_UNCONNECTED [3:0]),
        .S({\p_Val2_12_reg_6077[4]_i_21_n_0 ,\p_Val2_12_reg_6077[4]_i_22_n_0 ,\p_Val2_12_reg_6077[4]_i_23_n_0 ,\p_Val2_12_reg_6077[4]_i_24_n_0 }));
  FDSE \p_Val2_12_reg_6077_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_60770),
        .D(p_Val2_2_fu_3925_p2__0[5]),
        .Q(\p_Val2_12_reg_6077_reg[7]_0 [5]),
        .S(p_Val2_12_reg_6077));
  FDSE \p_Val2_12_reg_6077_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_60770),
        .D(p_Val2_2_fu_3925_p2__0[6]),
        .Q(\p_Val2_12_reg_6077_reg[7]_0 [6]),
        .S(p_Val2_12_reg_6077));
  FDSE \p_Val2_12_reg_6077_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_60770),
        .D(p_Val2_2_fu_3925_p2),
        .Q(\p_Val2_12_reg_6077_reg[7]_0 [7]),
        .S(p_Val2_12_reg_6077));
  CARRY4 \p_Val2_12_reg_6077_reg[7]_i_4 
       (.CI(\p_Val2_12_reg_6077_reg[7]_i_6_n_0 ),
        .CO({\NLW_p_Val2_12_reg_6077_reg[7]_i_4_CO_UNCONNECTED [3:1],\p_Val2_12_reg_6077_reg[7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_Val2_12_reg_6077_reg[7]_i_4_O_UNCONNECTED [3:2],p_Val2_1_fu_3895_p4,p_Val2_1_fu_3895_p4__0[6]}),
        .S({1'b0,1'b0,tmp48_fu_3881_p2[21:20]}));
  CARRY4 \p_Val2_12_reg_6077_reg[7]_i_6 
       (.CI(\p_Val2_12_reg_6077_reg[4]_i_2_n_0 ),
        .CO({\p_Val2_12_reg_6077_reg[7]_i_6_n_0 ,\p_Val2_12_reg_6077_reg[7]_i_6_n_1 ,\p_Val2_12_reg_6077_reg[7]_i_6_n_2 ,\p_Val2_12_reg_6077_reg[7]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp48_fu_3881_p2[18:16]}),
        .O(p_Val2_1_fu_3895_p4__0[5:2]),
        .S({tmp48_fu_3881_p2[19],\p_Val2_12_reg_6077[7]_i_9_n_0 ,\p_Val2_12_reg_6077[7]_i_10_n_0 ,\p_Val2_12_reg_6077[7]_i_11_n_0 }));
  CARRY4 \p_Val2_12_reg_6077_reg[7]_i_7 
       (.CI(\p_Val2_12_reg_6077_reg[7]_i_8_n_0 ),
        .CO({\NLW_p_Val2_12_reg_6077_reg[7]_i_7_CO_UNCONNECTED [3:1],\p_Val2_12_reg_6077_reg[7]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_Val2_12_reg_6077_reg[7]_i_7_O_UNCONNECTED [3:2],tmp48_fu_3881_p2[21:20]}),
        .S({1'b0,1'b0,tmp44_reg_6032_reg_n_84,tmp44_reg_6032_reg_n_85}));
  CARRY4 \p_Val2_12_reg_6077_reg[7]_i_8 
       (.CI(\p_Val2_12_reg_6077_reg[4]_i_4_n_0 ),
        .CO({\p_Val2_12_reg_6077_reg[7]_i_8_n_0 ,\p_Val2_12_reg_6077_reg[7]_i_8_n_1 ,\p_Val2_12_reg_6077_reg[7]_i_8_n_2 ,\p_Val2_12_reg_6077_reg[7]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp44_reg_6032_reg_n_86,tmp44_reg_6032_reg_n_87,tmp44_reg_6032_reg_n_88,tmp44_reg_6032_reg_n_89}),
        .O(tmp48_fu_3881_p2[19:16]),
        .S({\p_Val2_12_reg_6077[7]_i_12_n_0 ,\p_Val2_12_reg_6077[7]_i_13_n_0 ,\p_Val2_12_reg_6077[7]_i_14_n_0 ,\p_Val2_12_reg_6077[7]_i_15_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[0]_i_1 
       (.I0(p_Val2_4_fu_3976_p4__0[0]),
        .I1(tmp_1_i_i1_fu_3994_p1),
        .O(p_Val2_5_fu_4006_p2__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \p_Val2_13_reg_6082[1]_i_1 
       (.I0(p_Val2_4_fu_3976_p4__0[1]),
        .I1(p_Val2_4_fu_3976_p4__0[0]),
        .I2(tmp_1_i_i1_fu_3994_p1),
        .O(p_Val2_5_fu_4006_p2__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \p_Val2_13_reg_6082[2]_i_1 
       (.I0(p_Val2_4_fu_3976_p4__0[2]),
        .I1(tmp_1_i_i1_fu_3994_p1),
        .I2(p_Val2_4_fu_3976_p4__0[0]),
        .I3(p_Val2_4_fu_3976_p4__0[1]),
        .O(p_Val2_5_fu_4006_p2__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \p_Val2_13_reg_6082[3]_i_1 
       (.I0(p_Val2_4_fu_3976_p4__0[3]),
        .I1(p_Val2_4_fu_3976_p4__0[1]),
        .I2(p_Val2_4_fu_3976_p4__0[0]),
        .I3(tmp_1_i_i1_fu_3994_p1),
        .I4(p_Val2_4_fu_3976_p4__0[2]),
        .O(p_Val2_5_fu_4006_p2__0[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \p_Val2_13_reg_6082[4]_i_1 
       (.I0(p_Val2_4_fu_3976_p4__0[2]),
        .I1(tmp_1_i_i1_fu_3994_p1),
        .I2(p_Val2_4_fu_3976_p4__0[0]),
        .I3(p_Val2_4_fu_3976_p4__0[1]),
        .I4(p_Val2_4_fu_3976_p4__0[3]),
        .I5(p_Val2_4_fu_3976_p4__0[4]),
        .O(p_Val2_5_fu_4006_p2__0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[4]_i_11 
       (.I0(tmp67_fu_3962_p2[11]),
        .I1(tmp73_reg_6057[11]),
        .O(\p_Val2_13_reg_6082[4]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[4]_i_12 
       (.I0(tmp67_fu_3962_p2[10]),
        .I1(tmp73_reg_6057[10]),
        .O(\p_Val2_13_reg_6082[4]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[4]_i_13 
       (.I0(tmp67_fu_3962_p2[9]),
        .I1(tmp73_reg_6057[9]),
        .O(\p_Val2_13_reg_6082[4]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[4]_i_14 
       (.I0(tmp67_fu_3962_p2[8]),
        .I1(tmp73_reg_6057[8]),
        .O(\p_Val2_13_reg_6082[4]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[4]_i_15 
       (.I0(tmp63_reg_6047_reg_n_90),
        .I1(tmp66_reg_6052[15]),
        .O(\p_Val2_13_reg_6082[4]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[4]_i_16 
       (.I0(tmp63_reg_6047_reg_n_91),
        .I1(tmp66_reg_6052[14]),
        .O(\p_Val2_13_reg_6082[4]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[4]_i_17 
       (.I0(tmp63_reg_6047_reg_n_92),
        .I1(tmp66_reg_6052[13]),
        .O(\p_Val2_13_reg_6082[4]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[4]_i_18 
       (.I0(tmp63_reg_6047_reg_n_93),
        .I1(tmp66_reg_6052[12]),
        .O(\p_Val2_13_reg_6082[4]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[4]_i_21 
       (.I0(tmp67_fu_3962_p2[7]),
        .I1(tmp73_reg_6057[7]),
        .O(\p_Val2_13_reg_6082[4]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[4]_i_22 
       (.I0(tmp67_fu_3962_p2[6]),
        .I1(tmp73_reg_6057[6]),
        .O(\p_Val2_13_reg_6082[4]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[4]_i_23 
       (.I0(tmp67_fu_3962_p2[5]),
        .I1(tmp73_reg_6057[5]),
        .O(\p_Val2_13_reg_6082[4]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[4]_i_24 
       (.I0(tmp67_fu_3962_p2[4]),
        .I1(tmp73_reg_6057[4]),
        .O(\p_Val2_13_reg_6082[4]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[4]_i_25 
       (.I0(tmp63_reg_6047_reg_n_94),
        .I1(tmp66_reg_6052[11]),
        .O(\p_Val2_13_reg_6082[4]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[4]_i_26 
       (.I0(tmp63_reg_6047_reg_n_95),
        .I1(tmp66_reg_6052[10]),
        .O(\p_Val2_13_reg_6082[4]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[4]_i_27 
       (.I0(tmp63_reg_6047_reg_n_96),
        .I1(tmp66_reg_6052[9]),
        .O(\p_Val2_13_reg_6082[4]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[4]_i_28 
       (.I0(tmp63_reg_6047_reg_n_97),
        .I1(tmp66_reg_6052[8]),
        .O(\p_Val2_13_reg_6082[4]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[4]_i_30 
       (.I0(tmp67_fu_3962_p2[3]),
        .I1(tmp73_reg_6057[3]),
        .O(\p_Val2_13_reg_6082[4]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[4]_i_31 
       (.I0(tmp67_fu_3962_p2[2]),
        .I1(tmp73_reg_6057[2]),
        .O(\p_Val2_13_reg_6082[4]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[4]_i_32 
       (.I0(tmp67_fu_3962_p2[1]),
        .I1(tmp73_reg_6057[1]),
        .O(\p_Val2_13_reg_6082[4]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[4]_i_33 
       (.I0(tmp67_fu_3962_p2[0]),
        .I1(tmp73_reg_6057[0]),
        .O(\p_Val2_13_reg_6082[4]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[4]_i_34 
       (.I0(tmp63_reg_6047_reg_n_98),
        .I1(tmp66_reg_6052[7]),
        .O(\p_Val2_13_reg_6082[4]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[4]_i_35 
       (.I0(tmp63_reg_6047_reg_n_99),
        .I1(tmp66_reg_6052[6]),
        .O(\p_Val2_13_reg_6082[4]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[4]_i_36 
       (.I0(tmp63_reg_6047_reg_n_100),
        .I1(tmp66_reg_6052[5]),
        .O(\p_Val2_13_reg_6082[4]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[4]_i_37 
       (.I0(tmp63_reg_6047_reg_n_101),
        .I1(tmp66_reg_6052[4]),
        .O(\p_Val2_13_reg_6082[4]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[4]_i_38 
       (.I0(tmp63_reg_6047_reg_n_102),
        .I1(tmp66_reg_6052[3]),
        .O(\p_Val2_13_reg_6082[4]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[4]_i_39 
       (.I0(tmp63_reg_6047_reg_n_103),
        .I1(tmp66_reg_6052[2]),
        .O(\p_Val2_13_reg_6082[4]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[4]_i_40 
       (.I0(tmp63_reg_6047_reg_n_104),
        .I1(tmp66_reg_6052[1]),
        .O(\p_Val2_13_reg_6082[4]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[4]_i_41 
       (.I0(tmp63_reg_6047_reg_n_105),
        .I1(tmp66_reg_6052[0]),
        .O(\p_Val2_13_reg_6082[4]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[4]_i_5 
       (.I0(tmp67_fu_3962_p2[15]),
        .I1(tmp73_reg_6057[15]),
        .O(\p_Val2_13_reg_6082[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[4]_i_6 
       (.I0(tmp67_fu_3962_p2[14]),
        .I1(tmp73_reg_6057[14]),
        .O(\p_Val2_13_reg_6082[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[4]_i_7 
       (.I0(tmp67_fu_3962_p2[13]),
        .I1(tmp73_reg_6057[13]),
        .O(\p_Val2_13_reg_6082[4]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[4]_i_8 
       (.I0(tmp67_fu_3962_p2[12]),
        .I1(tmp73_reg_6057[12]),
        .O(\p_Val2_13_reg_6082[4]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[5]_i_1 
       (.I0(p_Val2_4_fu_3976_p4__0[5]),
        .I1(\p_Val2_13_reg_6082[7]_i_4_n_0 ),
        .O(p_Val2_5_fu_4006_p2__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \p_Val2_13_reg_6082[6]_i_1 
       (.I0(p_Val2_4_fu_3976_p4__0[6]),
        .I1(\p_Val2_13_reg_6082[7]_i_4_n_0 ),
        .I2(p_Val2_4_fu_3976_p4__0[5]),
        .O(p_Val2_5_fu_4006_p2__0[6]));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \p_Val2_13_reg_6082[7]_i_1 
       (.I0(or_cond_i_reg_5502_pp0_iter6_reg),
        .I1(k_buf_2_val_9_U_n_35),
        .I2(p_Val2_4_fu_3976_p4__0[6]),
        .I3(\p_Val2_13_reg_6082[7]_i_4_n_0 ),
        .I4(p_Val2_4_fu_3976_p4__0[5]),
        .I5(p_Val2_4_fu_3976_p4),
        .O(p_Val2_13_reg_6082));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[7]_i_10 
       (.I0(tmp67_fu_3962_p2[16]),
        .I1(tmp73_reg_6057[16]),
        .O(\p_Val2_13_reg_6082[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[7]_i_11 
       (.I0(tmp63_reg_6047_reg_n_86),
        .I1(tmp66_reg_6052[19]),
        .O(\p_Val2_13_reg_6082[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[7]_i_12 
       (.I0(tmp63_reg_6047_reg_n_87),
        .I1(tmp66_reg_6052[18]),
        .O(\p_Val2_13_reg_6082[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[7]_i_13 
       (.I0(tmp63_reg_6047_reg_n_88),
        .I1(tmp66_reg_6052[17]),
        .O(\p_Val2_13_reg_6082[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[7]_i_14 
       (.I0(tmp63_reg_6047_reg_n_89),
        .I1(tmp66_reg_6052[16]),
        .O(\p_Val2_13_reg_6082[7]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \p_Val2_13_reg_6082[7]_i_2 
       (.I0(p_Val2_4_fu_3976_p4),
        .I1(p_Val2_4_fu_3976_p4__0[5]),
        .I2(\p_Val2_13_reg_6082[7]_i_4_n_0 ),
        .I3(p_Val2_4_fu_3976_p4__0[6]),
        .O(p_Val2_5_fu_4006_p2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \p_Val2_13_reg_6082[7]_i_4 
       (.I0(p_Val2_4_fu_3976_p4__0[4]),
        .I1(p_Val2_4_fu_3976_p4__0[3]),
        .I2(p_Val2_4_fu_3976_p4__0[1]),
        .I3(p_Val2_4_fu_3976_p4__0[0]),
        .I4(tmp_1_i_i1_fu_3994_p1),
        .I5(p_Val2_4_fu_3976_p4__0[2]),
        .O(\p_Val2_13_reg_6082[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[7]_i_8 
       (.I0(tmp67_fu_3962_p2[18]),
        .I1(tmp73_reg_6057[18]),
        .O(\p_Val2_13_reg_6082[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_13_reg_6082[7]_i_9 
       (.I0(tmp67_fu_3962_p2[17]),
        .I1(tmp73_reg_6057[17]),
        .O(\p_Val2_13_reg_6082[7]_i_9_n_0 ));
  FDSE \p_Val2_13_reg_6082_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_60770),
        .D(p_Val2_5_fu_4006_p2__0[0]),
        .Q(\p_Val2_13_reg_6082_reg[7]_0 [0]),
        .S(p_Val2_13_reg_6082));
  FDSE \p_Val2_13_reg_6082_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_60770),
        .D(p_Val2_5_fu_4006_p2__0[1]),
        .Q(\p_Val2_13_reg_6082_reg[7]_0 [1]),
        .S(p_Val2_13_reg_6082));
  FDSE \p_Val2_13_reg_6082_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_60770),
        .D(p_Val2_5_fu_4006_p2__0[2]),
        .Q(\p_Val2_13_reg_6082_reg[7]_0 [2]),
        .S(p_Val2_13_reg_6082));
  FDSE \p_Val2_13_reg_6082_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_60770),
        .D(p_Val2_5_fu_4006_p2__0[3]),
        .Q(\p_Val2_13_reg_6082_reg[7]_0 [3]),
        .S(p_Val2_13_reg_6082));
  FDSE \p_Val2_13_reg_6082_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_60770),
        .D(p_Val2_5_fu_4006_p2__0[4]),
        .Q(\p_Val2_13_reg_6082_reg[7]_0 [4]),
        .S(p_Val2_13_reg_6082));
  CARRY4 \p_Val2_13_reg_6082_reg[4]_i_10 
       (.CI(\p_Val2_13_reg_6082_reg[4]_i_20_n_0 ),
        .CO({\p_Val2_13_reg_6082_reg[4]_i_10_n_0 ,\p_Val2_13_reg_6082_reg[4]_i_10_n_1 ,\p_Val2_13_reg_6082_reg[4]_i_10_n_2 ,\p_Val2_13_reg_6082_reg[4]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp63_reg_6047_reg_n_94,tmp63_reg_6047_reg_n_95,tmp63_reg_6047_reg_n_96,tmp63_reg_6047_reg_n_97}),
        .O(tmp67_fu_3962_p2[11:8]),
        .S({\p_Val2_13_reg_6082[4]_i_25_n_0 ,\p_Val2_13_reg_6082[4]_i_26_n_0 ,\p_Val2_13_reg_6082[4]_i_27_n_0 ,\p_Val2_13_reg_6082[4]_i_28_n_0 }));
  CARRY4 \p_Val2_13_reg_6082_reg[4]_i_19 
       (.CI(1'b0),
        .CO({\p_Val2_13_reg_6082_reg[4]_i_19_n_0 ,\p_Val2_13_reg_6082_reg[4]_i_19_n_1 ,\p_Val2_13_reg_6082_reg[4]_i_19_n_2 ,\p_Val2_13_reg_6082_reg[4]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp67_fu_3962_p2[3:0]),
        .O(\NLW_p_Val2_13_reg_6082_reg[4]_i_19_O_UNCONNECTED [3:0]),
        .S({\p_Val2_13_reg_6082[4]_i_30_n_0 ,\p_Val2_13_reg_6082[4]_i_31_n_0 ,\p_Val2_13_reg_6082[4]_i_32_n_0 ,\p_Val2_13_reg_6082[4]_i_33_n_0 }));
  CARRY4 \p_Val2_13_reg_6082_reg[4]_i_2 
       (.CI(\p_Val2_13_reg_6082_reg[4]_i_3_n_0 ),
        .CO({\p_Val2_13_reg_6082_reg[4]_i_2_n_0 ,\p_Val2_13_reg_6082_reg[4]_i_2_n_1 ,\p_Val2_13_reg_6082_reg[4]_i_2_n_2 ,\p_Val2_13_reg_6082_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp67_fu_3962_p2[15:12]),
        .O({p_Val2_4_fu_3976_p4__0[1:0],tmp_1_i_i1_fu_3994_p1,\NLW_p_Val2_13_reg_6082_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\p_Val2_13_reg_6082[4]_i_5_n_0 ,\p_Val2_13_reg_6082[4]_i_6_n_0 ,\p_Val2_13_reg_6082[4]_i_7_n_0 ,\p_Val2_13_reg_6082[4]_i_8_n_0 }));
  CARRY4 \p_Val2_13_reg_6082_reg[4]_i_20 
       (.CI(\p_Val2_13_reg_6082_reg[4]_i_29_n_0 ),
        .CO({\p_Val2_13_reg_6082_reg[4]_i_20_n_0 ,\p_Val2_13_reg_6082_reg[4]_i_20_n_1 ,\p_Val2_13_reg_6082_reg[4]_i_20_n_2 ,\p_Val2_13_reg_6082_reg[4]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp63_reg_6047_reg_n_98,tmp63_reg_6047_reg_n_99,tmp63_reg_6047_reg_n_100,tmp63_reg_6047_reg_n_101}),
        .O(tmp67_fu_3962_p2[7:4]),
        .S({\p_Val2_13_reg_6082[4]_i_34_n_0 ,\p_Val2_13_reg_6082[4]_i_35_n_0 ,\p_Val2_13_reg_6082[4]_i_36_n_0 ,\p_Val2_13_reg_6082[4]_i_37_n_0 }));
  CARRY4 \p_Val2_13_reg_6082_reg[4]_i_29 
       (.CI(1'b0),
        .CO({\p_Val2_13_reg_6082_reg[4]_i_29_n_0 ,\p_Val2_13_reg_6082_reg[4]_i_29_n_1 ,\p_Val2_13_reg_6082_reg[4]_i_29_n_2 ,\p_Val2_13_reg_6082_reg[4]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp63_reg_6047_reg_n_102,tmp63_reg_6047_reg_n_103,tmp63_reg_6047_reg_n_104,tmp63_reg_6047_reg_n_105}),
        .O(tmp67_fu_3962_p2[3:0]),
        .S({\p_Val2_13_reg_6082[4]_i_38_n_0 ,\p_Val2_13_reg_6082[4]_i_39_n_0 ,\p_Val2_13_reg_6082[4]_i_40_n_0 ,\p_Val2_13_reg_6082[4]_i_41_n_0 }));
  CARRY4 \p_Val2_13_reg_6082_reg[4]_i_3 
       (.CI(\p_Val2_13_reg_6082_reg[4]_i_9_n_0 ),
        .CO({\p_Val2_13_reg_6082_reg[4]_i_3_n_0 ,\p_Val2_13_reg_6082_reg[4]_i_3_n_1 ,\p_Val2_13_reg_6082_reg[4]_i_3_n_2 ,\p_Val2_13_reg_6082_reg[4]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp67_fu_3962_p2[11:8]),
        .O(\NLW_p_Val2_13_reg_6082_reg[4]_i_3_O_UNCONNECTED [3:0]),
        .S({\p_Val2_13_reg_6082[4]_i_11_n_0 ,\p_Val2_13_reg_6082[4]_i_12_n_0 ,\p_Val2_13_reg_6082[4]_i_13_n_0 ,\p_Val2_13_reg_6082[4]_i_14_n_0 }));
  CARRY4 \p_Val2_13_reg_6082_reg[4]_i_4 
       (.CI(\p_Val2_13_reg_6082_reg[4]_i_10_n_0 ),
        .CO({\p_Val2_13_reg_6082_reg[4]_i_4_n_0 ,\p_Val2_13_reg_6082_reg[4]_i_4_n_1 ,\p_Val2_13_reg_6082_reg[4]_i_4_n_2 ,\p_Val2_13_reg_6082_reg[4]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp63_reg_6047_reg_n_90,tmp63_reg_6047_reg_n_91,tmp63_reg_6047_reg_n_92,tmp63_reg_6047_reg_n_93}),
        .O(tmp67_fu_3962_p2[15:12]),
        .S({\p_Val2_13_reg_6082[4]_i_15_n_0 ,\p_Val2_13_reg_6082[4]_i_16_n_0 ,\p_Val2_13_reg_6082[4]_i_17_n_0 ,\p_Val2_13_reg_6082[4]_i_18_n_0 }));
  CARRY4 \p_Val2_13_reg_6082_reg[4]_i_9 
       (.CI(\p_Val2_13_reg_6082_reg[4]_i_19_n_0 ),
        .CO({\p_Val2_13_reg_6082_reg[4]_i_9_n_0 ,\p_Val2_13_reg_6082_reg[4]_i_9_n_1 ,\p_Val2_13_reg_6082_reg[4]_i_9_n_2 ,\p_Val2_13_reg_6082_reg[4]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp67_fu_3962_p2[7:4]),
        .O(\NLW_p_Val2_13_reg_6082_reg[4]_i_9_O_UNCONNECTED [3:0]),
        .S({\p_Val2_13_reg_6082[4]_i_21_n_0 ,\p_Val2_13_reg_6082[4]_i_22_n_0 ,\p_Val2_13_reg_6082[4]_i_23_n_0 ,\p_Val2_13_reg_6082[4]_i_24_n_0 }));
  FDSE \p_Val2_13_reg_6082_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_60770),
        .D(p_Val2_5_fu_4006_p2__0[5]),
        .Q(\p_Val2_13_reg_6082_reg[7]_0 [5]),
        .S(p_Val2_13_reg_6082));
  FDSE \p_Val2_13_reg_6082_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_60770),
        .D(p_Val2_5_fu_4006_p2__0[6]),
        .Q(\p_Val2_13_reg_6082_reg[7]_0 [6]),
        .S(p_Val2_13_reg_6082));
  FDSE \p_Val2_13_reg_6082_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_60770),
        .D(p_Val2_5_fu_4006_p2),
        .Q(\p_Val2_13_reg_6082_reg[7]_0 [7]),
        .S(p_Val2_13_reg_6082));
  CARRY4 \p_Val2_13_reg_6082_reg[7]_i_3 
       (.CI(\p_Val2_13_reg_6082_reg[7]_i_5_n_0 ),
        .CO({\NLW_p_Val2_13_reg_6082_reg[7]_i_3_CO_UNCONNECTED [3:1],\p_Val2_13_reg_6082_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_Val2_13_reg_6082_reg[7]_i_3_O_UNCONNECTED [3:2],p_Val2_4_fu_3976_p4,p_Val2_4_fu_3976_p4__0[6]}),
        .S({1'b0,1'b0,tmp67_fu_3962_p2[21:20]}));
  CARRY4 \p_Val2_13_reg_6082_reg[7]_i_5 
       (.CI(\p_Val2_13_reg_6082_reg[4]_i_2_n_0 ),
        .CO({\p_Val2_13_reg_6082_reg[7]_i_5_n_0 ,\p_Val2_13_reg_6082_reg[7]_i_5_n_1 ,\p_Val2_13_reg_6082_reg[7]_i_5_n_2 ,\p_Val2_13_reg_6082_reg[7]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp67_fu_3962_p2[18:16]}),
        .O(p_Val2_4_fu_3976_p4__0[5:2]),
        .S({tmp67_fu_3962_p2[19],\p_Val2_13_reg_6082[7]_i_8_n_0 ,\p_Val2_13_reg_6082[7]_i_9_n_0 ,\p_Val2_13_reg_6082[7]_i_10_n_0 }));
  CARRY4 \p_Val2_13_reg_6082_reg[7]_i_6 
       (.CI(\p_Val2_13_reg_6082_reg[7]_i_7_n_0 ),
        .CO({\NLW_p_Val2_13_reg_6082_reg[7]_i_6_CO_UNCONNECTED [3:1],\p_Val2_13_reg_6082_reg[7]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_Val2_13_reg_6082_reg[7]_i_6_O_UNCONNECTED [3:2],tmp67_fu_3962_p2[21:20]}),
        .S({1'b0,1'b0,tmp63_reg_6047_reg_n_84,tmp63_reg_6047_reg_n_85}));
  CARRY4 \p_Val2_13_reg_6082_reg[7]_i_7 
       (.CI(\p_Val2_13_reg_6082_reg[4]_i_4_n_0 ),
        .CO({\p_Val2_13_reg_6082_reg[7]_i_7_n_0 ,\p_Val2_13_reg_6082_reg[7]_i_7_n_1 ,\p_Val2_13_reg_6082_reg[7]_i_7_n_2 ,\p_Val2_13_reg_6082_reg[7]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp63_reg_6047_reg_n_86,tmp63_reg_6047_reg_n_87,tmp63_reg_6047_reg_n_88,tmp63_reg_6047_reg_n_89}),
        .O(tmp67_fu_3962_p2[19:16]),
        .S({\p_Val2_13_reg_6082[7]_i_11_n_0 ,\p_Val2_13_reg_6082[7]_i_12_n_0 ,\p_Val2_13_reg_6082[7]_i_13_n_0 ,\p_Val2_13_reg_6082[7]_i_14_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[0]_i_1 
       (.I0(p_Val2_8_fu_4057_p4__0[0]),
        .I1(tmp_1_i_i2_fu_4075_p1),
        .O(p_Val2_9_fu_4087_p2__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \p_Val2_14_reg_6087[1]_i_1 
       (.I0(p_Val2_8_fu_4057_p4__0[1]),
        .I1(p_Val2_8_fu_4057_p4__0[0]),
        .I2(tmp_1_i_i2_fu_4075_p1),
        .O(p_Val2_9_fu_4087_p2__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \p_Val2_14_reg_6087[2]_i_1 
       (.I0(p_Val2_8_fu_4057_p4__0[2]),
        .I1(tmp_1_i_i2_fu_4075_p1),
        .I2(p_Val2_8_fu_4057_p4__0[0]),
        .I3(p_Val2_8_fu_4057_p4__0[1]),
        .O(p_Val2_9_fu_4087_p2__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \p_Val2_14_reg_6087[3]_i_1 
       (.I0(p_Val2_8_fu_4057_p4__0[3]),
        .I1(p_Val2_8_fu_4057_p4__0[1]),
        .I2(p_Val2_8_fu_4057_p4__0[0]),
        .I3(tmp_1_i_i2_fu_4075_p1),
        .I4(p_Val2_8_fu_4057_p4__0[2]),
        .O(p_Val2_9_fu_4087_p2__0[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \p_Val2_14_reg_6087[4]_i_1 
       (.I0(p_Val2_8_fu_4057_p4__0[2]),
        .I1(tmp_1_i_i2_fu_4075_p1),
        .I2(p_Val2_8_fu_4057_p4__0[0]),
        .I3(p_Val2_8_fu_4057_p4__0[1]),
        .I4(p_Val2_8_fu_4057_p4__0[3]),
        .I5(p_Val2_8_fu_4057_p4__0[4]),
        .O(p_Val2_9_fu_4087_p2__0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[4]_i_11 
       (.I0(tmp86_fu_4043_p2[11]),
        .I1(tmp92_reg_6072[11]),
        .O(\p_Val2_14_reg_6087[4]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[4]_i_12 
       (.I0(tmp86_fu_4043_p2[10]),
        .I1(tmp92_reg_6072[10]),
        .O(\p_Val2_14_reg_6087[4]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[4]_i_13 
       (.I0(tmp86_fu_4043_p2[9]),
        .I1(tmp92_reg_6072[9]),
        .O(\p_Val2_14_reg_6087[4]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[4]_i_14 
       (.I0(tmp86_fu_4043_p2[8]),
        .I1(tmp92_reg_6072[8]),
        .O(\p_Val2_14_reg_6087[4]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[4]_i_15 
       (.I0(tmp82_reg_6062_reg_n_90),
        .I1(tmp85_reg_6067[15]),
        .O(\p_Val2_14_reg_6087[4]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[4]_i_16 
       (.I0(tmp82_reg_6062_reg_n_91),
        .I1(tmp85_reg_6067[14]),
        .O(\p_Val2_14_reg_6087[4]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[4]_i_17 
       (.I0(tmp82_reg_6062_reg_n_92),
        .I1(tmp85_reg_6067[13]),
        .O(\p_Val2_14_reg_6087[4]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[4]_i_18 
       (.I0(tmp82_reg_6062_reg_n_93),
        .I1(tmp85_reg_6067[12]),
        .O(\p_Val2_14_reg_6087[4]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[4]_i_21 
       (.I0(tmp86_fu_4043_p2[7]),
        .I1(tmp92_reg_6072[7]),
        .O(\p_Val2_14_reg_6087[4]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[4]_i_22 
       (.I0(tmp86_fu_4043_p2[6]),
        .I1(tmp92_reg_6072[6]),
        .O(\p_Val2_14_reg_6087[4]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[4]_i_23 
       (.I0(tmp86_fu_4043_p2[5]),
        .I1(tmp92_reg_6072[5]),
        .O(\p_Val2_14_reg_6087[4]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[4]_i_24 
       (.I0(tmp86_fu_4043_p2[4]),
        .I1(tmp92_reg_6072[4]),
        .O(\p_Val2_14_reg_6087[4]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[4]_i_25 
       (.I0(tmp82_reg_6062_reg_n_94),
        .I1(tmp85_reg_6067[11]),
        .O(\p_Val2_14_reg_6087[4]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[4]_i_26 
       (.I0(tmp82_reg_6062_reg_n_95),
        .I1(tmp85_reg_6067[10]),
        .O(\p_Val2_14_reg_6087[4]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[4]_i_27 
       (.I0(tmp82_reg_6062_reg_n_96),
        .I1(tmp85_reg_6067[9]),
        .O(\p_Val2_14_reg_6087[4]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[4]_i_28 
       (.I0(tmp82_reg_6062_reg_n_97),
        .I1(tmp85_reg_6067[8]),
        .O(\p_Val2_14_reg_6087[4]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[4]_i_30 
       (.I0(tmp86_fu_4043_p2[3]),
        .I1(tmp92_reg_6072[3]),
        .O(\p_Val2_14_reg_6087[4]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[4]_i_31 
       (.I0(tmp86_fu_4043_p2[2]),
        .I1(tmp92_reg_6072[2]),
        .O(\p_Val2_14_reg_6087[4]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[4]_i_32 
       (.I0(tmp86_fu_4043_p2[1]),
        .I1(tmp92_reg_6072[1]),
        .O(\p_Val2_14_reg_6087[4]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[4]_i_33 
       (.I0(tmp86_fu_4043_p2[0]),
        .I1(tmp92_reg_6072[0]),
        .O(\p_Val2_14_reg_6087[4]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[4]_i_34 
       (.I0(tmp82_reg_6062_reg_n_98),
        .I1(tmp85_reg_6067[7]),
        .O(\p_Val2_14_reg_6087[4]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[4]_i_35 
       (.I0(tmp82_reg_6062_reg_n_99),
        .I1(tmp85_reg_6067[6]),
        .O(\p_Val2_14_reg_6087[4]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[4]_i_36 
       (.I0(tmp82_reg_6062_reg_n_100),
        .I1(tmp85_reg_6067[5]),
        .O(\p_Val2_14_reg_6087[4]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[4]_i_37 
       (.I0(tmp82_reg_6062_reg_n_101),
        .I1(tmp85_reg_6067[4]),
        .O(\p_Val2_14_reg_6087[4]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[4]_i_38 
       (.I0(tmp82_reg_6062_reg_n_102),
        .I1(tmp85_reg_6067[3]),
        .O(\p_Val2_14_reg_6087[4]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[4]_i_39 
       (.I0(tmp82_reg_6062_reg_n_103),
        .I1(tmp85_reg_6067[2]),
        .O(\p_Val2_14_reg_6087[4]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[4]_i_40 
       (.I0(tmp82_reg_6062_reg_n_104),
        .I1(tmp85_reg_6067[1]),
        .O(\p_Val2_14_reg_6087[4]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[4]_i_41 
       (.I0(tmp82_reg_6062_reg_n_105),
        .I1(tmp85_reg_6067[0]),
        .O(\p_Val2_14_reg_6087[4]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[4]_i_5 
       (.I0(tmp86_fu_4043_p2[15]),
        .I1(tmp92_reg_6072[15]),
        .O(\p_Val2_14_reg_6087[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[4]_i_6 
       (.I0(tmp86_fu_4043_p2[14]),
        .I1(tmp92_reg_6072[14]),
        .O(\p_Val2_14_reg_6087[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[4]_i_7 
       (.I0(tmp86_fu_4043_p2[13]),
        .I1(tmp92_reg_6072[13]),
        .O(\p_Val2_14_reg_6087[4]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[4]_i_8 
       (.I0(tmp86_fu_4043_p2[12]),
        .I1(tmp92_reg_6072[12]),
        .O(\p_Val2_14_reg_6087[4]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[5]_i_1 
       (.I0(p_Val2_8_fu_4057_p4__0[5]),
        .I1(\p_Val2_14_reg_6087[7]_i_4_n_0 ),
        .O(p_Val2_9_fu_4087_p2__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \p_Val2_14_reg_6087[6]_i_1 
       (.I0(p_Val2_8_fu_4057_p4__0[6]),
        .I1(\p_Val2_14_reg_6087[7]_i_4_n_0 ),
        .I2(p_Val2_8_fu_4057_p4__0[5]),
        .O(p_Val2_9_fu_4087_p2__0[6]));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \p_Val2_14_reg_6087[7]_i_1 
       (.I0(or_cond_i_reg_5502_pp0_iter6_reg),
        .I1(k_buf_2_val_9_U_n_35),
        .I2(p_Val2_8_fu_4057_p4__0[6]),
        .I3(\p_Val2_14_reg_6087[7]_i_4_n_0 ),
        .I4(p_Val2_8_fu_4057_p4__0[5]),
        .I5(p_Val2_8_fu_4057_p4),
        .O(p_Val2_14_reg_6087));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[7]_i_10 
       (.I0(tmp86_fu_4043_p2[16]),
        .I1(tmp92_reg_6072[16]),
        .O(\p_Val2_14_reg_6087[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[7]_i_11 
       (.I0(tmp82_reg_6062_reg_n_86),
        .I1(tmp85_reg_6067[19]),
        .O(\p_Val2_14_reg_6087[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[7]_i_12 
       (.I0(tmp82_reg_6062_reg_n_87),
        .I1(tmp85_reg_6067[18]),
        .O(\p_Val2_14_reg_6087[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[7]_i_13 
       (.I0(tmp82_reg_6062_reg_n_88),
        .I1(tmp85_reg_6067[17]),
        .O(\p_Val2_14_reg_6087[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[7]_i_14 
       (.I0(tmp82_reg_6062_reg_n_89),
        .I1(tmp85_reg_6067[16]),
        .O(\p_Val2_14_reg_6087[7]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \p_Val2_14_reg_6087[7]_i_2 
       (.I0(p_Val2_8_fu_4057_p4),
        .I1(p_Val2_8_fu_4057_p4__0[5]),
        .I2(\p_Val2_14_reg_6087[7]_i_4_n_0 ),
        .I3(p_Val2_8_fu_4057_p4__0[6]),
        .O(p_Val2_9_fu_4087_p2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \p_Val2_14_reg_6087[7]_i_4 
       (.I0(p_Val2_8_fu_4057_p4__0[4]),
        .I1(p_Val2_8_fu_4057_p4__0[3]),
        .I2(p_Val2_8_fu_4057_p4__0[1]),
        .I3(p_Val2_8_fu_4057_p4__0[0]),
        .I4(tmp_1_i_i2_fu_4075_p1),
        .I5(p_Val2_8_fu_4057_p4__0[2]),
        .O(\p_Val2_14_reg_6087[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[7]_i_8 
       (.I0(tmp86_fu_4043_p2[18]),
        .I1(tmp92_reg_6072[18]),
        .O(\p_Val2_14_reg_6087[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_6087[7]_i_9 
       (.I0(tmp86_fu_4043_p2[17]),
        .I1(tmp92_reg_6072[17]),
        .O(\p_Val2_14_reg_6087[7]_i_9_n_0 ));
  FDSE \p_Val2_14_reg_6087_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_60770),
        .D(p_Val2_9_fu_4087_p2__0[0]),
        .Q(\p_Val2_14_reg_6087_reg[7]_0 [0]),
        .S(p_Val2_14_reg_6087));
  FDSE \p_Val2_14_reg_6087_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_60770),
        .D(p_Val2_9_fu_4087_p2__0[1]),
        .Q(\p_Val2_14_reg_6087_reg[7]_0 [1]),
        .S(p_Val2_14_reg_6087));
  FDSE \p_Val2_14_reg_6087_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_60770),
        .D(p_Val2_9_fu_4087_p2__0[2]),
        .Q(\p_Val2_14_reg_6087_reg[7]_0 [2]),
        .S(p_Val2_14_reg_6087));
  FDSE \p_Val2_14_reg_6087_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_60770),
        .D(p_Val2_9_fu_4087_p2__0[3]),
        .Q(\p_Val2_14_reg_6087_reg[7]_0 [3]),
        .S(p_Val2_14_reg_6087));
  FDSE \p_Val2_14_reg_6087_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_60770),
        .D(p_Val2_9_fu_4087_p2__0[4]),
        .Q(\p_Val2_14_reg_6087_reg[7]_0 [4]),
        .S(p_Val2_14_reg_6087));
  CARRY4 \p_Val2_14_reg_6087_reg[4]_i_10 
       (.CI(\p_Val2_14_reg_6087_reg[4]_i_20_n_0 ),
        .CO({\p_Val2_14_reg_6087_reg[4]_i_10_n_0 ,\p_Val2_14_reg_6087_reg[4]_i_10_n_1 ,\p_Val2_14_reg_6087_reg[4]_i_10_n_2 ,\p_Val2_14_reg_6087_reg[4]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp82_reg_6062_reg_n_94,tmp82_reg_6062_reg_n_95,tmp82_reg_6062_reg_n_96,tmp82_reg_6062_reg_n_97}),
        .O(tmp86_fu_4043_p2[11:8]),
        .S({\p_Val2_14_reg_6087[4]_i_25_n_0 ,\p_Val2_14_reg_6087[4]_i_26_n_0 ,\p_Val2_14_reg_6087[4]_i_27_n_0 ,\p_Val2_14_reg_6087[4]_i_28_n_0 }));
  CARRY4 \p_Val2_14_reg_6087_reg[4]_i_19 
       (.CI(1'b0),
        .CO({\p_Val2_14_reg_6087_reg[4]_i_19_n_0 ,\p_Val2_14_reg_6087_reg[4]_i_19_n_1 ,\p_Val2_14_reg_6087_reg[4]_i_19_n_2 ,\p_Val2_14_reg_6087_reg[4]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp86_fu_4043_p2[3:0]),
        .O(\NLW_p_Val2_14_reg_6087_reg[4]_i_19_O_UNCONNECTED [3:0]),
        .S({\p_Val2_14_reg_6087[4]_i_30_n_0 ,\p_Val2_14_reg_6087[4]_i_31_n_0 ,\p_Val2_14_reg_6087[4]_i_32_n_0 ,\p_Val2_14_reg_6087[4]_i_33_n_0 }));
  CARRY4 \p_Val2_14_reg_6087_reg[4]_i_2 
       (.CI(\p_Val2_14_reg_6087_reg[4]_i_3_n_0 ),
        .CO({\p_Val2_14_reg_6087_reg[4]_i_2_n_0 ,\p_Val2_14_reg_6087_reg[4]_i_2_n_1 ,\p_Val2_14_reg_6087_reg[4]_i_2_n_2 ,\p_Val2_14_reg_6087_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp86_fu_4043_p2[15:12]),
        .O({p_Val2_8_fu_4057_p4__0[1:0],tmp_1_i_i2_fu_4075_p1,\NLW_p_Val2_14_reg_6087_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\p_Val2_14_reg_6087[4]_i_5_n_0 ,\p_Val2_14_reg_6087[4]_i_6_n_0 ,\p_Val2_14_reg_6087[4]_i_7_n_0 ,\p_Val2_14_reg_6087[4]_i_8_n_0 }));
  CARRY4 \p_Val2_14_reg_6087_reg[4]_i_20 
       (.CI(\p_Val2_14_reg_6087_reg[4]_i_29_n_0 ),
        .CO({\p_Val2_14_reg_6087_reg[4]_i_20_n_0 ,\p_Val2_14_reg_6087_reg[4]_i_20_n_1 ,\p_Val2_14_reg_6087_reg[4]_i_20_n_2 ,\p_Val2_14_reg_6087_reg[4]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp82_reg_6062_reg_n_98,tmp82_reg_6062_reg_n_99,tmp82_reg_6062_reg_n_100,tmp82_reg_6062_reg_n_101}),
        .O(tmp86_fu_4043_p2[7:4]),
        .S({\p_Val2_14_reg_6087[4]_i_34_n_0 ,\p_Val2_14_reg_6087[4]_i_35_n_0 ,\p_Val2_14_reg_6087[4]_i_36_n_0 ,\p_Val2_14_reg_6087[4]_i_37_n_0 }));
  CARRY4 \p_Val2_14_reg_6087_reg[4]_i_29 
       (.CI(1'b0),
        .CO({\p_Val2_14_reg_6087_reg[4]_i_29_n_0 ,\p_Val2_14_reg_6087_reg[4]_i_29_n_1 ,\p_Val2_14_reg_6087_reg[4]_i_29_n_2 ,\p_Val2_14_reg_6087_reg[4]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp82_reg_6062_reg_n_102,tmp82_reg_6062_reg_n_103,tmp82_reg_6062_reg_n_104,tmp82_reg_6062_reg_n_105}),
        .O(tmp86_fu_4043_p2[3:0]),
        .S({\p_Val2_14_reg_6087[4]_i_38_n_0 ,\p_Val2_14_reg_6087[4]_i_39_n_0 ,\p_Val2_14_reg_6087[4]_i_40_n_0 ,\p_Val2_14_reg_6087[4]_i_41_n_0 }));
  CARRY4 \p_Val2_14_reg_6087_reg[4]_i_3 
       (.CI(\p_Val2_14_reg_6087_reg[4]_i_9_n_0 ),
        .CO({\p_Val2_14_reg_6087_reg[4]_i_3_n_0 ,\p_Val2_14_reg_6087_reg[4]_i_3_n_1 ,\p_Val2_14_reg_6087_reg[4]_i_3_n_2 ,\p_Val2_14_reg_6087_reg[4]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp86_fu_4043_p2[11:8]),
        .O(\NLW_p_Val2_14_reg_6087_reg[4]_i_3_O_UNCONNECTED [3:0]),
        .S({\p_Val2_14_reg_6087[4]_i_11_n_0 ,\p_Val2_14_reg_6087[4]_i_12_n_0 ,\p_Val2_14_reg_6087[4]_i_13_n_0 ,\p_Val2_14_reg_6087[4]_i_14_n_0 }));
  CARRY4 \p_Val2_14_reg_6087_reg[4]_i_4 
       (.CI(\p_Val2_14_reg_6087_reg[4]_i_10_n_0 ),
        .CO({\p_Val2_14_reg_6087_reg[4]_i_4_n_0 ,\p_Val2_14_reg_6087_reg[4]_i_4_n_1 ,\p_Val2_14_reg_6087_reg[4]_i_4_n_2 ,\p_Val2_14_reg_6087_reg[4]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp82_reg_6062_reg_n_90,tmp82_reg_6062_reg_n_91,tmp82_reg_6062_reg_n_92,tmp82_reg_6062_reg_n_93}),
        .O(tmp86_fu_4043_p2[15:12]),
        .S({\p_Val2_14_reg_6087[4]_i_15_n_0 ,\p_Val2_14_reg_6087[4]_i_16_n_0 ,\p_Val2_14_reg_6087[4]_i_17_n_0 ,\p_Val2_14_reg_6087[4]_i_18_n_0 }));
  CARRY4 \p_Val2_14_reg_6087_reg[4]_i_9 
       (.CI(\p_Val2_14_reg_6087_reg[4]_i_19_n_0 ),
        .CO({\p_Val2_14_reg_6087_reg[4]_i_9_n_0 ,\p_Val2_14_reg_6087_reg[4]_i_9_n_1 ,\p_Val2_14_reg_6087_reg[4]_i_9_n_2 ,\p_Val2_14_reg_6087_reg[4]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp86_fu_4043_p2[7:4]),
        .O(\NLW_p_Val2_14_reg_6087_reg[4]_i_9_O_UNCONNECTED [3:0]),
        .S({\p_Val2_14_reg_6087[4]_i_21_n_0 ,\p_Val2_14_reg_6087[4]_i_22_n_0 ,\p_Val2_14_reg_6087[4]_i_23_n_0 ,\p_Val2_14_reg_6087[4]_i_24_n_0 }));
  FDSE \p_Val2_14_reg_6087_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_60770),
        .D(p_Val2_9_fu_4087_p2__0[5]),
        .Q(\p_Val2_14_reg_6087_reg[7]_0 [5]),
        .S(p_Val2_14_reg_6087));
  FDSE \p_Val2_14_reg_6087_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_60770),
        .D(p_Val2_9_fu_4087_p2__0[6]),
        .Q(\p_Val2_14_reg_6087_reg[7]_0 [6]),
        .S(p_Val2_14_reg_6087));
  FDSE \p_Val2_14_reg_6087_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_60770),
        .D(p_Val2_9_fu_4087_p2),
        .Q(\p_Val2_14_reg_6087_reg[7]_0 [7]),
        .S(p_Val2_14_reg_6087));
  CARRY4 \p_Val2_14_reg_6087_reg[7]_i_3 
       (.CI(\p_Val2_14_reg_6087_reg[7]_i_5_n_0 ),
        .CO({\NLW_p_Val2_14_reg_6087_reg[7]_i_3_CO_UNCONNECTED [3:1],\p_Val2_14_reg_6087_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_Val2_14_reg_6087_reg[7]_i_3_O_UNCONNECTED [3:2],p_Val2_8_fu_4057_p4,p_Val2_8_fu_4057_p4__0[6]}),
        .S({1'b0,1'b0,tmp86_fu_4043_p2[21:20]}));
  CARRY4 \p_Val2_14_reg_6087_reg[7]_i_5 
       (.CI(\p_Val2_14_reg_6087_reg[4]_i_2_n_0 ),
        .CO({\p_Val2_14_reg_6087_reg[7]_i_5_n_0 ,\p_Val2_14_reg_6087_reg[7]_i_5_n_1 ,\p_Val2_14_reg_6087_reg[7]_i_5_n_2 ,\p_Val2_14_reg_6087_reg[7]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp86_fu_4043_p2[18:16]}),
        .O(p_Val2_8_fu_4057_p4__0[5:2]),
        .S({tmp86_fu_4043_p2[19],\p_Val2_14_reg_6087[7]_i_8_n_0 ,\p_Val2_14_reg_6087[7]_i_9_n_0 ,\p_Val2_14_reg_6087[7]_i_10_n_0 }));
  CARRY4 \p_Val2_14_reg_6087_reg[7]_i_6 
       (.CI(\p_Val2_14_reg_6087_reg[7]_i_7_n_0 ),
        .CO({\NLW_p_Val2_14_reg_6087_reg[7]_i_6_CO_UNCONNECTED [3:1],\p_Val2_14_reg_6087_reg[7]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_Val2_14_reg_6087_reg[7]_i_6_O_UNCONNECTED [3:2],tmp86_fu_4043_p2[21:20]}),
        .S({1'b0,1'b0,tmp82_reg_6062_reg_n_84,tmp82_reg_6062_reg_n_85}));
  CARRY4 \p_Val2_14_reg_6087_reg[7]_i_7 
       (.CI(\p_Val2_14_reg_6087_reg[4]_i_4_n_0 ),
        .CO({\p_Val2_14_reg_6087_reg[7]_i_7_n_0 ,\p_Val2_14_reg_6087_reg[7]_i_7_n_1 ,\p_Val2_14_reg_6087_reg[7]_i_7_n_2 ,\p_Val2_14_reg_6087_reg[7]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp82_reg_6062_reg_n_86,tmp82_reg_6062_reg_n_87,tmp82_reg_6062_reg_n_88,tmp82_reg_6062_reg_n_89}),
        .O(tmp86_fu_4043_p2[19:16]),
        .S({\p_Val2_14_reg_6087[7]_i_11_n_0 ,\p_Val2_14_reg_6087[7]_i_12_n_0 ,\p_Val2_14_reg_6087[7]_i_13_n_0 ,\p_Val2_14_reg_6087[7]_i_14_n_0 }));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_75_0_0_1_reg_5654_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_75_0_0_1_reg_5654_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_16_fu_330}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_75_0_0_1_reg_5654_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_75_0_0_1_reg_5654_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_75_0_0_1_reg_5654_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(gaussian_mac_mularcU_U51_n_48),
        .CEB2(gaussian_mac_mularcU_U51_n_48),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_Val2_75_0_0_1_reg_56540),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_75_0_0_1_reg_5654_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_75_0_0_1_reg_5654_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_Val2_75_0_0_1_reg_5654_reg_P_UNCONNECTED[47:17],p_Val2_75_0_0_1_reg_5654_reg_n_89,p_Val2_75_0_0_1_reg_5654_reg_n_90,p_Val2_75_0_0_1_reg_5654_reg_n_91,p_Val2_75_0_0_1_reg_5654_reg_n_92,p_Val2_75_0_0_1_reg_5654_reg_n_93,p_Val2_75_0_0_1_reg_5654_reg_n_94,p_Val2_75_0_0_1_reg_5654_reg_n_95,p_Val2_75_0_0_1_reg_5654_reg_n_96,p_Val2_75_0_0_1_reg_5654_reg_n_97,p_Val2_75_0_0_1_reg_5654_reg_n_98,p_Val2_75_0_0_1_reg_5654_reg_n_99,p_Val2_75_0_0_1_reg_5654_reg_n_100,p_Val2_75_0_0_1_reg_5654_reg_n_101,p_Val2_75_0_0_1_reg_5654_reg_n_102,p_Val2_75_0_0_1_reg_5654_reg_n_103,p_Val2_75_0_0_1_reg_5654_reg_n_104,p_Val2_75_0_0_1_reg_5654_reg_n_105}),
        .PATTERNBDETECT(NLW_p_Val2_75_0_0_1_reg_5654_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_75_0_0_1_reg_5654_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({gaussian_mac_mularcU_U51_n_0,gaussian_mac_mularcU_U51_n_1,gaussian_mac_mularcU_U51_n_2,gaussian_mac_mularcU_U51_n_3,gaussian_mac_mularcU_U51_n_4,gaussian_mac_mularcU_U51_n_5,gaussian_mac_mularcU_U51_n_6,gaussian_mac_mularcU_U51_n_7,gaussian_mac_mularcU_U51_n_8,gaussian_mac_mularcU_U51_n_9,gaussian_mac_mularcU_U51_n_10,gaussian_mac_mularcU_U51_n_11,gaussian_mac_mularcU_U51_n_12,gaussian_mac_mularcU_U51_n_13,gaussian_mac_mularcU_U51_n_14,gaussian_mac_mularcU_U51_n_15,gaussian_mac_mularcU_U51_n_16,gaussian_mac_mularcU_U51_n_17,gaussian_mac_mularcU_U51_n_18,gaussian_mac_mularcU_U51_n_19,gaussian_mac_mularcU_U51_n_20,gaussian_mac_mularcU_U51_n_21,gaussian_mac_mularcU_U51_n_22,gaussian_mac_mularcU_U51_n_23,gaussian_mac_mularcU_U51_n_24,gaussian_mac_mularcU_U51_n_25,gaussian_mac_mularcU_U51_n_26,gaussian_mac_mularcU_U51_n_27,gaussian_mac_mularcU_U51_n_28,gaussian_mac_mularcU_U51_n_29,gaussian_mac_mularcU_U51_n_30,gaussian_mac_mularcU_U51_n_31,gaussian_mac_mularcU_U51_n_32,gaussian_mac_mularcU_U51_n_33,gaussian_mac_mularcU_U51_n_34,gaussian_mac_mularcU_U51_n_35,gaussian_mac_mularcU_U51_n_36,gaussian_mac_mularcU_U51_n_37,gaussian_mac_mularcU_U51_n_38,gaussian_mac_mularcU_U51_n_39,gaussian_mac_mularcU_U51_n_40,gaussian_mac_mularcU_U51_n_41,gaussian_mac_mularcU_U51_n_42,gaussian_mac_mularcU_U51_n_43,gaussian_mac_mularcU_U51_n_44,gaussian_mac_mularcU_U51_n_45,gaussian_mac_mularcU_U51_n_46,gaussian_mac_mularcU_U51_n_47}),
        .PCOUT(NLW_p_Val2_75_0_0_1_reg_5654_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_75_0_0_1_reg_5654_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h0400)) 
    p_Val2_75_0_0_1_reg_5654_reg_i_1
       (.I0(\exitcond389_i_reg_5464_pp0_iter1_reg_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(k_buf_2_val_9_U_n_35),
        .I3(or_cond_i_reg_5502_pp0_iter1_reg),
        .O(p_Val2_75_0_0_1_reg_56540));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_75_0_1_2_reg_5837_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_75_0_1_2_reg_5837_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_12_fu_314}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_75_0_1_2_reg_5837_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_75_0_1_2_reg_5837_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_75_0_1_2_reg_5837_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(src_kernel_win_0_va_12_fu_3140),
        .CEB2(src_kernel_win_0_va_37_reg_57470),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_Val2_75_0_1_2_reg_58370),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_75_0_1_2_reg_5837_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_75_0_1_2_reg_5837_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_Val2_75_0_1_2_reg_5837_reg_P_UNCONNECTED[47:20],p_Val2_75_0_1_2_reg_5837_reg_n_86,p_Val2_75_0_1_2_reg_5837_reg_n_87,p_Val2_75_0_1_2_reg_5837_reg_n_88,p_Val2_75_0_1_2_reg_5837_reg_n_89,p_Val2_75_0_1_2_reg_5837_reg_n_90,p_Val2_75_0_1_2_reg_5837_reg_n_91,p_Val2_75_0_1_2_reg_5837_reg_n_92,p_Val2_75_0_1_2_reg_5837_reg_n_93,p_Val2_75_0_1_2_reg_5837_reg_n_94,p_Val2_75_0_1_2_reg_5837_reg_n_95,p_Val2_75_0_1_2_reg_5837_reg_n_96,p_Val2_75_0_1_2_reg_5837_reg_n_97,p_Val2_75_0_1_2_reg_5837_reg_n_98,p_Val2_75_0_1_2_reg_5837_reg_n_99,p_Val2_75_0_1_2_reg_5837_reg_n_100,p_Val2_75_0_1_2_reg_5837_reg_n_101,p_Val2_75_0_1_2_reg_5837_reg_n_102,p_Val2_75_0_1_2_reg_5837_reg_n_103,p_Val2_75_0_1_2_reg_5837_reg_n_104,p_Val2_75_0_1_2_reg_5837_reg_n_105}),
        .PATTERNBDETECT(NLW_p_Val2_75_0_1_2_reg_5837_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_75_0_1_2_reg_5837_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({gaussian_mac_mulaudo_U63_n_0,gaussian_mac_mulaudo_U63_n_1,gaussian_mac_mulaudo_U63_n_2,gaussian_mac_mulaudo_U63_n_3,gaussian_mac_mulaudo_U63_n_4,gaussian_mac_mulaudo_U63_n_5,gaussian_mac_mulaudo_U63_n_6,gaussian_mac_mulaudo_U63_n_7,gaussian_mac_mulaudo_U63_n_8,gaussian_mac_mulaudo_U63_n_9,gaussian_mac_mulaudo_U63_n_10,gaussian_mac_mulaudo_U63_n_11,gaussian_mac_mulaudo_U63_n_12,gaussian_mac_mulaudo_U63_n_13,gaussian_mac_mulaudo_U63_n_14,gaussian_mac_mulaudo_U63_n_15,gaussian_mac_mulaudo_U63_n_16,gaussian_mac_mulaudo_U63_n_17,gaussian_mac_mulaudo_U63_n_18,gaussian_mac_mulaudo_U63_n_19,gaussian_mac_mulaudo_U63_n_20,gaussian_mac_mulaudo_U63_n_21,gaussian_mac_mulaudo_U63_n_22,gaussian_mac_mulaudo_U63_n_23,gaussian_mac_mulaudo_U63_n_24,gaussian_mac_mulaudo_U63_n_25,gaussian_mac_mulaudo_U63_n_26,gaussian_mac_mulaudo_U63_n_27,gaussian_mac_mulaudo_U63_n_28,gaussian_mac_mulaudo_U63_n_29,gaussian_mac_mulaudo_U63_n_30,gaussian_mac_mulaudo_U63_n_31,gaussian_mac_mulaudo_U63_n_32,gaussian_mac_mulaudo_U63_n_33,gaussian_mac_mulaudo_U63_n_34,gaussian_mac_mulaudo_U63_n_35,gaussian_mac_mulaudo_U63_n_36,gaussian_mac_mulaudo_U63_n_37,gaussian_mac_mulaudo_U63_n_38,gaussian_mac_mulaudo_U63_n_39,gaussian_mac_mulaudo_U63_n_40,gaussian_mac_mulaudo_U63_n_41,gaussian_mac_mulaudo_U63_n_42,gaussian_mac_mulaudo_U63_n_43,gaussian_mac_mulaudo_U63_n_44,gaussian_mac_mulaudo_U63_n_45,gaussian_mac_mulaudo_U63_n_46,gaussian_mac_mulaudo_U63_n_47}),
        .PCOUT(NLW_p_Val2_75_0_1_2_reg_5837_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_75_0_1_2_reg_5837_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_75_1_0_1_reg_5698_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_75_1_0_1_reg_5698_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_1_va_16_fu_410}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_75_1_0_1_reg_5698_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_75_1_0_1_reg_5698_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_75_1_0_1_reg_5698_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(gaussian_mac_mularcU_U51_n_48),
        .CEB2(gaussian_mac_mularcU_U51_n_48),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_Val2_75_0_0_1_reg_56540),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_75_1_0_1_reg_5698_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_75_1_0_1_reg_5698_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_Val2_75_1_0_1_reg_5698_reg_P_UNCONNECTED[47:17],p_Val2_75_1_0_1_reg_5698_reg_n_89,p_Val2_75_1_0_1_reg_5698_reg_n_90,p_Val2_75_1_0_1_reg_5698_reg_n_91,p_Val2_75_1_0_1_reg_5698_reg_n_92,p_Val2_75_1_0_1_reg_5698_reg_n_93,p_Val2_75_1_0_1_reg_5698_reg_n_94,p_Val2_75_1_0_1_reg_5698_reg_n_95,p_Val2_75_1_0_1_reg_5698_reg_n_96,p_Val2_75_1_0_1_reg_5698_reg_n_97,p_Val2_75_1_0_1_reg_5698_reg_n_98,p_Val2_75_1_0_1_reg_5698_reg_n_99,p_Val2_75_1_0_1_reg_5698_reg_n_100,p_Val2_75_1_0_1_reg_5698_reg_n_101,p_Val2_75_1_0_1_reg_5698_reg_n_102,p_Val2_75_1_0_1_reg_5698_reg_n_103,p_Val2_75_1_0_1_reg_5698_reg_n_104,p_Val2_75_1_0_1_reg_5698_reg_n_105}),
        .PATTERNBDETECT(NLW_p_Val2_75_1_0_1_reg_5698_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_75_1_0_1_reg_5698_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({gaussian_mac_mularcU_U52_n_0,gaussian_mac_mularcU_U52_n_1,gaussian_mac_mularcU_U52_n_2,gaussian_mac_mularcU_U52_n_3,gaussian_mac_mularcU_U52_n_4,gaussian_mac_mularcU_U52_n_5,gaussian_mac_mularcU_U52_n_6,gaussian_mac_mularcU_U52_n_7,gaussian_mac_mularcU_U52_n_8,gaussian_mac_mularcU_U52_n_9,gaussian_mac_mularcU_U52_n_10,gaussian_mac_mularcU_U52_n_11,gaussian_mac_mularcU_U52_n_12,gaussian_mac_mularcU_U52_n_13,gaussian_mac_mularcU_U52_n_14,gaussian_mac_mularcU_U52_n_15,gaussian_mac_mularcU_U52_n_16,gaussian_mac_mularcU_U52_n_17,gaussian_mac_mularcU_U52_n_18,gaussian_mac_mularcU_U52_n_19,gaussian_mac_mularcU_U52_n_20,gaussian_mac_mularcU_U52_n_21,gaussian_mac_mularcU_U52_n_22,gaussian_mac_mularcU_U52_n_23,gaussian_mac_mularcU_U52_n_24,gaussian_mac_mularcU_U52_n_25,gaussian_mac_mularcU_U52_n_26,gaussian_mac_mularcU_U52_n_27,gaussian_mac_mularcU_U52_n_28,gaussian_mac_mularcU_U52_n_29,gaussian_mac_mularcU_U52_n_30,gaussian_mac_mularcU_U52_n_31,gaussian_mac_mularcU_U52_n_32,gaussian_mac_mularcU_U52_n_33,gaussian_mac_mularcU_U52_n_34,gaussian_mac_mularcU_U52_n_35,gaussian_mac_mularcU_U52_n_36,gaussian_mac_mularcU_U52_n_37,gaussian_mac_mularcU_U52_n_38,gaussian_mac_mularcU_U52_n_39,gaussian_mac_mularcU_U52_n_40,gaussian_mac_mularcU_U52_n_41,gaussian_mac_mularcU_U52_n_42,gaussian_mac_mularcU_U52_n_43,gaussian_mac_mularcU_U52_n_44,gaussian_mac_mularcU_U52_n_45,gaussian_mac_mularcU_U52_n_46,gaussian_mac_mularcU_U52_n_47}),
        .PCOUT(NLW_p_Val2_75_1_0_1_reg_5698_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_75_1_0_1_reg_5698_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_75_1_1_2_reg_5862_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_75_1_1_2_reg_5862_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_1_va_12_fu_394}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_75_1_1_2_reg_5862_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_75_1_1_2_reg_5862_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_75_1_1_2_reg_5862_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(src_kernel_win_0_va_12_fu_3140),
        .CEB2(src_kernel_win_0_va_37_reg_57470),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_Val2_75_0_1_2_reg_58370),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_75_1_1_2_reg_5862_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_75_1_1_2_reg_5862_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_Val2_75_1_1_2_reg_5862_reg_P_UNCONNECTED[47:20],p_Val2_75_1_1_2_reg_5862_reg_n_86,p_Val2_75_1_1_2_reg_5862_reg_n_87,p_Val2_75_1_1_2_reg_5862_reg_n_88,p_Val2_75_1_1_2_reg_5862_reg_n_89,p_Val2_75_1_1_2_reg_5862_reg_n_90,p_Val2_75_1_1_2_reg_5862_reg_n_91,p_Val2_75_1_1_2_reg_5862_reg_n_92,p_Val2_75_1_1_2_reg_5862_reg_n_93,p_Val2_75_1_1_2_reg_5862_reg_n_94,p_Val2_75_1_1_2_reg_5862_reg_n_95,p_Val2_75_1_1_2_reg_5862_reg_n_96,p_Val2_75_1_1_2_reg_5862_reg_n_97,p_Val2_75_1_1_2_reg_5862_reg_n_98,p_Val2_75_1_1_2_reg_5862_reg_n_99,p_Val2_75_1_1_2_reg_5862_reg_n_100,p_Val2_75_1_1_2_reg_5862_reg_n_101,p_Val2_75_1_1_2_reg_5862_reg_n_102,p_Val2_75_1_1_2_reg_5862_reg_n_103,p_Val2_75_1_1_2_reg_5862_reg_n_104,p_Val2_75_1_1_2_reg_5862_reg_n_105}),
        .PATTERNBDETECT(NLW_p_Val2_75_1_1_2_reg_5862_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_75_1_1_2_reg_5862_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({gaussian_mac_mulaudo_U66_n_0,gaussian_mac_mulaudo_U66_n_1,gaussian_mac_mulaudo_U66_n_2,gaussian_mac_mulaudo_U66_n_3,gaussian_mac_mulaudo_U66_n_4,gaussian_mac_mulaudo_U66_n_5,gaussian_mac_mulaudo_U66_n_6,gaussian_mac_mulaudo_U66_n_7,gaussian_mac_mulaudo_U66_n_8,gaussian_mac_mulaudo_U66_n_9,gaussian_mac_mulaudo_U66_n_10,gaussian_mac_mulaudo_U66_n_11,gaussian_mac_mulaudo_U66_n_12,gaussian_mac_mulaudo_U66_n_13,gaussian_mac_mulaudo_U66_n_14,gaussian_mac_mulaudo_U66_n_15,gaussian_mac_mulaudo_U66_n_16,gaussian_mac_mulaudo_U66_n_17,gaussian_mac_mulaudo_U66_n_18,gaussian_mac_mulaudo_U66_n_19,gaussian_mac_mulaudo_U66_n_20,gaussian_mac_mulaudo_U66_n_21,gaussian_mac_mulaudo_U66_n_22,gaussian_mac_mulaudo_U66_n_23,gaussian_mac_mulaudo_U66_n_24,gaussian_mac_mulaudo_U66_n_25,gaussian_mac_mulaudo_U66_n_26,gaussian_mac_mulaudo_U66_n_27,gaussian_mac_mulaudo_U66_n_28,gaussian_mac_mulaudo_U66_n_29,gaussian_mac_mulaudo_U66_n_30,gaussian_mac_mulaudo_U66_n_31,gaussian_mac_mulaudo_U66_n_32,gaussian_mac_mulaudo_U66_n_33,gaussian_mac_mulaudo_U66_n_34,gaussian_mac_mulaudo_U66_n_35,gaussian_mac_mulaudo_U66_n_36,gaussian_mac_mulaudo_U66_n_37,gaussian_mac_mulaudo_U66_n_38,gaussian_mac_mulaudo_U66_n_39,gaussian_mac_mulaudo_U66_n_40,gaussian_mac_mulaudo_U66_n_41,gaussian_mac_mulaudo_U66_n_42,gaussian_mac_mulaudo_U66_n_43,gaussian_mac_mulaudo_U66_n_44,gaussian_mac_mulaudo_U66_n_45,gaussian_mac_mulaudo_U66_n_46,gaussian_mac_mulaudo_U66_n_47}),
        .PCOUT(NLW_p_Val2_75_1_1_2_reg_5862_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_75_1_1_2_reg_5862_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_75_2_0_1_reg_5742_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_75_2_0_1_reg_5742_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_2_va_16_fu_490}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_75_2_0_1_reg_5742_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_75_2_0_1_reg_5742_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_75_2_0_1_reg_5742_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(gaussian_mac_mularcU_U51_n_48),
        .CEB2(gaussian_mac_mularcU_U51_n_48),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_Val2_75_0_0_1_reg_56540),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_75_2_0_1_reg_5742_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_75_2_0_1_reg_5742_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_Val2_75_2_0_1_reg_5742_reg_P_UNCONNECTED[47:17],p_Val2_75_2_0_1_reg_5742_reg_n_89,p_Val2_75_2_0_1_reg_5742_reg_n_90,p_Val2_75_2_0_1_reg_5742_reg_n_91,p_Val2_75_2_0_1_reg_5742_reg_n_92,p_Val2_75_2_0_1_reg_5742_reg_n_93,p_Val2_75_2_0_1_reg_5742_reg_n_94,p_Val2_75_2_0_1_reg_5742_reg_n_95,p_Val2_75_2_0_1_reg_5742_reg_n_96,p_Val2_75_2_0_1_reg_5742_reg_n_97,p_Val2_75_2_0_1_reg_5742_reg_n_98,p_Val2_75_2_0_1_reg_5742_reg_n_99,p_Val2_75_2_0_1_reg_5742_reg_n_100,p_Val2_75_2_0_1_reg_5742_reg_n_101,p_Val2_75_2_0_1_reg_5742_reg_n_102,p_Val2_75_2_0_1_reg_5742_reg_n_103,p_Val2_75_2_0_1_reg_5742_reg_n_104,p_Val2_75_2_0_1_reg_5742_reg_n_105}),
        .PATTERNBDETECT(NLW_p_Val2_75_2_0_1_reg_5742_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_75_2_0_1_reg_5742_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({gaussian_mac_mularcU_U53_n_0,gaussian_mac_mularcU_U53_n_1,gaussian_mac_mularcU_U53_n_2,gaussian_mac_mularcU_U53_n_3,gaussian_mac_mularcU_U53_n_4,gaussian_mac_mularcU_U53_n_5,gaussian_mac_mularcU_U53_n_6,gaussian_mac_mularcU_U53_n_7,gaussian_mac_mularcU_U53_n_8,gaussian_mac_mularcU_U53_n_9,gaussian_mac_mularcU_U53_n_10,gaussian_mac_mularcU_U53_n_11,gaussian_mac_mularcU_U53_n_12,gaussian_mac_mularcU_U53_n_13,gaussian_mac_mularcU_U53_n_14,gaussian_mac_mularcU_U53_n_15,gaussian_mac_mularcU_U53_n_16,gaussian_mac_mularcU_U53_n_17,gaussian_mac_mularcU_U53_n_18,gaussian_mac_mularcU_U53_n_19,gaussian_mac_mularcU_U53_n_20,gaussian_mac_mularcU_U53_n_21,gaussian_mac_mularcU_U53_n_22,gaussian_mac_mularcU_U53_n_23,gaussian_mac_mularcU_U53_n_24,gaussian_mac_mularcU_U53_n_25,gaussian_mac_mularcU_U53_n_26,gaussian_mac_mularcU_U53_n_27,gaussian_mac_mularcU_U53_n_28,gaussian_mac_mularcU_U53_n_29,gaussian_mac_mularcU_U53_n_30,gaussian_mac_mularcU_U53_n_31,gaussian_mac_mularcU_U53_n_32,gaussian_mac_mularcU_U53_n_33,gaussian_mac_mularcU_U53_n_34,gaussian_mac_mularcU_U53_n_35,gaussian_mac_mularcU_U53_n_36,gaussian_mac_mularcU_U53_n_37,gaussian_mac_mularcU_U53_n_38,gaussian_mac_mularcU_U53_n_39,gaussian_mac_mularcU_U53_n_40,gaussian_mac_mularcU_U53_n_41,gaussian_mac_mularcU_U53_n_42,gaussian_mac_mularcU_U53_n_43,gaussian_mac_mularcU_U53_n_44,gaussian_mac_mularcU_U53_n_45,gaussian_mac_mularcU_U53_n_46,gaussian_mac_mularcU_U53_n_47}),
        .PCOUT(NLW_p_Val2_75_2_0_1_reg_5742_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_75_2_0_1_reg_5742_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_75_2_1_2_reg_5887_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_75_2_1_2_reg_5887_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_2_va_12_fu_474}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_75_2_1_2_reg_5887_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_75_2_1_2_reg_5887_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_75_2_1_2_reg_5887_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(src_kernel_win_0_va_12_fu_3140),
        .CEB2(src_kernel_win_0_va_37_reg_57470),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_Val2_75_0_1_2_reg_58370),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_75_2_1_2_reg_5887_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_75_2_1_2_reg_5887_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_Val2_75_2_1_2_reg_5887_reg_P_UNCONNECTED[47:20],p_Val2_75_2_1_2_reg_5887_reg_n_86,p_Val2_75_2_1_2_reg_5887_reg_n_87,p_Val2_75_2_1_2_reg_5887_reg_n_88,p_Val2_75_2_1_2_reg_5887_reg_n_89,p_Val2_75_2_1_2_reg_5887_reg_n_90,p_Val2_75_2_1_2_reg_5887_reg_n_91,p_Val2_75_2_1_2_reg_5887_reg_n_92,p_Val2_75_2_1_2_reg_5887_reg_n_93,p_Val2_75_2_1_2_reg_5887_reg_n_94,p_Val2_75_2_1_2_reg_5887_reg_n_95,p_Val2_75_2_1_2_reg_5887_reg_n_96,p_Val2_75_2_1_2_reg_5887_reg_n_97,p_Val2_75_2_1_2_reg_5887_reg_n_98,p_Val2_75_2_1_2_reg_5887_reg_n_99,p_Val2_75_2_1_2_reg_5887_reg_n_100,p_Val2_75_2_1_2_reg_5887_reg_n_101,p_Val2_75_2_1_2_reg_5887_reg_n_102,p_Val2_75_2_1_2_reg_5887_reg_n_103,p_Val2_75_2_1_2_reg_5887_reg_n_104,p_Val2_75_2_1_2_reg_5887_reg_n_105}),
        .PATTERNBDETECT(NLW_p_Val2_75_2_1_2_reg_5887_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_75_2_1_2_reg_5887_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({gaussian_mac_mulaudo_U69_n_0,gaussian_mac_mulaudo_U69_n_1,gaussian_mac_mulaudo_U69_n_2,gaussian_mac_mulaudo_U69_n_3,gaussian_mac_mulaudo_U69_n_4,gaussian_mac_mulaudo_U69_n_5,gaussian_mac_mulaudo_U69_n_6,gaussian_mac_mulaudo_U69_n_7,gaussian_mac_mulaudo_U69_n_8,gaussian_mac_mulaudo_U69_n_9,gaussian_mac_mulaudo_U69_n_10,gaussian_mac_mulaudo_U69_n_11,gaussian_mac_mulaudo_U69_n_12,gaussian_mac_mulaudo_U69_n_13,gaussian_mac_mulaudo_U69_n_14,gaussian_mac_mulaudo_U69_n_15,gaussian_mac_mulaudo_U69_n_16,gaussian_mac_mulaudo_U69_n_17,gaussian_mac_mulaudo_U69_n_18,gaussian_mac_mulaudo_U69_n_19,gaussian_mac_mulaudo_U69_n_20,gaussian_mac_mulaudo_U69_n_21,gaussian_mac_mulaudo_U69_n_22,gaussian_mac_mulaudo_U69_n_23,gaussian_mac_mulaudo_U69_n_24,gaussian_mac_mulaudo_U69_n_25,gaussian_mac_mulaudo_U69_n_26,gaussian_mac_mulaudo_U69_n_27,gaussian_mac_mulaudo_U69_n_28,gaussian_mac_mulaudo_U69_n_29,gaussian_mac_mulaudo_U69_n_30,gaussian_mac_mulaudo_U69_n_31,gaussian_mac_mulaudo_U69_n_32,gaussian_mac_mulaudo_U69_n_33,gaussian_mac_mulaudo_U69_n_34,gaussian_mac_mulaudo_U69_n_35,gaussian_mac_mulaudo_U69_n_36,gaussian_mac_mulaudo_U69_n_37,gaussian_mac_mulaudo_U69_n_38,gaussian_mac_mulaudo_U69_n_39,gaussian_mac_mulaudo_U69_n_40,gaussian_mac_mulaudo_U69_n_41,gaussian_mac_mulaudo_U69_n_42,gaussian_mac_mulaudo_U69_n_43,gaussian_mac_mulaudo_U69_n_44,gaussian_mac_mulaudo_U69_n_45,gaussian_mac_mulaudo_U69_n_46,gaussian_mac_mulaudo_U69_n_47}),
        .PCOUT(NLW_p_Val2_75_2_1_2_reg_5887_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_75_2_1_2_reg_5887_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_10
       (.I0(tmp37_reg_5762_reg_n_93),
        .I1(tmp38_reg_5767_reg_n_93),
        .O(p_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_10__0
       (.I0(gaussian_mac_mulayd2_U73_n_5),
        .I1(gaussian_mac_mulaxdS_U72_n_3),
        .O(p_i_10__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_10__1
       (.I0(tmp56_reg_5787_reg_n_93),
        .I1(tmp57_reg_5792_reg_n_93),
        .O(p_i_10__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_10__2
       (.I0(gaussian_mac_mulayd2_U79_n_5),
        .I1(gaussian_mac_mulaxdS_U78_n_3),
        .O(p_i_10__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_10__3
       (.I0(tmp75_reg_5812_reg_n_93),
        .I1(tmp76_reg_5817_reg_n_93),
        .O(p_i_10__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_10__4
       (.I0(gaussian_mac_mulayd2_U85_n_5),
        .I1(gaussian_mac_mulaxdS_U84_n_3),
        .O(p_i_10__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_11
       (.I0(tmp37_reg_5762_reg_n_94),
        .I1(tmp38_reg_5767_reg_n_94),
        .O(p_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_11__0
       (.I0(gaussian_mac_mulayd2_U73_n_6),
        .I1(gaussian_mac_mulaxdS_U72_n_4),
        .O(p_i_11__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_11__1
       (.I0(tmp56_reg_5787_reg_n_94),
        .I1(tmp57_reg_5792_reg_n_94),
        .O(p_i_11__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_11__2
       (.I0(gaussian_mac_mulayd2_U79_n_6),
        .I1(gaussian_mac_mulaxdS_U78_n_4),
        .O(p_i_11__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_11__3
       (.I0(tmp75_reg_5812_reg_n_94),
        .I1(tmp76_reg_5817_reg_n_94),
        .O(p_i_11__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_11__4
       (.I0(gaussian_mac_mulayd2_U85_n_6),
        .I1(gaussian_mac_mulaxdS_U84_n_4),
        .O(p_i_11__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_12
       (.I0(tmp37_reg_5762_reg_n_95),
        .I1(tmp38_reg_5767_reg_n_95),
        .O(p_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_12__0
       (.I0(gaussian_mac_mulayd2_U73_n_7),
        .I1(gaussian_mac_mulaxdS_U72_n_5),
        .O(p_i_12__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_12__1
       (.I0(tmp56_reg_5787_reg_n_95),
        .I1(tmp57_reg_5792_reg_n_95),
        .O(p_i_12__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_12__2
       (.I0(gaussian_mac_mulayd2_U79_n_7),
        .I1(gaussian_mac_mulaxdS_U78_n_5),
        .O(p_i_12__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_12__3
       (.I0(tmp75_reg_5812_reg_n_95),
        .I1(tmp76_reg_5817_reg_n_95),
        .O(p_i_12__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_12__4
       (.I0(gaussian_mac_mulayd2_U85_n_7),
        .I1(gaussian_mac_mulaxdS_U84_n_5),
        .O(p_i_12__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_13
       (.I0(tmp37_reg_5762_reg_n_96),
        .I1(tmp38_reg_5767_reg_n_96),
        .O(p_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_13__0
       (.I0(gaussian_mac_mulayd2_U73_n_8),
        .I1(gaussian_mac_mulaxdS_U72_n_6),
        .O(p_i_13__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_13__1
       (.I0(tmp56_reg_5787_reg_n_96),
        .I1(tmp57_reg_5792_reg_n_96),
        .O(p_i_13__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_13__2
       (.I0(gaussian_mac_mulayd2_U79_n_8),
        .I1(gaussian_mac_mulaxdS_U78_n_6),
        .O(p_i_13__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_13__3
       (.I0(tmp75_reg_5812_reg_n_96),
        .I1(tmp76_reg_5817_reg_n_96),
        .O(p_i_13__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_13__4
       (.I0(gaussian_mac_mulayd2_U85_n_8),
        .I1(gaussian_mac_mulaxdS_U84_n_6),
        .O(p_i_13__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_14
       (.I0(tmp37_reg_5762_reg_n_97),
        .I1(tmp38_reg_5767_reg_n_97),
        .O(p_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_14__0
       (.I0(gaussian_mac_mulayd2_U73_n_9),
        .I1(gaussian_mac_mulaxdS_U72_n_7),
        .O(p_i_14__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_14__1
       (.I0(tmp56_reg_5787_reg_n_97),
        .I1(tmp57_reg_5792_reg_n_97),
        .O(p_i_14__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_14__2
       (.I0(gaussian_mac_mulayd2_U79_n_9),
        .I1(gaussian_mac_mulaxdS_U78_n_7),
        .O(p_i_14__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_14__3
       (.I0(tmp75_reg_5812_reg_n_97),
        .I1(tmp76_reg_5817_reg_n_97),
        .O(p_i_14__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_14__4
       (.I0(gaussian_mac_mulayd2_U85_n_9),
        .I1(gaussian_mac_mulaxdS_U84_n_7),
        .O(p_i_14__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_15
       (.I0(tmp37_reg_5762_reg_n_98),
        .I1(tmp38_reg_5767_reg_n_98),
        .O(p_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_15__0
       (.I0(gaussian_mac_mulayd2_U73_n_10),
        .I1(gaussian_mac_mulaxdS_U72_n_8),
        .O(p_i_15__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_15__1
       (.I0(tmp56_reg_5787_reg_n_98),
        .I1(tmp57_reg_5792_reg_n_98),
        .O(p_i_15__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_15__2
       (.I0(gaussian_mac_mulayd2_U79_n_10),
        .I1(gaussian_mac_mulaxdS_U78_n_8),
        .O(p_i_15__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_15__3
       (.I0(tmp75_reg_5812_reg_n_98),
        .I1(tmp76_reg_5817_reg_n_98),
        .O(p_i_15__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_15__4
       (.I0(gaussian_mac_mulayd2_U85_n_10),
        .I1(gaussian_mac_mulaxdS_U84_n_8),
        .O(p_i_15__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_16
       (.I0(tmp37_reg_5762_reg_n_99),
        .I1(tmp38_reg_5767_reg_n_99),
        .O(p_i_16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_16__0
       (.I0(gaussian_mac_mulayd2_U73_n_11),
        .I1(gaussian_mac_mulaxdS_U72_n_9),
        .O(p_i_16__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_16__1
       (.I0(tmp56_reg_5787_reg_n_99),
        .I1(tmp57_reg_5792_reg_n_99),
        .O(p_i_16__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_16__2
       (.I0(gaussian_mac_mulayd2_U79_n_11),
        .I1(gaussian_mac_mulaxdS_U78_n_9),
        .O(p_i_16__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_16__3
       (.I0(tmp75_reg_5812_reg_n_99),
        .I1(tmp76_reg_5817_reg_n_99),
        .O(p_i_16__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_16__4
       (.I0(gaussian_mac_mulayd2_U85_n_11),
        .I1(gaussian_mac_mulaxdS_U84_n_9),
        .O(p_i_16__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_17
       (.I0(tmp37_reg_5762_reg_n_100),
        .I1(tmp38_reg_5767_reg_n_100),
        .O(p_i_17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_17__0
       (.I0(gaussian_mac_mulayd2_U73_n_12),
        .I1(gaussian_mac_mulaxdS_U72_n_10),
        .O(p_i_17__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_17__1
       (.I0(tmp56_reg_5787_reg_n_100),
        .I1(tmp57_reg_5792_reg_n_100),
        .O(p_i_17__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_17__2
       (.I0(gaussian_mac_mulayd2_U79_n_12),
        .I1(gaussian_mac_mulaxdS_U78_n_10),
        .O(p_i_17__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_17__3
       (.I0(tmp75_reg_5812_reg_n_100),
        .I1(tmp76_reg_5817_reg_n_100),
        .O(p_i_17__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_17__4
       (.I0(gaussian_mac_mulayd2_U85_n_12),
        .I1(gaussian_mac_mulaxdS_U84_n_10),
        .O(p_i_17__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_18
       (.I0(tmp37_reg_5762_reg_n_101),
        .I1(tmp38_reg_5767_reg_n_101),
        .O(p_i_18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_18__0
       (.I0(gaussian_mac_mulayd2_U73_n_13),
        .I1(gaussian_mac_mulaxdS_U72_n_11),
        .O(p_i_18__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_18__1
       (.I0(tmp56_reg_5787_reg_n_101),
        .I1(tmp57_reg_5792_reg_n_101),
        .O(p_i_18__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_18__2
       (.I0(gaussian_mac_mulayd2_U79_n_13),
        .I1(gaussian_mac_mulaxdS_U78_n_11),
        .O(p_i_18__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_18__3
       (.I0(tmp75_reg_5812_reg_n_101),
        .I1(tmp76_reg_5817_reg_n_101),
        .O(p_i_18__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_18__4
       (.I0(gaussian_mac_mulayd2_U85_n_13),
        .I1(gaussian_mac_mulaxdS_U84_n_11),
        .O(p_i_18__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_19
       (.I0(tmp37_reg_5762_reg_n_102),
        .I1(tmp38_reg_5767_reg_n_102),
        .O(p_i_19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_19__0
       (.I0(gaussian_mac_mulayd2_U73_n_14),
        .I1(gaussian_mac_mulaxdS_U72_n_12),
        .O(p_i_19__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_19__1
       (.I0(tmp56_reg_5787_reg_n_102),
        .I1(tmp57_reg_5792_reg_n_102),
        .O(p_i_19__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_19__2
       (.I0(gaussian_mac_mulayd2_U79_n_14),
        .I1(gaussian_mac_mulaxdS_U78_n_12),
        .O(p_i_19__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_19__3
       (.I0(tmp75_reg_5812_reg_n_102),
        .I1(tmp76_reg_5817_reg_n_102),
        .O(p_i_19__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_19__4
       (.I0(gaussian_mac_mulayd2_U85_n_14),
        .I1(gaussian_mac_mulaxdS_U84_n_12),
        .O(p_i_19__4_n_0));
  CARRY4 p_i_1__0__0
       (.CI(p_i_2__0_n_0),
        .CO(NLW_p_i_1__0__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_i_1__0__0_O_UNCONNECTED[3:1],p_Val2_75_0_2_1_fu_3404_p2[20]}),
        .S({1'b0,1'b0,1'b0,gaussian_mac_mulayd2_U73_n_0}));
  CARRY4 p_i_1__1__0
       (.CI(p_i_2__1_n_0),
        .CO({NLW_p_i_1__1__0_CO_UNCONNECTED[3:2],p_i_1__1__0_n_2,p_i_1__1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp56_reg_5787_reg_n_89}),
        .O({NLW_p_i_1__1__0_O_UNCONNECTED[3],p_i_1__1__0_n_5,p_i_1__1__0_n_6,p_i_1__1__0_n_7}),
        .S({1'b0,tmp56_reg_5787_reg_n_87,tmp56_reg_5787_reg_n_88,p_i_6__1_n_0}));
  CARRY4 p_i_1__2
       (.CI(p_i_2_n_0),
        .CO({NLW_p_i_1__2_CO_UNCONNECTED[3:2],p_i_1__2_n_2,p_i_1__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp37_reg_5762_reg_n_89}),
        .O({NLW_p_i_1__2_O_UNCONNECTED[3],p_i_1__2_n_5,p_i_1__2_n_6,p_i_1__2_n_7}),
        .S({1'b0,tmp37_reg_5762_reg_n_87,tmp37_reg_5762_reg_n_88,p_i_6_n_0}));
  CARRY4 p_i_1__2__0
       (.CI(p_i_2__2_n_0),
        .CO(NLW_p_i_1__2__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_i_1__2__0_O_UNCONNECTED[3:1],p_Val2_75_1_2_1_fu_3476_p2[20]}),
        .S({1'b0,1'b0,1'b0,gaussian_mac_mulayd2_U79_n_0}));
  CARRY4 p_i_1__3
       (.CI(p_i_2__3_n_0),
        .CO({NLW_p_i_1__3_CO_UNCONNECTED[3:2],p_i_1__3_n_2,p_i_1__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp75_reg_5812_reg_n_89}),
        .O({NLW_p_i_1__3_O_UNCONNECTED[3],p_i_1__3_n_5,p_i_1__3_n_6,p_i_1__3_n_7}),
        .S({1'b0,tmp75_reg_5812_reg_n_87,tmp75_reg_5812_reg_n_88,p_i_6__3_n_0}));
  CARRY4 p_i_1__4
       (.CI(p_i_2__4_n_0),
        .CO(NLW_p_i_1__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_i_1__4_O_UNCONNECTED[3:1],p_Val2_75_2_2_1_fu_3548_p2[20]}),
        .S({1'b0,1'b0,1'b0,gaussian_mac_mulayd2_U85_n_0}));
  CARRY4 p_i_2
       (.CI(p_i_3_n_0),
        .CO({p_i_2_n_0,p_i_2_n_1,p_i_2_n_2,p_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({tmp37_reg_5762_reg_n_90,tmp37_reg_5762_reg_n_91,tmp37_reg_5762_reg_n_92,tmp37_reg_5762_reg_n_93}),
        .O({p_i_2_n_4,p_i_2_n_5,p_i_2_n_6,p_i_2_n_7}),
        .S({p_i_7_n_0,p_i_8_n_0,p_i_9_n_0,p_i_10_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_20
       (.I0(tmp37_reg_5762_reg_n_103),
        .I1(tmp38_reg_5767_reg_n_103),
        .O(p_i_20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_20__0
       (.I0(gaussian_mac_mulayd2_U73_n_15),
        .I1(gaussian_mac_mulaxdS_U72_n_13),
        .O(p_i_20__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_20__1
       (.I0(tmp56_reg_5787_reg_n_103),
        .I1(tmp57_reg_5792_reg_n_103),
        .O(p_i_20__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_20__2
       (.I0(gaussian_mac_mulayd2_U79_n_15),
        .I1(gaussian_mac_mulaxdS_U78_n_13),
        .O(p_i_20__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_20__3
       (.I0(tmp75_reg_5812_reg_n_103),
        .I1(tmp76_reg_5817_reg_n_103),
        .O(p_i_20__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_20__4
       (.I0(gaussian_mac_mulayd2_U85_n_15),
        .I1(gaussian_mac_mulaxdS_U84_n_13),
        .O(p_i_20__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_21
       (.I0(tmp37_reg_5762_reg_n_104),
        .I1(tmp38_reg_5767_reg_n_104),
        .O(p_i_21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_21__0
       (.I0(gaussian_mac_mulayd2_U73_n_16),
        .I1(gaussian_mac_mulaxdS_U72_n_14),
        .O(p_i_21__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_21__1
       (.I0(tmp56_reg_5787_reg_n_104),
        .I1(tmp57_reg_5792_reg_n_104),
        .O(p_i_21__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_21__2
       (.I0(gaussian_mac_mulayd2_U79_n_16),
        .I1(gaussian_mac_mulaxdS_U78_n_14),
        .O(p_i_21__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_21__3
       (.I0(tmp75_reg_5812_reg_n_104),
        .I1(tmp76_reg_5817_reg_n_104),
        .O(p_i_21__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_21__4
       (.I0(gaussian_mac_mulayd2_U85_n_16),
        .I1(gaussian_mac_mulaxdS_U84_n_14),
        .O(p_i_21__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_22
       (.I0(tmp37_reg_5762_reg_n_105),
        .I1(tmp38_reg_5767_reg_n_105),
        .O(p_i_22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_22__0
       (.I0(gaussian_mac_mulayd2_U73_n_17),
        .I1(gaussian_mac_mulaxdS_U72_n_15),
        .O(p_i_22__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_22__1
       (.I0(tmp56_reg_5787_reg_n_105),
        .I1(tmp57_reg_5792_reg_n_105),
        .O(p_i_22__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_22__2
       (.I0(gaussian_mac_mulayd2_U79_n_17),
        .I1(gaussian_mac_mulaxdS_U78_n_15),
        .O(p_i_22__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_22__3
       (.I0(tmp75_reg_5812_reg_n_105),
        .I1(tmp76_reg_5817_reg_n_105),
        .O(p_i_22__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_22__4
       (.I0(gaussian_mac_mulayd2_U85_n_17),
        .I1(gaussian_mac_mulaxdS_U84_n_15),
        .O(p_i_22__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_23
       (.I0(gaussian_mac_mulayd2_U73_n_18),
        .I1(gaussian_mac_mulaxdS_U72_n_16),
        .O(p_i_23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_23__0
       (.I0(gaussian_mac_mulayd2_U79_n_18),
        .I1(gaussian_mac_mulaxdS_U78_n_16),
        .O(p_i_23__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_23__1
       (.I0(gaussian_mac_mulayd2_U85_n_18),
        .I1(gaussian_mac_mulaxdS_U84_n_16),
        .O(p_i_23__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_24
       (.I0(gaussian_mac_mulayd2_U73_n_19),
        .I1(gaussian_mac_mulaxdS_U72_n_17),
        .O(p_i_24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_24__0
       (.I0(gaussian_mac_mulayd2_U79_n_19),
        .I1(gaussian_mac_mulaxdS_U78_n_17),
        .O(p_i_24__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_24__1
       (.I0(gaussian_mac_mulayd2_U85_n_19),
        .I1(gaussian_mac_mulaxdS_U84_n_17),
        .O(p_i_24__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_25
       (.I0(gaussian_mac_mulayd2_U73_n_20),
        .I1(gaussian_mac_mulaxdS_U72_n_18),
        .O(p_i_25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_25__0
       (.I0(gaussian_mac_mulayd2_U79_n_20),
        .I1(gaussian_mac_mulaxdS_U78_n_18),
        .O(p_i_25__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_25__1
       (.I0(gaussian_mac_mulayd2_U85_n_20),
        .I1(gaussian_mac_mulaxdS_U84_n_18),
        .O(p_i_25__1_n_0));
  CARRY4 p_i_2__0
       (.CI(p_i_3__0_n_0),
        .CO({p_i_2__0_n_0,p_i_2__0_n_1,p_i_2__0_n_2,p_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,gaussian_mac_mulayd2_U73_n_2,gaussian_mac_mulayd2_U73_n_3,gaussian_mac_mulayd2_U73_n_4}),
        .O(p_Val2_75_0_2_1_fu_3404_p2[19:16]),
        .S({gaussian_mac_mulayd2_U73_n_1,p_i_7__0_n_0,p_i_8__0_n_0,p_i_9__0_n_0}));
  CARRY4 p_i_2__1
       (.CI(p_i_3__1_n_0),
        .CO({p_i_2__1_n_0,p_i_2__1_n_1,p_i_2__1_n_2,p_i_2__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp56_reg_5787_reg_n_90,tmp56_reg_5787_reg_n_91,tmp56_reg_5787_reg_n_92,tmp56_reg_5787_reg_n_93}),
        .O({p_i_2__1_n_4,p_i_2__1_n_5,p_i_2__1_n_6,p_i_2__1_n_7}),
        .S({p_i_7__1_n_0,p_i_8__1_n_0,p_i_9__1_n_0,p_i_10__1_n_0}));
  CARRY4 p_i_2__2
       (.CI(p_i_3__2_n_0),
        .CO({p_i_2__2_n_0,p_i_2__2_n_1,p_i_2__2_n_2,p_i_2__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,gaussian_mac_mulayd2_U79_n_2,gaussian_mac_mulayd2_U79_n_3,gaussian_mac_mulayd2_U79_n_4}),
        .O(p_Val2_75_1_2_1_fu_3476_p2[19:16]),
        .S({gaussian_mac_mulayd2_U79_n_1,p_i_7__2_n_0,p_i_8__2_n_0,p_i_9__2_n_0}));
  CARRY4 p_i_2__3
       (.CI(p_i_3__3_n_0),
        .CO({p_i_2__3_n_0,p_i_2__3_n_1,p_i_2__3_n_2,p_i_2__3_n_3}),
        .CYINIT(1'b0),
        .DI({tmp75_reg_5812_reg_n_90,tmp75_reg_5812_reg_n_91,tmp75_reg_5812_reg_n_92,tmp75_reg_5812_reg_n_93}),
        .O({p_i_2__3_n_4,p_i_2__3_n_5,p_i_2__3_n_6,p_i_2__3_n_7}),
        .S({p_i_7__3_n_0,p_i_8__3_n_0,p_i_9__3_n_0,p_i_10__3_n_0}));
  CARRY4 p_i_2__4
       (.CI(p_i_3__4_n_0),
        .CO({p_i_2__4_n_0,p_i_2__4_n_1,p_i_2__4_n_2,p_i_2__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,gaussian_mac_mulayd2_U85_n_2,gaussian_mac_mulayd2_U85_n_3,gaussian_mac_mulayd2_U85_n_4}),
        .O(p_Val2_75_2_2_1_fu_3548_p2[19:16]),
        .S({gaussian_mac_mulayd2_U85_n_1,p_i_7__4_n_0,p_i_8__4_n_0,p_i_9__4_n_0}));
  CARRY4 p_i_3
       (.CI(p_i_4_n_0),
        .CO({p_i_3_n_0,p_i_3_n_1,p_i_3_n_2,p_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({tmp37_reg_5762_reg_n_94,tmp37_reg_5762_reg_n_95,tmp37_reg_5762_reg_n_96,tmp37_reg_5762_reg_n_97}),
        .O({p_i_3_n_4,p_i_3_n_5,p_i_3_n_6,p_i_3_n_7}),
        .S({p_i_11_n_0,p_i_12_n_0,p_i_13_n_0,p_i_14_n_0}));
  CARRY4 p_i_3__0
       (.CI(p_i_4__0_n_0),
        .CO({p_i_3__0_n_0,p_i_3__0_n_1,p_i_3__0_n_2,p_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI({gaussian_mac_mulayd2_U73_n_5,gaussian_mac_mulayd2_U73_n_6,gaussian_mac_mulayd2_U73_n_7,gaussian_mac_mulayd2_U73_n_8}),
        .O(p_Val2_75_0_2_1_fu_3404_p2[15:12]),
        .S({p_i_10__0_n_0,p_i_11__0_n_0,p_i_12__0_n_0,p_i_13__0_n_0}));
  CARRY4 p_i_3__1
       (.CI(p_i_4__1_n_0),
        .CO({p_i_3__1_n_0,p_i_3__1_n_1,p_i_3__1_n_2,p_i_3__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp56_reg_5787_reg_n_94,tmp56_reg_5787_reg_n_95,tmp56_reg_5787_reg_n_96,tmp56_reg_5787_reg_n_97}),
        .O({p_i_3__1_n_4,p_i_3__1_n_5,p_i_3__1_n_6,p_i_3__1_n_7}),
        .S({p_i_11__1_n_0,p_i_12__1_n_0,p_i_13__1_n_0,p_i_14__1_n_0}));
  CARRY4 p_i_3__2
       (.CI(p_i_4__2_n_0),
        .CO({p_i_3__2_n_0,p_i_3__2_n_1,p_i_3__2_n_2,p_i_3__2_n_3}),
        .CYINIT(1'b0),
        .DI({gaussian_mac_mulayd2_U79_n_5,gaussian_mac_mulayd2_U79_n_6,gaussian_mac_mulayd2_U79_n_7,gaussian_mac_mulayd2_U79_n_8}),
        .O(p_Val2_75_1_2_1_fu_3476_p2[15:12]),
        .S({p_i_10__2_n_0,p_i_11__2_n_0,p_i_12__2_n_0,p_i_13__2_n_0}));
  CARRY4 p_i_3__3
       (.CI(p_i_4__3_n_0),
        .CO({p_i_3__3_n_0,p_i_3__3_n_1,p_i_3__3_n_2,p_i_3__3_n_3}),
        .CYINIT(1'b0),
        .DI({tmp75_reg_5812_reg_n_94,tmp75_reg_5812_reg_n_95,tmp75_reg_5812_reg_n_96,tmp75_reg_5812_reg_n_97}),
        .O({p_i_3__3_n_4,p_i_3__3_n_5,p_i_3__3_n_6,p_i_3__3_n_7}),
        .S({p_i_11__3_n_0,p_i_12__3_n_0,p_i_13__3_n_0,p_i_14__3_n_0}));
  CARRY4 p_i_3__4
       (.CI(p_i_4__4_n_0),
        .CO({p_i_3__4_n_0,p_i_3__4_n_1,p_i_3__4_n_2,p_i_3__4_n_3}),
        .CYINIT(1'b0),
        .DI({gaussian_mac_mulayd2_U85_n_5,gaussian_mac_mulayd2_U85_n_6,gaussian_mac_mulayd2_U85_n_7,gaussian_mac_mulayd2_U85_n_8}),
        .O(p_Val2_75_2_2_1_fu_3548_p2[15:12]),
        .S({p_i_10__4_n_0,p_i_11__4_n_0,p_i_12__4_n_0,p_i_13__4_n_0}));
  CARRY4 p_i_4
       (.CI(p_i_5_n_0),
        .CO({p_i_4_n_0,p_i_4_n_1,p_i_4_n_2,p_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({tmp37_reg_5762_reg_n_98,tmp37_reg_5762_reg_n_99,tmp37_reg_5762_reg_n_100,tmp37_reg_5762_reg_n_101}),
        .O({p_i_4_n_4,p_i_4_n_5,p_i_4_n_6,p_i_4_n_7}),
        .S({p_i_15_n_0,p_i_16_n_0,p_i_17_n_0,p_i_18_n_0}));
  CARRY4 p_i_4__0
       (.CI(p_i_5__0_n_0),
        .CO({p_i_4__0_n_0,p_i_4__0_n_1,p_i_4__0_n_2,p_i_4__0_n_3}),
        .CYINIT(1'b0),
        .DI({gaussian_mac_mulayd2_U73_n_9,gaussian_mac_mulayd2_U73_n_10,gaussian_mac_mulayd2_U73_n_11,gaussian_mac_mulayd2_U73_n_12}),
        .O(p_Val2_75_0_2_1_fu_3404_p2[11:8]),
        .S({p_i_14__0_n_0,p_i_15__0_n_0,p_i_16__0_n_0,p_i_17__0_n_0}));
  CARRY4 p_i_4__1
       (.CI(p_i_5__1_n_0),
        .CO({p_i_4__1_n_0,p_i_4__1_n_1,p_i_4__1_n_2,p_i_4__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp56_reg_5787_reg_n_98,tmp56_reg_5787_reg_n_99,tmp56_reg_5787_reg_n_100,tmp56_reg_5787_reg_n_101}),
        .O({p_i_4__1_n_4,p_i_4__1_n_5,p_i_4__1_n_6,p_i_4__1_n_7}),
        .S({p_i_15__1_n_0,p_i_16__1_n_0,p_i_17__1_n_0,p_i_18__1_n_0}));
  CARRY4 p_i_4__2
       (.CI(p_i_5__2_n_0),
        .CO({p_i_4__2_n_0,p_i_4__2_n_1,p_i_4__2_n_2,p_i_4__2_n_3}),
        .CYINIT(1'b0),
        .DI({gaussian_mac_mulayd2_U79_n_9,gaussian_mac_mulayd2_U79_n_10,gaussian_mac_mulayd2_U79_n_11,gaussian_mac_mulayd2_U79_n_12}),
        .O(p_Val2_75_1_2_1_fu_3476_p2[11:8]),
        .S({p_i_14__2_n_0,p_i_15__2_n_0,p_i_16__2_n_0,p_i_17__2_n_0}));
  CARRY4 p_i_4__3
       (.CI(p_i_5__3_n_0),
        .CO({p_i_4__3_n_0,p_i_4__3_n_1,p_i_4__3_n_2,p_i_4__3_n_3}),
        .CYINIT(1'b0),
        .DI({tmp75_reg_5812_reg_n_98,tmp75_reg_5812_reg_n_99,tmp75_reg_5812_reg_n_100,tmp75_reg_5812_reg_n_101}),
        .O({p_i_4__3_n_4,p_i_4__3_n_5,p_i_4__3_n_6,p_i_4__3_n_7}),
        .S({p_i_15__3_n_0,p_i_16__3_n_0,p_i_17__3_n_0,p_i_18__3_n_0}));
  CARRY4 p_i_4__4
       (.CI(p_i_5__4_n_0),
        .CO({p_i_4__4_n_0,p_i_4__4_n_1,p_i_4__4_n_2,p_i_4__4_n_3}),
        .CYINIT(1'b0),
        .DI({gaussian_mac_mulayd2_U85_n_9,gaussian_mac_mulayd2_U85_n_10,gaussian_mac_mulayd2_U85_n_11,gaussian_mac_mulayd2_U85_n_12}),
        .O(p_Val2_75_2_2_1_fu_3548_p2[11:8]),
        .S({p_i_14__4_n_0,p_i_15__4_n_0,p_i_16__4_n_0,p_i_17__4_n_0}));
  CARRY4 p_i_5
       (.CI(1'b0),
        .CO({p_i_5_n_0,p_i_5_n_1,p_i_5_n_2,p_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({tmp37_reg_5762_reg_n_102,tmp37_reg_5762_reg_n_103,tmp37_reg_5762_reg_n_104,tmp37_reg_5762_reg_n_105}),
        .O({p_i_5_n_4,p_i_5_n_5,p_i_5_n_6,p_i_5_n_7}),
        .S({p_i_19_n_0,p_i_20_n_0,p_i_21_n_0,p_i_22_n_0}));
  CARRY4 p_i_5__0
       (.CI(p_i_6__0_n_0),
        .CO({p_i_5__0_n_0,p_i_5__0_n_1,p_i_5__0_n_2,p_i_5__0_n_3}),
        .CYINIT(1'b0),
        .DI({gaussian_mac_mulayd2_U73_n_13,gaussian_mac_mulayd2_U73_n_14,gaussian_mac_mulayd2_U73_n_15,gaussian_mac_mulayd2_U73_n_16}),
        .O(p_Val2_75_0_2_1_fu_3404_p2[7:4]),
        .S({p_i_18__0_n_0,p_i_19__0_n_0,p_i_20__0_n_0,p_i_21__0_n_0}));
  CARRY4 p_i_5__1
       (.CI(1'b0),
        .CO({p_i_5__1_n_0,p_i_5__1_n_1,p_i_5__1_n_2,p_i_5__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp56_reg_5787_reg_n_102,tmp56_reg_5787_reg_n_103,tmp56_reg_5787_reg_n_104,tmp56_reg_5787_reg_n_105}),
        .O({p_i_5__1_n_4,p_i_5__1_n_5,p_i_5__1_n_6,p_i_5__1_n_7}),
        .S({p_i_19__1_n_0,p_i_20__1_n_0,p_i_21__1_n_0,p_i_22__1_n_0}));
  CARRY4 p_i_5__2
       (.CI(p_i_6__2_n_0),
        .CO({p_i_5__2_n_0,p_i_5__2_n_1,p_i_5__2_n_2,p_i_5__2_n_3}),
        .CYINIT(1'b0),
        .DI({gaussian_mac_mulayd2_U79_n_13,gaussian_mac_mulayd2_U79_n_14,gaussian_mac_mulayd2_U79_n_15,gaussian_mac_mulayd2_U79_n_16}),
        .O(p_Val2_75_1_2_1_fu_3476_p2[7:4]),
        .S({p_i_18__2_n_0,p_i_19__2_n_0,p_i_20__2_n_0,p_i_21__2_n_0}));
  CARRY4 p_i_5__3
       (.CI(1'b0),
        .CO({p_i_5__3_n_0,p_i_5__3_n_1,p_i_5__3_n_2,p_i_5__3_n_3}),
        .CYINIT(1'b0),
        .DI({tmp75_reg_5812_reg_n_102,tmp75_reg_5812_reg_n_103,tmp75_reg_5812_reg_n_104,tmp75_reg_5812_reg_n_105}),
        .O({p_i_5__3_n_4,p_i_5__3_n_5,p_i_5__3_n_6,p_i_5__3_n_7}),
        .S({p_i_19__3_n_0,p_i_20__3_n_0,p_i_21__3_n_0,p_i_22__3_n_0}));
  CARRY4 p_i_5__4
       (.CI(p_i_6__4_n_0),
        .CO({p_i_5__4_n_0,p_i_5__4_n_1,p_i_5__4_n_2,p_i_5__4_n_3}),
        .CYINIT(1'b0),
        .DI({gaussian_mac_mulayd2_U85_n_13,gaussian_mac_mulayd2_U85_n_14,gaussian_mac_mulayd2_U85_n_15,gaussian_mac_mulayd2_U85_n_16}),
        .O(p_Val2_75_2_2_1_fu_3548_p2[7:4]),
        .S({p_i_18__4_n_0,p_i_19__4_n_0,p_i_20__4_n_0,p_i_21__4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_6
       (.I0(tmp37_reg_5762_reg_n_89),
        .I1(tmp38_reg_5767_reg_n_89),
        .O(p_i_6_n_0));
  CARRY4 p_i_6__0
       (.CI(1'b0),
        .CO({p_i_6__0_n_0,p_i_6__0_n_1,p_i_6__0_n_2,p_i_6__0_n_3}),
        .CYINIT(1'b0),
        .DI({gaussian_mac_mulayd2_U73_n_17,gaussian_mac_mulayd2_U73_n_18,gaussian_mac_mulayd2_U73_n_19,gaussian_mac_mulayd2_U73_n_20}),
        .O(p_Val2_75_0_2_1_fu_3404_p2[3:0]),
        .S({p_i_22__0_n_0,p_i_23_n_0,p_i_24_n_0,p_i_25_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_6__1
       (.I0(tmp56_reg_5787_reg_n_89),
        .I1(tmp57_reg_5792_reg_n_89),
        .O(p_i_6__1_n_0));
  CARRY4 p_i_6__2
       (.CI(1'b0),
        .CO({p_i_6__2_n_0,p_i_6__2_n_1,p_i_6__2_n_2,p_i_6__2_n_3}),
        .CYINIT(1'b0),
        .DI({gaussian_mac_mulayd2_U79_n_17,gaussian_mac_mulayd2_U79_n_18,gaussian_mac_mulayd2_U79_n_19,gaussian_mac_mulayd2_U79_n_20}),
        .O(p_Val2_75_1_2_1_fu_3476_p2[3:0]),
        .S({p_i_22__2_n_0,p_i_23__0_n_0,p_i_24__0_n_0,p_i_25__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_6__3
       (.I0(tmp75_reg_5812_reg_n_89),
        .I1(tmp76_reg_5817_reg_n_89),
        .O(p_i_6__3_n_0));
  CARRY4 p_i_6__4
       (.CI(1'b0),
        .CO({p_i_6__4_n_0,p_i_6__4_n_1,p_i_6__4_n_2,p_i_6__4_n_3}),
        .CYINIT(1'b0),
        .DI({gaussian_mac_mulayd2_U85_n_17,gaussian_mac_mulayd2_U85_n_18,gaussian_mac_mulayd2_U85_n_19,gaussian_mac_mulayd2_U85_n_20}),
        .O(p_Val2_75_2_2_1_fu_3548_p2[3:0]),
        .S({p_i_22__4_n_0,p_i_23__1_n_0,p_i_24__1_n_0,p_i_25__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_7
       (.I0(tmp37_reg_5762_reg_n_90),
        .I1(tmp38_reg_5767_reg_n_90),
        .O(p_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_7__0
       (.I0(gaussian_mac_mulayd2_U73_n_2),
        .I1(gaussian_mac_mulaxdS_U72_n_0),
        .O(p_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_7__1
       (.I0(tmp56_reg_5787_reg_n_90),
        .I1(tmp57_reg_5792_reg_n_90),
        .O(p_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_7__2
       (.I0(gaussian_mac_mulayd2_U79_n_2),
        .I1(gaussian_mac_mulaxdS_U78_n_0),
        .O(p_i_7__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_7__3
       (.I0(tmp75_reg_5812_reg_n_90),
        .I1(tmp76_reg_5817_reg_n_90),
        .O(p_i_7__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_7__4
       (.I0(gaussian_mac_mulayd2_U85_n_2),
        .I1(gaussian_mac_mulaxdS_U84_n_0),
        .O(p_i_7__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_8
       (.I0(tmp37_reg_5762_reg_n_91),
        .I1(tmp38_reg_5767_reg_n_91),
        .O(p_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_8__0
       (.I0(gaussian_mac_mulayd2_U73_n_3),
        .I1(gaussian_mac_mulaxdS_U72_n_1),
        .O(p_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_8__1
       (.I0(tmp56_reg_5787_reg_n_91),
        .I1(tmp57_reg_5792_reg_n_91),
        .O(p_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_8__2
       (.I0(gaussian_mac_mulayd2_U79_n_3),
        .I1(gaussian_mac_mulaxdS_U78_n_1),
        .O(p_i_8__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_8__3
       (.I0(tmp75_reg_5812_reg_n_91),
        .I1(tmp76_reg_5817_reg_n_91),
        .O(p_i_8__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_8__4
       (.I0(gaussian_mac_mulayd2_U85_n_3),
        .I1(gaussian_mac_mulaxdS_U84_n_1),
        .O(p_i_8__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_9
       (.I0(tmp37_reg_5762_reg_n_92),
        .I1(tmp38_reg_5767_reg_n_92),
        .O(p_i_9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_9__0
       (.I0(gaussian_mac_mulayd2_U73_n_4),
        .I1(gaussian_mac_mulaxdS_U72_n_2),
        .O(p_i_9__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_9__1
       (.I0(tmp56_reg_5787_reg_n_92),
        .I1(tmp57_reg_5792_reg_n_92),
        .O(p_i_9__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_9__2
       (.I0(gaussian_mac_mulayd2_U79_n_4),
        .I1(gaussian_mac_mulaxdS_U78_n_2),
        .O(p_i_9__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_9__3
       (.I0(tmp75_reg_5812_reg_n_92),
        .I1(tmp76_reg_5817_reg_n_92),
        .O(p_i_9__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_9__4
       (.I0(gaussian_mac_mulayd2_U85_n_4),
        .I1(gaussian_mac_mulaxdS_U84_n_2),
        .O(p_i_9__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \p_neg394_i_reg_5322[1]_i_1 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [1]),
        .I1(\tmp_1_reg_5317_reg[31]_0 [0]),
        .O(\p_neg394_i_reg_5322[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \p_neg394_i_reg_5322[2]_i_1 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [2]),
        .I1(\tmp_1_reg_5317_reg[31]_0 [0]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [1]),
        .O(p_neg394_i_fu_1059_p2));
  FDRE \p_neg394_i_reg_5322_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\p_neg394_i_reg_5322[1]_i_1_n_0 ),
        .Q(p_neg394_i_reg_5322[1]),
        .R(1'b0));
  FDRE \p_neg394_i_reg_5322_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(p_neg394_i_fu_1059_p2),
        .Q(p_neg394_i_reg_5322[2]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_3_0_3_1_reg_5922_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_3_0_3_1_reg_5922_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({r_V_3_0_3_2_reg_5927_reg_n_6,r_V_3_0_3_2_reg_5927_reg_n_7,r_V_3_0_3_2_reg_5927_reg_n_8,r_V_3_0_3_2_reg_5927_reg_n_9,r_V_3_0_3_2_reg_5927_reg_n_10,r_V_3_0_3_2_reg_5927_reg_n_11,r_V_3_0_3_2_reg_5927_reg_n_12,r_V_3_0_3_2_reg_5927_reg_n_13,r_V_3_0_3_2_reg_5927_reg_n_14,r_V_3_0_3_2_reg_5927_reg_n_15,r_V_3_0_3_2_reg_5927_reg_n_16,r_V_3_0_3_2_reg_5927_reg_n_17,r_V_3_0_3_2_reg_5927_reg_n_18,r_V_3_0_3_2_reg_5927_reg_n_19,r_V_3_0_3_2_reg_5927_reg_n_20,r_V_3_0_3_2_reg_5927_reg_n_21,r_V_3_0_3_2_reg_5927_reg_n_22,r_V_3_0_3_2_reg_5927_reg_n_23}),
        .BCOUT(NLW_r_V_3_0_3_1_reg_5922_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_3_0_3_1_reg_5922_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_3_0_3_1_reg_5922_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(src_kernel_win_0_va_1_fu_2700),
        .CEB2(src_kernel_win_0_va_1_fu_2700),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_Val2_75_0_2_1_reg_59170),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_3_0_3_1_reg_5922_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_3_0_3_1_reg_5922_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_r_V_3_0_3_1_reg_5922_reg_P_UNCONNECTED[47:18],r_V_3_0_3_1_reg_5922_reg_n_88,r_V_3_0_3_1_reg_5922_reg_n_89,r_V_3_0_3_1_reg_5922_reg_n_90,r_V_3_0_3_1_reg_5922_reg_n_91,r_V_3_0_3_1_reg_5922_reg_n_92,r_V_3_0_3_1_reg_5922_reg_n_93,r_V_3_0_3_1_reg_5922_reg_n_94,r_V_3_0_3_1_reg_5922_reg_n_95,r_V_3_0_3_1_reg_5922_reg_n_96,r_V_3_0_3_1_reg_5922_reg_n_97,r_V_3_0_3_1_reg_5922_reg_n_98,r_V_3_0_3_1_reg_5922_reg_n_99,r_V_3_0_3_1_reg_5922_reg_n_100,r_V_3_0_3_1_reg_5922_reg_n_101,r_V_3_0_3_1_reg_5922_reg_n_102,r_V_3_0_3_1_reg_5922_reg_n_103,r_V_3_0_3_1_reg_5922_reg_n_104,r_V_3_0_3_1_reg_5922_reg_n_105}),
        .PATTERNBDETECT(NLW_r_V_3_0_3_1_reg_5922_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_3_0_3_1_reg_5922_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_r_V_3_0_3_1_reg_5922_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_3_0_3_1_reg_5922_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_3_0_3_2_reg_5927_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_3_0_3_2_reg_5927_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT({r_V_3_0_3_2_reg_5927_reg_n_6,r_V_3_0_3_2_reg_5927_reg_n_7,r_V_3_0_3_2_reg_5927_reg_n_8,r_V_3_0_3_2_reg_5927_reg_n_9,r_V_3_0_3_2_reg_5927_reg_n_10,r_V_3_0_3_2_reg_5927_reg_n_11,r_V_3_0_3_2_reg_5927_reg_n_12,r_V_3_0_3_2_reg_5927_reg_n_13,r_V_3_0_3_2_reg_5927_reg_n_14,r_V_3_0_3_2_reg_5927_reg_n_15,r_V_3_0_3_2_reg_5927_reg_n_16,r_V_3_0_3_2_reg_5927_reg_n_17,r_V_3_0_3_2_reg_5927_reg_n_18,r_V_3_0_3_2_reg_5927_reg_n_19,r_V_3_0_3_2_reg_5927_reg_n_20,r_V_3_0_3_2_reg_5927_reg_n_21,r_V_3_0_3_2_reg_5927_reg_n_22,r_V_3_0_3_2_reg_5927_reg_n_23}),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_3_0_3_2_reg_5927_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_3_0_3_2_reg_5927_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(src_kernel_win_0_va_1_fu_2700),
        .CEB2(src_kernel_win_0_va_1_fu_2700),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_Val2_75_0_2_1_reg_59170),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_3_0_3_2_reg_5927_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_3_0_3_2_reg_5927_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_r_V_3_0_3_2_reg_5927_reg_P_UNCONNECTED[47:19],r_V_3_0_3_2_reg_5927_reg_n_87,r_V_3_0_3_2_reg_5927_reg_n_88,r_V_3_0_3_2_reg_5927_reg_n_89,r_V_3_0_3_2_reg_5927_reg_n_90,r_V_3_0_3_2_reg_5927_reg_n_91,r_V_3_0_3_2_reg_5927_reg_n_92,r_V_3_0_3_2_reg_5927_reg_n_93,r_V_3_0_3_2_reg_5927_reg_n_94,r_V_3_0_3_2_reg_5927_reg_n_95,r_V_3_0_3_2_reg_5927_reg_n_96,r_V_3_0_3_2_reg_5927_reg_n_97,r_V_3_0_3_2_reg_5927_reg_n_98,r_V_3_0_3_2_reg_5927_reg_n_99,r_V_3_0_3_2_reg_5927_reg_n_100,r_V_3_0_3_2_reg_5927_reg_n_101,r_V_3_0_3_2_reg_5927_reg_n_102,r_V_3_0_3_2_reg_5927_reg_n_103,r_V_3_0_3_2_reg_5927_reg_n_104,r_V_3_0_3_2_reg_5927_reg_n_105}),
        .PATTERNBDETECT(NLW_r_V_3_0_3_2_reg_5927_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_3_0_3_2_reg_5927_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_r_V_3_0_3_2_reg_5927_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_3_0_3_2_reg_5927_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_3_1_3_1_reg_5967_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_3_1_3_1_reg_5967_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({r_V_3_1_3_2_reg_5972_reg_n_6,r_V_3_1_3_2_reg_5972_reg_n_7,r_V_3_1_3_2_reg_5972_reg_n_8,r_V_3_1_3_2_reg_5972_reg_n_9,r_V_3_1_3_2_reg_5972_reg_n_10,r_V_3_1_3_2_reg_5972_reg_n_11,r_V_3_1_3_2_reg_5972_reg_n_12,r_V_3_1_3_2_reg_5972_reg_n_13,r_V_3_1_3_2_reg_5972_reg_n_14,r_V_3_1_3_2_reg_5972_reg_n_15,r_V_3_1_3_2_reg_5972_reg_n_16,r_V_3_1_3_2_reg_5972_reg_n_17,r_V_3_1_3_2_reg_5972_reg_n_18,r_V_3_1_3_2_reg_5972_reg_n_19,r_V_3_1_3_2_reg_5972_reg_n_20,r_V_3_1_3_2_reg_5972_reg_n_21,r_V_3_1_3_2_reg_5972_reg_n_22,r_V_3_1_3_2_reg_5972_reg_n_23}),
        .BCOUT(NLW_r_V_3_1_3_1_reg_5967_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_3_1_3_1_reg_5967_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_3_1_3_1_reg_5967_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(src_kernel_win_0_va_1_fu_2700),
        .CEB2(src_kernel_win_0_va_1_fu_2700),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_Val2_75_0_2_1_reg_59170),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_3_1_3_1_reg_5967_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_3_1_3_1_reg_5967_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_r_V_3_1_3_1_reg_5967_reg_P_UNCONNECTED[47:18],r_V_3_1_3_1_reg_5967_reg_n_88,r_V_3_1_3_1_reg_5967_reg_n_89,r_V_3_1_3_1_reg_5967_reg_n_90,r_V_3_1_3_1_reg_5967_reg_n_91,r_V_3_1_3_1_reg_5967_reg_n_92,r_V_3_1_3_1_reg_5967_reg_n_93,r_V_3_1_3_1_reg_5967_reg_n_94,r_V_3_1_3_1_reg_5967_reg_n_95,r_V_3_1_3_1_reg_5967_reg_n_96,r_V_3_1_3_1_reg_5967_reg_n_97,r_V_3_1_3_1_reg_5967_reg_n_98,r_V_3_1_3_1_reg_5967_reg_n_99,r_V_3_1_3_1_reg_5967_reg_n_100,r_V_3_1_3_1_reg_5967_reg_n_101,r_V_3_1_3_1_reg_5967_reg_n_102,r_V_3_1_3_1_reg_5967_reg_n_103,r_V_3_1_3_1_reg_5967_reg_n_104,r_V_3_1_3_1_reg_5967_reg_n_105}),
        .PATTERNBDETECT(NLW_r_V_3_1_3_1_reg_5967_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_3_1_3_1_reg_5967_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_r_V_3_1_3_1_reg_5967_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_3_1_3_1_reg_5967_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_3_1_3_2_reg_5972_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_3_1_3_2_reg_5972_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT({r_V_3_1_3_2_reg_5972_reg_n_6,r_V_3_1_3_2_reg_5972_reg_n_7,r_V_3_1_3_2_reg_5972_reg_n_8,r_V_3_1_3_2_reg_5972_reg_n_9,r_V_3_1_3_2_reg_5972_reg_n_10,r_V_3_1_3_2_reg_5972_reg_n_11,r_V_3_1_3_2_reg_5972_reg_n_12,r_V_3_1_3_2_reg_5972_reg_n_13,r_V_3_1_3_2_reg_5972_reg_n_14,r_V_3_1_3_2_reg_5972_reg_n_15,r_V_3_1_3_2_reg_5972_reg_n_16,r_V_3_1_3_2_reg_5972_reg_n_17,r_V_3_1_3_2_reg_5972_reg_n_18,r_V_3_1_3_2_reg_5972_reg_n_19,r_V_3_1_3_2_reg_5972_reg_n_20,r_V_3_1_3_2_reg_5972_reg_n_21,r_V_3_1_3_2_reg_5972_reg_n_22,r_V_3_1_3_2_reg_5972_reg_n_23}),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_3_1_3_2_reg_5972_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_3_1_3_2_reg_5972_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(src_kernel_win_0_va_1_fu_2700),
        .CEB2(src_kernel_win_0_va_1_fu_2700),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_Val2_75_0_2_1_reg_59170),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_3_1_3_2_reg_5972_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_3_1_3_2_reg_5972_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_r_V_3_1_3_2_reg_5972_reg_P_UNCONNECTED[47:19],r_V_3_1_3_2_reg_5972_reg_n_87,r_V_3_1_3_2_reg_5972_reg_n_88,r_V_3_1_3_2_reg_5972_reg_n_89,r_V_3_1_3_2_reg_5972_reg_n_90,r_V_3_1_3_2_reg_5972_reg_n_91,r_V_3_1_3_2_reg_5972_reg_n_92,r_V_3_1_3_2_reg_5972_reg_n_93,r_V_3_1_3_2_reg_5972_reg_n_94,r_V_3_1_3_2_reg_5972_reg_n_95,r_V_3_1_3_2_reg_5972_reg_n_96,r_V_3_1_3_2_reg_5972_reg_n_97,r_V_3_1_3_2_reg_5972_reg_n_98,r_V_3_1_3_2_reg_5972_reg_n_99,r_V_3_1_3_2_reg_5972_reg_n_100,r_V_3_1_3_2_reg_5972_reg_n_101,r_V_3_1_3_2_reg_5972_reg_n_102,r_V_3_1_3_2_reg_5972_reg_n_103,r_V_3_1_3_2_reg_5972_reg_n_104,r_V_3_1_3_2_reg_5972_reg_n_105}),
        .PATTERNBDETECT(NLW_r_V_3_1_3_2_reg_5972_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_3_1_3_2_reg_5972_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_r_V_3_1_3_2_reg_5972_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_3_1_3_2_reg_5972_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_3_2_3_1_reg_6012_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_3_2_3_1_reg_6012_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({r_V_3_2_3_2_reg_6017_reg_n_6,r_V_3_2_3_2_reg_6017_reg_n_7,r_V_3_2_3_2_reg_6017_reg_n_8,r_V_3_2_3_2_reg_6017_reg_n_9,r_V_3_2_3_2_reg_6017_reg_n_10,r_V_3_2_3_2_reg_6017_reg_n_11,r_V_3_2_3_2_reg_6017_reg_n_12,r_V_3_2_3_2_reg_6017_reg_n_13,r_V_3_2_3_2_reg_6017_reg_n_14,r_V_3_2_3_2_reg_6017_reg_n_15,r_V_3_2_3_2_reg_6017_reg_n_16,r_V_3_2_3_2_reg_6017_reg_n_17,r_V_3_2_3_2_reg_6017_reg_n_18,r_V_3_2_3_2_reg_6017_reg_n_19,r_V_3_2_3_2_reg_6017_reg_n_20,r_V_3_2_3_2_reg_6017_reg_n_21,r_V_3_2_3_2_reg_6017_reg_n_22,r_V_3_2_3_2_reg_6017_reg_n_23}),
        .BCOUT(NLW_r_V_3_2_3_1_reg_6012_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_3_2_3_1_reg_6012_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_3_2_3_1_reg_6012_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(src_kernel_win_0_va_1_fu_2700),
        .CEB2(src_kernel_win_0_va_1_fu_2700),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_Val2_75_0_2_1_reg_59170),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_3_2_3_1_reg_6012_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_3_2_3_1_reg_6012_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_r_V_3_2_3_1_reg_6012_reg_P_UNCONNECTED[47:18],r_V_3_2_3_1_reg_6012_reg_n_88,r_V_3_2_3_1_reg_6012_reg_n_89,r_V_3_2_3_1_reg_6012_reg_n_90,r_V_3_2_3_1_reg_6012_reg_n_91,r_V_3_2_3_1_reg_6012_reg_n_92,r_V_3_2_3_1_reg_6012_reg_n_93,r_V_3_2_3_1_reg_6012_reg_n_94,r_V_3_2_3_1_reg_6012_reg_n_95,r_V_3_2_3_1_reg_6012_reg_n_96,r_V_3_2_3_1_reg_6012_reg_n_97,r_V_3_2_3_1_reg_6012_reg_n_98,r_V_3_2_3_1_reg_6012_reg_n_99,r_V_3_2_3_1_reg_6012_reg_n_100,r_V_3_2_3_1_reg_6012_reg_n_101,r_V_3_2_3_1_reg_6012_reg_n_102,r_V_3_2_3_1_reg_6012_reg_n_103,r_V_3_2_3_1_reg_6012_reg_n_104,r_V_3_2_3_1_reg_6012_reg_n_105}),
        .PATTERNBDETECT(NLW_r_V_3_2_3_1_reg_6012_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_3_2_3_1_reg_6012_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_r_V_3_2_3_1_reg_6012_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_3_2_3_1_reg_6012_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_3_2_3_2_reg_6017_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_3_2_3_2_reg_6017_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT({r_V_3_2_3_2_reg_6017_reg_n_6,r_V_3_2_3_2_reg_6017_reg_n_7,r_V_3_2_3_2_reg_6017_reg_n_8,r_V_3_2_3_2_reg_6017_reg_n_9,r_V_3_2_3_2_reg_6017_reg_n_10,r_V_3_2_3_2_reg_6017_reg_n_11,r_V_3_2_3_2_reg_6017_reg_n_12,r_V_3_2_3_2_reg_6017_reg_n_13,r_V_3_2_3_2_reg_6017_reg_n_14,r_V_3_2_3_2_reg_6017_reg_n_15,r_V_3_2_3_2_reg_6017_reg_n_16,r_V_3_2_3_2_reg_6017_reg_n_17,r_V_3_2_3_2_reg_6017_reg_n_18,r_V_3_2_3_2_reg_6017_reg_n_19,r_V_3_2_3_2_reg_6017_reg_n_20,r_V_3_2_3_2_reg_6017_reg_n_21,r_V_3_2_3_2_reg_6017_reg_n_22,r_V_3_2_3_2_reg_6017_reg_n_23}),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_3_2_3_2_reg_6017_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_3_2_3_2_reg_6017_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(src_kernel_win_0_va_1_fu_2700),
        .CEB2(src_kernel_win_0_va_1_fu_2700),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_Val2_75_0_2_1_reg_59170),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_3_2_3_2_reg_6017_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_3_2_3_2_reg_6017_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_r_V_3_2_3_2_reg_6017_reg_P_UNCONNECTED[47:19],r_V_3_2_3_2_reg_6017_reg_n_87,r_V_3_2_3_2_reg_6017_reg_n_88,r_V_3_2_3_2_reg_6017_reg_n_89,r_V_3_2_3_2_reg_6017_reg_n_90,r_V_3_2_3_2_reg_6017_reg_n_91,r_V_3_2_3_2_reg_6017_reg_n_92,r_V_3_2_3_2_reg_6017_reg_n_93,r_V_3_2_3_2_reg_6017_reg_n_94,r_V_3_2_3_2_reg_6017_reg_n_95,r_V_3_2_3_2_reg_6017_reg_n_96,r_V_3_2_3_2_reg_6017_reg_n_97,r_V_3_2_3_2_reg_6017_reg_n_98,r_V_3_2_3_2_reg_6017_reg_n_99,r_V_3_2_3_2_reg_6017_reg_n_100,r_V_3_2_3_2_reg_6017_reg_n_101,r_V_3_2_3_2_reg_6017_reg_n_102,r_V_3_2_3_2_reg_6017_reg_n_103,r_V_3_2_3_2_reg_6017_reg_n_104,r_V_3_2_3_2_reg_6017_reg_n_105}),
        .PATTERNBDETECT(NLW_r_V_3_2_3_2_reg_6017_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_3_2_3_2_reg_6017_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_r_V_3_2_3_2_reg_6017_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_3_2_3_2_reg_6017_reg_UNDERFLOW_UNCONNECTED));
  FDRE \right_border_buf_0_10_fu_570_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_9_fu_566[0]),
        .Q(right_border_buf_0_10_fu_570[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_10_fu_570_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_9_fu_566[1]),
        .Q(right_border_buf_0_10_fu_570[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_10_fu_570_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_9_fu_566[2]),
        .Q(right_border_buf_0_10_fu_570[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_10_fu_570_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_9_fu_566[3]),
        .Q(right_border_buf_0_10_fu_570[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_10_fu_570_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_9_fu_566[4]),
        .Q(right_border_buf_0_10_fu_570[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_10_fu_570_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_9_fu_566[5]),
        .Q(right_border_buf_0_10_fu_570[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_10_fu_570_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_9_fu_566[6]),
        .Q(right_border_buf_0_10_fu_570[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_10_fu_570_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_9_fu_566[7]),
        .Q(right_border_buf_0_10_fu_570[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_574_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_10_fu_570[0]),
        .Q(right_border_buf_0_11_fu_574[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_574_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_10_fu_570[1]),
        .Q(right_border_buf_0_11_fu_574[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_574_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_10_fu_570[2]),
        .Q(right_border_buf_0_11_fu_574[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_574_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_10_fu_570[3]),
        .Q(right_border_buf_0_11_fu_574[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_574_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_10_fu_570[4]),
        .Q(right_border_buf_0_11_fu_574[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_574_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_10_fu_570[5]),
        .Q(right_border_buf_0_11_fu_574[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_574_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_10_fu_570[6]),
        .Q(right_border_buf_0_11_fu_574[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_574_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_10_fu_570[7]),
        .Q(right_border_buf_0_11_fu_574[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_586_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_4_0_fu_1902_p3[0]),
        .Q(right_border_buf_0_12_fu_586[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_586_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_4_0_fu_1902_p3[1]),
        .Q(right_border_buf_0_12_fu_586[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_586_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_4_0_fu_1902_p3[2]),
        .Q(right_border_buf_0_12_fu_586[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_586_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_4_0_fu_1902_p3[3]),
        .Q(right_border_buf_0_12_fu_586[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_586_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_4_0_fu_1902_p3[4]),
        .Q(right_border_buf_0_12_fu_586[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_586_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_4_0_fu_1902_p3[5]),
        .Q(right_border_buf_0_12_fu_586[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_586_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_4_0_fu_1902_p3[6]),
        .Q(right_border_buf_0_12_fu_586[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_586_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_4_0_fu_1902_p3[7]),
        .Q(right_border_buf_0_12_fu_586[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_590_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_12_fu_586[0]),
        .Q(right_border_buf_0_13_fu_590[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_590_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_12_fu_586[1]),
        .Q(right_border_buf_0_13_fu_590[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_590_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_12_fu_586[2]),
        .Q(right_border_buf_0_13_fu_590[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_590_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_12_fu_586[3]),
        .Q(right_border_buf_0_13_fu_590[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_590_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_12_fu_586[4]),
        .Q(right_border_buf_0_13_fu_590[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_590_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_12_fu_586[5]),
        .Q(right_border_buf_0_13_fu_590[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_590_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_12_fu_586[6]),
        .Q(right_border_buf_0_13_fu_590[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_590_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_12_fu_586[7]),
        .Q(right_border_buf_0_13_fu_590[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_594_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_13_fu_590[0]),
        .Q(right_border_buf_0_14_fu_594[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_594_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_13_fu_590[1]),
        .Q(right_border_buf_0_14_fu_594[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_594_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_13_fu_590[2]),
        .Q(right_border_buf_0_14_fu_594[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_594_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_13_fu_590[3]),
        .Q(right_border_buf_0_14_fu_594[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_594_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_13_fu_590[4]),
        .Q(right_border_buf_0_14_fu_594[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_594_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_13_fu_590[5]),
        .Q(right_border_buf_0_14_fu_594[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_594_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_13_fu_590[6]),
        .Q(right_border_buf_0_14_fu_594[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_594_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_13_fu_590[7]),
        .Q(right_border_buf_0_14_fu_594[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_510_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_s_fu_506[0]),
        .Q(right_border_buf_0_1_fu_510[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_510_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_s_fu_506[1]),
        .Q(right_border_buf_0_1_fu_510[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_510_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_s_fu_506[2]),
        .Q(right_border_buf_0_1_fu_510[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_510_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_s_fu_506[3]),
        .Q(right_border_buf_0_1_fu_510[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_510_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_s_fu_506[4]),
        .Q(right_border_buf_0_1_fu_510[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_510_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_s_fu_506[5]),
        .Q(right_border_buf_0_1_fu_510[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_510_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_s_fu_506[6]),
        .Q(right_border_buf_0_1_fu_510[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_510_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_s_fu_506[7]),
        .Q(right_border_buf_0_1_fu_510[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_514_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_1_fu_510[0]),
        .Q(right_border_buf_0_2_fu_514[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_514_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_1_fu_510[1]),
        .Q(right_border_buf_0_2_fu_514[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_514_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_1_fu_510[2]),
        .Q(right_border_buf_0_2_fu_514[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_514_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_1_fu_510[3]),
        .Q(right_border_buf_0_2_fu_514[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_514_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_1_fu_510[4]),
        .Q(right_border_buf_0_2_fu_514[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_514_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_1_fu_510[5]),
        .Q(right_border_buf_0_2_fu_514[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_514_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_1_fu_510[6]),
        .Q(right_border_buf_0_2_fu_514[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_514_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_1_fu_510[7]),
        .Q(right_border_buf_0_2_fu_514[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_526_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_1_0_fu_1836_p3[0]),
        .Q(right_border_buf_0_3_fu_526[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_526_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_1_0_fu_1836_p3[1]),
        .Q(right_border_buf_0_3_fu_526[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_526_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_1_0_fu_1836_p3[2]),
        .Q(right_border_buf_0_3_fu_526[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_526_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_1_0_fu_1836_p3[3]),
        .Q(right_border_buf_0_3_fu_526[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_526_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_1_0_fu_1836_p3[4]),
        .Q(right_border_buf_0_3_fu_526[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_526_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_1_0_fu_1836_p3[5]),
        .Q(right_border_buf_0_3_fu_526[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_526_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_1_0_fu_1836_p3[6]),
        .Q(right_border_buf_0_3_fu_526[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_526_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_1_0_fu_1836_p3[7]),
        .Q(right_border_buf_0_3_fu_526[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_530_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_3_fu_526[0]),
        .Q(right_border_buf_0_4_fu_530[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_530_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_3_fu_526[1]),
        .Q(right_border_buf_0_4_fu_530[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_530_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_3_fu_526[2]),
        .Q(right_border_buf_0_4_fu_530[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_530_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_3_fu_526[3]),
        .Q(right_border_buf_0_4_fu_530[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_530_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_3_fu_526[4]),
        .Q(right_border_buf_0_4_fu_530[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_530_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_3_fu_526[5]),
        .Q(right_border_buf_0_4_fu_530[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_530_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_3_fu_526[6]),
        .Q(right_border_buf_0_4_fu_530[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_530_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_3_fu_526[7]),
        .Q(right_border_buf_0_4_fu_530[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_534_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_4_fu_530[0]),
        .Q(right_border_buf_0_5_fu_534[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_534_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_4_fu_530[1]),
        .Q(right_border_buf_0_5_fu_534[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_534_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_4_fu_530[2]),
        .Q(right_border_buf_0_5_fu_534[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_534_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_4_fu_530[3]),
        .Q(right_border_buf_0_5_fu_534[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_534_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_4_fu_530[4]),
        .Q(right_border_buf_0_5_fu_534[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_534_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_4_fu_530[5]),
        .Q(right_border_buf_0_5_fu_534[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_534_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_4_fu_530[6]),
        .Q(right_border_buf_0_5_fu_534[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_534_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_4_fu_530[7]),
        .Q(right_border_buf_0_5_fu_534[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_546_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_2_0_fu_1858_p3[0]),
        .Q(right_border_buf_0_6_fu_546[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_546_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_2_0_fu_1858_p3[1]),
        .Q(right_border_buf_0_6_fu_546[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_546_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_2_0_fu_1858_p3[2]),
        .Q(right_border_buf_0_6_fu_546[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_546_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_2_0_fu_1858_p3[3]),
        .Q(right_border_buf_0_6_fu_546[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_546_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_2_0_fu_1858_p3[4]),
        .Q(right_border_buf_0_6_fu_546[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_546_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_2_0_fu_1858_p3[5]),
        .Q(right_border_buf_0_6_fu_546[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_546_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_2_0_fu_1858_p3[6]),
        .Q(right_border_buf_0_6_fu_546[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_546_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_2_0_fu_1858_p3[7]),
        .Q(right_border_buf_0_6_fu_546[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_550_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_6_fu_546[0]),
        .Q(right_border_buf_0_7_fu_550[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_550_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_6_fu_546[1]),
        .Q(right_border_buf_0_7_fu_550[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_550_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_6_fu_546[2]),
        .Q(right_border_buf_0_7_fu_550[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_550_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_6_fu_546[3]),
        .Q(right_border_buf_0_7_fu_550[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_550_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_6_fu_546[4]),
        .Q(right_border_buf_0_7_fu_550[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_550_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_6_fu_546[5]),
        .Q(right_border_buf_0_7_fu_550[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_550_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_6_fu_546[6]),
        .Q(right_border_buf_0_7_fu_550[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_550_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_6_fu_546[7]),
        .Q(right_border_buf_0_7_fu_550[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_554_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_7_fu_550[0]),
        .Q(right_border_buf_0_8_fu_554[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_554_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_7_fu_550[1]),
        .Q(right_border_buf_0_8_fu_554[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_554_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_7_fu_550[2]),
        .Q(right_border_buf_0_8_fu_554[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_554_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_7_fu_550[3]),
        .Q(right_border_buf_0_8_fu_554[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_554_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_7_fu_550[4]),
        .Q(right_border_buf_0_8_fu_554[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_554_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_7_fu_550[5]),
        .Q(right_border_buf_0_8_fu_554[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_554_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_7_fu_550[6]),
        .Q(right_border_buf_0_8_fu_554[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_554_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_0_7_fu_550[7]),
        .Q(right_border_buf_0_8_fu_554[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_566_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_3_0_fu_1880_p3[0]),
        .Q(right_border_buf_0_9_fu_566[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_566_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_3_0_fu_1880_p3[1]),
        .Q(right_border_buf_0_9_fu_566[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_566_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_3_0_fu_1880_p3[2]),
        .Q(right_border_buf_0_9_fu_566[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_566_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_3_0_fu_1880_p3[3]),
        .Q(right_border_buf_0_9_fu_566[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_566_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_3_0_fu_1880_p3[4]),
        .Q(right_border_buf_0_9_fu_566[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_566_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_3_0_fu_1880_p3[5]),
        .Q(right_border_buf_0_9_fu_566[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_566_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_3_0_fu_1880_p3[6]),
        .Q(right_border_buf_0_9_fu_566[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_566_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_3_0_fu_1880_p3[7]),
        .Q(right_border_buf_0_9_fu_566[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_506_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_0_0_fu_1814_p3[0]),
        .Q(right_border_buf_0_s_fu_506[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_506_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_0_0_fu_1814_p3[1]),
        .Q(right_border_buf_0_s_fu_506[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_506_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_0_0_fu_1814_p3[2]),
        .Q(right_border_buf_0_s_fu_506[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_506_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_0_0_fu_1814_p3[3]),
        .Q(right_border_buf_0_s_fu_506[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_506_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_0_0_fu_1814_p3[4]),
        .Q(right_border_buf_0_s_fu_506[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_506_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_0_0_fu_1814_p3[5]),
        .Q(right_border_buf_0_s_fu_506[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_506_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_0_0_fu_1814_p3[6]),
        .Q(right_border_buf_0_s_fu_506[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_506_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_0_val_0_0_fu_1814_p3[7]),
        .Q(right_border_buf_0_s_fu_506[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_10_fu_666_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_3_0_fu_2270_p3[0]),
        .Q(right_border_buf_1_10_fu_666[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_10_fu_666_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_3_0_fu_2270_p3[1]),
        .Q(right_border_buf_1_10_fu_666[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_10_fu_666_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_3_0_fu_2270_p3[2]),
        .Q(right_border_buf_1_10_fu_666[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_10_fu_666_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_3_0_fu_2270_p3[3]),
        .Q(right_border_buf_1_10_fu_666[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_10_fu_666_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_3_0_fu_2270_p3[4]),
        .Q(right_border_buf_1_10_fu_666[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_10_fu_666_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_3_0_fu_2270_p3[5]),
        .Q(right_border_buf_1_10_fu_666[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_10_fu_666_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_3_0_fu_2270_p3[6]),
        .Q(right_border_buf_1_10_fu_666[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_10_fu_666_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_3_0_fu_2270_p3[7]),
        .Q(right_border_buf_1_10_fu_666[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_11_fu_670_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_10_fu_666[0]),
        .Q(right_border_buf_1_11_fu_670[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_11_fu_670_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_10_fu_666[1]),
        .Q(right_border_buf_1_11_fu_670[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_11_fu_670_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_10_fu_666[2]),
        .Q(right_border_buf_1_11_fu_670[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_11_fu_670_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_10_fu_666[3]),
        .Q(right_border_buf_1_11_fu_670[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_11_fu_670_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_10_fu_666[4]),
        .Q(right_border_buf_1_11_fu_670[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_11_fu_670_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_10_fu_666[5]),
        .Q(right_border_buf_1_11_fu_670[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_11_fu_670_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_10_fu_666[6]),
        .Q(right_border_buf_1_11_fu_670[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_11_fu_670_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_10_fu_666[7]),
        .Q(right_border_buf_1_11_fu_670[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_12_fu_674_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_11_fu_670[0]),
        .Q(right_border_buf_1_12_fu_674[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_12_fu_674_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_11_fu_670[1]),
        .Q(right_border_buf_1_12_fu_674[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_12_fu_674_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_11_fu_670[2]),
        .Q(right_border_buf_1_12_fu_674[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_12_fu_674_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_11_fu_670[3]),
        .Q(right_border_buf_1_12_fu_674[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_12_fu_674_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_11_fu_670[4]),
        .Q(right_border_buf_1_12_fu_674[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_12_fu_674_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_11_fu_670[5]),
        .Q(right_border_buf_1_12_fu_674[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_12_fu_674_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_11_fu_670[6]),
        .Q(right_border_buf_1_12_fu_674[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_12_fu_674_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_11_fu_670[7]),
        .Q(right_border_buf_1_12_fu_674[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_13_fu_678_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_14_fu_682[0]),
        .Q(right_border_buf_1_13_fu_678[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_13_fu_678_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_14_fu_682[1]),
        .Q(right_border_buf_1_13_fu_678[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_13_fu_678_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_14_fu_682[2]),
        .Q(right_border_buf_1_13_fu_678[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_13_fu_678_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_14_fu_682[3]),
        .Q(right_border_buf_1_13_fu_678[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_13_fu_678_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_14_fu_682[4]),
        .Q(right_border_buf_1_13_fu_678[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_13_fu_678_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_14_fu_682[5]),
        .Q(right_border_buf_1_13_fu_678[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_13_fu_678_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_14_fu_682[6]),
        .Q(right_border_buf_1_13_fu_678[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_13_fu_678_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_14_fu_682[7]),
        .Q(right_border_buf_1_13_fu_678[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_14_fu_682_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_4_0_fu_2292_p3[0]),
        .Q(right_border_buf_1_14_fu_682[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_14_fu_682_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_4_0_fu_2292_p3[1]),
        .Q(right_border_buf_1_14_fu_682[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_14_fu_682_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_4_0_fu_2292_p3[2]),
        .Q(right_border_buf_1_14_fu_682[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_14_fu_682_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_4_0_fu_2292_p3[3]),
        .Q(right_border_buf_1_14_fu_682[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_14_fu_682_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_4_0_fu_2292_p3[4]),
        .Q(right_border_buf_1_14_fu_682[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_14_fu_682_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_4_0_fu_2292_p3[5]),
        .Q(right_border_buf_1_14_fu_682[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_14_fu_682_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_4_0_fu_2292_p3[6]),
        .Q(right_border_buf_1_14_fu_682[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_14_fu_682_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_4_0_fu_2292_p3[7]),
        .Q(right_border_buf_1_14_fu_682[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_1_fu_610_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_s_fu_606[0]),
        .Q(right_border_buf_1_1_fu_610[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_1_fu_610_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_s_fu_606[1]),
        .Q(right_border_buf_1_1_fu_610[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_1_fu_610_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_s_fu_606[2]),
        .Q(right_border_buf_1_1_fu_610[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_1_fu_610_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_s_fu_606[3]),
        .Q(right_border_buf_1_1_fu_610[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_1_fu_610_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_s_fu_606[4]),
        .Q(right_border_buf_1_1_fu_610[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_1_fu_610_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_s_fu_606[5]),
        .Q(right_border_buf_1_1_fu_610[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_1_fu_610_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_s_fu_606[6]),
        .Q(right_border_buf_1_1_fu_610[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_1_fu_610_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_s_fu_606[7]),
        .Q(right_border_buf_1_1_fu_610[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_2_fu_614_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_1_fu_610[0]),
        .Q(right_border_buf_1_2_fu_614[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_2_fu_614_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_1_fu_610[1]),
        .Q(right_border_buf_1_2_fu_614[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_2_fu_614_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_1_fu_610[2]),
        .Q(right_border_buf_1_2_fu_614[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_2_fu_614_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_1_fu_610[3]),
        .Q(right_border_buf_1_2_fu_614[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_2_fu_614_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_1_fu_610[4]),
        .Q(right_border_buf_1_2_fu_614[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_2_fu_614_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_1_fu_610[5]),
        .Q(right_border_buf_1_2_fu_614[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_2_fu_614_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_1_fu_610[6]),
        .Q(right_border_buf_1_2_fu_614[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_2_fu_614_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_1_fu_610[7]),
        .Q(right_border_buf_1_2_fu_614[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_3_fu_626_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_1_0_fu_2226_p3[0]),
        .Q(right_border_buf_1_3_fu_626[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_3_fu_626_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_1_0_fu_2226_p3[1]),
        .Q(right_border_buf_1_3_fu_626[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_3_fu_626_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_1_0_fu_2226_p3[2]),
        .Q(right_border_buf_1_3_fu_626[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_3_fu_626_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_1_0_fu_2226_p3[3]),
        .Q(right_border_buf_1_3_fu_626[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_3_fu_626_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_1_0_fu_2226_p3[4]),
        .Q(right_border_buf_1_3_fu_626[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_3_fu_626_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_1_0_fu_2226_p3[5]),
        .Q(right_border_buf_1_3_fu_626[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_3_fu_626_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_1_0_fu_2226_p3[6]),
        .Q(right_border_buf_1_3_fu_626[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_3_fu_626_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_1_0_fu_2226_p3[7]),
        .Q(right_border_buf_1_3_fu_626[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_4_fu_630_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_3_fu_626[0]),
        .Q(right_border_buf_1_4_fu_630[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_4_fu_630_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_3_fu_626[1]),
        .Q(right_border_buf_1_4_fu_630[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_4_fu_630_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_3_fu_626[2]),
        .Q(right_border_buf_1_4_fu_630[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_4_fu_630_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_3_fu_626[3]),
        .Q(right_border_buf_1_4_fu_630[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_4_fu_630_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_3_fu_626[4]),
        .Q(right_border_buf_1_4_fu_630[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_4_fu_630_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_3_fu_626[5]),
        .Q(right_border_buf_1_4_fu_630[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_4_fu_630_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_3_fu_626[6]),
        .Q(right_border_buf_1_4_fu_630[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_4_fu_630_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_3_fu_626[7]),
        .Q(right_border_buf_1_4_fu_630[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_5_fu_634_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_4_fu_630[0]),
        .Q(right_border_buf_1_5_fu_634[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_5_fu_634_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_4_fu_630[1]),
        .Q(right_border_buf_1_5_fu_634[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_5_fu_634_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_4_fu_630[2]),
        .Q(right_border_buf_1_5_fu_634[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_5_fu_634_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_4_fu_630[3]),
        .Q(right_border_buf_1_5_fu_634[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_5_fu_634_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_4_fu_630[4]),
        .Q(right_border_buf_1_5_fu_634[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_5_fu_634_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_4_fu_630[5]),
        .Q(right_border_buf_1_5_fu_634[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_5_fu_634_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_4_fu_630[6]),
        .Q(right_border_buf_1_5_fu_634[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_5_fu_634_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_4_fu_630[7]),
        .Q(right_border_buf_1_5_fu_634[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_6_fu_646_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_2_0_fu_2248_p3[0]),
        .Q(right_border_buf_1_6_fu_646[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_6_fu_646_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_2_0_fu_2248_p3[1]),
        .Q(right_border_buf_1_6_fu_646[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_6_fu_646_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_2_0_fu_2248_p3[2]),
        .Q(right_border_buf_1_6_fu_646[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_6_fu_646_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_2_0_fu_2248_p3[3]),
        .Q(right_border_buf_1_6_fu_646[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_6_fu_646_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_2_0_fu_2248_p3[4]),
        .Q(right_border_buf_1_6_fu_646[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_6_fu_646_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_2_0_fu_2248_p3[5]),
        .Q(right_border_buf_1_6_fu_646[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_6_fu_646_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_2_0_fu_2248_p3[6]),
        .Q(right_border_buf_1_6_fu_646[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_6_fu_646_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_2_0_fu_2248_p3[7]),
        .Q(right_border_buf_1_6_fu_646[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_7_fu_650_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_6_fu_646[0]),
        .Q(right_border_buf_1_7_fu_650[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_7_fu_650_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_6_fu_646[1]),
        .Q(right_border_buf_1_7_fu_650[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_7_fu_650_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_6_fu_646[2]),
        .Q(right_border_buf_1_7_fu_650[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_7_fu_650_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_6_fu_646[3]),
        .Q(right_border_buf_1_7_fu_650[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_7_fu_650_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_6_fu_646[4]),
        .Q(right_border_buf_1_7_fu_650[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_7_fu_650_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_6_fu_646[5]),
        .Q(right_border_buf_1_7_fu_650[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_7_fu_650_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_6_fu_646[6]),
        .Q(right_border_buf_1_7_fu_650[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_7_fu_650_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_6_fu_646[7]),
        .Q(right_border_buf_1_7_fu_650[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_8_fu_654_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_7_fu_650[0]),
        .Q(right_border_buf_1_8_fu_654[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_8_fu_654_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_7_fu_650[1]),
        .Q(right_border_buf_1_8_fu_654[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_8_fu_654_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_7_fu_650[2]),
        .Q(right_border_buf_1_8_fu_654[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_8_fu_654_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_7_fu_650[3]),
        .Q(right_border_buf_1_8_fu_654[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_8_fu_654_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_7_fu_650[4]),
        .Q(right_border_buf_1_8_fu_654[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_8_fu_654_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_7_fu_650[5]),
        .Q(right_border_buf_1_8_fu_654[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_8_fu_654_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_7_fu_650[6]),
        .Q(right_border_buf_1_8_fu_654[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_8_fu_654_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_7_fu_650[7]),
        .Q(right_border_buf_1_8_fu_654[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_9_fu_662_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_13_fu_678[0]),
        .Q(right_border_buf_1_9_fu_662[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_9_fu_662_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_13_fu_678[1]),
        .Q(right_border_buf_1_9_fu_662[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_9_fu_662_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_13_fu_678[2]),
        .Q(right_border_buf_1_9_fu_662[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_9_fu_662_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_13_fu_678[3]),
        .Q(right_border_buf_1_9_fu_662[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_9_fu_662_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_13_fu_678[4]),
        .Q(right_border_buf_1_9_fu_662[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_9_fu_662_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_13_fu_678[5]),
        .Q(right_border_buf_1_9_fu_662[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_9_fu_662_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_13_fu_678[6]),
        .Q(right_border_buf_1_9_fu_662[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_9_fu_662_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_1_13_fu_678[7]),
        .Q(right_border_buf_1_9_fu_662[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_606_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_0_0_fu_2204_p3[0]),
        .Q(right_border_buf_1_s_fu_606[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_606_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_0_0_fu_2204_p3[1]),
        .Q(right_border_buf_1_s_fu_606[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_606_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_0_0_fu_2204_p3[2]),
        .Q(right_border_buf_1_s_fu_606[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_606_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_0_0_fu_2204_p3[3]),
        .Q(right_border_buf_1_s_fu_606[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_606_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_0_0_fu_2204_p3[4]),
        .Q(right_border_buf_1_s_fu_606[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_606_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_0_0_fu_2204_p3[5]),
        .Q(right_border_buf_1_s_fu_606[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_606_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_0_0_fu_2204_p3[6]),
        .Q(right_border_buf_1_s_fu_606[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_606_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_1_val_0_0_fu_2204_p3[7]),
        .Q(right_border_buf_1_s_fu_606[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_10_fu_618_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_11_fu_622[0]),
        .Q(right_border_buf_2_10_fu_618[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_10_fu_618_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_11_fu_622[1]),
        .Q(right_border_buf_2_10_fu_618[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_10_fu_618_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_11_fu_622[2]),
        .Q(right_border_buf_2_10_fu_618[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_10_fu_618_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_11_fu_622[3]),
        .Q(right_border_buf_2_10_fu_618[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_10_fu_618_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_11_fu_622[4]),
        .Q(right_border_buf_2_10_fu_618[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_10_fu_618_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_11_fu_622[5]),
        .Q(right_border_buf_2_10_fu_618[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_10_fu_618_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_11_fu_622[6]),
        .Q(right_border_buf_2_10_fu_618[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_10_fu_618_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_11_fu_622[7]),
        .Q(right_border_buf_2_10_fu_618[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_11_fu_622_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_1_0_fu_2586_p3[0]),
        .Q(right_border_buf_2_11_fu_622[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_11_fu_622_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_1_0_fu_2586_p3[1]),
        .Q(right_border_buf_2_11_fu_622[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_11_fu_622_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_1_0_fu_2586_p3[2]),
        .Q(right_border_buf_2_11_fu_622[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_11_fu_622_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_1_0_fu_2586_p3[3]),
        .Q(right_border_buf_2_11_fu_622[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_11_fu_622_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_1_0_fu_2586_p3[4]),
        .Q(right_border_buf_2_11_fu_622[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_11_fu_622_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_1_0_fu_2586_p3[5]),
        .Q(right_border_buf_2_11_fu_622[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_11_fu_622_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_1_0_fu_2586_p3[6]),
        .Q(right_border_buf_2_11_fu_622[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_11_fu_622_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_1_0_fu_2586_p3[7]),
        .Q(right_border_buf_2_11_fu_622[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_12_fu_638_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_13_fu_642[0]),
        .Q(right_border_buf_2_12_fu_638[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_12_fu_638_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_13_fu_642[1]),
        .Q(right_border_buf_2_12_fu_638[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_12_fu_638_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_13_fu_642[2]),
        .Q(right_border_buf_2_12_fu_638[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_12_fu_638_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_13_fu_642[3]),
        .Q(right_border_buf_2_12_fu_638[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_12_fu_638_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_13_fu_642[4]),
        .Q(right_border_buf_2_12_fu_638[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_12_fu_638_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_13_fu_642[5]),
        .Q(right_border_buf_2_12_fu_638[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_12_fu_638_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_13_fu_642[6]),
        .Q(right_border_buf_2_12_fu_638[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_12_fu_638_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_13_fu_642[7]),
        .Q(right_border_buf_2_12_fu_638[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_13_fu_642_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_14_fu_658[0]),
        .Q(right_border_buf_2_13_fu_642[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_13_fu_642_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_14_fu_658[1]),
        .Q(right_border_buf_2_13_fu_642[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_13_fu_642_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_14_fu_658[2]),
        .Q(right_border_buf_2_13_fu_642[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_13_fu_642_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_14_fu_658[3]),
        .Q(right_border_buf_2_13_fu_642[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_13_fu_642_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_14_fu_658[4]),
        .Q(right_border_buf_2_13_fu_642[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_13_fu_642_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_14_fu_658[5]),
        .Q(right_border_buf_2_13_fu_642[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_13_fu_642_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_14_fu_658[6]),
        .Q(right_border_buf_2_13_fu_642[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_13_fu_642_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_14_fu_658[7]),
        .Q(right_border_buf_2_13_fu_642[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_14_fu_658_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_0_0_fu_2564_p3[0]),
        .Q(right_border_buf_2_14_fu_658[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_14_fu_658_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_0_0_fu_2564_p3[1]),
        .Q(right_border_buf_2_14_fu_658[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_14_fu_658_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_0_0_fu_2564_p3[2]),
        .Q(right_border_buf_2_14_fu_658[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_14_fu_658_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_0_0_fu_2564_p3[3]),
        .Q(right_border_buf_2_14_fu_658[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_14_fu_658_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_0_0_fu_2564_p3[4]),
        .Q(right_border_buf_2_14_fu_658[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_14_fu_658_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_0_0_fu_2564_p3[5]),
        .Q(right_border_buf_2_14_fu_658[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_14_fu_658_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_0_0_fu_2564_p3[6]),
        .Q(right_border_buf_2_14_fu_658[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_14_fu_658_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_0_0_fu_2564_p3[7]),
        .Q(right_border_buf_2_14_fu_658[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_1_fu_522_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_2_fu_538[0]),
        .Q(right_border_buf_2_1_fu_522[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_1_fu_522_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_2_fu_538[1]),
        .Q(right_border_buf_2_1_fu_522[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_1_fu_522_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_2_fu_538[2]),
        .Q(right_border_buf_2_1_fu_522[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_1_fu_522_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_2_fu_538[3]),
        .Q(right_border_buf_2_1_fu_522[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_1_fu_522_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_2_fu_538[4]),
        .Q(right_border_buf_2_1_fu_522[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_1_fu_522_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_2_fu_538[5]),
        .Q(right_border_buf_2_1_fu_522[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_1_fu_522_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_2_fu_538[6]),
        .Q(right_border_buf_2_1_fu_522[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_1_fu_522_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_2_fu_538[7]),
        .Q(right_border_buf_2_1_fu_522[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_2_fu_538_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_4_0_fu_2652_p3[0]),
        .Q(right_border_buf_2_2_fu_538[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_2_fu_538_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_4_0_fu_2652_p3[1]),
        .Q(right_border_buf_2_2_fu_538[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_2_fu_538_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_4_0_fu_2652_p3[2]),
        .Q(right_border_buf_2_2_fu_538[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_2_fu_538_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_4_0_fu_2652_p3[3]),
        .Q(right_border_buf_2_2_fu_538[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_2_fu_538_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_4_0_fu_2652_p3[4]),
        .Q(right_border_buf_2_2_fu_538[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_2_fu_538_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_4_0_fu_2652_p3[5]),
        .Q(right_border_buf_2_2_fu_538[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_2_fu_538_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_4_0_fu_2652_p3[6]),
        .Q(right_border_buf_2_2_fu_538[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_2_fu_538_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_4_0_fu_2652_p3[7]),
        .Q(right_border_buf_2_2_fu_538[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_3_fu_542_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_4_fu_558[0]),
        .Q(right_border_buf_2_3_fu_542[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_3_fu_542_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_4_fu_558[1]),
        .Q(right_border_buf_2_3_fu_542[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_3_fu_542_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_4_fu_558[2]),
        .Q(right_border_buf_2_3_fu_542[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_3_fu_542_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_4_fu_558[3]),
        .Q(right_border_buf_2_3_fu_542[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_3_fu_542_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_4_fu_558[4]),
        .Q(right_border_buf_2_3_fu_542[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_3_fu_542_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_4_fu_558[5]),
        .Q(right_border_buf_2_3_fu_542[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_3_fu_542_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_4_fu_558[6]),
        .Q(right_border_buf_2_3_fu_542[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_3_fu_542_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_4_fu_558[7]),
        .Q(right_border_buf_2_3_fu_542[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_4_fu_558_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_5_fu_562[0]),
        .Q(right_border_buf_2_4_fu_558[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_4_fu_558_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_5_fu_562[1]),
        .Q(right_border_buf_2_4_fu_558[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_4_fu_558_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_5_fu_562[2]),
        .Q(right_border_buf_2_4_fu_558[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_4_fu_558_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_5_fu_562[3]),
        .Q(right_border_buf_2_4_fu_558[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_4_fu_558_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_5_fu_562[4]),
        .Q(right_border_buf_2_4_fu_558[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_4_fu_558_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_5_fu_562[5]),
        .Q(right_border_buf_2_4_fu_558[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_4_fu_558_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_5_fu_562[6]),
        .Q(right_border_buf_2_4_fu_558[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_4_fu_558_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_5_fu_562[7]),
        .Q(right_border_buf_2_4_fu_558[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_5_fu_562_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_3_0_fu_2630_p3[0]),
        .Q(right_border_buf_2_5_fu_562[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_5_fu_562_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_3_0_fu_2630_p3[1]),
        .Q(right_border_buf_2_5_fu_562[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_5_fu_562_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_3_0_fu_2630_p3[2]),
        .Q(right_border_buf_2_5_fu_562[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_5_fu_562_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_3_0_fu_2630_p3[3]),
        .Q(right_border_buf_2_5_fu_562[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_5_fu_562_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_3_0_fu_2630_p3[4]),
        .Q(right_border_buf_2_5_fu_562[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_5_fu_562_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_3_0_fu_2630_p3[5]),
        .Q(right_border_buf_2_5_fu_562[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_5_fu_562_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_3_0_fu_2630_p3[6]),
        .Q(right_border_buf_2_5_fu_562[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_5_fu_562_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_3_0_fu_2630_p3[7]),
        .Q(right_border_buf_2_5_fu_562[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_6_fu_578_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_7_fu_582[0]),
        .Q(right_border_buf_2_6_fu_578[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_6_fu_578_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_7_fu_582[1]),
        .Q(right_border_buf_2_6_fu_578[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_6_fu_578_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_7_fu_582[2]),
        .Q(right_border_buf_2_6_fu_578[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_6_fu_578_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_7_fu_582[3]),
        .Q(right_border_buf_2_6_fu_578[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_6_fu_578_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_7_fu_582[4]),
        .Q(right_border_buf_2_6_fu_578[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_6_fu_578_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_7_fu_582[5]),
        .Q(right_border_buf_2_6_fu_578[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_6_fu_578_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_7_fu_582[6]),
        .Q(right_border_buf_2_6_fu_578[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_6_fu_578_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_7_fu_582[7]),
        .Q(right_border_buf_2_6_fu_578[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_7_fu_582_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_8_fu_598[0]),
        .Q(right_border_buf_2_7_fu_582[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_7_fu_582_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_8_fu_598[1]),
        .Q(right_border_buf_2_7_fu_582[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_7_fu_582_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_8_fu_598[2]),
        .Q(right_border_buf_2_7_fu_582[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_7_fu_582_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_8_fu_598[3]),
        .Q(right_border_buf_2_7_fu_582[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_7_fu_582_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_8_fu_598[4]),
        .Q(right_border_buf_2_7_fu_582[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_7_fu_582_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_8_fu_598[5]),
        .Q(right_border_buf_2_7_fu_582[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_7_fu_582_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_8_fu_598[6]),
        .Q(right_border_buf_2_7_fu_582[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_7_fu_582_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_8_fu_598[7]),
        .Q(right_border_buf_2_7_fu_582[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_8_fu_598_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_2_0_fu_2608_p3[0]),
        .Q(right_border_buf_2_8_fu_598[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_8_fu_598_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_2_0_fu_2608_p3[1]),
        .Q(right_border_buf_2_8_fu_598[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_8_fu_598_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_2_0_fu_2608_p3[2]),
        .Q(right_border_buf_2_8_fu_598[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_8_fu_598_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_2_0_fu_2608_p3[3]),
        .Q(right_border_buf_2_8_fu_598[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_8_fu_598_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_2_0_fu_2608_p3[4]),
        .Q(right_border_buf_2_8_fu_598[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_8_fu_598_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_2_0_fu_2608_p3[5]),
        .Q(right_border_buf_2_8_fu_598[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_8_fu_598_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_2_0_fu_2608_p3[6]),
        .Q(right_border_buf_2_8_fu_598[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_8_fu_598_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(col_buf_2_val_2_0_fu_2608_p3[7]),
        .Q(right_border_buf_2_8_fu_598[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_9_fu_602_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_10_fu_618[0]),
        .Q(right_border_buf_2_9_fu_602[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_9_fu_602_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_10_fu_618[1]),
        .Q(right_border_buf_2_9_fu_602[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_9_fu_602_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_10_fu_618[2]),
        .Q(right_border_buf_2_9_fu_602[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_9_fu_602_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_10_fu_618[3]),
        .Q(right_border_buf_2_9_fu_602[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_9_fu_602_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_10_fu_618[4]),
        .Q(right_border_buf_2_9_fu_602[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_9_fu_602_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_10_fu_618[5]),
        .Q(right_border_buf_2_9_fu_602[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_9_fu_602_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_10_fu_618[6]),
        .Q(right_border_buf_2_9_fu_602[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_9_fu_602_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_10_fu_618[7]),
        .Q(right_border_buf_2_9_fu_602[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_518_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_1_fu_522[0]),
        .Q(right_border_buf_2_s_fu_518[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_518_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_1_fu_522[1]),
        .Q(right_border_buf_2_s_fu_518[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_518_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_1_fu_522[2]),
        .Q(right_border_buf_2_s_fu_518[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_518_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_1_fu_522[3]),
        .Q(right_border_buf_2_s_fu_518[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_518_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_1_fu_522[4]),
        .Q(right_border_buf_2_s_fu_518[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_518_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_1_fu_522[5]),
        .Q(right_border_buf_2_s_fu_518[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_518_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_1_fu_522[6]),
        .Q(right_border_buf_2_s_fu_518[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_518_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_10_fu_5700),
        .D(right_border_buf_2_1_fu_522[7]),
        .Q(right_border_buf_2_s_fu_518[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_314_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_0_va_23_reg_5633[0]),
        .Q(src_kernel_win_0_va_12_fu_314[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_314_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_0_va_23_reg_5633[1]),
        .Q(src_kernel_win_0_va_12_fu_314[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_314_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_0_va_23_reg_5633[2]),
        .Q(src_kernel_win_0_va_12_fu_314[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_314_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_0_va_23_reg_5633[3]),
        .Q(src_kernel_win_0_va_12_fu_314[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_314_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_0_va_23_reg_5633[4]),
        .Q(src_kernel_win_0_va_12_fu_314[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_314_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_0_va_23_reg_5633[5]),
        .Q(src_kernel_win_0_va_12_fu_314[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_314_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_0_va_23_reg_5633[6]),
        .Q(src_kernel_win_0_va_12_fu_314[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_314_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_0_va_23_reg_5633[7]),
        .Q(src_kernel_win_0_va_12_fu_314[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_318_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_0_va_12_fu_314[0]),
        .Q(src_kernel_win_0_va_13_fu_318[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_318_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_0_va_12_fu_314[1]),
        .Q(src_kernel_win_0_va_13_fu_318[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_318_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_0_va_12_fu_314[2]),
        .Q(src_kernel_win_0_va_13_fu_318[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_318_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_0_va_12_fu_314[3]),
        .Q(src_kernel_win_0_va_13_fu_318[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_318_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_0_va_12_fu_314[4]),
        .Q(src_kernel_win_0_va_13_fu_318[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_318_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_0_va_12_fu_314[5]),
        .Q(src_kernel_win_0_va_13_fu_318[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_318_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_0_va_12_fu_314[6]),
        .Q(src_kernel_win_0_va_13_fu_318[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_318_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_0_va_12_fu_314[7]),
        .Q(src_kernel_win_0_va_13_fu_318[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_330_reg[0] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_0_va_24_fu_2117_p3[0]),
        .Q(src_kernel_win_0_va_16_fu_330[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_330_reg[1] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_0_va_24_fu_2117_p3[1]),
        .Q(src_kernel_win_0_va_16_fu_330[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_330_reg[2] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_0_va_24_fu_2117_p3[2]),
        .Q(src_kernel_win_0_va_16_fu_330[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_330_reg[3] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_0_va_24_fu_2117_p3[3]),
        .Q(src_kernel_win_0_va_16_fu_330[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_330_reg[4] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_0_va_24_fu_2117_p3[4]),
        .Q(src_kernel_win_0_va_16_fu_330[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_330_reg[5] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_0_va_24_fu_2117_p3[5]),
        .Q(src_kernel_win_0_va_16_fu_330[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_330_reg[6] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_0_va_24_fu_2117_p3[6]),
        .Q(src_kernel_win_0_va_16_fu_330[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_330_reg[7] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_0_va_24_fu_2117_p3[7]),
        .Q(src_kernel_win_0_va_16_fu_330[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_334_reg[0] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_0_va_16_fu_330[0]),
        .Q(src_kernel_win_0_va_17_fu_334[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_334_reg[1] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_0_va_16_fu_330[1]),
        .Q(src_kernel_win_0_va_17_fu_334[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_334_reg[2] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_0_va_16_fu_330[2]),
        .Q(src_kernel_win_0_va_17_fu_334[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_334_reg[3] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_0_va_16_fu_330[3]),
        .Q(src_kernel_win_0_va_17_fu_334[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_334_reg[4] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_0_va_16_fu_330[4]),
        .Q(src_kernel_win_0_va_17_fu_334[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_334_reg[5] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_0_va_16_fu_330[5]),
        .Q(src_kernel_win_0_va_17_fu_334[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_334_reg[6] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_0_va_16_fu_330[6]),
        .Q(src_kernel_win_0_va_17_fu_334[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_334_reg[7] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_0_va_16_fu_330[7]),
        .Q(src_kernel_win_0_va_17_fu_334[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_20_reg_5615[0]),
        .Q(src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_20_reg_5615[1]),
        .Q(src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_20_reg_5615[2]),
        .Q(src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_20_reg_5615[3]),
        .Q(src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_20_reg_5615[4]),
        .Q(src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_20_reg_5615[5]),
        .Q(src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_20_reg_5615[6]),
        .Q(src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_20_reg_5615[7]),
        .Q(src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg[0]),
        .Q(src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg[1]),
        .Q(src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg[2]),
        .Q(src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg[3]),
        .Q(src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg[4]),
        .Q(src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg[5]),
        .Q(src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg[6]),
        .Q(src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg[7]),
        .Q(src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_5615_reg[0] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_0_va_20_fu_2029_p3[0]),
        .Q(src_kernel_win_0_va_20_reg_5615[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_5615_reg[1] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_0_va_20_fu_2029_p3[1]),
        .Q(src_kernel_win_0_va_20_reg_5615[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_5615_reg[2] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_0_va_20_fu_2029_p3[2]),
        .Q(src_kernel_win_0_va_20_reg_5615[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_5615_reg[3] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_0_va_20_fu_2029_p3[3]),
        .Q(src_kernel_win_0_va_20_reg_5615[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_5615_reg[4] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_0_va_20_fu_2029_p3[4]),
        .Q(src_kernel_win_0_va_20_reg_5615[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_5615_reg[5] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_0_va_20_fu_2029_p3[5]),
        .Q(src_kernel_win_0_va_20_reg_5615[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_5615_reg[6] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_0_va_20_fu_2029_p3[6]),
        .Q(src_kernel_win_0_va_20_reg_5615[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_5615_reg[7] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_0_va_20_fu_2029_p3[7]),
        .Q(src_kernel_win_0_va_20_reg_5615[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_21_reg_5621[0]),
        .Q(src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_21_reg_5621[1]),
        .Q(src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_21_reg_5621[2]),
        .Q(src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_21_reg_5621[3]),
        .Q(src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_21_reg_5621[4]),
        .Q(src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_21_reg_5621[5]),
        .Q(src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_21_reg_5621[6]),
        .Q(src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_21_reg_5621[7]),
        .Q(src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg[0]),
        .Q(src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg[1]),
        .Q(src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg[2]),
        .Q(src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg[3]),
        .Q(src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg[4]),
        .Q(src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg[5]),
        .Q(src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg[6]),
        .Q(src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg[7]),
        .Q(src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_5621_reg[0] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_0_va_21_fu_2051_p3[0]),
        .Q(src_kernel_win_0_va_21_reg_5621[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_5621_reg[1] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_0_va_21_fu_2051_p3[1]),
        .Q(src_kernel_win_0_va_21_reg_5621[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_5621_reg[2] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_0_va_21_fu_2051_p3[2]),
        .Q(src_kernel_win_0_va_21_reg_5621[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_5621_reg[3] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_0_va_21_fu_2051_p3[3]),
        .Q(src_kernel_win_0_va_21_reg_5621[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_5621_reg[4] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_0_va_21_fu_2051_p3[4]),
        .Q(src_kernel_win_0_va_21_reg_5621[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_5621_reg[5] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_0_va_21_fu_2051_p3[5]),
        .Q(src_kernel_win_0_va_21_reg_5621[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_5621_reg[6] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_0_va_21_fu_2051_p3[6]),
        .Q(src_kernel_win_0_va_21_reg_5621[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_5621_reg[7] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_0_va_21_fu_2051_p3[7]),
        .Q(src_kernel_win_0_va_21_reg_5621[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_22_reg_5627[0]),
        .Q(src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_22_reg_5627[1]),
        .Q(src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_22_reg_5627[2]),
        .Q(src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_22_reg_5627[3]),
        .Q(src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_22_reg_5627[4]),
        .Q(src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_22_reg_5627[5]),
        .Q(src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_22_reg_5627[6]),
        .Q(src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_0_va_22_reg_5627[7]),
        .Q(src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_5627_reg[0] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_0_va_22_fu_2073_p3[0]),
        .Q(src_kernel_win_0_va_22_reg_5627[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_5627_reg[1] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_0_va_22_fu_2073_p3[1]),
        .Q(src_kernel_win_0_va_22_reg_5627[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_5627_reg[2] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_0_va_22_fu_2073_p3[2]),
        .Q(src_kernel_win_0_va_22_reg_5627[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_5627_reg[3] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_0_va_22_fu_2073_p3[3]),
        .Q(src_kernel_win_0_va_22_reg_5627[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_5627_reg[4] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_0_va_22_fu_2073_p3[4]),
        .Q(src_kernel_win_0_va_22_reg_5627[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_5627_reg[5] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_0_va_22_fu_2073_p3[5]),
        .Q(src_kernel_win_0_va_22_reg_5627[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_5627_reg[6] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_0_va_22_fu_2073_p3[6]),
        .Q(src_kernel_win_0_va_22_reg_5627[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_5627_reg[7] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_0_va_22_fu_2073_p3[7]),
        .Q(src_kernel_win_0_va_22_reg_5627[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_5633_reg[0] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_0_va_23_fu_2095_p3[0]),
        .Q(src_kernel_win_0_va_23_reg_5633[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_5633_reg[1] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_0_va_23_fu_2095_p3[1]),
        .Q(src_kernel_win_0_va_23_reg_5633[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_5633_reg[2] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_0_va_23_fu_2095_p3[2]),
        .Q(src_kernel_win_0_va_23_reg_5633[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_5633_reg[3] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_0_va_23_fu_2095_p3[3]),
        .Q(src_kernel_win_0_va_23_reg_5633[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_5633_reg[4] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_0_va_23_fu_2095_p3[4]),
        .Q(src_kernel_win_0_va_23_reg_5633[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_5633_reg[5] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_0_va_23_fu_2095_p3[5]),
        .Q(src_kernel_win_0_va_23_reg_5633[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_5633_reg[6] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_0_va_23_fu_2095_p3[6]),
        .Q(src_kernel_win_0_va_23_reg_5633[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_5633_reg[7] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_0_va_23_fu_2095_p3[7]),
        .Q(src_kernel_win_0_va_23_reg_5633[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_0_va_2_fu_274_reg " *) 
  (* srl_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_0_va_2_fu_274_reg[0]_srl2 " *) 
  SRL16E \src_kernel_win_0_va_2_fu_274_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .CLK(ap_clk),
        .D(src_kernel_win_0_va_fu_266[0]),
        .Q(\src_kernel_win_0_va_2_fu_274_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_0_va_2_fu_274_reg " *) 
  (* srl_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_0_va_2_fu_274_reg[1]_srl2 " *) 
  SRL16E \src_kernel_win_0_va_2_fu_274_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .CLK(ap_clk),
        .D(src_kernel_win_0_va_fu_266[1]),
        .Q(\src_kernel_win_0_va_2_fu_274_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_0_va_2_fu_274_reg " *) 
  (* srl_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_0_va_2_fu_274_reg[2]_srl2 " *) 
  SRL16E \src_kernel_win_0_va_2_fu_274_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .CLK(ap_clk),
        .D(src_kernel_win_0_va_fu_266[2]),
        .Q(\src_kernel_win_0_va_2_fu_274_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_0_va_2_fu_274_reg " *) 
  (* srl_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_0_va_2_fu_274_reg[3]_srl2 " *) 
  SRL16E \src_kernel_win_0_va_2_fu_274_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .CLK(ap_clk),
        .D(src_kernel_win_0_va_fu_266[3]),
        .Q(\src_kernel_win_0_va_2_fu_274_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_0_va_2_fu_274_reg " *) 
  (* srl_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_0_va_2_fu_274_reg[4]_srl2 " *) 
  SRL16E \src_kernel_win_0_va_2_fu_274_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .CLK(ap_clk),
        .D(src_kernel_win_0_va_fu_266[4]),
        .Q(\src_kernel_win_0_va_2_fu_274_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_0_va_2_fu_274_reg " *) 
  (* srl_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_0_va_2_fu_274_reg[5]_srl2 " *) 
  SRL16E \src_kernel_win_0_va_2_fu_274_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .CLK(ap_clk),
        .D(src_kernel_win_0_va_fu_266[5]),
        .Q(\src_kernel_win_0_va_2_fu_274_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_0_va_2_fu_274_reg " *) 
  (* srl_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_0_va_2_fu_274_reg[6]_srl2 " *) 
  SRL16E \src_kernel_win_0_va_2_fu_274_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .CLK(ap_clk),
        .D(src_kernel_win_0_va_fu_266[6]),
        .Q(\src_kernel_win_0_va_2_fu_274_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_0_va_2_fu_274_reg " *) 
  (* srl_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_0_va_2_fu_274_reg[7]_srl2 " *) 
  SRL16E \src_kernel_win_0_va_2_fu_274_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .CLK(ap_clk),
        .D(src_kernel_win_0_va_fu_266[7]),
        .Q(\src_kernel_win_0_va_2_fu_274_reg[7]_srl2_n_0 ));
  FDRE \src_kernel_win_0_va_3_fu_278_reg[0]__0 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(\src_kernel_win_0_va_2_fu_274_reg[0]_srl2_n_0 ),
        .Q(src_kernel_win_0_va_3_fu_278[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_278_reg[1]__0 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(\src_kernel_win_0_va_2_fu_274_reg[1]_srl2_n_0 ),
        .Q(src_kernel_win_0_va_3_fu_278[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_278_reg[2]__0 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(\src_kernel_win_0_va_2_fu_274_reg[2]_srl2_n_0 ),
        .Q(src_kernel_win_0_va_3_fu_278[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_278_reg[3]__0 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(\src_kernel_win_0_va_2_fu_274_reg[3]_srl2_n_0 ),
        .Q(src_kernel_win_0_va_3_fu_278[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_278_reg[4]__0 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(\src_kernel_win_0_va_2_fu_274_reg[4]_srl2_n_0 ),
        .Q(src_kernel_win_0_va_3_fu_278[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_278_reg[5]__0 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(\src_kernel_win_0_va_2_fu_274_reg[5]_srl2_n_0 ),
        .Q(src_kernel_win_0_va_3_fu_278[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_278_reg[6]__0 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(\src_kernel_win_0_va_2_fu_274_reg[6]_srl2_n_0 ),
        .Q(src_kernel_win_0_va_3_fu_278[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_278_reg[7]__0 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(\src_kernel_win_0_va_2_fu_274_reg[7]_srl2_n_0 ),
        .Q(src_kernel_win_0_va_3_fu_278[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_282_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg[0]),
        .Q(src_kernel_win_0_va_4_fu_282[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_282_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg[1]),
        .Q(src_kernel_win_0_va_4_fu_282[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_282_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg[2]),
        .Q(src_kernel_win_0_va_4_fu_282[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_282_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg[3]),
        .Q(src_kernel_win_0_va_4_fu_282[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_282_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg[4]),
        .Q(src_kernel_win_0_va_4_fu_282[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_282_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg[5]),
        .Q(src_kernel_win_0_va_4_fu_282[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_282_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg[6]),
        .Q(src_kernel_win_0_va_4_fu_282[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_282_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg[7]),
        .Q(src_kernel_win_0_va_4_fu_282[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_286_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_0_va_4_fu_282[0]),
        .Q(src_kernel_win_0_va_5_fu_286[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_286_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_0_va_4_fu_282[1]),
        .Q(src_kernel_win_0_va_5_fu_286[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_286_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_0_va_4_fu_282[2]),
        .Q(src_kernel_win_0_va_5_fu_286[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_286_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_0_va_4_fu_282[3]),
        .Q(src_kernel_win_0_va_5_fu_286[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_286_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_0_va_4_fu_282[4]),
        .Q(src_kernel_win_0_va_5_fu_286[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_286_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_0_va_4_fu_282[5]),
        .Q(src_kernel_win_0_va_5_fu_286[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_286_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_0_va_4_fu_282[6]),
        .Q(src_kernel_win_0_va_5_fu_286[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_286_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_0_va_4_fu_282[7]),
        .Q(src_kernel_win_0_va_5_fu_286[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_298_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg[0]),
        .Q(src_kernel_win_0_va_8_fu_298[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_298_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg[1]),
        .Q(src_kernel_win_0_va_8_fu_298[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_298_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg[2]),
        .Q(src_kernel_win_0_va_8_fu_298[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_298_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg[3]),
        .Q(src_kernel_win_0_va_8_fu_298[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_298_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg[4]),
        .Q(src_kernel_win_0_va_8_fu_298[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_298_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg[5]),
        .Q(src_kernel_win_0_va_8_fu_298[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_298_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg[6]),
        .Q(src_kernel_win_0_va_8_fu_298[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_298_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg[7]),
        .Q(src_kernel_win_0_va_8_fu_298[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_302_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_0_va_8_fu_298[0]),
        .Q(src_kernel_win_0_va_9_fu_302[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_302_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_0_va_8_fu_298[1]),
        .Q(src_kernel_win_0_va_9_fu_302[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_302_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_0_va_8_fu_298[2]),
        .Q(src_kernel_win_0_va_9_fu_302[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_302_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_0_va_8_fu_298[3]),
        .Q(src_kernel_win_0_va_9_fu_302[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_302_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_0_va_8_fu_298[4]),
        .Q(src_kernel_win_0_va_9_fu_302[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_302_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_0_va_8_fu_298[5]),
        .Q(src_kernel_win_0_va_9_fu_302[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_302_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_0_va_8_fu_298[6]),
        .Q(src_kernel_win_0_va_9_fu_302[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_302_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_0_va_8_fu_298[7]),
        .Q(src_kernel_win_0_va_9_fu_302[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_266_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg[0]),
        .Q(src_kernel_win_0_va_fu_266[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_266_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg[1]),
        .Q(src_kernel_win_0_va_fu_266[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_266_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg[2]),
        .Q(src_kernel_win_0_va_fu_266[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_266_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg[3]),
        .Q(src_kernel_win_0_va_fu_266[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_266_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg[4]),
        .Q(src_kernel_win_0_va_fu_266[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_266_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg[5]),
        .Q(src_kernel_win_0_va_fu_266[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_266_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg[6]),
        .Q(src_kernel_win_0_va_fu_266[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_266_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg[7]),
        .Q(src_kernel_win_0_va_fu_266[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_12_fu_394_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_1_va_23_reg_5677[0]),
        .Q(src_kernel_win_1_va_12_fu_394[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_12_fu_394_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_1_va_23_reg_5677[1]),
        .Q(src_kernel_win_1_va_12_fu_394[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_12_fu_394_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_1_va_23_reg_5677[2]),
        .Q(src_kernel_win_1_va_12_fu_394[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_12_fu_394_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_1_va_23_reg_5677[3]),
        .Q(src_kernel_win_1_va_12_fu_394[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_12_fu_394_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_1_va_23_reg_5677[4]),
        .Q(src_kernel_win_1_va_12_fu_394[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_12_fu_394_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_1_va_23_reg_5677[5]),
        .Q(src_kernel_win_1_va_12_fu_394[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_12_fu_394_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_1_va_23_reg_5677[6]),
        .Q(src_kernel_win_1_va_12_fu_394[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_12_fu_394_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_1_va_23_reg_5677[7]),
        .Q(src_kernel_win_1_va_12_fu_394[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_13_fu_398_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_1_va_12_fu_394[0]),
        .Q(src_kernel_win_1_va_13_fu_398[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_13_fu_398_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_1_va_12_fu_394[1]),
        .Q(src_kernel_win_1_va_13_fu_398[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_13_fu_398_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_1_va_12_fu_394[2]),
        .Q(src_kernel_win_1_va_13_fu_398[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_13_fu_398_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_1_va_12_fu_394[3]),
        .Q(src_kernel_win_1_va_13_fu_398[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_13_fu_398_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_1_va_12_fu_394[4]),
        .Q(src_kernel_win_1_va_13_fu_398[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_13_fu_398_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_1_va_12_fu_394[5]),
        .Q(src_kernel_win_1_va_13_fu_398[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_13_fu_398_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_1_va_12_fu_394[6]),
        .Q(src_kernel_win_1_va_13_fu_398[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_13_fu_398_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_1_va_12_fu_394[7]),
        .Q(src_kernel_win_1_va_13_fu_398[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_16_fu_410_reg[0] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_1_va_24_fu_2501_p3[0]),
        .Q(src_kernel_win_1_va_16_fu_410[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_16_fu_410_reg[1] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_1_va_24_fu_2501_p3[1]),
        .Q(src_kernel_win_1_va_16_fu_410[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_16_fu_410_reg[2] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_1_va_24_fu_2501_p3[2]),
        .Q(src_kernel_win_1_va_16_fu_410[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_16_fu_410_reg[3] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_1_va_24_fu_2501_p3[3]),
        .Q(src_kernel_win_1_va_16_fu_410[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_16_fu_410_reg[4] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_1_va_24_fu_2501_p3[4]),
        .Q(src_kernel_win_1_va_16_fu_410[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_16_fu_410_reg[5] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_1_va_24_fu_2501_p3[5]),
        .Q(src_kernel_win_1_va_16_fu_410[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_16_fu_410_reg[6] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_1_va_24_fu_2501_p3[6]),
        .Q(src_kernel_win_1_va_16_fu_410[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_16_fu_410_reg[7] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_1_va_24_fu_2501_p3[7]),
        .Q(src_kernel_win_1_va_16_fu_410[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_17_fu_414_reg[0] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_1_va_16_fu_410[0]),
        .Q(src_kernel_win_1_va_17_fu_414[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_17_fu_414_reg[1] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_1_va_16_fu_410[1]),
        .Q(src_kernel_win_1_va_17_fu_414[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_17_fu_414_reg[2] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_1_va_16_fu_410[2]),
        .Q(src_kernel_win_1_va_17_fu_414[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_17_fu_414_reg[3] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_1_va_16_fu_410[3]),
        .Q(src_kernel_win_1_va_17_fu_414[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_17_fu_414_reg[4] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_1_va_16_fu_410[4]),
        .Q(src_kernel_win_1_va_17_fu_414[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_17_fu_414_reg[5] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_1_va_16_fu_410[5]),
        .Q(src_kernel_win_1_va_17_fu_414[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_17_fu_414_reg[6] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_1_va_16_fu_410[6]),
        .Q(src_kernel_win_1_va_17_fu_414[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_17_fu_414_reg[7] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_1_va_16_fu_410[7]),
        .Q(src_kernel_win_1_va_17_fu_414[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_20_reg_5659[0]),
        .Q(src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_20_reg_5659[1]),
        .Q(src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_20_reg_5659[2]),
        .Q(src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_20_reg_5659[3]),
        .Q(src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_20_reg_5659[4]),
        .Q(src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_20_reg_5659[5]),
        .Q(src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_20_reg_5659[6]),
        .Q(src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_20_reg_5659[7]),
        .Q(src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg[0]),
        .Q(src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg[1]),
        .Q(src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg[2]),
        .Q(src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg[3]),
        .Q(src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg[4]),
        .Q(src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg[5]),
        .Q(src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg[6]),
        .Q(src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg[7]),
        .Q(src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_20_reg_5659_reg[0] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_1_va_20_fu_2413_p3[0]),
        .Q(src_kernel_win_1_va_20_reg_5659[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_20_reg_5659_reg[1] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_1_va_20_fu_2413_p3[1]),
        .Q(src_kernel_win_1_va_20_reg_5659[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_20_reg_5659_reg[2] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_1_va_20_fu_2413_p3[2]),
        .Q(src_kernel_win_1_va_20_reg_5659[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_20_reg_5659_reg[3] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_1_va_20_fu_2413_p3[3]),
        .Q(src_kernel_win_1_va_20_reg_5659[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_20_reg_5659_reg[4] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_1_va_20_fu_2413_p3[4]),
        .Q(src_kernel_win_1_va_20_reg_5659[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_20_reg_5659_reg[5] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_1_va_20_fu_2413_p3[5]),
        .Q(src_kernel_win_1_va_20_reg_5659[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_20_reg_5659_reg[6] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_1_va_20_fu_2413_p3[6]),
        .Q(src_kernel_win_1_va_20_reg_5659[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_20_reg_5659_reg[7] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_1_va_20_fu_2413_p3[7]),
        .Q(src_kernel_win_1_va_20_reg_5659[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_21_reg_5665[0]),
        .Q(src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_21_reg_5665[1]),
        .Q(src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_21_reg_5665[2]),
        .Q(src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_21_reg_5665[3]),
        .Q(src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_21_reg_5665[4]),
        .Q(src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_21_reg_5665[5]),
        .Q(src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_21_reg_5665[6]),
        .Q(src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_21_reg_5665[7]),
        .Q(src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg[0]),
        .Q(src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg[1]),
        .Q(src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg[2]),
        .Q(src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg[3]),
        .Q(src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg[4]),
        .Q(src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg[5]),
        .Q(src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg[6]),
        .Q(src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg[7]),
        .Q(src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_21_reg_5665_reg[0] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_1_va_21_fu_2435_p3[0]),
        .Q(src_kernel_win_1_va_21_reg_5665[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_21_reg_5665_reg[1] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_1_va_21_fu_2435_p3[1]),
        .Q(src_kernel_win_1_va_21_reg_5665[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_21_reg_5665_reg[2] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_1_va_21_fu_2435_p3[2]),
        .Q(src_kernel_win_1_va_21_reg_5665[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_21_reg_5665_reg[3] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_1_va_21_fu_2435_p3[3]),
        .Q(src_kernel_win_1_va_21_reg_5665[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_21_reg_5665_reg[4] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_1_va_21_fu_2435_p3[4]),
        .Q(src_kernel_win_1_va_21_reg_5665[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_21_reg_5665_reg[5] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_1_va_21_fu_2435_p3[5]),
        .Q(src_kernel_win_1_va_21_reg_5665[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_21_reg_5665_reg[6] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_1_va_21_fu_2435_p3[6]),
        .Q(src_kernel_win_1_va_21_reg_5665[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_21_reg_5665_reg[7] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_1_va_21_fu_2435_p3[7]),
        .Q(src_kernel_win_1_va_21_reg_5665[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_22_reg_5671[0]),
        .Q(src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_22_reg_5671[1]),
        .Q(src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_22_reg_5671[2]),
        .Q(src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_22_reg_5671[3]),
        .Q(src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_22_reg_5671[4]),
        .Q(src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_22_reg_5671[5]),
        .Q(src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_22_reg_5671[6]),
        .Q(src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_1_va_22_reg_5671[7]),
        .Q(src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_22_reg_5671_reg[0] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_1_va_22_fu_2457_p3[0]),
        .Q(src_kernel_win_1_va_22_reg_5671[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_22_reg_5671_reg[1] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_1_va_22_fu_2457_p3[1]),
        .Q(src_kernel_win_1_va_22_reg_5671[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_22_reg_5671_reg[2] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_1_va_22_fu_2457_p3[2]),
        .Q(src_kernel_win_1_va_22_reg_5671[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_22_reg_5671_reg[3] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_1_va_22_fu_2457_p3[3]),
        .Q(src_kernel_win_1_va_22_reg_5671[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_22_reg_5671_reg[4] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_1_va_22_fu_2457_p3[4]),
        .Q(src_kernel_win_1_va_22_reg_5671[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_22_reg_5671_reg[5] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_1_va_22_fu_2457_p3[5]),
        .Q(src_kernel_win_1_va_22_reg_5671[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_22_reg_5671_reg[6] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_1_va_22_fu_2457_p3[6]),
        .Q(src_kernel_win_1_va_22_reg_5671[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_22_reg_5671_reg[7] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_1_va_22_fu_2457_p3[7]),
        .Q(src_kernel_win_1_va_22_reg_5671[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_23_reg_5677_reg[0] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_1_va_23_fu_2479_p3[0]),
        .Q(src_kernel_win_1_va_23_reg_5677[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_23_reg_5677_reg[1] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_1_va_23_fu_2479_p3[1]),
        .Q(src_kernel_win_1_va_23_reg_5677[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_23_reg_5677_reg[2] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_1_va_23_fu_2479_p3[2]),
        .Q(src_kernel_win_1_va_23_reg_5677[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_23_reg_5677_reg[3] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_1_va_23_fu_2479_p3[3]),
        .Q(src_kernel_win_1_va_23_reg_5677[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_23_reg_5677_reg[4] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_1_va_23_fu_2479_p3[4]),
        .Q(src_kernel_win_1_va_23_reg_5677[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_23_reg_5677_reg[5] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_1_va_23_fu_2479_p3[5]),
        .Q(src_kernel_win_1_va_23_reg_5677[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_23_reg_5677_reg[6] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_1_va_23_fu_2479_p3[6]),
        .Q(src_kernel_win_1_va_23_reg_5677[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_23_reg_5677_reg[7] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_1_va_23_fu_2479_p3[7]),
        .Q(src_kernel_win_1_va_23_reg_5677[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_1_va_2_fu_354_reg " *) 
  (* srl_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_1_va_2_fu_354_reg[0]_srl2 " *) 
  SRL16E \src_kernel_win_1_va_2_fu_354_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .CLK(ap_clk),
        .D(src_kernel_win_1_va_fu_346[0]),
        .Q(\src_kernel_win_1_va_2_fu_354_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_1_va_2_fu_354_reg " *) 
  (* srl_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_1_va_2_fu_354_reg[1]_srl2 " *) 
  SRL16E \src_kernel_win_1_va_2_fu_354_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .CLK(ap_clk),
        .D(src_kernel_win_1_va_fu_346[1]),
        .Q(\src_kernel_win_1_va_2_fu_354_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_1_va_2_fu_354_reg " *) 
  (* srl_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_1_va_2_fu_354_reg[2]_srl2 " *) 
  SRL16E \src_kernel_win_1_va_2_fu_354_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .CLK(ap_clk),
        .D(src_kernel_win_1_va_fu_346[2]),
        .Q(\src_kernel_win_1_va_2_fu_354_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_1_va_2_fu_354_reg " *) 
  (* srl_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_1_va_2_fu_354_reg[3]_srl2 " *) 
  SRL16E \src_kernel_win_1_va_2_fu_354_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .CLK(ap_clk),
        .D(src_kernel_win_1_va_fu_346[3]),
        .Q(\src_kernel_win_1_va_2_fu_354_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_1_va_2_fu_354_reg " *) 
  (* srl_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_1_va_2_fu_354_reg[4]_srl2 " *) 
  SRL16E \src_kernel_win_1_va_2_fu_354_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .CLK(ap_clk),
        .D(src_kernel_win_1_va_fu_346[4]),
        .Q(\src_kernel_win_1_va_2_fu_354_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_1_va_2_fu_354_reg " *) 
  (* srl_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_1_va_2_fu_354_reg[5]_srl2 " *) 
  SRL16E \src_kernel_win_1_va_2_fu_354_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .CLK(ap_clk),
        .D(src_kernel_win_1_va_fu_346[5]),
        .Q(\src_kernel_win_1_va_2_fu_354_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_1_va_2_fu_354_reg " *) 
  (* srl_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_1_va_2_fu_354_reg[6]_srl2 " *) 
  SRL16E \src_kernel_win_1_va_2_fu_354_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .CLK(ap_clk),
        .D(src_kernel_win_1_va_fu_346[6]),
        .Q(\src_kernel_win_1_va_2_fu_354_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_1_va_2_fu_354_reg " *) 
  (* srl_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_1_va_2_fu_354_reg[7]_srl2 " *) 
  SRL16E \src_kernel_win_1_va_2_fu_354_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .CLK(ap_clk),
        .D(src_kernel_win_1_va_fu_346[7]),
        .Q(\src_kernel_win_1_va_2_fu_354_reg[7]_srl2_n_0 ));
  FDRE \src_kernel_win_1_va_3_fu_358_reg[0]__0 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(\src_kernel_win_1_va_2_fu_354_reg[0]_srl2_n_0 ),
        .Q(src_kernel_win_1_va_3_fu_358[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_3_fu_358_reg[1]__0 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(\src_kernel_win_1_va_2_fu_354_reg[1]_srl2_n_0 ),
        .Q(src_kernel_win_1_va_3_fu_358[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_3_fu_358_reg[2]__0 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(\src_kernel_win_1_va_2_fu_354_reg[2]_srl2_n_0 ),
        .Q(src_kernel_win_1_va_3_fu_358[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_3_fu_358_reg[3]__0 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(\src_kernel_win_1_va_2_fu_354_reg[3]_srl2_n_0 ),
        .Q(src_kernel_win_1_va_3_fu_358[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_3_fu_358_reg[4]__0 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(\src_kernel_win_1_va_2_fu_354_reg[4]_srl2_n_0 ),
        .Q(src_kernel_win_1_va_3_fu_358[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_3_fu_358_reg[5]__0 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(\src_kernel_win_1_va_2_fu_354_reg[5]_srl2_n_0 ),
        .Q(src_kernel_win_1_va_3_fu_358[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_3_fu_358_reg[6]__0 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(\src_kernel_win_1_va_2_fu_354_reg[6]_srl2_n_0 ),
        .Q(src_kernel_win_1_va_3_fu_358[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_3_fu_358_reg[7]__0 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(\src_kernel_win_1_va_2_fu_354_reg[7]_srl2_n_0 ),
        .Q(src_kernel_win_1_va_3_fu_358[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_4_fu_362_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg[0]),
        .Q(src_kernel_win_1_va_4_fu_362[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_4_fu_362_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg[1]),
        .Q(src_kernel_win_1_va_4_fu_362[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_4_fu_362_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg[2]),
        .Q(src_kernel_win_1_va_4_fu_362[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_4_fu_362_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg[3]),
        .Q(src_kernel_win_1_va_4_fu_362[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_4_fu_362_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg[4]),
        .Q(src_kernel_win_1_va_4_fu_362[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_4_fu_362_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg[5]),
        .Q(src_kernel_win_1_va_4_fu_362[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_4_fu_362_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg[6]),
        .Q(src_kernel_win_1_va_4_fu_362[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_4_fu_362_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg[7]),
        .Q(src_kernel_win_1_va_4_fu_362[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_5_fu_366_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_1_va_4_fu_362[0]),
        .Q(src_kernel_win_1_va_5_fu_366[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_5_fu_366_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_1_va_4_fu_362[1]),
        .Q(src_kernel_win_1_va_5_fu_366[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_5_fu_366_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_1_va_4_fu_362[2]),
        .Q(src_kernel_win_1_va_5_fu_366[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_5_fu_366_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_1_va_4_fu_362[3]),
        .Q(src_kernel_win_1_va_5_fu_366[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_5_fu_366_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_1_va_4_fu_362[4]),
        .Q(src_kernel_win_1_va_5_fu_366[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_5_fu_366_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_1_va_4_fu_362[5]),
        .Q(src_kernel_win_1_va_5_fu_366[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_5_fu_366_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_1_va_4_fu_362[6]),
        .Q(src_kernel_win_1_va_5_fu_366[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_5_fu_366_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_1_va_4_fu_362[7]),
        .Q(src_kernel_win_1_va_5_fu_366[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_8_fu_378_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg[0]),
        .Q(src_kernel_win_1_va_8_fu_378[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_8_fu_378_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg[1]),
        .Q(src_kernel_win_1_va_8_fu_378[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_8_fu_378_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg[2]),
        .Q(src_kernel_win_1_va_8_fu_378[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_8_fu_378_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg[3]),
        .Q(src_kernel_win_1_va_8_fu_378[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_8_fu_378_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg[4]),
        .Q(src_kernel_win_1_va_8_fu_378[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_8_fu_378_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg[5]),
        .Q(src_kernel_win_1_va_8_fu_378[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_8_fu_378_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg[6]),
        .Q(src_kernel_win_1_va_8_fu_378[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_8_fu_378_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg[7]),
        .Q(src_kernel_win_1_va_8_fu_378[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_9_fu_382_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_1_va_8_fu_378[0]),
        .Q(src_kernel_win_1_va_9_fu_382[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_9_fu_382_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_1_va_8_fu_378[1]),
        .Q(src_kernel_win_1_va_9_fu_382[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_9_fu_382_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_1_va_8_fu_378[2]),
        .Q(src_kernel_win_1_va_9_fu_382[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_9_fu_382_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_1_va_8_fu_378[3]),
        .Q(src_kernel_win_1_va_9_fu_382[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_9_fu_382_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_1_va_8_fu_378[4]),
        .Q(src_kernel_win_1_va_9_fu_382[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_9_fu_382_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_1_va_8_fu_378[5]),
        .Q(src_kernel_win_1_va_9_fu_382[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_9_fu_382_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_1_va_8_fu_378[6]),
        .Q(src_kernel_win_1_va_9_fu_382[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_9_fu_382_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_1_va_8_fu_378[7]),
        .Q(src_kernel_win_1_va_9_fu_382[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_346_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg[0]),
        .Q(src_kernel_win_1_va_fu_346[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_346_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg[1]),
        .Q(src_kernel_win_1_va_fu_346[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_346_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg[2]),
        .Q(src_kernel_win_1_va_fu_346[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_346_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg[3]),
        .Q(src_kernel_win_1_va_fu_346[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_346_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg[4]),
        .Q(src_kernel_win_1_va_fu_346[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_346_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg[5]),
        .Q(src_kernel_win_1_va_fu_346[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_346_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg[6]),
        .Q(src_kernel_win_1_va_fu_346[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_346_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg[7]),
        .Q(src_kernel_win_1_va_fu_346[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_12_fu_474_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_2_va_38_reg_5721[0]),
        .Q(src_kernel_win_2_va_12_fu_474[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_12_fu_474_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_2_va_38_reg_5721[1]),
        .Q(src_kernel_win_2_va_12_fu_474[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_12_fu_474_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_2_va_38_reg_5721[2]),
        .Q(src_kernel_win_2_va_12_fu_474[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_12_fu_474_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_2_va_38_reg_5721[3]),
        .Q(src_kernel_win_2_va_12_fu_474[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_12_fu_474_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_2_va_38_reg_5721[4]),
        .Q(src_kernel_win_2_va_12_fu_474[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_12_fu_474_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_2_va_38_reg_5721[5]),
        .Q(src_kernel_win_2_va_12_fu_474[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_12_fu_474_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_2_va_38_reg_5721[6]),
        .Q(src_kernel_win_2_va_12_fu_474[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_12_fu_474_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_2_va_38_reg_5721[7]),
        .Q(src_kernel_win_2_va_12_fu_474[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_13_fu_478_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_2_va_12_fu_474[0]),
        .Q(src_kernel_win_2_va_13_fu_478[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_13_fu_478_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_2_va_12_fu_474[1]),
        .Q(src_kernel_win_2_va_13_fu_478[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_13_fu_478_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_2_va_12_fu_474[2]),
        .Q(src_kernel_win_2_va_13_fu_478[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_13_fu_478_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_2_va_12_fu_474[3]),
        .Q(src_kernel_win_2_va_13_fu_478[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_13_fu_478_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_2_va_12_fu_474[4]),
        .Q(src_kernel_win_2_va_13_fu_478[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_13_fu_478_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_2_va_12_fu_474[5]),
        .Q(src_kernel_win_2_va_13_fu_478[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_13_fu_478_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_2_va_12_fu_474[6]),
        .Q(src_kernel_win_2_va_13_fu_478[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_13_fu_478_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_3140),
        .D(src_kernel_win_2_va_12_fu_474[7]),
        .Q(src_kernel_win_2_va_13_fu_478[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_16_fu_490_reg[0] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_2_va_39_fu_2837_p3[0]),
        .Q(src_kernel_win_2_va_16_fu_490[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_16_fu_490_reg[1] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_2_va_39_fu_2837_p3[1]),
        .Q(src_kernel_win_2_va_16_fu_490[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_16_fu_490_reg[2] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_2_va_39_fu_2837_p3[2]),
        .Q(src_kernel_win_2_va_16_fu_490[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_16_fu_490_reg[3] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_2_va_39_fu_2837_p3[3]),
        .Q(src_kernel_win_2_va_16_fu_490[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_16_fu_490_reg[4] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_2_va_39_fu_2837_p3[4]),
        .Q(src_kernel_win_2_va_16_fu_490[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_16_fu_490_reg[5] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_2_va_39_fu_2837_p3[5]),
        .Q(src_kernel_win_2_va_16_fu_490[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_16_fu_490_reg[6] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_2_va_39_fu_2837_p3[6]),
        .Q(src_kernel_win_2_va_16_fu_490[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_16_fu_490_reg[7] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_2_va_39_fu_2837_p3[7]),
        .Q(src_kernel_win_2_va_16_fu_490[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_17_fu_494_reg[0] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_2_va_16_fu_490[0]),
        .Q(src_kernel_win_2_va_17_fu_494[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_17_fu_494_reg[1] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_2_va_16_fu_490[1]),
        .Q(src_kernel_win_2_va_17_fu_494[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_17_fu_494_reg[2] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_2_va_16_fu_490[2]),
        .Q(src_kernel_win_2_va_17_fu_494[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_17_fu_494_reg[3] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_2_va_16_fu_490[3]),
        .Q(src_kernel_win_2_va_17_fu_494[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_17_fu_494_reg[4] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_2_va_16_fu_490[4]),
        .Q(src_kernel_win_2_va_17_fu_494[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_17_fu_494_reg[5] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_2_va_16_fu_490[5]),
        .Q(src_kernel_win_2_va_17_fu_494[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_17_fu_494_reg[6] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_2_va_16_fu_490[6]),
        .Q(src_kernel_win_2_va_17_fu_494[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_17_fu_494_reg[7] 
       (.C(ap_clk),
        .CE(gaussian_mac_mularcU_U51_n_48),
        .D(src_kernel_win_2_va_16_fu_490[7]),
        .Q(src_kernel_win_2_va_17_fu_494[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_2_va_2_fu_434_reg " *) 
  (* srl_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_2_va_2_fu_434_reg[0]_srl2 " *) 
  SRL16E \src_kernel_win_2_va_2_fu_434_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .CLK(ap_clk),
        .D(src_kernel_win_2_va_fu_426[0]),
        .Q(\src_kernel_win_2_va_2_fu_434_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_2_va_2_fu_434_reg " *) 
  (* srl_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_2_va_2_fu_434_reg[1]_srl2 " *) 
  SRL16E \src_kernel_win_2_va_2_fu_434_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .CLK(ap_clk),
        .D(src_kernel_win_2_va_fu_426[1]),
        .Q(\src_kernel_win_2_va_2_fu_434_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_2_va_2_fu_434_reg " *) 
  (* srl_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_2_va_2_fu_434_reg[2]_srl2 " *) 
  SRL16E \src_kernel_win_2_va_2_fu_434_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .CLK(ap_clk),
        .D(src_kernel_win_2_va_fu_426[2]),
        .Q(\src_kernel_win_2_va_2_fu_434_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_2_va_2_fu_434_reg " *) 
  (* srl_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_2_va_2_fu_434_reg[3]_srl2 " *) 
  SRL16E \src_kernel_win_2_va_2_fu_434_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .CLK(ap_clk),
        .D(src_kernel_win_2_va_fu_426[3]),
        .Q(\src_kernel_win_2_va_2_fu_434_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_2_va_2_fu_434_reg " *) 
  (* srl_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_2_va_2_fu_434_reg[4]_srl2 " *) 
  SRL16E \src_kernel_win_2_va_2_fu_434_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .CLK(ap_clk),
        .D(src_kernel_win_2_va_fu_426[4]),
        .Q(\src_kernel_win_2_va_2_fu_434_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_2_va_2_fu_434_reg " *) 
  (* srl_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_2_va_2_fu_434_reg[5]_srl2 " *) 
  SRL16E \src_kernel_win_2_va_2_fu_434_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .CLK(ap_clk),
        .D(src_kernel_win_2_va_fu_426[5]),
        .Q(\src_kernel_win_2_va_2_fu_434_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_2_va_2_fu_434_reg " *) 
  (* srl_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_2_va_2_fu_434_reg[6]_srl2 " *) 
  SRL16E \src_kernel_win_2_va_2_fu_434_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .CLK(ap_clk),
        .D(src_kernel_win_2_va_fu_426[6]),
        .Q(\src_kernel_win_2_va_2_fu_434_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_2_va_2_fu_434_reg " *) 
  (* srl_name = "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_2_va_2_fu_434_reg[7]_srl2 " *) 
  SRL16E \src_kernel_win_2_va_2_fu_434_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .CLK(ap_clk),
        .D(src_kernel_win_2_va_fu_426[7]),
        .Q(\src_kernel_win_2_va_2_fu_434_reg[7]_srl2_n_0 ));
  FDRE \src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_35_reg_5703[0]),
        .Q(src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_35_reg_5703[1]),
        .Q(src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_35_reg_5703[2]),
        .Q(src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_35_reg_5703[3]),
        .Q(src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_35_reg_5703[4]),
        .Q(src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_35_reg_5703[5]),
        .Q(src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_35_reg_5703[6]),
        .Q(src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_35_reg_5703[7]),
        .Q(src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg[0]),
        .Q(src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg[1]),
        .Q(src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg[2]),
        .Q(src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg[3]),
        .Q(src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg[4]),
        .Q(src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg[5]),
        .Q(src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg[6]),
        .Q(src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg[7]),
        .Q(src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_35_reg_5703_reg[0] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_2_va_35_fu_2749_p3[0]),
        .Q(src_kernel_win_2_va_35_reg_5703[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_35_reg_5703_reg[1] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_2_va_35_fu_2749_p3[1]),
        .Q(src_kernel_win_2_va_35_reg_5703[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_35_reg_5703_reg[2] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_2_va_35_fu_2749_p3[2]),
        .Q(src_kernel_win_2_va_35_reg_5703[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_35_reg_5703_reg[3] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_2_va_35_fu_2749_p3[3]),
        .Q(src_kernel_win_2_va_35_reg_5703[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_35_reg_5703_reg[4] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_2_va_35_fu_2749_p3[4]),
        .Q(src_kernel_win_2_va_35_reg_5703[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_35_reg_5703_reg[5] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_2_va_35_fu_2749_p3[5]),
        .Q(src_kernel_win_2_va_35_reg_5703[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_35_reg_5703_reg[6] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_2_va_35_fu_2749_p3[6]),
        .Q(src_kernel_win_2_va_35_reg_5703[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_35_reg_5703_reg[7] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_2_va_35_fu_2749_p3[7]),
        .Q(src_kernel_win_2_va_35_reg_5703[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_36_reg_5709[0]),
        .Q(src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_36_reg_5709[1]),
        .Q(src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_36_reg_5709[2]),
        .Q(src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_36_reg_5709[3]),
        .Q(src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_36_reg_5709[4]),
        .Q(src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_36_reg_5709[5]),
        .Q(src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_36_reg_5709[6]),
        .Q(src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_36_reg_5709[7]),
        .Q(src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg[0]),
        .Q(src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg[1]),
        .Q(src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg[2]),
        .Q(src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg[3]),
        .Q(src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg[4]),
        .Q(src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg[5]),
        .Q(src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg[6]),
        .Q(src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg[7]),
        .Q(src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_36_reg_5709_reg[0] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_2_va_36_fu_2771_p3[0]),
        .Q(src_kernel_win_2_va_36_reg_5709[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_36_reg_5709_reg[1] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_2_va_36_fu_2771_p3[1]),
        .Q(src_kernel_win_2_va_36_reg_5709[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_36_reg_5709_reg[2] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_2_va_36_fu_2771_p3[2]),
        .Q(src_kernel_win_2_va_36_reg_5709[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_36_reg_5709_reg[3] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_2_va_36_fu_2771_p3[3]),
        .Q(src_kernel_win_2_va_36_reg_5709[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_36_reg_5709_reg[4] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_2_va_36_fu_2771_p3[4]),
        .Q(src_kernel_win_2_va_36_reg_5709[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_36_reg_5709_reg[5] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_2_va_36_fu_2771_p3[5]),
        .Q(src_kernel_win_2_va_36_reg_5709[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_36_reg_5709_reg[6] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_2_va_36_fu_2771_p3[6]),
        .Q(src_kernel_win_2_va_36_reg_5709[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_36_reg_5709_reg[7] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_2_va_36_fu_2771_p3[7]),
        .Q(src_kernel_win_2_va_36_reg_5709[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_37_reg_5715[0]),
        .Q(src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_37_reg_5715[1]),
        .Q(src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_37_reg_5715[2]),
        .Q(src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_37_reg_5715[3]),
        .Q(src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_37_reg_5715[4]),
        .Q(src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_37_reg_5715[5]),
        .Q(src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_37_reg_5715[6]),
        .Q(src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(src_kernel_win_2_va_37_reg_5715[7]),
        .Q(src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_37_reg_5715_reg[0] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_2_va_37_fu_2793_p3[0]),
        .Q(src_kernel_win_2_va_37_reg_5715[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_37_reg_5715_reg[1] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_2_va_37_fu_2793_p3[1]),
        .Q(src_kernel_win_2_va_37_reg_5715[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_37_reg_5715_reg[2] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_2_va_37_fu_2793_p3[2]),
        .Q(src_kernel_win_2_va_37_reg_5715[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_37_reg_5715_reg[3] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_2_va_37_fu_2793_p3[3]),
        .Q(src_kernel_win_2_va_37_reg_5715[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_37_reg_5715_reg[4] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_2_va_37_fu_2793_p3[4]),
        .Q(src_kernel_win_2_va_37_reg_5715[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_37_reg_5715_reg[5] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_2_va_37_fu_2793_p3[5]),
        .Q(src_kernel_win_2_va_37_reg_5715[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_37_reg_5715_reg[6] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_2_va_37_fu_2793_p3[6]),
        .Q(src_kernel_win_2_va_37_reg_5715[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_37_reg_5715_reg[7] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_2_va_37_fu_2793_p3[7]),
        .Q(src_kernel_win_2_va_37_reg_5715[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_38_reg_5721_reg[0] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_2_va_38_fu_2815_p3[0]),
        .Q(src_kernel_win_2_va_38_reg_5721[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_38_reg_5721_reg[1] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_2_va_38_fu_2815_p3[1]),
        .Q(src_kernel_win_2_va_38_reg_5721[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_38_reg_5721_reg[2] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_2_va_38_fu_2815_p3[2]),
        .Q(src_kernel_win_2_va_38_reg_5721[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_38_reg_5721_reg[3] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_2_va_38_fu_2815_p3[3]),
        .Q(src_kernel_win_2_va_38_reg_5721[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_38_reg_5721_reg[4] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_2_va_38_fu_2815_p3[4]),
        .Q(src_kernel_win_2_va_38_reg_5721[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_38_reg_5721_reg[5] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_2_va_38_fu_2815_p3[5]),
        .Q(src_kernel_win_2_va_38_reg_5721[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_38_reg_5721_reg[6] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_2_va_38_fu_2815_p3[6]),
        .Q(src_kernel_win_2_va_38_reg_5721[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_38_reg_5721_reg[7] 
       (.C(ap_clk),
        .CE(gaussian_mac_mulasc4_U60_n_19),
        .D(src_kernel_win_2_va_38_fu_2815_p3[7]),
        .Q(src_kernel_win_2_va_38_reg_5721[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_3_fu_438_reg[0]__0 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(\src_kernel_win_2_va_2_fu_434_reg[0]_srl2_n_0 ),
        .Q(src_kernel_win_2_va_3_fu_438[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_3_fu_438_reg[1]__0 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(\src_kernel_win_2_va_2_fu_434_reg[1]_srl2_n_0 ),
        .Q(src_kernel_win_2_va_3_fu_438[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_3_fu_438_reg[2]__0 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(\src_kernel_win_2_va_2_fu_434_reg[2]_srl2_n_0 ),
        .Q(src_kernel_win_2_va_3_fu_438[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_3_fu_438_reg[3]__0 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(\src_kernel_win_2_va_2_fu_434_reg[3]_srl2_n_0 ),
        .Q(src_kernel_win_2_va_3_fu_438[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_3_fu_438_reg[4]__0 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(\src_kernel_win_2_va_2_fu_434_reg[4]_srl2_n_0 ),
        .Q(src_kernel_win_2_va_3_fu_438[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_3_fu_438_reg[5]__0 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(\src_kernel_win_2_va_2_fu_434_reg[5]_srl2_n_0 ),
        .Q(src_kernel_win_2_va_3_fu_438[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_3_fu_438_reg[6]__0 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(\src_kernel_win_2_va_2_fu_434_reg[6]_srl2_n_0 ),
        .Q(src_kernel_win_2_va_3_fu_438[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_3_fu_438_reg[7]__0 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(\src_kernel_win_2_va_2_fu_434_reg[7]_srl2_n_0 ),
        .Q(src_kernel_win_2_va_3_fu_438[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_4_fu_442_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg[0]),
        .Q(src_kernel_win_2_va_4_fu_442[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_4_fu_442_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg[1]),
        .Q(src_kernel_win_2_va_4_fu_442[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_4_fu_442_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg[2]),
        .Q(src_kernel_win_2_va_4_fu_442[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_4_fu_442_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg[3]),
        .Q(src_kernel_win_2_va_4_fu_442[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_4_fu_442_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg[4]),
        .Q(src_kernel_win_2_va_4_fu_442[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_4_fu_442_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg[5]),
        .Q(src_kernel_win_2_va_4_fu_442[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_4_fu_442_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg[6]),
        .Q(src_kernel_win_2_va_4_fu_442[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_4_fu_442_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg[7]),
        .Q(src_kernel_win_2_va_4_fu_442[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_5_fu_446_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_2_va_4_fu_442[0]),
        .Q(src_kernel_win_2_va_5_fu_446[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_5_fu_446_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_2_va_4_fu_442[1]),
        .Q(src_kernel_win_2_va_5_fu_446[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_5_fu_446_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_2_va_4_fu_442[2]),
        .Q(src_kernel_win_2_va_5_fu_446[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_5_fu_446_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_2_va_4_fu_442[3]),
        .Q(src_kernel_win_2_va_5_fu_446[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_5_fu_446_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_2_va_4_fu_442[4]),
        .Q(src_kernel_win_2_va_5_fu_446[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_5_fu_446_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_2_va_4_fu_442[5]),
        .Q(src_kernel_win_2_va_5_fu_446[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_5_fu_446_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_2_va_4_fu_442[6]),
        .Q(src_kernel_win_2_va_5_fu_446[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_5_fu_446_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_2_va_4_fu_442[7]),
        .Q(src_kernel_win_2_va_5_fu_446[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_8_fu_458_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg[0]),
        .Q(src_kernel_win_2_va_8_fu_458[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_8_fu_458_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg[1]),
        .Q(src_kernel_win_2_va_8_fu_458[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_8_fu_458_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg[2]),
        .Q(src_kernel_win_2_va_8_fu_458[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_8_fu_458_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg[3]),
        .Q(src_kernel_win_2_va_8_fu_458[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_8_fu_458_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg[4]),
        .Q(src_kernel_win_2_va_8_fu_458[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_8_fu_458_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg[5]),
        .Q(src_kernel_win_2_va_8_fu_458[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_8_fu_458_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg[6]),
        .Q(src_kernel_win_2_va_8_fu_458[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_8_fu_458_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg[7]),
        .Q(src_kernel_win_2_va_8_fu_458[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_9_fu_462_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_2_va_8_fu_458[0]),
        .Q(src_kernel_win_2_va_9_fu_462[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_9_fu_462_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_2_va_8_fu_458[1]),
        .Q(src_kernel_win_2_va_9_fu_462[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_9_fu_462_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_2_va_8_fu_458[2]),
        .Q(src_kernel_win_2_va_9_fu_462[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_9_fu_462_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_2_va_8_fu_458[3]),
        .Q(src_kernel_win_2_va_9_fu_462[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_9_fu_462_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_2_va_8_fu_458[4]),
        .Q(src_kernel_win_2_va_9_fu_462[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_9_fu_462_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_2_va_8_fu_458[5]),
        .Q(src_kernel_win_2_va_9_fu_462[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_9_fu_462_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_2_va_8_fu_458[6]),
        .Q(src_kernel_win_2_va_9_fu_462[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_9_fu_462_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_3060),
        .D(src_kernel_win_2_va_8_fu_458[7]),
        .Q(src_kernel_win_2_va_9_fu_462[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_426_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg[0]),
        .Q(src_kernel_win_2_va_fu_426[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_426_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg[1]),
        .Q(src_kernel_win_2_va_fu_426[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_426_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg[2]),
        .Q(src_kernel_win_2_va_fu_426[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_426_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg[3]),
        .Q(src_kernel_win_2_va_fu_426[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_426_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg[4]),
        .Q(src_kernel_win_2_va_fu_426[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_426_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg[5]),
        .Q(src_kernel_win_2_va_fu_426[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_426_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg[6]),
        .Q(src_kernel_win_2_va_fu_426[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_426_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2700),
        .D(src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg[7]),
        .Q(src_kernel_win_2_va_fu_426[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFB00FF00)) 
    \t_V_2_reg_1026[0]_i_1 
       (.I0(exitcond389_i_fu_1576_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(k_buf_2_val_9_U_n_35),
        .I3(ap_CS_fsm_state4),
        .I4(ap_enable_reg_pp0_iter0),
        .O(t_V_2_reg_1026));
  LUT4 #(
    .INIT(16'h0400)) 
    \t_V_2_reg_1026[0]_i_2 
       (.I0(exitcond389_i_fu_1576_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(k_buf_2_val_9_U_n_35),
        .I3(ap_enable_reg_pp0_iter0),
        .O(t_V_2_reg_10260));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_2_reg_1026[0]_i_4 
       (.I0(t_V_2_reg_1026_reg__0[0]),
        .O(\t_V_2_reg_1026[0]_i_4_n_0 ));
  FDRE \t_V_2_reg_1026_reg[0] 
       (.C(ap_clk),
        .CE(t_V_2_reg_10260),
        .D(\t_V_2_reg_1026_reg[0]_i_3_n_7 ),
        .Q(t_V_2_reg_1026_reg__0[0]),
        .R(t_V_2_reg_1026));
  CARRY4 \t_V_2_reg_1026_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_2_reg_1026_reg[0]_i_3_n_0 ,\t_V_2_reg_1026_reg[0]_i_3_n_1 ,\t_V_2_reg_1026_reg[0]_i_3_n_2 ,\t_V_2_reg_1026_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_2_reg_1026_reg[0]_i_3_n_4 ,\t_V_2_reg_1026_reg[0]_i_3_n_5 ,\t_V_2_reg_1026_reg[0]_i_3_n_6 ,\t_V_2_reg_1026_reg[0]_i_3_n_7 }),
        .S({t_V_2_reg_1026_reg[3:2],t_V_2_reg_1026_reg__0[1],\t_V_2_reg_1026[0]_i_4_n_0 }));
  FDRE \t_V_2_reg_1026_reg[10] 
       (.C(ap_clk),
        .CE(t_V_2_reg_10260),
        .D(\t_V_2_reg_1026_reg[8]_i_1_n_5 ),
        .Q(t_V_2_reg_1026_reg[10]),
        .R(t_V_2_reg_1026));
  FDRE \t_V_2_reg_1026_reg[11] 
       (.C(ap_clk),
        .CE(t_V_2_reg_10260),
        .D(\t_V_2_reg_1026_reg[8]_i_1_n_4 ),
        .Q(t_V_2_reg_1026_reg[11]),
        .R(t_V_2_reg_1026));
  FDRE \t_V_2_reg_1026_reg[12] 
       (.C(ap_clk),
        .CE(t_V_2_reg_10260),
        .D(\t_V_2_reg_1026_reg[12]_i_1_n_7 ),
        .Q(t_V_2_reg_1026_reg[12]),
        .R(t_V_2_reg_1026));
  CARRY4 \t_V_2_reg_1026_reg[12]_i_1 
       (.CI(\t_V_2_reg_1026_reg[8]_i_1_n_0 ),
        .CO({\t_V_2_reg_1026_reg[12]_i_1_n_0 ,\t_V_2_reg_1026_reg[12]_i_1_n_1 ,\t_V_2_reg_1026_reg[12]_i_1_n_2 ,\t_V_2_reg_1026_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_1026_reg[12]_i_1_n_4 ,\t_V_2_reg_1026_reg[12]_i_1_n_5 ,\t_V_2_reg_1026_reg[12]_i_1_n_6 ,\t_V_2_reg_1026_reg[12]_i_1_n_7 }),
        .S(t_V_2_reg_1026_reg[15:12]));
  FDRE \t_V_2_reg_1026_reg[13] 
       (.C(ap_clk),
        .CE(t_V_2_reg_10260),
        .D(\t_V_2_reg_1026_reg[12]_i_1_n_6 ),
        .Q(t_V_2_reg_1026_reg[13]),
        .R(t_V_2_reg_1026));
  FDRE \t_V_2_reg_1026_reg[14] 
       (.C(ap_clk),
        .CE(t_V_2_reg_10260),
        .D(\t_V_2_reg_1026_reg[12]_i_1_n_5 ),
        .Q(t_V_2_reg_1026_reg[14]),
        .R(t_V_2_reg_1026));
  FDRE \t_V_2_reg_1026_reg[15] 
       (.C(ap_clk),
        .CE(t_V_2_reg_10260),
        .D(\t_V_2_reg_1026_reg[12]_i_1_n_4 ),
        .Q(t_V_2_reg_1026_reg[15]),
        .R(t_V_2_reg_1026));
  FDRE \t_V_2_reg_1026_reg[16] 
       (.C(ap_clk),
        .CE(t_V_2_reg_10260),
        .D(\t_V_2_reg_1026_reg[16]_i_1_n_7 ),
        .Q(t_V_2_reg_1026_reg[16]),
        .R(t_V_2_reg_1026));
  CARRY4 \t_V_2_reg_1026_reg[16]_i_1 
       (.CI(\t_V_2_reg_1026_reg[12]_i_1_n_0 ),
        .CO({\t_V_2_reg_1026_reg[16]_i_1_n_0 ,\t_V_2_reg_1026_reg[16]_i_1_n_1 ,\t_V_2_reg_1026_reg[16]_i_1_n_2 ,\t_V_2_reg_1026_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_1026_reg[16]_i_1_n_4 ,\t_V_2_reg_1026_reg[16]_i_1_n_5 ,\t_V_2_reg_1026_reg[16]_i_1_n_6 ,\t_V_2_reg_1026_reg[16]_i_1_n_7 }),
        .S(t_V_2_reg_1026_reg[19:16]));
  FDRE \t_V_2_reg_1026_reg[17] 
       (.C(ap_clk),
        .CE(t_V_2_reg_10260),
        .D(\t_V_2_reg_1026_reg[16]_i_1_n_6 ),
        .Q(t_V_2_reg_1026_reg[17]),
        .R(t_V_2_reg_1026));
  FDRE \t_V_2_reg_1026_reg[18] 
       (.C(ap_clk),
        .CE(t_V_2_reg_10260),
        .D(\t_V_2_reg_1026_reg[16]_i_1_n_5 ),
        .Q(t_V_2_reg_1026_reg[18]),
        .R(t_V_2_reg_1026));
  FDRE \t_V_2_reg_1026_reg[19] 
       (.C(ap_clk),
        .CE(t_V_2_reg_10260),
        .D(\t_V_2_reg_1026_reg[16]_i_1_n_4 ),
        .Q(t_V_2_reg_1026_reg[19]),
        .R(t_V_2_reg_1026));
  FDRE \t_V_2_reg_1026_reg[1] 
       (.C(ap_clk),
        .CE(t_V_2_reg_10260),
        .D(\t_V_2_reg_1026_reg[0]_i_3_n_6 ),
        .Q(t_V_2_reg_1026_reg__0[1]),
        .R(t_V_2_reg_1026));
  FDRE \t_V_2_reg_1026_reg[20] 
       (.C(ap_clk),
        .CE(t_V_2_reg_10260),
        .D(\t_V_2_reg_1026_reg[20]_i_1_n_7 ),
        .Q(t_V_2_reg_1026_reg[20]),
        .R(t_V_2_reg_1026));
  CARRY4 \t_V_2_reg_1026_reg[20]_i_1 
       (.CI(\t_V_2_reg_1026_reg[16]_i_1_n_0 ),
        .CO({\t_V_2_reg_1026_reg[20]_i_1_n_0 ,\t_V_2_reg_1026_reg[20]_i_1_n_1 ,\t_V_2_reg_1026_reg[20]_i_1_n_2 ,\t_V_2_reg_1026_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_1026_reg[20]_i_1_n_4 ,\t_V_2_reg_1026_reg[20]_i_1_n_5 ,\t_V_2_reg_1026_reg[20]_i_1_n_6 ,\t_V_2_reg_1026_reg[20]_i_1_n_7 }),
        .S(t_V_2_reg_1026_reg[23:20]));
  FDRE \t_V_2_reg_1026_reg[21] 
       (.C(ap_clk),
        .CE(t_V_2_reg_10260),
        .D(\t_V_2_reg_1026_reg[20]_i_1_n_6 ),
        .Q(t_V_2_reg_1026_reg[21]),
        .R(t_V_2_reg_1026));
  FDRE \t_V_2_reg_1026_reg[22] 
       (.C(ap_clk),
        .CE(t_V_2_reg_10260),
        .D(\t_V_2_reg_1026_reg[20]_i_1_n_5 ),
        .Q(t_V_2_reg_1026_reg[22]),
        .R(t_V_2_reg_1026));
  FDRE \t_V_2_reg_1026_reg[23] 
       (.C(ap_clk),
        .CE(t_V_2_reg_10260),
        .D(\t_V_2_reg_1026_reg[20]_i_1_n_4 ),
        .Q(t_V_2_reg_1026_reg[23]),
        .R(t_V_2_reg_1026));
  FDRE \t_V_2_reg_1026_reg[24] 
       (.C(ap_clk),
        .CE(t_V_2_reg_10260),
        .D(\t_V_2_reg_1026_reg[24]_i_1_n_7 ),
        .Q(t_V_2_reg_1026_reg[24]),
        .R(t_V_2_reg_1026));
  CARRY4 \t_V_2_reg_1026_reg[24]_i_1 
       (.CI(\t_V_2_reg_1026_reg[20]_i_1_n_0 ),
        .CO({\t_V_2_reg_1026_reg[24]_i_1_n_0 ,\t_V_2_reg_1026_reg[24]_i_1_n_1 ,\t_V_2_reg_1026_reg[24]_i_1_n_2 ,\t_V_2_reg_1026_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_1026_reg[24]_i_1_n_4 ,\t_V_2_reg_1026_reg[24]_i_1_n_5 ,\t_V_2_reg_1026_reg[24]_i_1_n_6 ,\t_V_2_reg_1026_reg[24]_i_1_n_7 }),
        .S(t_V_2_reg_1026_reg[27:24]));
  FDRE \t_V_2_reg_1026_reg[25] 
       (.C(ap_clk),
        .CE(t_V_2_reg_10260),
        .D(\t_V_2_reg_1026_reg[24]_i_1_n_6 ),
        .Q(t_V_2_reg_1026_reg[25]),
        .R(t_V_2_reg_1026));
  FDRE \t_V_2_reg_1026_reg[26] 
       (.C(ap_clk),
        .CE(t_V_2_reg_10260),
        .D(\t_V_2_reg_1026_reg[24]_i_1_n_5 ),
        .Q(t_V_2_reg_1026_reg[26]),
        .R(t_V_2_reg_1026));
  FDRE \t_V_2_reg_1026_reg[27] 
       (.C(ap_clk),
        .CE(t_V_2_reg_10260),
        .D(\t_V_2_reg_1026_reg[24]_i_1_n_4 ),
        .Q(t_V_2_reg_1026_reg[27]),
        .R(t_V_2_reg_1026));
  FDRE \t_V_2_reg_1026_reg[28] 
       (.C(ap_clk),
        .CE(t_V_2_reg_10260),
        .D(\t_V_2_reg_1026_reg[28]_i_1_n_7 ),
        .Q(t_V_2_reg_1026_reg[28]),
        .R(t_V_2_reg_1026));
  CARRY4 \t_V_2_reg_1026_reg[28]_i_1 
       (.CI(\t_V_2_reg_1026_reg[24]_i_1_n_0 ),
        .CO({\NLW_t_V_2_reg_1026_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_2_reg_1026_reg[28]_i_1_n_1 ,\t_V_2_reg_1026_reg[28]_i_1_n_2 ,\t_V_2_reg_1026_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_1026_reg[28]_i_1_n_4 ,\t_V_2_reg_1026_reg[28]_i_1_n_5 ,\t_V_2_reg_1026_reg[28]_i_1_n_6 ,\t_V_2_reg_1026_reg[28]_i_1_n_7 }),
        .S(t_V_2_reg_1026_reg[31:28]));
  FDRE \t_V_2_reg_1026_reg[29] 
       (.C(ap_clk),
        .CE(t_V_2_reg_10260),
        .D(\t_V_2_reg_1026_reg[28]_i_1_n_6 ),
        .Q(t_V_2_reg_1026_reg[29]),
        .R(t_V_2_reg_1026));
  FDRE \t_V_2_reg_1026_reg[2] 
       (.C(ap_clk),
        .CE(t_V_2_reg_10260),
        .D(\t_V_2_reg_1026_reg[0]_i_3_n_5 ),
        .Q(t_V_2_reg_1026_reg[2]),
        .R(t_V_2_reg_1026));
  FDRE \t_V_2_reg_1026_reg[30] 
       (.C(ap_clk),
        .CE(t_V_2_reg_10260),
        .D(\t_V_2_reg_1026_reg[28]_i_1_n_5 ),
        .Q(t_V_2_reg_1026_reg[30]),
        .R(t_V_2_reg_1026));
  FDRE \t_V_2_reg_1026_reg[31] 
       (.C(ap_clk),
        .CE(t_V_2_reg_10260),
        .D(\t_V_2_reg_1026_reg[28]_i_1_n_4 ),
        .Q(t_V_2_reg_1026_reg[31]),
        .R(t_V_2_reg_1026));
  FDRE \t_V_2_reg_1026_reg[3] 
       (.C(ap_clk),
        .CE(t_V_2_reg_10260),
        .D(\t_V_2_reg_1026_reg[0]_i_3_n_4 ),
        .Q(t_V_2_reg_1026_reg[3]),
        .R(t_V_2_reg_1026));
  FDRE \t_V_2_reg_1026_reg[4] 
       (.C(ap_clk),
        .CE(t_V_2_reg_10260),
        .D(\t_V_2_reg_1026_reg[4]_i_1_n_7 ),
        .Q(t_V_2_reg_1026_reg[4]),
        .R(t_V_2_reg_1026));
  CARRY4 \t_V_2_reg_1026_reg[4]_i_1 
       (.CI(\t_V_2_reg_1026_reg[0]_i_3_n_0 ),
        .CO({\t_V_2_reg_1026_reg[4]_i_1_n_0 ,\t_V_2_reg_1026_reg[4]_i_1_n_1 ,\t_V_2_reg_1026_reg[4]_i_1_n_2 ,\t_V_2_reg_1026_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_1026_reg[4]_i_1_n_4 ,\t_V_2_reg_1026_reg[4]_i_1_n_5 ,\t_V_2_reg_1026_reg[4]_i_1_n_6 ,\t_V_2_reg_1026_reg[4]_i_1_n_7 }),
        .S(t_V_2_reg_1026_reg[7:4]));
  FDRE \t_V_2_reg_1026_reg[5] 
       (.C(ap_clk),
        .CE(t_V_2_reg_10260),
        .D(\t_V_2_reg_1026_reg[4]_i_1_n_6 ),
        .Q(t_V_2_reg_1026_reg[5]),
        .R(t_V_2_reg_1026));
  FDRE \t_V_2_reg_1026_reg[6] 
       (.C(ap_clk),
        .CE(t_V_2_reg_10260),
        .D(\t_V_2_reg_1026_reg[4]_i_1_n_5 ),
        .Q(t_V_2_reg_1026_reg[6]),
        .R(t_V_2_reg_1026));
  FDRE \t_V_2_reg_1026_reg[7] 
       (.C(ap_clk),
        .CE(t_V_2_reg_10260),
        .D(\t_V_2_reg_1026_reg[4]_i_1_n_4 ),
        .Q(t_V_2_reg_1026_reg[7]),
        .R(t_V_2_reg_1026));
  FDRE \t_V_2_reg_1026_reg[8] 
       (.C(ap_clk),
        .CE(t_V_2_reg_10260),
        .D(\t_V_2_reg_1026_reg[8]_i_1_n_7 ),
        .Q(t_V_2_reg_1026_reg[8]),
        .R(t_V_2_reg_1026));
  CARRY4 \t_V_2_reg_1026_reg[8]_i_1 
       (.CI(\t_V_2_reg_1026_reg[4]_i_1_n_0 ),
        .CO({\t_V_2_reg_1026_reg[8]_i_1_n_0 ,\t_V_2_reg_1026_reg[8]_i_1_n_1 ,\t_V_2_reg_1026_reg[8]_i_1_n_2 ,\t_V_2_reg_1026_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_1026_reg[8]_i_1_n_4 ,\t_V_2_reg_1026_reg[8]_i_1_n_5 ,\t_V_2_reg_1026_reg[8]_i_1_n_6 ,\t_V_2_reg_1026_reg[8]_i_1_n_7 }),
        .S(t_V_2_reg_1026_reg[11:8]));
  FDRE \t_V_2_reg_1026_reg[9] 
       (.C(ap_clk),
        .CE(t_V_2_reg_10260),
        .D(\t_V_2_reg_1026_reg[8]_i_1_n_6 ),
        .Q(t_V_2_reg_1026_reg[9]),
        .R(t_V_2_reg_1026));
  LUT4 #(
    .INIT(16'h0020)) 
    \t_V_reg_1015[31]_i_1 
       (.I0(tmp_6_reg_1004[1]),
        .I1(tmp_6_reg_1004[0]),
        .I2(ap_CS_fsm_state2),
        .I3(ap_CS_fsm_state14),
        .O(t_V_reg_1015));
  FDRE \t_V_reg_1015_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_5353[0]),
        .Q(\t_V_reg_1015_reg_n_0_[0] ),
        .R(t_V_reg_1015));
  FDRE \t_V_reg_1015_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_5353[10]),
        .Q(\t_V_reg_1015_reg_n_0_[10] ),
        .R(t_V_reg_1015));
  FDRE \t_V_reg_1015_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_5353[11]),
        .Q(\t_V_reg_1015_reg_n_0_[11] ),
        .R(t_V_reg_1015));
  FDRE \t_V_reg_1015_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_5353[12]),
        .Q(\t_V_reg_1015_reg_n_0_[12] ),
        .R(t_V_reg_1015));
  FDRE \t_V_reg_1015_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_5353[13]),
        .Q(\t_V_reg_1015_reg_n_0_[13] ),
        .R(t_V_reg_1015));
  FDRE \t_V_reg_1015_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_5353[14]),
        .Q(\t_V_reg_1015_reg_n_0_[14] ),
        .R(t_V_reg_1015));
  FDRE \t_V_reg_1015_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_5353[15]),
        .Q(\t_V_reg_1015_reg_n_0_[15] ),
        .R(t_V_reg_1015));
  FDRE \t_V_reg_1015_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_5353[16]),
        .Q(\t_V_reg_1015_reg_n_0_[16] ),
        .R(t_V_reg_1015));
  FDRE \t_V_reg_1015_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_5353[17]),
        .Q(\t_V_reg_1015_reg_n_0_[17] ),
        .R(t_V_reg_1015));
  FDRE \t_V_reg_1015_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_5353[18]),
        .Q(\t_V_reg_1015_reg_n_0_[18] ),
        .R(t_V_reg_1015));
  FDRE \t_V_reg_1015_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_5353[19]),
        .Q(\t_V_reg_1015_reg_n_0_[19] ),
        .R(t_V_reg_1015));
  FDRE \t_V_reg_1015_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_5353[1]),
        .Q(\t_V_reg_1015_reg_n_0_[1] ),
        .R(t_V_reg_1015));
  FDRE \t_V_reg_1015_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_5353[20]),
        .Q(\t_V_reg_1015_reg_n_0_[20] ),
        .R(t_V_reg_1015));
  FDRE \t_V_reg_1015_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_5353[21]),
        .Q(\t_V_reg_1015_reg_n_0_[21] ),
        .R(t_V_reg_1015));
  FDRE \t_V_reg_1015_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_5353[22]),
        .Q(\t_V_reg_1015_reg_n_0_[22] ),
        .R(t_V_reg_1015));
  FDRE \t_V_reg_1015_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_5353[23]),
        .Q(\t_V_reg_1015_reg_n_0_[23] ),
        .R(t_V_reg_1015));
  FDRE \t_V_reg_1015_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_5353[24]),
        .Q(\t_V_reg_1015_reg_n_0_[24] ),
        .R(t_V_reg_1015));
  FDRE \t_V_reg_1015_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_5353[25]),
        .Q(\t_V_reg_1015_reg_n_0_[25] ),
        .R(t_V_reg_1015));
  FDRE \t_V_reg_1015_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_5353[26]),
        .Q(\t_V_reg_1015_reg_n_0_[26] ),
        .R(t_V_reg_1015));
  FDRE \t_V_reg_1015_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_5353[27]),
        .Q(\t_V_reg_1015_reg_n_0_[27] ),
        .R(t_V_reg_1015));
  FDRE \t_V_reg_1015_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_5353[28]),
        .Q(\t_V_reg_1015_reg_n_0_[28] ),
        .R(t_V_reg_1015));
  FDRE \t_V_reg_1015_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_5353[29]),
        .Q(\t_V_reg_1015_reg_n_0_[29] ),
        .R(t_V_reg_1015));
  FDRE \t_V_reg_1015_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_5353[2]),
        .Q(\t_V_reg_1015_reg_n_0_[2] ),
        .R(t_V_reg_1015));
  FDRE \t_V_reg_1015_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_5353[30]),
        .Q(\t_V_reg_1015_reg_n_0_[30] ),
        .R(t_V_reg_1015));
  FDRE \t_V_reg_1015_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_5353[31]),
        .Q(\t_V_reg_1015_reg_n_0_[31] ),
        .R(t_V_reg_1015));
  FDRE \t_V_reg_1015_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_5353[3]),
        .Q(\t_V_reg_1015_reg_n_0_[3] ),
        .R(t_V_reg_1015));
  FDRE \t_V_reg_1015_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_5353[4]),
        .Q(\t_V_reg_1015_reg_n_0_[4] ),
        .R(t_V_reg_1015));
  FDRE \t_V_reg_1015_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_5353[5]),
        .Q(\t_V_reg_1015_reg_n_0_[5] ),
        .R(t_V_reg_1015));
  FDRE \t_V_reg_1015_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_5353[6]),
        .Q(\t_V_reg_1015_reg_n_0_[6] ),
        .R(t_V_reg_1015));
  FDRE \t_V_reg_1015_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_5353[7]),
        .Q(\t_V_reg_1015_reg_n_0_[7] ),
        .R(t_V_reg_1015));
  FDRE \t_V_reg_1015_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_5353[8]),
        .Q(\t_V_reg_1015_reg_n_0_[8] ),
        .R(t_V_reg_1015));
  FDRE \t_V_reg_1015_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_5353[9]),
        .Q(\t_V_reg_1015_reg_n_0_[9] ),
        .R(t_V_reg_1015));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp37_reg_5762_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_24_fu_2117_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp37_reg_5762_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp37_reg_5762_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gaussian_mac_mulasc4_U54_n_0,gaussian_mac_mulasc4_U54_n_1,gaussian_mac_mulasc4_U54_n_2,gaussian_mac_mulasc4_U54_n_3,gaussian_mac_mulasc4_U54_n_4,gaussian_mac_mulasc4_U54_n_5,gaussian_mac_mulasc4_U54_n_6,gaussian_mac_mulasc4_U54_n_7,gaussian_mac_mulasc4_U54_n_8,gaussian_mac_mulasc4_U54_n_9,gaussian_mac_mulasc4_U54_n_10,gaussian_mac_mulasc4_U54_n_11,gaussian_mac_mulasc4_U54_n_12,gaussian_mac_mulasc4_U54_n_13,gaussian_mac_mulasc4_U54_n_14,gaussian_mac_mulasc4_U54_n_15,gaussian_mac_mulasc4_U54_n_16,gaussian_mac_mulasc4_U54_n_17}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp37_reg_5762_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp37_reg_5762_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(gaussian_mac_mularcU_U51_n_48),
        .CEA2(p_19_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(tmp37_reg_57620),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp37_reg_5762_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp37_reg_5762_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp37_reg_5762_reg_P_UNCONNECTED[47:19],tmp37_reg_5762_reg_n_87,tmp37_reg_5762_reg_n_88,tmp37_reg_5762_reg_n_89,tmp37_reg_5762_reg_n_90,tmp37_reg_5762_reg_n_91,tmp37_reg_5762_reg_n_92,tmp37_reg_5762_reg_n_93,tmp37_reg_5762_reg_n_94,tmp37_reg_5762_reg_n_95,tmp37_reg_5762_reg_n_96,tmp37_reg_5762_reg_n_97,tmp37_reg_5762_reg_n_98,tmp37_reg_5762_reg_n_99,tmp37_reg_5762_reg_n_100,tmp37_reg_5762_reg_n_101,tmp37_reg_5762_reg_n_102,tmp37_reg_5762_reg_n_103,tmp37_reg_5762_reg_n_104,tmp37_reg_5762_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp37_reg_5762_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp37_reg_5762_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp37_reg_5762_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp37_reg_5762_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp38_reg_5767_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp38_reg_5767_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_13_fu_318}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp38_reg_5767_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp38_reg_5767_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp38_reg_5767_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(src_kernel_win_0_va_12_fu_3140),
        .CEB2(src_kernel_win_0_va_12_fu_3140),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(tmp37_reg_57620),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp38_reg_5767_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp38_reg_5767_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp38_reg_5767_reg_P_UNCONNECTED[47:17],tmp38_reg_5767_reg_n_89,tmp38_reg_5767_reg_n_90,tmp38_reg_5767_reg_n_91,tmp38_reg_5767_reg_n_92,tmp38_reg_5767_reg_n_93,tmp38_reg_5767_reg_n_94,tmp38_reg_5767_reg_n_95,tmp38_reg_5767_reg_n_96,tmp38_reg_5767_reg_n_97,tmp38_reg_5767_reg_n_98,tmp38_reg_5767_reg_n_99,tmp38_reg_5767_reg_n_100,tmp38_reg_5767_reg_n_101,tmp38_reg_5767_reg_n_102,tmp38_reg_5767_reg_n_103,tmp38_reg_5767_reg_n_104,tmp38_reg_5767_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp38_reg_5767_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp38_reg_5767_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({gaussian_mac_mularcU_U56_n_0,gaussian_mac_mularcU_U56_n_1,gaussian_mac_mularcU_U56_n_2,gaussian_mac_mularcU_U56_n_3,gaussian_mac_mularcU_U56_n_4,gaussian_mac_mularcU_U56_n_5,gaussian_mac_mularcU_U56_n_6,gaussian_mac_mularcU_U56_n_7,gaussian_mac_mularcU_U56_n_8,gaussian_mac_mularcU_U56_n_9,gaussian_mac_mularcU_U56_n_10,gaussian_mac_mularcU_U56_n_11,gaussian_mac_mularcU_U56_n_12,gaussian_mac_mularcU_U56_n_13,gaussian_mac_mularcU_U56_n_14,gaussian_mac_mularcU_U56_n_15,gaussian_mac_mularcU_U56_n_16,gaussian_mac_mularcU_U56_n_17,gaussian_mac_mularcU_U56_n_18,gaussian_mac_mularcU_U56_n_19,gaussian_mac_mularcU_U56_n_20,gaussian_mac_mularcU_U56_n_21,gaussian_mac_mularcU_U56_n_22,gaussian_mac_mularcU_U56_n_23,gaussian_mac_mularcU_U56_n_24,gaussian_mac_mularcU_U56_n_25,gaussian_mac_mularcU_U56_n_26,gaussian_mac_mularcU_U56_n_27,gaussian_mac_mularcU_U56_n_28,gaussian_mac_mularcU_U56_n_29,gaussian_mac_mularcU_U56_n_30,gaussian_mac_mularcU_U56_n_31,gaussian_mac_mularcU_U56_n_32,gaussian_mac_mularcU_U56_n_33,gaussian_mac_mularcU_U56_n_34,gaussian_mac_mularcU_U56_n_35,gaussian_mac_mularcU_U56_n_36,gaussian_mac_mularcU_U56_n_37,gaussian_mac_mularcU_U56_n_38,gaussian_mac_mularcU_U56_n_39,gaussian_mac_mularcU_U56_n_40,gaussian_mac_mularcU_U56_n_41,gaussian_mac_mularcU_U56_n_42,gaussian_mac_mularcU_U56_n_43,gaussian_mac_mularcU_U56_n_44,gaussian_mac_mularcU_U56_n_45,gaussian_mac_mularcU_U56_n_46,gaussian_mac_mularcU_U56_n_47}),
        .PCOUT(NLW_tmp38_reg_5767_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp38_reg_5767_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h08)) 
    tmp38_reg_5767_reg_i_1
       (.I0(or_cond_i_reg_5502_pp0_iter2_reg),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(k_buf_2_val_9_U_n_35),
        .O(tmp37_reg_57620));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp41_reg_5842_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_9_fu_302}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp41_reg_5842_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp41_reg_5842_reg_BCOUT_UNCONNECTED[17:0]),
        .C({gaussian_mac_mulawdI_U65_n_0,gaussian_mac_mulawdI_U65_n_0,gaussian_mac_mulawdI_U65_n_0,gaussian_mac_mulawdI_U65_n_0,gaussian_mac_mulawdI_U65_n_0,gaussian_mac_mulawdI_U65_n_0,gaussian_mac_mulawdI_U65_n_0,gaussian_mac_mulawdI_U65_n_0,gaussian_mac_mulawdI_U65_n_0,gaussian_mac_mulawdI_U65_n_0,gaussian_mac_mulawdI_U65_n_0,gaussian_mac_mulawdI_U65_n_0,gaussian_mac_mulawdI_U65_n_0,gaussian_mac_mulawdI_U65_n_0,gaussian_mac_mulawdI_U65_n_0,gaussian_mac_mulawdI_U65_n_0,gaussian_mac_mulawdI_U65_n_0,gaussian_mac_mulawdI_U65_n_0,gaussian_mac_mulawdI_U65_n_0,gaussian_mac_mulawdI_U65_n_0,gaussian_mac_mulawdI_U65_n_0,gaussian_mac_mulawdI_U65_n_0,gaussian_mac_mulawdI_U65_n_0,gaussian_mac_mulawdI_U65_n_0,gaussian_mac_mulawdI_U65_n_0,gaussian_mac_mulawdI_U65_n_0,gaussian_mac_mulawdI_U65_n_0,gaussian_mac_mulawdI_U65_n_0,gaussian_mac_mulawdI_U65_n_0,gaussian_mac_mulawdI_U65_n_0,gaussian_mac_mulawdI_U65_n_0,gaussian_mac_mulawdI_U65_n_1,gaussian_mac_mulawdI_U65_n_2,gaussian_mac_mulawdI_U65_n_3,gaussian_mac_mulawdI_U65_n_4,gaussian_mac_mulawdI_U65_n_5,gaussian_mac_mulawdI_U65_n_6,gaussian_mac_mulawdI_U65_n_7,gaussian_mac_mulawdI_U65_n_8,gaussian_mac_mulawdI_U65_n_9,gaussian_mac_mulawdI_U65_n_10,gaussian_mac_mulawdI_U65_n_11,gaussian_mac_mulawdI_U65_n_12,gaussian_mac_mulawdI_U65_n_13,gaussian_mac_mulawdI_U65_n_14,gaussian_mac_mulawdI_U65_n_15,gaussian_mac_mulawdI_U65_n_16,gaussian_mac_mulawdI_U65_n_17}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp41_reg_5842_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp41_reg_5842_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_10_fu_3060),
        .CEA2(src_kernel_win_0_va_10_fu_3060),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_Val2_75_0_1_2_reg_58370),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp41_reg_5842_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp41_reg_5842_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp41_reg_5842_reg_P_UNCONNECTED[47:18],tmp41_reg_5842_reg_n_88,tmp41_reg_5842_reg_n_89,tmp41_reg_5842_reg_n_90,tmp41_reg_5842_reg_n_91,tmp41_reg_5842_reg_n_92,tmp41_reg_5842_reg_n_93,tmp41_reg_5842_reg_n_94,tmp41_reg_5842_reg_n_95,tmp41_reg_5842_reg_n_96,tmp41_reg_5842_reg_n_97,tmp41_reg_5842_reg_n_98,tmp41_reg_5842_reg_n_99,tmp41_reg_5842_reg_n_100,tmp41_reg_5842_reg_n_101,tmp41_reg_5842_reg_n_102,tmp41_reg_5842_reg_n_103,tmp41_reg_5842_reg_n_104,tmp41_reg_5842_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp41_reg_5842_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp41_reg_5842_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp41_reg_5842_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp41_reg_5842_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h08)) 
    tmp41_reg_5842_reg_i_1
       (.I0(or_cond_i_reg_5502_pp0_iter3_reg),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(k_buf_2_val_9_U_n_35),
        .O(p_Val2_75_0_1_2_reg_58370));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp44_reg_6032_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp44_reg_6032_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_9_fu_302}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp44_reg_6032_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp44_reg_6032_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp44_reg_6032_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_18_in),
        .CEB2(ap_block_pp0_stage0_subdone9_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(tmp44_reg_60320),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp44_reg_6032_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp44_reg_6032_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp44_reg_6032_reg_P_UNCONNECTED[47:22],tmp44_reg_6032_reg_n_84,tmp44_reg_6032_reg_n_85,tmp44_reg_6032_reg_n_86,tmp44_reg_6032_reg_n_87,tmp44_reg_6032_reg_n_88,tmp44_reg_6032_reg_n_89,tmp44_reg_6032_reg_n_90,tmp44_reg_6032_reg_n_91,tmp44_reg_6032_reg_n_92,tmp44_reg_6032_reg_n_93,tmp44_reg_6032_reg_n_94,tmp44_reg_6032_reg_n_95,tmp44_reg_6032_reg_n_96,tmp44_reg_6032_reg_n_97,tmp44_reg_6032_reg_n_98,tmp44_reg_6032_reg_n_99,tmp44_reg_6032_reg_n_100,tmp44_reg_6032_reg_n_101,tmp44_reg_6032_reg_n_102,tmp44_reg_6032_reg_n_103,tmp44_reg_6032_reg_n_104,tmp44_reg_6032_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp44_reg_6032_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp44_reg_6032_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({gaussian_mac_mulaDeQ_U91_n_0,gaussian_mac_mulaDeQ_U91_n_1,gaussian_mac_mulaDeQ_U91_n_2,gaussian_mac_mulaDeQ_U91_n_3,gaussian_mac_mulaDeQ_U91_n_4,gaussian_mac_mulaDeQ_U91_n_5,gaussian_mac_mulaDeQ_U91_n_6,gaussian_mac_mulaDeQ_U91_n_7,gaussian_mac_mulaDeQ_U91_n_8,gaussian_mac_mulaDeQ_U91_n_9,gaussian_mac_mulaDeQ_U91_n_10,gaussian_mac_mulaDeQ_U91_n_11,gaussian_mac_mulaDeQ_U91_n_12,gaussian_mac_mulaDeQ_U91_n_13,gaussian_mac_mulaDeQ_U91_n_14,gaussian_mac_mulaDeQ_U91_n_15,gaussian_mac_mulaDeQ_U91_n_16,gaussian_mac_mulaDeQ_U91_n_17,gaussian_mac_mulaDeQ_U91_n_18,gaussian_mac_mulaDeQ_U91_n_19,gaussian_mac_mulaDeQ_U91_n_20,gaussian_mac_mulaDeQ_U91_n_21,gaussian_mac_mulaDeQ_U91_n_22,gaussian_mac_mulaDeQ_U91_n_23,gaussian_mac_mulaDeQ_U91_n_24,gaussian_mac_mulaDeQ_U91_n_25,gaussian_mac_mulaDeQ_U91_n_26,gaussian_mac_mulaDeQ_U91_n_27,gaussian_mac_mulaDeQ_U91_n_28,gaussian_mac_mulaDeQ_U91_n_29,gaussian_mac_mulaDeQ_U91_n_30,gaussian_mac_mulaDeQ_U91_n_31,gaussian_mac_mulaDeQ_U91_n_32,gaussian_mac_mulaDeQ_U91_n_33,gaussian_mac_mulaDeQ_U91_n_34,gaussian_mac_mulaDeQ_U91_n_35,gaussian_mac_mulaDeQ_U91_n_36,gaussian_mac_mulaDeQ_U91_n_37,gaussian_mac_mulaDeQ_U91_n_38,gaussian_mac_mulaDeQ_U91_n_39,gaussian_mac_mulaDeQ_U91_n_40,gaussian_mac_mulaDeQ_U91_n_41,gaussian_mac_mulaDeQ_U91_n_42,gaussian_mac_mulaDeQ_U91_n_43,gaussian_mac_mulaDeQ_U91_n_44,gaussian_mac_mulaDeQ_U91_n_45,gaussian_mac_mulaDeQ_U91_n_46,gaussian_mac_mulaDeQ_U91_n_47}),
        .PCOUT(NLW_tmp44_reg_6032_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp44_reg_6032_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h20)) 
    tmp44_reg_6032_reg_i_1
       (.I0(or_cond_i_reg_5502_pp0_iter5_reg),
        .I1(k_buf_2_val_9_U_n_35),
        .I2(ap_enable_reg_pp0_iter6),
        .O(tmp44_reg_60320));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp47_reg_6037[11]_i_2 
       (.I0(gaussian_mac_mulaEe0_U92_n_8),
        .I1(gaussian_mac_mulaFfa_U94_n_7),
        .O(\tmp47_reg_6037[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp47_reg_6037[11]_i_3 
       (.I0(gaussian_mac_mulaEe0_U92_n_9),
        .I1(gaussian_mac_mulaFfa_U94_n_8),
        .O(\tmp47_reg_6037[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp47_reg_6037[11]_i_4 
       (.I0(gaussian_mac_mulaEe0_U92_n_10),
        .I1(gaussian_mac_mulaFfa_U94_n_9),
        .O(\tmp47_reg_6037[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp47_reg_6037[11]_i_5 
       (.I0(gaussian_mac_mulaEe0_U92_n_11),
        .I1(gaussian_mac_mulaFfa_U94_n_10),
        .O(\tmp47_reg_6037[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp47_reg_6037[15]_i_2 
       (.I0(gaussian_mac_mulaEe0_U92_n_4),
        .I1(gaussian_mac_mulaFfa_U94_n_3),
        .O(\tmp47_reg_6037[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp47_reg_6037[15]_i_3 
       (.I0(gaussian_mac_mulaEe0_U92_n_5),
        .I1(gaussian_mac_mulaFfa_U94_n_4),
        .O(\tmp47_reg_6037[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp47_reg_6037[15]_i_4 
       (.I0(gaussian_mac_mulaEe0_U92_n_6),
        .I1(gaussian_mac_mulaFfa_U94_n_5),
        .O(\tmp47_reg_6037[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp47_reg_6037[15]_i_5 
       (.I0(gaussian_mac_mulaEe0_U92_n_7),
        .I1(gaussian_mac_mulaFfa_U94_n_6),
        .O(\tmp47_reg_6037[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp47_reg_6037[19]_i_1 
       (.I0(or_cond_i_reg_5502_pp0_iter5_reg),
        .I1(k_buf_2_val_9_U_n_35),
        .O(p_10_in));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp47_reg_6037[19]_i_3 
       (.I0(gaussian_mac_mulaEe0_U92_n_1),
        .I1(gaussian_mac_mulaFfa_U94_n_0),
        .O(\tmp47_reg_6037[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp47_reg_6037[19]_i_4 
       (.I0(gaussian_mac_mulaEe0_U92_n_2),
        .I1(gaussian_mac_mulaFfa_U94_n_1),
        .O(\tmp47_reg_6037[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp47_reg_6037[19]_i_5 
       (.I0(gaussian_mac_mulaEe0_U92_n_3),
        .I1(gaussian_mac_mulaFfa_U94_n_2),
        .O(\tmp47_reg_6037[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp47_reg_6037[3]_i_2 
       (.I0(gaussian_mac_mulaEe0_U92_n_16),
        .I1(gaussian_mac_mulaFfa_U94_n_15),
        .O(\tmp47_reg_6037[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp47_reg_6037[3]_i_3 
       (.I0(gaussian_mac_mulaEe0_U92_n_17),
        .I1(gaussian_mac_mulaFfa_U94_n_16),
        .O(\tmp47_reg_6037[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp47_reg_6037[3]_i_4 
       (.I0(gaussian_mac_mulaEe0_U92_n_18),
        .I1(gaussian_mac_mulaFfa_U94_n_17),
        .O(\tmp47_reg_6037[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp47_reg_6037[3]_i_5 
       (.I0(gaussian_mac_mulaEe0_U92_n_19),
        .I1(gaussian_mac_mulaFfa_U94_n_18),
        .O(\tmp47_reg_6037[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp47_reg_6037[7]_i_2 
       (.I0(gaussian_mac_mulaEe0_U92_n_12),
        .I1(gaussian_mac_mulaFfa_U94_n_11),
        .O(\tmp47_reg_6037[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp47_reg_6037[7]_i_3 
       (.I0(gaussian_mac_mulaEe0_U92_n_13),
        .I1(gaussian_mac_mulaFfa_U94_n_12),
        .O(\tmp47_reg_6037[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp47_reg_6037[7]_i_4 
       (.I0(gaussian_mac_mulaEe0_U92_n_14),
        .I1(gaussian_mac_mulaFfa_U94_n_13),
        .O(\tmp47_reg_6037[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp47_reg_6037[7]_i_5 
       (.I0(gaussian_mac_mulaEe0_U92_n_15),
        .I1(gaussian_mac_mulaFfa_U94_n_14),
        .O(\tmp47_reg_6037[7]_i_5_n_0 ));
  FDRE \tmp47_reg_6037_reg[0] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp47_fu_3776_p2[0]),
        .Q(tmp47_reg_6037[0]),
        .R(1'b0));
  FDRE \tmp47_reg_6037_reg[10] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp47_fu_3776_p2[10]),
        .Q(tmp47_reg_6037[10]),
        .R(1'b0));
  FDRE \tmp47_reg_6037_reg[11] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp47_fu_3776_p2[11]),
        .Q(tmp47_reg_6037[11]),
        .R(1'b0));
  CARRY4 \tmp47_reg_6037_reg[11]_i_1 
       (.CI(\tmp47_reg_6037_reg[7]_i_1_n_0 ),
        .CO({\tmp47_reg_6037_reg[11]_i_1_n_0 ,\tmp47_reg_6037_reg[11]_i_1_n_1 ,\tmp47_reg_6037_reg[11]_i_1_n_2 ,\tmp47_reg_6037_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({gaussian_mac_mulaEe0_U92_n_8,gaussian_mac_mulaEe0_U92_n_9,gaussian_mac_mulaEe0_U92_n_10,gaussian_mac_mulaEe0_U92_n_11}),
        .O(tmp47_fu_3776_p2[11:8]),
        .S({\tmp47_reg_6037[11]_i_2_n_0 ,\tmp47_reg_6037[11]_i_3_n_0 ,\tmp47_reg_6037[11]_i_4_n_0 ,\tmp47_reg_6037[11]_i_5_n_0 }));
  FDRE \tmp47_reg_6037_reg[12] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp47_fu_3776_p2[12]),
        .Q(tmp47_reg_6037[12]),
        .R(1'b0));
  FDRE \tmp47_reg_6037_reg[13] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp47_fu_3776_p2[13]),
        .Q(tmp47_reg_6037[13]),
        .R(1'b0));
  FDRE \tmp47_reg_6037_reg[14] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp47_fu_3776_p2[14]),
        .Q(tmp47_reg_6037[14]),
        .R(1'b0));
  FDRE \tmp47_reg_6037_reg[15] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp47_fu_3776_p2[15]),
        .Q(tmp47_reg_6037[15]),
        .R(1'b0));
  CARRY4 \tmp47_reg_6037_reg[15]_i_1 
       (.CI(\tmp47_reg_6037_reg[11]_i_1_n_0 ),
        .CO({\tmp47_reg_6037_reg[15]_i_1_n_0 ,\tmp47_reg_6037_reg[15]_i_1_n_1 ,\tmp47_reg_6037_reg[15]_i_1_n_2 ,\tmp47_reg_6037_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({gaussian_mac_mulaEe0_U92_n_4,gaussian_mac_mulaEe0_U92_n_5,gaussian_mac_mulaEe0_U92_n_6,gaussian_mac_mulaEe0_U92_n_7}),
        .O(tmp47_fu_3776_p2[15:12]),
        .S({\tmp47_reg_6037[15]_i_2_n_0 ,\tmp47_reg_6037[15]_i_3_n_0 ,\tmp47_reg_6037[15]_i_4_n_0 ,\tmp47_reg_6037[15]_i_5_n_0 }));
  FDRE \tmp47_reg_6037_reg[16] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp47_fu_3776_p2[16]),
        .Q(tmp47_reg_6037[16]),
        .R(1'b0));
  FDRE \tmp47_reg_6037_reg[17] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp47_fu_3776_p2[17]),
        .Q(tmp47_reg_6037[17]),
        .R(1'b0));
  FDRE \tmp47_reg_6037_reg[18] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp47_fu_3776_p2[18]),
        .Q(tmp47_reg_6037[18]),
        .R(1'b0));
  FDRE \tmp47_reg_6037_reg[19] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp47_fu_3776_p2[19]),
        .Q(tmp47_reg_6037[19]),
        .R(1'b0));
  CARRY4 \tmp47_reg_6037_reg[19]_i_2 
       (.CI(\tmp47_reg_6037_reg[15]_i_1_n_0 ),
        .CO({\NLW_tmp47_reg_6037_reg[19]_i_2_CO_UNCONNECTED [3],\tmp47_reg_6037_reg[19]_i_2_n_1 ,\tmp47_reg_6037_reg[19]_i_2_n_2 ,\tmp47_reg_6037_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,gaussian_mac_mulaEe0_U92_n_1,gaussian_mac_mulaEe0_U92_n_2,gaussian_mac_mulaEe0_U92_n_3}),
        .O(tmp47_fu_3776_p2[19:16]),
        .S({gaussian_mac_mulaEe0_U92_n_0,\tmp47_reg_6037[19]_i_3_n_0 ,\tmp47_reg_6037[19]_i_4_n_0 ,\tmp47_reg_6037[19]_i_5_n_0 }));
  FDRE \tmp47_reg_6037_reg[1] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp47_fu_3776_p2[1]),
        .Q(tmp47_reg_6037[1]),
        .R(1'b0));
  FDRE \tmp47_reg_6037_reg[2] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp47_fu_3776_p2[2]),
        .Q(tmp47_reg_6037[2]),
        .R(1'b0));
  FDRE \tmp47_reg_6037_reg[3] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp47_fu_3776_p2[3]),
        .Q(tmp47_reg_6037[3]),
        .R(1'b0));
  CARRY4 \tmp47_reg_6037_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp47_reg_6037_reg[3]_i_1_n_0 ,\tmp47_reg_6037_reg[3]_i_1_n_1 ,\tmp47_reg_6037_reg[3]_i_1_n_2 ,\tmp47_reg_6037_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({gaussian_mac_mulaEe0_U92_n_16,gaussian_mac_mulaEe0_U92_n_17,gaussian_mac_mulaEe0_U92_n_18,gaussian_mac_mulaEe0_U92_n_19}),
        .O(tmp47_fu_3776_p2[3:0]),
        .S({\tmp47_reg_6037[3]_i_2_n_0 ,\tmp47_reg_6037[3]_i_3_n_0 ,\tmp47_reg_6037[3]_i_4_n_0 ,\tmp47_reg_6037[3]_i_5_n_0 }));
  FDRE \tmp47_reg_6037_reg[4] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp47_fu_3776_p2[4]),
        .Q(tmp47_reg_6037[4]),
        .R(1'b0));
  FDRE \tmp47_reg_6037_reg[5] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp47_fu_3776_p2[5]),
        .Q(tmp47_reg_6037[5]),
        .R(1'b0));
  FDRE \tmp47_reg_6037_reg[6] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp47_fu_3776_p2[6]),
        .Q(tmp47_reg_6037[6]),
        .R(1'b0));
  FDRE \tmp47_reg_6037_reg[7] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp47_fu_3776_p2[7]),
        .Q(tmp47_reg_6037[7]),
        .R(1'b0));
  CARRY4 \tmp47_reg_6037_reg[7]_i_1 
       (.CI(\tmp47_reg_6037_reg[3]_i_1_n_0 ),
        .CO({\tmp47_reg_6037_reg[7]_i_1_n_0 ,\tmp47_reg_6037_reg[7]_i_1_n_1 ,\tmp47_reg_6037_reg[7]_i_1_n_2 ,\tmp47_reg_6037_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({gaussian_mac_mulaEe0_U92_n_12,gaussian_mac_mulaEe0_U92_n_13,gaussian_mac_mulaEe0_U92_n_14,gaussian_mac_mulaEe0_U92_n_15}),
        .O(tmp47_fu_3776_p2[7:4]),
        .S({\tmp47_reg_6037[7]_i_2_n_0 ,\tmp47_reg_6037[7]_i_3_n_0 ,\tmp47_reg_6037[7]_i_4_n_0 ,\tmp47_reg_6037[7]_i_5_n_0 }));
  FDRE \tmp47_reg_6037_reg[8] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp47_fu_3776_p2[8]),
        .Q(tmp47_reg_6037[8]),
        .R(1'b0));
  FDRE \tmp47_reg_6037_reg[9] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp47_fu_3776_p2[9]),
        .Q(tmp47_reg_6037[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp49_reg_5932_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_22_reg_5627}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp49_reg_5932_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp49_reg_5932_reg_BCOUT_UNCONNECTED[17:0]),
        .C({gaussian_mac_mulawdI_U76_n_0,gaussian_mac_mulawdI_U76_n_0,gaussian_mac_mulawdI_U76_n_0,gaussian_mac_mulawdI_U76_n_0,gaussian_mac_mulawdI_U76_n_0,gaussian_mac_mulawdI_U76_n_0,gaussian_mac_mulawdI_U76_n_0,gaussian_mac_mulawdI_U76_n_0,gaussian_mac_mulawdI_U76_n_0,gaussian_mac_mulawdI_U76_n_0,gaussian_mac_mulawdI_U76_n_0,gaussian_mac_mulawdI_U76_n_0,gaussian_mac_mulawdI_U76_n_0,gaussian_mac_mulawdI_U76_n_0,gaussian_mac_mulawdI_U76_n_0,gaussian_mac_mulawdI_U76_n_0,gaussian_mac_mulawdI_U76_n_0,gaussian_mac_mulawdI_U76_n_0,gaussian_mac_mulawdI_U76_n_0,gaussian_mac_mulawdI_U76_n_0,gaussian_mac_mulawdI_U76_n_0,gaussian_mac_mulawdI_U76_n_0,gaussian_mac_mulawdI_U76_n_0,gaussian_mac_mulawdI_U76_n_0,gaussian_mac_mulawdI_U76_n_0,gaussian_mac_mulawdI_U76_n_0,gaussian_mac_mulawdI_U76_n_0,gaussian_mac_mulawdI_U76_n_0,gaussian_mac_mulawdI_U76_n_0,gaussian_mac_mulawdI_U76_n_0,gaussian_mac_mulawdI_U76_n_0,gaussian_mac_mulawdI_U76_n_1,gaussian_mac_mulawdI_U76_n_2,gaussian_mac_mulawdI_U76_n_3,gaussian_mac_mulawdI_U76_n_4,gaussian_mac_mulawdI_U76_n_5,gaussian_mac_mulawdI_U76_n_6,gaussian_mac_mulawdI_U76_n_7,gaussian_mac_mulawdI_U76_n_8,gaussian_mac_mulawdI_U76_n_9,gaussian_mac_mulawdI_U76_n_10,gaussian_mac_mulawdI_U76_n_11,gaussian_mac_mulawdI_U76_n_12,gaussian_mac_mulawdI_U76_n_13,gaussian_mac_mulawdI_U76_n_14,gaussian_mac_mulawdI_U76_n_15,gaussian_mac_mulawdI_U76_n_16,gaussian_mac_mulawdI_U76_n_17}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp49_reg_5932_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp49_reg_5932_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone9_in),
        .CEA2(ap_block_pp0_stage0_subdone9_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(tmp49_reg_59320),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp49_reg_5932_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp49_reg_5932_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp49_reg_5932_reg_P_UNCONNECTED[47:18],tmp49_reg_5932_reg_n_88,tmp49_reg_5932_reg_n_89,tmp49_reg_5932_reg_n_90,tmp49_reg_5932_reg_n_91,tmp49_reg_5932_reg_n_92,tmp49_reg_5932_reg_n_93,tmp49_reg_5932_reg_n_94,tmp49_reg_5932_reg_n_95,tmp49_reg_5932_reg_n_96,tmp49_reg_5932_reg_n_97,tmp49_reg_5932_reg_n_98,tmp49_reg_5932_reg_n_99,tmp49_reg_5932_reg_n_100,tmp49_reg_5932_reg_n_101,tmp49_reg_5932_reg_n_102,tmp49_reg_5932_reg_n_103,tmp49_reg_5932_reg_n_104,tmp49_reg_5932_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp49_reg_5932_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp49_reg_5932_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp49_reg_5932_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp49_reg_5932_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(0),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("TRUE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp51_reg_5937_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_5_fu_286}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp51_reg_5937_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp51_reg_5937_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp51_reg_5937_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp51_reg_5937_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_1_fu_2700),
        .CEA2(src_kernel_win_0_va_1_fu_2700),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(ap_block_pp0_stage0_subdone9_in),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(tmp49_reg_59320),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp51_reg_5937_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp51_reg_5937_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp51_reg_5937_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp51_reg_5937_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp51_reg_5937_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp51_reg_5937_reg_n_106,tmp51_reg_5937_reg_n_107,tmp51_reg_5937_reg_n_108,tmp51_reg_5937_reg_n_109,tmp51_reg_5937_reg_n_110,tmp51_reg_5937_reg_n_111,tmp51_reg_5937_reg_n_112,tmp51_reg_5937_reg_n_113,tmp51_reg_5937_reg_n_114,tmp51_reg_5937_reg_n_115,tmp51_reg_5937_reg_n_116,tmp51_reg_5937_reg_n_117,tmp51_reg_5937_reg_n_118,tmp51_reg_5937_reg_n_119,tmp51_reg_5937_reg_n_120,tmp51_reg_5937_reg_n_121,tmp51_reg_5937_reg_n_122,tmp51_reg_5937_reg_n_123,tmp51_reg_5937_reg_n_124,tmp51_reg_5937_reg_n_125,tmp51_reg_5937_reg_n_126,tmp51_reg_5937_reg_n_127,tmp51_reg_5937_reg_n_128,tmp51_reg_5937_reg_n_129,tmp51_reg_5937_reg_n_130,tmp51_reg_5937_reg_n_131,tmp51_reg_5937_reg_n_132,tmp51_reg_5937_reg_n_133,tmp51_reg_5937_reg_n_134,tmp51_reg_5937_reg_n_135,tmp51_reg_5937_reg_n_136,tmp51_reg_5937_reg_n_137,tmp51_reg_5937_reg_n_138,tmp51_reg_5937_reg_n_139,tmp51_reg_5937_reg_n_140,tmp51_reg_5937_reg_n_141,tmp51_reg_5937_reg_n_142,tmp51_reg_5937_reg_n_143,tmp51_reg_5937_reg_n_144,tmp51_reg_5937_reg_n_145,tmp51_reg_5937_reg_n_146,tmp51_reg_5937_reg_n_147,tmp51_reg_5937_reg_n_148,tmp51_reg_5937_reg_n_149,tmp51_reg_5937_reg_n_150,tmp51_reg_5937_reg_n_151,tmp51_reg_5937_reg_n_152,tmp51_reg_5937_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp51_reg_5937_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h08)) 
    tmp51_reg_5937_reg_i_1
       (.I0(or_cond_i_reg_5502_pp0_iter4_reg),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(k_buf_2_val_9_U_n_35),
        .O(tmp49_reg_59320));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp54_reg_6042[11]_i_2 
       (.I0(gaussian_mac_mulatde_U93_n_7),
        .I1(gaussian_ama_addmGfk_U95_n_6),
        .O(\tmp54_reg_6042[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp54_reg_6042[11]_i_3 
       (.I0(gaussian_mac_mulatde_U93_n_8),
        .I1(gaussian_ama_addmGfk_U95_n_7),
        .O(\tmp54_reg_6042[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp54_reg_6042[11]_i_4 
       (.I0(gaussian_mac_mulatde_U93_n_9),
        .I1(gaussian_ama_addmGfk_U95_n_8),
        .O(\tmp54_reg_6042[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp54_reg_6042[11]_i_5 
       (.I0(gaussian_mac_mulatde_U93_n_10),
        .I1(gaussian_ama_addmGfk_U95_n_9),
        .O(\tmp54_reg_6042[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp54_reg_6042[15]_i_2 
       (.I0(gaussian_mac_mulatde_U93_n_3),
        .I1(gaussian_ama_addmGfk_U95_n_2),
        .O(\tmp54_reg_6042[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp54_reg_6042[15]_i_3 
       (.I0(gaussian_mac_mulatde_U93_n_4),
        .I1(gaussian_ama_addmGfk_U95_n_3),
        .O(\tmp54_reg_6042[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp54_reg_6042[15]_i_4 
       (.I0(gaussian_mac_mulatde_U93_n_5),
        .I1(gaussian_ama_addmGfk_U95_n_4),
        .O(\tmp54_reg_6042[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp54_reg_6042[15]_i_5 
       (.I0(gaussian_mac_mulatde_U93_n_6),
        .I1(gaussian_ama_addmGfk_U95_n_5),
        .O(\tmp54_reg_6042[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp54_reg_6042[18]_i_2 
       (.I0(gaussian_mac_mulatde_U93_n_1),
        .I1(gaussian_ama_addmGfk_U95_n_0),
        .O(\tmp54_reg_6042[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp54_reg_6042[18]_i_3 
       (.I0(gaussian_mac_mulatde_U93_n_2),
        .I1(gaussian_ama_addmGfk_U95_n_1),
        .O(\tmp54_reg_6042[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp54_reg_6042[3]_i_2 
       (.I0(gaussian_mac_mulatde_U93_n_15),
        .I1(gaussian_ama_addmGfk_U95_n_14),
        .O(\tmp54_reg_6042[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp54_reg_6042[3]_i_3 
       (.I0(gaussian_mac_mulatde_U93_n_16),
        .I1(gaussian_ama_addmGfk_U95_n_15),
        .O(\tmp54_reg_6042[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp54_reg_6042[3]_i_4 
       (.I0(gaussian_mac_mulatde_U93_n_17),
        .I1(gaussian_ama_addmGfk_U95_n_16),
        .O(\tmp54_reg_6042[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp54_reg_6042[3]_i_5 
       (.I0(gaussian_mac_mulatde_U93_n_18),
        .I1(gaussian_ama_addmGfk_U95_n_17),
        .O(\tmp54_reg_6042[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp54_reg_6042[7]_i_2 
       (.I0(gaussian_mac_mulatde_U93_n_11),
        .I1(gaussian_ama_addmGfk_U95_n_10),
        .O(\tmp54_reg_6042[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp54_reg_6042[7]_i_3 
       (.I0(gaussian_mac_mulatde_U93_n_12),
        .I1(gaussian_ama_addmGfk_U95_n_11),
        .O(\tmp54_reg_6042[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp54_reg_6042[7]_i_4 
       (.I0(gaussian_mac_mulatde_U93_n_13),
        .I1(gaussian_ama_addmGfk_U95_n_12),
        .O(\tmp54_reg_6042[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp54_reg_6042[7]_i_5 
       (.I0(gaussian_mac_mulatde_U93_n_14),
        .I1(gaussian_ama_addmGfk_U95_n_13),
        .O(\tmp54_reg_6042[7]_i_5_n_0 ));
  FDRE \tmp54_reg_6042_reg[0] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp54_fu_3787_p2[0]),
        .Q(tmp54_reg_6042[0]),
        .R(1'b0));
  FDRE \tmp54_reg_6042_reg[10] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp54_fu_3787_p2[10]),
        .Q(tmp54_reg_6042[10]),
        .R(1'b0));
  FDRE \tmp54_reg_6042_reg[11] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp54_fu_3787_p2[11]),
        .Q(tmp54_reg_6042[11]),
        .R(1'b0));
  CARRY4 \tmp54_reg_6042_reg[11]_i_1 
       (.CI(\tmp54_reg_6042_reg[7]_i_1_n_0 ),
        .CO({\tmp54_reg_6042_reg[11]_i_1_n_0 ,\tmp54_reg_6042_reg[11]_i_1_n_1 ,\tmp54_reg_6042_reg[11]_i_1_n_2 ,\tmp54_reg_6042_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({gaussian_mac_mulatde_U93_n_7,gaussian_mac_mulatde_U93_n_8,gaussian_mac_mulatde_U93_n_9,gaussian_mac_mulatde_U93_n_10}),
        .O(tmp54_fu_3787_p2[11:8]),
        .S({\tmp54_reg_6042[11]_i_2_n_0 ,\tmp54_reg_6042[11]_i_3_n_0 ,\tmp54_reg_6042[11]_i_4_n_0 ,\tmp54_reg_6042[11]_i_5_n_0 }));
  FDRE \tmp54_reg_6042_reg[12] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp54_fu_3787_p2[12]),
        .Q(tmp54_reg_6042[12]),
        .R(1'b0));
  FDRE \tmp54_reg_6042_reg[13] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp54_fu_3787_p2[13]),
        .Q(tmp54_reg_6042[13]),
        .R(1'b0));
  FDRE \tmp54_reg_6042_reg[14] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp54_fu_3787_p2[14]),
        .Q(tmp54_reg_6042[14]),
        .R(1'b0));
  FDRE \tmp54_reg_6042_reg[15] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp54_fu_3787_p2[15]),
        .Q(tmp54_reg_6042[15]),
        .R(1'b0));
  CARRY4 \tmp54_reg_6042_reg[15]_i_1 
       (.CI(\tmp54_reg_6042_reg[11]_i_1_n_0 ),
        .CO({\tmp54_reg_6042_reg[15]_i_1_n_0 ,\tmp54_reg_6042_reg[15]_i_1_n_1 ,\tmp54_reg_6042_reg[15]_i_1_n_2 ,\tmp54_reg_6042_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({gaussian_mac_mulatde_U93_n_3,gaussian_mac_mulatde_U93_n_4,gaussian_mac_mulatde_U93_n_5,gaussian_mac_mulatde_U93_n_6}),
        .O(tmp54_fu_3787_p2[15:12]),
        .S({\tmp54_reg_6042[15]_i_2_n_0 ,\tmp54_reg_6042[15]_i_3_n_0 ,\tmp54_reg_6042[15]_i_4_n_0 ,\tmp54_reg_6042[15]_i_5_n_0 }));
  FDRE \tmp54_reg_6042_reg[16] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp54_fu_3787_p2[16]),
        .Q(tmp54_reg_6042[16]),
        .R(1'b0));
  FDRE \tmp54_reg_6042_reg[17] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp54_fu_3787_p2[17]),
        .Q(tmp54_reg_6042[17]),
        .R(1'b0));
  FDRE \tmp54_reg_6042_reg[18] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp54_fu_3787_p2[18]),
        .Q(tmp54_reg_6042[18]),
        .R(1'b0));
  CARRY4 \tmp54_reg_6042_reg[18]_i_1 
       (.CI(\tmp54_reg_6042_reg[15]_i_1_n_0 ),
        .CO({\NLW_tmp54_reg_6042_reg[18]_i_1_CO_UNCONNECTED [3:2],\tmp54_reg_6042_reg[18]_i_1_n_2 ,\tmp54_reg_6042_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,gaussian_mac_mulatde_U93_n_1,gaussian_mac_mulatde_U93_n_2}),
        .O({\NLW_tmp54_reg_6042_reg[18]_i_1_O_UNCONNECTED [3],tmp54_fu_3787_p2[18:16]}),
        .S({1'b0,gaussian_mac_mulatde_U93_n_0,\tmp54_reg_6042[18]_i_2_n_0 ,\tmp54_reg_6042[18]_i_3_n_0 }));
  FDRE \tmp54_reg_6042_reg[1] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp54_fu_3787_p2[1]),
        .Q(tmp54_reg_6042[1]),
        .R(1'b0));
  FDRE \tmp54_reg_6042_reg[2] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp54_fu_3787_p2[2]),
        .Q(tmp54_reg_6042[2]),
        .R(1'b0));
  FDRE \tmp54_reg_6042_reg[3] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp54_fu_3787_p2[3]),
        .Q(tmp54_reg_6042[3]),
        .R(1'b0));
  CARRY4 \tmp54_reg_6042_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp54_reg_6042_reg[3]_i_1_n_0 ,\tmp54_reg_6042_reg[3]_i_1_n_1 ,\tmp54_reg_6042_reg[3]_i_1_n_2 ,\tmp54_reg_6042_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({gaussian_mac_mulatde_U93_n_15,gaussian_mac_mulatde_U93_n_16,gaussian_mac_mulatde_U93_n_17,gaussian_mac_mulatde_U93_n_18}),
        .O(tmp54_fu_3787_p2[3:0]),
        .S({\tmp54_reg_6042[3]_i_2_n_0 ,\tmp54_reg_6042[3]_i_3_n_0 ,\tmp54_reg_6042[3]_i_4_n_0 ,\tmp54_reg_6042[3]_i_5_n_0 }));
  FDRE \tmp54_reg_6042_reg[4] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp54_fu_3787_p2[4]),
        .Q(tmp54_reg_6042[4]),
        .R(1'b0));
  FDRE \tmp54_reg_6042_reg[5] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp54_fu_3787_p2[5]),
        .Q(tmp54_reg_6042[5]),
        .R(1'b0));
  FDRE \tmp54_reg_6042_reg[6] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp54_fu_3787_p2[6]),
        .Q(tmp54_reg_6042[6]),
        .R(1'b0));
  FDRE \tmp54_reg_6042_reg[7] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp54_fu_3787_p2[7]),
        .Q(tmp54_reg_6042[7]),
        .R(1'b0));
  CARRY4 \tmp54_reg_6042_reg[7]_i_1 
       (.CI(\tmp54_reg_6042_reg[3]_i_1_n_0 ),
        .CO({\tmp54_reg_6042_reg[7]_i_1_n_0 ,\tmp54_reg_6042_reg[7]_i_1_n_1 ,\tmp54_reg_6042_reg[7]_i_1_n_2 ,\tmp54_reg_6042_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({gaussian_mac_mulatde_U93_n_11,gaussian_mac_mulatde_U93_n_12,gaussian_mac_mulatde_U93_n_13,gaussian_mac_mulatde_U93_n_14}),
        .O(tmp54_fu_3787_p2[7:4]),
        .S({\tmp54_reg_6042[7]_i_2_n_0 ,\tmp54_reg_6042[7]_i_3_n_0 ,\tmp54_reg_6042[7]_i_4_n_0 ,\tmp54_reg_6042[7]_i_5_n_0 }));
  FDRE \tmp54_reg_6042_reg[8] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp54_fu_3787_p2[8]),
        .Q(tmp54_reg_6042[8]),
        .R(1'b0));
  FDRE \tmp54_reg_6042_reg[9] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp54_fu_3787_p2[9]),
        .Q(tmp54_reg_6042[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp56_reg_5787_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_1_va_24_fu_2501_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp56_reg_5787_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp56_reg_5787_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gaussian_mac_mulasc4_U57_n_0,gaussian_mac_mulasc4_U57_n_1,gaussian_mac_mulasc4_U57_n_2,gaussian_mac_mulasc4_U57_n_3,gaussian_mac_mulasc4_U57_n_4,gaussian_mac_mulasc4_U57_n_5,gaussian_mac_mulasc4_U57_n_6,gaussian_mac_mulasc4_U57_n_7,gaussian_mac_mulasc4_U57_n_8,gaussian_mac_mulasc4_U57_n_9,gaussian_mac_mulasc4_U57_n_10,gaussian_mac_mulasc4_U57_n_11,gaussian_mac_mulasc4_U57_n_12,gaussian_mac_mulasc4_U57_n_13,gaussian_mac_mulasc4_U57_n_14,gaussian_mac_mulasc4_U57_n_15,gaussian_mac_mulasc4_U57_n_16,gaussian_mac_mulasc4_U57_n_17}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp56_reg_5787_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp56_reg_5787_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(gaussian_mac_mularcU_U51_n_48),
        .CEA2(p_19_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(tmp37_reg_57620),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp56_reg_5787_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp56_reg_5787_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp56_reg_5787_reg_P_UNCONNECTED[47:19],tmp56_reg_5787_reg_n_87,tmp56_reg_5787_reg_n_88,tmp56_reg_5787_reg_n_89,tmp56_reg_5787_reg_n_90,tmp56_reg_5787_reg_n_91,tmp56_reg_5787_reg_n_92,tmp56_reg_5787_reg_n_93,tmp56_reg_5787_reg_n_94,tmp56_reg_5787_reg_n_95,tmp56_reg_5787_reg_n_96,tmp56_reg_5787_reg_n_97,tmp56_reg_5787_reg_n_98,tmp56_reg_5787_reg_n_99,tmp56_reg_5787_reg_n_100,tmp56_reg_5787_reg_n_101,tmp56_reg_5787_reg_n_102,tmp56_reg_5787_reg_n_103,tmp56_reg_5787_reg_n_104,tmp56_reg_5787_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp56_reg_5787_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp56_reg_5787_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp56_reg_5787_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp56_reg_5787_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp57_reg_5792_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp57_reg_5792_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_1_va_13_fu_398}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp57_reg_5792_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp57_reg_5792_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp57_reg_5792_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(src_kernel_win_0_va_12_fu_3140),
        .CEB2(src_kernel_win_0_va_12_fu_3140),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(tmp37_reg_57620),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp57_reg_5792_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp57_reg_5792_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp57_reg_5792_reg_P_UNCONNECTED[47:17],tmp57_reg_5792_reg_n_89,tmp57_reg_5792_reg_n_90,tmp57_reg_5792_reg_n_91,tmp57_reg_5792_reg_n_92,tmp57_reg_5792_reg_n_93,tmp57_reg_5792_reg_n_94,tmp57_reg_5792_reg_n_95,tmp57_reg_5792_reg_n_96,tmp57_reg_5792_reg_n_97,tmp57_reg_5792_reg_n_98,tmp57_reg_5792_reg_n_99,tmp57_reg_5792_reg_n_100,tmp57_reg_5792_reg_n_101,tmp57_reg_5792_reg_n_102,tmp57_reg_5792_reg_n_103,tmp57_reg_5792_reg_n_104,tmp57_reg_5792_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp57_reg_5792_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp57_reg_5792_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({gaussian_mac_mularcU_U59_n_0,gaussian_mac_mularcU_U59_n_1,gaussian_mac_mularcU_U59_n_2,gaussian_mac_mularcU_U59_n_3,gaussian_mac_mularcU_U59_n_4,gaussian_mac_mularcU_U59_n_5,gaussian_mac_mularcU_U59_n_6,gaussian_mac_mularcU_U59_n_7,gaussian_mac_mularcU_U59_n_8,gaussian_mac_mularcU_U59_n_9,gaussian_mac_mularcU_U59_n_10,gaussian_mac_mularcU_U59_n_11,gaussian_mac_mularcU_U59_n_12,gaussian_mac_mularcU_U59_n_13,gaussian_mac_mularcU_U59_n_14,gaussian_mac_mularcU_U59_n_15,gaussian_mac_mularcU_U59_n_16,gaussian_mac_mularcU_U59_n_17,gaussian_mac_mularcU_U59_n_18,gaussian_mac_mularcU_U59_n_19,gaussian_mac_mularcU_U59_n_20,gaussian_mac_mularcU_U59_n_21,gaussian_mac_mularcU_U59_n_22,gaussian_mac_mularcU_U59_n_23,gaussian_mac_mularcU_U59_n_24,gaussian_mac_mularcU_U59_n_25,gaussian_mac_mularcU_U59_n_26,gaussian_mac_mularcU_U59_n_27,gaussian_mac_mularcU_U59_n_28,gaussian_mac_mularcU_U59_n_29,gaussian_mac_mularcU_U59_n_30,gaussian_mac_mularcU_U59_n_31,gaussian_mac_mularcU_U59_n_32,gaussian_mac_mularcU_U59_n_33,gaussian_mac_mularcU_U59_n_34,gaussian_mac_mularcU_U59_n_35,gaussian_mac_mularcU_U59_n_36,gaussian_mac_mularcU_U59_n_37,gaussian_mac_mularcU_U59_n_38,gaussian_mac_mularcU_U59_n_39,gaussian_mac_mularcU_U59_n_40,gaussian_mac_mularcU_U59_n_41,gaussian_mac_mularcU_U59_n_42,gaussian_mac_mularcU_U59_n_43,gaussian_mac_mularcU_U59_n_44,gaussian_mac_mularcU_U59_n_45,gaussian_mac_mularcU_U59_n_46,gaussian_mac_mularcU_U59_n_47}),
        .PCOUT(NLW_tmp57_reg_5792_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp57_reg_5792_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp60_reg_5867_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_1_va_9_fu_382}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp60_reg_5867_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp60_reg_5867_reg_BCOUT_UNCONNECTED[17:0]),
        .C({gaussian_mac_mulawdI_U68_n_0,gaussian_mac_mulawdI_U68_n_0,gaussian_mac_mulawdI_U68_n_0,gaussian_mac_mulawdI_U68_n_0,gaussian_mac_mulawdI_U68_n_0,gaussian_mac_mulawdI_U68_n_0,gaussian_mac_mulawdI_U68_n_0,gaussian_mac_mulawdI_U68_n_0,gaussian_mac_mulawdI_U68_n_0,gaussian_mac_mulawdI_U68_n_0,gaussian_mac_mulawdI_U68_n_0,gaussian_mac_mulawdI_U68_n_0,gaussian_mac_mulawdI_U68_n_0,gaussian_mac_mulawdI_U68_n_0,gaussian_mac_mulawdI_U68_n_0,gaussian_mac_mulawdI_U68_n_0,gaussian_mac_mulawdI_U68_n_0,gaussian_mac_mulawdI_U68_n_0,gaussian_mac_mulawdI_U68_n_0,gaussian_mac_mulawdI_U68_n_0,gaussian_mac_mulawdI_U68_n_0,gaussian_mac_mulawdI_U68_n_0,gaussian_mac_mulawdI_U68_n_0,gaussian_mac_mulawdI_U68_n_0,gaussian_mac_mulawdI_U68_n_0,gaussian_mac_mulawdI_U68_n_0,gaussian_mac_mulawdI_U68_n_0,gaussian_mac_mulawdI_U68_n_0,gaussian_mac_mulawdI_U68_n_0,gaussian_mac_mulawdI_U68_n_0,gaussian_mac_mulawdI_U68_n_0,gaussian_mac_mulawdI_U68_n_1,gaussian_mac_mulawdI_U68_n_2,gaussian_mac_mulawdI_U68_n_3,gaussian_mac_mulawdI_U68_n_4,gaussian_mac_mulawdI_U68_n_5,gaussian_mac_mulawdI_U68_n_6,gaussian_mac_mulawdI_U68_n_7,gaussian_mac_mulawdI_U68_n_8,gaussian_mac_mulawdI_U68_n_9,gaussian_mac_mulawdI_U68_n_10,gaussian_mac_mulawdI_U68_n_11,gaussian_mac_mulawdI_U68_n_12,gaussian_mac_mulawdI_U68_n_13,gaussian_mac_mulawdI_U68_n_14,gaussian_mac_mulawdI_U68_n_15,gaussian_mac_mulawdI_U68_n_16,gaussian_mac_mulawdI_U68_n_17}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp60_reg_5867_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp60_reg_5867_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_10_fu_3060),
        .CEA2(src_kernel_win_0_va_10_fu_3060),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_Val2_75_0_1_2_reg_58370),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp60_reg_5867_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp60_reg_5867_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp60_reg_5867_reg_P_UNCONNECTED[47:18],tmp60_reg_5867_reg_n_88,tmp60_reg_5867_reg_n_89,tmp60_reg_5867_reg_n_90,tmp60_reg_5867_reg_n_91,tmp60_reg_5867_reg_n_92,tmp60_reg_5867_reg_n_93,tmp60_reg_5867_reg_n_94,tmp60_reg_5867_reg_n_95,tmp60_reg_5867_reg_n_96,tmp60_reg_5867_reg_n_97,tmp60_reg_5867_reg_n_98,tmp60_reg_5867_reg_n_99,tmp60_reg_5867_reg_n_100,tmp60_reg_5867_reg_n_101,tmp60_reg_5867_reg_n_102,tmp60_reg_5867_reg_n_103,tmp60_reg_5867_reg_n_104,tmp60_reg_5867_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp60_reg_5867_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp60_reg_5867_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp60_reg_5867_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp60_reg_5867_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp63_reg_6047_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp63_reg_6047_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_1_va_9_fu_382}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp63_reg_6047_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp63_reg_6047_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp63_reg_6047_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_18_in),
        .CEB2(ap_block_pp0_stage0_subdone9_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(tmp44_reg_60320),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp63_reg_6047_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp63_reg_6047_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp63_reg_6047_reg_P_UNCONNECTED[47:22],tmp63_reg_6047_reg_n_84,tmp63_reg_6047_reg_n_85,tmp63_reg_6047_reg_n_86,tmp63_reg_6047_reg_n_87,tmp63_reg_6047_reg_n_88,tmp63_reg_6047_reg_n_89,tmp63_reg_6047_reg_n_90,tmp63_reg_6047_reg_n_91,tmp63_reg_6047_reg_n_92,tmp63_reg_6047_reg_n_93,tmp63_reg_6047_reg_n_94,tmp63_reg_6047_reg_n_95,tmp63_reg_6047_reg_n_96,tmp63_reg_6047_reg_n_97,tmp63_reg_6047_reg_n_98,tmp63_reg_6047_reg_n_99,tmp63_reg_6047_reg_n_100,tmp63_reg_6047_reg_n_101,tmp63_reg_6047_reg_n_102,tmp63_reg_6047_reg_n_103,tmp63_reg_6047_reg_n_104,tmp63_reg_6047_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp63_reg_6047_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp63_reg_6047_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({gaussian_mac_mulaDeQ_U97_n_0,gaussian_mac_mulaDeQ_U97_n_1,gaussian_mac_mulaDeQ_U97_n_2,gaussian_mac_mulaDeQ_U97_n_3,gaussian_mac_mulaDeQ_U97_n_4,gaussian_mac_mulaDeQ_U97_n_5,gaussian_mac_mulaDeQ_U97_n_6,gaussian_mac_mulaDeQ_U97_n_7,gaussian_mac_mulaDeQ_U97_n_8,gaussian_mac_mulaDeQ_U97_n_9,gaussian_mac_mulaDeQ_U97_n_10,gaussian_mac_mulaDeQ_U97_n_11,gaussian_mac_mulaDeQ_U97_n_12,gaussian_mac_mulaDeQ_U97_n_13,gaussian_mac_mulaDeQ_U97_n_14,gaussian_mac_mulaDeQ_U97_n_15,gaussian_mac_mulaDeQ_U97_n_16,gaussian_mac_mulaDeQ_U97_n_17,gaussian_mac_mulaDeQ_U97_n_18,gaussian_mac_mulaDeQ_U97_n_19,gaussian_mac_mulaDeQ_U97_n_20,gaussian_mac_mulaDeQ_U97_n_21,gaussian_mac_mulaDeQ_U97_n_22,gaussian_mac_mulaDeQ_U97_n_23,gaussian_mac_mulaDeQ_U97_n_24,gaussian_mac_mulaDeQ_U97_n_25,gaussian_mac_mulaDeQ_U97_n_26,gaussian_mac_mulaDeQ_U97_n_27,gaussian_mac_mulaDeQ_U97_n_28,gaussian_mac_mulaDeQ_U97_n_29,gaussian_mac_mulaDeQ_U97_n_30,gaussian_mac_mulaDeQ_U97_n_31,gaussian_mac_mulaDeQ_U97_n_32,gaussian_mac_mulaDeQ_U97_n_33,gaussian_mac_mulaDeQ_U97_n_34,gaussian_mac_mulaDeQ_U97_n_35,gaussian_mac_mulaDeQ_U97_n_36,gaussian_mac_mulaDeQ_U97_n_37,gaussian_mac_mulaDeQ_U97_n_38,gaussian_mac_mulaDeQ_U97_n_39,gaussian_mac_mulaDeQ_U97_n_40,gaussian_mac_mulaDeQ_U97_n_41,gaussian_mac_mulaDeQ_U97_n_42,gaussian_mac_mulaDeQ_U97_n_43,gaussian_mac_mulaDeQ_U97_n_44,gaussian_mac_mulaDeQ_U97_n_45,gaussian_mac_mulaDeQ_U97_n_46,gaussian_mac_mulaDeQ_U97_n_47}),
        .PCOUT(NLW_tmp63_reg_6047_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp63_reg_6047_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp66_reg_6052[11]_i_2 
       (.I0(gaussian_mac_mulaEe0_U98_n_8),
        .I1(gaussian_mac_mulaFfa_U100_n_7),
        .O(\tmp66_reg_6052[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp66_reg_6052[11]_i_3 
       (.I0(gaussian_mac_mulaEe0_U98_n_9),
        .I1(gaussian_mac_mulaFfa_U100_n_8),
        .O(\tmp66_reg_6052[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp66_reg_6052[11]_i_4 
       (.I0(gaussian_mac_mulaEe0_U98_n_10),
        .I1(gaussian_mac_mulaFfa_U100_n_9),
        .O(\tmp66_reg_6052[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp66_reg_6052[11]_i_5 
       (.I0(gaussian_mac_mulaEe0_U98_n_11),
        .I1(gaussian_mac_mulaFfa_U100_n_10),
        .O(\tmp66_reg_6052[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp66_reg_6052[15]_i_2 
       (.I0(gaussian_mac_mulaEe0_U98_n_4),
        .I1(gaussian_mac_mulaFfa_U100_n_3),
        .O(\tmp66_reg_6052[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp66_reg_6052[15]_i_3 
       (.I0(gaussian_mac_mulaEe0_U98_n_5),
        .I1(gaussian_mac_mulaFfa_U100_n_4),
        .O(\tmp66_reg_6052[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp66_reg_6052[15]_i_4 
       (.I0(gaussian_mac_mulaEe0_U98_n_6),
        .I1(gaussian_mac_mulaFfa_U100_n_5),
        .O(\tmp66_reg_6052[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp66_reg_6052[15]_i_5 
       (.I0(gaussian_mac_mulaEe0_U98_n_7),
        .I1(gaussian_mac_mulaFfa_U100_n_6),
        .O(\tmp66_reg_6052[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp66_reg_6052[19]_i_2 
       (.I0(gaussian_mac_mulaEe0_U98_n_1),
        .I1(gaussian_mac_mulaFfa_U100_n_0),
        .O(\tmp66_reg_6052[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp66_reg_6052[19]_i_3 
       (.I0(gaussian_mac_mulaEe0_U98_n_2),
        .I1(gaussian_mac_mulaFfa_U100_n_1),
        .O(\tmp66_reg_6052[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp66_reg_6052[19]_i_4 
       (.I0(gaussian_mac_mulaEe0_U98_n_3),
        .I1(gaussian_mac_mulaFfa_U100_n_2),
        .O(\tmp66_reg_6052[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp66_reg_6052[3]_i_2 
       (.I0(gaussian_mac_mulaEe0_U98_n_16),
        .I1(gaussian_mac_mulaFfa_U100_n_15),
        .O(\tmp66_reg_6052[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp66_reg_6052[3]_i_3 
       (.I0(gaussian_mac_mulaEe0_U98_n_17),
        .I1(gaussian_mac_mulaFfa_U100_n_16),
        .O(\tmp66_reg_6052[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp66_reg_6052[3]_i_4 
       (.I0(gaussian_mac_mulaEe0_U98_n_18),
        .I1(gaussian_mac_mulaFfa_U100_n_17),
        .O(\tmp66_reg_6052[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp66_reg_6052[3]_i_5 
       (.I0(gaussian_mac_mulaEe0_U98_n_19),
        .I1(gaussian_mac_mulaFfa_U100_n_18),
        .O(\tmp66_reg_6052[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp66_reg_6052[7]_i_2 
       (.I0(gaussian_mac_mulaEe0_U98_n_12),
        .I1(gaussian_mac_mulaFfa_U100_n_11),
        .O(\tmp66_reg_6052[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp66_reg_6052[7]_i_3 
       (.I0(gaussian_mac_mulaEe0_U98_n_13),
        .I1(gaussian_mac_mulaFfa_U100_n_12),
        .O(\tmp66_reg_6052[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp66_reg_6052[7]_i_4 
       (.I0(gaussian_mac_mulaEe0_U98_n_14),
        .I1(gaussian_mac_mulaFfa_U100_n_13),
        .O(\tmp66_reg_6052[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp66_reg_6052[7]_i_5 
       (.I0(gaussian_mac_mulaEe0_U98_n_15),
        .I1(gaussian_mac_mulaFfa_U100_n_14),
        .O(\tmp66_reg_6052[7]_i_5_n_0 ));
  FDRE \tmp66_reg_6052_reg[0] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp66_fu_3819_p2[0]),
        .Q(tmp66_reg_6052[0]),
        .R(1'b0));
  FDRE \tmp66_reg_6052_reg[10] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp66_fu_3819_p2[10]),
        .Q(tmp66_reg_6052[10]),
        .R(1'b0));
  FDRE \tmp66_reg_6052_reg[11] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp66_fu_3819_p2[11]),
        .Q(tmp66_reg_6052[11]),
        .R(1'b0));
  CARRY4 \tmp66_reg_6052_reg[11]_i_1 
       (.CI(\tmp66_reg_6052_reg[7]_i_1_n_0 ),
        .CO({\tmp66_reg_6052_reg[11]_i_1_n_0 ,\tmp66_reg_6052_reg[11]_i_1_n_1 ,\tmp66_reg_6052_reg[11]_i_1_n_2 ,\tmp66_reg_6052_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({gaussian_mac_mulaEe0_U98_n_8,gaussian_mac_mulaEe0_U98_n_9,gaussian_mac_mulaEe0_U98_n_10,gaussian_mac_mulaEe0_U98_n_11}),
        .O(tmp66_fu_3819_p2[11:8]),
        .S({\tmp66_reg_6052[11]_i_2_n_0 ,\tmp66_reg_6052[11]_i_3_n_0 ,\tmp66_reg_6052[11]_i_4_n_0 ,\tmp66_reg_6052[11]_i_5_n_0 }));
  FDRE \tmp66_reg_6052_reg[12] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp66_fu_3819_p2[12]),
        .Q(tmp66_reg_6052[12]),
        .R(1'b0));
  FDRE \tmp66_reg_6052_reg[13] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp66_fu_3819_p2[13]),
        .Q(tmp66_reg_6052[13]),
        .R(1'b0));
  FDRE \tmp66_reg_6052_reg[14] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp66_fu_3819_p2[14]),
        .Q(tmp66_reg_6052[14]),
        .R(1'b0));
  FDRE \tmp66_reg_6052_reg[15] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp66_fu_3819_p2[15]),
        .Q(tmp66_reg_6052[15]),
        .R(1'b0));
  CARRY4 \tmp66_reg_6052_reg[15]_i_1 
       (.CI(\tmp66_reg_6052_reg[11]_i_1_n_0 ),
        .CO({\tmp66_reg_6052_reg[15]_i_1_n_0 ,\tmp66_reg_6052_reg[15]_i_1_n_1 ,\tmp66_reg_6052_reg[15]_i_1_n_2 ,\tmp66_reg_6052_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({gaussian_mac_mulaEe0_U98_n_4,gaussian_mac_mulaEe0_U98_n_5,gaussian_mac_mulaEe0_U98_n_6,gaussian_mac_mulaEe0_U98_n_7}),
        .O(tmp66_fu_3819_p2[15:12]),
        .S({\tmp66_reg_6052[15]_i_2_n_0 ,\tmp66_reg_6052[15]_i_3_n_0 ,\tmp66_reg_6052[15]_i_4_n_0 ,\tmp66_reg_6052[15]_i_5_n_0 }));
  FDRE \tmp66_reg_6052_reg[16] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp66_fu_3819_p2[16]),
        .Q(tmp66_reg_6052[16]),
        .R(1'b0));
  FDRE \tmp66_reg_6052_reg[17] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp66_fu_3819_p2[17]),
        .Q(tmp66_reg_6052[17]),
        .R(1'b0));
  FDRE \tmp66_reg_6052_reg[18] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp66_fu_3819_p2[18]),
        .Q(tmp66_reg_6052[18]),
        .R(1'b0));
  FDRE \tmp66_reg_6052_reg[19] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp66_fu_3819_p2[19]),
        .Q(tmp66_reg_6052[19]),
        .R(1'b0));
  CARRY4 \tmp66_reg_6052_reg[19]_i_1 
       (.CI(\tmp66_reg_6052_reg[15]_i_1_n_0 ),
        .CO({\NLW_tmp66_reg_6052_reg[19]_i_1_CO_UNCONNECTED [3],\tmp66_reg_6052_reg[19]_i_1_n_1 ,\tmp66_reg_6052_reg[19]_i_1_n_2 ,\tmp66_reg_6052_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,gaussian_mac_mulaEe0_U98_n_1,gaussian_mac_mulaEe0_U98_n_2,gaussian_mac_mulaEe0_U98_n_3}),
        .O(tmp66_fu_3819_p2[19:16]),
        .S({gaussian_mac_mulaEe0_U98_n_0,\tmp66_reg_6052[19]_i_2_n_0 ,\tmp66_reg_6052[19]_i_3_n_0 ,\tmp66_reg_6052[19]_i_4_n_0 }));
  FDRE \tmp66_reg_6052_reg[1] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp66_fu_3819_p2[1]),
        .Q(tmp66_reg_6052[1]),
        .R(1'b0));
  FDRE \tmp66_reg_6052_reg[2] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp66_fu_3819_p2[2]),
        .Q(tmp66_reg_6052[2]),
        .R(1'b0));
  FDRE \tmp66_reg_6052_reg[3] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp66_fu_3819_p2[3]),
        .Q(tmp66_reg_6052[3]),
        .R(1'b0));
  CARRY4 \tmp66_reg_6052_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp66_reg_6052_reg[3]_i_1_n_0 ,\tmp66_reg_6052_reg[3]_i_1_n_1 ,\tmp66_reg_6052_reg[3]_i_1_n_2 ,\tmp66_reg_6052_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({gaussian_mac_mulaEe0_U98_n_16,gaussian_mac_mulaEe0_U98_n_17,gaussian_mac_mulaEe0_U98_n_18,gaussian_mac_mulaEe0_U98_n_19}),
        .O(tmp66_fu_3819_p2[3:0]),
        .S({\tmp66_reg_6052[3]_i_2_n_0 ,\tmp66_reg_6052[3]_i_3_n_0 ,\tmp66_reg_6052[3]_i_4_n_0 ,\tmp66_reg_6052[3]_i_5_n_0 }));
  FDRE \tmp66_reg_6052_reg[4] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp66_fu_3819_p2[4]),
        .Q(tmp66_reg_6052[4]),
        .R(1'b0));
  FDRE \tmp66_reg_6052_reg[5] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp66_fu_3819_p2[5]),
        .Q(tmp66_reg_6052[5]),
        .R(1'b0));
  FDRE \tmp66_reg_6052_reg[6] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp66_fu_3819_p2[6]),
        .Q(tmp66_reg_6052[6]),
        .R(1'b0));
  FDRE \tmp66_reg_6052_reg[7] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp66_fu_3819_p2[7]),
        .Q(tmp66_reg_6052[7]),
        .R(1'b0));
  CARRY4 \tmp66_reg_6052_reg[7]_i_1 
       (.CI(\tmp66_reg_6052_reg[3]_i_1_n_0 ),
        .CO({\tmp66_reg_6052_reg[7]_i_1_n_0 ,\tmp66_reg_6052_reg[7]_i_1_n_1 ,\tmp66_reg_6052_reg[7]_i_1_n_2 ,\tmp66_reg_6052_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({gaussian_mac_mulaEe0_U98_n_12,gaussian_mac_mulaEe0_U98_n_13,gaussian_mac_mulaEe0_U98_n_14,gaussian_mac_mulaEe0_U98_n_15}),
        .O(tmp66_fu_3819_p2[7:4]),
        .S({\tmp66_reg_6052[7]_i_2_n_0 ,\tmp66_reg_6052[7]_i_3_n_0 ,\tmp66_reg_6052[7]_i_4_n_0 ,\tmp66_reg_6052[7]_i_5_n_0 }));
  FDRE \tmp66_reg_6052_reg[8] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp66_fu_3819_p2[8]),
        .Q(tmp66_reg_6052[8]),
        .R(1'b0));
  FDRE \tmp66_reg_6052_reg[9] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp66_fu_3819_p2[9]),
        .Q(tmp66_reg_6052[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp68_reg_5977_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_1_va_22_reg_5671}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp68_reg_5977_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp68_reg_5977_reg_BCOUT_UNCONNECTED[17:0]),
        .C({gaussian_mac_mulawdI_U82_n_0,gaussian_mac_mulawdI_U82_n_0,gaussian_mac_mulawdI_U82_n_0,gaussian_mac_mulawdI_U82_n_0,gaussian_mac_mulawdI_U82_n_0,gaussian_mac_mulawdI_U82_n_0,gaussian_mac_mulawdI_U82_n_0,gaussian_mac_mulawdI_U82_n_0,gaussian_mac_mulawdI_U82_n_0,gaussian_mac_mulawdI_U82_n_0,gaussian_mac_mulawdI_U82_n_0,gaussian_mac_mulawdI_U82_n_0,gaussian_mac_mulawdI_U82_n_0,gaussian_mac_mulawdI_U82_n_0,gaussian_mac_mulawdI_U82_n_0,gaussian_mac_mulawdI_U82_n_0,gaussian_mac_mulawdI_U82_n_0,gaussian_mac_mulawdI_U82_n_0,gaussian_mac_mulawdI_U82_n_0,gaussian_mac_mulawdI_U82_n_0,gaussian_mac_mulawdI_U82_n_0,gaussian_mac_mulawdI_U82_n_0,gaussian_mac_mulawdI_U82_n_0,gaussian_mac_mulawdI_U82_n_0,gaussian_mac_mulawdI_U82_n_0,gaussian_mac_mulawdI_U82_n_0,gaussian_mac_mulawdI_U82_n_0,gaussian_mac_mulawdI_U82_n_0,gaussian_mac_mulawdI_U82_n_0,gaussian_mac_mulawdI_U82_n_0,gaussian_mac_mulawdI_U82_n_0,gaussian_mac_mulawdI_U82_n_1,gaussian_mac_mulawdI_U82_n_2,gaussian_mac_mulawdI_U82_n_3,gaussian_mac_mulawdI_U82_n_4,gaussian_mac_mulawdI_U82_n_5,gaussian_mac_mulawdI_U82_n_6,gaussian_mac_mulawdI_U82_n_7,gaussian_mac_mulawdI_U82_n_8,gaussian_mac_mulawdI_U82_n_9,gaussian_mac_mulawdI_U82_n_10,gaussian_mac_mulawdI_U82_n_11,gaussian_mac_mulawdI_U82_n_12,gaussian_mac_mulawdI_U82_n_13,gaussian_mac_mulawdI_U82_n_14,gaussian_mac_mulawdI_U82_n_15,gaussian_mac_mulawdI_U82_n_16,gaussian_mac_mulawdI_U82_n_17}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp68_reg_5977_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp68_reg_5977_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone9_in),
        .CEA2(ap_block_pp0_stage0_subdone9_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(tmp49_reg_59320),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp68_reg_5977_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp68_reg_5977_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp68_reg_5977_reg_P_UNCONNECTED[47:18],tmp68_reg_5977_reg_n_88,tmp68_reg_5977_reg_n_89,tmp68_reg_5977_reg_n_90,tmp68_reg_5977_reg_n_91,tmp68_reg_5977_reg_n_92,tmp68_reg_5977_reg_n_93,tmp68_reg_5977_reg_n_94,tmp68_reg_5977_reg_n_95,tmp68_reg_5977_reg_n_96,tmp68_reg_5977_reg_n_97,tmp68_reg_5977_reg_n_98,tmp68_reg_5977_reg_n_99,tmp68_reg_5977_reg_n_100,tmp68_reg_5977_reg_n_101,tmp68_reg_5977_reg_n_102,tmp68_reg_5977_reg_n_103,tmp68_reg_5977_reg_n_104,tmp68_reg_5977_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp68_reg_5977_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp68_reg_5977_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp68_reg_5977_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp68_reg_5977_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(0),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("TRUE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp70_reg_5982_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_1_va_5_fu_366}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp70_reg_5982_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp70_reg_5982_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp70_reg_5982_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp70_reg_5982_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_1_fu_2700),
        .CEA2(src_kernel_win_0_va_1_fu_2700),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(ap_block_pp0_stage0_subdone9_in),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(tmp49_reg_59320),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp70_reg_5982_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp70_reg_5982_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp70_reg_5982_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp70_reg_5982_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp70_reg_5982_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp70_reg_5982_reg_n_106,tmp70_reg_5982_reg_n_107,tmp70_reg_5982_reg_n_108,tmp70_reg_5982_reg_n_109,tmp70_reg_5982_reg_n_110,tmp70_reg_5982_reg_n_111,tmp70_reg_5982_reg_n_112,tmp70_reg_5982_reg_n_113,tmp70_reg_5982_reg_n_114,tmp70_reg_5982_reg_n_115,tmp70_reg_5982_reg_n_116,tmp70_reg_5982_reg_n_117,tmp70_reg_5982_reg_n_118,tmp70_reg_5982_reg_n_119,tmp70_reg_5982_reg_n_120,tmp70_reg_5982_reg_n_121,tmp70_reg_5982_reg_n_122,tmp70_reg_5982_reg_n_123,tmp70_reg_5982_reg_n_124,tmp70_reg_5982_reg_n_125,tmp70_reg_5982_reg_n_126,tmp70_reg_5982_reg_n_127,tmp70_reg_5982_reg_n_128,tmp70_reg_5982_reg_n_129,tmp70_reg_5982_reg_n_130,tmp70_reg_5982_reg_n_131,tmp70_reg_5982_reg_n_132,tmp70_reg_5982_reg_n_133,tmp70_reg_5982_reg_n_134,tmp70_reg_5982_reg_n_135,tmp70_reg_5982_reg_n_136,tmp70_reg_5982_reg_n_137,tmp70_reg_5982_reg_n_138,tmp70_reg_5982_reg_n_139,tmp70_reg_5982_reg_n_140,tmp70_reg_5982_reg_n_141,tmp70_reg_5982_reg_n_142,tmp70_reg_5982_reg_n_143,tmp70_reg_5982_reg_n_144,tmp70_reg_5982_reg_n_145,tmp70_reg_5982_reg_n_146,tmp70_reg_5982_reg_n_147,tmp70_reg_5982_reg_n_148,tmp70_reg_5982_reg_n_149,tmp70_reg_5982_reg_n_150,tmp70_reg_5982_reg_n_151,tmp70_reg_5982_reg_n_152,tmp70_reg_5982_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp70_reg_5982_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp73_reg_6057[11]_i_2 
       (.I0(gaussian_mac_mulatde_U99_n_7),
        .I1(gaussian_ama_addmGfk_U101_n_6),
        .O(\tmp73_reg_6057[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp73_reg_6057[11]_i_3 
       (.I0(gaussian_mac_mulatde_U99_n_8),
        .I1(gaussian_ama_addmGfk_U101_n_7),
        .O(\tmp73_reg_6057[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp73_reg_6057[11]_i_4 
       (.I0(gaussian_mac_mulatde_U99_n_9),
        .I1(gaussian_ama_addmGfk_U101_n_8),
        .O(\tmp73_reg_6057[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp73_reg_6057[11]_i_5 
       (.I0(gaussian_mac_mulatde_U99_n_10),
        .I1(gaussian_ama_addmGfk_U101_n_9),
        .O(\tmp73_reg_6057[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp73_reg_6057[15]_i_2 
       (.I0(gaussian_mac_mulatde_U99_n_3),
        .I1(gaussian_ama_addmGfk_U101_n_2),
        .O(\tmp73_reg_6057[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp73_reg_6057[15]_i_3 
       (.I0(gaussian_mac_mulatde_U99_n_4),
        .I1(gaussian_ama_addmGfk_U101_n_3),
        .O(\tmp73_reg_6057[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp73_reg_6057[15]_i_4 
       (.I0(gaussian_mac_mulatde_U99_n_5),
        .I1(gaussian_ama_addmGfk_U101_n_4),
        .O(\tmp73_reg_6057[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp73_reg_6057[15]_i_5 
       (.I0(gaussian_mac_mulatde_U99_n_6),
        .I1(gaussian_ama_addmGfk_U101_n_5),
        .O(\tmp73_reg_6057[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp73_reg_6057[18]_i_2 
       (.I0(gaussian_mac_mulatde_U99_n_1),
        .I1(gaussian_ama_addmGfk_U101_n_0),
        .O(\tmp73_reg_6057[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp73_reg_6057[18]_i_3 
       (.I0(gaussian_mac_mulatde_U99_n_2),
        .I1(gaussian_ama_addmGfk_U101_n_1),
        .O(\tmp73_reg_6057[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp73_reg_6057[3]_i_2 
       (.I0(gaussian_mac_mulatde_U99_n_15),
        .I1(gaussian_ama_addmGfk_U101_n_14),
        .O(\tmp73_reg_6057[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp73_reg_6057[3]_i_3 
       (.I0(gaussian_mac_mulatde_U99_n_16),
        .I1(gaussian_ama_addmGfk_U101_n_15),
        .O(\tmp73_reg_6057[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp73_reg_6057[3]_i_4 
       (.I0(gaussian_mac_mulatde_U99_n_17),
        .I1(gaussian_ama_addmGfk_U101_n_16),
        .O(\tmp73_reg_6057[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp73_reg_6057[3]_i_5 
       (.I0(gaussian_mac_mulatde_U99_n_18),
        .I1(gaussian_ama_addmGfk_U101_n_17),
        .O(\tmp73_reg_6057[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp73_reg_6057[7]_i_2 
       (.I0(gaussian_mac_mulatde_U99_n_11),
        .I1(gaussian_ama_addmGfk_U101_n_10),
        .O(\tmp73_reg_6057[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp73_reg_6057[7]_i_3 
       (.I0(gaussian_mac_mulatde_U99_n_12),
        .I1(gaussian_ama_addmGfk_U101_n_11),
        .O(\tmp73_reg_6057[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp73_reg_6057[7]_i_4 
       (.I0(gaussian_mac_mulatde_U99_n_13),
        .I1(gaussian_ama_addmGfk_U101_n_12),
        .O(\tmp73_reg_6057[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp73_reg_6057[7]_i_5 
       (.I0(gaussian_mac_mulatde_U99_n_14),
        .I1(gaussian_ama_addmGfk_U101_n_13),
        .O(\tmp73_reg_6057[7]_i_5_n_0 ));
  FDRE \tmp73_reg_6057_reg[0] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp73_fu_3830_p2[0]),
        .Q(tmp73_reg_6057[0]),
        .R(1'b0));
  FDRE \tmp73_reg_6057_reg[10] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp73_fu_3830_p2[10]),
        .Q(tmp73_reg_6057[10]),
        .R(1'b0));
  FDRE \tmp73_reg_6057_reg[11] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp73_fu_3830_p2[11]),
        .Q(tmp73_reg_6057[11]),
        .R(1'b0));
  CARRY4 \tmp73_reg_6057_reg[11]_i_1 
       (.CI(\tmp73_reg_6057_reg[7]_i_1_n_0 ),
        .CO({\tmp73_reg_6057_reg[11]_i_1_n_0 ,\tmp73_reg_6057_reg[11]_i_1_n_1 ,\tmp73_reg_6057_reg[11]_i_1_n_2 ,\tmp73_reg_6057_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({gaussian_mac_mulatde_U99_n_7,gaussian_mac_mulatde_U99_n_8,gaussian_mac_mulatde_U99_n_9,gaussian_mac_mulatde_U99_n_10}),
        .O(tmp73_fu_3830_p2[11:8]),
        .S({\tmp73_reg_6057[11]_i_2_n_0 ,\tmp73_reg_6057[11]_i_3_n_0 ,\tmp73_reg_6057[11]_i_4_n_0 ,\tmp73_reg_6057[11]_i_5_n_0 }));
  FDRE \tmp73_reg_6057_reg[12] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp73_fu_3830_p2[12]),
        .Q(tmp73_reg_6057[12]),
        .R(1'b0));
  FDRE \tmp73_reg_6057_reg[13] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp73_fu_3830_p2[13]),
        .Q(tmp73_reg_6057[13]),
        .R(1'b0));
  FDRE \tmp73_reg_6057_reg[14] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp73_fu_3830_p2[14]),
        .Q(tmp73_reg_6057[14]),
        .R(1'b0));
  FDRE \tmp73_reg_6057_reg[15] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp73_fu_3830_p2[15]),
        .Q(tmp73_reg_6057[15]),
        .R(1'b0));
  CARRY4 \tmp73_reg_6057_reg[15]_i_1 
       (.CI(\tmp73_reg_6057_reg[11]_i_1_n_0 ),
        .CO({\tmp73_reg_6057_reg[15]_i_1_n_0 ,\tmp73_reg_6057_reg[15]_i_1_n_1 ,\tmp73_reg_6057_reg[15]_i_1_n_2 ,\tmp73_reg_6057_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({gaussian_mac_mulatde_U99_n_3,gaussian_mac_mulatde_U99_n_4,gaussian_mac_mulatde_U99_n_5,gaussian_mac_mulatde_U99_n_6}),
        .O(tmp73_fu_3830_p2[15:12]),
        .S({\tmp73_reg_6057[15]_i_2_n_0 ,\tmp73_reg_6057[15]_i_3_n_0 ,\tmp73_reg_6057[15]_i_4_n_0 ,\tmp73_reg_6057[15]_i_5_n_0 }));
  FDRE \tmp73_reg_6057_reg[16] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp73_fu_3830_p2[16]),
        .Q(tmp73_reg_6057[16]),
        .R(1'b0));
  FDRE \tmp73_reg_6057_reg[17] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp73_fu_3830_p2[17]),
        .Q(tmp73_reg_6057[17]),
        .R(1'b0));
  FDRE \tmp73_reg_6057_reg[18] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp73_fu_3830_p2[18]),
        .Q(tmp73_reg_6057[18]),
        .R(1'b0));
  CARRY4 \tmp73_reg_6057_reg[18]_i_1 
       (.CI(\tmp73_reg_6057_reg[15]_i_1_n_0 ),
        .CO({\NLW_tmp73_reg_6057_reg[18]_i_1_CO_UNCONNECTED [3:2],\tmp73_reg_6057_reg[18]_i_1_n_2 ,\tmp73_reg_6057_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,gaussian_mac_mulatde_U99_n_1,gaussian_mac_mulatde_U99_n_2}),
        .O({\NLW_tmp73_reg_6057_reg[18]_i_1_O_UNCONNECTED [3],tmp73_fu_3830_p2[18:16]}),
        .S({1'b0,gaussian_mac_mulatde_U99_n_0,\tmp73_reg_6057[18]_i_2_n_0 ,\tmp73_reg_6057[18]_i_3_n_0 }));
  FDRE \tmp73_reg_6057_reg[1] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp73_fu_3830_p2[1]),
        .Q(tmp73_reg_6057[1]),
        .R(1'b0));
  FDRE \tmp73_reg_6057_reg[2] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp73_fu_3830_p2[2]),
        .Q(tmp73_reg_6057[2]),
        .R(1'b0));
  FDRE \tmp73_reg_6057_reg[3] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp73_fu_3830_p2[3]),
        .Q(tmp73_reg_6057[3]),
        .R(1'b0));
  CARRY4 \tmp73_reg_6057_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp73_reg_6057_reg[3]_i_1_n_0 ,\tmp73_reg_6057_reg[3]_i_1_n_1 ,\tmp73_reg_6057_reg[3]_i_1_n_2 ,\tmp73_reg_6057_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({gaussian_mac_mulatde_U99_n_15,gaussian_mac_mulatde_U99_n_16,gaussian_mac_mulatde_U99_n_17,gaussian_mac_mulatde_U99_n_18}),
        .O(tmp73_fu_3830_p2[3:0]),
        .S({\tmp73_reg_6057[3]_i_2_n_0 ,\tmp73_reg_6057[3]_i_3_n_0 ,\tmp73_reg_6057[3]_i_4_n_0 ,\tmp73_reg_6057[3]_i_5_n_0 }));
  FDRE \tmp73_reg_6057_reg[4] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp73_fu_3830_p2[4]),
        .Q(tmp73_reg_6057[4]),
        .R(1'b0));
  FDRE \tmp73_reg_6057_reg[5] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp73_fu_3830_p2[5]),
        .Q(tmp73_reg_6057[5]),
        .R(1'b0));
  FDRE \tmp73_reg_6057_reg[6] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp73_fu_3830_p2[6]),
        .Q(tmp73_reg_6057[6]),
        .R(1'b0));
  FDRE \tmp73_reg_6057_reg[7] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp73_fu_3830_p2[7]),
        .Q(tmp73_reg_6057[7]),
        .R(1'b0));
  CARRY4 \tmp73_reg_6057_reg[7]_i_1 
       (.CI(\tmp73_reg_6057_reg[3]_i_1_n_0 ),
        .CO({\tmp73_reg_6057_reg[7]_i_1_n_0 ,\tmp73_reg_6057_reg[7]_i_1_n_1 ,\tmp73_reg_6057_reg[7]_i_1_n_2 ,\tmp73_reg_6057_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({gaussian_mac_mulatde_U99_n_11,gaussian_mac_mulatde_U99_n_12,gaussian_mac_mulatde_U99_n_13,gaussian_mac_mulatde_U99_n_14}),
        .O(tmp73_fu_3830_p2[7:4]),
        .S({\tmp73_reg_6057[7]_i_2_n_0 ,\tmp73_reg_6057[7]_i_3_n_0 ,\tmp73_reg_6057[7]_i_4_n_0 ,\tmp73_reg_6057[7]_i_5_n_0 }));
  FDRE \tmp73_reg_6057_reg[8] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp73_fu_3830_p2[8]),
        .Q(tmp73_reg_6057[8]),
        .R(1'b0));
  FDRE \tmp73_reg_6057_reg[9] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp73_fu_3830_p2[9]),
        .Q(tmp73_reg_6057[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp75_reg_5812_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_2_va_39_fu_2837_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp75_reg_5812_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp75_reg_5812_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gaussian_mac_mulasc4_U60_n_0,gaussian_mac_mulasc4_U60_n_1,gaussian_mac_mulasc4_U60_n_2,gaussian_mac_mulasc4_U60_n_3,gaussian_mac_mulasc4_U60_n_4,gaussian_mac_mulasc4_U60_n_5,gaussian_mac_mulasc4_U60_n_6,gaussian_mac_mulasc4_U60_n_7,gaussian_mac_mulasc4_U60_n_8,gaussian_mac_mulasc4_U60_n_9,gaussian_mac_mulasc4_U60_n_10,gaussian_mac_mulasc4_U60_n_11,gaussian_mac_mulasc4_U60_n_12,gaussian_mac_mulasc4_U60_n_13,gaussian_mac_mulasc4_U60_n_14,gaussian_mac_mulasc4_U60_n_15,gaussian_mac_mulasc4_U60_n_16,gaussian_mac_mulasc4_U60_n_17}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp75_reg_5812_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp75_reg_5812_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(gaussian_mac_mularcU_U51_n_48),
        .CEA2(p_19_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(tmp37_reg_57620),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp75_reg_5812_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp75_reg_5812_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp75_reg_5812_reg_P_UNCONNECTED[47:19],tmp75_reg_5812_reg_n_87,tmp75_reg_5812_reg_n_88,tmp75_reg_5812_reg_n_89,tmp75_reg_5812_reg_n_90,tmp75_reg_5812_reg_n_91,tmp75_reg_5812_reg_n_92,tmp75_reg_5812_reg_n_93,tmp75_reg_5812_reg_n_94,tmp75_reg_5812_reg_n_95,tmp75_reg_5812_reg_n_96,tmp75_reg_5812_reg_n_97,tmp75_reg_5812_reg_n_98,tmp75_reg_5812_reg_n_99,tmp75_reg_5812_reg_n_100,tmp75_reg_5812_reg_n_101,tmp75_reg_5812_reg_n_102,tmp75_reg_5812_reg_n_103,tmp75_reg_5812_reg_n_104,tmp75_reg_5812_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp75_reg_5812_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp75_reg_5812_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp75_reg_5812_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp75_reg_5812_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp76_reg_5817_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp76_reg_5817_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_2_va_13_fu_478}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp76_reg_5817_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp76_reg_5817_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp76_reg_5817_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(src_kernel_win_0_va_12_fu_3140),
        .CEB2(src_kernel_win_0_va_12_fu_3140),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(tmp37_reg_57620),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp76_reg_5817_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp76_reg_5817_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp76_reg_5817_reg_P_UNCONNECTED[47:17],tmp76_reg_5817_reg_n_89,tmp76_reg_5817_reg_n_90,tmp76_reg_5817_reg_n_91,tmp76_reg_5817_reg_n_92,tmp76_reg_5817_reg_n_93,tmp76_reg_5817_reg_n_94,tmp76_reg_5817_reg_n_95,tmp76_reg_5817_reg_n_96,tmp76_reg_5817_reg_n_97,tmp76_reg_5817_reg_n_98,tmp76_reg_5817_reg_n_99,tmp76_reg_5817_reg_n_100,tmp76_reg_5817_reg_n_101,tmp76_reg_5817_reg_n_102,tmp76_reg_5817_reg_n_103,tmp76_reg_5817_reg_n_104,tmp76_reg_5817_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp76_reg_5817_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp76_reg_5817_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({gaussian_mac_mularcU_U62_n_0,gaussian_mac_mularcU_U62_n_1,gaussian_mac_mularcU_U62_n_2,gaussian_mac_mularcU_U62_n_3,gaussian_mac_mularcU_U62_n_4,gaussian_mac_mularcU_U62_n_5,gaussian_mac_mularcU_U62_n_6,gaussian_mac_mularcU_U62_n_7,gaussian_mac_mularcU_U62_n_8,gaussian_mac_mularcU_U62_n_9,gaussian_mac_mularcU_U62_n_10,gaussian_mac_mularcU_U62_n_11,gaussian_mac_mularcU_U62_n_12,gaussian_mac_mularcU_U62_n_13,gaussian_mac_mularcU_U62_n_14,gaussian_mac_mularcU_U62_n_15,gaussian_mac_mularcU_U62_n_16,gaussian_mac_mularcU_U62_n_17,gaussian_mac_mularcU_U62_n_18,gaussian_mac_mularcU_U62_n_19,gaussian_mac_mularcU_U62_n_20,gaussian_mac_mularcU_U62_n_21,gaussian_mac_mularcU_U62_n_22,gaussian_mac_mularcU_U62_n_23,gaussian_mac_mularcU_U62_n_24,gaussian_mac_mularcU_U62_n_25,gaussian_mac_mularcU_U62_n_26,gaussian_mac_mularcU_U62_n_27,gaussian_mac_mularcU_U62_n_28,gaussian_mac_mularcU_U62_n_29,gaussian_mac_mularcU_U62_n_30,gaussian_mac_mularcU_U62_n_31,gaussian_mac_mularcU_U62_n_32,gaussian_mac_mularcU_U62_n_33,gaussian_mac_mularcU_U62_n_34,gaussian_mac_mularcU_U62_n_35,gaussian_mac_mularcU_U62_n_36,gaussian_mac_mularcU_U62_n_37,gaussian_mac_mularcU_U62_n_38,gaussian_mac_mularcU_U62_n_39,gaussian_mac_mularcU_U62_n_40,gaussian_mac_mularcU_U62_n_41,gaussian_mac_mularcU_U62_n_42,gaussian_mac_mularcU_U62_n_43,gaussian_mac_mularcU_U62_n_44,gaussian_mac_mularcU_U62_n_45,gaussian_mac_mularcU_U62_n_46,gaussian_mac_mularcU_U62_n_47}),
        .PCOUT(NLW_tmp76_reg_5817_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp76_reg_5817_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp79_reg_5892_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_2_va_9_fu_462}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp79_reg_5892_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp79_reg_5892_reg_BCOUT_UNCONNECTED[17:0]),
        .C({gaussian_mac_mulawdI_U71_n_0,gaussian_mac_mulawdI_U71_n_0,gaussian_mac_mulawdI_U71_n_0,gaussian_mac_mulawdI_U71_n_0,gaussian_mac_mulawdI_U71_n_0,gaussian_mac_mulawdI_U71_n_0,gaussian_mac_mulawdI_U71_n_0,gaussian_mac_mulawdI_U71_n_0,gaussian_mac_mulawdI_U71_n_0,gaussian_mac_mulawdI_U71_n_0,gaussian_mac_mulawdI_U71_n_0,gaussian_mac_mulawdI_U71_n_0,gaussian_mac_mulawdI_U71_n_0,gaussian_mac_mulawdI_U71_n_0,gaussian_mac_mulawdI_U71_n_0,gaussian_mac_mulawdI_U71_n_0,gaussian_mac_mulawdI_U71_n_0,gaussian_mac_mulawdI_U71_n_0,gaussian_mac_mulawdI_U71_n_0,gaussian_mac_mulawdI_U71_n_0,gaussian_mac_mulawdI_U71_n_0,gaussian_mac_mulawdI_U71_n_0,gaussian_mac_mulawdI_U71_n_0,gaussian_mac_mulawdI_U71_n_0,gaussian_mac_mulawdI_U71_n_0,gaussian_mac_mulawdI_U71_n_0,gaussian_mac_mulawdI_U71_n_0,gaussian_mac_mulawdI_U71_n_0,gaussian_mac_mulawdI_U71_n_0,gaussian_mac_mulawdI_U71_n_0,gaussian_mac_mulawdI_U71_n_0,gaussian_mac_mulawdI_U71_n_1,gaussian_mac_mulawdI_U71_n_2,gaussian_mac_mulawdI_U71_n_3,gaussian_mac_mulawdI_U71_n_4,gaussian_mac_mulawdI_U71_n_5,gaussian_mac_mulawdI_U71_n_6,gaussian_mac_mulawdI_U71_n_7,gaussian_mac_mulawdI_U71_n_8,gaussian_mac_mulawdI_U71_n_9,gaussian_mac_mulawdI_U71_n_10,gaussian_mac_mulawdI_U71_n_11,gaussian_mac_mulawdI_U71_n_12,gaussian_mac_mulawdI_U71_n_13,gaussian_mac_mulawdI_U71_n_14,gaussian_mac_mulawdI_U71_n_15,gaussian_mac_mulawdI_U71_n_16,gaussian_mac_mulawdI_U71_n_17}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp79_reg_5892_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp79_reg_5892_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_10_fu_3060),
        .CEA2(src_kernel_win_0_va_10_fu_3060),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_Val2_75_0_1_2_reg_58370),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp79_reg_5892_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp79_reg_5892_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp79_reg_5892_reg_P_UNCONNECTED[47:18],tmp79_reg_5892_reg_n_88,tmp79_reg_5892_reg_n_89,tmp79_reg_5892_reg_n_90,tmp79_reg_5892_reg_n_91,tmp79_reg_5892_reg_n_92,tmp79_reg_5892_reg_n_93,tmp79_reg_5892_reg_n_94,tmp79_reg_5892_reg_n_95,tmp79_reg_5892_reg_n_96,tmp79_reg_5892_reg_n_97,tmp79_reg_5892_reg_n_98,tmp79_reg_5892_reg_n_99,tmp79_reg_5892_reg_n_100,tmp79_reg_5892_reg_n_101,tmp79_reg_5892_reg_n_102,tmp79_reg_5892_reg_n_103,tmp79_reg_5892_reg_n_104,tmp79_reg_5892_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp79_reg_5892_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp79_reg_5892_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp79_reg_5892_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp79_reg_5892_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp82_reg_6062_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp82_reg_6062_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_2_va_9_fu_462}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp82_reg_6062_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp82_reg_6062_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp82_reg_6062_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_18_in),
        .CEB2(ap_block_pp0_stage0_subdone9_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(tmp44_reg_60320),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp82_reg_6062_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp82_reg_6062_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp82_reg_6062_reg_P_UNCONNECTED[47:22],tmp82_reg_6062_reg_n_84,tmp82_reg_6062_reg_n_85,tmp82_reg_6062_reg_n_86,tmp82_reg_6062_reg_n_87,tmp82_reg_6062_reg_n_88,tmp82_reg_6062_reg_n_89,tmp82_reg_6062_reg_n_90,tmp82_reg_6062_reg_n_91,tmp82_reg_6062_reg_n_92,tmp82_reg_6062_reg_n_93,tmp82_reg_6062_reg_n_94,tmp82_reg_6062_reg_n_95,tmp82_reg_6062_reg_n_96,tmp82_reg_6062_reg_n_97,tmp82_reg_6062_reg_n_98,tmp82_reg_6062_reg_n_99,tmp82_reg_6062_reg_n_100,tmp82_reg_6062_reg_n_101,tmp82_reg_6062_reg_n_102,tmp82_reg_6062_reg_n_103,tmp82_reg_6062_reg_n_104,tmp82_reg_6062_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp82_reg_6062_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp82_reg_6062_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({gaussian_mac_mulaDeQ_U103_n_0,gaussian_mac_mulaDeQ_U103_n_1,gaussian_mac_mulaDeQ_U103_n_2,gaussian_mac_mulaDeQ_U103_n_3,gaussian_mac_mulaDeQ_U103_n_4,gaussian_mac_mulaDeQ_U103_n_5,gaussian_mac_mulaDeQ_U103_n_6,gaussian_mac_mulaDeQ_U103_n_7,gaussian_mac_mulaDeQ_U103_n_8,gaussian_mac_mulaDeQ_U103_n_9,gaussian_mac_mulaDeQ_U103_n_10,gaussian_mac_mulaDeQ_U103_n_11,gaussian_mac_mulaDeQ_U103_n_12,gaussian_mac_mulaDeQ_U103_n_13,gaussian_mac_mulaDeQ_U103_n_14,gaussian_mac_mulaDeQ_U103_n_15,gaussian_mac_mulaDeQ_U103_n_16,gaussian_mac_mulaDeQ_U103_n_17,gaussian_mac_mulaDeQ_U103_n_18,gaussian_mac_mulaDeQ_U103_n_19,gaussian_mac_mulaDeQ_U103_n_20,gaussian_mac_mulaDeQ_U103_n_21,gaussian_mac_mulaDeQ_U103_n_22,gaussian_mac_mulaDeQ_U103_n_23,gaussian_mac_mulaDeQ_U103_n_24,gaussian_mac_mulaDeQ_U103_n_25,gaussian_mac_mulaDeQ_U103_n_26,gaussian_mac_mulaDeQ_U103_n_27,gaussian_mac_mulaDeQ_U103_n_28,gaussian_mac_mulaDeQ_U103_n_29,gaussian_mac_mulaDeQ_U103_n_30,gaussian_mac_mulaDeQ_U103_n_31,gaussian_mac_mulaDeQ_U103_n_32,gaussian_mac_mulaDeQ_U103_n_33,gaussian_mac_mulaDeQ_U103_n_34,gaussian_mac_mulaDeQ_U103_n_35,gaussian_mac_mulaDeQ_U103_n_36,gaussian_mac_mulaDeQ_U103_n_37,gaussian_mac_mulaDeQ_U103_n_38,gaussian_mac_mulaDeQ_U103_n_39,gaussian_mac_mulaDeQ_U103_n_40,gaussian_mac_mulaDeQ_U103_n_41,gaussian_mac_mulaDeQ_U103_n_42,gaussian_mac_mulaDeQ_U103_n_43,gaussian_mac_mulaDeQ_U103_n_44,gaussian_mac_mulaDeQ_U103_n_45,gaussian_mac_mulaDeQ_U103_n_46,gaussian_mac_mulaDeQ_U103_n_47}),
        .PCOUT(NLW_tmp82_reg_6062_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp82_reg_6062_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp85_reg_6067[11]_i_2 
       (.I0(gaussian_mac_mulaEe0_U104_n_8),
        .I1(gaussian_mac_mulaFfa_U106_n_7),
        .O(\tmp85_reg_6067[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp85_reg_6067[11]_i_3 
       (.I0(gaussian_mac_mulaEe0_U104_n_9),
        .I1(gaussian_mac_mulaFfa_U106_n_8),
        .O(\tmp85_reg_6067[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp85_reg_6067[11]_i_4 
       (.I0(gaussian_mac_mulaEe0_U104_n_10),
        .I1(gaussian_mac_mulaFfa_U106_n_9),
        .O(\tmp85_reg_6067[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp85_reg_6067[11]_i_5 
       (.I0(gaussian_mac_mulaEe0_U104_n_11),
        .I1(gaussian_mac_mulaFfa_U106_n_10),
        .O(\tmp85_reg_6067[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp85_reg_6067[15]_i_2 
       (.I0(gaussian_mac_mulaEe0_U104_n_4),
        .I1(gaussian_mac_mulaFfa_U106_n_3),
        .O(\tmp85_reg_6067[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp85_reg_6067[15]_i_3 
       (.I0(gaussian_mac_mulaEe0_U104_n_5),
        .I1(gaussian_mac_mulaFfa_U106_n_4),
        .O(\tmp85_reg_6067[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp85_reg_6067[15]_i_4 
       (.I0(gaussian_mac_mulaEe0_U104_n_6),
        .I1(gaussian_mac_mulaFfa_U106_n_5),
        .O(\tmp85_reg_6067[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp85_reg_6067[15]_i_5 
       (.I0(gaussian_mac_mulaEe0_U104_n_7),
        .I1(gaussian_mac_mulaFfa_U106_n_6),
        .O(\tmp85_reg_6067[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp85_reg_6067[19]_i_2 
       (.I0(gaussian_mac_mulaEe0_U104_n_1),
        .I1(gaussian_mac_mulaFfa_U106_n_0),
        .O(\tmp85_reg_6067[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp85_reg_6067[19]_i_3 
       (.I0(gaussian_mac_mulaEe0_U104_n_2),
        .I1(gaussian_mac_mulaFfa_U106_n_1),
        .O(\tmp85_reg_6067[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp85_reg_6067[19]_i_4 
       (.I0(gaussian_mac_mulaEe0_U104_n_3),
        .I1(gaussian_mac_mulaFfa_U106_n_2),
        .O(\tmp85_reg_6067[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp85_reg_6067[3]_i_2 
       (.I0(gaussian_mac_mulaEe0_U104_n_16),
        .I1(gaussian_mac_mulaFfa_U106_n_15),
        .O(\tmp85_reg_6067[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp85_reg_6067[3]_i_3 
       (.I0(gaussian_mac_mulaEe0_U104_n_17),
        .I1(gaussian_mac_mulaFfa_U106_n_16),
        .O(\tmp85_reg_6067[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp85_reg_6067[3]_i_4 
       (.I0(gaussian_mac_mulaEe0_U104_n_18),
        .I1(gaussian_mac_mulaFfa_U106_n_17),
        .O(\tmp85_reg_6067[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp85_reg_6067[3]_i_5 
       (.I0(gaussian_mac_mulaEe0_U104_n_19),
        .I1(gaussian_mac_mulaFfa_U106_n_18),
        .O(\tmp85_reg_6067[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp85_reg_6067[7]_i_2 
       (.I0(gaussian_mac_mulaEe0_U104_n_12),
        .I1(gaussian_mac_mulaFfa_U106_n_11),
        .O(\tmp85_reg_6067[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp85_reg_6067[7]_i_3 
       (.I0(gaussian_mac_mulaEe0_U104_n_13),
        .I1(gaussian_mac_mulaFfa_U106_n_12),
        .O(\tmp85_reg_6067[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp85_reg_6067[7]_i_4 
       (.I0(gaussian_mac_mulaEe0_U104_n_14),
        .I1(gaussian_mac_mulaFfa_U106_n_13),
        .O(\tmp85_reg_6067[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp85_reg_6067[7]_i_5 
       (.I0(gaussian_mac_mulaEe0_U104_n_15),
        .I1(gaussian_mac_mulaFfa_U106_n_14),
        .O(\tmp85_reg_6067[7]_i_5_n_0 ));
  FDRE \tmp85_reg_6067_reg[0] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp85_fu_3862_p2[0]),
        .Q(tmp85_reg_6067[0]),
        .R(1'b0));
  FDRE \tmp85_reg_6067_reg[10] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp85_fu_3862_p2[10]),
        .Q(tmp85_reg_6067[10]),
        .R(1'b0));
  FDRE \tmp85_reg_6067_reg[11] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp85_fu_3862_p2[11]),
        .Q(tmp85_reg_6067[11]),
        .R(1'b0));
  CARRY4 \tmp85_reg_6067_reg[11]_i_1 
       (.CI(\tmp85_reg_6067_reg[7]_i_1_n_0 ),
        .CO({\tmp85_reg_6067_reg[11]_i_1_n_0 ,\tmp85_reg_6067_reg[11]_i_1_n_1 ,\tmp85_reg_6067_reg[11]_i_1_n_2 ,\tmp85_reg_6067_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({gaussian_mac_mulaEe0_U104_n_8,gaussian_mac_mulaEe0_U104_n_9,gaussian_mac_mulaEe0_U104_n_10,gaussian_mac_mulaEe0_U104_n_11}),
        .O(tmp85_fu_3862_p2[11:8]),
        .S({\tmp85_reg_6067[11]_i_2_n_0 ,\tmp85_reg_6067[11]_i_3_n_0 ,\tmp85_reg_6067[11]_i_4_n_0 ,\tmp85_reg_6067[11]_i_5_n_0 }));
  FDRE \tmp85_reg_6067_reg[12] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp85_fu_3862_p2[12]),
        .Q(tmp85_reg_6067[12]),
        .R(1'b0));
  FDRE \tmp85_reg_6067_reg[13] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp85_fu_3862_p2[13]),
        .Q(tmp85_reg_6067[13]),
        .R(1'b0));
  FDRE \tmp85_reg_6067_reg[14] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp85_fu_3862_p2[14]),
        .Q(tmp85_reg_6067[14]),
        .R(1'b0));
  FDRE \tmp85_reg_6067_reg[15] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp85_fu_3862_p2[15]),
        .Q(tmp85_reg_6067[15]),
        .R(1'b0));
  CARRY4 \tmp85_reg_6067_reg[15]_i_1 
       (.CI(\tmp85_reg_6067_reg[11]_i_1_n_0 ),
        .CO({\tmp85_reg_6067_reg[15]_i_1_n_0 ,\tmp85_reg_6067_reg[15]_i_1_n_1 ,\tmp85_reg_6067_reg[15]_i_1_n_2 ,\tmp85_reg_6067_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({gaussian_mac_mulaEe0_U104_n_4,gaussian_mac_mulaEe0_U104_n_5,gaussian_mac_mulaEe0_U104_n_6,gaussian_mac_mulaEe0_U104_n_7}),
        .O(tmp85_fu_3862_p2[15:12]),
        .S({\tmp85_reg_6067[15]_i_2_n_0 ,\tmp85_reg_6067[15]_i_3_n_0 ,\tmp85_reg_6067[15]_i_4_n_0 ,\tmp85_reg_6067[15]_i_5_n_0 }));
  FDRE \tmp85_reg_6067_reg[16] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp85_fu_3862_p2[16]),
        .Q(tmp85_reg_6067[16]),
        .R(1'b0));
  FDRE \tmp85_reg_6067_reg[17] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp85_fu_3862_p2[17]),
        .Q(tmp85_reg_6067[17]),
        .R(1'b0));
  FDRE \tmp85_reg_6067_reg[18] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp85_fu_3862_p2[18]),
        .Q(tmp85_reg_6067[18]),
        .R(1'b0));
  FDRE \tmp85_reg_6067_reg[19] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp85_fu_3862_p2[19]),
        .Q(tmp85_reg_6067[19]),
        .R(1'b0));
  CARRY4 \tmp85_reg_6067_reg[19]_i_1 
       (.CI(\tmp85_reg_6067_reg[15]_i_1_n_0 ),
        .CO({\NLW_tmp85_reg_6067_reg[19]_i_1_CO_UNCONNECTED [3],\tmp85_reg_6067_reg[19]_i_1_n_1 ,\tmp85_reg_6067_reg[19]_i_1_n_2 ,\tmp85_reg_6067_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,gaussian_mac_mulaEe0_U104_n_1,gaussian_mac_mulaEe0_U104_n_2,gaussian_mac_mulaEe0_U104_n_3}),
        .O(tmp85_fu_3862_p2[19:16]),
        .S({gaussian_mac_mulaEe0_U104_n_0,\tmp85_reg_6067[19]_i_2_n_0 ,\tmp85_reg_6067[19]_i_3_n_0 ,\tmp85_reg_6067[19]_i_4_n_0 }));
  FDRE \tmp85_reg_6067_reg[1] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp85_fu_3862_p2[1]),
        .Q(tmp85_reg_6067[1]),
        .R(1'b0));
  FDRE \tmp85_reg_6067_reg[2] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp85_fu_3862_p2[2]),
        .Q(tmp85_reg_6067[2]),
        .R(1'b0));
  FDRE \tmp85_reg_6067_reg[3] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp85_fu_3862_p2[3]),
        .Q(tmp85_reg_6067[3]),
        .R(1'b0));
  CARRY4 \tmp85_reg_6067_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp85_reg_6067_reg[3]_i_1_n_0 ,\tmp85_reg_6067_reg[3]_i_1_n_1 ,\tmp85_reg_6067_reg[3]_i_1_n_2 ,\tmp85_reg_6067_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({gaussian_mac_mulaEe0_U104_n_16,gaussian_mac_mulaEe0_U104_n_17,gaussian_mac_mulaEe0_U104_n_18,gaussian_mac_mulaEe0_U104_n_19}),
        .O(tmp85_fu_3862_p2[3:0]),
        .S({\tmp85_reg_6067[3]_i_2_n_0 ,\tmp85_reg_6067[3]_i_3_n_0 ,\tmp85_reg_6067[3]_i_4_n_0 ,\tmp85_reg_6067[3]_i_5_n_0 }));
  FDRE \tmp85_reg_6067_reg[4] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp85_fu_3862_p2[4]),
        .Q(tmp85_reg_6067[4]),
        .R(1'b0));
  FDRE \tmp85_reg_6067_reg[5] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp85_fu_3862_p2[5]),
        .Q(tmp85_reg_6067[5]),
        .R(1'b0));
  FDRE \tmp85_reg_6067_reg[6] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp85_fu_3862_p2[6]),
        .Q(tmp85_reg_6067[6]),
        .R(1'b0));
  FDRE \tmp85_reg_6067_reg[7] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp85_fu_3862_p2[7]),
        .Q(tmp85_reg_6067[7]),
        .R(1'b0));
  CARRY4 \tmp85_reg_6067_reg[7]_i_1 
       (.CI(\tmp85_reg_6067_reg[3]_i_1_n_0 ),
        .CO({\tmp85_reg_6067_reg[7]_i_1_n_0 ,\tmp85_reg_6067_reg[7]_i_1_n_1 ,\tmp85_reg_6067_reg[7]_i_1_n_2 ,\tmp85_reg_6067_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({gaussian_mac_mulaEe0_U104_n_12,gaussian_mac_mulaEe0_U104_n_13,gaussian_mac_mulaEe0_U104_n_14,gaussian_mac_mulaEe0_U104_n_15}),
        .O(tmp85_fu_3862_p2[7:4]),
        .S({\tmp85_reg_6067[7]_i_2_n_0 ,\tmp85_reg_6067[7]_i_3_n_0 ,\tmp85_reg_6067[7]_i_4_n_0 ,\tmp85_reg_6067[7]_i_5_n_0 }));
  FDRE \tmp85_reg_6067_reg[8] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp85_fu_3862_p2[8]),
        .Q(tmp85_reg_6067[8]),
        .R(1'b0));
  FDRE \tmp85_reg_6067_reg[9] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp85_fu_3862_p2[9]),
        .Q(tmp85_reg_6067[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp87_reg_6022_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_2_va_37_reg_5715}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp87_reg_6022_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp87_reg_6022_reg_BCOUT_UNCONNECTED[17:0]),
        .C({gaussian_mac_mulawdI_U88_n_0,gaussian_mac_mulawdI_U88_n_0,gaussian_mac_mulawdI_U88_n_0,gaussian_mac_mulawdI_U88_n_0,gaussian_mac_mulawdI_U88_n_0,gaussian_mac_mulawdI_U88_n_0,gaussian_mac_mulawdI_U88_n_0,gaussian_mac_mulawdI_U88_n_0,gaussian_mac_mulawdI_U88_n_0,gaussian_mac_mulawdI_U88_n_0,gaussian_mac_mulawdI_U88_n_0,gaussian_mac_mulawdI_U88_n_0,gaussian_mac_mulawdI_U88_n_0,gaussian_mac_mulawdI_U88_n_0,gaussian_mac_mulawdI_U88_n_0,gaussian_mac_mulawdI_U88_n_0,gaussian_mac_mulawdI_U88_n_0,gaussian_mac_mulawdI_U88_n_0,gaussian_mac_mulawdI_U88_n_0,gaussian_mac_mulawdI_U88_n_0,gaussian_mac_mulawdI_U88_n_0,gaussian_mac_mulawdI_U88_n_0,gaussian_mac_mulawdI_U88_n_0,gaussian_mac_mulawdI_U88_n_0,gaussian_mac_mulawdI_U88_n_0,gaussian_mac_mulawdI_U88_n_0,gaussian_mac_mulawdI_U88_n_0,gaussian_mac_mulawdI_U88_n_0,gaussian_mac_mulawdI_U88_n_0,gaussian_mac_mulawdI_U88_n_0,gaussian_mac_mulawdI_U88_n_0,gaussian_mac_mulawdI_U88_n_1,gaussian_mac_mulawdI_U88_n_2,gaussian_mac_mulawdI_U88_n_3,gaussian_mac_mulawdI_U88_n_4,gaussian_mac_mulawdI_U88_n_5,gaussian_mac_mulawdI_U88_n_6,gaussian_mac_mulawdI_U88_n_7,gaussian_mac_mulawdI_U88_n_8,gaussian_mac_mulawdI_U88_n_9,gaussian_mac_mulawdI_U88_n_10,gaussian_mac_mulawdI_U88_n_11,gaussian_mac_mulawdI_U88_n_12,gaussian_mac_mulawdI_U88_n_13,gaussian_mac_mulawdI_U88_n_14,gaussian_mac_mulawdI_U88_n_15,gaussian_mac_mulawdI_U88_n_16,gaussian_mac_mulawdI_U88_n_17}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp87_reg_6022_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp87_reg_6022_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone9_in),
        .CEA2(ap_block_pp0_stage0_subdone9_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(tmp49_reg_59320),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp87_reg_6022_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp87_reg_6022_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp87_reg_6022_reg_P_UNCONNECTED[47:18],tmp87_reg_6022_reg_n_88,tmp87_reg_6022_reg_n_89,tmp87_reg_6022_reg_n_90,tmp87_reg_6022_reg_n_91,tmp87_reg_6022_reg_n_92,tmp87_reg_6022_reg_n_93,tmp87_reg_6022_reg_n_94,tmp87_reg_6022_reg_n_95,tmp87_reg_6022_reg_n_96,tmp87_reg_6022_reg_n_97,tmp87_reg_6022_reg_n_98,tmp87_reg_6022_reg_n_99,tmp87_reg_6022_reg_n_100,tmp87_reg_6022_reg_n_101,tmp87_reg_6022_reg_n_102,tmp87_reg_6022_reg_n_103,tmp87_reg_6022_reg_n_104,tmp87_reg_6022_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp87_reg_6022_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp87_reg_6022_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp87_reg_6022_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp87_reg_6022_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(0),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("TRUE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp89_reg_6027_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_2_va_5_fu_446}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp89_reg_6027_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp89_reg_6027_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp89_reg_6027_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp89_reg_6027_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_1_fu_2700),
        .CEA2(src_kernel_win_0_va_1_fu_2700),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(ap_block_pp0_stage0_subdone9_in),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(tmp49_reg_59320),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp89_reg_6027_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp89_reg_6027_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp89_reg_6027_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp89_reg_6027_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp89_reg_6027_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp89_reg_6027_reg_n_106,tmp89_reg_6027_reg_n_107,tmp89_reg_6027_reg_n_108,tmp89_reg_6027_reg_n_109,tmp89_reg_6027_reg_n_110,tmp89_reg_6027_reg_n_111,tmp89_reg_6027_reg_n_112,tmp89_reg_6027_reg_n_113,tmp89_reg_6027_reg_n_114,tmp89_reg_6027_reg_n_115,tmp89_reg_6027_reg_n_116,tmp89_reg_6027_reg_n_117,tmp89_reg_6027_reg_n_118,tmp89_reg_6027_reg_n_119,tmp89_reg_6027_reg_n_120,tmp89_reg_6027_reg_n_121,tmp89_reg_6027_reg_n_122,tmp89_reg_6027_reg_n_123,tmp89_reg_6027_reg_n_124,tmp89_reg_6027_reg_n_125,tmp89_reg_6027_reg_n_126,tmp89_reg_6027_reg_n_127,tmp89_reg_6027_reg_n_128,tmp89_reg_6027_reg_n_129,tmp89_reg_6027_reg_n_130,tmp89_reg_6027_reg_n_131,tmp89_reg_6027_reg_n_132,tmp89_reg_6027_reg_n_133,tmp89_reg_6027_reg_n_134,tmp89_reg_6027_reg_n_135,tmp89_reg_6027_reg_n_136,tmp89_reg_6027_reg_n_137,tmp89_reg_6027_reg_n_138,tmp89_reg_6027_reg_n_139,tmp89_reg_6027_reg_n_140,tmp89_reg_6027_reg_n_141,tmp89_reg_6027_reg_n_142,tmp89_reg_6027_reg_n_143,tmp89_reg_6027_reg_n_144,tmp89_reg_6027_reg_n_145,tmp89_reg_6027_reg_n_146,tmp89_reg_6027_reg_n_147,tmp89_reg_6027_reg_n_148,tmp89_reg_6027_reg_n_149,tmp89_reg_6027_reg_n_150,tmp89_reg_6027_reg_n_151,tmp89_reg_6027_reg_n_152,tmp89_reg_6027_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp89_reg_6027_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp92_reg_6072[11]_i_2 
       (.I0(gaussian_mac_mulatde_U105_n_7),
        .I1(gaussian_ama_addmGfk_U107_n_6),
        .O(\tmp92_reg_6072[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp92_reg_6072[11]_i_3 
       (.I0(gaussian_mac_mulatde_U105_n_8),
        .I1(gaussian_ama_addmGfk_U107_n_7),
        .O(\tmp92_reg_6072[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp92_reg_6072[11]_i_4 
       (.I0(gaussian_mac_mulatde_U105_n_9),
        .I1(gaussian_ama_addmGfk_U107_n_8),
        .O(\tmp92_reg_6072[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp92_reg_6072[11]_i_5 
       (.I0(gaussian_mac_mulatde_U105_n_10),
        .I1(gaussian_ama_addmGfk_U107_n_9),
        .O(\tmp92_reg_6072[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp92_reg_6072[15]_i_2 
       (.I0(gaussian_mac_mulatde_U105_n_3),
        .I1(gaussian_ama_addmGfk_U107_n_2),
        .O(\tmp92_reg_6072[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp92_reg_6072[15]_i_3 
       (.I0(gaussian_mac_mulatde_U105_n_4),
        .I1(gaussian_ama_addmGfk_U107_n_3),
        .O(\tmp92_reg_6072[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp92_reg_6072[15]_i_4 
       (.I0(gaussian_mac_mulatde_U105_n_5),
        .I1(gaussian_ama_addmGfk_U107_n_4),
        .O(\tmp92_reg_6072[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp92_reg_6072[15]_i_5 
       (.I0(gaussian_mac_mulatde_U105_n_6),
        .I1(gaussian_ama_addmGfk_U107_n_5),
        .O(\tmp92_reg_6072[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp92_reg_6072[18]_i_2 
       (.I0(gaussian_mac_mulatde_U105_n_1),
        .I1(gaussian_ama_addmGfk_U107_n_0),
        .O(\tmp92_reg_6072[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp92_reg_6072[18]_i_3 
       (.I0(gaussian_mac_mulatde_U105_n_2),
        .I1(gaussian_ama_addmGfk_U107_n_1),
        .O(\tmp92_reg_6072[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp92_reg_6072[3]_i_2 
       (.I0(gaussian_mac_mulatde_U105_n_15),
        .I1(gaussian_ama_addmGfk_U107_n_14),
        .O(\tmp92_reg_6072[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp92_reg_6072[3]_i_3 
       (.I0(gaussian_mac_mulatde_U105_n_16),
        .I1(gaussian_ama_addmGfk_U107_n_15),
        .O(\tmp92_reg_6072[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp92_reg_6072[3]_i_4 
       (.I0(gaussian_mac_mulatde_U105_n_17),
        .I1(gaussian_ama_addmGfk_U107_n_16),
        .O(\tmp92_reg_6072[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp92_reg_6072[3]_i_5 
       (.I0(gaussian_mac_mulatde_U105_n_18),
        .I1(gaussian_ama_addmGfk_U107_n_17),
        .O(\tmp92_reg_6072[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp92_reg_6072[7]_i_2 
       (.I0(gaussian_mac_mulatde_U105_n_11),
        .I1(gaussian_ama_addmGfk_U107_n_10),
        .O(\tmp92_reg_6072[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp92_reg_6072[7]_i_3 
       (.I0(gaussian_mac_mulatde_U105_n_12),
        .I1(gaussian_ama_addmGfk_U107_n_11),
        .O(\tmp92_reg_6072[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp92_reg_6072[7]_i_4 
       (.I0(gaussian_mac_mulatde_U105_n_13),
        .I1(gaussian_ama_addmGfk_U107_n_12),
        .O(\tmp92_reg_6072[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp92_reg_6072[7]_i_5 
       (.I0(gaussian_mac_mulatde_U105_n_14),
        .I1(gaussian_ama_addmGfk_U107_n_13),
        .O(\tmp92_reg_6072[7]_i_5_n_0 ));
  FDRE \tmp92_reg_6072_reg[0] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp92_fu_3873_p2[0]),
        .Q(tmp92_reg_6072[0]),
        .R(1'b0));
  FDRE \tmp92_reg_6072_reg[10] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp92_fu_3873_p2[10]),
        .Q(tmp92_reg_6072[10]),
        .R(1'b0));
  FDRE \tmp92_reg_6072_reg[11] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp92_fu_3873_p2[11]),
        .Q(tmp92_reg_6072[11]),
        .R(1'b0));
  CARRY4 \tmp92_reg_6072_reg[11]_i_1 
       (.CI(\tmp92_reg_6072_reg[7]_i_1_n_0 ),
        .CO({\tmp92_reg_6072_reg[11]_i_1_n_0 ,\tmp92_reg_6072_reg[11]_i_1_n_1 ,\tmp92_reg_6072_reg[11]_i_1_n_2 ,\tmp92_reg_6072_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({gaussian_mac_mulatde_U105_n_7,gaussian_mac_mulatde_U105_n_8,gaussian_mac_mulatde_U105_n_9,gaussian_mac_mulatde_U105_n_10}),
        .O(tmp92_fu_3873_p2[11:8]),
        .S({\tmp92_reg_6072[11]_i_2_n_0 ,\tmp92_reg_6072[11]_i_3_n_0 ,\tmp92_reg_6072[11]_i_4_n_0 ,\tmp92_reg_6072[11]_i_5_n_0 }));
  FDRE \tmp92_reg_6072_reg[12] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp92_fu_3873_p2[12]),
        .Q(tmp92_reg_6072[12]),
        .R(1'b0));
  FDRE \tmp92_reg_6072_reg[13] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp92_fu_3873_p2[13]),
        .Q(tmp92_reg_6072[13]),
        .R(1'b0));
  FDRE \tmp92_reg_6072_reg[14] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp92_fu_3873_p2[14]),
        .Q(tmp92_reg_6072[14]),
        .R(1'b0));
  FDRE \tmp92_reg_6072_reg[15] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp92_fu_3873_p2[15]),
        .Q(tmp92_reg_6072[15]),
        .R(1'b0));
  CARRY4 \tmp92_reg_6072_reg[15]_i_1 
       (.CI(\tmp92_reg_6072_reg[11]_i_1_n_0 ),
        .CO({\tmp92_reg_6072_reg[15]_i_1_n_0 ,\tmp92_reg_6072_reg[15]_i_1_n_1 ,\tmp92_reg_6072_reg[15]_i_1_n_2 ,\tmp92_reg_6072_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({gaussian_mac_mulatde_U105_n_3,gaussian_mac_mulatde_U105_n_4,gaussian_mac_mulatde_U105_n_5,gaussian_mac_mulatde_U105_n_6}),
        .O(tmp92_fu_3873_p2[15:12]),
        .S({\tmp92_reg_6072[15]_i_2_n_0 ,\tmp92_reg_6072[15]_i_3_n_0 ,\tmp92_reg_6072[15]_i_4_n_0 ,\tmp92_reg_6072[15]_i_5_n_0 }));
  FDRE \tmp92_reg_6072_reg[16] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp92_fu_3873_p2[16]),
        .Q(tmp92_reg_6072[16]),
        .R(1'b0));
  FDRE \tmp92_reg_6072_reg[17] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp92_fu_3873_p2[17]),
        .Q(tmp92_reg_6072[17]),
        .R(1'b0));
  FDRE \tmp92_reg_6072_reg[18] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp92_fu_3873_p2[18]),
        .Q(tmp92_reg_6072[18]),
        .R(1'b0));
  CARRY4 \tmp92_reg_6072_reg[18]_i_1 
       (.CI(\tmp92_reg_6072_reg[15]_i_1_n_0 ),
        .CO({\NLW_tmp92_reg_6072_reg[18]_i_1_CO_UNCONNECTED [3:2],\tmp92_reg_6072_reg[18]_i_1_n_2 ,\tmp92_reg_6072_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,gaussian_mac_mulatde_U105_n_1,gaussian_mac_mulatde_U105_n_2}),
        .O({\NLW_tmp92_reg_6072_reg[18]_i_1_O_UNCONNECTED [3],tmp92_fu_3873_p2[18:16]}),
        .S({1'b0,gaussian_mac_mulatde_U105_n_0,\tmp92_reg_6072[18]_i_2_n_0 ,\tmp92_reg_6072[18]_i_3_n_0 }));
  FDRE \tmp92_reg_6072_reg[1] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp92_fu_3873_p2[1]),
        .Q(tmp92_reg_6072[1]),
        .R(1'b0));
  FDRE \tmp92_reg_6072_reg[2] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp92_fu_3873_p2[2]),
        .Q(tmp92_reg_6072[2]),
        .R(1'b0));
  FDRE \tmp92_reg_6072_reg[3] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp92_fu_3873_p2[3]),
        .Q(tmp92_reg_6072[3]),
        .R(1'b0));
  CARRY4 \tmp92_reg_6072_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp92_reg_6072_reg[3]_i_1_n_0 ,\tmp92_reg_6072_reg[3]_i_1_n_1 ,\tmp92_reg_6072_reg[3]_i_1_n_2 ,\tmp92_reg_6072_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({gaussian_mac_mulatde_U105_n_15,gaussian_mac_mulatde_U105_n_16,gaussian_mac_mulatde_U105_n_17,gaussian_mac_mulatde_U105_n_18}),
        .O(tmp92_fu_3873_p2[3:0]),
        .S({\tmp92_reg_6072[3]_i_2_n_0 ,\tmp92_reg_6072[3]_i_3_n_0 ,\tmp92_reg_6072[3]_i_4_n_0 ,\tmp92_reg_6072[3]_i_5_n_0 }));
  FDRE \tmp92_reg_6072_reg[4] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp92_fu_3873_p2[4]),
        .Q(tmp92_reg_6072[4]),
        .R(1'b0));
  FDRE \tmp92_reg_6072_reg[5] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp92_fu_3873_p2[5]),
        .Q(tmp92_reg_6072[5]),
        .R(1'b0));
  FDRE \tmp92_reg_6072_reg[6] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp92_fu_3873_p2[6]),
        .Q(tmp92_reg_6072[6]),
        .R(1'b0));
  FDRE \tmp92_reg_6072_reg[7] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp92_fu_3873_p2[7]),
        .Q(tmp92_reg_6072[7]),
        .R(1'b0));
  CARRY4 \tmp92_reg_6072_reg[7]_i_1 
       (.CI(\tmp92_reg_6072_reg[3]_i_1_n_0 ),
        .CO({\tmp92_reg_6072_reg[7]_i_1_n_0 ,\tmp92_reg_6072_reg[7]_i_1_n_1 ,\tmp92_reg_6072_reg[7]_i_1_n_2 ,\tmp92_reg_6072_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({gaussian_mac_mulatde_U105_n_11,gaussian_mac_mulatde_U105_n_12,gaussian_mac_mulatde_U105_n_13,gaussian_mac_mulatde_U105_n_14}),
        .O(tmp92_fu_3873_p2[7:4]),
        .S({\tmp92_reg_6072[7]_i_2_n_0 ,\tmp92_reg_6072[7]_i_3_n_0 ,\tmp92_reg_6072[7]_i_4_n_0 ,\tmp92_reg_6072[7]_i_5_n_0 }));
  FDRE \tmp92_reg_6072_reg[8] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp92_fu_3873_p2[8]),
        .Q(tmp92_reg_6072[8]),
        .R(1'b0));
  FDRE \tmp92_reg_6072_reg[9] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp92_fu_3873_p2[9]),
        .Q(tmp92_reg_6072[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hFFFDFDFD)) 
    \tmp_10_reg_5363[0]_i_1 
       (.I0(\tmp_10_reg_5363[0]_i_2_n_0 ),
        .I1(\t_V_reg_1015_reg_n_0_[2] ),
        .I2(\t_V_reg_1015_reg_n_0_[3] ),
        .I3(\t_V_reg_1015_reg_n_0_[1] ),
        .I4(\t_V_reg_1015_reg_n_0_[0] ),
        .O(tmp_10_fu_1107_p2));
  LUT3 #(
    .INIT(8'h02)) 
    \tmp_10_reg_5363[0]_i_2 
       (.I0(\tmp_10_reg_5363[0]_i_3_n_0 ),
        .I1(\tmp_10_reg_5363[0]_i_4_n_0 ),
        .I2(\tmp_10_reg_5363[0]_i_5_n_0 ),
        .O(\tmp_10_reg_5363[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_10_reg_5363[0]_i_3 
       (.I0(\t_V_reg_1015_reg_n_0_[8] ),
        .I1(\t_V_reg_1015_reg_n_0_[11] ),
        .I2(\t_V_reg_1015_reg_n_0_[9] ),
        .I3(\t_V_reg_1015_reg_n_0_[12] ),
        .I4(\tmp_10_reg_5363[0]_i_6_n_0 ),
        .I5(\tmp_10_reg_5363[0]_i_7_n_0 ),
        .O(\tmp_10_reg_5363[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_10_reg_5363[0]_i_4 
       (.I0(\t_V_reg_1015_reg_n_0_[4] ),
        .I1(\t_V_reg_1015_reg_n_0_[14] ),
        .I2(\t_V_reg_1015_reg_n_0_[21] ),
        .I3(\t_V_reg_1015_reg_n_0_[22] ),
        .I4(\tmp_10_reg_5363[0]_i_8_n_0 ),
        .O(\tmp_10_reg_5363[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_10_reg_5363[0]_i_5 
       (.I0(\t_V_reg_1015_reg_n_0_[17] ),
        .I1(\t_V_reg_1015_reg_n_0_[24] ),
        .I2(\t_V_reg_1015_reg_n_0_[23] ),
        .I3(\t_V_reg_1015_reg_n_0_[28] ),
        .I4(\tmp_10_reg_5363[0]_i_9_n_0 ),
        .O(\tmp_10_reg_5363[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_10_reg_5363[0]_i_6 
       (.I0(\t_V_reg_1015_reg_n_0_[15] ),
        .I1(\t_V_reg_1015_reg_n_0_[7] ),
        .I2(\t_V_reg_1015_reg_n_0_[6] ),
        .I3(\t_V_reg_1015_reg_n_0_[5] ),
        .O(\tmp_10_reg_5363[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_10_reg_5363[0]_i_7 
       (.I0(\t_V_reg_1015_reg_n_0_[13] ),
        .I1(\t_V_reg_1015_reg_n_0_[10] ),
        .I2(\t_V_reg_1015_reg_n_0_[26] ),
        .I3(\t_V_reg_1015_reg_n_0_[20] ),
        .O(\tmp_10_reg_5363[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_10_reg_5363[0]_i_8 
       (.I0(\t_V_reg_1015_reg_n_0_[18] ),
        .I1(\t_V_reg_1015_reg_n_0_[16] ),
        .I2(\t_V_reg_1015_reg_n_0_[29] ),
        .I3(\t_V_reg_1015_reg_n_0_[19] ),
        .O(\tmp_10_reg_5363[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_10_reg_5363[0]_i_9 
       (.I0(\t_V_reg_1015_reg_n_0_[30] ),
        .I1(\t_V_reg_1015_reg_n_0_[27] ),
        .I2(\t_V_reg_1015_reg_n_0_[31] ),
        .I3(\t_V_reg_1015_reg_n_0_[25] ),
        .O(\tmp_10_reg_5363[0]_i_9_n_0 ));
  FDRE \tmp_10_reg_5363_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(tmp_10_fu_1107_p2),
        .Q(\tmp_10_reg_5363_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAEA2A2A2A2A2A2A2)) 
    \tmp_11_reg_5368[0]_i_1 
       (.I0(\tmp_11_reg_5368_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state3),
        .I2(exitcond390_i_fu_1091_p2),
        .I3(\t_V_reg_1015_reg_n_0_[1] ),
        .I4(\tmp_11_reg_5368[0]_i_2_n_0 ),
        .I5(\tmp_10_reg_5363[0]_i_2_n_0 ),
        .O(\tmp_11_reg_5368[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \tmp_11_reg_5368[0]_i_2 
       (.I0(\t_V_reg_1015_reg_n_0_[3] ),
        .I1(\t_V_reg_1015_reg_n_0_[2] ),
        .I2(\t_V_reg_1015_reg_n_0_[0] ),
        .O(\tmp_11_reg_5368[0]_i_2_n_0 ));
  FDRE \tmp_11_reg_5368_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_11_reg_5368[0]_i_1_n_0 ),
        .Q(\tmp_11_reg_5368_reg_n_0_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_12_reg_5380[0]_i_10 
       (.I0(\t_V_reg_1015_reg_n_0_[24] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [24]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [25]),
        .I3(\t_V_reg_1015_reg_n_0_[25] ),
        .O(\tmp_12_reg_5380[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_12_reg_5380[0]_i_12 
       (.I0(\t_V_reg_1015_reg_n_0_[22] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [22]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [23]),
        .I3(\t_V_reg_1015_reg_n_0_[23] ),
        .O(\tmp_12_reg_5380[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_12_reg_5380[0]_i_13 
       (.I0(\t_V_reg_1015_reg_n_0_[20] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [20]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [21]),
        .I3(\t_V_reg_1015_reg_n_0_[21] ),
        .O(\tmp_12_reg_5380[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_12_reg_5380[0]_i_14 
       (.I0(\t_V_reg_1015_reg_n_0_[18] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [18]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [19]),
        .I3(\t_V_reg_1015_reg_n_0_[19] ),
        .O(\tmp_12_reg_5380[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_12_reg_5380[0]_i_15 
       (.I0(\t_V_reg_1015_reg_n_0_[16] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [16]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [17]),
        .I3(\t_V_reg_1015_reg_n_0_[17] ),
        .O(\tmp_12_reg_5380[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_12_reg_5380[0]_i_16 
       (.I0(\t_V_reg_1015_reg_n_0_[22] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [22]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [23]),
        .I3(\t_V_reg_1015_reg_n_0_[23] ),
        .O(\tmp_12_reg_5380[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_12_reg_5380[0]_i_17 
       (.I0(\t_V_reg_1015_reg_n_0_[20] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [20]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [21]),
        .I3(\t_V_reg_1015_reg_n_0_[21] ),
        .O(\tmp_12_reg_5380[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_12_reg_5380[0]_i_18 
       (.I0(\t_V_reg_1015_reg_n_0_[18] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [18]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [19]),
        .I3(\t_V_reg_1015_reg_n_0_[19] ),
        .O(\tmp_12_reg_5380[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_12_reg_5380[0]_i_19 
       (.I0(\t_V_reg_1015_reg_n_0_[16] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [16]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [17]),
        .I3(\t_V_reg_1015_reg_n_0_[17] ),
        .O(\tmp_12_reg_5380[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_12_reg_5380[0]_i_21 
       (.I0(\t_V_reg_1015_reg_n_0_[14] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [14]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [15]),
        .I3(\t_V_reg_1015_reg_n_0_[15] ),
        .O(\tmp_12_reg_5380[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_12_reg_5380[0]_i_22 
       (.I0(\t_V_reg_1015_reg_n_0_[12] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [12]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [13]),
        .I3(\t_V_reg_1015_reg_n_0_[13] ),
        .O(\tmp_12_reg_5380[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_12_reg_5380[0]_i_23 
       (.I0(\t_V_reg_1015_reg_n_0_[10] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [10]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [11]),
        .I3(\t_V_reg_1015_reg_n_0_[11] ),
        .O(\tmp_12_reg_5380[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_12_reg_5380[0]_i_24 
       (.I0(\t_V_reg_1015_reg_n_0_[8] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [8]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [9]),
        .I3(\t_V_reg_1015_reg_n_0_[9] ),
        .O(\tmp_12_reg_5380[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_12_reg_5380[0]_i_25 
       (.I0(\t_V_reg_1015_reg_n_0_[14] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [14]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [15]),
        .I3(\t_V_reg_1015_reg_n_0_[15] ),
        .O(\tmp_12_reg_5380[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_12_reg_5380[0]_i_26 
       (.I0(\t_V_reg_1015_reg_n_0_[12] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [12]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [13]),
        .I3(\t_V_reg_1015_reg_n_0_[13] ),
        .O(\tmp_12_reg_5380[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_12_reg_5380[0]_i_27 
       (.I0(\t_V_reg_1015_reg_n_0_[10] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [10]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [11]),
        .I3(\t_V_reg_1015_reg_n_0_[11] ),
        .O(\tmp_12_reg_5380[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_12_reg_5380[0]_i_28 
       (.I0(\t_V_reg_1015_reg_n_0_[8] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [8]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [9]),
        .I3(\t_V_reg_1015_reg_n_0_[9] ),
        .O(\tmp_12_reg_5380[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_12_reg_5380[0]_i_29 
       (.I0(\t_V_reg_1015_reg_n_0_[6] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [6]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [7]),
        .I3(\t_V_reg_1015_reg_n_0_[7] ),
        .O(\tmp_12_reg_5380[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_12_reg_5380[0]_i_3 
       (.I0(\t_V_reg_1015_reg_n_0_[30] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [30]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [31]),
        .I3(\t_V_reg_1015_reg_n_0_[31] ),
        .O(\tmp_12_reg_5380[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_12_reg_5380[0]_i_30 
       (.I0(\t_V_reg_1015_reg_n_0_[4] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [4]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [5]),
        .I3(\t_V_reg_1015_reg_n_0_[5] ),
        .O(\tmp_12_reg_5380[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_12_reg_5380[0]_i_31 
       (.I0(\t_V_reg_1015_reg_n_0_[2] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [2]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [3]),
        .I3(\t_V_reg_1015_reg_n_0_[3] ),
        .O(\tmp_12_reg_5380[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_12_reg_5380[0]_i_32 
       (.I0(\t_V_reg_1015_reg_n_0_[0] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [0]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [1]),
        .I3(\t_V_reg_1015_reg_n_0_[1] ),
        .O(\tmp_12_reg_5380[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_12_reg_5380[0]_i_33 
       (.I0(\t_V_reg_1015_reg_n_0_[6] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [6]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [7]),
        .I3(\t_V_reg_1015_reg_n_0_[7] ),
        .O(\tmp_12_reg_5380[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_12_reg_5380[0]_i_34 
       (.I0(\t_V_reg_1015_reg_n_0_[4] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [4]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [5]),
        .I3(\t_V_reg_1015_reg_n_0_[5] ),
        .O(\tmp_12_reg_5380[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_12_reg_5380[0]_i_35 
       (.I0(\t_V_reg_1015_reg_n_0_[2] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [2]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [3]),
        .I3(\t_V_reg_1015_reg_n_0_[3] ),
        .O(\tmp_12_reg_5380[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_12_reg_5380[0]_i_36 
       (.I0(\t_V_reg_1015_reg_n_0_[0] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [0]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [1]),
        .I3(\t_V_reg_1015_reg_n_0_[1] ),
        .O(\tmp_12_reg_5380[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_12_reg_5380[0]_i_4 
       (.I0(\t_V_reg_1015_reg_n_0_[28] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [28]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [29]),
        .I3(\t_V_reg_1015_reg_n_0_[29] ),
        .O(\tmp_12_reg_5380[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_12_reg_5380[0]_i_5 
       (.I0(\t_V_reg_1015_reg_n_0_[26] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [26]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [27]),
        .I3(\t_V_reg_1015_reg_n_0_[27] ),
        .O(\tmp_12_reg_5380[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_12_reg_5380[0]_i_6 
       (.I0(\t_V_reg_1015_reg_n_0_[24] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [24]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [25]),
        .I3(\t_V_reg_1015_reg_n_0_[25] ),
        .O(\tmp_12_reg_5380[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_12_reg_5380[0]_i_7 
       (.I0(\t_V_reg_1015_reg_n_0_[30] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [30]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [31]),
        .I3(\t_V_reg_1015_reg_n_0_[31] ),
        .O(\tmp_12_reg_5380[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_12_reg_5380[0]_i_8 
       (.I0(\t_V_reg_1015_reg_n_0_[28] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [28]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [29]),
        .I3(\t_V_reg_1015_reg_n_0_[29] ),
        .O(\tmp_12_reg_5380[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_12_reg_5380[0]_i_9 
       (.I0(\t_V_reg_1015_reg_n_0_[26] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [26]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [27]),
        .I3(\t_V_reg_1015_reg_n_0_[27] ),
        .O(\tmp_12_reg_5380[0]_i_9_n_0 ));
  FDRE \tmp_12_reg_5380_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(tmp_12_fu_1131_p2),
        .Q(tmp_12_reg_5380),
        .R(1'b0));
  CARRY4 \tmp_12_reg_5380_reg[0]_i_1 
       (.CI(\tmp_12_reg_5380_reg[0]_i_2_n_0 ),
        .CO({tmp_12_fu_1131_p2,\tmp_12_reg_5380_reg[0]_i_1_n_1 ,\tmp_12_reg_5380_reg[0]_i_1_n_2 ,\tmp_12_reg_5380_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_12_reg_5380[0]_i_3_n_0 ,\tmp_12_reg_5380[0]_i_4_n_0 ,\tmp_12_reg_5380[0]_i_5_n_0 ,\tmp_12_reg_5380[0]_i_6_n_0 }),
        .O(\NLW_tmp_12_reg_5380_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_12_reg_5380[0]_i_7_n_0 ,\tmp_12_reg_5380[0]_i_8_n_0 ,\tmp_12_reg_5380[0]_i_9_n_0 ,\tmp_12_reg_5380[0]_i_10_n_0 }));
  CARRY4 \tmp_12_reg_5380_reg[0]_i_11 
       (.CI(\tmp_12_reg_5380_reg[0]_i_20_n_0 ),
        .CO({\tmp_12_reg_5380_reg[0]_i_11_n_0 ,\tmp_12_reg_5380_reg[0]_i_11_n_1 ,\tmp_12_reg_5380_reg[0]_i_11_n_2 ,\tmp_12_reg_5380_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_12_reg_5380[0]_i_21_n_0 ,\tmp_12_reg_5380[0]_i_22_n_0 ,\tmp_12_reg_5380[0]_i_23_n_0 ,\tmp_12_reg_5380[0]_i_24_n_0 }),
        .O(\NLW_tmp_12_reg_5380_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\tmp_12_reg_5380[0]_i_25_n_0 ,\tmp_12_reg_5380[0]_i_26_n_0 ,\tmp_12_reg_5380[0]_i_27_n_0 ,\tmp_12_reg_5380[0]_i_28_n_0 }));
  CARRY4 \tmp_12_reg_5380_reg[0]_i_2 
       (.CI(\tmp_12_reg_5380_reg[0]_i_11_n_0 ),
        .CO({\tmp_12_reg_5380_reg[0]_i_2_n_0 ,\tmp_12_reg_5380_reg[0]_i_2_n_1 ,\tmp_12_reg_5380_reg[0]_i_2_n_2 ,\tmp_12_reg_5380_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_12_reg_5380[0]_i_12_n_0 ,\tmp_12_reg_5380[0]_i_13_n_0 ,\tmp_12_reg_5380[0]_i_14_n_0 ,\tmp_12_reg_5380[0]_i_15_n_0 }),
        .O(\NLW_tmp_12_reg_5380_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_12_reg_5380[0]_i_16_n_0 ,\tmp_12_reg_5380[0]_i_17_n_0 ,\tmp_12_reg_5380[0]_i_18_n_0 ,\tmp_12_reg_5380[0]_i_19_n_0 }));
  CARRY4 \tmp_12_reg_5380_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\tmp_12_reg_5380_reg[0]_i_20_n_0 ,\tmp_12_reg_5380_reg[0]_i_20_n_1 ,\tmp_12_reg_5380_reg[0]_i_20_n_2 ,\tmp_12_reg_5380_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_12_reg_5380[0]_i_29_n_0 ,\tmp_12_reg_5380[0]_i_30_n_0 ,\tmp_12_reg_5380[0]_i_31_n_0 ,\tmp_12_reg_5380[0]_i_32_n_0 }),
        .O(\NLW_tmp_12_reg_5380_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\tmp_12_reg_5380[0]_i_33_n_0 ,\tmp_12_reg_5380[0]_i_34_n_0 ,\tmp_12_reg_5380[0]_i_35_n_0 ,\tmp_12_reg_5380[0]_i_36_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_1_reg_5317[0]_i_1 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [0]),
        .O(tmp_1_fu_1054_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_1_reg_5317[4]_i_2 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [1]),
        .O(\tmp_1_reg_5317[4]_i_2_n_0 ));
  FDRE \tmp_1_reg_5317_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_1054_p2[0]),
        .Q(tmp_1_reg_5317[0]),
        .R(1'b0));
  FDRE \tmp_1_reg_5317_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_1054_p2[10]),
        .Q(tmp_1_reg_5317[10]),
        .R(1'b0));
  FDRE \tmp_1_reg_5317_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_1054_p2[11]),
        .Q(tmp_1_reg_5317[11]),
        .R(1'b0));
  FDRE \tmp_1_reg_5317_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_1054_p2[12]),
        .Q(tmp_1_reg_5317[12]),
        .R(1'b0));
  CARRY4 \tmp_1_reg_5317_reg[12]_i_1 
       (.CI(\tmp_1_reg_5317_reg[8]_i_1_n_0 ),
        .CO({\tmp_1_reg_5317_reg[12]_i_1_n_0 ,\tmp_1_reg_5317_reg[12]_i_1_n_1 ,\tmp_1_reg_5317_reg[12]_i_1_n_2 ,\tmp_1_reg_5317_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_1_fu_1054_p2[12:9]),
        .S(\tmp_1_reg_5317_reg[31]_0 [12:9]));
  FDRE \tmp_1_reg_5317_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_1054_p2[13]),
        .Q(tmp_1_reg_5317[13]),
        .R(1'b0));
  FDRE \tmp_1_reg_5317_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_1054_p2[14]),
        .Q(tmp_1_reg_5317[14]),
        .R(1'b0));
  FDRE \tmp_1_reg_5317_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_1054_p2[15]),
        .Q(tmp_1_reg_5317[15]),
        .R(1'b0));
  FDRE \tmp_1_reg_5317_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_1054_p2[16]),
        .Q(tmp_1_reg_5317[16]),
        .R(1'b0));
  CARRY4 \tmp_1_reg_5317_reg[16]_i_1 
       (.CI(\tmp_1_reg_5317_reg[12]_i_1_n_0 ),
        .CO({\tmp_1_reg_5317_reg[16]_i_1_n_0 ,\tmp_1_reg_5317_reg[16]_i_1_n_1 ,\tmp_1_reg_5317_reg[16]_i_1_n_2 ,\tmp_1_reg_5317_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_1_fu_1054_p2[16:13]),
        .S(\tmp_1_reg_5317_reg[31]_0 [16:13]));
  FDRE \tmp_1_reg_5317_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_1054_p2[17]),
        .Q(tmp_1_reg_5317[17]),
        .R(1'b0));
  FDRE \tmp_1_reg_5317_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_1054_p2[18]),
        .Q(tmp_1_reg_5317[18]),
        .R(1'b0));
  FDRE \tmp_1_reg_5317_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_1054_p2[19]),
        .Q(tmp_1_reg_5317[19]),
        .R(1'b0));
  FDRE \tmp_1_reg_5317_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_1054_p2[1]),
        .Q(tmp_1_reg_5317[1]),
        .R(1'b0));
  FDRE \tmp_1_reg_5317_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_1054_p2[20]),
        .Q(tmp_1_reg_5317[20]),
        .R(1'b0));
  CARRY4 \tmp_1_reg_5317_reg[20]_i_1 
       (.CI(\tmp_1_reg_5317_reg[16]_i_1_n_0 ),
        .CO({\tmp_1_reg_5317_reg[20]_i_1_n_0 ,\tmp_1_reg_5317_reg[20]_i_1_n_1 ,\tmp_1_reg_5317_reg[20]_i_1_n_2 ,\tmp_1_reg_5317_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_1_fu_1054_p2[20:17]),
        .S(\tmp_1_reg_5317_reg[31]_0 [20:17]));
  FDRE \tmp_1_reg_5317_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_1054_p2[21]),
        .Q(tmp_1_reg_5317[21]),
        .R(1'b0));
  FDRE \tmp_1_reg_5317_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_1054_p2[22]),
        .Q(tmp_1_reg_5317[22]),
        .R(1'b0));
  FDRE \tmp_1_reg_5317_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_1054_p2[23]),
        .Q(tmp_1_reg_5317[23]),
        .R(1'b0));
  FDRE \tmp_1_reg_5317_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_1054_p2[24]),
        .Q(tmp_1_reg_5317[24]),
        .R(1'b0));
  CARRY4 \tmp_1_reg_5317_reg[24]_i_1 
       (.CI(\tmp_1_reg_5317_reg[20]_i_1_n_0 ),
        .CO({\tmp_1_reg_5317_reg[24]_i_1_n_0 ,\tmp_1_reg_5317_reg[24]_i_1_n_1 ,\tmp_1_reg_5317_reg[24]_i_1_n_2 ,\tmp_1_reg_5317_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_1_fu_1054_p2[24:21]),
        .S(\tmp_1_reg_5317_reg[31]_0 [24:21]));
  FDRE \tmp_1_reg_5317_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_1054_p2[25]),
        .Q(tmp_1_reg_5317[25]),
        .R(1'b0));
  FDRE \tmp_1_reg_5317_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_1054_p2[26]),
        .Q(tmp_1_reg_5317[26]),
        .R(1'b0));
  FDRE \tmp_1_reg_5317_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_1054_p2[27]),
        .Q(tmp_1_reg_5317[27]),
        .R(1'b0));
  FDRE \tmp_1_reg_5317_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_1054_p2[28]),
        .Q(tmp_1_reg_5317[28]),
        .R(1'b0));
  CARRY4 \tmp_1_reg_5317_reg[28]_i_1 
       (.CI(\tmp_1_reg_5317_reg[24]_i_1_n_0 ),
        .CO({\tmp_1_reg_5317_reg[28]_i_1_n_0 ,\tmp_1_reg_5317_reg[28]_i_1_n_1 ,\tmp_1_reg_5317_reg[28]_i_1_n_2 ,\tmp_1_reg_5317_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_1_fu_1054_p2[28:25]),
        .S(\tmp_1_reg_5317_reg[31]_0 [28:25]));
  FDRE \tmp_1_reg_5317_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_1054_p2[29]),
        .Q(tmp_1_reg_5317[29]),
        .R(1'b0));
  FDRE \tmp_1_reg_5317_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_1054_p2[2]),
        .Q(tmp_1_reg_5317[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_5317_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_1054_p2[30]),
        .Q(tmp_1_reg_5317[30]),
        .R(1'b0));
  FDRE \tmp_1_reg_5317_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_1054_p2[31]),
        .Q(tmp_1_reg_5317[31]),
        .R(1'b0));
  CARRY4 \tmp_1_reg_5317_reg[31]_i_1 
       (.CI(\tmp_1_reg_5317_reg[28]_i_1_n_0 ),
        .CO({\NLW_tmp_1_reg_5317_reg[31]_i_1_CO_UNCONNECTED [3:2],\tmp_1_reg_5317_reg[31]_i_1_n_2 ,\tmp_1_reg_5317_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_1_reg_5317_reg[31]_i_1_O_UNCONNECTED [3],tmp_1_fu_1054_p2[31:29]}),
        .S({1'b0,\tmp_1_reg_5317_reg[31]_0 [31:29]}));
  FDRE \tmp_1_reg_5317_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_1054_p2[3]),
        .Q(tmp_1_reg_5317[3]),
        .R(1'b0));
  FDRE \tmp_1_reg_5317_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_1054_p2[4]),
        .Q(tmp_1_reg_5317[4]),
        .R(1'b0));
  CARRY4 \tmp_1_reg_5317_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_1_reg_5317_reg[4]_i_1_n_0 ,\tmp_1_reg_5317_reg[4]_i_1_n_1 ,\tmp_1_reg_5317_reg[4]_i_1_n_2 ,\tmp_1_reg_5317_reg[4]_i_1_n_3 }),
        .CYINIT(\tmp_1_reg_5317_reg[31]_0 [0]),
        .DI({1'b0,1'b0,1'b0,\tmp_1_reg_5317_reg[31]_0 [1]}),
        .O(tmp_1_fu_1054_p2[4:1]),
        .S({\tmp_1_reg_5317_reg[31]_0 [4:2],\tmp_1_reg_5317[4]_i_2_n_0 }));
  FDRE \tmp_1_reg_5317_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_1054_p2[5]),
        .Q(tmp_1_reg_5317[5]),
        .R(1'b0));
  FDRE \tmp_1_reg_5317_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_1054_p2[6]),
        .Q(tmp_1_reg_5317[6]),
        .R(1'b0));
  FDRE \tmp_1_reg_5317_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_1054_p2[7]),
        .Q(tmp_1_reg_5317[7]),
        .R(1'b0));
  FDRE \tmp_1_reg_5317_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_1054_p2[8]),
        .Q(tmp_1_reg_5317[8]),
        .R(1'b0));
  CARRY4 \tmp_1_reg_5317_reg[8]_i_1 
       (.CI(\tmp_1_reg_5317_reg[4]_i_1_n_0 ),
        .CO({\tmp_1_reg_5317_reg[8]_i_1_n_0 ,\tmp_1_reg_5317_reg[8]_i_1_n_1 ,\tmp_1_reg_5317_reg[8]_i_1_n_2 ,\tmp_1_reg_5317_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_1_fu_1054_p2[8:5]),
        .S(\tmp_1_reg_5317_reg[31]_0 [8:5]));
  FDRE \tmp_1_reg_5317_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_1054_p2[9]),
        .Q(tmp_1_reg_5317[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \tmp_294_2_reg_5345[10]_i_1 
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(\tmp_294_2_reg_5345[10]_i_2_n_0 ),
        .I4(Q[6]),
        .O(p_0_in__0[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_294_2_reg_5345[10]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\tmp_294_2_reg_5345[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \tmp_294_2_reg_5345[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\tmp_294_2_reg_5345[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \tmp_294_2_reg_5345[5]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\tmp_294_2_reg_5345[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \tmp_294_2_reg_5345[6]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_294_2_reg_5345[7]_i_1 
       (.I0(Q[6]),
        .I1(\tmp_294_2_reg_5345[10]_i_2_n_0 ),
        .O(\tmp_294_2_reg_5345[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \tmp_294_2_reg_5345[8]_i_1 
       (.I0(Q[7]),
        .I1(\tmp_294_2_reg_5345[10]_i_2_n_0 ),
        .I2(Q[6]),
        .O(\tmp_294_2_reg_5345[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \tmp_294_2_reg_5345[9]_i_1 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\tmp_294_2_reg_5345[10]_i_2_n_0 ),
        .I3(Q[7]),
        .O(p_0_in__0[8]));
  FDRE \tmp_294_2_reg_5345_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(p_0_in__0[9]),
        .Q(tmp_294_2_reg_5345_reg__0[9]),
        .R(1'b0));
  FDRE \tmp_294_2_reg_5345_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\tmp_294_2_reg_5345[4]_i_1_n_0 ),
        .Q(tmp_294_2_reg_5345_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_294_2_reg_5345_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\tmp_294_2_reg_5345[5]_i_1_n_0 ),
        .Q(tmp_294_2_reg_5345_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_294_2_reg_5345_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(p_0_in__0[5]),
        .Q(tmp_294_2_reg_5345_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_294_2_reg_5345_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\tmp_294_2_reg_5345[7]_i_1_n_0 ),
        .Q(tmp_294_2_reg_5345_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_294_2_reg_5345_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\tmp_294_2_reg_5345[8]_i_1_n_0 ),
        .Q(tmp_294_2_reg_5345_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_294_2_reg_5345_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(p_0_in__0[8]),
        .Q(tmp_294_2_reg_5345_reg__0[8]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_298_0_0_not_reg_5424[0]_i_1 
       (.I0(tmp_9_reg_5358),
        .O(tmp_298_0_0_not_fu_1531_p2));
  FDRE \tmp_298_0_0_not_reg_5424_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_298_0_0_not_fu_1531_p2),
        .Q(tmp_298_0_0_not_reg_5424),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000AAAAC000AAAA)) 
    \tmp_342_0_1_reg_5372[0]_i_1 
       (.I0(\tmp_342_0_1_reg_5372_reg_n_0_[0] ),
        .I1(\tmp_342_0_1_reg_5372[0]_i_2_n_0 ),
        .I2(\tmp_10_reg_5363[0]_i_2_n_0 ),
        .I3(\t_V_reg_1015_reg_n_0_[0] ),
        .I4(ap_NS_fsm[3]),
        .I5(\t_V_reg_1015_reg_n_0_[1] ),
        .O(\tmp_342_0_1_reg_5372[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_342_0_1_reg_5372[0]_i_2 
       (.I0(\t_V_reg_1015_reg_n_0_[2] ),
        .I1(\t_V_reg_1015_reg_n_0_[3] ),
        .O(\tmp_342_0_1_reg_5372[0]_i_2_n_0 ));
  FDRE \tmp_342_0_1_reg_5372_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_342_0_1_reg_5372[0]_i_1_n_0 ),
        .Q(\tmp_342_0_1_reg_5372_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA2AEA2A2A2A2A2A2)) 
    \tmp_342_0_2_reg_5376[0]_i_1 
       (.I0(\tmp_342_0_2_reg_5376_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state3),
        .I2(exitcond390_i_fu_1091_p2),
        .I3(\t_V_reg_1015_reg_n_0_[1] ),
        .I4(\tmp_11_reg_5368[0]_i_2_n_0 ),
        .I5(\tmp_10_reg_5363[0]_i_2_n_0 ),
        .O(\tmp_342_0_2_reg_5376[0]_i_1_n_0 ));
  FDRE \tmp_342_0_2_reg_5376_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_342_0_2_reg_5376[0]_i_1_n_0 ),
        .Q(\tmp_342_0_2_reg_5376_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_5_reg_5331[0]_i_1 
       (.I0(Q[0]),
        .O(tmp_5_fu_1064_p2));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_5_reg_5331[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\tmp_5_reg_5331[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \tmp_5_reg_5331[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\tmp_5_reg_5331[2]_i_1_n_0 ));
  FDRE \tmp_5_reg_5331_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_5_fu_1064_p2),
        .Q(tmp_5_reg_5331[0]),
        .R(1'b0));
  FDRE \tmp_5_reg_5331_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\tmp_5_reg_5331[1]_i_1_n_0 ),
        .Q(tmp_5_reg_5331[1]),
        .R(1'b0));
  FDRE \tmp_5_reg_5331_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\tmp_5_reg_5331[2]_i_1_n_0 ),
        .Q(tmp_5_reg_5331[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_60_reg_5429[0]_i_1 
       (.I0(tmp_1_reg_5317[0]),
        .I1(y_1_reg_5399[0]),
        .O(row_assign_8_fu_1536_p24_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \tmp_60_reg_5429[1]_i_1 
       (.I0(tmp_1_reg_5317[0]),
        .I1(y_1_reg_5399[0]),
        .I2(y_1_reg_5399[1]),
        .I3(p_neg394_i_reg_5322[1]),
        .O(row_assign_8_fu_1536_p24_out[1]));
  LUT6 #(
    .INIT(64'h08AEF751F75108AE)) 
    \tmp_60_reg_5429[2]_i_1 
       (.I0(y_1_reg_5399[1]),
        .I1(y_1_reg_5399[0]),
        .I2(tmp_1_reg_5317[0]),
        .I3(p_neg394_i_reg_5322[1]),
        .I4(p_neg394_i_reg_5322[2]),
        .I5(y_1_reg_5399[2]),
        .O(row_assign_8_fu_1536_p24_out[2]));
  FDRE \tmp_60_reg_5429_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(row_assign_8_fu_1536_p24_out[0]),
        .Q(tmp_60_reg_5429[0]),
        .R(1'b0));
  FDRE \tmp_60_reg_5429_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(row_assign_8_fu_1536_p24_out[1]),
        .Q(tmp_60_reg_5429[1]),
        .R(1'b0));
  FDRE \tmp_60_reg_5429_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(row_assign_8_fu_1536_p24_out[2]),
        .Q(tmp_60_reg_5429[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_61_reg_5436[0]_i_1 
       (.I0(tmp_1_reg_5317[0]),
        .I1(y_1_0_1_reg_5404[0]),
        .O(row_assign_8_0_1_fu_1544_p23_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \tmp_61_reg_5436[1]_i_1 
       (.I0(tmp_1_reg_5317[0]),
        .I1(y_1_0_1_reg_5404[0]),
        .I2(y_1_0_1_reg_5404[1]),
        .I3(p_neg394_i_reg_5322[1]),
        .O(row_assign_8_0_1_fu_1544_p23_out[1]));
  LUT6 #(
    .INIT(64'h08AEF751F75108AE)) 
    \tmp_61_reg_5436[2]_i_1 
       (.I0(y_1_0_1_reg_5404[1]),
        .I1(y_1_0_1_reg_5404[0]),
        .I2(tmp_1_reg_5317[0]),
        .I3(p_neg394_i_reg_5322[1]),
        .I4(y_1_0_1_reg_5404[2]),
        .I5(p_neg394_i_reg_5322[2]),
        .O(row_assign_8_0_1_fu_1544_p23_out[2]));
  FDRE \tmp_61_reg_5436_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(row_assign_8_0_1_fu_1544_p23_out[0]),
        .Q(tmp_61_reg_5436[0]),
        .R(1'b0));
  FDRE \tmp_61_reg_5436_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(row_assign_8_0_1_fu_1544_p23_out[1]),
        .Q(tmp_61_reg_5436[1]),
        .R(1'b0));
  FDRE \tmp_61_reg_5436_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(row_assign_8_0_1_fu_1544_p23_out[2]),
        .Q(tmp_61_reg_5436[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_62_reg_5443[0]_i_1 
       (.I0(tmp_1_reg_5317[0]),
        .I1(y_1_0_2_reg_5409[0]),
        .O(row_assign_8_0_2_fu_1552_p22_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \tmp_62_reg_5443[1]_i_1 
       (.I0(tmp_1_reg_5317[0]),
        .I1(y_1_0_2_reg_5409[0]),
        .I2(y_1_0_2_reg_5409[1]),
        .I3(p_neg394_i_reg_5322[1]),
        .O(row_assign_8_0_2_fu_1552_p22_out[1]));
  LUT6 #(
    .INIT(64'h08AEF751F75108AE)) 
    \tmp_62_reg_5443[2]_i_1 
       (.I0(y_1_0_2_reg_5409[1]),
        .I1(y_1_0_2_reg_5409[0]),
        .I2(tmp_1_reg_5317[0]),
        .I3(p_neg394_i_reg_5322[1]),
        .I4(y_1_0_2_reg_5409[2]),
        .I5(p_neg394_i_reg_5322[2]),
        .O(row_assign_8_0_2_fu_1552_p22_out[2]));
  FDRE \tmp_62_reg_5443_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(row_assign_8_0_2_fu_1552_p22_out[0]),
        .Q(tmp_62_reg_5443[0]),
        .R(1'b0));
  FDRE \tmp_62_reg_5443_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(row_assign_8_0_2_fu_1552_p22_out[1]),
        .Q(tmp_62_reg_5443[1]),
        .R(1'b0));
  FDRE \tmp_62_reg_5443_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(row_assign_8_0_2_fu_1552_p22_out[2]),
        .Q(tmp_62_reg_5443[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_63_reg_5450[0]_i_1 
       (.I0(tmp_1_reg_5317[0]),
        .I1(y_1_0_3_reg_5414[0]),
        .O(row_assign_8_0_3_fu_1560_p21_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \tmp_63_reg_5450[1]_i_1 
       (.I0(tmp_1_reg_5317[0]),
        .I1(y_1_0_3_reg_5414[0]),
        .I2(y_1_0_3_reg_5414[1]),
        .I3(p_neg394_i_reg_5322[1]),
        .O(row_assign_8_0_3_fu_1560_p21_out[1]));
  LUT6 #(
    .INIT(64'h08AEF751F75108AE)) 
    \tmp_63_reg_5450[2]_i_1 
       (.I0(y_1_0_3_reg_5414[1]),
        .I1(y_1_0_3_reg_5414[0]),
        .I2(tmp_1_reg_5317[0]),
        .I3(p_neg394_i_reg_5322[1]),
        .I4(y_1_0_3_reg_5414[2]),
        .I5(p_neg394_i_reg_5322[2]),
        .O(row_assign_8_0_3_fu_1560_p21_out[2]));
  FDRE \tmp_63_reg_5450_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(row_assign_8_0_3_fu_1560_p21_out[0]),
        .Q(tmp_63_reg_5450[0]),
        .R(1'b0));
  FDRE \tmp_63_reg_5450_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(row_assign_8_0_3_fu_1560_p21_out[1]),
        .Q(tmp_63_reg_5450[1]),
        .R(1'b0));
  FDRE \tmp_63_reg_5450_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(row_assign_8_0_3_fu_1560_p21_out[2]),
        .Q(tmp_63_reg_5450[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_64_reg_5457[0]_i_1 
       (.I0(tmp_1_reg_5317[0]),
        .I1(y_1_0_4_reg_5419[0]),
        .O(row_assign_8_0_4_fu_1568_p20_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \tmp_64_reg_5457[1]_i_1 
       (.I0(tmp_1_reg_5317[0]),
        .I1(y_1_0_4_reg_5419[0]),
        .I2(y_1_0_4_reg_5419[1]),
        .I3(p_neg394_i_reg_5322[1]),
        .O(row_assign_8_0_4_fu_1568_p20_out[1]));
  LUT6 #(
    .INIT(64'h08AEF751F75108AE)) 
    \tmp_64_reg_5457[2]_i_1 
       (.I0(y_1_0_4_reg_5419[1]),
        .I1(y_1_0_4_reg_5419[0]),
        .I2(tmp_1_reg_5317[0]),
        .I3(p_neg394_i_reg_5322[1]),
        .I4(y_1_0_4_reg_5419[2]),
        .I5(p_neg394_i_reg_5322[2]),
        .O(row_assign_8_0_4_fu_1568_p20_out[2]));
  FDRE \tmp_64_reg_5457_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(row_assign_8_0_4_fu_1568_p20_out[0]),
        .Q(tmp_64_reg_5457[0]),
        .R(1'b0));
  FDRE \tmp_64_reg_5457_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(row_assign_8_0_4_fu_1568_p20_out[1]),
        .Q(tmp_64_reg_5457[1]),
        .R(1'b0));
  FDRE \tmp_64_reg_5457_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(row_assign_8_0_4_fu_1568_p20_out[2]),
        .Q(tmp_64_reg_5457[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_68_reg_5512[0]_i_1 
       (.I0(x_reg_5477[0]),
        .I1(tmp_5_reg_5331[0]),
        .O(col_assign_1_fu_1692_p25_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \tmp_68_reg_5512[1]_i_1 
       (.I0(tmp_5_reg_5331[0]),
        .I1(x_reg_5477[0]),
        .I2(tmp_5_reg_5331[1]),
        .I3(x_reg_5477[1]),
        .O(col_assign_1_fu_1692_p25_out[1]));
  LUT3 #(
    .INIT(8'h04)) 
    \tmp_68_reg_5512[2]_i_1 
       (.I0(exitcond389_i_reg_5464),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(k_buf_2_val_9_U_n_35),
        .O(k_buf_0_val_5_addr_reg_55060));
  LUT6 #(
    .INIT(64'h75108AEF8AEF7510)) 
    \tmp_68_reg_5512[2]_i_2 
       (.I0(tmp_5_reg_5331[1]),
        .I1(tmp_5_reg_5331[0]),
        .I2(x_reg_5477[0]),
        .I3(x_reg_5477[1]),
        .I4(tmp_5_reg_5331[2]),
        .I5(x_reg_5477[2]),
        .O(col_assign_1_fu_1692_p25_out[2]));
  FDRE \tmp_68_reg_5512_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_addr_reg_55060),
        .D(col_assign_1_fu_1692_p25_out[0]),
        .Q(tmp_68_reg_5512[0]),
        .R(1'b0));
  FDRE \tmp_68_reg_5512_reg[1] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_addr_reg_55060),
        .D(col_assign_1_fu_1692_p25_out[1]),
        .Q(tmp_68_reg_5512[1]),
        .R(1'b0));
  FDRE \tmp_68_reg_5512_reg[2] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_addr_reg_55060),
        .D(col_assign_1_fu_1692_p25_out[2]),
        .Q(tmp_68_reg_5512[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h00262626)) 
    \tmp_6_reg_1004[0]_i_1 
       (.I0(tmp_6_reg_1004[0]),
        .I1(ap_CS_fsm_state2),
        .I2(tmp_6_reg_1004[1]),
        .I3(grp_Filter2D_fu_138_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(\tmp_6_reg_1004[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h006A6A6A)) 
    \tmp_6_reg_1004[1]_i_1 
       (.I0(tmp_6_reg_1004[1]),
        .I1(tmp_6_reg_1004[0]),
        .I2(ap_CS_fsm_state2),
        .I3(grp_Filter2D_fu_138_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(\tmp_6_reg_1004[1]_i_1_n_0 ));
  FDRE \tmp_6_reg_1004_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_6_reg_1004[0]_i_1_n_0 ),
        .Q(tmp_6_reg_1004[0]),
        .R(1'b0));
  FDRE \tmp_6_reg_1004_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_6_reg_1004[1]_i_1_n_0 ),
        .Q(tmp_6_reg_1004[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_9_reg_5358[0]_i_10 
       (.I0(\t_V_reg_1015_reg_n_0_[24] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [24]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [25]),
        .I3(\t_V_reg_1015_reg_n_0_[25] ),
        .O(\tmp_9_reg_5358[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_9_reg_5358[0]_i_12 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [22]),
        .I1(\t_V_reg_1015_reg_n_0_[22] ),
        .I2(\t_V_reg_1015_reg_n_0_[23] ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [23]),
        .O(\tmp_9_reg_5358[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_9_reg_5358[0]_i_13 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [20]),
        .I1(\t_V_reg_1015_reg_n_0_[20] ),
        .I2(\t_V_reg_1015_reg_n_0_[21] ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [21]),
        .O(\tmp_9_reg_5358[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_9_reg_5358[0]_i_14 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [18]),
        .I1(\t_V_reg_1015_reg_n_0_[18] ),
        .I2(\t_V_reg_1015_reg_n_0_[19] ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [19]),
        .O(\tmp_9_reg_5358[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_9_reg_5358[0]_i_15 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [16]),
        .I1(\t_V_reg_1015_reg_n_0_[16] ),
        .I2(\t_V_reg_1015_reg_n_0_[17] ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [17]),
        .O(\tmp_9_reg_5358[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_9_reg_5358[0]_i_16 
       (.I0(\t_V_reg_1015_reg_n_0_[22] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [22]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [23]),
        .I3(\t_V_reg_1015_reg_n_0_[23] ),
        .O(\tmp_9_reg_5358[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_9_reg_5358[0]_i_17 
       (.I0(\t_V_reg_1015_reg_n_0_[20] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [20]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [21]),
        .I3(\t_V_reg_1015_reg_n_0_[21] ),
        .O(\tmp_9_reg_5358[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_9_reg_5358[0]_i_18 
       (.I0(\t_V_reg_1015_reg_n_0_[18] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [18]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [19]),
        .I3(\t_V_reg_1015_reg_n_0_[19] ),
        .O(\tmp_9_reg_5358[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_9_reg_5358[0]_i_19 
       (.I0(\t_V_reg_1015_reg_n_0_[16] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [16]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [17]),
        .I3(\t_V_reg_1015_reg_n_0_[17] ),
        .O(\tmp_9_reg_5358[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_9_reg_5358[0]_i_21 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [14]),
        .I1(\t_V_reg_1015_reg_n_0_[14] ),
        .I2(\t_V_reg_1015_reg_n_0_[15] ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [15]),
        .O(\tmp_9_reg_5358[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_9_reg_5358[0]_i_22 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [12]),
        .I1(\t_V_reg_1015_reg_n_0_[12] ),
        .I2(\t_V_reg_1015_reg_n_0_[13] ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [13]),
        .O(\tmp_9_reg_5358[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_9_reg_5358[0]_i_23 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [10]),
        .I1(\t_V_reg_1015_reg_n_0_[10] ),
        .I2(\t_V_reg_1015_reg_n_0_[11] ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [11]),
        .O(\tmp_9_reg_5358[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_9_reg_5358[0]_i_24 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [8]),
        .I1(\t_V_reg_1015_reg_n_0_[8] ),
        .I2(\t_V_reg_1015_reg_n_0_[9] ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [9]),
        .O(\tmp_9_reg_5358[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_9_reg_5358[0]_i_25 
       (.I0(\t_V_reg_1015_reg_n_0_[14] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [14]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [15]),
        .I3(\t_V_reg_1015_reg_n_0_[15] ),
        .O(\tmp_9_reg_5358[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_9_reg_5358[0]_i_26 
       (.I0(\t_V_reg_1015_reg_n_0_[12] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [12]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [13]),
        .I3(\t_V_reg_1015_reg_n_0_[13] ),
        .O(\tmp_9_reg_5358[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_9_reg_5358[0]_i_27 
       (.I0(\t_V_reg_1015_reg_n_0_[10] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [10]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [11]),
        .I3(\t_V_reg_1015_reg_n_0_[11] ),
        .O(\tmp_9_reg_5358[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_9_reg_5358[0]_i_28 
       (.I0(\t_V_reg_1015_reg_n_0_[8] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [8]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [9]),
        .I3(\t_V_reg_1015_reg_n_0_[9] ),
        .O(\tmp_9_reg_5358[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_9_reg_5358[0]_i_29 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [6]),
        .I1(\t_V_reg_1015_reg_n_0_[6] ),
        .I2(\t_V_reg_1015_reg_n_0_[7] ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [7]),
        .O(\tmp_9_reg_5358[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_9_reg_5358[0]_i_3 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [30]),
        .I1(\t_V_reg_1015_reg_n_0_[30] ),
        .I2(\t_V_reg_1015_reg_n_0_[31] ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [31]),
        .O(\tmp_9_reg_5358[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_9_reg_5358[0]_i_30 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [4]),
        .I1(\t_V_reg_1015_reg_n_0_[4] ),
        .I2(\t_V_reg_1015_reg_n_0_[5] ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [5]),
        .O(\tmp_9_reg_5358[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_9_reg_5358[0]_i_31 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [2]),
        .I1(\t_V_reg_1015_reg_n_0_[2] ),
        .I2(\t_V_reg_1015_reg_n_0_[3] ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [3]),
        .O(\tmp_9_reg_5358[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_9_reg_5358[0]_i_32 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [0]),
        .I1(\t_V_reg_1015_reg_n_0_[0] ),
        .I2(\t_V_reg_1015_reg_n_0_[1] ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [1]),
        .O(\tmp_9_reg_5358[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_9_reg_5358[0]_i_33 
       (.I0(\t_V_reg_1015_reg_n_0_[6] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [6]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [7]),
        .I3(\t_V_reg_1015_reg_n_0_[7] ),
        .O(\tmp_9_reg_5358[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_9_reg_5358[0]_i_34 
       (.I0(\t_V_reg_1015_reg_n_0_[4] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [4]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [5]),
        .I3(\t_V_reg_1015_reg_n_0_[5] ),
        .O(\tmp_9_reg_5358[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_9_reg_5358[0]_i_35 
       (.I0(\t_V_reg_1015_reg_n_0_[2] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [2]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [3]),
        .I3(\t_V_reg_1015_reg_n_0_[3] ),
        .O(\tmp_9_reg_5358[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_9_reg_5358[0]_i_36 
       (.I0(\t_V_reg_1015_reg_n_0_[0] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [0]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [1]),
        .I3(\t_V_reg_1015_reg_n_0_[1] ),
        .O(\tmp_9_reg_5358[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_9_reg_5358[0]_i_4 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [28]),
        .I1(\t_V_reg_1015_reg_n_0_[28] ),
        .I2(\t_V_reg_1015_reg_n_0_[29] ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [29]),
        .O(\tmp_9_reg_5358[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_9_reg_5358[0]_i_5 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [26]),
        .I1(\t_V_reg_1015_reg_n_0_[26] ),
        .I2(\t_V_reg_1015_reg_n_0_[27] ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [27]),
        .O(\tmp_9_reg_5358[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_9_reg_5358[0]_i_6 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [24]),
        .I1(\t_V_reg_1015_reg_n_0_[24] ),
        .I2(\t_V_reg_1015_reg_n_0_[25] ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [25]),
        .O(\tmp_9_reg_5358[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_9_reg_5358[0]_i_7 
       (.I0(\t_V_reg_1015_reg_n_0_[30] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [30]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [31]),
        .I3(\t_V_reg_1015_reg_n_0_[31] ),
        .O(\tmp_9_reg_5358[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_9_reg_5358[0]_i_8 
       (.I0(\t_V_reg_1015_reg_n_0_[28] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [28]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [29]),
        .I3(\t_V_reg_1015_reg_n_0_[29] ),
        .O(\tmp_9_reg_5358[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_9_reg_5358[0]_i_9 
       (.I0(\t_V_reg_1015_reg_n_0_[26] ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [26]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [27]),
        .I3(\t_V_reg_1015_reg_n_0_[27] ),
        .O(\tmp_9_reg_5358[0]_i_9_n_0 ));
  FDRE \tmp_9_reg_5358_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(tmp_9_fu_1102_p2),
        .Q(tmp_9_reg_5358),
        .R(1'b0));
  CARRY4 \tmp_9_reg_5358_reg[0]_i_1 
       (.CI(\tmp_9_reg_5358_reg[0]_i_2_n_0 ),
        .CO({tmp_9_fu_1102_p2,\tmp_9_reg_5358_reg[0]_i_1_n_1 ,\tmp_9_reg_5358_reg[0]_i_1_n_2 ,\tmp_9_reg_5358_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_9_reg_5358[0]_i_3_n_0 ,\tmp_9_reg_5358[0]_i_4_n_0 ,\tmp_9_reg_5358[0]_i_5_n_0 ,\tmp_9_reg_5358[0]_i_6_n_0 }),
        .O(\NLW_tmp_9_reg_5358_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_9_reg_5358[0]_i_7_n_0 ,\tmp_9_reg_5358[0]_i_8_n_0 ,\tmp_9_reg_5358[0]_i_9_n_0 ,\tmp_9_reg_5358[0]_i_10_n_0 }));
  CARRY4 \tmp_9_reg_5358_reg[0]_i_11 
       (.CI(\tmp_9_reg_5358_reg[0]_i_20_n_0 ),
        .CO({\tmp_9_reg_5358_reg[0]_i_11_n_0 ,\tmp_9_reg_5358_reg[0]_i_11_n_1 ,\tmp_9_reg_5358_reg[0]_i_11_n_2 ,\tmp_9_reg_5358_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_9_reg_5358[0]_i_21_n_0 ,\tmp_9_reg_5358[0]_i_22_n_0 ,\tmp_9_reg_5358[0]_i_23_n_0 ,\tmp_9_reg_5358[0]_i_24_n_0 }),
        .O(\NLW_tmp_9_reg_5358_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\tmp_9_reg_5358[0]_i_25_n_0 ,\tmp_9_reg_5358[0]_i_26_n_0 ,\tmp_9_reg_5358[0]_i_27_n_0 ,\tmp_9_reg_5358[0]_i_28_n_0 }));
  CARRY4 \tmp_9_reg_5358_reg[0]_i_2 
       (.CI(\tmp_9_reg_5358_reg[0]_i_11_n_0 ),
        .CO({\tmp_9_reg_5358_reg[0]_i_2_n_0 ,\tmp_9_reg_5358_reg[0]_i_2_n_1 ,\tmp_9_reg_5358_reg[0]_i_2_n_2 ,\tmp_9_reg_5358_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_9_reg_5358[0]_i_12_n_0 ,\tmp_9_reg_5358[0]_i_13_n_0 ,\tmp_9_reg_5358[0]_i_14_n_0 ,\tmp_9_reg_5358[0]_i_15_n_0 }),
        .O(\NLW_tmp_9_reg_5358_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_9_reg_5358[0]_i_16_n_0 ,\tmp_9_reg_5358[0]_i_17_n_0 ,\tmp_9_reg_5358[0]_i_18_n_0 ,\tmp_9_reg_5358[0]_i_19_n_0 }));
  CARRY4 \tmp_9_reg_5358_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\tmp_9_reg_5358_reg[0]_i_20_n_0 ,\tmp_9_reg_5358_reg[0]_i_20_n_1 ,\tmp_9_reg_5358_reg[0]_i_20_n_2 ,\tmp_9_reg_5358_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_9_reg_5358[0]_i_29_n_0 ,\tmp_9_reg_5358[0]_i_30_n_0 ,\tmp_9_reg_5358[0]_i_31_n_0 ,\tmp_9_reg_5358[0]_i_32_n_0 }),
        .O(\NLW_tmp_9_reg_5358_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\tmp_9_reg_5358[0]_i_33_n_0 ,\tmp_9_reg_5358[0]_i_34_n_0 ,\tmp_9_reg_5358[0]_i_35_n_0 ,\tmp_9_reg_5358[0]_i_36_n_0 }));
  LUT3 #(
    .INIT(8'h20)) 
    \tmp_s_reg_5312[31]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(tmp_6_reg_1004[0]),
        .I2(tmp_6_reg_1004[1]),
        .O(ap_NS_fsm1));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_5312[4]_i_2 
       (.I0(Q[2]),
        .O(\tmp_s_reg_5312[4]_i_2_n_0 ));
  FDRE \tmp_s_reg_5312_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(Q[0]),
        .Q(tmp_s_reg_5312[0]),
        .R(1'b0));
  FDRE \tmp_s_reg_5312_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_1049_p2[10]),
        .Q(tmp_s_reg_5312[10]),
        .R(1'b0));
  FDRE \tmp_s_reg_5312_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_1049_p2[11]),
        .Q(tmp_s_reg_5312[11]),
        .R(1'b0));
  FDRE \tmp_s_reg_5312_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_1049_p2[12]),
        .Q(tmp_s_reg_5312[12]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_5312_reg[12]_i_1 
       (.CI(\tmp_s_reg_5312_reg[8]_i_1_n_0 ),
        .CO({\tmp_s_reg_5312_reg[12]_i_1_n_0 ,\tmp_s_reg_5312_reg[12]_i_1_n_1 ,\tmp_s_reg_5312_reg[12]_i_1_n_2 ,\tmp_s_reg_5312_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_1049_p2[12:9]),
        .S(Q[12:9]));
  FDRE \tmp_s_reg_5312_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_1049_p2[13]),
        .Q(tmp_s_reg_5312[13]),
        .R(1'b0));
  FDRE \tmp_s_reg_5312_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_1049_p2[14]),
        .Q(tmp_s_reg_5312[14]),
        .R(1'b0));
  FDRE \tmp_s_reg_5312_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_1049_p2[15]),
        .Q(tmp_s_reg_5312[15]),
        .R(1'b0));
  FDRE \tmp_s_reg_5312_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_1049_p2[16]),
        .Q(tmp_s_reg_5312[16]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_5312_reg[16]_i_1 
       (.CI(\tmp_s_reg_5312_reg[12]_i_1_n_0 ),
        .CO({\tmp_s_reg_5312_reg[16]_i_1_n_0 ,\tmp_s_reg_5312_reg[16]_i_1_n_1 ,\tmp_s_reg_5312_reg[16]_i_1_n_2 ,\tmp_s_reg_5312_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_1049_p2[16:13]),
        .S(Q[16:13]));
  FDRE \tmp_s_reg_5312_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_1049_p2[17]),
        .Q(tmp_s_reg_5312[17]),
        .R(1'b0));
  FDRE \tmp_s_reg_5312_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_1049_p2[18]),
        .Q(tmp_s_reg_5312[18]),
        .R(1'b0));
  FDRE \tmp_s_reg_5312_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_1049_p2[19]),
        .Q(tmp_s_reg_5312[19]),
        .R(1'b0));
  FDRE \tmp_s_reg_5312_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_1049_p2[1]),
        .Q(tmp_s_reg_5312[1]),
        .R(1'b0));
  FDRE \tmp_s_reg_5312_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_1049_p2[20]),
        .Q(tmp_s_reg_5312[20]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_5312_reg[20]_i_1 
       (.CI(\tmp_s_reg_5312_reg[16]_i_1_n_0 ),
        .CO({\tmp_s_reg_5312_reg[20]_i_1_n_0 ,\tmp_s_reg_5312_reg[20]_i_1_n_1 ,\tmp_s_reg_5312_reg[20]_i_1_n_2 ,\tmp_s_reg_5312_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_1049_p2[20:17]),
        .S(Q[20:17]));
  FDRE \tmp_s_reg_5312_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_1049_p2[21]),
        .Q(tmp_s_reg_5312[21]),
        .R(1'b0));
  FDRE \tmp_s_reg_5312_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_1049_p2[22]),
        .Q(tmp_s_reg_5312[22]),
        .R(1'b0));
  FDRE \tmp_s_reg_5312_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_1049_p2[23]),
        .Q(tmp_s_reg_5312[23]),
        .R(1'b0));
  FDRE \tmp_s_reg_5312_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_1049_p2[24]),
        .Q(tmp_s_reg_5312[24]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_5312_reg[24]_i_1 
       (.CI(\tmp_s_reg_5312_reg[20]_i_1_n_0 ),
        .CO({\tmp_s_reg_5312_reg[24]_i_1_n_0 ,\tmp_s_reg_5312_reg[24]_i_1_n_1 ,\tmp_s_reg_5312_reg[24]_i_1_n_2 ,\tmp_s_reg_5312_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_1049_p2[24:21]),
        .S(Q[24:21]));
  FDRE \tmp_s_reg_5312_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_1049_p2[25]),
        .Q(tmp_s_reg_5312[25]),
        .R(1'b0));
  FDRE \tmp_s_reg_5312_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_1049_p2[26]),
        .Q(tmp_s_reg_5312[26]),
        .R(1'b0));
  FDRE \tmp_s_reg_5312_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_1049_p2[27]),
        .Q(tmp_s_reg_5312[27]),
        .R(1'b0));
  FDRE \tmp_s_reg_5312_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_1049_p2[28]),
        .Q(tmp_s_reg_5312[28]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_5312_reg[28]_i_1 
       (.CI(\tmp_s_reg_5312_reg[24]_i_1_n_0 ),
        .CO({\tmp_s_reg_5312_reg[28]_i_1_n_0 ,\tmp_s_reg_5312_reg[28]_i_1_n_1 ,\tmp_s_reg_5312_reg[28]_i_1_n_2 ,\tmp_s_reg_5312_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_1049_p2[28:25]),
        .S(Q[28:25]));
  FDRE \tmp_s_reg_5312_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_1049_p2[29]),
        .Q(tmp_s_reg_5312[29]),
        .R(1'b0));
  FDRE \tmp_s_reg_5312_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_1049_p2[2]),
        .Q(tmp_s_reg_5312[2]),
        .R(1'b0));
  FDRE \tmp_s_reg_5312_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_1049_p2[30]),
        .Q(tmp_s_reg_5312[30]),
        .R(1'b0));
  FDRE \tmp_s_reg_5312_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_1049_p2[31]),
        .Q(tmp_s_reg_5312[31]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_5312_reg[31]_i_2 
       (.CI(\tmp_s_reg_5312_reg[28]_i_1_n_0 ),
        .CO({\NLW_tmp_s_reg_5312_reg[31]_i_2_CO_UNCONNECTED [3:2],\tmp_s_reg_5312_reg[31]_i_2_n_2 ,\tmp_s_reg_5312_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_s_reg_5312_reg[31]_i_2_O_UNCONNECTED [3],tmp_s_fu_1049_p2[31:29]}),
        .S({1'b0,Q[31:29]}));
  FDRE \tmp_s_reg_5312_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_1049_p2[3]),
        .Q(tmp_s_reg_5312[3]),
        .R(1'b0));
  FDRE \tmp_s_reg_5312_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_1049_p2[4]),
        .Q(tmp_s_reg_5312[4]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_5312_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_s_reg_5312_reg[4]_i_1_n_0 ,\tmp_s_reg_5312_reg[4]_i_1_n_1 ,\tmp_s_reg_5312_reg[4]_i_1_n_2 ,\tmp_s_reg_5312_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[2],1'b0}),
        .O(tmp_s_fu_1049_p2[4:1]),
        .S({Q[4:3],\tmp_s_reg_5312[4]_i_2_n_0 ,Q[1]}));
  FDRE \tmp_s_reg_5312_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_1049_p2[5]),
        .Q(tmp_s_reg_5312[5]),
        .R(1'b0));
  FDRE \tmp_s_reg_5312_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_1049_p2[6]),
        .Q(tmp_s_reg_5312[6]),
        .R(1'b0));
  FDRE \tmp_s_reg_5312_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_1049_p2[7]),
        .Q(tmp_s_reg_5312[7]),
        .R(1'b0));
  FDRE \tmp_s_reg_5312_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_1049_p2[8]),
        .Q(tmp_s_reg_5312[8]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_5312_reg[8]_i_1 
       (.CI(\tmp_s_reg_5312_reg[4]_i_1_n_0 ),
        .CO({\tmp_s_reg_5312_reg[8]_i_1_n_0 ,\tmp_s_reg_5312_reg[8]_i_1_n_1 ,\tmp_s_reg_5312_reg[8]_i_1_n_2 ,\tmp_s_reg_5312_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_1049_p2[8:5]),
        .S(Q[8:5]));
  FDRE \tmp_s_reg_5312_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_1049_p2[9]),
        .Q(tmp_s_reg_5312[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF2FFF233D0CCD000)) 
    \x_reg_5477[0]_i_1 
       (.I0(tmp_23_fu_1623_p2),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(p_assign_2_fu_1661_p2[0]),
        .I3(\x_reg_5477_reg[10]_i_3_n_7 ),
        .I4(t_V_2_reg_1026_reg__0[0]),
        .I5(\x_reg_5477_reg[3]_i_3_n_7 ),
        .O(x_fu_1674_p3[0]));
  LUT6 #(
    .INIT(64'hF2FFF233D0CCD000)) 
    \x_reg_5477[10]_i_1 
       (.I0(tmp_23_fu_1623_p2),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(p_assign_2_fu_1661_p2[10]),
        .I3(\x_reg_5477_reg[10]_i_3_n_7 ),
        .I4(p_assign_1_fu_1642_p2[10]),
        .I5(\x_reg_5477_reg[10]_i_5_n_5 ),
        .O(x_fu_1674_p3[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[10]_i_10 
       (.I0(t_V_2_reg_1026_reg[12]),
        .O(\x_reg_5477[10]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_5477[10]_i_100 
       (.I0(p_assign_1_fu_1642_p2[3]),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(\x_reg_5477_reg[3]_i_3_n_4 ),
        .O(\x_reg_5477[10]_i_100_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_5477[10]_i_101 
       (.I0(p_assign_1_fu_1642_p2[1]),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(\x_reg_5477_reg[3]_i_3_n_6 ),
        .O(\x_reg_5477[10]_i_101_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_5477[10]_i_102 
       (.I0(p_assign_1_fu_1642_p2[6]),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(\x_reg_5477_reg[7]_i_3_n_5 ),
        .O(\x_reg_5477[10]_i_102_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_5477[10]_i_103 
       (.I0(p_assign_1_fu_1642_p2[2]),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(\x_reg_5477_reg[3]_i_3_n_5 ),
        .O(\x_reg_5477[10]_i_103_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[10]_i_11 
       (.I0(t_V_2_reg_1026_reg[11]),
        .O(\x_reg_5477[10]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[10]_i_12 
       (.I0(t_V_2_reg_1026_reg[10]),
        .O(\x_reg_5477[10]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[10]_i_13 
       (.I0(t_V_2_reg_1026_reg[9]),
        .O(\x_reg_5477[10]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[10]_i_14 
       (.I0(t_V_2_reg_1026_reg[11]),
        .O(\x_reg_5477[10]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[10]_i_15 
       (.I0(t_V_2_reg_1026_reg[10]),
        .O(\x_reg_5477[10]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[10]_i_16 
       (.I0(t_V_2_reg_1026_reg[9]),
        .O(\x_reg_5477[10]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[10]_i_17 
       (.I0(t_V_2_reg_1026_reg[8]),
        .O(\x_reg_5477[10]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h40404540D040D540)) 
    \x_reg_5477[10]_i_19 
       (.I0(Q[31]),
        .I1(p_assign_1_fu_1642_p2[31]),
        .I2(ImagLoc_x_fu_1603_p2),
        .I3(Q[30]),
        .I4(\or_cond_i_i_reg_5473_reg[0]_i_4_n_5 ),
        .I5(p_assign_1_fu_1642_p2[30]),
        .O(\x_reg_5477[10]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_5477[10]_i_20 
       (.I0(Q[29]),
        .I1(\x_reg_5477[10]_i_37_n_0 ),
        .I2(Q[28]),
        .I3(\or_cond_i_i_reg_5473_reg[0]_i_4_n_7 ),
        .I4(ImagLoc_x_fu_1603_p2),
        .I5(p_assign_1_fu_1642_p2[28]),
        .O(\x_reg_5477[10]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_5477[10]_i_21 
       (.I0(Q[27]),
        .I1(\x_reg_5477[10]_i_39_n_0 ),
        .I2(Q[26]),
        .I3(\or_cond_i_i_reg_5473_reg[0]_i_14_n_5 ),
        .I4(ImagLoc_x_fu_1603_p2),
        .I5(p_assign_1_fu_1642_p2[26]),
        .O(\x_reg_5477[10]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_5477[10]_i_22 
       (.I0(Q[25]),
        .I1(\x_reg_5477[10]_i_40_n_0 ),
        .I2(Q[24]),
        .I3(\or_cond_i_i_reg_5473_reg[0]_i_14_n_7 ),
        .I4(ImagLoc_x_fu_1603_p2),
        .I5(p_assign_1_fu_1642_p2[24]),
        .O(\x_reg_5477[10]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h9033900009000933)) 
    \x_reg_5477[10]_i_23 
       (.I0(p_assign_1_fu_1642_p2[31]),
        .I1(Q[31]),
        .I2(p_assign_1_fu_1642_p2[30]),
        .I3(ImagLoc_x_fu_1603_p2),
        .I4(\or_cond_i_i_reg_5473_reg[0]_i_4_n_5 ),
        .I5(Q[30]),
        .O(\x_reg_5477[10]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \x_reg_5477[10]_i_24 
       (.I0(\x_reg_5477[10]_i_42_n_0 ),
        .I1(p_assign_1_fu_1642_p2[28]),
        .I2(ImagLoc_x_fu_1603_p2),
        .I3(\or_cond_i_i_reg_5473_reg[0]_i_4_n_7 ),
        .I4(Q[28]),
        .O(\x_reg_5477[10]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \x_reg_5477[10]_i_25 
       (.I0(\x_reg_5477[10]_i_43_n_0 ),
        .I1(p_assign_1_fu_1642_p2[26]),
        .I2(ImagLoc_x_fu_1603_p2),
        .I3(\or_cond_i_i_reg_5473_reg[0]_i_14_n_5 ),
        .I4(Q[26]),
        .O(\x_reg_5477[10]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \x_reg_5477[10]_i_26 
       (.I0(\x_reg_5477[10]_i_44_n_0 ),
        .I1(p_assign_1_fu_1642_p2[24]),
        .I2(ImagLoc_x_fu_1603_p2),
        .I3(\or_cond_i_i_reg_5473_reg[0]_i_14_n_7 ),
        .I4(Q[24]),
        .O(\x_reg_5477[10]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_5477[10]_i_28 
       (.I0(Q[23]),
        .I1(\x_reg_5477[10]_i_54_n_0 ),
        .I2(Q[22]),
        .I3(\or_cond_i_i_reg_5473_reg[0]_i_28_n_5 ),
        .I4(ImagLoc_x_fu_1603_p2),
        .I5(p_assign_1_fu_1642_p2[22]),
        .O(\x_reg_5477[10]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_5477[10]_i_29 
       (.I0(Q[21]),
        .I1(\x_reg_5477[10]_i_55_n_0 ),
        .I2(Q[20]),
        .I3(\or_cond_i_i_reg_5473_reg[0]_i_28_n_7 ),
        .I4(ImagLoc_x_fu_1603_p2),
        .I5(p_assign_1_fu_1642_p2[20]),
        .O(\x_reg_5477[10]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_5477[10]_i_30 
       (.I0(Q[19]),
        .I1(\x_reg_5477[10]_i_57_n_0 ),
        .I2(Q[18]),
        .I3(\or_cond_i_i_reg_5473_reg[0]_i_42_n_5 ),
        .I4(ImagLoc_x_fu_1603_p2),
        .I5(p_assign_1_fu_1642_p2[18]),
        .O(\x_reg_5477[10]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_5477[10]_i_31 
       (.I0(Q[17]),
        .I1(\x_reg_5477[10]_i_58_n_0 ),
        .I2(Q[16]),
        .I3(\or_cond_i_i_reg_5473_reg[0]_i_42_n_7 ),
        .I4(ImagLoc_x_fu_1603_p2),
        .I5(p_assign_1_fu_1642_p2[16]),
        .O(\x_reg_5477[10]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \x_reg_5477[10]_i_32 
       (.I0(\x_reg_5477[10]_i_60_n_0 ),
        .I1(p_assign_1_fu_1642_p2[22]),
        .I2(ImagLoc_x_fu_1603_p2),
        .I3(\or_cond_i_i_reg_5473_reg[0]_i_28_n_5 ),
        .I4(Q[22]),
        .O(\x_reg_5477[10]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \x_reg_5477[10]_i_33 
       (.I0(\x_reg_5477[10]_i_61_n_0 ),
        .I1(p_assign_1_fu_1642_p2[20]),
        .I2(ImagLoc_x_fu_1603_p2),
        .I3(\or_cond_i_i_reg_5473_reg[0]_i_28_n_7 ),
        .I4(Q[20]),
        .O(\x_reg_5477[10]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \x_reg_5477[10]_i_34 
       (.I0(\x_reg_5477[10]_i_62_n_0 ),
        .I1(p_assign_1_fu_1642_p2[18]),
        .I2(ImagLoc_x_fu_1603_p2),
        .I3(\or_cond_i_i_reg_5473_reg[0]_i_42_n_5 ),
        .I4(Q[18]),
        .O(\x_reg_5477[10]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \x_reg_5477[10]_i_35 
       (.I0(\x_reg_5477[10]_i_63_n_0 ),
        .I1(p_assign_1_fu_1642_p2[16]),
        .I2(ImagLoc_x_fu_1603_p2),
        .I3(\or_cond_i_i_reg_5473_reg[0]_i_42_n_7 ),
        .I4(Q[16]),
        .O(\x_reg_5477[10]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_5477[10]_i_37 
       (.I0(p_assign_1_fu_1642_p2[29]),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(\or_cond_i_i_reg_5473_reg[0]_i_4_n_6 ),
        .O(\x_reg_5477[10]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_5477[10]_i_39 
       (.I0(p_assign_1_fu_1642_p2[27]),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(\or_cond_i_i_reg_5473_reg[0]_i_14_n_4 ),
        .O(\x_reg_5477[10]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_5477[10]_i_40 
       (.I0(p_assign_1_fu_1642_p2[25]),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(\or_cond_i_i_reg_5473_reg[0]_i_14_n_6 ),
        .O(\x_reg_5477[10]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_5477[10]_i_42 
       (.I0(Q[29]),
        .I1(\or_cond_i_i_reg_5473_reg[0]_i_4_n_6 ),
        .I2(ImagLoc_x_fu_1603_p2),
        .I3(p_assign_1_fu_1642_p2[29]),
        .O(\x_reg_5477[10]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_5477[10]_i_43 
       (.I0(Q[27]),
        .I1(\or_cond_i_i_reg_5473_reg[0]_i_14_n_4 ),
        .I2(ImagLoc_x_fu_1603_p2),
        .I3(p_assign_1_fu_1642_p2[27]),
        .O(\x_reg_5477[10]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_5477[10]_i_44 
       (.I0(Q[25]),
        .I1(\or_cond_i_i_reg_5473_reg[0]_i_14_n_6 ),
        .I2(ImagLoc_x_fu_1603_p2),
        .I3(p_assign_1_fu_1642_p2[25]),
        .O(\x_reg_5477[10]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_5477[10]_i_46 
       (.I0(Q[15]),
        .I1(\x_reg_5477[10]_i_83_n_0 ),
        .I2(Q[14]),
        .I3(\or_cond_i_i_reg_5473_reg[0]_i_55_n_5 ),
        .I4(ImagLoc_x_fu_1603_p2),
        .I5(p_assign_1_fu_1642_p2[14]),
        .O(\x_reg_5477[10]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_5477[10]_i_47 
       (.I0(Q[13]),
        .I1(\x_reg_5477[10]_i_84_n_0 ),
        .I2(Q[12]),
        .I3(\or_cond_i_i_reg_5473_reg[0]_i_55_n_7 ),
        .I4(ImagLoc_x_fu_1603_p2),
        .I5(p_assign_1_fu_1642_p2[12]),
        .O(\x_reg_5477[10]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    \x_reg_5477[10]_i_48 
       (.I0(Q[11]),
        .I1(\x_reg_5477_reg[10]_i_5_n_4 ),
        .I2(ImagLoc_x_fu_1603_p2),
        .I3(p_assign_1_fu_1642_p2[11]),
        .I4(Q[10]),
        .I5(\x_reg_5477[10]_i_85_n_0 ),
        .O(\x_reg_5477[10]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_5477[10]_i_49 
       (.I0(Q[9]),
        .I1(\x_reg_5477[10]_i_86_n_0 ),
        .I2(Q[8]),
        .I3(\x_reg_5477_reg[10]_i_5_n_7 ),
        .I4(ImagLoc_x_fu_1603_p2),
        .I5(p_assign_1_fu_1642_p2[8]),
        .O(\x_reg_5477[10]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \x_reg_5477[10]_i_50 
       (.I0(\x_reg_5477[10]_i_87_n_0 ),
        .I1(p_assign_1_fu_1642_p2[14]),
        .I2(ImagLoc_x_fu_1603_p2),
        .I3(\or_cond_i_i_reg_5473_reg[0]_i_55_n_5 ),
        .I4(Q[14]),
        .O(\x_reg_5477[10]_i_50_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \x_reg_5477[10]_i_51 
       (.I0(\x_reg_5477[10]_i_88_n_0 ),
        .I1(p_assign_1_fu_1642_p2[12]),
        .I2(ImagLoc_x_fu_1603_p2),
        .I3(\or_cond_i_i_reg_5473_reg[0]_i_55_n_7 ),
        .I4(Q[12]),
        .O(\x_reg_5477[10]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \x_reg_5477[10]_i_52 
       (.I0(p_assign_1_fu_1642_p2[11]),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(\x_reg_5477_reg[10]_i_5_n_4 ),
        .I3(Q[11]),
        .I4(\x_reg_5477[10]_i_85_n_0 ),
        .I5(Q[10]),
        .O(\x_reg_5477[10]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \x_reg_5477[10]_i_53 
       (.I0(p_assign_1_fu_1642_p2[9]),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(\x_reg_5477_reg[10]_i_5_n_6 ),
        .I3(Q[9]),
        .I4(\x_reg_5477[10]_i_89_n_0 ),
        .I5(Q[8]),
        .O(\x_reg_5477[10]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_5477[10]_i_54 
       (.I0(p_assign_1_fu_1642_p2[23]),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(\or_cond_i_i_reg_5473_reg[0]_i_28_n_4 ),
        .O(\x_reg_5477[10]_i_54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_5477[10]_i_55 
       (.I0(p_assign_1_fu_1642_p2[21]),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(\or_cond_i_i_reg_5473_reg[0]_i_28_n_6 ),
        .O(\x_reg_5477[10]_i_55_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_5477[10]_i_57 
       (.I0(p_assign_1_fu_1642_p2[19]),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(\or_cond_i_i_reg_5473_reg[0]_i_42_n_4 ),
        .O(\x_reg_5477[10]_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_5477[10]_i_58 
       (.I0(p_assign_1_fu_1642_p2[17]),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(\or_cond_i_i_reg_5473_reg[0]_i_42_n_6 ),
        .O(\x_reg_5477[10]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_5477[10]_i_6 
       (.I0(tmp_294_2_reg_5345_reg__0[9]),
        .I1(\x_reg_5477_reg[10]_i_5_n_5 ),
        .I2(ImagLoc_x_fu_1603_p2),
        .I3(p_assign_1_fu_1642_p2[10]),
        .O(\x_reg_5477[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_5477[10]_i_60 
       (.I0(Q[23]),
        .I1(\or_cond_i_i_reg_5473_reg[0]_i_28_n_4 ),
        .I2(ImagLoc_x_fu_1603_p2),
        .I3(p_assign_1_fu_1642_p2[23]),
        .O(\x_reg_5477[10]_i_60_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_5477[10]_i_61 
       (.I0(Q[21]),
        .I1(\or_cond_i_i_reg_5473_reg[0]_i_28_n_6 ),
        .I2(ImagLoc_x_fu_1603_p2),
        .I3(p_assign_1_fu_1642_p2[21]),
        .O(\x_reg_5477[10]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_5477[10]_i_62 
       (.I0(Q[19]),
        .I1(\or_cond_i_i_reg_5473_reg[0]_i_42_n_4 ),
        .I2(ImagLoc_x_fu_1603_p2),
        .I3(p_assign_1_fu_1642_p2[19]),
        .O(\x_reg_5477[10]_i_62_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_5477[10]_i_63 
       (.I0(Q[17]),
        .I1(\or_cond_i_i_reg_5473_reg[0]_i_42_n_6 ),
        .I2(ImagLoc_x_fu_1603_p2),
        .I3(p_assign_1_fu_1642_p2[17]),
        .O(\x_reg_5477[10]_i_63_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[10]_i_64 
       (.I0(t_V_2_reg_1026_reg[31]),
        .O(\x_reg_5477[10]_i_64_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[10]_i_65 
       (.I0(t_V_2_reg_1026_reg[30]),
        .O(\x_reg_5477[10]_i_65_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[10]_i_66 
       (.I0(t_V_2_reg_1026_reg[29]),
        .O(\x_reg_5477[10]_i_66_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[10]_i_67 
       (.I0(t_V_2_reg_1026_reg[28]),
        .O(\x_reg_5477[10]_i_67_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[10]_i_68 
       (.I0(t_V_2_reg_1026_reg[27]),
        .O(\x_reg_5477[10]_i_68_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[10]_i_69 
       (.I0(t_V_2_reg_1026_reg[26]),
        .O(\x_reg_5477[10]_i_69_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_5477[10]_i_7 
       (.I0(tmp_294_2_reg_5345_reg__0[8]),
        .I1(\x_reg_5477_reg[10]_i_5_n_6 ),
        .I2(ImagLoc_x_fu_1603_p2),
        .I3(p_assign_1_fu_1642_p2[9]),
        .O(\x_reg_5477[10]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[10]_i_70 
       (.I0(t_V_2_reg_1026_reg[25]),
        .O(\x_reg_5477[10]_i_70_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[10]_i_71 
       (.I0(t_V_2_reg_1026_reg[24]),
        .O(\x_reg_5477[10]_i_71_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[10]_i_72 
       (.I0(t_V_2_reg_1026_reg[23]),
        .O(\x_reg_5477[10]_i_72_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[10]_i_73 
       (.I0(t_V_2_reg_1026_reg[22]),
        .O(\x_reg_5477[10]_i_73_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[10]_i_74 
       (.I0(t_V_2_reg_1026_reg[21]),
        .O(\x_reg_5477[10]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_5477[10]_i_75 
       (.I0(Q[7]),
        .I1(\x_reg_5477[10]_i_98_n_0 ),
        .I2(Q[6]),
        .I3(\x_reg_5477_reg[7]_i_3_n_5 ),
        .I4(ImagLoc_x_fu_1603_p2),
        .I5(p_assign_1_fu_1642_p2[6]),
        .O(\x_reg_5477[10]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_5477[10]_i_76 
       (.I0(Q[5]),
        .I1(\x_reg_5477[10]_i_99_n_0 ),
        .I2(Q[4]),
        .I3(\x_reg_5477_reg[7]_i_3_n_7 ),
        .I4(ImagLoc_x_fu_1603_p2),
        .I5(p_assign_1_fu_1642_p2[4]),
        .O(\x_reg_5477[10]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_5477[10]_i_77 
       (.I0(Q[3]),
        .I1(\x_reg_5477[10]_i_100_n_0 ),
        .I2(Q[2]),
        .I3(\x_reg_5477_reg[3]_i_3_n_5 ),
        .I4(ImagLoc_x_fu_1603_p2),
        .I5(p_assign_1_fu_1642_p2[2]),
        .O(\x_reg_5477[10]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_5477[10]_i_78 
       (.I0(Q[1]),
        .I1(\x_reg_5477[10]_i_101_n_0 ),
        .I2(Q[0]),
        .I3(\x_reg_5477_reg[3]_i_3_n_7 ),
        .I4(ImagLoc_x_fu_1603_p2),
        .I5(t_V_2_reg_1026_reg__0[0]),
        .O(\x_reg_5477[10]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \x_reg_5477[10]_i_79 
       (.I0(p_assign_1_fu_1642_p2[7]),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(\x_reg_5477_reg[7]_i_3_n_4 ),
        .I3(Q[7]),
        .I4(\x_reg_5477[10]_i_102_n_0 ),
        .I5(Q[6]),
        .O(\x_reg_5477[10]_i_79_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_5477[10]_i_8 
       (.I0(tmp_294_2_reg_5345_reg__0[7]),
        .I1(\x_reg_5477_reg[10]_i_5_n_7 ),
        .I2(ImagLoc_x_fu_1603_p2),
        .I3(p_assign_1_fu_1642_p2[8]),
        .O(\x_reg_5477[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \x_reg_5477[10]_i_80 
       (.I0(p_assign_1_fu_1642_p2[4]),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(\x_reg_5477_reg[7]_i_3_n_7 ),
        .I3(Q[4]),
        .I4(\x_reg_5477[10]_i_99_n_0 ),
        .I5(Q[5]),
        .O(\x_reg_5477[10]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \x_reg_5477[10]_i_81 
       (.I0(p_assign_1_fu_1642_p2[3]),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(\x_reg_5477_reg[3]_i_3_n_4 ),
        .I3(Q[3]),
        .I4(\x_reg_5477[10]_i_103_n_0 ),
        .I5(Q[2]),
        .O(\x_reg_5477[10]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \x_reg_5477[10]_i_82 
       (.I0(t_V_2_reg_1026_reg__0[0]),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(\x_reg_5477_reg[3]_i_3_n_7 ),
        .I3(Q[0]),
        .I4(\x_reg_5477[10]_i_101_n_0 ),
        .I5(Q[1]),
        .O(\x_reg_5477[10]_i_82_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_5477[10]_i_83 
       (.I0(p_assign_1_fu_1642_p2[15]),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(\or_cond_i_i_reg_5473_reg[0]_i_55_n_4 ),
        .O(\x_reg_5477[10]_i_83_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_5477[10]_i_84 
       (.I0(p_assign_1_fu_1642_p2[13]),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(\or_cond_i_i_reg_5473_reg[0]_i_55_n_6 ),
        .O(\x_reg_5477[10]_i_84_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_5477[10]_i_85 
       (.I0(p_assign_1_fu_1642_p2[10]),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(\x_reg_5477_reg[10]_i_5_n_5 ),
        .O(\x_reg_5477[10]_i_85_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_5477[10]_i_86 
       (.I0(p_assign_1_fu_1642_p2[9]),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(\x_reg_5477_reg[10]_i_5_n_6 ),
        .O(\x_reg_5477[10]_i_86_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_5477[10]_i_87 
       (.I0(Q[15]),
        .I1(\or_cond_i_i_reg_5473_reg[0]_i_55_n_4 ),
        .I2(ImagLoc_x_fu_1603_p2),
        .I3(p_assign_1_fu_1642_p2[15]),
        .O(\x_reg_5477[10]_i_87_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_5477[10]_i_88 
       (.I0(Q[13]),
        .I1(\or_cond_i_i_reg_5473_reg[0]_i_55_n_6 ),
        .I2(ImagLoc_x_fu_1603_p2),
        .I3(p_assign_1_fu_1642_p2[13]),
        .O(\x_reg_5477[10]_i_88_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_5477[10]_i_89 
       (.I0(p_assign_1_fu_1642_p2[8]),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(\x_reg_5477_reg[10]_i_5_n_7 ),
        .O(\x_reg_5477[10]_i_89_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[10]_i_90 
       (.I0(t_V_2_reg_1026_reg[20]),
        .O(\x_reg_5477[10]_i_90_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[10]_i_91 
       (.I0(t_V_2_reg_1026_reg[19]),
        .O(\x_reg_5477[10]_i_91_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[10]_i_92 
       (.I0(t_V_2_reg_1026_reg[18]),
        .O(\x_reg_5477[10]_i_92_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[10]_i_93 
       (.I0(t_V_2_reg_1026_reg[17]),
        .O(\x_reg_5477[10]_i_93_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[10]_i_94 
       (.I0(t_V_2_reg_1026_reg[16]),
        .O(\x_reg_5477[10]_i_94_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[10]_i_95 
       (.I0(t_V_2_reg_1026_reg[15]),
        .O(\x_reg_5477[10]_i_95_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[10]_i_96 
       (.I0(t_V_2_reg_1026_reg[14]),
        .O(\x_reg_5477[10]_i_96_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[10]_i_97 
       (.I0(t_V_2_reg_1026_reg[13]),
        .O(\x_reg_5477[10]_i_97_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_5477[10]_i_98 
       (.I0(p_assign_1_fu_1642_p2[7]),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(\x_reg_5477_reg[7]_i_3_n_4 ),
        .O(\x_reg_5477[10]_i_98_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_5477[10]_i_99 
       (.I0(p_assign_1_fu_1642_p2[5]),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(\x_reg_5477_reg[7]_i_3_n_6 ),
        .O(\x_reg_5477[10]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFF233D0CCD000)) 
    \x_reg_5477[1]_i_1 
       (.I0(tmp_23_fu_1623_p2),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(p_assign_2_fu_1661_p2[1]),
        .I3(\x_reg_5477_reg[10]_i_3_n_7 ),
        .I4(p_assign_1_fu_1642_p2[1]),
        .I5(\x_reg_5477_reg[3]_i_3_n_6 ),
        .O(x_fu_1674_p3[1]));
  LUT6 #(
    .INIT(64'hF2FFF233D0CCD000)) 
    \x_reg_5477[2]_i_1 
       (.I0(tmp_23_fu_1623_p2),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(p_assign_2_fu_1661_p2[2]),
        .I3(\x_reg_5477_reg[10]_i_3_n_7 ),
        .I4(p_assign_1_fu_1642_p2[2]),
        .I5(\x_reg_5477_reg[3]_i_3_n_5 ),
        .O(x_fu_1674_p3[2]));
  LUT6 #(
    .INIT(64'hF2FFF233D0CCD000)) 
    \x_reg_5477[3]_i_1 
       (.I0(tmp_23_fu_1623_p2),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(p_assign_2_fu_1661_p2[3]),
        .I3(\x_reg_5477_reg[10]_i_3_n_7 ),
        .I4(p_assign_1_fu_1642_p2[3]),
        .I5(\x_reg_5477_reg[3]_i_3_n_4 ),
        .O(x_fu_1674_p3[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[3]_i_10 
       (.I0(t_V_2_reg_1026_reg__0[1]),
        .O(\x_reg_5477[3]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_5477[3]_i_4 
       (.I0(tmp_5_reg_5331[2]),
        .I1(\x_reg_5477_reg[3]_i_3_n_4 ),
        .I2(ImagLoc_x_fu_1603_p2),
        .I3(p_assign_1_fu_1642_p2[3]),
        .O(\x_reg_5477[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_5477[3]_i_5 
       (.I0(tmp_5_reg_5331[1]),
        .I1(\x_reg_5477_reg[3]_i_3_n_5 ),
        .I2(ImagLoc_x_fu_1603_p2),
        .I3(p_assign_1_fu_1642_p2[2]),
        .O(\x_reg_5477[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_5477[3]_i_6 
       (.I0(tmp_5_reg_5331[0]),
        .I1(\x_reg_5477_reg[3]_i_3_n_6 ),
        .I2(ImagLoc_x_fu_1603_p2),
        .I3(p_assign_1_fu_1642_p2[1]),
        .O(\x_reg_5477[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \x_reg_5477[3]_i_7 
       (.I0(\x_reg_5477_reg[3]_i_3_n_7 ),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(t_V_2_reg_1026_reg__0[0]),
        .O(\x_reg_5477[3]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[3]_i_8 
       (.I0(t_V_2_reg_1026_reg[3]),
        .O(\x_reg_5477[3]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[3]_i_9 
       (.I0(t_V_2_reg_1026_reg[2]),
        .O(\x_reg_5477[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFF233D0CCD000)) 
    \x_reg_5477[4]_i_1 
       (.I0(tmp_23_fu_1623_p2),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(p_assign_2_fu_1661_p2[4]),
        .I3(\x_reg_5477_reg[10]_i_3_n_7 ),
        .I4(p_assign_1_fu_1642_p2[4]),
        .I5(\x_reg_5477_reg[7]_i_3_n_7 ),
        .O(x_fu_1674_p3[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[4]_i_3 
       (.I0(t_V_2_reg_1026_reg__0[0]),
        .O(\x_reg_5477[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[4]_i_4 
       (.I0(t_V_2_reg_1026_reg__0[1]),
        .O(\x_reg_5477[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[4]_i_5 
       (.I0(t_V_2_reg_1026_reg[4]),
        .O(\x_reg_5477[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[4]_i_6 
       (.I0(t_V_2_reg_1026_reg[3]),
        .O(\x_reg_5477[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[4]_i_7 
       (.I0(t_V_2_reg_1026_reg[2]),
        .O(\x_reg_5477[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFF233D0CCD000)) 
    \x_reg_5477[5]_i_1 
       (.I0(tmp_23_fu_1623_p2),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(p_assign_2_fu_1661_p2[5]),
        .I3(\x_reg_5477_reg[10]_i_3_n_7 ),
        .I4(p_assign_1_fu_1642_p2[5]),
        .I5(\x_reg_5477_reg[7]_i_3_n_6 ),
        .O(x_fu_1674_p3[5]));
  LUT6 #(
    .INIT(64'hF2FFF233D0CCD000)) 
    \x_reg_5477[6]_i_1 
       (.I0(tmp_23_fu_1623_p2),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(p_assign_2_fu_1661_p2[6]),
        .I3(\x_reg_5477_reg[10]_i_3_n_7 ),
        .I4(p_assign_1_fu_1642_p2[6]),
        .I5(\x_reg_5477_reg[7]_i_3_n_5 ),
        .O(x_fu_1674_p3[6]));
  LUT6 #(
    .INIT(64'hF2FFF233D0CCD000)) 
    \x_reg_5477[7]_i_1 
       (.I0(tmp_23_fu_1623_p2),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(p_assign_2_fu_1661_p2[7]),
        .I3(\x_reg_5477_reg[10]_i_3_n_7 ),
        .I4(p_assign_1_fu_1642_p2[7]),
        .I5(\x_reg_5477_reg[7]_i_3_n_4 ),
        .O(x_fu_1674_p3[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[7]_i_10 
       (.I0(t_V_2_reg_1026_reg[5]),
        .O(\x_reg_5477[7]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[7]_i_11 
       (.I0(t_V_2_reg_1026_reg[4]),
        .O(\x_reg_5477[7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_5477[7]_i_4 
       (.I0(tmp_294_2_reg_5345_reg__0[6]),
        .I1(\x_reg_5477_reg[7]_i_3_n_4 ),
        .I2(ImagLoc_x_fu_1603_p2),
        .I3(p_assign_1_fu_1642_p2[7]),
        .O(\x_reg_5477[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_5477[7]_i_5 
       (.I0(tmp_294_2_reg_5345_reg__0[5]),
        .I1(\x_reg_5477_reg[7]_i_3_n_5 ),
        .I2(ImagLoc_x_fu_1603_p2),
        .I3(p_assign_1_fu_1642_p2[6]),
        .O(\x_reg_5477[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_5477[7]_i_6 
       (.I0(tmp_294_2_reg_5345_reg__0[4]),
        .I1(\x_reg_5477_reg[7]_i_3_n_6 ),
        .I2(ImagLoc_x_fu_1603_p2),
        .I3(p_assign_1_fu_1642_p2[5]),
        .O(\x_reg_5477[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_5477[7]_i_7 
       (.I0(tmp_294_2_reg_5345_reg__0[3]),
        .I1(\x_reg_5477_reg[7]_i_3_n_7 ),
        .I2(ImagLoc_x_fu_1603_p2),
        .I3(p_assign_1_fu_1642_p2[4]),
        .O(\x_reg_5477[7]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[7]_i_8 
       (.I0(t_V_2_reg_1026_reg[7]),
        .O(\x_reg_5477[7]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[7]_i_9 
       (.I0(t_V_2_reg_1026_reg[6]),
        .O(\x_reg_5477[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFF233D0CCD000)) 
    \x_reg_5477[8]_i_1 
       (.I0(tmp_23_fu_1623_p2),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(p_assign_2_fu_1661_p2[8]),
        .I3(\x_reg_5477_reg[10]_i_3_n_7 ),
        .I4(p_assign_1_fu_1642_p2[8]),
        .I5(\x_reg_5477_reg[10]_i_5_n_7 ),
        .O(x_fu_1674_p3[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[8]_i_3 
       (.I0(t_V_2_reg_1026_reg[8]),
        .O(\x_reg_5477[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[8]_i_4 
       (.I0(t_V_2_reg_1026_reg[7]),
        .O(\x_reg_5477[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[8]_i_5 
       (.I0(t_V_2_reg_1026_reg[6]),
        .O(\x_reg_5477[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_5477[8]_i_6 
       (.I0(t_V_2_reg_1026_reg[5]),
        .O(\x_reg_5477[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFF233D0CCD000)) 
    \x_reg_5477[9]_i_1 
       (.I0(tmp_23_fu_1623_p2),
        .I1(ImagLoc_x_fu_1603_p2),
        .I2(p_assign_2_fu_1661_p2[9]),
        .I3(\x_reg_5477_reg[10]_i_3_n_7 ),
        .I4(p_assign_1_fu_1642_p2[9]),
        .I5(\x_reg_5477_reg[10]_i_5_n_6 ),
        .O(x_fu_1674_p3[9]));
  FDRE \x_reg_5477_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_5473[0]_i_1_n_0 ),
        .D(x_fu_1674_p3[0]),
        .Q(x_reg_5477[0]),
        .R(1'b0));
  FDRE \x_reg_5477_reg[10] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_5473[0]_i_1_n_0 ),
        .D(x_fu_1674_p3[10]),
        .Q(x_reg_5477[10]),
        .R(1'b0));
  CARRY4 \x_reg_5477_reg[10]_i_18 
       (.CI(\x_reg_5477_reg[10]_i_27_n_0 ),
        .CO({\x_reg_5477_reg[10]_i_18_n_0 ,\x_reg_5477_reg[10]_i_18_n_1 ,\x_reg_5477_reg[10]_i_18_n_2 ,\x_reg_5477_reg[10]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_reg_5477[10]_i_28_n_0 ,\x_reg_5477[10]_i_29_n_0 ,\x_reg_5477[10]_i_30_n_0 ,\x_reg_5477[10]_i_31_n_0 }),
        .O(\NLW_x_reg_5477_reg[10]_i_18_O_UNCONNECTED [3:0]),
        .S({\x_reg_5477[10]_i_32_n_0 ,\x_reg_5477[10]_i_33_n_0 ,\x_reg_5477[10]_i_34_n_0 ,\x_reg_5477[10]_i_35_n_0 }));
  CARRY4 \x_reg_5477_reg[10]_i_2 
       (.CI(\x_reg_5477_reg[7]_i_2_n_0 ),
        .CO({\NLW_x_reg_5477_reg[10]_i_2_CO_UNCONNECTED [3:2],\x_reg_5477_reg[10]_i_2_n_2 ,\x_reg_5477_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_294_2_reg_5345_reg__0[8:7]}),
        .O({\NLW_x_reg_5477_reg[10]_i_2_O_UNCONNECTED [3],p_assign_2_fu_1661_p2[10:8]}),
        .S({1'b0,\x_reg_5477[10]_i_6_n_0 ,\x_reg_5477[10]_i_7_n_0 ,\x_reg_5477[10]_i_8_n_0 }));
  CARRY4 \x_reg_5477_reg[10]_i_27 
       (.CI(\x_reg_5477_reg[10]_i_45_n_0 ),
        .CO({\x_reg_5477_reg[10]_i_27_n_0 ,\x_reg_5477_reg[10]_i_27_n_1 ,\x_reg_5477_reg[10]_i_27_n_2 ,\x_reg_5477_reg[10]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_reg_5477[10]_i_46_n_0 ,\x_reg_5477[10]_i_47_n_0 ,\x_reg_5477[10]_i_48_n_0 ,\x_reg_5477[10]_i_49_n_0 }),
        .O(\NLW_x_reg_5477_reg[10]_i_27_O_UNCONNECTED [3:0]),
        .S({\x_reg_5477[10]_i_50_n_0 ,\x_reg_5477[10]_i_51_n_0 ,\x_reg_5477[10]_i_52_n_0 ,\x_reg_5477[10]_i_53_n_0 }));
  CARRY4 \x_reg_5477_reg[10]_i_3 
       (.CI(\x_reg_5477_reg[10]_i_9_n_0 ),
        .CO(\NLW_x_reg_5477_reg[10]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_reg_5477_reg[10]_i_3_O_UNCONNECTED [3:1],\x_reg_5477_reg[10]_i_3_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \x_reg_5477_reg[10]_i_36 
       (.CI(\x_reg_5477_reg[10]_i_38_n_0 ),
        .CO({\NLW_x_reg_5477_reg[10]_i_36_CO_UNCONNECTED [3:2],\x_reg_5477_reg[10]_i_36_n_2 ,\x_reg_5477_reg[10]_i_36_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_reg_5477_reg[10]_i_36_O_UNCONNECTED [3],p_assign_1_fu_1642_p2[31:29]}),
        .S({1'b0,\x_reg_5477[10]_i_64_n_0 ,\x_reg_5477[10]_i_65_n_0 ,\x_reg_5477[10]_i_66_n_0 }));
  CARRY4 \x_reg_5477_reg[10]_i_38 
       (.CI(\x_reg_5477_reg[10]_i_41_n_0 ),
        .CO({\x_reg_5477_reg[10]_i_38_n_0 ,\x_reg_5477_reg[10]_i_38_n_1 ,\x_reg_5477_reg[10]_i_38_n_2 ,\x_reg_5477_reg[10]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_1642_p2[28:25]),
        .S({\x_reg_5477[10]_i_67_n_0 ,\x_reg_5477[10]_i_68_n_0 ,\x_reg_5477[10]_i_69_n_0 ,\x_reg_5477[10]_i_70_n_0 }));
  CARRY4 \x_reg_5477_reg[10]_i_4 
       (.CI(\x_reg_5477_reg[8]_i_2_n_0 ),
        .CO({\x_reg_5477_reg[10]_i_4_n_0 ,\x_reg_5477_reg[10]_i_4_n_1 ,\x_reg_5477_reg[10]_i_4_n_2 ,\x_reg_5477_reg[10]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_1642_p2[12:9]),
        .S({\x_reg_5477[10]_i_10_n_0 ,\x_reg_5477[10]_i_11_n_0 ,\x_reg_5477[10]_i_12_n_0 ,\x_reg_5477[10]_i_13_n_0 }));
  CARRY4 \x_reg_5477_reg[10]_i_41 
       (.CI(\x_reg_5477_reg[10]_i_56_n_0 ),
        .CO({\x_reg_5477_reg[10]_i_41_n_0 ,\x_reg_5477_reg[10]_i_41_n_1 ,\x_reg_5477_reg[10]_i_41_n_2 ,\x_reg_5477_reg[10]_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_1642_p2[24:21]),
        .S({\x_reg_5477[10]_i_71_n_0 ,\x_reg_5477[10]_i_72_n_0 ,\x_reg_5477[10]_i_73_n_0 ,\x_reg_5477[10]_i_74_n_0 }));
  CARRY4 \x_reg_5477_reg[10]_i_45 
       (.CI(1'b0),
        .CO({\x_reg_5477_reg[10]_i_45_n_0 ,\x_reg_5477_reg[10]_i_45_n_1 ,\x_reg_5477_reg[10]_i_45_n_2 ,\x_reg_5477_reg[10]_i_45_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_reg_5477[10]_i_75_n_0 ,\x_reg_5477[10]_i_76_n_0 ,\x_reg_5477[10]_i_77_n_0 ,\x_reg_5477[10]_i_78_n_0 }),
        .O(\NLW_x_reg_5477_reg[10]_i_45_O_UNCONNECTED [3:0]),
        .S({\x_reg_5477[10]_i_79_n_0 ,\x_reg_5477[10]_i_80_n_0 ,\x_reg_5477[10]_i_81_n_0 ,\x_reg_5477[10]_i_82_n_0 }));
  CARRY4 \x_reg_5477_reg[10]_i_5 
       (.CI(\x_reg_5477_reg[7]_i_3_n_0 ),
        .CO({\x_reg_5477_reg[10]_i_5_n_0 ,\x_reg_5477_reg[10]_i_5_n_1 ,\x_reg_5477_reg[10]_i_5_n_2 ,\x_reg_5477_reg[10]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_2_reg_1026_reg[11:8]),
        .O({\x_reg_5477_reg[10]_i_5_n_4 ,\x_reg_5477_reg[10]_i_5_n_5 ,\x_reg_5477_reg[10]_i_5_n_6 ,\x_reg_5477_reg[10]_i_5_n_7 }),
        .S({\x_reg_5477[10]_i_14_n_0 ,\x_reg_5477[10]_i_15_n_0 ,\x_reg_5477[10]_i_16_n_0 ,\x_reg_5477[10]_i_17_n_0 }));
  CARRY4 \x_reg_5477_reg[10]_i_56 
       (.CI(\x_reg_5477_reg[10]_i_59_n_0 ),
        .CO({\x_reg_5477_reg[10]_i_56_n_0 ,\x_reg_5477_reg[10]_i_56_n_1 ,\x_reg_5477_reg[10]_i_56_n_2 ,\x_reg_5477_reg[10]_i_56_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_1642_p2[20:17]),
        .S({\x_reg_5477[10]_i_90_n_0 ,\x_reg_5477[10]_i_91_n_0 ,\x_reg_5477[10]_i_92_n_0 ,\x_reg_5477[10]_i_93_n_0 }));
  CARRY4 \x_reg_5477_reg[10]_i_59 
       (.CI(\x_reg_5477_reg[10]_i_4_n_0 ),
        .CO({\x_reg_5477_reg[10]_i_59_n_0 ,\x_reg_5477_reg[10]_i_59_n_1 ,\x_reg_5477_reg[10]_i_59_n_2 ,\x_reg_5477_reg[10]_i_59_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_1642_p2[16:13]),
        .S({\x_reg_5477[10]_i_94_n_0 ,\x_reg_5477[10]_i_95_n_0 ,\x_reg_5477[10]_i_96_n_0 ,\x_reg_5477[10]_i_97_n_0 }));
  CARRY4 \x_reg_5477_reg[10]_i_9 
       (.CI(\x_reg_5477_reg[10]_i_18_n_0 ),
        .CO({\x_reg_5477_reg[10]_i_9_n_0 ,\x_reg_5477_reg[10]_i_9_n_1 ,\x_reg_5477_reg[10]_i_9_n_2 ,\x_reg_5477_reg[10]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_reg_5477[10]_i_19_n_0 ,\x_reg_5477[10]_i_20_n_0 ,\x_reg_5477[10]_i_21_n_0 ,\x_reg_5477[10]_i_22_n_0 }),
        .O(\NLW_x_reg_5477_reg[10]_i_9_O_UNCONNECTED [3:0]),
        .S({\x_reg_5477[10]_i_23_n_0 ,\x_reg_5477[10]_i_24_n_0 ,\x_reg_5477[10]_i_25_n_0 ,\x_reg_5477[10]_i_26_n_0 }));
  FDRE \x_reg_5477_reg[1] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_5473[0]_i_1_n_0 ),
        .D(x_fu_1674_p3[1]),
        .Q(x_reg_5477[1]),
        .R(1'b0));
  FDRE \x_reg_5477_reg[2] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_5473[0]_i_1_n_0 ),
        .D(x_fu_1674_p3[2]),
        .Q(x_reg_5477[2]),
        .R(1'b0));
  FDRE \x_reg_5477_reg[3] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_5473[0]_i_1_n_0 ),
        .D(x_fu_1674_p3[3]),
        .Q(x_reg_5477[3]),
        .R(1'b0));
  CARRY4 \x_reg_5477_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\x_reg_5477_reg[3]_i_2_n_0 ,\x_reg_5477_reg[3]_i_2_n_1 ,\x_reg_5477_reg[3]_i_2_n_2 ,\x_reg_5477_reg[3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({tmp_5_reg_5331,1'b0}),
        .O(p_assign_2_fu_1661_p2[3:0]),
        .S({\x_reg_5477[3]_i_4_n_0 ,\x_reg_5477[3]_i_5_n_0 ,\x_reg_5477[3]_i_6_n_0 ,\x_reg_5477[3]_i_7_n_0 }));
  CARRY4 \x_reg_5477_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\x_reg_5477_reg[3]_i_3_n_0 ,\x_reg_5477_reg[3]_i_3_n_1 ,\x_reg_5477_reg[3]_i_3_n_2 ,\x_reg_5477_reg[3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({t_V_2_reg_1026_reg[3:2],t_V_2_reg_1026_reg__0[1],1'b0}),
        .O({\x_reg_5477_reg[3]_i_3_n_4 ,\x_reg_5477_reg[3]_i_3_n_5 ,\x_reg_5477_reg[3]_i_3_n_6 ,\x_reg_5477_reg[3]_i_3_n_7 }),
        .S({\x_reg_5477[3]_i_8_n_0 ,\x_reg_5477[3]_i_9_n_0 ,\x_reg_5477[3]_i_10_n_0 ,t_V_2_reg_1026_reg__0[0]}));
  FDRE \x_reg_5477_reg[4] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_5473[0]_i_1_n_0 ),
        .D(x_fu_1674_p3[4]),
        .Q(x_reg_5477[4]),
        .R(1'b0));
  CARRY4 \x_reg_5477_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\x_reg_5477_reg[4]_i_2_n_0 ,\x_reg_5477_reg[4]_i_2_n_1 ,\x_reg_5477_reg[4]_i_2_n_2 ,\x_reg_5477_reg[4]_i_2_n_3 }),
        .CYINIT(\x_reg_5477[4]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,\x_reg_5477[4]_i_4_n_0 }),
        .O(p_assign_1_fu_1642_p2[4:1]),
        .S({\x_reg_5477[4]_i_5_n_0 ,\x_reg_5477[4]_i_6_n_0 ,\x_reg_5477[4]_i_7_n_0 ,t_V_2_reg_1026_reg__0[1]}));
  FDRE \x_reg_5477_reg[5] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_5473[0]_i_1_n_0 ),
        .D(x_fu_1674_p3[5]),
        .Q(x_reg_5477[5]),
        .R(1'b0));
  FDRE \x_reg_5477_reg[6] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_5473[0]_i_1_n_0 ),
        .D(x_fu_1674_p3[6]),
        .Q(x_reg_5477[6]),
        .R(1'b0));
  FDRE \x_reg_5477_reg[7] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_5473[0]_i_1_n_0 ),
        .D(x_fu_1674_p3[7]),
        .Q(x_reg_5477[7]),
        .R(1'b0));
  CARRY4 \x_reg_5477_reg[7]_i_2 
       (.CI(\x_reg_5477_reg[3]_i_2_n_0 ),
        .CO({\x_reg_5477_reg[7]_i_2_n_0 ,\x_reg_5477_reg[7]_i_2_n_1 ,\x_reg_5477_reg[7]_i_2_n_2 ,\x_reg_5477_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_294_2_reg_5345_reg__0[6:3]),
        .O(p_assign_2_fu_1661_p2[7:4]),
        .S({\x_reg_5477[7]_i_4_n_0 ,\x_reg_5477[7]_i_5_n_0 ,\x_reg_5477[7]_i_6_n_0 ,\x_reg_5477[7]_i_7_n_0 }));
  CARRY4 \x_reg_5477_reg[7]_i_3 
       (.CI(\x_reg_5477_reg[3]_i_3_n_0 ),
        .CO({\x_reg_5477_reg[7]_i_3_n_0 ,\x_reg_5477_reg[7]_i_3_n_1 ,\x_reg_5477_reg[7]_i_3_n_2 ,\x_reg_5477_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_2_reg_1026_reg[7:4]),
        .O({\x_reg_5477_reg[7]_i_3_n_4 ,\x_reg_5477_reg[7]_i_3_n_5 ,\x_reg_5477_reg[7]_i_3_n_6 ,\x_reg_5477_reg[7]_i_3_n_7 }),
        .S({\x_reg_5477[7]_i_8_n_0 ,\x_reg_5477[7]_i_9_n_0 ,\x_reg_5477[7]_i_10_n_0 ,\x_reg_5477[7]_i_11_n_0 }));
  FDRE \x_reg_5477_reg[8] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_5473[0]_i_1_n_0 ),
        .D(x_fu_1674_p3[8]),
        .Q(x_reg_5477[8]),
        .R(1'b0));
  CARRY4 \x_reg_5477_reg[8]_i_2 
       (.CI(\x_reg_5477_reg[4]_i_2_n_0 ),
        .CO({\x_reg_5477_reg[8]_i_2_n_0 ,\x_reg_5477_reg[8]_i_2_n_1 ,\x_reg_5477_reg[8]_i_2_n_2 ,\x_reg_5477_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_1642_p2[8:5]),
        .S({\x_reg_5477[8]_i_3_n_0 ,\x_reg_5477[8]_i_4_n_0 ,\x_reg_5477[8]_i_5_n_0 ,\x_reg_5477[8]_i_6_n_0 }));
  FDRE \x_reg_5477_reg[9] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_5473[0]_i_1_n_0 ),
        .D(x_fu_1674_p3[9]),
        .Q(x_reg_5477[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_1_reg_5404[0]_i_1 
       (.I0(\t_V_reg_1015_reg_n_0_[0] ),
        .I1(p_assign_6_0_1_fu_1199_p2),
        .I2(\y_1_0_1_reg_5404_reg[2]_i_2_n_7 ),
        .O(y_1_0_1_fu_1475_p3[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[0]_i_10 
       (.I0(\t_V_reg_1015_reg_n_0_[26] ),
        .O(\y_1_0_1_reg_5404[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[0]_i_11 
       (.I0(\t_V_reg_1015_reg_n_0_[25] ),
        .O(\y_1_0_1_reg_5404[0]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[0]_i_12 
       (.I0(\t_V_reg_1015_reg_n_0_[24] ),
        .O(\y_1_0_1_reg_5404[0]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[0]_i_13 
       (.I0(\t_V_reg_1015_reg_n_0_[23] ),
        .O(\y_1_0_1_reg_5404[0]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[0]_i_14 
       (.I0(\t_V_reg_1015_reg_n_0_[22] ),
        .O(\y_1_0_1_reg_5404[0]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[0]_i_15 
       (.I0(\t_V_reg_1015_reg_n_0_[21] ),
        .O(\y_1_0_1_reg_5404[0]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[0]_i_16 
       (.I0(\t_V_reg_1015_reg_n_0_[20] ),
        .O(\y_1_0_1_reg_5404[0]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[0]_i_4 
       (.I0(\t_V_reg_1015_reg_n_0_[31] ),
        .O(\y_1_0_1_reg_5404[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[0]_i_5 
       (.I0(\t_V_reg_1015_reg_n_0_[30] ),
        .O(\y_1_0_1_reg_5404[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[0]_i_6 
       (.I0(\t_V_reg_1015_reg_n_0_[29] ),
        .O(\y_1_0_1_reg_5404[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[0]_i_7 
       (.I0(\t_V_reg_1015_reg_n_0_[28] ),
        .O(\y_1_0_1_reg_5404[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[0]_i_9 
       (.I0(\t_V_reg_1015_reg_n_0_[27] ),
        .O(\y_1_0_1_reg_5404[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B88BB88BB8B8)) 
    \y_1_0_1_reg_5404[1]_i_1 
       (.I0(\y_1_0_1_reg_5404_reg[2]_i_2_n_6 ),
        .I1(\y_1_0_1_reg_5404[2]_i_3_n_0 ),
        .I2(\y_1_0_1_reg_5404[1]_i_2_n_0 ),
        .I3(\y_1_0_1_reg_5404_reg[2]_i_4_n_0 ),
        .I4(tmp_1_reg_5317[0]),
        .I5(y_1_0_1_fu_1475_p3[0]),
        .O(y_1_0_1_fu_1475_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_1_reg_5404[1]_i_2 
       (.I0(p_assign_7_0_1_fu_1238_p2[1]),
        .I1(p_assign_6_0_1_fu_1199_p2),
        .I2(\y_1_0_1_reg_5404_reg[2]_i_2_n_6 ),
        .O(\y_1_0_1_reg_5404[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8888BB8BB8B88)) 
    \y_1_0_1_reg_5404[2]_i_1 
       (.I0(\y_1_0_1_reg_5404_reg[2]_i_2_n_5 ),
        .I1(\y_1_0_1_reg_5404[2]_i_3_n_0 ),
        .I2(\y_1_0_1_reg_5404_reg[2]_i_4_n_0 ),
        .I3(\y_1_0_1_reg_5404[2]_i_5_n_0 ),
        .I4(\y_1_0_1_reg_5404[2]_i_6_n_0 ),
        .I5(p_neg394_i_reg_5322[1]),
        .O(y_1_0_1_fu_1475_p3[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_1_reg_5404[2]_i_100 
       (.I0(\y_1_0_1_reg_5404_reg[2]_i_114_n_6 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [9]),
        .I2(\y_1_0_1_reg_5404_reg[2]_i_114_n_7 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [8]),
        .O(\y_1_0_1_reg_5404[2]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_1_reg_5404[2]_i_101 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [7]),
        .I1(\y_1_0_1_reg_5404[2]_i_141_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [6]),
        .I3(\y_1_0_1_reg_5404_reg[2]_i_142_n_5 ),
        .I4(p_assign_6_0_1_fu_1199_p2),
        .I5(p_assign_7_0_1_fu_1238_p2[6]),
        .O(\y_1_0_1_reg_5404[2]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_1_reg_5404[2]_i_102 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [5]),
        .I1(\y_1_0_1_reg_5404[2]_i_143_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [4]),
        .I3(\y_1_0_1_reg_5404_reg[2]_i_142_n_7 ),
        .I4(p_assign_6_0_1_fu_1199_p2),
        .I5(p_assign_7_0_1_fu_1238_p2[4]),
        .O(\y_1_0_1_reg_5404[2]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    \y_1_0_1_reg_5404[2]_i_103 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [3]),
        .I1(\y_1_0_1_reg_5404_reg[2]_i_2_n_4 ),
        .I2(p_assign_6_0_1_fu_1199_p2),
        .I3(p_assign_7_0_1_fu_1238_p2[3]),
        .I4(\tmp_1_reg_5317_reg[31]_0 [2]),
        .I5(\y_1_0_1_reg_5404[2]_i_6_n_0 ),
        .O(\y_1_0_1_reg_5404[2]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    \y_1_0_1_reg_5404[2]_i_104 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [1]),
        .I1(\y_1_0_1_reg_5404_reg[2]_i_2_n_6 ),
        .I2(p_assign_6_0_1_fu_1199_p2),
        .I3(p_assign_7_0_1_fu_1238_p2[1]),
        .I4(\tmp_1_reg_5317_reg[31]_0 [0]),
        .I5(y_1_0_1_fu_1475_p3[0]),
        .O(\y_1_0_1_reg_5404[2]_i_104_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_1_reg_5404[2]_i_105 
       (.I0(\y_1_0_1_reg_5404[2]_i_144_n_0 ),
        .I1(p_assign_7_0_1_fu_1238_p2[6]),
        .I2(p_assign_6_0_1_fu_1199_p2),
        .I3(\y_1_0_1_reg_5404_reg[2]_i_142_n_5 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [6]),
        .O(\y_1_0_1_reg_5404[2]_i_105_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_1_reg_5404[2]_i_106 
       (.I0(\y_1_0_1_reg_5404[2]_i_145_n_0 ),
        .I1(p_assign_7_0_1_fu_1238_p2[4]),
        .I2(p_assign_6_0_1_fu_1199_p2),
        .I3(\y_1_0_1_reg_5404_reg[2]_i_142_n_7 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [4]),
        .O(\y_1_0_1_reg_5404[2]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \y_1_0_1_reg_5404[2]_i_107 
       (.I0(p_assign_7_0_1_fu_1238_p2[3]),
        .I1(p_assign_6_0_1_fu_1199_p2),
        .I2(\y_1_0_1_reg_5404_reg[2]_i_2_n_4 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [3]),
        .I4(\y_1_0_1_reg_5404[2]_i_6_n_0 ),
        .I5(\tmp_1_reg_5317_reg[31]_0 [2]),
        .O(\y_1_0_1_reg_5404[2]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \y_1_0_1_reg_5404[2]_i_108 
       (.I0(p_assign_7_0_1_fu_1238_p2[1]),
        .I1(p_assign_6_0_1_fu_1199_p2),
        .I2(\y_1_0_1_reg_5404_reg[2]_i_2_n_6 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [1]),
        .I4(y_1_0_1_fu_1475_p3[0]),
        .I5(\tmp_1_reg_5317_reg[31]_0 [0]),
        .O(\y_1_0_1_reg_5404[2]_i_108_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_1_reg_5404[2]_i_109 
       (.I0(p_assign_7_0_1_fu_1238_p2[15]),
        .I1(p_assign_6_0_1_fu_1199_p2),
        .I2(\y_1_0_1_reg_5404_reg[2]_i_110_n_4 ),
        .O(\y_1_0_1_reg_5404[2]_i_109_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_1_reg_5404[2]_i_111 
       (.I0(p_assign_7_0_1_fu_1238_p2[13]),
        .I1(p_assign_6_0_1_fu_1199_p2),
        .I2(\y_1_0_1_reg_5404_reg[2]_i_110_n_6 ),
        .O(\y_1_0_1_reg_5404[2]_i_111_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_1_reg_5404[2]_i_113 
       (.I0(p_assign_7_0_1_fu_1238_p2[11]),
        .I1(p_assign_6_0_1_fu_1199_p2),
        .I2(\y_1_0_1_reg_5404_reg[2]_i_114_n_4 ),
        .O(\y_1_0_1_reg_5404[2]_i_113_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_1_reg_5404[2]_i_115 
       (.I0(p_assign_7_0_1_fu_1238_p2[9]),
        .I1(p_assign_6_0_1_fu_1199_p2),
        .I2(\y_1_0_1_reg_5404_reg[2]_i_114_n_6 ),
        .O(\y_1_0_1_reg_5404[2]_i_115_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_1_reg_5404[2]_i_117 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [15]),
        .I1(\y_1_0_1_reg_5404_reg[2]_i_110_n_4 ),
        .I2(p_assign_6_0_1_fu_1199_p2),
        .I3(p_assign_7_0_1_fu_1238_p2[15]),
        .O(\y_1_0_1_reg_5404[2]_i_117_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_1_reg_5404[2]_i_118 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [13]),
        .I1(\y_1_0_1_reg_5404_reg[2]_i_110_n_6 ),
        .I2(p_assign_6_0_1_fu_1199_p2),
        .I3(p_assign_7_0_1_fu_1238_p2[13]),
        .O(\y_1_0_1_reg_5404[2]_i_118_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_1_reg_5404[2]_i_119 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [11]),
        .I1(\y_1_0_1_reg_5404_reg[2]_i_114_n_4 ),
        .I2(p_assign_6_0_1_fu_1199_p2),
        .I3(p_assign_7_0_1_fu_1238_p2[11]),
        .O(\y_1_0_1_reg_5404[2]_i_119_n_0 ));
  LUT6 #(
    .INIT(64'h40404540D040D540)) 
    \y_1_0_1_reg_5404[2]_i_12 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [31]),
        .I1(p_assign_7_0_1_fu_1238_p2[31]),
        .I2(p_assign_6_0_1_fu_1199_p2),
        .I3(\tmp_1_reg_5317_reg[31]_0 [30]),
        .I4(\y_1_0_1_reg_5404_reg[0]_i_2_n_5 ),
        .I5(p_assign_7_0_1_fu_1238_p2[30]),
        .O(\y_1_0_1_reg_5404[2]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_1_reg_5404[2]_i_120 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [9]),
        .I1(\y_1_0_1_reg_5404_reg[2]_i_114_n_6 ),
        .I2(p_assign_6_0_1_fu_1199_p2),
        .I3(p_assign_7_0_1_fu_1238_p2[9]),
        .O(\y_1_0_1_reg_5404[2]_i_120_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_121 
       (.I0(\t_V_reg_1015_reg_n_0_[20] ),
        .O(\y_1_0_1_reg_5404[2]_i_121_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_122 
       (.I0(\t_V_reg_1015_reg_n_0_[19] ),
        .O(\y_1_0_1_reg_5404[2]_i_122_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_123 
       (.I0(\t_V_reg_1015_reg_n_0_[18] ),
        .O(\y_1_0_1_reg_5404[2]_i_123_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_124 
       (.I0(\t_V_reg_1015_reg_n_0_[17] ),
        .O(\y_1_0_1_reg_5404[2]_i_124_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_125 
       (.I0(\t_V_reg_1015_reg_n_0_[19] ),
        .O(\y_1_0_1_reg_5404[2]_i_125_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_126 
       (.I0(\t_V_reg_1015_reg_n_0_[18] ),
        .O(\y_1_0_1_reg_5404[2]_i_126_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_127 
       (.I0(\t_V_reg_1015_reg_n_0_[17] ),
        .O(\y_1_0_1_reg_5404[2]_i_127_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_128 
       (.I0(\t_V_reg_1015_reg_n_0_[16] ),
        .O(\y_1_0_1_reg_5404[2]_i_128_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_129 
       (.I0(\t_V_reg_1015_reg_n_0_[16] ),
        .O(\y_1_0_1_reg_5404[2]_i_129_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_1_reg_5404[2]_i_13 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [29]),
        .I1(\y_1_0_1_reg_5404[2]_i_40_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [28]),
        .I3(\y_1_0_1_reg_5404_reg[0]_i_2_n_7 ),
        .I4(p_assign_6_0_1_fu_1199_p2),
        .I5(p_assign_7_0_1_fu_1238_p2[28]),
        .O(\y_1_0_1_reg_5404[2]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_130 
       (.I0(\t_V_reg_1015_reg_n_0_[15] ),
        .O(\y_1_0_1_reg_5404[2]_i_130_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_131 
       (.I0(\t_V_reg_1015_reg_n_0_[14] ),
        .O(\y_1_0_1_reg_5404[2]_i_131_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_132 
       (.I0(\t_V_reg_1015_reg_n_0_[13] ),
        .O(\y_1_0_1_reg_5404[2]_i_132_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_1_reg_5404[2]_i_133 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [7]),
        .I1(\y_1_0_1_reg_5404_reg[2]_i_142_n_4 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [6]),
        .I3(\y_1_0_1_reg_5404_reg[2]_i_142_n_5 ),
        .O(\y_1_0_1_reg_5404[2]_i_133_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_1_reg_5404[2]_i_134 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [5]),
        .I1(\y_1_0_1_reg_5404_reg[2]_i_142_n_6 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [4]),
        .I3(\y_1_0_1_reg_5404_reg[2]_i_142_n_7 ),
        .O(\y_1_0_1_reg_5404[2]_i_134_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_1_reg_5404[2]_i_135 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [3]),
        .I1(\y_1_0_1_reg_5404_reg[2]_i_2_n_4 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [2]),
        .I3(\y_1_0_1_reg_5404_reg[2]_i_2_n_5 ),
        .O(\y_1_0_1_reg_5404[2]_i_135_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_1_reg_5404[2]_i_136 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [1]),
        .I1(\y_1_0_1_reg_5404_reg[2]_i_2_n_6 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [0]),
        .I3(\y_1_0_1_reg_5404_reg[2]_i_2_n_7 ),
        .O(\y_1_0_1_reg_5404[2]_i_136_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_1_reg_5404[2]_i_137 
       (.I0(\y_1_0_1_reg_5404_reg[2]_i_142_n_4 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [7]),
        .I2(\y_1_0_1_reg_5404_reg[2]_i_142_n_5 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [6]),
        .O(\y_1_0_1_reg_5404[2]_i_137_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_1_reg_5404[2]_i_138 
       (.I0(\y_1_0_1_reg_5404_reg[2]_i_142_n_6 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [5]),
        .I2(\y_1_0_1_reg_5404_reg[2]_i_142_n_7 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [4]),
        .O(\y_1_0_1_reg_5404[2]_i_138_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_1_reg_5404[2]_i_139 
       (.I0(\y_1_0_1_reg_5404_reg[2]_i_2_n_4 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [3]),
        .I2(\y_1_0_1_reg_5404_reg[2]_i_2_n_5 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [2]),
        .O(\y_1_0_1_reg_5404[2]_i_139_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_1_reg_5404[2]_i_14 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [27]),
        .I1(\y_1_0_1_reg_5404[2]_i_42_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [26]),
        .I3(\y_1_0_1_reg_5404_reg[0]_i_3_n_5 ),
        .I4(p_assign_6_0_1_fu_1199_p2),
        .I5(p_assign_7_0_1_fu_1238_p2[26]),
        .O(\y_1_0_1_reg_5404[2]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_1_reg_5404[2]_i_140 
       (.I0(\y_1_0_1_reg_5404_reg[2]_i_2_n_6 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [1]),
        .I2(\y_1_0_1_reg_5404_reg[2]_i_2_n_7 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [0]),
        .O(\y_1_0_1_reg_5404[2]_i_140_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_1_reg_5404[2]_i_141 
       (.I0(p_assign_7_0_1_fu_1238_p2[7]),
        .I1(p_assign_6_0_1_fu_1199_p2),
        .I2(\y_1_0_1_reg_5404_reg[2]_i_142_n_4 ),
        .O(\y_1_0_1_reg_5404[2]_i_141_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_1_reg_5404[2]_i_143 
       (.I0(p_assign_7_0_1_fu_1238_p2[5]),
        .I1(p_assign_6_0_1_fu_1199_p2),
        .I2(\y_1_0_1_reg_5404_reg[2]_i_142_n_6 ),
        .O(\y_1_0_1_reg_5404[2]_i_143_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_1_reg_5404[2]_i_144 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [7]),
        .I1(\y_1_0_1_reg_5404_reg[2]_i_142_n_4 ),
        .I2(p_assign_6_0_1_fu_1199_p2),
        .I3(p_assign_7_0_1_fu_1238_p2[7]),
        .O(\y_1_0_1_reg_5404[2]_i_144_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_1_reg_5404[2]_i_145 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [5]),
        .I1(\y_1_0_1_reg_5404_reg[2]_i_142_n_6 ),
        .I2(p_assign_6_0_1_fu_1199_p2),
        .I3(p_assign_7_0_1_fu_1238_p2[5]),
        .O(\y_1_0_1_reg_5404[2]_i_145_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_146 
       (.I0(\t_V_reg_1015_reg_n_0_[15] ),
        .O(\y_1_0_1_reg_5404[2]_i_146_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_147 
       (.I0(\t_V_reg_1015_reg_n_0_[14] ),
        .O(\y_1_0_1_reg_5404[2]_i_147_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_148 
       (.I0(\t_V_reg_1015_reg_n_0_[13] ),
        .O(\y_1_0_1_reg_5404[2]_i_148_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_149 
       (.I0(\t_V_reg_1015_reg_n_0_[12] ),
        .O(\y_1_0_1_reg_5404[2]_i_149_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_1_reg_5404[2]_i_15 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [25]),
        .I1(\y_1_0_1_reg_5404[2]_i_43_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [24]),
        .I3(\y_1_0_1_reg_5404_reg[0]_i_3_n_7 ),
        .I4(p_assign_6_0_1_fu_1199_p2),
        .I5(p_assign_7_0_1_fu_1238_p2[24]),
        .O(\y_1_0_1_reg_5404[2]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_150 
       (.I0(\t_V_reg_1015_reg_n_0_[12] ),
        .O(\y_1_0_1_reg_5404[2]_i_150_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_151 
       (.I0(\t_V_reg_1015_reg_n_0_[11] ),
        .O(\y_1_0_1_reg_5404[2]_i_151_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_152 
       (.I0(\t_V_reg_1015_reg_n_0_[10] ),
        .O(\y_1_0_1_reg_5404[2]_i_152_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_153 
       (.I0(\t_V_reg_1015_reg_n_0_[9] ),
        .O(\y_1_0_1_reg_5404[2]_i_153_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_154 
       (.I0(\t_V_reg_1015_reg_n_0_[11] ),
        .O(\y_1_0_1_reg_5404[2]_i_154_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_155 
       (.I0(\t_V_reg_1015_reg_n_0_[10] ),
        .O(\y_1_0_1_reg_5404[2]_i_155_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_156 
       (.I0(\t_V_reg_1015_reg_n_0_[9] ),
        .O(\y_1_0_1_reg_5404[2]_i_156_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_157 
       (.I0(\t_V_reg_1015_reg_n_0_[8] ),
        .O(\y_1_0_1_reg_5404[2]_i_157_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_158 
       (.I0(\t_V_reg_1015_reg_n_0_[8] ),
        .O(\y_1_0_1_reg_5404[2]_i_158_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_159 
       (.I0(\t_V_reg_1015_reg_n_0_[7] ),
        .O(\y_1_0_1_reg_5404[2]_i_159_n_0 ));
  LUT6 #(
    .INIT(64'h9033900009000933)) 
    \y_1_0_1_reg_5404[2]_i_16 
       (.I0(p_assign_7_0_1_fu_1238_p2[31]),
        .I1(\tmp_1_reg_5317_reg[31]_0 [31]),
        .I2(p_assign_7_0_1_fu_1238_p2[30]),
        .I3(p_assign_6_0_1_fu_1199_p2),
        .I4(\y_1_0_1_reg_5404_reg[0]_i_2_n_5 ),
        .I5(\tmp_1_reg_5317_reg[31]_0 [30]),
        .O(\y_1_0_1_reg_5404[2]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_160 
       (.I0(\t_V_reg_1015_reg_n_0_[6] ),
        .O(\y_1_0_1_reg_5404[2]_i_160_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_161 
       (.I0(\t_V_reg_1015_reg_n_0_[5] ),
        .O(\y_1_0_1_reg_5404[2]_i_161_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_162 
       (.I0(\t_V_reg_1015_reg_n_0_[7] ),
        .O(\y_1_0_1_reg_5404[2]_i_162_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_163 
       (.I0(\t_V_reg_1015_reg_n_0_[6] ),
        .O(\y_1_0_1_reg_5404[2]_i_163_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_164 
       (.I0(\t_V_reg_1015_reg_n_0_[5] ),
        .O(\y_1_0_1_reg_5404[2]_i_164_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_165 
       (.I0(\t_V_reg_1015_reg_n_0_[4] ),
        .O(\y_1_0_1_reg_5404[2]_i_165_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_1_reg_5404[2]_i_17 
       (.I0(\y_1_0_1_reg_5404[2]_i_45_n_0 ),
        .I1(p_assign_7_0_1_fu_1238_p2[28]),
        .I2(p_assign_6_0_1_fu_1199_p2),
        .I3(\y_1_0_1_reg_5404_reg[0]_i_2_n_7 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [28]),
        .O(\y_1_0_1_reg_5404[2]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_1_reg_5404[2]_i_18 
       (.I0(\y_1_0_1_reg_5404[2]_i_46_n_0 ),
        .I1(p_assign_7_0_1_fu_1238_p2[26]),
        .I2(p_assign_6_0_1_fu_1199_p2),
        .I3(\y_1_0_1_reg_5404_reg[0]_i_3_n_5 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [26]),
        .O(\y_1_0_1_reg_5404[2]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_1_reg_5404[2]_i_19 
       (.I0(\y_1_0_1_reg_5404[2]_i_47_n_0 ),
        .I1(p_assign_7_0_1_fu_1238_p2[24]),
        .I2(p_assign_6_0_1_fu_1199_p2),
        .I3(\y_1_0_1_reg_5404_reg[0]_i_3_n_7 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [24]),
        .O(\y_1_0_1_reg_5404[2]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_1_reg_5404[2]_i_22 
       (.I0(p_assign_6_0_1_fu_1199_p2),
        .I1(\tmp_1_reg_5317_reg[31]_0 [31]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [30]),
        .I3(\y_1_0_1_reg_5404_reg[0]_i_2_n_5 ),
        .O(\y_1_0_1_reg_5404[2]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_1_reg_5404[2]_i_23 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [29]),
        .I1(\y_1_0_1_reg_5404_reg[0]_i_2_n_6 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [28]),
        .I3(\y_1_0_1_reg_5404_reg[0]_i_2_n_7 ),
        .O(\y_1_0_1_reg_5404[2]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_1_reg_5404[2]_i_24 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [27]),
        .I1(\y_1_0_1_reg_5404_reg[0]_i_3_n_4 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [26]),
        .I3(\y_1_0_1_reg_5404_reg[0]_i_3_n_5 ),
        .O(\y_1_0_1_reg_5404[2]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_1_reg_5404[2]_i_25 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [25]),
        .I1(\y_1_0_1_reg_5404_reg[0]_i_3_n_6 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [24]),
        .I3(\y_1_0_1_reg_5404_reg[0]_i_3_n_7 ),
        .O(\y_1_0_1_reg_5404[2]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_1_reg_5404[2]_i_26 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [31]),
        .I1(p_assign_6_0_1_fu_1199_p2),
        .I2(\y_1_0_1_reg_5404_reg[0]_i_2_n_5 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [30]),
        .O(\y_1_0_1_reg_5404[2]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_1_reg_5404[2]_i_27 
       (.I0(\y_1_0_1_reg_5404_reg[0]_i_2_n_6 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [29]),
        .I2(\y_1_0_1_reg_5404_reg[0]_i_2_n_7 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [28]),
        .O(\y_1_0_1_reg_5404[2]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_1_reg_5404[2]_i_28 
       (.I0(\y_1_0_1_reg_5404_reg[0]_i_3_n_4 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [27]),
        .I2(\y_1_0_1_reg_5404_reg[0]_i_3_n_5 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [26]),
        .O(\y_1_0_1_reg_5404[2]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_1_reg_5404[2]_i_29 
       (.I0(\y_1_0_1_reg_5404_reg[0]_i_3_n_6 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [25]),
        .I2(\y_1_0_1_reg_5404_reg[0]_i_3_n_7 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [24]),
        .O(\y_1_0_1_reg_5404[2]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \y_1_0_1_reg_5404[2]_i_3 
       (.I0(tmp_368_0_1_fu_1219_p2),
        .I1(p_assign_6_0_1_fu_1199_p2),
        .O(\y_1_0_1_reg_5404[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_1_reg_5404[2]_i_31 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [23]),
        .I1(\y_1_0_1_reg_5404[2]_i_70_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [22]),
        .I3(\y_1_0_1_reg_5404_reg[0]_i_8_n_5 ),
        .I4(p_assign_6_0_1_fu_1199_p2),
        .I5(p_assign_7_0_1_fu_1238_p2[22]),
        .O(\y_1_0_1_reg_5404[2]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_1_reg_5404[2]_i_32 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [21]),
        .I1(\y_1_0_1_reg_5404[2]_i_71_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [20]),
        .I3(\y_1_0_1_reg_5404_reg[0]_i_8_n_7 ),
        .I4(p_assign_6_0_1_fu_1199_p2),
        .I5(p_assign_7_0_1_fu_1238_p2[20]),
        .O(\y_1_0_1_reg_5404[2]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_1_reg_5404[2]_i_33 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [19]),
        .I1(\y_1_0_1_reg_5404[2]_i_73_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [18]),
        .I3(\y_1_0_1_reg_5404_reg[2]_i_74_n_5 ),
        .I4(p_assign_6_0_1_fu_1199_p2),
        .I5(p_assign_7_0_1_fu_1238_p2[18]),
        .O(\y_1_0_1_reg_5404[2]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_1_reg_5404[2]_i_34 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [17]),
        .I1(\y_1_0_1_reg_5404[2]_i_75_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [16]),
        .I3(\y_1_0_1_reg_5404_reg[2]_i_74_n_7 ),
        .I4(p_assign_6_0_1_fu_1199_p2),
        .I5(p_assign_7_0_1_fu_1238_p2[16]),
        .O(\y_1_0_1_reg_5404[2]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_1_reg_5404[2]_i_35 
       (.I0(\y_1_0_1_reg_5404[2]_i_77_n_0 ),
        .I1(p_assign_7_0_1_fu_1238_p2[22]),
        .I2(p_assign_6_0_1_fu_1199_p2),
        .I3(\y_1_0_1_reg_5404_reg[0]_i_8_n_5 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [22]),
        .O(\y_1_0_1_reg_5404[2]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_1_reg_5404[2]_i_36 
       (.I0(\y_1_0_1_reg_5404[2]_i_78_n_0 ),
        .I1(p_assign_7_0_1_fu_1238_p2[20]),
        .I2(p_assign_6_0_1_fu_1199_p2),
        .I3(\y_1_0_1_reg_5404_reg[0]_i_8_n_7 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [20]),
        .O(\y_1_0_1_reg_5404[2]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_1_reg_5404[2]_i_37 
       (.I0(\y_1_0_1_reg_5404[2]_i_79_n_0 ),
        .I1(p_assign_7_0_1_fu_1238_p2[18]),
        .I2(p_assign_6_0_1_fu_1199_p2),
        .I3(\y_1_0_1_reg_5404_reg[2]_i_74_n_5 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [18]),
        .O(\y_1_0_1_reg_5404[2]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_1_reg_5404[2]_i_38 
       (.I0(\y_1_0_1_reg_5404[2]_i_80_n_0 ),
        .I1(p_assign_7_0_1_fu_1238_p2[16]),
        .I2(p_assign_6_0_1_fu_1199_p2),
        .I3(\y_1_0_1_reg_5404_reg[2]_i_74_n_7 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [16]),
        .O(\y_1_0_1_reg_5404[2]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_1_reg_5404[2]_i_40 
       (.I0(p_assign_7_0_1_fu_1238_p2[29]),
        .I1(p_assign_6_0_1_fu_1199_p2),
        .I2(\y_1_0_1_reg_5404_reg[0]_i_2_n_6 ),
        .O(\y_1_0_1_reg_5404[2]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_1_reg_5404[2]_i_42 
       (.I0(p_assign_7_0_1_fu_1238_p2[27]),
        .I1(p_assign_6_0_1_fu_1199_p2),
        .I2(\y_1_0_1_reg_5404_reg[0]_i_3_n_4 ),
        .O(\y_1_0_1_reg_5404[2]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_1_reg_5404[2]_i_43 
       (.I0(p_assign_7_0_1_fu_1238_p2[25]),
        .I1(p_assign_6_0_1_fu_1199_p2),
        .I2(\y_1_0_1_reg_5404_reg[0]_i_3_n_6 ),
        .O(\y_1_0_1_reg_5404[2]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_1_reg_5404[2]_i_45 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [29]),
        .I1(\y_1_0_1_reg_5404_reg[0]_i_2_n_6 ),
        .I2(p_assign_6_0_1_fu_1199_p2),
        .I3(p_assign_7_0_1_fu_1238_p2[29]),
        .O(\y_1_0_1_reg_5404[2]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_1_reg_5404[2]_i_46 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [27]),
        .I1(\y_1_0_1_reg_5404_reg[0]_i_3_n_4 ),
        .I2(p_assign_6_0_1_fu_1199_p2),
        .I3(p_assign_7_0_1_fu_1238_p2[27]),
        .O(\y_1_0_1_reg_5404[2]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_1_reg_5404[2]_i_47 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [25]),
        .I1(\y_1_0_1_reg_5404_reg[0]_i_3_n_6 ),
        .I2(p_assign_6_0_1_fu_1199_p2),
        .I3(p_assign_7_0_1_fu_1238_p2[25]),
        .O(\y_1_0_1_reg_5404[2]_i_47_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_48 
       (.I0(\t_V_reg_1015_reg_n_0_[1] ),
        .O(\y_1_0_1_reg_5404[2]_i_48_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_49 
       (.I0(\t_V_reg_1015_reg_n_0_[4] ),
        .O(\y_1_0_1_reg_5404[2]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFD5D5D0DF4545404)) 
    \y_1_0_1_reg_5404[2]_i_5 
       (.I0(tmp_1_reg_5317[0]),
        .I1(\y_1_0_1_reg_5404_reg[2]_i_2_n_7 ),
        .I2(p_assign_6_0_1_fu_1199_p2),
        .I3(\t_V_reg_1015_reg_n_0_[0] ),
        .I4(p_assign_7_0_1_fu_1238_p2[1]),
        .I5(\y_1_0_1_reg_5404_reg[2]_i_2_n_6 ),
        .O(\y_1_0_1_reg_5404[2]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_50 
       (.I0(\t_V_reg_1015_reg_n_0_[3] ),
        .O(\y_1_0_1_reg_5404[2]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_51 
       (.I0(\t_V_reg_1015_reg_n_0_[2] ),
        .O(\y_1_0_1_reg_5404[2]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_1_reg_5404[2]_i_53 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [23]),
        .I1(\y_1_0_1_reg_5404_reg[0]_i_8_n_4 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [22]),
        .I3(\y_1_0_1_reg_5404_reg[0]_i_8_n_5 ),
        .O(\y_1_0_1_reg_5404[2]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_1_reg_5404[2]_i_54 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [21]),
        .I1(\y_1_0_1_reg_5404_reg[0]_i_8_n_6 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [20]),
        .I3(\y_1_0_1_reg_5404_reg[0]_i_8_n_7 ),
        .O(\y_1_0_1_reg_5404[2]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_1_reg_5404[2]_i_55 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [19]),
        .I1(\y_1_0_1_reg_5404_reg[2]_i_74_n_4 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [18]),
        .I3(\y_1_0_1_reg_5404_reg[2]_i_74_n_5 ),
        .O(\y_1_0_1_reg_5404[2]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_1_reg_5404[2]_i_56 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [17]),
        .I1(\y_1_0_1_reg_5404_reg[2]_i_74_n_6 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [16]),
        .I3(\y_1_0_1_reg_5404_reg[2]_i_74_n_7 ),
        .O(\y_1_0_1_reg_5404[2]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_1_reg_5404[2]_i_57 
       (.I0(\y_1_0_1_reg_5404_reg[0]_i_8_n_4 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [23]),
        .I2(\y_1_0_1_reg_5404_reg[0]_i_8_n_5 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [22]),
        .O(\y_1_0_1_reg_5404[2]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_1_reg_5404[2]_i_58 
       (.I0(\y_1_0_1_reg_5404_reg[0]_i_8_n_6 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [21]),
        .I2(\y_1_0_1_reg_5404_reg[0]_i_8_n_7 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [20]),
        .O(\y_1_0_1_reg_5404[2]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_1_reg_5404[2]_i_59 
       (.I0(\y_1_0_1_reg_5404_reg[2]_i_74_n_4 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [19]),
        .I2(\y_1_0_1_reg_5404_reg[2]_i_74_n_5 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [18]),
        .O(\y_1_0_1_reg_5404[2]_i_59_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_1_reg_5404[2]_i_6 
       (.I0(p_assign_7_0_1_fu_1238_p2[2]),
        .I1(p_assign_6_0_1_fu_1199_p2),
        .I2(\y_1_0_1_reg_5404_reg[2]_i_2_n_5 ),
        .O(\y_1_0_1_reg_5404[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_1_reg_5404[2]_i_60 
       (.I0(\y_1_0_1_reg_5404_reg[2]_i_74_n_6 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [17]),
        .I2(\y_1_0_1_reg_5404_reg[2]_i_74_n_7 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [16]),
        .O(\y_1_0_1_reg_5404[2]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_1_reg_5404[2]_i_62 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [15]),
        .I1(\y_1_0_1_reg_5404[2]_i_109_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [14]),
        .I3(\y_1_0_1_reg_5404_reg[2]_i_110_n_5 ),
        .I4(p_assign_6_0_1_fu_1199_p2),
        .I5(p_assign_7_0_1_fu_1238_p2[14]),
        .O(\y_1_0_1_reg_5404[2]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_1_reg_5404[2]_i_63 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [13]),
        .I1(\y_1_0_1_reg_5404[2]_i_111_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [12]),
        .I3(\y_1_0_1_reg_5404_reg[2]_i_110_n_7 ),
        .I4(p_assign_6_0_1_fu_1199_p2),
        .I5(p_assign_7_0_1_fu_1238_p2[12]),
        .O(\y_1_0_1_reg_5404[2]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_1_reg_5404[2]_i_64 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [11]),
        .I1(\y_1_0_1_reg_5404[2]_i_113_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [10]),
        .I3(\y_1_0_1_reg_5404_reg[2]_i_114_n_5 ),
        .I4(p_assign_6_0_1_fu_1199_p2),
        .I5(p_assign_7_0_1_fu_1238_p2[10]),
        .O(\y_1_0_1_reg_5404[2]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_1_reg_5404[2]_i_65 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [9]),
        .I1(\y_1_0_1_reg_5404[2]_i_115_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [8]),
        .I3(\y_1_0_1_reg_5404_reg[2]_i_114_n_7 ),
        .I4(p_assign_6_0_1_fu_1199_p2),
        .I5(p_assign_7_0_1_fu_1238_p2[8]),
        .O(\y_1_0_1_reg_5404[2]_i_65_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_1_reg_5404[2]_i_66 
       (.I0(\y_1_0_1_reg_5404[2]_i_117_n_0 ),
        .I1(p_assign_7_0_1_fu_1238_p2[14]),
        .I2(p_assign_6_0_1_fu_1199_p2),
        .I3(\y_1_0_1_reg_5404_reg[2]_i_110_n_5 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [14]),
        .O(\y_1_0_1_reg_5404[2]_i_66_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_1_reg_5404[2]_i_67 
       (.I0(\y_1_0_1_reg_5404[2]_i_118_n_0 ),
        .I1(p_assign_7_0_1_fu_1238_p2[12]),
        .I2(p_assign_6_0_1_fu_1199_p2),
        .I3(\y_1_0_1_reg_5404_reg[2]_i_110_n_7 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [12]),
        .O(\y_1_0_1_reg_5404[2]_i_67_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_1_reg_5404[2]_i_68 
       (.I0(\y_1_0_1_reg_5404[2]_i_119_n_0 ),
        .I1(p_assign_7_0_1_fu_1238_p2[10]),
        .I2(p_assign_6_0_1_fu_1199_p2),
        .I3(\y_1_0_1_reg_5404_reg[2]_i_114_n_5 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [10]),
        .O(\y_1_0_1_reg_5404[2]_i_68_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_1_reg_5404[2]_i_69 
       (.I0(\y_1_0_1_reg_5404[2]_i_120_n_0 ),
        .I1(p_assign_7_0_1_fu_1238_p2[8]),
        .I2(p_assign_6_0_1_fu_1199_p2),
        .I3(\y_1_0_1_reg_5404_reg[2]_i_114_n_7 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [8]),
        .O(\y_1_0_1_reg_5404[2]_i_69_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_7 
       (.I0(\t_V_reg_1015_reg_n_0_[3] ),
        .O(\y_1_0_1_reg_5404[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_1_reg_5404[2]_i_70 
       (.I0(p_assign_7_0_1_fu_1238_p2[23]),
        .I1(p_assign_6_0_1_fu_1199_p2),
        .I2(\y_1_0_1_reg_5404_reg[0]_i_8_n_4 ),
        .O(\y_1_0_1_reg_5404[2]_i_70_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_1_reg_5404[2]_i_71 
       (.I0(p_assign_7_0_1_fu_1238_p2[21]),
        .I1(p_assign_6_0_1_fu_1199_p2),
        .I2(\y_1_0_1_reg_5404_reg[0]_i_8_n_6 ),
        .O(\y_1_0_1_reg_5404[2]_i_71_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_1_reg_5404[2]_i_73 
       (.I0(p_assign_7_0_1_fu_1238_p2[19]),
        .I1(p_assign_6_0_1_fu_1199_p2),
        .I2(\y_1_0_1_reg_5404_reg[2]_i_74_n_4 ),
        .O(\y_1_0_1_reg_5404[2]_i_73_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_1_reg_5404[2]_i_75 
       (.I0(p_assign_7_0_1_fu_1238_p2[17]),
        .I1(p_assign_6_0_1_fu_1199_p2),
        .I2(\y_1_0_1_reg_5404_reg[2]_i_74_n_6 ),
        .O(\y_1_0_1_reg_5404[2]_i_75_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_1_reg_5404[2]_i_77 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [23]),
        .I1(\y_1_0_1_reg_5404_reg[0]_i_8_n_4 ),
        .I2(p_assign_6_0_1_fu_1199_p2),
        .I3(p_assign_7_0_1_fu_1238_p2[23]),
        .O(\y_1_0_1_reg_5404[2]_i_77_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_1_reg_5404[2]_i_78 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [21]),
        .I1(\y_1_0_1_reg_5404_reg[0]_i_8_n_6 ),
        .I2(p_assign_6_0_1_fu_1199_p2),
        .I3(p_assign_7_0_1_fu_1238_p2[21]),
        .O(\y_1_0_1_reg_5404[2]_i_78_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_1_reg_5404[2]_i_79 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [19]),
        .I1(\y_1_0_1_reg_5404_reg[2]_i_74_n_4 ),
        .I2(p_assign_6_0_1_fu_1199_p2),
        .I3(p_assign_7_0_1_fu_1238_p2[19]),
        .O(\y_1_0_1_reg_5404[2]_i_79_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_8 
       (.I0(\t_V_reg_1015_reg_n_0_[2] ),
        .O(\y_1_0_1_reg_5404[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_1_reg_5404[2]_i_80 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [17]),
        .I1(\y_1_0_1_reg_5404_reg[2]_i_74_n_6 ),
        .I2(p_assign_6_0_1_fu_1199_p2),
        .I3(p_assign_7_0_1_fu_1238_p2[17]),
        .O(\y_1_0_1_reg_5404[2]_i_80_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_81 
       (.I0(\t_V_reg_1015_reg_n_0_[31] ),
        .O(\y_1_0_1_reg_5404[2]_i_81_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_82 
       (.I0(\t_V_reg_1015_reg_n_0_[30] ),
        .O(\y_1_0_1_reg_5404[2]_i_82_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_83 
       (.I0(\t_V_reg_1015_reg_n_0_[29] ),
        .O(\y_1_0_1_reg_5404[2]_i_83_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_84 
       (.I0(\t_V_reg_1015_reg_n_0_[28] ),
        .O(\y_1_0_1_reg_5404[2]_i_84_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_85 
       (.I0(\t_V_reg_1015_reg_n_0_[27] ),
        .O(\y_1_0_1_reg_5404[2]_i_85_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_86 
       (.I0(\t_V_reg_1015_reg_n_0_[26] ),
        .O(\y_1_0_1_reg_5404[2]_i_86_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_87 
       (.I0(\t_V_reg_1015_reg_n_0_[25] ),
        .O(\y_1_0_1_reg_5404[2]_i_87_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_88 
       (.I0(\t_V_reg_1015_reg_n_0_[24] ),
        .O(\y_1_0_1_reg_5404[2]_i_88_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_89 
       (.I0(\t_V_reg_1015_reg_n_0_[23] ),
        .O(\y_1_0_1_reg_5404[2]_i_89_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_9 
       (.I0(\t_V_reg_1015_reg_n_0_[1] ),
        .O(\y_1_0_1_reg_5404[2]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_90 
       (.I0(\t_V_reg_1015_reg_n_0_[22] ),
        .O(\y_1_0_1_reg_5404[2]_i_90_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_1_reg_5404[2]_i_91 
       (.I0(\t_V_reg_1015_reg_n_0_[21] ),
        .O(\y_1_0_1_reg_5404[2]_i_91_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_1_reg_5404[2]_i_93 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [15]),
        .I1(\y_1_0_1_reg_5404_reg[2]_i_110_n_4 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [14]),
        .I3(\y_1_0_1_reg_5404_reg[2]_i_110_n_5 ),
        .O(\y_1_0_1_reg_5404[2]_i_93_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_1_reg_5404[2]_i_94 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [13]),
        .I1(\y_1_0_1_reg_5404_reg[2]_i_110_n_6 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [12]),
        .I3(\y_1_0_1_reg_5404_reg[2]_i_110_n_7 ),
        .O(\y_1_0_1_reg_5404[2]_i_94_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_1_reg_5404[2]_i_95 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [11]),
        .I1(\y_1_0_1_reg_5404_reg[2]_i_114_n_4 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [10]),
        .I3(\y_1_0_1_reg_5404_reg[2]_i_114_n_5 ),
        .O(\y_1_0_1_reg_5404[2]_i_95_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_1_reg_5404[2]_i_96 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [9]),
        .I1(\y_1_0_1_reg_5404_reg[2]_i_114_n_6 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [8]),
        .I3(\y_1_0_1_reg_5404_reg[2]_i_114_n_7 ),
        .O(\y_1_0_1_reg_5404[2]_i_96_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_1_reg_5404[2]_i_97 
       (.I0(\y_1_0_1_reg_5404_reg[2]_i_110_n_4 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [15]),
        .I2(\y_1_0_1_reg_5404_reg[2]_i_110_n_5 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [14]),
        .O(\y_1_0_1_reg_5404[2]_i_97_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_1_reg_5404[2]_i_98 
       (.I0(\y_1_0_1_reg_5404_reg[2]_i_110_n_6 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [13]),
        .I2(\y_1_0_1_reg_5404_reg[2]_i_110_n_7 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [12]),
        .O(\y_1_0_1_reg_5404[2]_i_98_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_1_reg_5404[2]_i_99 
       (.I0(\y_1_0_1_reg_5404_reg[2]_i_114_n_4 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [11]),
        .I2(\y_1_0_1_reg_5404_reg[2]_i_114_n_5 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [10]),
        .O(\y_1_0_1_reg_5404[2]_i_99_n_0 ));
  FDRE \y_1_0_1_reg_5404_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(y_1_0_1_fu_1475_p3[0]),
        .Q(y_1_0_1_reg_5404[0]),
        .R(1'b0));
  CARRY4 \y_1_0_1_reg_5404_reg[0]_i_2 
       (.CI(\y_1_0_1_reg_5404_reg[0]_i_3_n_0 ),
        .CO({\NLW_y_1_0_1_reg_5404_reg[0]_i_2_CO_UNCONNECTED [3],\y_1_0_1_reg_5404_reg[0]_i_2_n_1 ,\y_1_0_1_reg_5404_reg[0]_i_2_n_2 ,\y_1_0_1_reg_5404_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\t_V_reg_1015_reg_n_0_[30] ,\t_V_reg_1015_reg_n_0_[29] ,\t_V_reg_1015_reg_n_0_[28] }),
        .O({p_assign_6_0_1_fu_1199_p2,\y_1_0_1_reg_5404_reg[0]_i_2_n_5 ,\y_1_0_1_reg_5404_reg[0]_i_2_n_6 ,\y_1_0_1_reg_5404_reg[0]_i_2_n_7 }),
        .S({\y_1_0_1_reg_5404[0]_i_4_n_0 ,\y_1_0_1_reg_5404[0]_i_5_n_0 ,\y_1_0_1_reg_5404[0]_i_6_n_0 ,\y_1_0_1_reg_5404[0]_i_7_n_0 }));
  CARRY4 \y_1_0_1_reg_5404_reg[0]_i_3 
       (.CI(\y_1_0_1_reg_5404_reg[0]_i_8_n_0 ),
        .CO({\y_1_0_1_reg_5404_reg[0]_i_3_n_0 ,\y_1_0_1_reg_5404_reg[0]_i_3_n_1 ,\y_1_0_1_reg_5404_reg[0]_i_3_n_2 ,\y_1_0_1_reg_5404_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_1015_reg_n_0_[27] ,\t_V_reg_1015_reg_n_0_[26] ,\t_V_reg_1015_reg_n_0_[25] ,\t_V_reg_1015_reg_n_0_[24] }),
        .O({\y_1_0_1_reg_5404_reg[0]_i_3_n_4 ,\y_1_0_1_reg_5404_reg[0]_i_3_n_5 ,\y_1_0_1_reg_5404_reg[0]_i_3_n_6 ,\y_1_0_1_reg_5404_reg[0]_i_3_n_7 }),
        .S({\y_1_0_1_reg_5404[0]_i_9_n_0 ,\y_1_0_1_reg_5404[0]_i_10_n_0 ,\y_1_0_1_reg_5404[0]_i_11_n_0 ,\y_1_0_1_reg_5404[0]_i_12_n_0 }));
  CARRY4 \y_1_0_1_reg_5404_reg[0]_i_8 
       (.CI(\y_1_0_1_reg_5404_reg[2]_i_74_n_0 ),
        .CO({\y_1_0_1_reg_5404_reg[0]_i_8_n_0 ,\y_1_0_1_reg_5404_reg[0]_i_8_n_1 ,\y_1_0_1_reg_5404_reg[0]_i_8_n_2 ,\y_1_0_1_reg_5404_reg[0]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_1015_reg_n_0_[23] ,\t_V_reg_1015_reg_n_0_[22] ,\t_V_reg_1015_reg_n_0_[21] ,\t_V_reg_1015_reg_n_0_[20] }),
        .O({\y_1_0_1_reg_5404_reg[0]_i_8_n_4 ,\y_1_0_1_reg_5404_reg[0]_i_8_n_5 ,\y_1_0_1_reg_5404_reg[0]_i_8_n_6 ,\y_1_0_1_reg_5404_reg[0]_i_8_n_7 }),
        .S({\y_1_0_1_reg_5404[0]_i_13_n_0 ,\y_1_0_1_reg_5404[0]_i_14_n_0 ,\y_1_0_1_reg_5404[0]_i_15_n_0 ,\y_1_0_1_reg_5404[0]_i_16_n_0 }));
  FDRE \y_1_0_1_reg_5404_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(y_1_0_1_fu_1475_p3[1]),
        .Q(y_1_0_1_reg_5404[1]),
        .R(1'b0));
  FDRE \y_1_0_1_reg_5404_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(y_1_0_1_fu_1475_p3[2]),
        .Q(y_1_0_1_reg_5404[2]),
        .R(1'b0));
  CARRY4 \y_1_0_1_reg_5404_reg[2]_i_10 
       (.CI(\y_1_0_1_reg_5404_reg[2]_i_21_n_0 ),
        .CO({tmp_368_0_1_fu_1219_p2,\y_1_0_1_reg_5404_reg[2]_i_10_n_1 ,\y_1_0_1_reg_5404_reg[2]_i_10_n_2 ,\y_1_0_1_reg_5404_reg[2]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_0_1_reg_5404[2]_i_22_n_0 ,\y_1_0_1_reg_5404[2]_i_23_n_0 ,\y_1_0_1_reg_5404[2]_i_24_n_0 ,\y_1_0_1_reg_5404[2]_i_25_n_0 }),
        .O(\NLW_y_1_0_1_reg_5404_reg[2]_i_10_O_UNCONNECTED [3:0]),
        .S({\y_1_0_1_reg_5404[2]_i_26_n_0 ,\y_1_0_1_reg_5404[2]_i_27_n_0 ,\y_1_0_1_reg_5404[2]_i_28_n_0 ,\y_1_0_1_reg_5404[2]_i_29_n_0 }));
  CARRY4 \y_1_0_1_reg_5404_reg[2]_i_11 
       (.CI(\y_1_0_1_reg_5404_reg[2]_i_30_n_0 ),
        .CO({\y_1_0_1_reg_5404_reg[2]_i_11_n_0 ,\y_1_0_1_reg_5404_reg[2]_i_11_n_1 ,\y_1_0_1_reg_5404_reg[2]_i_11_n_2 ,\y_1_0_1_reg_5404_reg[2]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_0_1_reg_5404[2]_i_31_n_0 ,\y_1_0_1_reg_5404[2]_i_32_n_0 ,\y_1_0_1_reg_5404[2]_i_33_n_0 ,\y_1_0_1_reg_5404[2]_i_34_n_0 }),
        .O(\NLW_y_1_0_1_reg_5404_reg[2]_i_11_O_UNCONNECTED [3:0]),
        .S({\y_1_0_1_reg_5404[2]_i_35_n_0 ,\y_1_0_1_reg_5404[2]_i_36_n_0 ,\y_1_0_1_reg_5404[2]_i_37_n_0 ,\y_1_0_1_reg_5404[2]_i_38_n_0 }));
  CARRY4 \y_1_0_1_reg_5404_reg[2]_i_110 
       (.CI(\y_1_0_1_reg_5404_reg[2]_i_114_n_0 ),
        .CO({\y_1_0_1_reg_5404_reg[2]_i_110_n_0 ,\y_1_0_1_reg_5404_reg[2]_i_110_n_1 ,\y_1_0_1_reg_5404_reg[2]_i_110_n_2 ,\y_1_0_1_reg_5404_reg[2]_i_110_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_1015_reg_n_0_[15] ,\t_V_reg_1015_reg_n_0_[14] ,\t_V_reg_1015_reg_n_0_[13] ,\t_V_reg_1015_reg_n_0_[12] }),
        .O({\y_1_0_1_reg_5404_reg[2]_i_110_n_4 ,\y_1_0_1_reg_5404_reg[2]_i_110_n_5 ,\y_1_0_1_reg_5404_reg[2]_i_110_n_6 ,\y_1_0_1_reg_5404_reg[2]_i_110_n_7 }),
        .S({\y_1_0_1_reg_5404[2]_i_146_n_0 ,\y_1_0_1_reg_5404[2]_i_147_n_0 ,\y_1_0_1_reg_5404[2]_i_148_n_0 ,\y_1_0_1_reg_5404[2]_i_149_n_0 }));
  CARRY4 \y_1_0_1_reg_5404_reg[2]_i_112 
       (.CI(\y_1_0_1_reg_5404_reg[2]_i_116_n_0 ),
        .CO({\y_1_0_1_reg_5404_reg[2]_i_112_n_0 ,\y_1_0_1_reg_5404_reg[2]_i_112_n_1 ,\y_1_0_1_reg_5404_reg[2]_i_112_n_2 ,\y_1_0_1_reg_5404_reg[2]_i_112_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_0_1_fu_1238_p2[12:9]),
        .S({\y_1_0_1_reg_5404[2]_i_150_n_0 ,\y_1_0_1_reg_5404[2]_i_151_n_0 ,\y_1_0_1_reg_5404[2]_i_152_n_0 ,\y_1_0_1_reg_5404[2]_i_153_n_0 }));
  CARRY4 \y_1_0_1_reg_5404_reg[2]_i_114 
       (.CI(\y_1_0_1_reg_5404_reg[2]_i_142_n_0 ),
        .CO({\y_1_0_1_reg_5404_reg[2]_i_114_n_0 ,\y_1_0_1_reg_5404_reg[2]_i_114_n_1 ,\y_1_0_1_reg_5404_reg[2]_i_114_n_2 ,\y_1_0_1_reg_5404_reg[2]_i_114_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_1015_reg_n_0_[11] ,\t_V_reg_1015_reg_n_0_[10] ,\t_V_reg_1015_reg_n_0_[9] ,\t_V_reg_1015_reg_n_0_[8] }),
        .O({\y_1_0_1_reg_5404_reg[2]_i_114_n_4 ,\y_1_0_1_reg_5404_reg[2]_i_114_n_5 ,\y_1_0_1_reg_5404_reg[2]_i_114_n_6 ,\y_1_0_1_reg_5404_reg[2]_i_114_n_7 }),
        .S({\y_1_0_1_reg_5404[2]_i_154_n_0 ,\y_1_0_1_reg_5404[2]_i_155_n_0 ,\y_1_0_1_reg_5404[2]_i_156_n_0 ,\y_1_0_1_reg_5404[2]_i_157_n_0 }));
  CARRY4 \y_1_0_1_reg_5404_reg[2]_i_116 
       (.CI(\y_1_0_1_reg_5404_reg[2]_i_20_n_0 ),
        .CO({\y_1_0_1_reg_5404_reg[2]_i_116_n_0 ,\y_1_0_1_reg_5404_reg[2]_i_116_n_1 ,\y_1_0_1_reg_5404_reg[2]_i_116_n_2 ,\y_1_0_1_reg_5404_reg[2]_i_116_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_0_1_fu_1238_p2[8:5]),
        .S({\y_1_0_1_reg_5404[2]_i_158_n_0 ,\y_1_0_1_reg_5404[2]_i_159_n_0 ,\y_1_0_1_reg_5404[2]_i_160_n_0 ,\y_1_0_1_reg_5404[2]_i_161_n_0 }));
  CARRY4 \y_1_0_1_reg_5404_reg[2]_i_142 
       (.CI(\y_1_0_1_reg_5404_reg[2]_i_2_n_0 ),
        .CO({\y_1_0_1_reg_5404_reg[2]_i_142_n_0 ,\y_1_0_1_reg_5404_reg[2]_i_142_n_1 ,\y_1_0_1_reg_5404_reg[2]_i_142_n_2 ,\y_1_0_1_reg_5404_reg[2]_i_142_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_1015_reg_n_0_[7] ,\t_V_reg_1015_reg_n_0_[6] ,\t_V_reg_1015_reg_n_0_[5] ,\t_V_reg_1015_reg_n_0_[4] }),
        .O({\y_1_0_1_reg_5404_reg[2]_i_142_n_4 ,\y_1_0_1_reg_5404_reg[2]_i_142_n_5 ,\y_1_0_1_reg_5404_reg[2]_i_142_n_6 ,\y_1_0_1_reg_5404_reg[2]_i_142_n_7 }),
        .S({\y_1_0_1_reg_5404[2]_i_162_n_0 ,\y_1_0_1_reg_5404[2]_i_163_n_0 ,\y_1_0_1_reg_5404[2]_i_164_n_0 ,\y_1_0_1_reg_5404[2]_i_165_n_0 }));
  CARRY4 \y_1_0_1_reg_5404_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\y_1_0_1_reg_5404_reg[2]_i_2_n_0 ,\y_1_0_1_reg_5404_reg[2]_i_2_n_1 ,\y_1_0_1_reg_5404_reg[2]_i_2_n_2 ,\y_1_0_1_reg_5404_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_1015_reg_n_0_[3] ,\t_V_reg_1015_reg_n_0_[2] ,\t_V_reg_1015_reg_n_0_[1] ,1'b0}),
        .O({\y_1_0_1_reg_5404_reg[2]_i_2_n_4 ,\y_1_0_1_reg_5404_reg[2]_i_2_n_5 ,\y_1_0_1_reg_5404_reg[2]_i_2_n_6 ,\y_1_0_1_reg_5404_reg[2]_i_2_n_7 }),
        .S({\y_1_0_1_reg_5404[2]_i_7_n_0 ,\y_1_0_1_reg_5404[2]_i_8_n_0 ,\y_1_0_1_reg_5404[2]_i_9_n_0 ,\t_V_reg_1015_reg_n_0_[0] }));
  CARRY4 \y_1_0_1_reg_5404_reg[2]_i_20 
       (.CI(1'b0),
        .CO({\y_1_0_1_reg_5404_reg[2]_i_20_n_0 ,\y_1_0_1_reg_5404_reg[2]_i_20_n_1 ,\y_1_0_1_reg_5404_reg[2]_i_20_n_2 ,\y_1_0_1_reg_5404_reg[2]_i_20_n_3 }),
        .CYINIT(p_assign_7_fu_1175_p2[0]),
        .DI({1'b0,1'b0,1'b0,\y_1_0_1_reg_5404[2]_i_48_n_0 }),
        .O(p_assign_7_0_1_fu_1238_p2[4:1]),
        .S({\y_1_0_1_reg_5404[2]_i_49_n_0 ,\y_1_0_1_reg_5404[2]_i_50_n_0 ,\y_1_0_1_reg_5404[2]_i_51_n_0 ,\t_V_reg_1015_reg_n_0_[1] }));
  CARRY4 \y_1_0_1_reg_5404_reg[2]_i_21 
       (.CI(\y_1_0_1_reg_5404_reg[2]_i_52_n_0 ),
        .CO({\y_1_0_1_reg_5404_reg[2]_i_21_n_0 ,\y_1_0_1_reg_5404_reg[2]_i_21_n_1 ,\y_1_0_1_reg_5404_reg[2]_i_21_n_2 ,\y_1_0_1_reg_5404_reg[2]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_0_1_reg_5404[2]_i_53_n_0 ,\y_1_0_1_reg_5404[2]_i_54_n_0 ,\y_1_0_1_reg_5404[2]_i_55_n_0 ,\y_1_0_1_reg_5404[2]_i_56_n_0 }),
        .O(\NLW_y_1_0_1_reg_5404_reg[2]_i_21_O_UNCONNECTED [3:0]),
        .S({\y_1_0_1_reg_5404[2]_i_57_n_0 ,\y_1_0_1_reg_5404[2]_i_58_n_0 ,\y_1_0_1_reg_5404[2]_i_59_n_0 ,\y_1_0_1_reg_5404[2]_i_60_n_0 }));
  CARRY4 \y_1_0_1_reg_5404_reg[2]_i_30 
       (.CI(\y_1_0_1_reg_5404_reg[2]_i_61_n_0 ),
        .CO({\y_1_0_1_reg_5404_reg[2]_i_30_n_0 ,\y_1_0_1_reg_5404_reg[2]_i_30_n_1 ,\y_1_0_1_reg_5404_reg[2]_i_30_n_2 ,\y_1_0_1_reg_5404_reg[2]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_0_1_reg_5404[2]_i_62_n_0 ,\y_1_0_1_reg_5404[2]_i_63_n_0 ,\y_1_0_1_reg_5404[2]_i_64_n_0 ,\y_1_0_1_reg_5404[2]_i_65_n_0 }),
        .O(\NLW_y_1_0_1_reg_5404_reg[2]_i_30_O_UNCONNECTED [3:0]),
        .S({\y_1_0_1_reg_5404[2]_i_66_n_0 ,\y_1_0_1_reg_5404[2]_i_67_n_0 ,\y_1_0_1_reg_5404[2]_i_68_n_0 ,\y_1_0_1_reg_5404[2]_i_69_n_0 }));
  CARRY4 \y_1_0_1_reg_5404_reg[2]_i_39 
       (.CI(\y_1_0_1_reg_5404_reg[2]_i_41_n_0 ),
        .CO({\NLW_y_1_0_1_reg_5404_reg[2]_i_39_CO_UNCONNECTED [3:2],\y_1_0_1_reg_5404_reg[2]_i_39_n_2 ,\y_1_0_1_reg_5404_reg[2]_i_39_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_1_0_1_reg_5404_reg[2]_i_39_O_UNCONNECTED [3],p_assign_7_0_1_fu_1238_p2[31:29]}),
        .S({1'b0,\y_1_0_1_reg_5404[2]_i_81_n_0 ,\y_1_0_1_reg_5404[2]_i_82_n_0 ,\y_1_0_1_reg_5404[2]_i_83_n_0 }));
  CARRY4 \y_1_0_1_reg_5404_reg[2]_i_4 
       (.CI(\y_1_0_1_reg_5404_reg[2]_i_11_n_0 ),
        .CO({\y_1_0_1_reg_5404_reg[2]_i_4_n_0 ,\y_1_0_1_reg_5404_reg[2]_i_4_n_1 ,\y_1_0_1_reg_5404_reg[2]_i_4_n_2 ,\y_1_0_1_reg_5404_reg[2]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_0_1_reg_5404[2]_i_12_n_0 ,\y_1_0_1_reg_5404[2]_i_13_n_0 ,\y_1_0_1_reg_5404[2]_i_14_n_0 ,\y_1_0_1_reg_5404[2]_i_15_n_0 }),
        .O(\NLW_y_1_0_1_reg_5404_reg[2]_i_4_O_UNCONNECTED [3:0]),
        .S({\y_1_0_1_reg_5404[2]_i_16_n_0 ,\y_1_0_1_reg_5404[2]_i_17_n_0 ,\y_1_0_1_reg_5404[2]_i_18_n_0 ,\y_1_0_1_reg_5404[2]_i_19_n_0 }));
  CARRY4 \y_1_0_1_reg_5404_reg[2]_i_41 
       (.CI(\y_1_0_1_reg_5404_reg[2]_i_44_n_0 ),
        .CO({\y_1_0_1_reg_5404_reg[2]_i_41_n_0 ,\y_1_0_1_reg_5404_reg[2]_i_41_n_1 ,\y_1_0_1_reg_5404_reg[2]_i_41_n_2 ,\y_1_0_1_reg_5404_reg[2]_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_0_1_fu_1238_p2[28:25]),
        .S({\y_1_0_1_reg_5404[2]_i_84_n_0 ,\y_1_0_1_reg_5404[2]_i_85_n_0 ,\y_1_0_1_reg_5404[2]_i_86_n_0 ,\y_1_0_1_reg_5404[2]_i_87_n_0 }));
  CARRY4 \y_1_0_1_reg_5404_reg[2]_i_44 
       (.CI(\y_1_0_1_reg_5404_reg[2]_i_72_n_0 ),
        .CO({\y_1_0_1_reg_5404_reg[2]_i_44_n_0 ,\y_1_0_1_reg_5404_reg[2]_i_44_n_1 ,\y_1_0_1_reg_5404_reg[2]_i_44_n_2 ,\y_1_0_1_reg_5404_reg[2]_i_44_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_0_1_fu_1238_p2[24:21]),
        .S({\y_1_0_1_reg_5404[2]_i_88_n_0 ,\y_1_0_1_reg_5404[2]_i_89_n_0 ,\y_1_0_1_reg_5404[2]_i_90_n_0 ,\y_1_0_1_reg_5404[2]_i_91_n_0 }));
  CARRY4 \y_1_0_1_reg_5404_reg[2]_i_52 
       (.CI(\y_1_0_1_reg_5404_reg[2]_i_92_n_0 ),
        .CO({\y_1_0_1_reg_5404_reg[2]_i_52_n_0 ,\y_1_0_1_reg_5404_reg[2]_i_52_n_1 ,\y_1_0_1_reg_5404_reg[2]_i_52_n_2 ,\y_1_0_1_reg_5404_reg[2]_i_52_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_0_1_reg_5404[2]_i_93_n_0 ,\y_1_0_1_reg_5404[2]_i_94_n_0 ,\y_1_0_1_reg_5404[2]_i_95_n_0 ,\y_1_0_1_reg_5404[2]_i_96_n_0 }),
        .O(\NLW_y_1_0_1_reg_5404_reg[2]_i_52_O_UNCONNECTED [3:0]),
        .S({\y_1_0_1_reg_5404[2]_i_97_n_0 ,\y_1_0_1_reg_5404[2]_i_98_n_0 ,\y_1_0_1_reg_5404[2]_i_99_n_0 ,\y_1_0_1_reg_5404[2]_i_100_n_0 }));
  CARRY4 \y_1_0_1_reg_5404_reg[2]_i_61 
       (.CI(1'b0),
        .CO({\y_1_0_1_reg_5404_reg[2]_i_61_n_0 ,\y_1_0_1_reg_5404_reg[2]_i_61_n_1 ,\y_1_0_1_reg_5404_reg[2]_i_61_n_2 ,\y_1_0_1_reg_5404_reg[2]_i_61_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_0_1_reg_5404[2]_i_101_n_0 ,\y_1_0_1_reg_5404[2]_i_102_n_0 ,\y_1_0_1_reg_5404[2]_i_103_n_0 ,\y_1_0_1_reg_5404[2]_i_104_n_0 }),
        .O(\NLW_y_1_0_1_reg_5404_reg[2]_i_61_O_UNCONNECTED [3:0]),
        .S({\y_1_0_1_reg_5404[2]_i_105_n_0 ,\y_1_0_1_reg_5404[2]_i_106_n_0 ,\y_1_0_1_reg_5404[2]_i_107_n_0 ,\y_1_0_1_reg_5404[2]_i_108_n_0 }));
  CARRY4 \y_1_0_1_reg_5404_reg[2]_i_72 
       (.CI(\y_1_0_1_reg_5404_reg[2]_i_76_n_0 ),
        .CO({\y_1_0_1_reg_5404_reg[2]_i_72_n_0 ,\y_1_0_1_reg_5404_reg[2]_i_72_n_1 ,\y_1_0_1_reg_5404_reg[2]_i_72_n_2 ,\y_1_0_1_reg_5404_reg[2]_i_72_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_0_1_fu_1238_p2[20:17]),
        .S({\y_1_0_1_reg_5404[2]_i_121_n_0 ,\y_1_0_1_reg_5404[2]_i_122_n_0 ,\y_1_0_1_reg_5404[2]_i_123_n_0 ,\y_1_0_1_reg_5404[2]_i_124_n_0 }));
  CARRY4 \y_1_0_1_reg_5404_reg[2]_i_74 
       (.CI(\y_1_0_1_reg_5404_reg[2]_i_110_n_0 ),
        .CO({\y_1_0_1_reg_5404_reg[2]_i_74_n_0 ,\y_1_0_1_reg_5404_reg[2]_i_74_n_1 ,\y_1_0_1_reg_5404_reg[2]_i_74_n_2 ,\y_1_0_1_reg_5404_reg[2]_i_74_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_1015_reg_n_0_[19] ,\t_V_reg_1015_reg_n_0_[18] ,\t_V_reg_1015_reg_n_0_[17] ,\t_V_reg_1015_reg_n_0_[16] }),
        .O({\y_1_0_1_reg_5404_reg[2]_i_74_n_4 ,\y_1_0_1_reg_5404_reg[2]_i_74_n_5 ,\y_1_0_1_reg_5404_reg[2]_i_74_n_6 ,\y_1_0_1_reg_5404_reg[2]_i_74_n_7 }),
        .S({\y_1_0_1_reg_5404[2]_i_125_n_0 ,\y_1_0_1_reg_5404[2]_i_126_n_0 ,\y_1_0_1_reg_5404[2]_i_127_n_0 ,\y_1_0_1_reg_5404[2]_i_128_n_0 }));
  CARRY4 \y_1_0_1_reg_5404_reg[2]_i_76 
       (.CI(\y_1_0_1_reg_5404_reg[2]_i_112_n_0 ),
        .CO({\y_1_0_1_reg_5404_reg[2]_i_76_n_0 ,\y_1_0_1_reg_5404_reg[2]_i_76_n_1 ,\y_1_0_1_reg_5404_reg[2]_i_76_n_2 ,\y_1_0_1_reg_5404_reg[2]_i_76_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_0_1_fu_1238_p2[16:13]),
        .S({\y_1_0_1_reg_5404[2]_i_129_n_0 ,\y_1_0_1_reg_5404[2]_i_130_n_0 ,\y_1_0_1_reg_5404[2]_i_131_n_0 ,\y_1_0_1_reg_5404[2]_i_132_n_0 }));
  CARRY4 \y_1_0_1_reg_5404_reg[2]_i_92 
       (.CI(1'b0),
        .CO({\y_1_0_1_reg_5404_reg[2]_i_92_n_0 ,\y_1_0_1_reg_5404_reg[2]_i_92_n_1 ,\y_1_0_1_reg_5404_reg[2]_i_92_n_2 ,\y_1_0_1_reg_5404_reg[2]_i_92_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_0_1_reg_5404[2]_i_133_n_0 ,\y_1_0_1_reg_5404[2]_i_134_n_0 ,\y_1_0_1_reg_5404[2]_i_135_n_0 ,\y_1_0_1_reg_5404[2]_i_136_n_0 }),
        .O(\NLW_y_1_0_1_reg_5404_reg[2]_i_92_O_UNCONNECTED [3:0]),
        .S({\y_1_0_1_reg_5404[2]_i_137_n_0 ,\y_1_0_1_reg_5404[2]_i_138_n_0 ,\y_1_0_1_reg_5404[2]_i_139_n_0 ,\y_1_0_1_reg_5404[2]_i_140_n_0 }));
  LUT6 #(
    .INIT(64'hFC30FC30FC3021ED)) 
    \y_1_0_2_reg_5409[1]_i_1 
       (.I0(tmp_368_0_2_fu_1282_p2),
        .I1(p_assign_6_0_2_fu_1262_p2),
        .I2(\y_1_0_2_reg_5409[1]_i_4_n_0 ),
        .I3(p_assign_7_0_2_fu_1301_p2[1]),
        .I4(\y_1_0_2_reg_5409[1]_i_6_n_0 ),
        .I5(\y_1_0_2_reg_5409_reg[2]_i_4_n_0 ),
        .O(y_1_0_2_fu_1491_p3[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_2_reg_5409[1]_i_10 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [27]),
        .I1(\y_1_0_2_reg_5409_reg[1]_i_16_n_5 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [26]),
        .I3(\y_1_0_2_reg_5409_reg[1]_i_16_n_6 ),
        .O(\y_1_0_2_reg_5409[1]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_2_reg_5409[1]_i_11 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [25]),
        .I1(\y_1_0_2_reg_5409_reg[1]_i_16_n_7 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [24]),
        .I3(\y_1_0_2_reg_5409_reg[2]_i_33_n_4 ),
        .O(\y_1_0_2_reg_5409[1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_2_reg_5409[1]_i_12 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [31]),
        .I1(p_assign_6_0_2_fu_1262_p2),
        .I2(\y_1_0_2_reg_5409_reg[1]_i_3_n_6 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [30]),
        .O(\y_1_0_2_reg_5409[1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_2_reg_5409[1]_i_13 
       (.I0(\y_1_0_2_reg_5409_reg[1]_i_3_n_7 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [29]),
        .I2(\y_1_0_2_reg_5409_reg[1]_i_16_n_4 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [28]),
        .O(\y_1_0_2_reg_5409[1]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_2_reg_5409[1]_i_14 
       (.I0(\y_1_0_2_reg_5409_reg[1]_i_16_n_5 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [27]),
        .I2(\y_1_0_2_reg_5409_reg[1]_i_16_n_6 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [26]),
        .O(\y_1_0_2_reg_5409[1]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_2_reg_5409[1]_i_15 
       (.I0(\y_1_0_2_reg_5409_reg[1]_i_16_n_7 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [25]),
        .I2(\y_1_0_2_reg_5409_reg[2]_i_33_n_4 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [24]),
        .O(\y_1_0_2_reg_5409[1]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[1]_i_17 
       (.I0(\t_V_reg_1015_reg_n_0_[31] ),
        .O(\y_1_0_2_reg_5409[1]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[1]_i_18 
       (.I0(\t_V_reg_1015_reg_n_0_[30] ),
        .O(\y_1_0_2_reg_5409[1]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[1]_i_19 
       (.I0(\t_V_reg_1015_reg_n_0_[29] ),
        .O(\y_1_0_2_reg_5409[1]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[1]_i_20 
       (.I0(\t_V_reg_1015_reg_n_0_[2] ),
        .O(\y_1_0_2_reg_5409[1]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[1]_i_21 
       (.I0(\t_V_reg_1015_reg_n_0_[4] ),
        .O(\y_1_0_2_reg_5409[1]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[1]_i_22 
       (.I0(\t_V_reg_1015_reg_n_0_[3] ),
        .O(\y_1_0_2_reg_5409[1]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[1]_i_23 
       (.I0(\t_V_reg_1015_reg_n_0_[1] ),
        .O(\y_1_0_2_reg_5409[1]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_2_reg_5409[1]_i_25 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [23]),
        .I1(\y_1_0_2_reg_5409_reg[2]_i_33_n_5 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [22]),
        .I3(\y_1_0_2_reg_5409_reg[2]_i_33_n_6 ),
        .O(\y_1_0_2_reg_5409[1]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_2_reg_5409[1]_i_26 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [21]),
        .I1(\y_1_0_2_reg_5409_reg[2]_i_33_n_7 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [20]),
        .I3(\y_1_0_2_reg_5409_reg[2]_i_49_n_4 ),
        .O(\y_1_0_2_reg_5409[1]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_2_reg_5409[1]_i_27 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [19]),
        .I1(\y_1_0_2_reg_5409_reg[2]_i_49_n_5 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [18]),
        .I3(\y_1_0_2_reg_5409_reg[2]_i_49_n_6 ),
        .O(\y_1_0_2_reg_5409[1]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_2_reg_5409[1]_i_28 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [17]),
        .I1(\y_1_0_2_reg_5409_reg[2]_i_49_n_7 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [16]),
        .I3(\y_1_0_2_reg_5409_reg[2]_i_53_n_4 ),
        .O(\y_1_0_2_reg_5409[1]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_2_reg_5409[1]_i_29 
       (.I0(\y_1_0_2_reg_5409_reg[2]_i_33_n_5 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [23]),
        .I2(\y_1_0_2_reg_5409_reg[2]_i_33_n_6 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [22]),
        .O(\y_1_0_2_reg_5409[1]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_2_reg_5409[1]_i_30 
       (.I0(\y_1_0_2_reg_5409_reg[2]_i_33_n_7 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [21]),
        .I2(\y_1_0_2_reg_5409_reg[2]_i_49_n_4 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [20]),
        .O(\y_1_0_2_reg_5409[1]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_2_reg_5409[1]_i_31 
       (.I0(\y_1_0_2_reg_5409_reg[2]_i_49_n_5 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [19]),
        .I2(\y_1_0_2_reg_5409_reg[2]_i_49_n_6 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [18]),
        .O(\y_1_0_2_reg_5409[1]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_2_reg_5409[1]_i_32 
       (.I0(\y_1_0_2_reg_5409_reg[2]_i_49_n_7 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [17]),
        .I2(\y_1_0_2_reg_5409_reg[2]_i_53_n_4 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [16]),
        .O(\y_1_0_2_reg_5409[1]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[1]_i_33 
       (.I0(\t_V_reg_1015_reg_n_0_[28] ),
        .O(\y_1_0_2_reg_5409[1]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[1]_i_34 
       (.I0(\t_V_reg_1015_reg_n_0_[27] ),
        .O(\y_1_0_2_reg_5409[1]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[1]_i_35 
       (.I0(\t_V_reg_1015_reg_n_0_[26] ),
        .O(\y_1_0_2_reg_5409[1]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[1]_i_36 
       (.I0(\t_V_reg_1015_reg_n_0_[25] ),
        .O(\y_1_0_2_reg_5409[1]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_2_reg_5409[1]_i_38 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [15]),
        .I1(\y_1_0_2_reg_5409_reg[2]_i_53_n_5 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [14]),
        .I3(\y_1_0_2_reg_5409_reg[2]_i_53_n_6 ),
        .O(\y_1_0_2_reg_5409[1]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_2_reg_5409[1]_i_39 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [13]),
        .I1(\y_1_0_2_reg_5409_reg[2]_i_53_n_7 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [12]),
        .I3(\y_1_0_2_reg_5409_reg[2]_i_84_n_4 ),
        .O(\y_1_0_2_reg_5409[1]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_1_0_2_reg_5409[1]_i_4 
       (.I0(\t_V_reg_1015_reg_n_0_[0] ),
        .I1(\t_V_reg_1015_reg_n_0_[1] ),
        .O(\y_1_0_2_reg_5409[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_2_reg_5409[1]_i_40 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [11]),
        .I1(\y_1_0_2_reg_5409_reg[2]_i_84_n_5 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [10]),
        .I3(\y_1_0_2_reg_5409_reg[2]_i_84_n_6 ),
        .O(\y_1_0_2_reg_5409[1]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_2_reg_5409[1]_i_41 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [9]),
        .I1(\y_1_0_2_reg_5409_reg[2]_i_84_n_7 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [8]),
        .I3(\y_1_0_2_reg_5409_reg[2]_i_88_n_4 ),
        .O(\y_1_0_2_reg_5409[1]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_2_reg_5409[1]_i_42 
       (.I0(\y_1_0_2_reg_5409_reg[2]_i_53_n_5 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [15]),
        .I2(\y_1_0_2_reg_5409_reg[2]_i_53_n_6 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [14]),
        .O(\y_1_0_2_reg_5409[1]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_2_reg_5409[1]_i_43 
       (.I0(\y_1_0_2_reg_5409_reg[2]_i_53_n_7 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [13]),
        .I2(\y_1_0_2_reg_5409_reg[2]_i_84_n_4 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [12]),
        .O(\y_1_0_2_reg_5409[1]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_2_reg_5409[1]_i_44 
       (.I0(\y_1_0_2_reg_5409_reg[2]_i_84_n_5 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [11]),
        .I2(\y_1_0_2_reg_5409_reg[2]_i_84_n_6 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [10]),
        .O(\y_1_0_2_reg_5409[1]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_2_reg_5409[1]_i_45 
       (.I0(\y_1_0_2_reg_5409_reg[2]_i_84_n_7 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [9]),
        .I2(\y_1_0_2_reg_5409_reg[2]_i_88_n_4 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [8]),
        .O(\y_1_0_2_reg_5409[1]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_2_reg_5409[1]_i_46 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [7]),
        .I1(\y_1_0_2_reg_5409_reg[2]_i_88_n_5 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [6]),
        .I3(\y_1_0_2_reg_5409_reg[2]_i_88_n_6 ),
        .O(\y_1_0_2_reg_5409[1]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_2_reg_5409[1]_i_47 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [5]),
        .I1(\y_1_0_2_reg_5409_reg[2]_i_88_n_7 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [4]),
        .I3(\y_1_0_2_reg_5409_reg[2]_i_2_n_4 ),
        .O(\y_1_0_2_reg_5409[1]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_2_reg_5409[1]_i_48 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [3]),
        .I1(\y_1_0_2_reg_5409_reg[2]_i_2_n_5 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [2]),
        .I3(\y_1_0_2_reg_5409_reg[2]_i_2_n_6 ),
        .O(\y_1_0_2_reg_5409[1]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'hE282)) 
    \y_1_0_2_reg_5409[1]_i_49 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [1]),
        .I1(\t_V_reg_1015_reg_n_0_[1] ),
        .I2(\t_V_reg_1015_reg_n_0_[0] ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [0]),
        .O(\y_1_0_2_reg_5409[1]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_2_reg_5409[1]_i_50 
       (.I0(\y_1_0_2_reg_5409_reg[2]_i_88_n_5 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [7]),
        .I2(\y_1_0_2_reg_5409_reg[2]_i_88_n_6 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [6]),
        .O(\y_1_0_2_reg_5409[1]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_2_reg_5409[1]_i_51 
       (.I0(\y_1_0_2_reg_5409_reg[2]_i_88_n_7 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [5]),
        .I2(\y_1_0_2_reg_5409_reg[2]_i_2_n_4 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [4]),
        .O(\y_1_0_2_reg_5409[1]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_2_reg_5409[1]_i_52 
       (.I0(\y_1_0_2_reg_5409_reg[2]_i_2_n_5 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [3]),
        .I2(\y_1_0_2_reg_5409_reg[2]_i_2_n_6 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [2]),
        .O(\y_1_0_2_reg_5409[1]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h2442)) 
    \y_1_0_2_reg_5409[1]_i_53 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [0]),
        .I1(\t_V_reg_1015_reg_n_0_[0] ),
        .I2(\t_V_reg_1015_reg_n_0_[1] ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [1]),
        .O(\y_1_0_2_reg_5409[1]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_1_0_2_reg_5409[1]_i_6 
       (.I0(\t_V_reg_1015_reg_n_0_[0] ),
        .I1(tmp_1_reg_5317[0]),
        .O(\y_1_0_2_reg_5409[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_2_reg_5409[1]_i_8 
       (.I0(p_assign_6_0_2_fu_1262_p2),
        .I1(\tmp_1_reg_5317_reg[31]_0 [31]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [30]),
        .I3(\y_1_0_2_reg_5409_reg[1]_i_3_n_6 ),
        .O(\y_1_0_2_reg_5409[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_2_reg_5409[1]_i_9 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [29]),
        .I1(\y_1_0_2_reg_5409_reg[1]_i_3_n_7 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [28]),
        .I3(\y_1_0_2_reg_5409_reg[1]_i_16_n_4 ),
        .O(\y_1_0_2_reg_5409[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8888BB8BB8B88)) 
    \y_1_0_2_reg_5409[2]_i_1 
       (.I0(\y_1_0_2_reg_5409_reg[2]_i_2_n_6 ),
        .I1(\y_1_0_2_reg_5409[2]_i_3_n_0 ),
        .I2(\y_1_0_2_reg_5409_reg[2]_i_4_n_0 ),
        .I3(\y_1_0_2_reg_5409[2]_i_5_n_0 ),
        .I4(\y_1_0_2_reg_5409[2]_i_6_n_0 ),
        .I5(p_neg394_i_reg_5322[1]),
        .O(y_1_0_2_fu_1491_p3[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_100 
       (.I0(\t_V_reg_1015_reg_n_0_[18] ),
        .O(\y_1_0_2_reg_5409[2]_i_100_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_101 
       (.I0(\t_V_reg_1015_reg_n_0_[17] ),
        .O(\y_1_0_2_reg_5409[2]_i_101_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_102 
       (.I0(\t_V_reg_1015_reg_n_0_[16] ),
        .O(\y_1_0_2_reg_5409[2]_i_102_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_103 
       (.I0(\t_V_reg_1015_reg_n_0_[15] ),
        .O(\y_1_0_2_reg_5409[2]_i_103_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_104 
       (.I0(\t_V_reg_1015_reg_n_0_[14] ),
        .O(\y_1_0_2_reg_5409[2]_i_104_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_105 
       (.I0(\t_V_reg_1015_reg_n_0_[13] ),
        .O(\y_1_0_2_reg_5409[2]_i_105_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_106 
       (.I0(\t_V_reg_1015_reg_n_0_[16] ),
        .O(\y_1_0_2_reg_5409[2]_i_106_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_107 
       (.I0(\t_V_reg_1015_reg_n_0_[15] ),
        .O(\y_1_0_2_reg_5409[2]_i_107_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_108 
       (.I0(\t_V_reg_1015_reg_n_0_[14] ),
        .O(\y_1_0_2_reg_5409[2]_i_108_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_109 
       (.I0(\t_V_reg_1015_reg_n_0_[13] ),
        .O(\y_1_0_2_reg_5409[2]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'h40404540D040D540)) 
    \y_1_0_2_reg_5409[2]_i_11 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [31]),
        .I1(p_assign_7_0_2_fu_1301_p2[31]),
        .I2(p_assign_6_0_2_fu_1262_p2),
        .I3(\tmp_1_reg_5317_reg[31]_0 [30]),
        .I4(\y_1_0_2_reg_5409_reg[1]_i_3_n_6 ),
        .I5(p_assign_7_0_2_fu_1301_p2[30]),
        .O(\y_1_0_2_reg_5409[2]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_2_reg_5409[2]_i_110 
       (.I0(p_assign_7_0_2_fu_1301_p2[7]),
        .I1(p_assign_6_0_2_fu_1262_p2),
        .I2(\y_1_0_2_reg_5409_reg[2]_i_88_n_5 ),
        .O(\y_1_0_2_reg_5409[2]_i_110_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_2_reg_5409[2]_i_111 
       (.I0(p_assign_7_0_2_fu_1301_p2[5]),
        .I1(p_assign_6_0_2_fu_1262_p2),
        .I2(\y_1_0_2_reg_5409_reg[2]_i_88_n_7 ),
        .O(\y_1_0_2_reg_5409[2]_i_111_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_2_reg_5409[2]_i_112 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [7]),
        .I1(\y_1_0_2_reg_5409_reg[2]_i_88_n_5 ),
        .I2(p_assign_6_0_2_fu_1262_p2),
        .I3(p_assign_7_0_2_fu_1301_p2[7]),
        .O(\y_1_0_2_reg_5409[2]_i_112_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_2_reg_5409[2]_i_113 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [5]),
        .I1(\y_1_0_2_reg_5409_reg[2]_i_88_n_7 ),
        .I2(p_assign_6_0_2_fu_1262_p2),
        .I3(p_assign_7_0_2_fu_1301_p2[5]),
        .O(\y_1_0_2_reg_5409[2]_i_113_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_114 
       (.I0(\t_V_reg_1015_reg_n_0_[12] ),
        .O(\y_1_0_2_reg_5409[2]_i_114_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_115 
       (.I0(\t_V_reg_1015_reg_n_0_[11] ),
        .O(\y_1_0_2_reg_5409[2]_i_115_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_116 
       (.I0(\t_V_reg_1015_reg_n_0_[10] ),
        .O(\y_1_0_2_reg_5409[2]_i_116_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_117 
       (.I0(\t_V_reg_1015_reg_n_0_[9] ),
        .O(\y_1_0_2_reg_5409[2]_i_117_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_118 
       (.I0(\t_V_reg_1015_reg_n_0_[12] ),
        .O(\y_1_0_2_reg_5409[2]_i_118_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_119 
       (.I0(\t_V_reg_1015_reg_n_0_[11] ),
        .O(\y_1_0_2_reg_5409[2]_i_119_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_2_reg_5409[2]_i_12 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [29]),
        .I1(\y_1_0_2_reg_5409[2]_i_29_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [28]),
        .I3(\y_1_0_2_reg_5409_reg[1]_i_16_n_4 ),
        .I4(p_assign_6_0_2_fu_1262_p2),
        .I5(p_assign_7_0_2_fu_1301_p2[28]),
        .O(\y_1_0_2_reg_5409[2]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_120 
       (.I0(\t_V_reg_1015_reg_n_0_[10] ),
        .O(\y_1_0_2_reg_5409[2]_i_120_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_121 
       (.I0(\t_V_reg_1015_reg_n_0_[9] ),
        .O(\y_1_0_2_reg_5409[2]_i_121_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_122 
       (.I0(\t_V_reg_1015_reg_n_0_[8] ),
        .O(\y_1_0_2_reg_5409[2]_i_122_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_123 
       (.I0(\t_V_reg_1015_reg_n_0_[7] ),
        .O(\y_1_0_2_reg_5409[2]_i_123_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_124 
       (.I0(\t_V_reg_1015_reg_n_0_[6] ),
        .O(\y_1_0_2_reg_5409[2]_i_124_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_125 
       (.I0(\t_V_reg_1015_reg_n_0_[5] ),
        .O(\y_1_0_2_reg_5409[2]_i_125_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_126 
       (.I0(\t_V_reg_1015_reg_n_0_[8] ),
        .O(\y_1_0_2_reg_5409[2]_i_126_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_127 
       (.I0(\t_V_reg_1015_reg_n_0_[7] ),
        .O(\y_1_0_2_reg_5409[2]_i_127_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_128 
       (.I0(\t_V_reg_1015_reg_n_0_[6] ),
        .O(\y_1_0_2_reg_5409[2]_i_128_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_129 
       (.I0(\t_V_reg_1015_reg_n_0_[5] ),
        .O(\y_1_0_2_reg_5409[2]_i_129_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_2_reg_5409[2]_i_13 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [27]),
        .I1(\y_1_0_2_reg_5409[2]_i_31_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [26]),
        .I3(\y_1_0_2_reg_5409_reg[1]_i_16_n_6 ),
        .I4(p_assign_6_0_2_fu_1262_p2),
        .I5(p_assign_7_0_2_fu_1301_p2[26]),
        .O(\y_1_0_2_reg_5409[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_2_reg_5409[2]_i_14 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [25]),
        .I1(\y_1_0_2_reg_5409[2]_i_32_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [24]),
        .I3(\y_1_0_2_reg_5409_reg[2]_i_33_n_4 ),
        .I4(p_assign_6_0_2_fu_1262_p2),
        .I5(p_assign_7_0_2_fu_1301_p2[24]),
        .O(\y_1_0_2_reg_5409[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9033900009000933)) 
    \y_1_0_2_reg_5409[2]_i_15 
       (.I0(p_assign_7_0_2_fu_1301_p2[31]),
        .I1(\tmp_1_reg_5317_reg[31]_0 [31]),
        .I2(p_assign_7_0_2_fu_1301_p2[30]),
        .I3(p_assign_6_0_2_fu_1262_p2),
        .I4(\y_1_0_2_reg_5409_reg[1]_i_3_n_6 ),
        .I5(\tmp_1_reg_5317_reg[31]_0 [30]),
        .O(\y_1_0_2_reg_5409[2]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_2_reg_5409[2]_i_16 
       (.I0(\y_1_0_2_reg_5409[2]_i_35_n_0 ),
        .I1(p_assign_7_0_2_fu_1301_p2[28]),
        .I2(p_assign_6_0_2_fu_1262_p2),
        .I3(\y_1_0_2_reg_5409_reg[1]_i_16_n_4 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [28]),
        .O(\y_1_0_2_reg_5409[2]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_2_reg_5409[2]_i_17 
       (.I0(\y_1_0_2_reg_5409[2]_i_36_n_0 ),
        .I1(p_assign_7_0_2_fu_1301_p2[26]),
        .I2(p_assign_6_0_2_fu_1262_p2),
        .I3(\y_1_0_2_reg_5409_reg[1]_i_16_n_6 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [26]),
        .O(\y_1_0_2_reg_5409[2]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_2_reg_5409[2]_i_18 
       (.I0(\y_1_0_2_reg_5409[2]_i_37_n_0 ),
        .I1(p_assign_7_0_2_fu_1301_p2[24]),
        .I2(p_assign_6_0_2_fu_1262_p2),
        .I3(\y_1_0_2_reg_5409_reg[2]_i_33_n_4 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [24]),
        .O(\y_1_0_2_reg_5409[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_2_reg_5409[2]_i_20 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [23]),
        .I1(\y_1_0_2_reg_5409[2]_i_47_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [22]),
        .I3(\y_1_0_2_reg_5409_reg[2]_i_33_n_6 ),
        .I4(p_assign_6_0_2_fu_1262_p2),
        .I5(p_assign_7_0_2_fu_1301_p2[22]),
        .O(\y_1_0_2_reg_5409[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_2_reg_5409[2]_i_21 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [21]),
        .I1(\y_1_0_2_reg_5409[2]_i_48_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [20]),
        .I3(\y_1_0_2_reg_5409_reg[2]_i_49_n_4 ),
        .I4(p_assign_6_0_2_fu_1262_p2),
        .I5(p_assign_7_0_2_fu_1301_p2[20]),
        .O(\y_1_0_2_reg_5409[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_2_reg_5409[2]_i_22 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [19]),
        .I1(\y_1_0_2_reg_5409[2]_i_51_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [18]),
        .I3(\y_1_0_2_reg_5409_reg[2]_i_49_n_6 ),
        .I4(p_assign_6_0_2_fu_1262_p2),
        .I5(p_assign_7_0_2_fu_1301_p2[18]),
        .O(\y_1_0_2_reg_5409[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_2_reg_5409[2]_i_23 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [17]),
        .I1(\y_1_0_2_reg_5409[2]_i_52_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [16]),
        .I3(\y_1_0_2_reg_5409_reg[2]_i_53_n_4 ),
        .I4(p_assign_6_0_2_fu_1262_p2),
        .I5(p_assign_7_0_2_fu_1301_p2[16]),
        .O(\y_1_0_2_reg_5409[2]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_2_reg_5409[2]_i_24 
       (.I0(\y_1_0_2_reg_5409[2]_i_55_n_0 ),
        .I1(p_assign_7_0_2_fu_1301_p2[22]),
        .I2(p_assign_6_0_2_fu_1262_p2),
        .I3(\y_1_0_2_reg_5409_reg[2]_i_33_n_6 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [22]),
        .O(\y_1_0_2_reg_5409[2]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_2_reg_5409[2]_i_25 
       (.I0(\y_1_0_2_reg_5409[2]_i_56_n_0 ),
        .I1(p_assign_7_0_2_fu_1301_p2[20]),
        .I2(p_assign_6_0_2_fu_1262_p2),
        .I3(\y_1_0_2_reg_5409_reg[2]_i_49_n_4 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [20]),
        .O(\y_1_0_2_reg_5409[2]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_2_reg_5409[2]_i_26 
       (.I0(\y_1_0_2_reg_5409[2]_i_57_n_0 ),
        .I1(p_assign_7_0_2_fu_1301_p2[18]),
        .I2(p_assign_6_0_2_fu_1262_p2),
        .I3(\y_1_0_2_reg_5409_reg[2]_i_49_n_6 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [18]),
        .O(\y_1_0_2_reg_5409[2]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_2_reg_5409[2]_i_27 
       (.I0(\y_1_0_2_reg_5409[2]_i_58_n_0 ),
        .I1(p_assign_7_0_2_fu_1301_p2[16]),
        .I2(p_assign_6_0_2_fu_1262_p2),
        .I3(\y_1_0_2_reg_5409_reg[2]_i_53_n_4 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [16]),
        .O(\y_1_0_2_reg_5409[2]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_2_reg_5409[2]_i_29 
       (.I0(p_assign_7_0_2_fu_1301_p2[29]),
        .I1(p_assign_6_0_2_fu_1262_p2),
        .I2(\y_1_0_2_reg_5409_reg[1]_i_3_n_7 ),
        .O(\y_1_0_2_reg_5409[2]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \y_1_0_2_reg_5409[2]_i_3 
       (.I0(tmp_368_0_2_fu_1282_p2),
        .I1(p_assign_6_0_2_fu_1262_p2),
        .O(\y_1_0_2_reg_5409[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_2_reg_5409[2]_i_31 
       (.I0(p_assign_7_0_2_fu_1301_p2[27]),
        .I1(p_assign_6_0_2_fu_1262_p2),
        .I2(\y_1_0_2_reg_5409_reg[1]_i_16_n_5 ),
        .O(\y_1_0_2_reg_5409[2]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_2_reg_5409[2]_i_32 
       (.I0(p_assign_7_0_2_fu_1301_p2[25]),
        .I1(p_assign_6_0_2_fu_1262_p2),
        .I2(\y_1_0_2_reg_5409_reg[1]_i_16_n_7 ),
        .O(\y_1_0_2_reg_5409[2]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_2_reg_5409[2]_i_35 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [29]),
        .I1(\y_1_0_2_reg_5409_reg[1]_i_3_n_7 ),
        .I2(p_assign_6_0_2_fu_1262_p2),
        .I3(p_assign_7_0_2_fu_1301_p2[29]),
        .O(\y_1_0_2_reg_5409[2]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_2_reg_5409[2]_i_36 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [27]),
        .I1(\y_1_0_2_reg_5409_reg[1]_i_16_n_5 ),
        .I2(p_assign_6_0_2_fu_1262_p2),
        .I3(p_assign_7_0_2_fu_1301_p2[27]),
        .O(\y_1_0_2_reg_5409[2]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_2_reg_5409[2]_i_37 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [25]),
        .I1(\y_1_0_2_reg_5409_reg[1]_i_16_n_7 ),
        .I2(p_assign_6_0_2_fu_1262_p2),
        .I3(p_assign_7_0_2_fu_1301_p2[25]),
        .O(\y_1_0_2_reg_5409[2]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_2_reg_5409[2]_i_39 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [15]),
        .I1(\y_1_0_2_reg_5409[2]_i_82_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [14]),
        .I3(\y_1_0_2_reg_5409_reg[2]_i_53_n_6 ),
        .I4(p_assign_6_0_2_fu_1262_p2),
        .I5(p_assign_7_0_2_fu_1301_p2[14]),
        .O(\y_1_0_2_reg_5409[2]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_2_reg_5409[2]_i_40 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [13]),
        .I1(\y_1_0_2_reg_5409[2]_i_83_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [12]),
        .I3(\y_1_0_2_reg_5409_reg[2]_i_84_n_4 ),
        .I4(p_assign_6_0_2_fu_1262_p2),
        .I5(p_assign_7_0_2_fu_1301_p2[12]),
        .O(\y_1_0_2_reg_5409[2]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_2_reg_5409[2]_i_41 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [11]),
        .I1(\y_1_0_2_reg_5409[2]_i_86_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [10]),
        .I3(\y_1_0_2_reg_5409_reg[2]_i_84_n_6 ),
        .I4(p_assign_6_0_2_fu_1262_p2),
        .I5(p_assign_7_0_2_fu_1301_p2[10]),
        .O(\y_1_0_2_reg_5409[2]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_2_reg_5409[2]_i_42 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [9]),
        .I1(\y_1_0_2_reg_5409[2]_i_87_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [8]),
        .I3(\y_1_0_2_reg_5409_reg[2]_i_88_n_4 ),
        .I4(p_assign_6_0_2_fu_1262_p2),
        .I5(p_assign_7_0_2_fu_1301_p2[8]),
        .O(\y_1_0_2_reg_5409[2]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_2_reg_5409[2]_i_43 
       (.I0(\y_1_0_2_reg_5409[2]_i_90_n_0 ),
        .I1(p_assign_7_0_2_fu_1301_p2[14]),
        .I2(p_assign_6_0_2_fu_1262_p2),
        .I3(\y_1_0_2_reg_5409_reg[2]_i_53_n_6 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [14]),
        .O(\y_1_0_2_reg_5409[2]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_2_reg_5409[2]_i_44 
       (.I0(\y_1_0_2_reg_5409[2]_i_91_n_0 ),
        .I1(p_assign_7_0_2_fu_1301_p2[12]),
        .I2(p_assign_6_0_2_fu_1262_p2),
        .I3(\y_1_0_2_reg_5409_reg[2]_i_84_n_4 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [12]),
        .O(\y_1_0_2_reg_5409[2]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_2_reg_5409[2]_i_45 
       (.I0(\y_1_0_2_reg_5409[2]_i_92_n_0 ),
        .I1(p_assign_7_0_2_fu_1301_p2[10]),
        .I2(p_assign_6_0_2_fu_1262_p2),
        .I3(\y_1_0_2_reg_5409_reg[2]_i_84_n_6 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [10]),
        .O(\y_1_0_2_reg_5409[2]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_2_reg_5409[2]_i_46 
       (.I0(\y_1_0_2_reg_5409[2]_i_93_n_0 ),
        .I1(p_assign_7_0_2_fu_1301_p2[8]),
        .I2(p_assign_6_0_2_fu_1262_p2),
        .I3(\y_1_0_2_reg_5409_reg[2]_i_88_n_4 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [8]),
        .O(\y_1_0_2_reg_5409[2]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_2_reg_5409[2]_i_47 
       (.I0(p_assign_7_0_2_fu_1301_p2[23]),
        .I1(p_assign_6_0_2_fu_1262_p2),
        .I2(\y_1_0_2_reg_5409_reg[2]_i_33_n_5 ),
        .O(\y_1_0_2_reg_5409[2]_i_47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_2_reg_5409[2]_i_48 
       (.I0(p_assign_7_0_2_fu_1301_p2[21]),
        .I1(p_assign_6_0_2_fu_1262_p2),
        .I2(\y_1_0_2_reg_5409_reg[2]_i_33_n_7 ),
        .O(\y_1_0_2_reg_5409[2]_i_48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h71557133)) 
    \y_1_0_2_reg_5409[2]_i_5 
       (.I0(\t_V_reg_1015_reg_n_0_[0] ),
        .I1(tmp_1_reg_5317[0]),
        .I2(p_assign_7_0_2_fu_1301_p2[1]),
        .I3(p_assign_6_0_2_fu_1262_p2),
        .I4(\t_V_reg_1015_reg_n_0_[1] ),
        .O(\y_1_0_2_reg_5409[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_2_reg_5409[2]_i_51 
       (.I0(p_assign_7_0_2_fu_1301_p2[19]),
        .I1(p_assign_6_0_2_fu_1262_p2),
        .I2(\y_1_0_2_reg_5409_reg[2]_i_49_n_5 ),
        .O(\y_1_0_2_reg_5409[2]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_2_reg_5409[2]_i_52 
       (.I0(p_assign_7_0_2_fu_1301_p2[17]),
        .I1(p_assign_6_0_2_fu_1262_p2),
        .I2(\y_1_0_2_reg_5409_reg[2]_i_49_n_7 ),
        .O(\y_1_0_2_reg_5409[2]_i_52_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_2_reg_5409[2]_i_55 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [23]),
        .I1(\y_1_0_2_reg_5409_reg[2]_i_33_n_5 ),
        .I2(p_assign_6_0_2_fu_1262_p2),
        .I3(p_assign_7_0_2_fu_1301_p2[23]),
        .O(\y_1_0_2_reg_5409[2]_i_55_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_2_reg_5409[2]_i_56 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [21]),
        .I1(\y_1_0_2_reg_5409_reg[2]_i_33_n_7 ),
        .I2(p_assign_6_0_2_fu_1262_p2),
        .I3(p_assign_7_0_2_fu_1301_p2[21]),
        .O(\y_1_0_2_reg_5409[2]_i_56_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_2_reg_5409[2]_i_57 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [19]),
        .I1(\y_1_0_2_reg_5409_reg[2]_i_49_n_5 ),
        .I2(p_assign_6_0_2_fu_1262_p2),
        .I3(p_assign_7_0_2_fu_1301_p2[19]),
        .O(\y_1_0_2_reg_5409[2]_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_2_reg_5409[2]_i_58 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [17]),
        .I1(\y_1_0_2_reg_5409_reg[2]_i_49_n_7 ),
        .I2(p_assign_6_0_2_fu_1262_p2),
        .I3(p_assign_7_0_2_fu_1301_p2[17]),
        .O(\y_1_0_2_reg_5409[2]_i_58_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_59 
       (.I0(\t_V_reg_1015_reg_n_0_[31] ),
        .O(\y_1_0_2_reg_5409[2]_i_59_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_2_reg_5409[2]_i_6 
       (.I0(p_assign_7_0_2_fu_1301_p2[2]),
        .I1(p_assign_6_0_2_fu_1262_p2),
        .I2(\y_1_0_2_reg_5409_reg[2]_i_2_n_6 ),
        .O(\y_1_0_2_reg_5409[2]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_60 
       (.I0(\t_V_reg_1015_reg_n_0_[30] ),
        .O(\y_1_0_2_reg_5409[2]_i_60_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_61 
       (.I0(\t_V_reg_1015_reg_n_0_[29] ),
        .O(\y_1_0_2_reg_5409[2]_i_61_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_62 
       (.I0(\t_V_reg_1015_reg_n_0_[28] ),
        .O(\y_1_0_2_reg_5409[2]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_63 
       (.I0(\t_V_reg_1015_reg_n_0_[27] ),
        .O(\y_1_0_2_reg_5409[2]_i_63_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_64 
       (.I0(\t_V_reg_1015_reg_n_0_[26] ),
        .O(\y_1_0_2_reg_5409[2]_i_64_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_65 
       (.I0(\t_V_reg_1015_reg_n_0_[25] ),
        .O(\y_1_0_2_reg_5409[2]_i_65_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_66 
       (.I0(\t_V_reg_1015_reg_n_0_[24] ),
        .O(\y_1_0_2_reg_5409[2]_i_66_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_67 
       (.I0(\t_V_reg_1015_reg_n_0_[23] ),
        .O(\y_1_0_2_reg_5409[2]_i_67_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_68 
       (.I0(\t_V_reg_1015_reg_n_0_[22] ),
        .O(\y_1_0_2_reg_5409[2]_i_68_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_69 
       (.I0(\t_V_reg_1015_reg_n_0_[21] ),
        .O(\y_1_0_2_reg_5409[2]_i_69_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_7 
       (.I0(\t_V_reg_1015_reg_n_0_[4] ),
        .O(\y_1_0_2_reg_5409[2]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_70 
       (.I0(\t_V_reg_1015_reg_n_0_[24] ),
        .O(\y_1_0_2_reg_5409[2]_i_70_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_71 
       (.I0(\t_V_reg_1015_reg_n_0_[23] ),
        .O(\y_1_0_2_reg_5409[2]_i_71_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_72 
       (.I0(\t_V_reg_1015_reg_n_0_[22] ),
        .O(\y_1_0_2_reg_5409[2]_i_72_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_73 
       (.I0(\t_V_reg_1015_reg_n_0_[21] ),
        .O(\y_1_0_2_reg_5409[2]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_2_reg_5409[2]_i_74 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [7]),
        .I1(\y_1_0_2_reg_5409[2]_i_110_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [6]),
        .I3(\y_1_0_2_reg_5409_reg[2]_i_88_n_6 ),
        .I4(p_assign_6_0_2_fu_1262_p2),
        .I5(p_assign_7_0_2_fu_1301_p2[6]),
        .O(\y_1_0_2_reg_5409[2]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_2_reg_5409[2]_i_75 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [5]),
        .I1(\y_1_0_2_reg_5409[2]_i_111_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [4]),
        .I3(\y_1_0_2_reg_5409_reg[2]_i_2_n_4 ),
        .I4(p_assign_6_0_2_fu_1262_p2),
        .I5(p_assign_7_0_2_fu_1301_p2[4]),
        .O(\y_1_0_2_reg_5409[2]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    \y_1_0_2_reg_5409[2]_i_76 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [3]),
        .I1(\y_1_0_2_reg_5409_reg[2]_i_2_n_5 ),
        .I2(p_assign_6_0_2_fu_1262_p2),
        .I3(p_assign_7_0_2_fu_1301_p2[3]),
        .I4(\tmp_1_reg_5317_reg[31]_0 [2]),
        .I5(\y_1_0_2_reg_5409[2]_i_6_n_0 ),
        .O(\y_1_0_2_reg_5409[2]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hA0E2FAE20082AA82)) 
    \y_1_0_2_reg_5409[2]_i_77 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [1]),
        .I1(\t_V_reg_1015_reg_n_0_[1] ),
        .I2(\t_V_reg_1015_reg_n_0_[0] ),
        .I3(p_assign_6_0_2_fu_1262_p2),
        .I4(p_assign_7_0_2_fu_1301_p2[1]),
        .I5(\tmp_1_reg_5317_reg[31]_0 [0]),
        .O(\y_1_0_2_reg_5409[2]_i_77_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_2_reg_5409[2]_i_78 
       (.I0(\y_1_0_2_reg_5409[2]_i_112_n_0 ),
        .I1(p_assign_7_0_2_fu_1301_p2[6]),
        .I2(p_assign_6_0_2_fu_1262_p2),
        .I3(\y_1_0_2_reg_5409_reg[2]_i_88_n_6 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [6]),
        .O(\y_1_0_2_reg_5409[2]_i_78_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_2_reg_5409[2]_i_79 
       (.I0(\y_1_0_2_reg_5409[2]_i_113_n_0 ),
        .I1(p_assign_7_0_2_fu_1301_p2[4]),
        .I2(p_assign_6_0_2_fu_1262_p2),
        .I3(\y_1_0_2_reg_5409_reg[2]_i_2_n_4 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [4]),
        .O(\y_1_0_2_reg_5409[2]_i_79_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_8 
       (.I0(\t_V_reg_1015_reg_n_0_[3] ),
        .O(\y_1_0_2_reg_5409[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \y_1_0_2_reg_5409[2]_i_80 
       (.I0(p_assign_7_0_2_fu_1301_p2[3]),
        .I1(p_assign_6_0_2_fu_1262_p2),
        .I2(\y_1_0_2_reg_5409_reg[2]_i_2_n_5 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [3]),
        .I4(\y_1_0_2_reg_5409[2]_i_6_n_0 ),
        .I5(\tmp_1_reg_5317_reg[31]_0 [2]),
        .O(\y_1_0_2_reg_5409[2]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'h408A45801520102A)) 
    \y_1_0_2_reg_5409[2]_i_81 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [0]),
        .I1(p_assign_7_0_2_fu_1301_p2[1]),
        .I2(p_assign_6_0_2_fu_1262_p2),
        .I3(\t_V_reg_1015_reg_n_0_[0] ),
        .I4(\t_V_reg_1015_reg_n_0_[1] ),
        .I5(\tmp_1_reg_5317_reg[31]_0 [1]),
        .O(\y_1_0_2_reg_5409[2]_i_81_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_2_reg_5409[2]_i_82 
       (.I0(p_assign_7_0_2_fu_1301_p2[15]),
        .I1(p_assign_6_0_2_fu_1262_p2),
        .I2(\y_1_0_2_reg_5409_reg[2]_i_53_n_5 ),
        .O(\y_1_0_2_reg_5409[2]_i_82_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_2_reg_5409[2]_i_83 
       (.I0(p_assign_7_0_2_fu_1301_p2[13]),
        .I1(p_assign_6_0_2_fu_1262_p2),
        .I2(\y_1_0_2_reg_5409_reg[2]_i_53_n_7 ),
        .O(\y_1_0_2_reg_5409[2]_i_83_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_2_reg_5409[2]_i_86 
       (.I0(p_assign_7_0_2_fu_1301_p2[11]),
        .I1(p_assign_6_0_2_fu_1262_p2),
        .I2(\y_1_0_2_reg_5409_reg[2]_i_84_n_5 ),
        .O(\y_1_0_2_reg_5409[2]_i_86_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_2_reg_5409[2]_i_87 
       (.I0(p_assign_7_0_2_fu_1301_p2[9]),
        .I1(p_assign_6_0_2_fu_1262_p2),
        .I2(\y_1_0_2_reg_5409_reg[2]_i_84_n_7 ),
        .O(\y_1_0_2_reg_5409[2]_i_87_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_9 
       (.I0(\t_V_reg_1015_reg_n_0_[2] ),
        .O(\y_1_0_2_reg_5409[2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_2_reg_5409[2]_i_90 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [15]),
        .I1(\y_1_0_2_reg_5409_reg[2]_i_53_n_5 ),
        .I2(p_assign_6_0_2_fu_1262_p2),
        .I3(p_assign_7_0_2_fu_1301_p2[15]),
        .O(\y_1_0_2_reg_5409[2]_i_90_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_2_reg_5409[2]_i_91 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [13]),
        .I1(\y_1_0_2_reg_5409_reg[2]_i_53_n_7 ),
        .I2(p_assign_6_0_2_fu_1262_p2),
        .I3(p_assign_7_0_2_fu_1301_p2[13]),
        .O(\y_1_0_2_reg_5409[2]_i_91_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_2_reg_5409[2]_i_92 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [11]),
        .I1(\y_1_0_2_reg_5409_reg[2]_i_84_n_5 ),
        .I2(p_assign_6_0_2_fu_1262_p2),
        .I3(p_assign_7_0_2_fu_1301_p2[11]),
        .O(\y_1_0_2_reg_5409[2]_i_92_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_2_reg_5409[2]_i_93 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [9]),
        .I1(\y_1_0_2_reg_5409_reg[2]_i_84_n_7 ),
        .I2(p_assign_6_0_2_fu_1262_p2),
        .I3(p_assign_7_0_2_fu_1301_p2[9]),
        .O(\y_1_0_2_reg_5409[2]_i_93_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_94 
       (.I0(\t_V_reg_1015_reg_n_0_[20] ),
        .O(\y_1_0_2_reg_5409[2]_i_94_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_95 
       (.I0(\t_V_reg_1015_reg_n_0_[19] ),
        .O(\y_1_0_2_reg_5409[2]_i_95_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_96 
       (.I0(\t_V_reg_1015_reg_n_0_[18] ),
        .O(\y_1_0_2_reg_5409[2]_i_96_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_97 
       (.I0(\t_V_reg_1015_reg_n_0_[17] ),
        .O(\y_1_0_2_reg_5409[2]_i_97_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_98 
       (.I0(\t_V_reg_1015_reg_n_0_[20] ),
        .O(\y_1_0_2_reg_5409[2]_i_98_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_2_reg_5409[2]_i_99 
       (.I0(\t_V_reg_1015_reg_n_0_[19] ),
        .O(\y_1_0_2_reg_5409[2]_i_99_n_0 ));
  FDRE \y_1_0_2_reg_5409_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(p_assign_7_fu_1175_p2[0]),
        .Q(y_1_0_2_reg_5409[0]),
        .R(1'b0));
  FDRE \y_1_0_2_reg_5409_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(y_1_0_2_fu_1491_p3[1]),
        .Q(y_1_0_2_reg_5409[1]),
        .R(1'b0));
  CARRY4 \y_1_0_2_reg_5409_reg[1]_i_16 
       (.CI(\y_1_0_2_reg_5409_reg[2]_i_33_n_0 ),
        .CO({\y_1_0_2_reg_5409_reg[1]_i_16_n_0 ,\y_1_0_2_reg_5409_reg[1]_i_16_n_1 ,\y_1_0_2_reg_5409_reg[1]_i_16_n_2 ,\y_1_0_2_reg_5409_reg[1]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_1015_reg_n_0_[28] ,\t_V_reg_1015_reg_n_0_[27] ,\t_V_reg_1015_reg_n_0_[26] ,\t_V_reg_1015_reg_n_0_[25] }),
        .O({\y_1_0_2_reg_5409_reg[1]_i_16_n_4 ,\y_1_0_2_reg_5409_reg[1]_i_16_n_5 ,\y_1_0_2_reg_5409_reg[1]_i_16_n_6 ,\y_1_0_2_reg_5409_reg[1]_i_16_n_7 }),
        .S({\y_1_0_2_reg_5409[1]_i_33_n_0 ,\y_1_0_2_reg_5409[1]_i_34_n_0 ,\y_1_0_2_reg_5409[1]_i_35_n_0 ,\y_1_0_2_reg_5409[1]_i_36_n_0 }));
  CARRY4 \y_1_0_2_reg_5409_reg[1]_i_2 
       (.CI(\y_1_0_2_reg_5409_reg[1]_i_7_n_0 ),
        .CO({tmp_368_0_2_fu_1282_p2,\y_1_0_2_reg_5409_reg[1]_i_2_n_1 ,\y_1_0_2_reg_5409_reg[1]_i_2_n_2 ,\y_1_0_2_reg_5409_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_0_2_reg_5409[1]_i_8_n_0 ,\y_1_0_2_reg_5409[1]_i_9_n_0 ,\y_1_0_2_reg_5409[1]_i_10_n_0 ,\y_1_0_2_reg_5409[1]_i_11_n_0 }),
        .O(\NLW_y_1_0_2_reg_5409_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({\y_1_0_2_reg_5409[1]_i_12_n_0 ,\y_1_0_2_reg_5409[1]_i_13_n_0 ,\y_1_0_2_reg_5409[1]_i_14_n_0 ,\y_1_0_2_reg_5409[1]_i_15_n_0 }));
  CARRY4 \y_1_0_2_reg_5409_reg[1]_i_24 
       (.CI(\y_1_0_2_reg_5409_reg[1]_i_37_n_0 ),
        .CO({\y_1_0_2_reg_5409_reg[1]_i_24_n_0 ,\y_1_0_2_reg_5409_reg[1]_i_24_n_1 ,\y_1_0_2_reg_5409_reg[1]_i_24_n_2 ,\y_1_0_2_reg_5409_reg[1]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_0_2_reg_5409[1]_i_38_n_0 ,\y_1_0_2_reg_5409[1]_i_39_n_0 ,\y_1_0_2_reg_5409[1]_i_40_n_0 ,\y_1_0_2_reg_5409[1]_i_41_n_0 }),
        .O(\NLW_y_1_0_2_reg_5409_reg[1]_i_24_O_UNCONNECTED [3:0]),
        .S({\y_1_0_2_reg_5409[1]_i_42_n_0 ,\y_1_0_2_reg_5409[1]_i_43_n_0 ,\y_1_0_2_reg_5409[1]_i_44_n_0 ,\y_1_0_2_reg_5409[1]_i_45_n_0 }));
  CARRY4 \y_1_0_2_reg_5409_reg[1]_i_3 
       (.CI(\y_1_0_2_reg_5409_reg[1]_i_16_n_0 ),
        .CO({\NLW_y_1_0_2_reg_5409_reg[1]_i_3_CO_UNCONNECTED [3:2],\y_1_0_2_reg_5409_reg[1]_i_3_n_2 ,\y_1_0_2_reg_5409_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\t_V_reg_1015_reg_n_0_[30] ,\t_V_reg_1015_reg_n_0_[29] }),
        .O({\NLW_y_1_0_2_reg_5409_reg[1]_i_3_O_UNCONNECTED [3],p_assign_6_0_2_fu_1262_p2,\y_1_0_2_reg_5409_reg[1]_i_3_n_6 ,\y_1_0_2_reg_5409_reg[1]_i_3_n_7 }),
        .S({1'b0,\y_1_0_2_reg_5409[1]_i_17_n_0 ,\y_1_0_2_reg_5409[1]_i_18_n_0 ,\y_1_0_2_reg_5409[1]_i_19_n_0 }));
  CARRY4 \y_1_0_2_reg_5409_reg[1]_i_37 
       (.CI(1'b0),
        .CO({\y_1_0_2_reg_5409_reg[1]_i_37_n_0 ,\y_1_0_2_reg_5409_reg[1]_i_37_n_1 ,\y_1_0_2_reg_5409_reg[1]_i_37_n_2 ,\y_1_0_2_reg_5409_reg[1]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_0_2_reg_5409[1]_i_46_n_0 ,\y_1_0_2_reg_5409[1]_i_47_n_0 ,\y_1_0_2_reg_5409[1]_i_48_n_0 ,\y_1_0_2_reg_5409[1]_i_49_n_0 }),
        .O(\NLW_y_1_0_2_reg_5409_reg[1]_i_37_O_UNCONNECTED [3:0]),
        .S({\y_1_0_2_reg_5409[1]_i_50_n_0 ,\y_1_0_2_reg_5409[1]_i_51_n_0 ,\y_1_0_2_reg_5409[1]_i_52_n_0 ,\y_1_0_2_reg_5409[1]_i_53_n_0 }));
  CARRY4 \y_1_0_2_reg_5409_reg[1]_i_5 
       (.CI(1'b0),
        .CO({\y_1_0_2_reg_5409_reg[1]_i_5_n_0 ,\y_1_0_2_reg_5409_reg[1]_i_5_n_1 ,\y_1_0_2_reg_5409_reg[1]_i_5_n_2 ,\y_1_0_2_reg_5409_reg[1]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\y_1_0_2_reg_5409[1]_i_20_n_0 ,1'b0}),
        .O(p_assign_7_0_2_fu_1301_p2[4:1]),
        .S({\y_1_0_2_reg_5409[1]_i_21_n_0 ,\y_1_0_2_reg_5409[1]_i_22_n_0 ,\t_V_reg_1015_reg_n_0_[2] ,\y_1_0_2_reg_5409[1]_i_23_n_0 }));
  CARRY4 \y_1_0_2_reg_5409_reg[1]_i_7 
       (.CI(\y_1_0_2_reg_5409_reg[1]_i_24_n_0 ),
        .CO({\y_1_0_2_reg_5409_reg[1]_i_7_n_0 ,\y_1_0_2_reg_5409_reg[1]_i_7_n_1 ,\y_1_0_2_reg_5409_reg[1]_i_7_n_2 ,\y_1_0_2_reg_5409_reg[1]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_0_2_reg_5409[1]_i_25_n_0 ,\y_1_0_2_reg_5409[1]_i_26_n_0 ,\y_1_0_2_reg_5409[1]_i_27_n_0 ,\y_1_0_2_reg_5409[1]_i_28_n_0 }),
        .O(\NLW_y_1_0_2_reg_5409_reg[1]_i_7_O_UNCONNECTED [3:0]),
        .S({\y_1_0_2_reg_5409[1]_i_29_n_0 ,\y_1_0_2_reg_5409[1]_i_30_n_0 ,\y_1_0_2_reg_5409[1]_i_31_n_0 ,\y_1_0_2_reg_5409[1]_i_32_n_0 }));
  FDRE \y_1_0_2_reg_5409_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(y_1_0_2_fu_1491_p3[2]),
        .Q(y_1_0_2_reg_5409[2]),
        .R(1'b0));
  CARRY4 \y_1_0_2_reg_5409_reg[2]_i_10 
       (.CI(\y_1_0_2_reg_5409_reg[2]_i_19_n_0 ),
        .CO({\y_1_0_2_reg_5409_reg[2]_i_10_n_0 ,\y_1_0_2_reg_5409_reg[2]_i_10_n_1 ,\y_1_0_2_reg_5409_reg[2]_i_10_n_2 ,\y_1_0_2_reg_5409_reg[2]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_0_2_reg_5409[2]_i_20_n_0 ,\y_1_0_2_reg_5409[2]_i_21_n_0 ,\y_1_0_2_reg_5409[2]_i_22_n_0 ,\y_1_0_2_reg_5409[2]_i_23_n_0 }),
        .O(\NLW_y_1_0_2_reg_5409_reg[2]_i_10_O_UNCONNECTED [3:0]),
        .S({\y_1_0_2_reg_5409[2]_i_24_n_0 ,\y_1_0_2_reg_5409[2]_i_25_n_0 ,\y_1_0_2_reg_5409[2]_i_26_n_0 ,\y_1_0_2_reg_5409[2]_i_27_n_0 }));
  CARRY4 \y_1_0_2_reg_5409_reg[2]_i_19 
       (.CI(\y_1_0_2_reg_5409_reg[2]_i_38_n_0 ),
        .CO({\y_1_0_2_reg_5409_reg[2]_i_19_n_0 ,\y_1_0_2_reg_5409_reg[2]_i_19_n_1 ,\y_1_0_2_reg_5409_reg[2]_i_19_n_2 ,\y_1_0_2_reg_5409_reg[2]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_0_2_reg_5409[2]_i_39_n_0 ,\y_1_0_2_reg_5409[2]_i_40_n_0 ,\y_1_0_2_reg_5409[2]_i_41_n_0 ,\y_1_0_2_reg_5409[2]_i_42_n_0 }),
        .O(\NLW_y_1_0_2_reg_5409_reg[2]_i_19_O_UNCONNECTED [3:0]),
        .S({\y_1_0_2_reg_5409[2]_i_43_n_0 ,\y_1_0_2_reg_5409[2]_i_44_n_0 ,\y_1_0_2_reg_5409[2]_i_45_n_0 ,\y_1_0_2_reg_5409[2]_i_46_n_0 }));
  CARRY4 \y_1_0_2_reg_5409_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\y_1_0_2_reg_5409_reg[2]_i_2_n_0 ,\y_1_0_2_reg_5409_reg[2]_i_2_n_1 ,\y_1_0_2_reg_5409_reg[2]_i_2_n_2 ,\y_1_0_2_reg_5409_reg[2]_i_2_n_3 }),
        .CYINIT(\t_V_reg_1015_reg_n_0_[0] ),
        .DI({\t_V_reg_1015_reg_n_0_[4] ,\t_V_reg_1015_reg_n_0_[3] ,\t_V_reg_1015_reg_n_0_[2] ,1'b0}),
        .O({\y_1_0_2_reg_5409_reg[2]_i_2_n_4 ,\y_1_0_2_reg_5409_reg[2]_i_2_n_5 ,\y_1_0_2_reg_5409_reg[2]_i_2_n_6 ,\NLW_y_1_0_2_reg_5409_reg[2]_i_2_O_UNCONNECTED [0]}),
        .S({\y_1_0_2_reg_5409[2]_i_7_n_0 ,\y_1_0_2_reg_5409[2]_i_8_n_0 ,\y_1_0_2_reg_5409[2]_i_9_n_0 ,\t_V_reg_1015_reg_n_0_[1] }));
  CARRY4 \y_1_0_2_reg_5409_reg[2]_i_28 
       (.CI(\y_1_0_2_reg_5409_reg[2]_i_30_n_0 ),
        .CO({\NLW_y_1_0_2_reg_5409_reg[2]_i_28_CO_UNCONNECTED [3:2],\y_1_0_2_reg_5409_reg[2]_i_28_n_2 ,\y_1_0_2_reg_5409_reg[2]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_1_0_2_reg_5409_reg[2]_i_28_O_UNCONNECTED [3],p_assign_7_0_2_fu_1301_p2[31:29]}),
        .S({1'b0,\y_1_0_2_reg_5409[2]_i_59_n_0 ,\y_1_0_2_reg_5409[2]_i_60_n_0 ,\y_1_0_2_reg_5409[2]_i_61_n_0 }));
  CARRY4 \y_1_0_2_reg_5409_reg[2]_i_30 
       (.CI(\y_1_0_2_reg_5409_reg[2]_i_34_n_0 ),
        .CO({\y_1_0_2_reg_5409_reg[2]_i_30_n_0 ,\y_1_0_2_reg_5409_reg[2]_i_30_n_1 ,\y_1_0_2_reg_5409_reg[2]_i_30_n_2 ,\y_1_0_2_reg_5409_reg[2]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_0_2_fu_1301_p2[28:25]),
        .S({\y_1_0_2_reg_5409[2]_i_62_n_0 ,\y_1_0_2_reg_5409[2]_i_63_n_0 ,\y_1_0_2_reg_5409[2]_i_64_n_0 ,\y_1_0_2_reg_5409[2]_i_65_n_0 }));
  CARRY4 \y_1_0_2_reg_5409_reg[2]_i_33 
       (.CI(\y_1_0_2_reg_5409_reg[2]_i_49_n_0 ),
        .CO({\y_1_0_2_reg_5409_reg[2]_i_33_n_0 ,\y_1_0_2_reg_5409_reg[2]_i_33_n_1 ,\y_1_0_2_reg_5409_reg[2]_i_33_n_2 ,\y_1_0_2_reg_5409_reg[2]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_1015_reg_n_0_[24] ,\t_V_reg_1015_reg_n_0_[23] ,\t_V_reg_1015_reg_n_0_[22] ,\t_V_reg_1015_reg_n_0_[21] }),
        .O({\y_1_0_2_reg_5409_reg[2]_i_33_n_4 ,\y_1_0_2_reg_5409_reg[2]_i_33_n_5 ,\y_1_0_2_reg_5409_reg[2]_i_33_n_6 ,\y_1_0_2_reg_5409_reg[2]_i_33_n_7 }),
        .S({\y_1_0_2_reg_5409[2]_i_66_n_0 ,\y_1_0_2_reg_5409[2]_i_67_n_0 ,\y_1_0_2_reg_5409[2]_i_68_n_0 ,\y_1_0_2_reg_5409[2]_i_69_n_0 }));
  CARRY4 \y_1_0_2_reg_5409_reg[2]_i_34 
       (.CI(\y_1_0_2_reg_5409_reg[2]_i_50_n_0 ),
        .CO({\y_1_0_2_reg_5409_reg[2]_i_34_n_0 ,\y_1_0_2_reg_5409_reg[2]_i_34_n_1 ,\y_1_0_2_reg_5409_reg[2]_i_34_n_2 ,\y_1_0_2_reg_5409_reg[2]_i_34_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_0_2_fu_1301_p2[24:21]),
        .S({\y_1_0_2_reg_5409[2]_i_70_n_0 ,\y_1_0_2_reg_5409[2]_i_71_n_0 ,\y_1_0_2_reg_5409[2]_i_72_n_0 ,\y_1_0_2_reg_5409[2]_i_73_n_0 }));
  CARRY4 \y_1_0_2_reg_5409_reg[2]_i_38 
       (.CI(1'b0),
        .CO({\y_1_0_2_reg_5409_reg[2]_i_38_n_0 ,\y_1_0_2_reg_5409_reg[2]_i_38_n_1 ,\y_1_0_2_reg_5409_reg[2]_i_38_n_2 ,\y_1_0_2_reg_5409_reg[2]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_0_2_reg_5409[2]_i_74_n_0 ,\y_1_0_2_reg_5409[2]_i_75_n_0 ,\y_1_0_2_reg_5409[2]_i_76_n_0 ,\y_1_0_2_reg_5409[2]_i_77_n_0 }),
        .O(\NLW_y_1_0_2_reg_5409_reg[2]_i_38_O_UNCONNECTED [3:0]),
        .S({\y_1_0_2_reg_5409[2]_i_78_n_0 ,\y_1_0_2_reg_5409[2]_i_79_n_0 ,\y_1_0_2_reg_5409[2]_i_80_n_0 ,\y_1_0_2_reg_5409[2]_i_81_n_0 }));
  CARRY4 \y_1_0_2_reg_5409_reg[2]_i_4 
       (.CI(\y_1_0_2_reg_5409_reg[2]_i_10_n_0 ),
        .CO({\y_1_0_2_reg_5409_reg[2]_i_4_n_0 ,\y_1_0_2_reg_5409_reg[2]_i_4_n_1 ,\y_1_0_2_reg_5409_reg[2]_i_4_n_2 ,\y_1_0_2_reg_5409_reg[2]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_0_2_reg_5409[2]_i_11_n_0 ,\y_1_0_2_reg_5409[2]_i_12_n_0 ,\y_1_0_2_reg_5409[2]_i_13_n_0 ,\y_1_0_2_reg_5409[2]_i_14_n_0 }),
        .O(\NLW_y_1_0_2_reg_5409_reg[2]_i_4_O_UNCONNECTED [3:0]),
        .S({\y_1_0_2_reg_5409[2]_i_15_n_0 ,\y_1_0_2_reg_5409[2]_i_16_n_0 ,\y_1_0_2_reg_5409[2]_i_17_n_0 ,\y_1_0_2_reg_5409[2]_i_18_n_0 }));
  CARRY4 \y_1_0_2_reg_5409_reg[2]_i_49 
       (.CI(\y_1_0_2_reg_5409_reg[2]_i_53_n_0 ),
        .CO({\y_1_0_2_reg_5409_reg[2]_i_49_n_0 ,\y_1_0_2_reg_5409_reg[2]_i_49_n_1 ,\y_1_0_2_reg_5409_reg[2]_i_49_n_2 ,\y_1_0_2_reg_5409_reg[2]_i_49_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_1015_reg_n_0_[20] ,\t_V_reg_1015_reg_n_0_[19] ,\t_V_reg_1015_reg_n_0_[18] ,\t_V_reg_1015_reg_n_0_[17] }),
        .O({\y_1_0_2_reg_5409_reg[2]_i_49_n_4 ,\y_1_0_2_reg_5409_reg[2]_i_49_n_5 ,\y_1_0_2_reg_5409_reg[2]_i_49_n_6 ,\y_1_0_2_reg_5409_reg[2]_i_49_n_7 }),
        .S({\y_1_0_2_reg_5409[2]_i_94_n_0 ,\y_1_0_2_reg_5409[2]_i_95_n_0 ,\y_1_0_2_reg_5409[2]_i_96_n_0 ,\y_1_0_2_reg_5409[2]_i_97_n_0 }));
  CARRY4 \y_1_0_2_reg_5409_reg[2]_i_50 
       (.CI(\y_1_0_2_reg_5409_reg[2]_i_54_n_0 ),
        .CO({\y_1_0_2_reg_5409_reg[2]_i_50_n_0 ,\y_1_0_2_reg_5409_reg[2]_i_50_n_1 ,\y_1_0_2_reg_5409_reg[2]_i_50_n_2 ,\y_1_0_2_reg_5409_reg[2]_i_50_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_0_2_fu_1301_p2[20:17]),
        .S({\y_1_0_2_reg_5409[2]_i_98_n_0 ,\y_1_0_2_reg_5409[2]_i_99_n_0 ,\y_1_0_2_reg_5409[2]_i_100_n_0 ,\y_1_0_2_reg_5409[2]_i_101_n_0 }));
  CARRY4 \y_1_0_2_reg_5409_reg[2]_i_53 
       (.CI(\y_1_0_2_reg_5409_reg[2]_i_84_n_0 ),
        .CO({\y_1_0_2_reg_5409_reg[2]_i_53_n_0 ,\y_1_0_2_reg_5409_reg[2]_i_53_n_1 ,\y_1_0_2_reg_5409_reg[2]_i_53_n_2 ,\y_1_0_2_reg_5409_reg[2]_i_53_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_1015_reg_n_0_[16] ,\t_V_reg_1015_reg_n_0_[15] ,\t_V_reg_1015_reg_n_0_[14] ,\t_V_reg_1015_reg_n_0_[13] }),
        .O({\y_1_0_2_reg_5409_reg[2]_i_53_n_4 ,\y_1_0_2_reg_5409_reg[2]_i_53_n_5 ,\y_1_0_2_reg_5409_reg[2]_i_53_n_6 ,\y_1_0_2_reg_5409_reg[2]_i_53_n_7 }),
        .S({\y_1_0_2_reg_5409[2]_i_102_n_0 ,\y_1_0_2_reg_5409[2]_i_103_n_0 ,\y_1_0_2_reg_5409[2]_i_104_n_0 ,\y_1_0_2_reg_5409[2]_i_105_n_0 }));
  CARRY4 \y_1_0_2_reg_5409_reg[2]_i_54 
       (.CI(\y_1_0_2_reg_5409_reg[2]_i_85_n_0 ),
        .CO({\y_1_0_2_reg_5409_reg[2]_i_54_n_0 ,\y_1_0_2_reg_5409_reg[2]_i_54_n_1 ,\y_1_0_2_reg_5409_reg[2]_i_54_n_2 ,\y_1_0_2_reg_5409_reg[2]_i_54_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_0_2_fu_1301_p2[16:13]),
        .S({\y_1_0_2_reg_5409[2]_i_106_n_0 ,\y_1_0_2_reg_5409[2]_i_107_n_0 ,\y_1_0_2_reg_5409[2]_i_108_n_0 ,\y_1_0_2_reg_5409[2]_i_109_n_0 }));
  CARRY4 \y_1_0_2_reg_5409_reg[2]_i_84 
       (.CI(\y_1_0_2_reg_5409_reg[2]_i_88_n_0 ),
        .CO({\y_1_0_2_reg_5409_reg[2]_i_84_n_0 ,\y_1_0_2_reg_5409_reg[2]_i_84_n_1 ,\y_1_0_2_reg_5409_reg[2]_i_84_n_2 ,\y_1_0_2_reg_5409_reg[2]_i_84_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_1015_reg_n_0_[12] ,\t_V_reg_1015_reg_n_0_[11] ,\t_V_reg_1015_reg_n_0_[10] ,\t_V_reg_1015_reg_n_0_[9] }),
        .O({\y_1_0_2_reg_5409_reg[2]_i_84_n_4 ,\y_1_0_2_reg_5409_reg[2]_i_84_n_5 ,\y_1_0_2_reg_5409_reg[2]_i_84_n_6 ,\y_1_0_2_reg_5409_reg[2]_i_84_n_7 }),
        .S({\y_1_0_2_reg_5409[2]_i_114_n_0 ,\y_1_0_2_reg_5409[2]_i_115_n_0 ,\y_1_0_2_reg_5409[2]_i_116_n_0 ,\y_1_0_2_reg_5409[2]_i_117_n_0 }));
  CARRY4 \y_1_0_2_reg_5409_reg[2]_i_85 
       (.CI(\y_1_0_2_reg_5409_reg[2]_i_89_n_0 ),
        .CO({\y_1_0_2_reg_5409_reg[2]_i_85_n_0 ,\y_1_0_2_reg_5409_reg[2]_i_85_n_1 ,\y_1_0_2_reg_5409_reg[2]_i_85_n_2 ,\y_1_0_2_reg_5409_reg[2]_i_85_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_0_2_fu_1301_p2[12:9]),
        .S({\y_1_0_2_reg_5409[2]_i_118_n_0 ,\y_1_0_2_reg_5409[2]_i_119_n_0 ,\y_1_0_2_reg_5409[2]_i_120_n_0 ,\y_1_0_2_reg_5409[2]_i_121_n_0 }));
  CARRY4 \y_1_0_2_reg_5409_reg[2]_i_88 
       (.CI(\y_1_0_2_reg_5409_reg[2]_i_2_n_0 ),
        .CO({\y_1_0_2_reg_5409_reg[2]_i_88_n_0 ,\y_1_0_2_reg_5409_reg[2]_i_88_n_1 ,\y_1_0_2_reg_5409_reg[2]_i_88_n_2 ,\y_1_0_2_reg_5409_reg[2]_i_88_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_1015_reg_n_0_[8] ,\t_V_reg_1015_reg_n_0_[7] ,\t_V_reg_1015_reg_n_0_[6] ,\t_V_reg_1015_reg_n_0_[5] }),
        .O({\y_1_0_2_reg_5409_reg[2]_i_88_n_4 ,\y_1_0_2_reg_5409_reg[2]_i_88_n_5 ,\y_1_0_2_reg_5409_reg[2]_i_88_n_6 ,\y_1_0_2_reg_5409_reg[2]_i_88_n_7 }),
        .S({\y_1_0_2_reg_5409[2]_i_122_n_0 ,\y_1_0_2_reg_5409[2]_i_123_n_0 ,\y_1_0_2_reg_5409[2]_i_124_n_0 ,\y_1_0_2_reg_5409[2]_i_125_n_0 }));
  CARRY4 \y_1_0_2_reg_5409_reg[2]_i_89 
       (.CI(\y_1_0_2_reg_5409_reg[1]_i_5_n_0 ),
        .CO({\y_1_0_2_reg_5409_reg[2]_i_89_n_0 ,\y_1_0_2_reg_5409_reg[2]_i_89_n_1 ,\y_1_0_2_reg_5409_reg[2]_i_89_n_2 ,\y_1_0_2_reg_5409_reg[2]_i_89_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_0_2_fu_1301_p2[8:5]),
        .S({\y_1_0_2_reg_5409[2]_i_126_n_0 ,\y_1_0_2_reg_5409[2]_i_127_n_0 ,\y_1_0_2_reg_5409[2]_i_128_n_0 ,\y_1_0_2_reg_5409[2]_i_129_n_0 }));
  LUT6 #(
    .INIT(64'hFC3021EDFC30FC30)) 
    \y_1_0_3_reg_5414[1]_i_1 
       (.I0(tmp_368_0_3_fu_1345_p2),
        .I1(p_assign_6_0_3_fu_1325_p2),
        .I2(\y_1_0_3_reg_5414_reg[2]_i_2_n_7 ),
        .I3(p_assign_7_0_3_fu_1364_p2[1]),
        .I4(\y_1_0_3_reg_5414_reg[2]_i_4_n_0 ),
        .I5(\y_1_0_2_reg_5409[1]_i_6_n_0 ),
        .O(y_1_0_3_fu_1507_p3[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_3_reg_5414[1]_i_10 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [31]),
        .I1(p_assign_6_0_3_fu_1325_p2),
        .I2(\y_1_0_3_reg_5414_reg[1]_i_3_n_6 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [30]),
        .O(\y_1_0_3_reg_5414[1]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_3_reg_5414[1]_i_11 
       (.I0(\y_1_0_3_reg_5414_reg[1]_i_3_n_7 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [29]),
        .I2(\y_1_0_3_reg_5414_reg[1]_i_14_n_4 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [28]),
        .O(\y_1_0_3_reg_5414[1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_3_reg_5414[1]_i_12 
       (.I0(\y_1_0_3_reg_5414_reg[1]_i_14_n_5 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [27]),
        .I2(\y_1_0_3_reg_5414_reg[1]_i_14_n_6 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [26]),
        .O(\y_1_0_3_reg_5414[1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_3_reg_5414[1]_i_13 
       (.I0(\y_1_0_3_reg_5414_reg[1]_i_14_n_7 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [25]),
        .I2(\y_1_0_3_reg_5414_reg[2]_i_33_n_4 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [24]),
        .O(\y_1_0_3_reg_5414[1]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[1]_i_15 
       (.I0(\t_V_reg_1015_reg_n_0_[31] ),
        .O(\y_1_0_3_reg_5414[1]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[1]_i_16 
       (.I0(\t_V_reg_1015_reg_n_0_[30] ),
        .O(\y_1_0_3_reg_5414[1]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[1]_i_17 
       (.I0(\t_V_reg_1015_reg_n_0_[29] ),
        .O(\y_1_0_3_reg_5414[1]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[1]_i_18 
       (.I0(\t_V_reg_1015_reg_n_0_[2] ),
        .O(\y_1_0_3_reg_5414[1]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[1]_i_19 
       (.I0(\t_V_reg_1015_reg_n_0_[4] ),
        .O(\y_1_0_3_reg_5414[1]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[1]_i_20 
       (.I0(\t_V_reg_1015_reg_n_0_[3] ),
        .O(\y_1_0_3_reg_5414[1]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[1]_i_21 
       (.I0(\t_V_reg_1015_reg_n_0_[1] ),
        .O(\y_1_0_3_reg_5414[1]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_3_reg_5414[1]_i_23 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [23]),
        .I1(\y_1_0_3_reg_5414_reg[2]_i_33_n_5 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [22]),
        .I3(\y_1_0_3_reg_5414_reg[2]_i_33_n_6 ),
        .O(\y_1_0_3_reg_5414[1]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_3_reg_5414[1]_i_24 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [21]),
        .I1(\y_1_0_3_reg_5414_reg[2]_i_33_n_7 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [20]),
        .I3(\y_1_0_3_reg_5414_reg[2]_i_49_n_4 ),
        .O(\y_1_0_3_reg_5414[1]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_3_reg_5414[1]_i_25 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [19]),
        .I1(\y_1_0_3_reg_5414_reg[2]_i_49_n_5 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [18]),
        .I3(\y_1_0_3_reg_5414_reg[2]_i_49_n_6 ),
        .O(\y_1_0_3_reg_5414[1]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_3_reg_5414[1]_i_26 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [17]),
        .I1(\y_1_0_3_reg_5414_reg[2]_i_49_n_7 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [16]),
        .I3(\y_1_0_3_reg_5414_reg[2]_i_53_n_4 ),
        .O(\y_1_0_3_reg_5414[1]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_3_reg_5414[1]_i_27 
       (.I0(\y_1_0_3_reg_5414_reg[2]_i_33_n_5 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [23]),
        .I2(\y_1_0_3_reg_5414_reg[2]_i_33_n_6 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [22]),
        .O(\y_1_0_3_reg_5414[1]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_3_reg_5414[1]_i_28 
       (.I0(\y_1_0_3_reg_5414_reg[2]_i_33_n_7 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [21]),
        .I2(\y_1_0_3_reg_5414_reg[2]_i_49_n_4 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [20]),
        .O(\y_1_0_3_reg_5414[1]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_3_reg_5414[1]_i_29 
       (.I0(\y_1_0_3_reg_5414_reg[2]_i_49_n_5 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [19]),
        .I2(\y_1_0_3_reg_5414_reg[2]_i_49_n_6 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [18]),
        .O(\y_1_0_3_reg_5414[1]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_3_reg_5414[1]_i_30 
       (.I0(\y_1_0_3_reg_5414_reg[2]_i_49_n_7 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [17]),
        .I2(\y_1_0_3_reg_5414_reg[2]_i_53_n_4 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [16]),
        .O(\y_1_0_3_reg_5414[1]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[1]_i_31 
       (.I0(\t_V_reg_1015_reg_n_0_[28] ),
        .O(\y_1_0_3_reg_5414[1]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[1]_i_32 
       (.I0(\t_V_reg_1015_reg_n_0_[27] ),
        .O(\y_1_0_3_reg_5414[1]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[1]_i_33 
       (.I0(\t_V_reg_1015_reg_n_0_[26] ),
        .O(\y_1_0_3_reg_5414[1]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[1]_i_34 
       (.I0(\t_V_reg_1015_reg_n_0_[25] ),
        .O(\y_1_0_3_reg_5414[1]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_3_reg_5414[1]_i_36 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [15]),
        .I1(\y_1_0_3_reg_5414_reg[2]_i_53_n_5 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [14]),
        .I3(\y_1_0_3_reg_5414_reg[2]_i_53_n_6 ),
        .O(\y_1_0_3_reg_5414[1]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_3_reg_5414[1]_i_37 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [13]),
        .I1(\y_1_0_3_reg_5414_reg[2]_i_53_n_7 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [12]),
        .I3(\y_1_0_3_reg_5414_reg[2]_i_84_n_4 ),
        .O(\y_1_0_3_reg_5414[1]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_3_reg_5414[1]_i_38 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [11]),
        .I1(\y_1_0_3_reg_5414_reg[2]_i_84_n_5 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [10]),
        .I3(\y_1_0_3_reg_5414_reg[2]_i_84_n_6 ),
        .O(\y_1_0_3_reg_5414[1]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_3_reg_5414[1]_i_39 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [9]),
        .I1(\y_1_0_3_reg_5414_reg[2]_i_84_n_7 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [8]),
        .I3(\y_1_0_3_reg_5414_reg[2]_i_88_n_4 ),
        .O(\y_1_0_3_reg_5414[1]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_3_reg_5414[1]_i_40 
       (.I0(\y_1_0_3_reg_5414_reg[2]_i_53_n_5 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [15]),
        .I2(\y_1_0_3_reg_5414_reg[2]_i_53_n_6 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [14]),
        .O(\y_1_0_3_reg_5414[1]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_3_reg_5414[1]_i_41 
       (.I0(\y_1_0_3_reg_5414_reg[2]_i_53_n_7 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [13]),
        .I2(\y_1_0_3_reg_5414_reg[2]_i_84_n_4 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [12]),
        .O(\y_1_0_3_reg_5414[1]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_3_reg_5414[1]_i_42 
       (.I0(\y_1_0_3_reg_5414_reg[2]_i_84_n_5 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [11]),
        .I2(\y_1_0_3_reg_5414_reg[2]_i_84_n_6 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [10]),
        .O(\y_1_0_3_reg_5414[1]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_3_reg_5414[1]_i_43 
       (.I0(\y_1_0_3_reg_5414_reg[2]_i_84_n_7 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [9]),
        .I2(\y_1_0_3_reg_5414_reg[2]_i_88_n_4 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [8]),
        .O(\y_1_0_3_reg_5414[1]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_3_reg_5414[1]_i_44 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [7]),
        .I1(\y_1_0_3_reg_5414_reg[2]_i_88_n_5 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [6]),
        .I3(\y_1_0_3_reg_5414_reg[2]_i_88_n_6 ),
        .O(\y_1_0_3_reg_5414[1]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_3_reg_5414[1]_i_45 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [5]),
        .I1(\y_1_0_3_reg_5414_reg[2]_i_88_n_7 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [4]),
        .I3(\y_1_0_3_reg_5414_reg[2]_i_2_n_4 ),
        .O(\y_1_0_3_reg_5414[1]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_3_reg_5414[1]_i_46 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [3]),
        .I1(\y_1_0_3_reg_5414_reg[2]_i_2_n_5 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [2]),
        .I3(\y_1_0_3_reg_5414_reg[2]_i_2_n_6 ),
        .O(\y_1_0_3_reg_5414[1]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_3_reg_5414[1]_i_47 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [1]),
        .I1(\y_1_0_3_reg_5414_reg[2]_i_2_n_7 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [0]),
        .I3(\t_V_reg_1015_reg_n_0_[0] ),
        .O(\y_1_0_3_reg_5414[1]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_3_reg_5414[1]_i_48 
       (.I0(\y_1_0_3_reg_5414_reg[2]_i_88_n_5 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [7]),
        .I2(\y_1_0_3_reg_5414_reg[2]_i_88_n_6 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [6]),
        .O(\y_1_0_3_reg_5414[1]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_3_reg_5414[1]_i_49 
       (.I0(\y_1_0_3_reg_5414_reg[2]_i_88_n_7 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [5]),
        .I2(\y_1_0_3_reg_5414_reg[2]_i_2_n_4 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [4]),
        .O(\y_1_0_3_reg_5414[1]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_3_reg_5414[1]_i_50 
       (.I0(\y_1_0_3_reg_5414_reg[2]_i_2_n_5 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [3]),
        .I2(\y_1_0_3_reg_5414_reg[2]_i_2_n_6 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [2]),
        .O(\y_1_0_3_reg_5414[1]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_3_reg_5414[1]_i_51 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [0]),
        .I1(\t_V_reg_1015_reg_n_0_[0] ),
        .I2(\y_1_0_3_reg_5414_reg[2]_i_2_n_7 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [1]),
        .O(\y_1_0_3_reg_5414[1]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_3_reg_5414[1]_i_6 
       (.I0(p_assign_6_0_3_fu_1325_p2),
        .I1(\tmp_1_reg_5317_reg[31]_0 [31]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [30]),
        .I3(\y_1_0_3_reg_5414_reg[1]_i_3_n_6 ),
        .O(\y_1_0_3_reg_5414[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_3_reg_5414[1]_i_7 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [29]),
        .I1(\y_1_0_3_reg_5414_reg[1]_i_3_n_7 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [28]),
        .I3(\y_1_0_3_reg_5414_reg[1]_i_14_n_4 ),
        .O(\y_1_0_3_reg_5414[1]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_3_reg_5414[1]_i_8 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [27]),
        .I1(\y_1_0_3_reg_5414_reg[1]_i_14_n_5 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [26]),
        .I3(\y_1_0_3_reg_5414_reg[1]_i_14_n_6 ),
        .O(\y_1_0_3_reg_5414[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_3_reg_5414[1]_i_9 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [25]),
        .I1(\y_1_0_3_reg_5414_reg[1]_i_14_n_7 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [24]),
        .I3(\y_1_0_3_reg_5414_reg[2]_i_33_n_4 ),
        .O(\y_1_0_3_reg_5414[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8888BB8BB8B88)) 
    \y_1_0_3_reg_5414[2]_i_1 
       (.I0(\y_1_0_3_reg_5414_reg[2]_i_2_n_6 ),
        .I1(\y_1_0_3_reg_5414[2]_i_3_n_0 ),
        .I2(\y_1_0_3_reg_5414_reg[2]_i_4_n_0 ),
        .I3(\y_1_0_3_reg_5414[2]_i_5_n_0 ),
        .I4(\y_1_0_3_reg_5414[2]_i_6_n_0 ),
        .I5(p_neg394_i_reg_5322[1]),
        .O(y_1_0_3_fu_1507_p3[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_100 
       (.I0(\t_V_reg_1015_reg_n_0_[18] ),
        .O(\y_1_0_3_reg_5414[2]_i_100_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_101 
       (.I0(\t_V_reg_1015_reg_n_0_[17] ),
        .O(\y_1_0_3_reg_5414[2]_i_101_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_102 
       (.I0(\t_V_reg_1015_reg_n_0_[16] ),
        .O(\y_1_0_3_reg_5414[2]_i_102_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_103 
       (.I0(\t_V_reg_1015_reg_n_0_[15] ),
        .O(\y_1_0_3_reg_5414[2]_i_103_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_104 
       (.I0(\t_V_reg_1015_reg_n_0_[14] ),
        .O(\y_1_0_3_reg_5414[2]_i_104_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_105 
       (.I0(\t_V_reg_1015_reg_n_0_[13] ),
        .O(\y_1_0_3_reg_5414[2]_i_105_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_106 
       (.I0(\t_V_reg_1015_reg_n_0_[16] ),
        .O(\y_1_0_3_reg_5414[2]_i_106_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_107 
       (.I0(\t_V_reg_1015_reg_n_0_[15] ),
        .O(\y_1_0_3_reg_5414[2]_i_107_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_108 
       (.I0(\t_V_reg_1015_reg_n_0_[14] ),
        .O(\y_1_0_3_reg_5414[2]_i_108_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_109 
       (.I0(\t_V_reg_1015_reg_n_0_[13] ),
        .O(\y_1_0_3_reg_5414[2]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'h40404540D040D540)) 
    \y_1_0_3_reg_5414[2]_i_11 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [31]),
        .I1(p_assign_7_0_3_fu_1364_p2[31]),
        .I2(p_assign_6_0_3_fu_1325_p2),
        .I3(\tmp_1_reg_5317_reg[31]_0 [30]),
        .I4(\y_1_0_3_reg_5414_reg[1]_i_3_n_6 ),
        .I5(p_assign_7_0_3_fu_1364_p2[30]),
        .O(\y_1_0_3_reg_5414[2]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_3_reg_5414[2]_i_110 
       (.I0(p_assign_7_0_3_fu_1364_p2[7]),
        .I1(p_assign_6_0_3_fu_1325_p2),
        .I2(\y_1_0_3_reg_5414_reg[2]_i_88_n_5 ),
        .O(\y_1_0_3_reg_5414[2]_i_110_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_3_reg_5414[2]_i_111 
       (.I0(p_assign_7_0_3_fu_1364_p2[5]),
        .I1(p_assign_6_0_3_fu_1325_p2),
        .I2(\y_1_0_3_reg_5414_reg[2]_i_88_n_7 ),
        .O(\y_1_0_3_reg_5414[2]_i_111_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_3_reg_5414[2]_i_112 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [7]),
        .I1(\y_1_0_3_reg_5414_reg[2]_i_88_n_5 ),
        .I2(p_assign_6_0_3_fu_1325_p2),
        .I3(p_assign_7_0_3_fu_1364_p2[7]),
        .O(\y_1_0_3_reg_5414[2]_i_112_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_3_reg_5414[2]_i_113 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [5]),
        .I1(\y_1_0_3_reg_5414_reg[2]_i_88_n_7 ),
        .I2(p_assign_6_0_3_fu_1325_p2),
        .I3(p_assign_7_0_3_fu_1364_p2[5]),
        .O(\y_1_0_3_reg_5414[2]_i_113_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_114 
       (.I0(\t_V_reg_1015_reg_n_0_[12] ),
        .O(\y_1_0_3_reg_5414[2]_i_114_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_115 
       (.I0(\t_V_reg_1015_reg_n_0_[11] ),
        .O(\y_1_0_3_reg_5414[2]_i_115_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_116 
       (.I0(\t_V_reg_1015_reg_n_0_[10] ),
        .O(\y_1_0_3_reg_5414[2]_i_116_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_117 
       (.I0(\t_V_reg_1015_reg_n_0_[9] ),
        .O(\y_1_0_3_reg_5414[2]_i_117_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_118 
       (.I0(\t_V_reg_1015_reg_n_0_[12] ),
        .O(\y_1_0_3_reg_5414[2]_i_118_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_119 
       (.I0(\t_V_reg_1015_reg_n_0_[11] ),
        .O(\y_1_0_3_reg_5414[2]_i_119_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_3_reg_5414[2]_i_12 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [29]),
        .I1(\y_1_0_3_reg_5414[2]_i_29_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [28]),
        .I3(\y_1_0_3_reg_5414_reg[1]_i_14_n_4 ),
        .I4(p_assign_6_0_3_fu_1325_p2),
        .I5(p_assign_7_0_3_fu_1364_p2[28]),
        .O(\y_1_0_3_reg_5414[2]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_120 
       (.I0(\t_V_reg_1015_reg_n_0_[10] ),
        .O(\y_1_0_3_reg_5414[2]_i_120_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_121 
       (.I0(\t_V_reg_1015_reg_n_0_[9] ),
        .O(\y_1_0_3_reg_5414[2]_i_121_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_122 
       (.I0(\t_V_reg_1015_reg_n_0_[8] ),
        .O(\y_1_0_3_reg_5414[2]_i_122_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_123 
       (.I0(\t_V_reg_1015_reg_n_0_[7] ),
        .O(\y_1_0_3_reg_5414[2]_i_123_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_124 
       (.I0(\t_V_reg_1015_reg_n_0_[6] ),
        .O(\y_1_0_3_reg_5414[2]_i_124_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_125 
       (.I0(\t_V_reg_1015_reg_n_0_[5] ),
        .O(\y_1_0_3_reg_5414[2]_i_125_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_126 
       (.I0(\t_V_reg_1015_reg_n_0_[8] ),
        .O(\y_1_0_3_reg_5414[2]_i_126_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_127 
       (.I0(\t_V_reg_1015_reg_n_0_[7] ),
        .O(\y_1_0_3_reg_5414[2]_i_127_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_128 
       (.I0(\t_V_reg_1015_reg_n_0_[6] ),
        .O(\y_1_0_3_reg_5414[2]_i_128_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_129 
       (.I0(\t_V_reg_1015_reg_n_0_[5] ),
        .O(\y_1_0_3_reg_5414[2]_i_129_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_3_reg_5414[2]_i_13 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [27]),
        .I1(\y_1_0_3_reg_5414[2]_i_31_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [26]),
        .I3(\y_1_0_3_reg_5414_reg[1]_i_14_n_6 ),
        .I4(p_assign_6_0_3_fu_1325_p2),
        .I5(p_assign_7_0_3_fu_1364_p2[26]),
        .O(\y_1_0_3_reg_5414[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_3_reg_5414[2]_i_14 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [25]),
        .I1(\y_1_0_3_reg_5414[2]_i_32_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [24]),
        .I3(\y_1_0_3_reg_5414_reg[2]_i_33_n_4 ),
        .I4(p_assign_6_0_3_fu_1325_p2),
        .I5(p_assign_7_0_3_fu_1364_p2[24]),
        .O(\y_1_0_3_reg_5414[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9033900009000933)) 
    \y_1_0_3_reg_5414[2]_i_15 
       (.I0(p_assign_7_0_3_fu_1364_p2[31]),
        .I1(\tmp_1_reg_5317_reg[31]_0 [31]),
        .I2(p_assign_7_0_3_fu_1364_p2[30]),
        .I3(p_assign_6_0_3_fu_1325_p2),
        .I4(\y_1_0_3_reg_5414_reg[1]_i_3_n_6 ),
        .I5(\tmp_1_reg_5317_reg[31]_0 [30]),
        .O(\y_1_0_3_reg_5414[2]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_3_reg_5414[2]_i_16 
       (.I0(\y_1_0_3_reg_5414[2]_i_35_n_0 ),
        .I1(p_assign_7_0_3_fu_1364_p2[28]),
        .I2(p_assign_6_0_3_fu_1325_p2),
        .I3(\y_1_0_3_reg_5414_reg[1]_i_14_n_4 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [28]),
        .O(\y_1_0_3_reg_5414[2]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_3_reg_5414[2]_i_17 
       (.I0(\y_1_0_3_reg_5414[2]_i_36_n_0 ),
        .I1(p_assign_7_0_3_fu_1364_p2[26]),
        .I2(p_assign_6_0_3_fu_1325_p2),
        .I3(\y_1_0_3_reg_5414_reg[1]_i_14_n_6 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [26]),
        .O(\y_1_0_3_reg_5414[2]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_3_reg_5414[2]_i_18 
       (.I0(\y_1_0_3_reg_5414[2]_i_37_n_0 ),
        .I1(p_assign_7_0_3_fu_1364_p2[24]),
        .I2(p_assign_6_0_3_fu_1325_p2),
        .I3(\y_1_0_3_reg_5414_reg[2]_i_33_n_4 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [24]),
        .O(\y_1_0_3_reg_5414[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_3_reg_5414[2]_i_20 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [23]),
        .I1(\y_1_0_3_reg_5414[2]_i_47_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [22]),
        .I3(\y_1_0_3_reg_5414_reg[2]_i_33_n_6 ),
        .I4(p_assign_6_0_3_fu_1325_p2),
        .I5(p_assign_7_0_3_fu_1364_p2[22]),
        .O(\y_1_0_3_reg_5414[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_3_reg_5414[2]_i_21 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [21]),
        .I1(\y_1_0_3_reg_5414[2]_i_48_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [20]),
        .I3(\y_1_0_3_reg_5414_reg[2]_i_49_n_4 ),
        .I4(p_assign_6_0_3_fu_1325_p2),
        .I5(p_assign_7_0_3_fu_1364_p2[20]),
        .O(\y_1_0_3_reg_5414[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_3_reg_5414[2]_i_22 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [19]),
        .I1(\y_1_0_3_reg_5414[2]_i_51_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [18]),
        .I3(\y_1_0_3_reg_5414_reg[2]_i_49_n_6 ),
        .I4(p_assign_6_0_3_fu_1325_p2),
        .I5(p_assign_7_0_3_fu_1364_p2[18]),
        .O(\y_1_0_3_reg_5414[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_3_reg_5414[2]_i_23 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [17]),
        .I1(\y_1_0_3_reg_5414[2]_i_52_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [16]),
        .I3(\y_1_0_3_reg_5414_reg[2]_i_53_n_4 ),
        .I4(p_assign_6_0_3_fu_1325_p2),
        .I5(p_assign_7_0_3_fu_1364_p2[16]),
        .O(\y_1_0_3_reg_5414[2]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_3_reg_5414[2]_i_24 
       (.I0(\y_1_0_3_reg_5414[2]_i_55_n_0 ),
        .I1(p_assign_7_0_3_fu_1364_p2[22]),
        .I2(p_assign_6_0_3_fu_1325_p2),
        .I3(\y_1_0_3_reg_5414_reg[2]_i_33_n_6 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [22]),
        .O(\y_1_0_3_reg_5414[2]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_3_reg_5414[2]_i_25 
       (.I0(\y_1_0_3_reg_5414[2]_i_56_n_0 ),
        .I1(p_assign_7_0_3_fu_1364_p2[20]),
        .I2(p_assign_6_0_3_fu_1325_p2),
        .I3(\y_1_0_3_reg_5414_reg[2]_i_49_n_4 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [20]),
        .O(\y_1_0_3_reg_5414[2]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_3_reg_5414[2]_i_26 
       (.I0(\y_1_0_3_reg_5414[2]_i_57_n_0 ),
        .I1(p_assign_7_0_3_fu_1364_p2[18]),
        .I2(p_assign_6_0_3_fu_1325_p2),
        .I3(\y_1_0_3_reg_5414_reg[2]_i_49_n_6 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [18]),
        .O(\y_1_0_3_reg_5414[2]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_3_reg_5414[2]_i_27 
       (.I0(\y_1_0_3_reg_5414[2]_i_58_n_0 ),
        .I1(p_assign_7_0_3_fu_1364_p2[16]),
        .I2(p_assign_6_0_3_fu_1325_p2),
        .I3(\y_1_0_3_reg_5414_reg[2]_i_53_n_4 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [16]),
        .O(\y_1_0_3_reg_5414[2]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_3_reg_5414[2]_i_29 
       (.I0(p_assign_7_0_3_fu_1364_p2[29]),
        .I1(p_assign_6_0_3_fu_1325_p2),
        .I2(\y_1_0_3_reg_5414_reg[1]_i_3_n_7 ),
        .O(\y_1_0_3_reg_5414[2]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \y_1_0_3_reg_5414[2]_i_3 
       (.I0(tmp_368_0_3_fu_1345_p2),
        .I1(p_assign_6_0_3_fu_1325_p2),
        .O(\y_1_0_3_reg_5414[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_3_reg_5414[2]_i_31 
       (.I0(p_assign_7_0_3_fu_1364_p2[27]),
        .I1(p_assign_6_0_3_fu_1325_p2),
        .I2(\y_1_0_3_reg_5414_reg[1]_i_14_n_5 ),
        .O(\y_1_0_3_reg_5414[2]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_3_reg_5414[2]_i_32 
       (.I0(p_assign_7_0_3_fu_1364_p2[25]),
        .I1(p_assign_6_0_3_fu_1325_p2),
        .I2(\y_1_0_3_reg_5414_reg[1]_i_14_n_7 ),
        .O(\y_1_0_3_reg_5414[2]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_3_reg_5414[2]_i_35 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [29]),
        .I1(\y_1_0_3_reg_5414_reg[1]_i_3_n_7 ),
        .I2(p_assign_6_0_3_fu_1325_p2),
        .I3(p_assign_7_0_3_fu_1364_p2[29]),
        .O(\y_1_0_3_reg_5414[2]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_3_reg_5414[2]_i_36 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [27]),
        .I1(\y_1_0_3_reg_5414_reg[1]_i_14_n_5 ),
        .I2(p_assign_6_0_3_fu_1325_p2),
        .I3(p_assign_7_0_3_fu_1364_p2[27]),
        .O(\y_1_0_3_reg_5414[2]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_3_reg_5414[2]_i_37 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [25]),
        .I1(\y_1_0_3_reg_5414_reg[1]_i_14_n_7 ),
        .I2(p_assign_6_0_3_fu_1325_p2),
        .I3(p_assign_7_0_3_fu_1364_p2[25]),
        .O(\y_1_0_3_reg_5414[2]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_3_reg_5414[2]_i_39 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [15]),
        .I1(\y_1_0_3_reg_5414[2]_i_82_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [14]),
        .I3(\y_1_0_3_reg_5414_reg[2]_i_53_n_6 ),
        .I4(p_assign_6_0_3_fu_1325_p2),
        .I5(p_assign_7_0_3_fu_1364_p2[14]),
        .O(\y_1_0_3_reg_5414[2]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_3_reg_5414[2]_i_40 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [13]),
        .I1(\y_1_0_3_reg_5414[2]_i_83_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [12]),
        .I3(\y_1_0_3_reg_5414_reg[2]_i_84_n_4 ),
        .I4(p_assign_6_0_3_fu_1325_p2),
        .I5(p_assign_7_0_3_fu_1364_p2[12]),
        .O(\y_1_0_3_reg_5414[2]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_3_reg_5414[2]_i_41 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [11]),
        .I1(\y_1_0_3_reg_5414[2]_i_86_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [10]),
        .I3(\y_1_0_3_reg_5414_reg[2]_i_84_n_6 ),
        .I4(p_assign_6_0_3_fu_1325_p2),
        .I5(p_assign_7_0_3_fu_1364_p2[10]),
        .O(\y_1_0_3_reg_5414[2]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_3_reg_5414[2]_i_42 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [9]),
        .I1(\y_1_0_3_reg_5414[2]_i_87_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [8]),
        .I3(\y_1_0_3_reg_5414_reg[2]_i_88_n_4 ),
        .I4(p_assign_6_0_3_fu_1325_p2),
        .I5(p_assign_7_0_3_fu_1364_p2[8]),
        .O(\y_1_0_3_reg_5414[2]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_3_reg_5414[2]_i_43 
       (.I0(\y_1_0_3_reg_5414[2]_i_90_n_0 ),
        .I1(p_assign_7_0_3_fu_1364_p2[14]),
        .I2(p_assign_6_0_3_fu_1325_p2),
        .I3(\y_1_0_3_reg_5414_reg[2]_i_53_n_6 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [14]),
        .O(\y_1_0_3_reg_5414[2]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_3_reg_5414[2]_i_44 
       (.I0(\y_1_0_3_reg_5414[2]_i_91_n_0 ),
        .I1(p_assign_7_0_3_fu_1364_p2[12]),
        .I2(p_assign_6_0_3_fu_1325_p2),
        .I3(\y_1_0_3_reg_5414_reg[2]_i_84_n_4 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [12]),
        .O(\y_1_0_3_reg_5414[2]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_3_reg_5414[2]_i_45 
       (.I0(\y_1_0_3_reg_5414[2]_i_92_n_0 ),
        .I1(p_assign_7_0_3_fu_1364_p2[10]),
        .I2(p_assign_6_0_3_fu_1325_p2),
        .I3(\y_1_0_3_reg_5414_reg[2]_i_84_n_6 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [10]),
        .O(\y_1_0_3_reg_5414[2]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_3_reg_5414[2]_i_46 
       (.I0(\y_1_0_3_reg_5414[2]_i_93_n_0 ),
        .I1(p_assign_7_0_3_fu_1364_p2[8]),
        .I2(p_assign_6_0_3_fu_1325_p2),
        .I3(\y_1_0_3_reg_5414_reg[2]_i_88_n_4 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [8]),
        .O(\y_1_0_3_reg_5414[2]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_3_reg_5414[2]_i_47 
       (.I0(p_assign_7_0_3_fu_1364_p2[23]),
        .I1(p_assign_6_0_3_fu_1325_p2),
        .I2(\y_1_0_3_reg_5414_reg[2]_i_33_n_5 ),
        .O(\y_1_0_3_reg_5414[2]_i_47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_3_reg_5414[2]_i_48 
       (.I0(p_assign_7_0_3_fu_1364_p2[21]),
        .I1(p_assign_6_0_3_fu_1325_p2),
        .I2(\y_1_0_3_reg_5414_reg[2]_i_33_n_7 ),
        .O(\y_1_0_3_reg_5414[2]_i_48_n_0 ));
  LUT5 #(
    .INIT(32'hD4DDD444)) 
    \y_1_0_3_reg_5414[2]_i_5 
       (.I0(tmp_1_reg_5317[0]),
        .I1(\t_V_reg_1015_reg_n_0_[0] ),
        .I2(p_assign_7_0_3_fu_1364_p2[1]),
        .I3(p_assign_6_0_3_fu_1325_p2),
        .I4(\y_1_0_3_reg_5414_reg[2]_i_2_n_7 ),
        .O(\y_1_0_3_reg_5414[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_3_reg_5414[2]_i_51 
       (.I0(p_assign_7_0_3_fu_1364_p2[19]),
        .I1(p_assign_6_0_3_fu_1325_p2),
        .I2(\y_1_0_3_reg_5414_reg[2]_i_49_n_5 ),
        .O(\y_1_0_3_reg_5414[2]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_3_reg_5414[2]_i_52 
       (.I0(p_assign_7_0_3_fu_1364_p2[17]),
        .I1(p_assign_6_0_3_fu_1325_p2),
        .I2(\y_1_0_3_reg_5414_reg[2]_i_49_n_7 ),
        .O(\y_1_0_3_reg_5414[2]_i_52_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_3_reg_5414[2]_i_55 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [23]),
        .I1(\y_1_0_3_reg_5414_reg[2]_i_33_n_5 ),
        .I2(p_assign_6_0_3_fu_1325_p2),
        .I3(p_assign_7_0_3_fu_1364_p2[23]),
        .O(\y_1_0_3_reg_5414[2]_i_55_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_3_reg_5414[2]_i_56 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [21]),
        .I1(\y_1_0_3_reg_5414_reg[2]_i_33_n_7 ),
        .I2(p_assign_6_0_3_fu_1325_p2),
        .I3(p_assign_7_0_3_fu_1364_p2[21]),
        .O(\y_1_0_3_reg_5414[2]_i_56_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_3_reg_5414[2]_i_57 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [19]),
        .I1(\y_1_0_3_reg_5414_reg[2]_i_49_n_5 ),
        .I2(p_assign_6_0_3_fu_1325_p2),
        .I3(p_assign_7_0_3_fu_1364_p2[19]),
        .O(\y_1_0_3_reg_5414[2]_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_3_reg_5414[2]_i_58 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [17]),
        .I1(\y_1_0_3_reg_5414_reg[2]_i_49_n_7 ),
        .I2(p_assign_6_0_3_fu_1325_p2),
        .I3(p_assign_7_0_3_fu_1364_p2[17]),
        .O(\y_1_0_3_reg_5414[2]_i_58_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_59 
       (.I0(\t_V_reg_1015_reg_n_0_[31] ),
        .O(\y_1_0_3_reg_5414[2]_i_59_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_3_reg_5414[2]_i_6 
       (.I0(p_assign_7_0_3_fu_1364_p2[2]),
        .I1(p_assign_6_0_3_fu_1325_p2),
        .I2(\y_1_0_3_reg_5414_reg[2]_i_2_n_6 ),
        .O(\y_1_0_3_reg_5414[2]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_60 
       (.I0(\t_V_reg_1015_reg_n_0_[30] ),
        .O(\y_1_0_3_reg_5414[2]_i_60_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_61 
       (.I0(\t_V_reg_1015_reg_n_0_[29] ),
        .O(\y_1_0_3_reg_5414[2]_i_61_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_62 
       (.I0(\t_V_reg_1015_reg_n_0_[28] ),
        .O(\y_1_0_3_reg_5414[2]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_63 
       (.I0(\t_V_reg_1015_reg_n_0_[27] ),
        .O(\y_1_0_3_reg_5414[2]_i_63_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_64 
       (.I0(\t_V_reg_1015_reg_n_0_[26] ),
        .O(\y_1_0_3_reg_5414[2]_i_64_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_65 
       (.I0(\t_V_reg_1015_reg_n_0_[25] ),
        .O(\y_1_0_3_reg_5414[2]_i_65_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_66 
       (.I0(\t_V_reg_1015_reg_n_0_[24] ),
        .O(\y_1_0_3_reg_5414[2]_i_66_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_67 
       (.I0(\t_V_reg_1015_reg_n_0_[23] ),
        .O(\y_1_0_3_reg_5414[2]_i_67_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_68 
       (.I0(\t_V_reg_1015_reg_n_0_[22] ),
        .O(\y_1_0_3_reg_5414[2]_i_68_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_69 
       (.I0(\t_V_reg_1015_reg_n_0_[21] ),
        .O(\y_1_0_3_reg_5414[2]_i_69_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_7 
       (.I0(\t_V_reg_1015_reg_n_0_[4] ),
        .O(\y_1_0_3_reg_5414[2]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_70 
       (.I0(\t_V_reg_1015_reg_n_0_[24] ),
        .O(\y_1_0_3_reg_5414[2]_i_70_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_71 
       (.I0(\t_V_reg_1015_reg_n_0_[23] ),
        .O(\y_1_0_3_reg_5414[2]_i_71_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_72 
       (.I0(\t_V_reg_1015_reg_n_0_[22] ),
        .O(\y_1_0_3_reg_5414[2]_i_72_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_73 
       (.I0(\t_V_reg_1015_reg_n_0_[21] ),
        .O(\y_1_0_3_reg_5414[2]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_3_reg_5414[2]_i_74 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [7]),
        .I1(\y_1_0_3_reg_5414[2]_i_110_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [6]),
        .I3(\y_1_0_3_reg_5414_reg[2]_i_88_n_6 ),
        .I4(p_assign_6_0_3_fu_1325_p2),
        .I5(p_assign_7_0_3_fu_1364_p2[6]),
        .O(\y_1_0_3_reg_5414[2]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_3_reg_5414[2]_i_75 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [5]),
        .I1(\y_1_0_3_reg_5414[2]_i_111_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [4]),
        .I3(\y_1_0_3_reg_5414_reg[2]_i_2_n_4 ),
        .I4(p_assign_6_0_3_fu_1325_p2),
        .I5(p_assign_7_0_3_fu_1364_p2[4]),
        .O(\y_1_0_3_reg_5414[2]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    \y_1_0_3_reg_5414[2]_i_76 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [3]),
        .I1(\y_1_0_3_reg_5414_reg[2]_i_2_n_5 ),
        .I2(p_assign_6_0_3_fu_1325_p2),
        .I3(p_assign_7_0_3_fu_1364_p2[3]),
        .I4(\tmp_1_reg_5317_reg[31]_0 [2]),
        .I5(\y_1_0_3_reg_5414[2]_i_6_n_0 ),
        .O(\y_1_0_3_reg_5414[2]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    \y_1_0_3_reg_5414[2]_i_77 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [1]),
        .I1(\y_1_0_3_reg_5414_reg[2]_i_2_n_7 ),
        .I2(p_assign_6_0_3_fu_1325_p2),
        .I3(p_assign_7_0_3_fu_1364_p2[1]),
        .I4(\tmp_1_reg_5317_reg[31]_0 [0]),
        .I5(\t_V_reg_1015_reg_n_0_[0] ),
        .O(\y_1_0_3_reg_5414[2]_i_77_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_3_reg_5414[2]_i_78 
       (.I0(\y_1_0_3_reg_5414[2]_i_112_n_0 ),
        .I1(p_assign_7_0_3_fu_1364_p2[6]),
        .I2(p_assign_6_0_3_fu_1325_p2),
        .I3(\y_1_0_3_reg_5414_reg[2]_i_88_n_6 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [6]),
        .O(\y_1_0_3_reg_5414[2]_i_78_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_3_reg_5414[2]_i_79 
       (.I0(\y_1_0_3_reg_5414[2]_i_113_n_0 ),
        .I1(p_assign_7_0_3_fu_1364_p2[4]),
        .I2(p_assign_6_0_3_fu_1325_p2),
        .I3(\y_1_0_3_reg_5414_reg[2]_i_2_n_4 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [4]),
        .O(\y_1_0_3_reg_5414[2]_i_79_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_8 
       (.I0(\t_V_reg_1015_reg_n_0_[3] ),
        .O(\y_1_0_3_reg_5414[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \y_1_0_3_reg_5414[2]_i_80 
       (.I0(p_assign_7_0_3_fu_1364_p2[3]),
        .I1(p_assign_6_0_3_fu_1325_p2),
        .I2(\y_1_0_3_reg_5414_reg[2]_i_2_n_5 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [3]),
        .I4(\y_1_0_3_reg_5414[2]_i_6_n_0 ),
        .I5(\tmp_1_reg_5317_reg[31]_0 [2]),
        .O(\y_1_0_3_reg_5414[2]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    \y_1_0_3_reg_5414[2]_i_81 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [0]),
        .I1(\t_V_reg_1015_reg_n_0_[0] ),
        .I2(p_assign_7_0_3_fu_1364_p2[1]),
        .I3(p_assign_6_0_3_fu_1325_p2),
        .I4(\y_1_0_3_reg_5414_reg[2]_i_2_n_7 ),
        .I5(\tmp_1_reg_5317_reg[31]_0 [1]),
        .O(\y_1_0_3_reg_5414[2]_i_81_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_3_reg_5414[2]_i_82 
       (.I0(p_assign_7_0_3_fu_1364_p2[15]),
        .I1(p_assign_6_0_3_fu_1325_p2),
        .I2(\y_1_0_3_reg_5414_reg[2]_i_53_n_5 ),
        .O(\y_1_0_3_reg_5414[2]_i_82_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_3_reg_5414[2]_i_83 
       (.I0(p_assign_7_0_3_fu_1364_p2[13]),
        .I1(p_assign_6_0_3_fu_1325_p2),
        .I2(\y_1_0_3_reg_5414_reg[2]_i_53_n_7 ),
        .O(\y_1_0_3_reg_5414[2]_i_83_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_3_reg_5414[2]_i_86 
       (.I0(p_assign_7_0_3_fu_1364_p2[11]),
        .I1(p_assign_6_0_3_fu_1325_p2),
        .I2(\y_1_0_3_reg_5414_reg[2]_i_84_n_5 ),
        .O(\y_1_0_3_reg_5414[2]_i_86_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_3_reg_5414[2]_i_87 
       (.I0(p_assign_7_0_3_fu_1364_p2[9]),
        .I1(p_assign_6_0_3_fu_1325_p2),
        .I2(\y_1_0_3_reg_5414_reg[2]_i_84_n_7 ),
        .O(\y_1_0_3_reg_5414[2]_i_87_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_9 
       (.I0(\t_V_reg_1015_reg_n_0_[2] ),
        .O(\y_1_0_3_reg_5414[2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_3_reg_5414[2]_i_90 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [15]),
        .I1(\y_1_0_3_reg_5414_reg[2]_i_53_n_5 ),
        .I2(p_assign_6_0_3_fu_1325_p2),
        .I3(p_assign_7_0_3_fu_1364_p2[15]),
        .O(\y_1_0_3_reg_5414[2]_i_90_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_3_reg_5414[2]_i_91 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [13]),
        .I1(\y_1_0_3_reg_5414_reg[2]_i_53_n_7 ),
        .I2(p_assign_6_0_3_fu_1325_p2),
        .I3(p_assign_7_0_3_fu_1364_p2[13]),
        .O(\y_1_0_3_reg_5414[2]_i_91_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_3_reg_5414[2]_i_92 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [11]),
        .I1(\y_1_0_3_reg_5414_reg[2]_i_84_n_5 ),
        .I2(p_assign_6_0_3_fu_1325_p2),
        .I3(p_assign_7_0_3_fu_1364_p2[11]),
        .O(\y_1_0_3_reg_5414[2]_i_92_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_3_reg_5414[2]_i_93 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [9]),
        .I1(\y_1_0_3_reg_5414_reg[2]_i_84_n_7 ),
        .I2(p_assign_6_0_3_fu_1325_p2),
        .I3(p_assign_7_0_3_fu_1364_p2[9]),
        .O(\y_1_0_3_reg_5414[2]_i_93_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_94 
       (.I0(\t_V_reg_1015_reg_n_0_[20] ),
        .O(\y_1_0_3_reg_5414[2]_i_94_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_95 
       (.I0(\t_V_reg_1015_reg_n_0_[19] ),
        .O(\y_1_0_3_reg_5414[2]_i_95_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_96 
       (.I0(\t_V_reg_1015_reg_n_0_[18] ),
        .O(\y_1_0_3_reg_5414[2]_i_96_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_97 
       (.I0(\t_V_reg_1015_reg_n_0_[17] ),
        .O(\y_1_0_3_reg_5414[2]_i_97_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_98 
       (.I0(\t_V_reg_1015_reg_n_0_[20] ),
        .O(\y_1_0_3_reg_5414[2]_i_98_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_3_reg_5414[2]_i_99 
       (.I0(\t_V_reg_1015_reg_n_0_[19] ),
        .O(\y_1_0_3_reg_5414[2]_i_99_n_0 ));
  FDRE \y_1_0_3_reg_5414_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\t_V_reg_1015_reg_n_0_[0] ),
        .Q(y_1_0_3_reg_5414[0]),
        .R(1'b0));
  FDRE \y_1_0_3_reg_5414_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(y_1_0_3_fu_1507_p3[1]),
        .Q(y_1_0_3_reg_5414[1]),
        .R(1'b0));
  CARRY4 \y_1_0_3_reg_5414_reg[1]_i_14 
       (.CI(\y_1_0_3_reg_5414_reg[2]_i_33_n_0 ),
        .CO({\y_1_0_3_reg_5414_reg[1]_i_14_n_0 ,\y_1_0_3_reg_5414_reg[1]_i_14_n_1 ,\y_1_0_3_reg_5414_reg[1]_i_14_n_2 ,\y_1_0_3_reg_5414_reg[1]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_1015_reg_n_0_[28] ,\t_V_reg_1015_reg_n_0_[27] ,\t_V_reg_1015_reg_n_0_[26] ,\t_V_reg_1015_reg_n_0_[25] }),
        .O({\y_1_0_3_reg_5414_reg[1]_i_14_n_4 ,\y_1_0_3_reg_5414_reg[1]_i_14_n_5 ,\y_1_0_3_reg_5414_reg[1]_i_14_n_6 ,\y_1_0_3_reg_5414_reg[1]_i_14_n_7 }),
        .S({\y_1_0_3_reg_5414[1]_i_31_n_0 ,\y_1_0_3_reg_5414[1]_i_32_n_0 ,\y_1_0_3_reg_5414[1]_i_33_n_0 ,\y_1_0_3_reg_5414[1]_i_34_n_0 }));
  CARRY4 \y_1_0_3_reg_5414_reg[1]_i_2 
       (.CI(\y_1_0_3_reg_5414_reg[1]_i_5_n_0 ),
        .CO({tmp_368_0_3_fu_1345_p2,\y_1_0_3_reg_5414_reg[1]_i_2_n_1 ,\y_1_0_3_reg_5414_reg[1]_i_2_n_2 ,\y_1_0_3_reg_5414_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_0_3_reg_5414[1]_i_6_n_0 ,\y_1_0_3_reg_5414[1]_i_7_n_0 ,\y_1_0_3_reg_5414[1]_i_8_n_0 ,\y_1_0_3_reg_5414[1]_i_9_n_0 }),
        .O(\NLW_y_1_0_3_reg_5414_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({\y_1_0_3_reg_5414[1]_i_10_n_0 ,\y_1_0_3_reg_5414[1]_i_11_n_0 ,\y_1_0_3_reg_5414[1]_i_12_n_0 ,\y_1_0_3_reg_5414[1]_i_13_n_0 }));
  CARRY4 \y_1_0_3_reg_5414_reg[1]_i_22 
       (.CI(\y_1_0_3_reg_5414_reg[1]_i_35_n_0 ),
        .CO({\y_1_0_3_reg_5414_reg[1]_i_22_n_0 ,\y_1_0_3_reg_5414_reg[1]_i_22_n_1 ,\y_1_0_3_reg_5414_reg[1]_i_22_n_2 ,\y_1_0_3_reg_5414_reg[1]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_0_3_reg_5414[1]_i_36_n_0 ,\y_1_0_3_reg_5414[1]_i_37_n_0 ,\y_1_0_3_reg_5414[1]_i_38_n_0 ,\y_1_0_3_reg_5414[1]_i_39_n_0 }),
        .O(\NLW_y_1_0_3_reg_5414_reg[1]_i_22_O_UNCONNECTED [3:0]),
        .S({\y_1_0_3_reg_5414[1]_i_40_n_0 ,\y_1_0_3_reg_5414[1]_i_41_n_0 ,\y_1_0_3_reg_5414[1]_i_42_n_0 ,\y_1_0_3_reg_5414[1]_i_43_n_0 }));
  CARRY4 \y_1_0_3_reg_5414_reg[1]_i_3 
       (.CI(\y_1_0_3_reg_5414_reg[1]_i_14_n_0 ),
        .CO({\NLW_y_1_0_3_reg_5414_reg[1]_i_3_CO_UNCONNECTED [3:2],\y_1_0_3_reg_5414_reg[1]_i_3_n_2 ,\y_1_0_3_reg_5414_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\t_V_reg_1015_reg_n_0_[30] ,\t_V_reg_1015_reg_n_0_[29] }),
        .O({\NLW_y_1_0_3_reg_5414_reg[1]_i_3_O_UNCONNECTED [3],p_assign_6_0_3_fu_1325_p2,\y_1_0_3_reg_5414_reg[1]_i_3_n_6 ,\y_1_0_3_reg_5414_reg[1]_i_3_n_7 }),
        .S({1'b0,\y_1_0_3_reg_5414[1]_i_15_n_0 ,\y_1_0_3_reg_5414[1]_i_16_n_0 ,\y_1_0_3_reg_5414[1]_i_17_n_0 }));
  CARRY4 \y_1_0_3_reg_5414_reg[1]_i_35 
       (.CI(1'b0),
        .CO({\y_1_0_3_reg_5414_reg[1]_i_35_n_0 ,\y_1_0_3_reg_5414_reg[1]_i_35_n_1 ,\y_1_0_3_reg_5414_reg[1]_i_35_n_2 ,\y_1_0_3_reg_5414_reg[1]_i_35_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_0_3_reg_5414[1]_i_44_n_0 ,\y_1_0_3_reg_5414[1]_i_45_n_0 ,\y_1_0_3_reg_5414[1]_i_46_n_0 ,\y_1_0_3_reg_5414[1]_i_47_n_0 }),
        .O(\NLW_y_1_0_3_reg_5414_reg[1]_i_35_O_UNCONNECTED [3:0]),
        .S({\y_1_0_3_reg_5414[1]_i_48_n_0 ,\y_1_0_3_reg_5414[1]_i_49_n_0 ,\y_1_0_3_reg_5414[1]_i_50_n_0 ,\y_1_0_3_reg_5414[1]_i_51_n_0 }));
  CARRY4 \y_1_0_3_reg_5414_reg[1]_i_4 
       (.CI(1'b0),
        .CO({\y_1_0_3_reg_5414_reg[1]_i_4_n_0 ,\y_1_0_3_reg_5414_reg[1]_i_4_n_1 ,\y_1_0_3_reg_5414_reg[1]_i_4_n_2 ,\y_1_0_3_reg_5414_reg[1]_i_4_n_3 }),
        .CYINIT(p_assign_7_fu_1175_p2[0]),
        .DI({1'b0,1'b0,\y_1_0_3_reg_5414[1]_i_18_n_0 ,1'b0}),
        .O(p_assign_7_0_3_fu_1364_p2[4:1]),
        .S({\y_1_0_3_reg_5414[1]_i_19_n_0 ,\y_1_0_3_reg_5414[1]_i_20_n_0 ,\t_V_reg_1015_reg_n_0_[2] ,\y_1_0_3_reg_5414[1]_i_21_n_0 }));
  CARRY4 \y_1_0_3_reg_5414_reg[1]_i_5 
       (.CI(\y_1_0_3_reg_5414_reg[1]_i_22_n_0 ),
        .CO({\y_1_0_3_reg_5414_reg[1]_i_5_n_0 ,\y_1_0_3_reg_5414_reg[1]_i_5_n_1 ,\y_1_0_3_reg_5414_reg[1]_i_5_n_2 ,\y_1_0_3_reg_5414_reg[1]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_0_3_reg_5414[1]_i_23_n_0 ,\y_1_0_3_reg_5414[1]_i_24_n_0 ,\y_1_0_3_reg_5414[1]_i_25_n_0 ,\y_1_0_3_reg_5414[1]_i_26_n_0 }),
        .O(\NLW_y_1_0_3_reg_5414_reg[1]_i_5_O_UNCONNECTED [3:0]),
        .S({\y_1_0_3_reg_5414[1]_i_27_n_0 ,\y_1_0_3_reg_5414[1]_i_28_n_0 ,\y_1_0_3_reg_5414[1]_i_29_n_0 ,\y_1_0_3_reg_5414[1]_i_30_n_0 }));
  FDRE \y_1_0_3_reg_5414_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(y_1_0_3_fu_1507_p3[2]),
        .Q(y_1_0_3_reg_5414[2]),
        .R(1'b0));
  CARRY4 \y_1_0_3_reg_5414_reg[2]_i_10 
       (.CI(\y_1_0_3_reg_5414_reg[2]_i_19_n_0 ),
        .CO({\y_1_0_3_reg_5414_reg[2]_i_10_n_0 ,\y_1_0_3_reg_5414_reg[2]_i_10_n_1 ,\y_1_0_3_reg_5414_reg[2]_i_10_n_2 ,\y_1_0_3_reg_5414_reg[2]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_0_3_reg_5414[2]_i_20_n_0 ,\y_1_0_3_reg_5414[2]_i_21_n_0 ,\y_1_0_3_reg_5414[2]_i_22_n_0 ,\y_1_0_3_reg_5414[2]_i_23_n_0 }),
        .O(\NLW_y_1_0_3_reg_5414_reg[2]_i_10_O_UNCONNECTED [3:0]),
        .S({\y_1_0_3_reg_5414[2]_i_24_n_0 ,\y_1_0_3_reg_5414[2]_i_25_n_0 ,\y_1_0_3_reg_5414[2]_i_26_n_0 ,\y_1_0_3_reg_5414[2]_i_27_n_0 }));
  CARRY4 \y_1_0_3_reg_5414_reg[2]_i_19 
       (.CI(\y_1_0_3_reg_5414_reg[2]_i_38_n_0 ),
        .CO({\y_1_0_3_reg_5414_reg[2]_i_19_n_0 ,\y_1_0_3_reg_5414_reg[2]_i_19_n_1 ,\y_1_0_3_reg_5414_reg[2]_i_19_n_2 ,\y_1_0_3_reg_5414_reg[2]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_0_3_reg_5414[2]_i_39_n_0 ,\y_1_0_3_reg_5414[2]_i_40_n_0 ,\y_1_0_3_reg_5414[2]_i_41_n_0 ,\y_1_0_3_reg_5414[2]_i_42_n_0 }),
        .O(\NLW_y_1_0_3_reg_5414_reg[2]_i_19_O_UNCONNECTED [3:0]),
        .S({\y_1_0_3_reg_5414[2]_i_43_n_0 ,\y_1_0_3_reg_5414[2]_i_44_n_0 ,\y_1_0_3_reg_5414[2]_i_45_n_0 ,\y_1_0_3_reg_5414[2]_i_46_n_0 }));
  CARRY4 \y_1_0_3_reg_5414_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\y_1_0_3_reg_5414_reg[2]_i_2_n_0 ,\y_1_0_3_reg_5414_reg[2]_i_2_n_1 ,\y_1_0_3_reg_5414_reg[2]_i_2_n_2 ,\y_1_0_3_reg_5414_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_1015_reg_n_0_[4] ,\t_V_reg_1015_reg_n_0_[3] ,\t_V_reg_1015_reg_n_0_[2] ,1'b0}),
        .O({\y_1_0_3_reg_5414_reg[2]_i_2_n_4 ,\y_1_0_3_reg_5414_reg[2]_i_2_n_5 ,\y_1_0_3_reg_5414_reg[2]_i_2_n_6 ,\y_1_0_3_reg_5414_reg[2]_i_2_n_7 }),
        .S({\y_1_0_3_reg_5414[2]_i_7_n_0 ,\y_1_0_3_reg_5414[2]_i_8_n_0 ,\y_1_0_3_reg_5414[2]_i_9_n_0 ,\t_V_reg_1015_reg_n_0_[1] }));
  CARRY4 \y_1_0_3_reg_5414_reg[2]_i_28 
       (.CI(\y_1_0_3_reg_5414_reg[2]_i_30_n_0 ),
        .CO({\NLW_y_1_0_3_reg_5414_reg[2]_i_28_CO_UNCONNECTED [3:2],\y_1_0_3_reg_5414_reg[2]_i_28_n_2 ,\y_1_0_3_reg_5414_reg[2]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_1_0_3_reg_5414_reg[2]_i_28_O_UNCONNECTED [3],p_assign_7_0_3_fu_1364_p2[31:29]}),
        .S({1'b0,\y_1_0_3_reg_5414[2]_i_59_n_0 ,\y_1_0_3_reg_5414[2]_i_60_n_0 ,\y_1_0_3_reg_5414[2]_i_61_n_0 }));
  CARRY4 \y_1_0_3_reg_5414_reg[2]_i_30 
       (.CI(\y_1_0_3_reg_5414_reg[2]_i_34_n_0 ),
        .CO({\y_1_0_3_reg_5414_reg[2]_i_30_n_0 ,\y_1_0_3_reg_5414_reg[2]_i_30_n_1 ,\y_1_0_3_reg_5414_reg[2]_i_30_n_2 ,\y_1_0_3_reg_5414_reg[2]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_0_3_fu_1364_p2[28:25]),
        .S({\y_1_0_3_reg_5414[2]_i_62_n_0 ,\y_1_0_3_reg_5414[2]_i_63_n_0 ,\y_1_0_3_reg_5414[2]_i_64_n_0 ,\y_1_0_3_reg_5414[2]_i_65_n_0 }));
  CARRY4 \y_1_0_3_reg_5414_reg[2]_i_33 
       (.CI(\y_1_0_3_reg_5414_reg[2]_i_49_n_0 ),
        .CO({\y_1_0_3_reg_5414_reg[2]_i_33_n_0 ,\y_1_0_3_reg_5414_reg[2]_i_33_n_1 ,\y_1_0_3_reg_5414_reg[2]_i_33_n_2 ,\y_1_0_3_reg_5414_reg[2]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_1015_reg_n_0_[24] ,\t_V_reg_1015_reg_n_0_[23] ,\t_V_reg_1015_reg_n_0_[22] ,\t_V_reg_1015_reg_n_0_[21] }),
        .O({\y_1_0_3_reg_5414_reg[2]_i_33_n_4 ,\y_1_0_3_reg_5414_reg[2]_i_33_n_5 ,\y_1_0_3_reg_5414_reg[2]_i_33_n_6 ,\y_1_0_3_reg_5414_reg[2]_i_33_n_7 }),
        .S({\y_1_0_3_reg_5414[2]_i_66_n_0 ,\y_1_0_3_reg_5414[2]_i_67_n_0 ,\y_1_0_3_reg_5414[2]_i_68_n_0 ,\y_1_0_3_reg_5414[2]_i_69_n_0 }));
  CARRY4 \y_1_0_3_reg_5414_reg[2]_i_34 
       (.CI(\y_1_0_3_reg_5414_reg[2]_i_50_n_0 ),
        .CO({\y_1_0_3_reg_5414_reg[2]_i_34_n_0 ,\y_1_0_3_reg_5414_reg[2]_i_34_n_1 ,\y_1_0_3_reg_5414_reg[2]_i_34_n_2 ,\y_1_0_3_reg_5414_reg[2]_i_34_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_0_3_fu_1364_p2[24:21]),
        .S({\y_1_0_3_reg_5414[2]_i_70_n_0 ,\y_1_0_3_reg_5414[2]_i_71_n_0 ,\y_1_0_3_reg_5414[2]_i_72_n_0 ,\y_1_0_3_reg_5414[2]_i_73_n_0 }));
  CARRY4 \y_1_0_3_reg_5414_reg[2]_i_38 
       (.CI(1'b0),
        .CO({\y_1_0_3_reg_5414_reg[2]_i_38_n_0 ,\y_1_0_3_reg_5414_reg[2]_i_38_n_1 ,\y_1_0_3_reg_5414_reg[2]_i_38_n_2 ,\y_1_0_3_reg_5414_reg[2]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_0_3_reg_5414[2]_i_74_n_0 ,\y_1_0_3_reg_5414[2]_i_75_n_0 ,\y_1_0_3_reg_5414[2]_i_76_n_0 ,\y_1_0_3_reg_5414[2]_i_77_n_0 }),
        .O(\NLW_y_1_0_3_reg_5414_reg[2]_i_38_O_UNCONNECTED [3:0]),
        .S({\y_1_0_3_reg_5414[2]_i_78_n_0 ,\y_1_0_3_reg_5414[2]_i_79_n_0 ,\y_1_0_3_reg_5414[2]_i_80_n_0 ,\y_1_0_3_reg_5414[2]_i_81_n_0 }));
  CARRY4 \y_1_0_3_reg_5414_reg[2]_i_4 
       (.CI(\y_1_0_3_reg_5414_reg[2]_i_10_n_0 ),
        .CO({\y_1_0_3_reg_5414_reg[2]_i_4_n_0 ,\y_1_0_3_reg_5414_reg[2]_i_4_n_1 ,\y_1_0_3_reg_5414_reg[2]_i_4_n_2 ,\y_1_0_3_reg_5414_reg[2]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_0_3_reg_5414[2]_i_11_n_0 ,\y_1_0_3_reg_5414[2]_i_12_n_0 ,\y_1_0_3_reg_5414[2]_i_13_n_0 ,\y_1_0_3_reg_5414[2]_i_14_n_0 }),
        .O(\NLW_y_1_0_3_reg_5414_reg[2]_i_4_O_UNCONNECTED [3:0]),
        .S({\y_1_0_3_reg_5414[2]_i_15_n_0 ,\y_1_0_3_reg_5414[2]_i_16_n_0 ,\y_1_0_3_reg_5414[2]_i_17_n_0 ,\y_1_0_3_reg_5414[2]_i_18_n_0 }));
  CARRY4 \y_1_0_3_reg_5414_reg[2]_i_49 
       (.CI(\y_1_0_3_reg_5414_reg[2]_i_53_n_0 ),
        .CO({\y_1_0_3_reg_5414_reg[2]_i_49_n_0 ,\y_1_0_3_reg_5414_reg[2]_i_49_n_1 ,\y_1_0_3_reg_5414_reg[2]_i_49_n_2 ,\y_1_0_3_reg_5414_reg[2]_i_49_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_1015_reg_n_0_[20] ,\t_V_reg_1015_reg_n_0_[19] ,\t_V_reg_1015_reg_n_0_[18] ,\t_V_reg_1015_reg_n_0_[17] }),
        .O({\y_1_0_3_reg_5414_reg[2]_i_49_n_4 ,\y_1_0_3_reg_5414_reg[2]_i_49_n_5 ,\y_1_0_3_reg_5414_reg[2]_i_49_n_6 ,\y_1_0_3_reg_5414_reg[2]_i_49_n_7 }),
        .S({\y_1_0_3_reg_5414[2]_i_94_n_0 ,\y_1_0_3_reg_5414[2]_i_95_n_0 ,\y_1_0_3_reg_5414[2]_i_96_n_0 ,\y_1_0_3_reg_5414[2]_i_97_n_0 }));
  CARRY4 \y_1_0_3_reg_5414_reg[2]_i_50 
       (.CI(\y_1_0_3_reg_5414_reg[2]_i_54_n_0 ),
        .CO({\y_1_0_3_reg_5414_reg[2]_i_50_n_0 ,\y_1_0_3_reg_5414_reg[2]_i_50_n_1 ,\y_1_0_3_reg_5414_reg[2]_i_50_n_2 ,\y_1_0_3_reg_5414_reg[2]_i_50_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_0_3_fu_1364_p2[20:17]),
        .S({\y_1_0_3_reg_5414[2]_i_98_n_0 ,\y_1_0_3_reg_5414[2]_i_99_n_0 ,\y_1_0_3_reg_5414[2]_i_100_n_0 ,\y_1_0_3_reg_5414[2]_i_101_n_0 }));
  CARRY4 \y_1_0_3_reg_5414_reg[2]_i_53 
       (.CI(\y_1_0_3_reg_5414_reg[2]_i_84_n_0 ),
        .CO({\y_1_0_3_reg_5414_reg[2]_i_53_n_0 ,\y_1_0_3_reg_5414_reg[2]_i_53_n_1 ,\y_1_0_3_reg_5414_reg[2]_i_53_n_2 ,\y_1_0_3_reg_5414_reg[2]_i_53_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_1015_reg_n_0_[16] ,\t_V_reg_1015_reg_n_0_[15] ,\t_V_reg_1015_reg_n_0_[14] ,\t_V_reg_1015_reg_n_0_[13] }),
        .O({\y_1_0_3_reg_5414_reg[2]_i_53_n_4 ,\y_1_0_3_reg_5414_reg[2]_i_53_n_5 ,\y_1_0_3_reg_5414_reg[2]_i_53_n_6 ,\y_1_0_3_reg_5414_reg[2]_i_53_n_7 }),
        .S({\y_1_0_3_reg_5414[2]_i_102_n_0 ,\y_1_0_3_reg_5414[2]_i_103_n_0 ,\y_1_0_3_reg_5414[2]_i_104_n_0 ,\y_1_0_3_reg_5414[2]_i_105_n_0 }));
  CARRY4 \y_1_0_3_reg_5414_reg[2]_i_54 
       (.CI(\y_1_0_3_reg_5414_reg[2]_i_85_n_0 ),
        .CO({\y_1_0_3_reg_5414_reg[2]_i_54_n_0 ,\y_1_0_3_reg_5414_reg[2]_i_54_n_1 ,\y_1_0_3_reg_5414_reg[2]_i_54_n_2 ,\y_1_0_3_reg_5414_reg[2]_i_54_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_0_3_fu_1364_p2[16:13]),
        .S({\y_1_0_3_reg_5414[2]_i_106_n_0 ,\y_1_0_3_reg_5414[2]_i_107_n_0 ,\y_1_0_3_reg_5414[2]_i_108_n_0 ,\y_1_0_3_reg_5414[2]_i_109_n_0 }));
  CARRY4 \y_1_0_3_reg_5414_reg[2]_i_84 
       (.CI(\y_1_0_3_reg_5414_reg[2]_i_88_n_0 ),
        .CO({\y_1_0_3_reg_5414_reg[2]_i_84_n_0 ,\y_1_0_3_reg_5414_reg[2]_i_84_n_1 ,\y_1_0_3_reg_5414_reg[2]_i_84_n_2 ,\y_1_0_3_reg_5414_reg[2]_i_84_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_1015_reg_n_0_[12] ,\t_V_reg_1015_reg_n_0_[11] ,\t_V_reg_1015_reg_n_0_[10] ,\t_V_reg_1015_reg_n_0_[9] }),
        .O({\y_1_0_3_reg_5414_reg[2]_i_84_n_4 ,\y_1_0_3_reg_5414_reg[2]_i_84_n_5 ,\y_1_0_3_reg_5414_reg[2]_i_84_n_6 ,\y_1_0_3_reg_5414_reg[2]_i_84_n_7 }),
        .S({\y_1_0_3_reg_5414[2]_i_114_n_0 ,\y_1_0_3_reg_5414[2]_i_115_n_0 ,\y_1_0_3_reg_5414[2]_i_116_n_0 ,\y_1_0_3_reg_5414[2]_i_117_n_0 }));
  CARRY4 \y_1_0_3_reg_5414_reg[2]_i_85 
       (.CI(\y_1_0_3_reg_5414_reg[2]_i_89_n_0 ),
        .CO({\y_1_0_3_reg_5414_reg[2]_i_85_n_0 ,\y_1_0_3_reg_5414_reg[2]_i_85_n_1 ,\y_1_0_3_reg_5414_reg[2]_i_85_n_2 ,\y_1_0_3_reg_5414_reg[2]_i_85_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_0_3_fu_1364_p2[12:9]),
        .S({\y_1_0_3_reg_5414[2]_i_118_n_0 ,\y_1_0_3_reg_5414[2]_i_119_n_0 ,\y_1_0_3_reg_5414[2]_i_120_n_0 ,\y_1_0_3_reg_5414[2]_i_121_n_0 }));
  CARRY4 \y_1_0_3_reg_5414_reg[2]_i_88 
       (.CI(\y_1_0_3_reg_5414_reg[2]_i_2_n_0 ),
        .CO({\y_1_0_3_reg_5414_reg[2]_i_88_n_0 ,\y_1_0_3_reg_5414_reg[2]_i_88_n_1 ,\y_1_0_3_reg_5414_reg[2]_i_88_n_2 ,\y_1_0_3_reg_5414_reg[2]_i_88_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_1015_reg_n_0_[8] ,\t_V_reg_1015_reg_n_0_[7] ,\t_V_reg_1015_reg_n_0_[6] ,\t_V_reg_1015_reg_n_0_[5] }),
        .O({\y_1_0_3_reg_5414_reg[2]_i_88_n_4 ,\y_1_0_3_reg_5414_reg[2]_i_88_n_5 ,\y_1_0_3_reg_5414_reg[2]_i_88_n_6 ,\y_1_0_3_reg_5414_reg[2]_i_88_n_7 }),
        .S({\y_1_0_3_reg_5414[2]_i_122_n_0 ,\y_1_0_3_reg_5414[2]_i_123_n_0 ,\y_1_0_3_reg_5414[2]_i_124_n_0 ,\y_1_0_3_reg_5414[2]_i_125_n_0 }));
  CARRY4 \y_1_0_3_reg_5414_reg[2]_i_89 
       (.CI(\y_1_0_3_reg_5414_reg[1]_i_4_n_0 ),
        .CO({\y_1_0_3_reg_5414_reg[2]_i_89_n_0 ,\y_1_0_3_reg_5414_reg[2]_i_89_n_1 ,\y_1_0_3_reg_5414_reg[2]_i_89_n_2 ,\y_1_0_3_reg_5414_reg[2]_i_89_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_0_3_fu_1364_p2[8:5]),
        .S({\y_1_0_3_reg_5414[2]_i_126_n_0 ,\y_1_0_3_reg_5414[2]_i_127_n_0 ,\y_1_0_3_reg_5414[2]_i_128_n_0 ,\y_1_0_3_reg_5414[2]_i_129_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB1)) 
    \y_1_0_4_reg_5419[0]_i_1 
       (.I0(p_assign_6_0_4_fu_1388_p2),
        .I1(\t_V_reg_1015_reg_n_0_[0] ),
        .I2(p_assign_7_0_4_fu_1427_p2[0]),
        .O(y_1_0_4_fu_1523_p3[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[0]_i_10 
       (.I0(\t_V_reg_1015_reg_n_0_[2] ),
        .O(\y_1_0_4_reg_5419[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[0]_i_11 
       (.I0(\t_V_reg_1015_reg_n_0_[0] ),
        .O(\y_1_0_4_reg_5419[0]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[0]_i_12 
       (.I0(\t_V_reg_1015_reg_n_0_[28] ),
        .O(\y_1_0_4_reg_5419[0]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[0]_i_13 
       (.I0(\t_V_reg_1015_reg_n_0_[27] ),
        .O(\y_1_0_4_reg_5419[0]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[0]_i_14 
       (.I0(\t_V_reg_1015_reg_n_0_[26] ),
        .O(\y_1_0_4_reg_5419[0]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[0]_i_15 
       (.I0(\t_V_reg_1015_reg_n_0_[25] ),
        .O(\y_1_0_4_reg_5419[0]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[0]_i_5 
       (.I0(\t_V_reg_1015_reg_n_0_[31] ),
        .O(\y_1_0_4_reg_5419[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[0]_i_6 
       (.I0(\t_V_reg_1015_reg_n_0_[30] ),
        .O(\y_1_0_4_reg_5419[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[0]_i_7 
       (.I0(\t_V_reg_1015_reg_n_0_[29] ),
        .O(\y_1_0_4_reg_5419[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[0]_i_8 
       (.I0(\t_V_reg_1015_reg_n_0_[1] ),
        .O(\y_1_0_4_reg_5419[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[0]_i_9 
       (.I0(\t_V_reg_1015_reg_n_0_[3] ),
        .O(\y_1_0_4_reg_5419[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hB88BB8B8B8B8B88B)) 
    \y_1_0_4_reg_5419[1]_i_1 
       (.I0(\y_1_reg_5399_reg[2]_i_2_n_7 ),
        .I1(\y_1_0_4_reg_5419[2]_i_3_n_0 ),
        .I2(\y_1_0_4_reg_5419[1]_i_2_n_0 ),
        .I3(\y_1_0_4_reg_5419_reg[2]_i_4_n_0 ),
        .I4(tmp_1_reg_5317[0]),
        .I5(\y_1_0_4_reg_5419[1]_i_3_n_0 ),
        .O(y_1_0_4_fu_1523_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_4_reg_5419[1]_i_2 
       (.I0(p_assign_7_0_4_fu_1427_p2[1]),
        .I1(p_assign_6_0_4_fu_1388_p2),
        .I2(\y_1_reg_5399_reg[2]_i_2_n_7 ),
        .O(\y_1_0_4_reg_5419[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h5C)) 
    \y_1_0_4_reg_5419[1]_i_3 
       (.I0(p_assign_7_0_4_fu_1427_p2[0]),
        .I1(\t_V_reg_1015_reg_n_0_[0] ),
        .I2(p_assign_6_0_4_fu_1388_p2),
        .O(\y_1_0_4_reg_5419[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8888BB8BB8B88)) 
    \y_1_0_4_reg_5419[2]_i_1 
       (.I0(\y_1_0_4_reg_5419_reg[2]_i_2_n_6 ),
        .I1(\y_1_0_4_reg_5419[2]_i_3_n_0 ),
        .I2(\y_1_0_4_reg_5419_reg[2]_i_4_n_0 ),
        .I3(\y_1_0_4_reg_5419[2]_i_5_n_0 ),
        .I4(\y_1_0_4_reg_5419[2]_i_6_n_0 ),
        .I5(p_neg394_i_reg_5322[1]),
        .O(y_1_0_4_fu_1523_p3[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_4_reg_5419[2]_i_100 
       (.I0(\y_1_0_4_reg_5419_reg[2]_i_77_n_7 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [13]),
        .I2(\y_1_0_4_reg_5419_reg[2]_i_114_n_4 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [12]),
        .O(\y_1_0_4_reg_5419[2]_i_100_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_4_reg_5419[2]_i_101 
       (.I0(\y_1_0_4_reg_5419_reg[2]_i_114_n_5 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [11]),
        .I2(\y_1_0_4_reg_5419_reg[2]_i_114_n_6 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [10]),
        .O(\y_1_0_4_reg_5419[2]_i_101_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_4_reg_5419[2]_i_102 
       (.I0(\y_1_0_4_reg_5419_reg[2]_i_114_n_7 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [9]),
        .I2(\y_1_0_4_reg_5419_reg[2]_i_118_n_4 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [8]),
        .O(\y_1_0_4_reg_5419[2]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_4_reg_5419[2]_i_103 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [7]),
        .I1(\y_1_0_4_reg_5419[2]_i_147_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [6]),
        .I3(\y_1_0_4_reg_5419_reg[2]_i_118_n_6 ),
        .I4(p_assign_6_0_4_fu_1388_p2),
        .I5(p_assign_7_0_4_fu_1427_p2[6]),
        .O(\y_1_0_4_reg_5419[2]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_4_reg_5419[2]_i_104 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [5]),
        .I1(\y_1_0_4_reg_5419[2]_i_149_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [4]),
        .I3(\y_1_0_4_reg_5419_reg[2]_i_2_n_4 ),
        .I4(p_assign_6_0_4_fu_1388_p2),
        .I5(p_assign_7_0_4_fu_1427_p2[4]),
        .O(\y_1_0_4_reg_5419[2]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    \y_1_0_4_reg_5419[2]_i_105 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [3]),
        .I1(\y_1_0_4_reg_5419_reg[2]_i_2_n_5 ),
        .I2(p_assign_6_0_4_fu_1388_p2),
        .I3(p_assign_7_0_4_fu_1427_p2[3]),
        .I4(\tmp_1_reg_5317_reg[31]_0 [2]),
        .I5(\y_1_0_4_reg_5419[2]_i_6_n_0 ),
        .O(\y_1_0_4_reg_5419[2]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hABFB02A202A202A2)) 
    \y_1_0_4_reg_5419[2]_i_106 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [1]),
        .I1(\y_1_reg_5399_reg[2]_i_2_n_7 ),
        .I2(p_assign_6_0_4_fu_1388_p2),
        .I3(p_assign_7_0_4_fu_1427_p2[1]),
        .I4(\y_1_0_4_reg_5419[1]_i_3_n_0 ),
        .I5(\tmp_1_reg_5317_reg[31]_0 [0]),
        .O(\y_1_0_4_reg_5419[2]_i_106_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_4_reg_5419[2]_i_107 
       (.I0(\y_1_0_4_reg_5419[2]_i_150_n_0 ),
        .I1(p_assign_7_0_4_fu_1427_p2[6]),
        .I2(p_assign_6_0_4_fu_1388_p2),
        .I3(\y_1_0_4_reg_5419_reg[2]_i_118_n_6 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [6]),
        .O(\y_1_0_4_reg_5419[2]_i_107_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_4_reg_5419[2]_i_108 
       (.I0(\y_1_0_4_reg_5419[2]_i_151_n_0 ),
        .I1(p_assign_7_0_4_fu_1427_p2[4]),
        .I2(p_assign_6_0_4_fu_1388_p2),
        .I3(\y_1_0_4_reg_5419_reg[2]_i_2_n_4 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [4]),
        .O(\y_1_0_4_reg_5419[2]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \y_1_0_4_reg_5419[2]_i_109 
       (.I0(p_assign_7_0_4_fu_1427_p2[3]),
        .I1(p_assign_6_0_4_fu_1388_p2),
        .I2(\y_1_0_4_reg_5419_reg[2]_i_2_n_5 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [3]),
        .I4(\y_1_0_4_reg_5419[2]_i_6_n_0 ),
        .I5(\tmp_1_reg_5317_reg[31]_0 [2]),
        .O(\y_1_0_4_reg_5419[2]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'h0000B847B8470000)) 
    \y_1_0_4_reg_5419[2]_i_110 
       (.I0(p_assign_7_0_4_fu_1427_p2[1]),
        .I1(p_assign_6_0_4_fu_1388_p2),
        .I2(\y_1_reg_5399_reg[2]_i_2_n_7 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [1]),
        .I4(\y_1_0_4_reg_5419[1]_i_3_n_0 ),
        .I5(\tmp_1_reg_5317_reg[31]_0 [0]),
        .O(\y_1_0_4_reg_5419[2]_i_110_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_4_reg_5419[2]_i_111 
       (.I0(p_assign_7_0_4_fu_1427_p2[15]),
        .I1(p_assign_6_0_4_fu_1388_p2),
        .I2(\y_1_0_4_reg_5419_reg[2]_i_77_n_5 ),
        .O(\y_1_0_4_reg_5419[2]_i_111_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_4_reg_5419[2]_i_113 
       (.I0(p_assign_7_0_4_fu_1427_p2[13]),
        .I1(p_assign_6_0_4_fu_1388_p2),
        .I2(\y_1_0_4_reg_5419_reg[2]_i_77_n_7 ),
        .O(\y_1_0_4_reg_5419[2]_i_113_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_4_reg_5419[2]_i_115 
       (.I0(p_assign_7_0_4_fu_1427_p2[11]),
        .I1(p_assign_6_0_4_fu_1388_p2),
        .I2(\y_1_0_4_reg_5419_reg[2]_i_114_n_5 ),
        .O(\y_1_0_4_reg_5419[2]_i_115_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_4_reg_5419[2]_i_117 
       (.I0(p_assign_7_0_4_fu_1427_p2[9]),
        .I1(p_assign_6_0_4_fu_1388_p2),
        .I2(\y_1_0_4_reg_5419_reg[2]_i_114_n_7 ),
        .O(\y_1_0_4_reg_5419[2]_i_117_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_4_reg_5419[2]_i_119 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [15]),
        .I1(\y_1_0_4_reg_5419_reg[2]_i_77_n_5 ),
        .I2(p_assign_6_0_4_fu_1388_p2),
        .I3(p_assign_7_0_4_fu_1427_p2[15]),
        .O(\y_1_0_4_reg_5419[2]_i_119_n_0 ));
  LUT6 #(
    .INIT(64'h40404540D040D540)) 
    \y_1_0_4_reg_5419[2]_i_12 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [31]),
        .I1(p_assign_7_0_4_fu_1427_p2[31]),
        .I2(p_assign_6_0_4_fu_1388_p2),
        .I3(\tmp_1_reg_5317_reg[31]_0 [30]),
        .I4(\y_1_0_4_reg_5419_reg[0]_i_2_n_6 ),
        .I5(p_assign_7_0_4_fu_1427_p2[30]),
        .O(\y_1_0_4_reg_5419[2]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_4_reg_5419[2]_i_120 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [13]),
        .I1(\y_1_0_4_reg_5419_reg[2]_i_77_n_7 ),
        .I2(p_assign_6_0_4_fu_1388_p2),
        .I3(p_assign_7_0_4_fu_1427_p2[13]),
        .O(\y_1_0_4_reg_5419[2]_i_120_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_4_reg_5419[2]_i_121 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [11]),
        .I1(\y_1_0_4_reg_5419_reg[2]_i_114_n_5 ),
        .I2(p_assign_6_0_4_fu_1388_p2),
        .I3(p_assign_7_0_4_fu_1427_p2[11]),
        .O(\y_1_0_4_reg_5419[2]_i_121_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_4_reg_5419[2]_i_122 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [9]),
        .I1(\y_1_0_4_reg_5419_reg[2]_i_114_n_7 ),
        .I2(p_assign_6_0_4_fu_1388_p2),
        .I3(p_assign_7_0_4_fu_1427_p2[9]),
        .O(\y_1_0_4_reg_5419[2]_i_122_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_123 
       (.I0(\t_V_reg_1015_reg_n_0_[23] ),
        .O(\y_1_0_4_reg_5419[2]_i_123_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_124 
       (.I0(\t_V_reg_1015_reg_n_0_[22] ),
        .O(\y_1_0_4_reg_5419[2]_i_124_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_125 
       (.I0(\t_V_reg_1015_reg_n_0_[21] ),
        .O(\y_1_0_4_reg_5419[2]_i_125_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_126 
       (.I0(\t_V_reg_1015_reg_n_0_[20] ),
        .O(\y_1_0_4_reg_5419[2]_i_126_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_127 
       (.I0(\t_V_reg_1015_reg_n_0_[20] ),
        .O(\y_1_0_4_reg_5419[2]_i_127_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_128 
       (.I0(\t_V_reg_1015_reg_n_0_[19] ),
        .O(\y_1_0_4_reg_5419[2]_i_128_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_129 
       (.I0(\t_V_reg_1015_reg_n_0_[18] ),
        .O(\y_1_0_4_reg_5419[2]_i_129_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_4_reg_5419[2]_i_13 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [29]),
        .I1(\y_1_0_4_reg_5419[2]_i_40_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [28]),
        .I3(\y_1_0_4_reg_5419_reg[0]_i_4_n_4 ),
        .I4(p_assign_6_0_4_fu_1388_p2),
        .I5(p_assign_7_0_4_fu_1427_p2[28]),
        .O(\y_1_0_4_reg_5419[2]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_130 
       (.I0(\t_V_reg_1015_reg_n_0_[17] ),
        .O(\y_1_0_4_reg_5419[2]_i_130_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_131 
       (.I0(\t_V_reg_1015_reg_n_0_[19] ),
        .O(\y_1_0_4_reg_5419[2]_i_131_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_132 
       (.I0(\t_V_reg_1015_reg_n_0_[18] ),
        .O(\y_1_0_4_reg_5419[2]_i_132_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_133 
       (.I0(\t_V_reg_1015_reg_n_0_[17] ),
        .O(\y_1_0_4_reg_5419[2]_i_133_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_134 
       (.I0(\t_V_reg_1015_reg_n_0_[16] ),
        .O(\y_1_0_4_reg_5419[2]_i_134_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_135 
       (.I0(\t_V_reg_1015_reg_n_0_[16] ),
        .O(\y_1_0_4_reg_5419[2]_i_135_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_136 
       (.I0(\t_V_reg_1015_reg_n_0_[15] ),
        .O(\y_1_0_4_reg_5419[2]_i_136_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_137 
       (.I0(\t_V_reg_1015_reg_n_0_[14] ),
        .O(\y_1_0_4_reg_5419[2]_i_137_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_138 
       (.I0(\t_V_reg_1015_reg_n_0_[13] ),
        .O(\y_1_0_4_reg_5419[2]_i_138_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_4_reg_5419[2]_i_139 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [7]),
        .I1(\y_1_0_4_reg_5419_reg[2]_i_118_n_5 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [6]),
        .I3(\y_1_0_4_reg_5419_reg[2]_i_118_n_6 ),
        .O(\y_1_0_4_reg_5419[2]_i_139_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_4_reg_5419[2]_i_14 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [27]),
        .I1(\y_1_0_4_reg_5419[2]_i_41_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [26]),
        .I3(\y_1_0_4_reg_5419_reg[0]_i_4_n_6 ),
        .I4(p_assign_6_0_4_fu_1388_p2),
        .I5(p_assign_7_0_4_fu_1427_p2[26]),
        .O(\y_1_0_4_reg_5419[2]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_4_reg_5419[2]_i_140 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [5]),
        .I1(\y_1_0_4_reg_5419_reg[2]_i_118_n_7 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [4]),
        .I3(\y_1_0_4_reg_5419_reg[2]_i_2_n_4 ),
        .O(\y_1_0_4_reg_5419[2]_i_140_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_4_reg_5419[2]_i_141 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [3]),
        .I1(\y_1_0_4_reg_5419_reg[2]_i_2_n_5 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [2]),
        .I3(\y_1_0_4_reg_5419_reg[2]_i_2_n_6 ),
        .O(\y_1_0_4_reg_5419[2]_i_141_n_0 ));
  LUT4 #(
    .INIT(16'hB222)) 
    \y_1_0_4_reg_5419[2]_i_142 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [1]),
        .I1(\y_1_reg_5399_reg[2]_i_2_n_7 ),
        .I2(\t_V_reg_1015_reg_n_0_[0] ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [0]),
        .O(\y_1_0_4_reg_5419[2]_i_142_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_4_reg_5419[2]_i_143 
       (.I0(\y_1_0_4_reg_5419_reg[2]_i_118_n_5 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [7]),
        .I2(\y_1_0_4_reg_5419_reg[2]_i_118_n_6 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [6]),
        .O(\y_1_0_4_reg_5419[2]_i_143_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_4_reg_5419[2]_i_144 
       (.I0(\y_1_0_4_reg_5419_reg[2]_i_118_n_7 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [5]),
        .I2(\y_1_0_4_reg_5419_reg[2]_i_2_n_4 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [4]),
        .O(\y_1_0_4_reg_5419[2]_i_144_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_4_reg_5419[2]_i_145 
       (.I0(\y_1_0_4_reg_5419_reg[2]_i_2_n_5 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [3]),
        .I2(\y_1_0_4_reg_5419_reg[2]_i_2_n_6 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [2]),
        .O(\y_1_0_4_reg_5419[2]_i_145_n_0 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \y_1_0_4_reg_5419[2]_i_146 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [0]),
        .I1(\t_V_reg_1015_reg_n_0_[0] ),
        .I2(\y_1_reg_5399_reg[2]_i_2_n_7 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [1]),
        .O(\y_1_0_4_reg_5419[2]_i_146_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_4_reg_5419[2]_i_147 
       (.I0(p_assign_7_0_4_fu_1427_p2[7]),
        .I1(p_assign_6_0_4_fu_1388_p2),
        .I2(\y_1_0_4_reg_5419_reg[2]_i_118_n_5 ),
        .O(\y_1_0_4_reg_5419[2]_i_147_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_4_reg_5419[2]_i_149 
       (.I0(p_assign_7_0_4_fu_1427_p2[5]),
        .I1(p_assign_6_0_4_fu_1388_p2),
        .I2(\y_1_0_4_reg_5419_reg[2]_i_118_n_7 ),
        .O(\y_1_0_4_reg_5419[2]_i_149_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_4_reg_5419[2]_i_15 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [25]),
        .I1(\y_1_0_4_reg_5419[2]_i_43_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [24]),
        .I3(\y_1_0_4_reg_5419_reg[2]_i_44_n_4 ),
        .I4(p_assign_6_0_4_fu_1388_p2),
        .I5(p_assign_7_0_4_fu_1427_p2[24]),
        .O(\y_1_0_4_reg_5419[2]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_4_reg_5419[2]_i_150 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [7]),
        .I1(\y_1_0_4_reg_5419_reg[2]_i_118_n_5 ),
        .I2(p_assign_6_0_4_fu_1388_p2),
        .I3(p_assign_7_0_4_fu_1427_p2[7]),
        .O(\y_1_0_4_reg_5419[2]_i_150_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_4_reg_5419[2]_i_151 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [5]),
        .I1(\y_1_0_4_reg_5419_reg[2]_i_118_n_7 ),
        .I2(p_assign_6_0_4_fu_1388_p2),
        .I3(p_assign_7_0_4_fu_1427_p2[5]),
        .O(\y_1_0_4_reg_5419[2]_i_151_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_152 
       (.I0(\t_V_reg_1015_reg_n_0_[15] ),
        .O(\y_1_0_4_reg_5419[2]_i_152_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_153 
       (.I0(\t_V_reg_1015_reg_n_0_[14] ),
        .O(\y_1_0_4_reg_5419[2]_i_153_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_154 
       (.I0(\t_V_reg_1015_reg_n_0_[13] ),
        .O(\y_1_0_4_reg_5419[2]_i_154_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_155 
       (.I0(\t_V_reg_1015_reg_n_0_[12] ),
        .O(\y_1_0_4_reg_5419[2]_i_155_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_156 
       (.I0(\t_V_reg_1015_reg_n_0_[12] ),
        .O(\y_1_0_4_reg_5419[2]_i_156_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_157 
       (.I0(\t_V_reg_1015_reg_n_0_[11] ),
        .O(\y_1_0_4_reg_5419[2]_i_157_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_158 
       (.I0(\t_V_reg_1015_reg_n_0_[10] ),
        .O(\y_1_0_4_reg_5419[2]_i_158_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_159 
       (.I0(\t_V_reg_1015_reg_n_0_[9] ),
        .O(\y_1_0_4_reg_5419[2]_i_159_n_0 ));
  LUT6 #(
    .INIT(64'h9033900009000933)) 
    \y_1_0_4_reg_5419[2]_i_16 
       (.I0(p_assign_7_0_4_fu_1427_p2[31]),
        .I1(\tmp_1_reg_5317_reg[31]_0 [31]),
        .I2(p_assign_7_0_4_fu_1427_p2[30]),
        .I3(p_assign_6_0_4_fu_1388_p2),
        .I4(\y_1_0_4_reg_5419_reg[0]_i_2_n_6 ),
        .I5(\tmp_1_reg_5317_reg[31]_0 [30]),
        .O(\y_1_0_4_reg_5419[2]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_160 
       (.I0(\t_V_reg_1015_reg_n_0_[11] ),
        .O(\y_1_0_4_reg_5419[2]_i_160_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_161 
       (.I0(\t_V_reg_1015_reg_n_0_[10] ),
        .O(\y_1_0_4_reg_5419[2]_i_161_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_162 
       (.I0(\t_V_reg_1015_reg_n_0_[9] ),
        .O(\y_1_0_4_reg_5419[2]_i_162_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_163 
       (.I0(\t_V_reg_1015_reg_n_0_[8] ),
        .O(\y_1_0_4_reg_5419[2]_i_163_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_164 
       (.I0(\t_V_reg_1015_reg_n_0_[8] ),
        .O(\y_1_0_4_reg_5419[2]_i_164_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_165 
       (.I0(\t_V_reg_1015_reg_n_0_[7] ),
        .O(\y_1_0_4_reg_5419[2]_i_165_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_166 
       (.I0(\t_V_reg_1015_reg_n_0_[6] ),
        .O(\y_1_0_4_reg_5419[2]_i_166_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_167 
       (.I0(\t_V_reg_1015_reg_n_0_[5] ),
        .O(\y_1_0_4_reg_5419[2]_i_167_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_168 
       (.I0(\t_V_reg_1015_reg_n_0_[7] ),
        .O(\y_1_0_4_reg_5419[2]_i_168_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_169 
       (.I0(\t_V_reg_1015_reg_n_0_[6] ),
        .O(\y_1_0_4_reg_5419[2]_i_169_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_4_reg_5419[2]_i_17 
       (.I0(\y_1_0_4_reg_5419[2]_i_45_n_0 ),
        .I1(p_assign_7_0_4_fu_1427_p2[28]),
        .I2(p_assign_6_0_4_fu_1388_p2),
        .I3(\y_1_0_4_reg_5419_reg[0]_i_4_n_4 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [28]),
        .O(\y_1_0_4_reg_5419[2]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_170 
       (.I0(\t_V_reg_1015_reg_n_0_[5] ),
        .O(\y_1_0_4_reg_5419[2]_i_170_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_171 
       (.I0(\t_V_reg_1015_reg_n_0_[4] ),
        .O(\y_1_0_4_reg_5419[2]_i_171_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_4_reg_5419[2]_i_18 
       (.I0(\y_1_0_4_reg_5419[2]_i_46_n_0 ),
        .I1(p_assign_7_0_4_fu_1427_p2[26]),
        .I2(p_assign_6_0_4_fu_1388_p2),
        .I3(\y_1_0_4_reg_5419_reg[0]_i_4_n_6 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [26]),
        .O(\y_1_0_4_reg_5419[2]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_4_reg_5419[2]_i_19 
       (.I0(\y_1_0_4_reg_5419[2]_i_47_n_0 ),
        .I1(p_assign_7_0_4_fu_1427_p2[24]),
        .I2(p_assign_6_0_4_fu_1388_p2),
        .I3(\y_1_0_4_reg_5419_reg[2]_i_44_n_4 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [24]),
        .O(\y_1_0_4_reg_5419[2]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_4_reg_5419[2]_i_22 
       (.I0(p_assign_6_0_4_fu_1388_p2),
        .I1(\tmp_1_reg_5317_reg[31]_0 [31]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [30]),
        .I3(\y_1_0_4_reg_5419_reg[0]_i_2_n_6 ),
        .O(\y_1_0_4_reg_5419[2]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_4_reg_5419[2]_i_23 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [29]),
        .I1(\y_1_0_4_reg_5419_reg[0]_i_2_n_7 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [28]),
        .I3(\y_1_0_4_reg_5419_reg[0]_i_4_n_4 ),
        .O(\y_1_0_4_reg_5419[2]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_4_reg_5419[2]_i_24 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [27]),
        .I1(\y_1_0_4_reg_5419_reg[0]_i_4_n_5 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [26]),
        .I3(\y_1_0_4_reg_5419_reg[0]_i_4_n_6 ),
        .O(\y_1_0_4_reg_5419[2]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_4_reg_5419[2]_i_25 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [25]),
        .I1(\y_1_0_4_reg_5419_reg[0]_i_4_n_7 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [24]),
        .I3(\y_1_0_4_reg_5419_reg[2]_i_44_n_4 ),
        .O(\y_1_0_4_reg_5419[2]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_4_reg_5419[2]_i_26 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [31]),
        .I1(p_assign_6_0_4_fu_1388_p2),
        .I2(\y_1_0_4_reg_5419_reg[0]_i_2_n_6 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [30]),
        .O(\y_1_0_4_reg_5419[2]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_4_reg_5419[2]_i_27 
       (.I0(\y_1_0_4_reg_5419_reg[0]_i_2_n_7 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [29]),
        .I2(\y_1_0_4_reg_5419_reg[0]_i_4_n_4 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [28]),
        .O(\y_1_0_4_reg_5419[2]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_4_reg_5419[2]_i_28 
       (.I0(\y_1_0_4_reg_5419_reg[0]_i_4_n_5 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [27]),
        .I2(\y_1_0_4_reg_5419_reg[0]_i_4_n_6 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [26]),
        .O(\y_1_0_4_reg_5419[2]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_4_reg_5419[2]_i_29 
       (.I0(\y_1_0_4_reg_5419_reg[0]_i_4_n_7 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [25]),
        .I2(\y_1_0_4_reg_5419_reg[2]_i_44_n_4 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [24]),
        .O(\y_1_0_4_reg_5419[2]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \y_1_0_4_reg_5419[2]_i_3 
       (.I0(tmp_368_0_4_fu_1408_p2),
        .I1(p_assign_6_0_4_fu_1388_p2),
        .O(\y_1_0_4_reg_5419[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_4_reg_5419[2]_i_31 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [23]),
        .I1(\y_1_0_4_reg_5419[2]_i_70_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [22]),
        .I3(\y_1_0_4_reg_5419_reg[2]_i_44_n_6 ),
        .I4(p_assign_6_0_4_fu_1388_p2),
        .I5(p_assign_7_0_4_fu_1427_p2[22]),
        .O(\y_1_0_4_reg_5419[2]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_4_reg_5419[2]_i_32 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [21]),
        .I1(\y_1_0_4_reg_5419[2]_i_72_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [20]),
        .I3(\y_1_0_4_reg_5419_reg[2]_i_73_n_4 ),
        .I4(p_assign_6_0_4_fu_1388_p2),
        .I5(p_assign_7_0_4_fu_1427_p2[20]),
        .O(\y_1_0_4_reg_5419[2]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_4_reg_5419[2]_i_33 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [19]),
        .I1(\y_1_0_4_reg_5419[2]_i_74_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [18]),
        .I3(\y_1_0_4_reg_5419_reg[2]_i_73_n_6 ),
        .I4(p_assign_6_0_4_fu_1388_p2),
        .I5(p_assign_7_0_4_fu_1427_p2[18]),
        .O(\y_1_0_4_reg_5419[2]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_4_reg_5419[2]_i_34 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [17]),
        .I1(\y_1_0_4_reg_5419[2]_i_76_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [16]),
        .I3(\y_1_0_4_reg_5419_reg[2]_i_77_n_4 ),
        .I4(p_assign_6_0_4_fu_1388_p2),
        .I5(p_assign_7_0_4_fu_1427_p2[16]),
        .O(\y_1_0_4_reg_5419[2]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_4_reg_5419[2]_i_35 
       (.I0(\y_1_0_4_reg_5419[2]_i_78_n_0 ),
        .I1(p_assign_7_0_4_fu_1427_p2[22]),
        .I2(p_assign_6_0_4_fu_1388_p2),
        .I3(\y_1_0_4_reg_5419_reg[2]_i_44_n_6 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [22]),
        .O(\y_1_0_4_reg_5419[2]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_4_reg_5419[2]_i_36 
       (.I0(\y_1_0_4_reg_5419[2]_i_79_n_0 ),
        .I1(p_assign_7_0_4_fu_1427_p2[20]),
        .I2(p_assign_6_0_4_fu_1388_p2),
        .I3(\y_1_0_4_reg_5419_reg[2]_i_73_n_4 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [20]),
        .O(\y_1_0_4_reg_5419[2]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_4_reg_5419[2]_i_37 
       (.I0(\y_1_0_4_reg_5419[2]_i_80_n_0 ),
        .I1(p_assign_7_0_4_fu_1427_p2[18]),
        .I2(p_assign_6_0_4_fu_1388_p2),
        .I3(\y_1_0_4_reg_5419_reg[2]_i_73_n_6 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [18]),
        .O(\y_1_0_4_reg_5419[2]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_4_reg_5419[2]_i_38 
       (.I0(\y_1_0_4_reg_5419[2]_i_81_n_0 ),
        .I1(p_assign_7_0_4_fu_1427_p2[16]),
        .I2(p_assign_6_0_4_fu_1388_p2),
        .I3(\y_1_0_4_reg_5419_reg[2]_i_77_n_4 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [16]),
        .O(\y_1_0_4_reg_5419[2]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_4_reg_5419[2]_i_40 
       (.I0(p_assign_7_0_4_fu_1427_p2[29]),
        .I1(p_assign_6_0_4_fu_1388_p2),
        .I2(\y_1_0_4_reg_5419_reg[0]_i_2_n_7 ),
        .O(\y_1_0_4_reg_5419[2]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_4_reg_5419[2]_i_41 
       (.I0(p_assign_7_0_4_fu_1427_p2[27]),
        .I1(p_assign_6_0_4_fu_1388_p2),
        .I2(\y_1_0_4_reg_5419_reg[0]_i_4_n_5 ),
        .O(\y_1_0_4_reg_5419[2]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_4_reg_5419[2]_i_43 
       (.I0(p_assign_7_0_4_fu_1427_p2[25]),
        .I1(p_assign_6_0_4_fu_1388_p2),
        .I2(\y_1_0_4_reg_5419_reg[0]_i_4_n_7 ),
        .O(\y_1_0_4_reg_5419[2]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_4_reg_5419[2]_i_45 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [29]),
        .I1(\y_1_0_4_reg_5419_reg[0]_i_2_n_7 ),
        .I2(p_assign_6_0_4_fu_1388_p2),
        .I3(p_assign_7_0_4_fu_1427_p2[29]),
        .O(\y_1_0_4_reg_5419[2]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_4_reg_5419[2]_i_46 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [27]),
        .I1(\y_1_0_4_reg_5419_reg[0]_i_4_n_5 ),
        .I2(p_assign_6_0_4_fu_1388_p2),
        .I3(p_assign_7_0_4_fu_1427_p2[27]),
        .O(\y_1_0_4_reg_5419[2]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_4_reg_5419[2]_i_47 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [25]),
        .I1(\y_1_0_4_reg_5419_reg[0]_i_4_n_7 ),
        .I2(p_assign_6_0_4_fu_1388_p2),
        .I3(p_assign_7_0_4_fu_1427_p2[25]),
        .O(\y_1_0_4_reg_5419[2]_i_47_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_48 
       (.I0(\t_V_reg_1015_reg_n_0_[2] ),
        .O(\y_1_0_4_reg_5419[2]_i_48_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_49 
       (.I0(\t_V_reg_1015_reg_n_0_[1] ),
        .O(\y_1_0_4_reg_5419[2]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hB1FF11F5A0BB00B1)) 
    \y_1_0_4_reg_5419[2]_i_5 
       (.I0(p_assign_6_0_4_fu_1388_p2),
        .I1(\t_V_reg_1015_reg_n_0_[0] ),
        .I2(p_assign_7_0_4_fu_1427_p2[0]),
        .I3(tmp_1_reg_5317[0]),
        .I4(p_assign_7_0_4_fu_1427_p2[1]),
        .I5(\y_1_reg_5399_reg[2]_i_2_n_7 ),
        .O(\y_1_0_4_reg_5419[2]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_50 
       (.I0(\t_V_reg_1015_reg_n_0_[3] ),
        .O(\y_1_0_4_reg_5419[2]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_51 
       (.I0(\t_V_reg_1015_reg_n_0_[0] ),
        .O(\y_1_0_4_reg_5419[2]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_4_reg_5419[2]_i_53 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [23]),
        .I1(\y_1_0_4_reg_5419_reg[2]_i_44_n_5 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [22]),
        .I3(\y_1_0_4_reg_5419_reg[2]_i_44_n_6 ),
        .O(\y_1_0_4_reg_5419[2]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_4_reg_5419[2]_i_54 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [21]),
        .I1(\y_1_0_4_reg_5419_reg[2]_i_44_n_7 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [20]),
        .I3(\y_1_0_4_reg_5419_reg[2]_i_73_n_4 ),
        .O(\y_1_0_4_reg_5419[2]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_4_reg_5419[2]_i_55 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [19]),
        .I1(\y_1_0_4_reg_5419_reg[2]_i_73_n_5 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [18]),
        .I3(\y_1_0_4_reg_5419_reg[2]_i_73_n_6 ),
        .O(\y_1_0_4_reg_5419[2]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_4_reg_5419[2]_i_56 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [17]),
        .I1(\y_1_0_4_reg_5419_reg[2]_i_73_n_7 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [16]),
        .I3(\y_1_0_4_reg_5419_reg[2]_i_77_n_4 ),
        .O(\y_1_0_4_reg_5419[2]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_4_reg_5419[2]_i_57 
       (.I0(\y_1_0_4_reg_5419_reg[2]_i_44_n_5 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [23]),
        .I2(\y_1_0_4_reg_5419_reg[2]_i_44_n_6 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [22]),
        .O(\y_1_0_4_reg_5419[2]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_4_reg_5419[2]_i_58 
       (.I0(\y_1_0_4_reg_5419_reg[2]_i_44_n_7 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [21]),
        .I2(\y_1_0_4_reg_5419_reg[2]_i_73_n_4 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [20]),
        .O(\y_1_0_4_reg_5419[2]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_4_reg_5419[2]_i_59 
       (.I0(\y_1_0_4_reg_5419_reg[2]_i_73_n_5 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [19]),
        .I2(\y_1_0_4_reg_5419_reg[2]_i_73_n_6 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [18]),
        .O(\y_1_0_4_reg_5419[2]_i_59_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_4_reg_5419[2]_i_6 
       (.I0(p_assign_7_0_4_fu_1427_p2[2]),
        .I1(p_assign_6_0_4_fu_1388_p2),
        .I2(\y_1_0_4_reg_5419_reg[2]_i_2_n_6 ),
        .O(\y_1_0_4_reg_5419[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_4_reg_5419[2]_i_60 
       (.I0(\y_1_0_4_reg_5419_reg[2]_i_73_n_7 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [17]),
        .I2(\y_1_0_4_reg_5419_reg[2]_i_77_n_4 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [16]),
        .O(\y_1_0_4_reg_5419[2]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_4_reg_5419[2]_i_62 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [15]),
        .I1(\y_1_0_4_reg_5419[2]_i_111_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [14]),
        .I3(\y_1_0_4_reg_5419_reg[2]_i_77_n_6 ),
        .I4(p_assign_6_0_4_fu_1388_p2),
        .I5(p_assign_7_0_4_fu_1427_p2[14]),
        .O(\y_1_0_4_reg_5419[2]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_4_reg_5419[2]_i_63 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [13]),
        .I1(\y_1_0_4_reg_5419[2]_i_113_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [12]),
        .I3(\y_1_0_4_reg_5419_reg[2]_i_114_n_4 ),
        .I4(p_assign_6_0_4_fu_1388_p2),
        .I5(p_assign_7_0_4_fu_1427_p2[12]),
        .O(\y_1_0_4_reg_5419[2]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_4_reg_5419[2]_i_64 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [11]),
        .I1(\y_1_0_4_reg_5419[2]_i_115_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [10]),
        .I3(\y_1_0_4_reg_5419_reg[2]_i_114_n_6 ),
        .I4(p_assign_6_0_4_fu_1388_p2),
        .I5(p_assign_7_0_4_fu_1427_p2[10]),
        .O(\y_1_0_4_reg_5419[2]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_0_4_reg_5419[2]_i_65 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [9]),
        .I1(\y_1_0_4_reg_5419[2]_i_117_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [8]),
        .I3(\y_1_0_4_reg_5419_reg[2]_i_118_n_4 ),
        .I4(p_assign_6_0_4_fu_1388_p2),
        .I5(p_assign_7_0_4_fu_1427_p2[8]),
        .O(\y_1_0_4_reg_5419[2]_i_65_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_4_reg_5419[2]_i_66 
       (.I0(\y_1_0_4_reg_5419[2]_i_119_n_0 ),
        .I1(p_assign_7_0_4_fu_1427_p2[14]),
        .I2(p_assign_6_0_4_fu_1388_p2),
        .I3(\y_1_0_4_reg_5419_reg[2]_i_77_n_6 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [14]),
        .O(\y_1_0_4_reg_5419[2]_i_66_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_4_reg_5419[2]_i_67 
       (.I0(\y_1_0_4_reg_5419[2]_i_120_n_0 ),
        .I1(p_assign_7_0_4_fu_1427_p2[12]),
        .I2(p_assign_6_0_4_fu_1388_p2),
        .I3(\y_1_0_4_reg_5419_reg[2]_i_114_n_4 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [12]),
        .O(\y_1_0_4_reg_5419[2]_i_67_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_4_reg_5419[2]_i_68 
       (.I0(\y_1_0_4_reg_5419[2]_i_121_n_0 ),
        .I1(p_assign_7_0_4_fu_1427_p2[10]),
        .I2(p_assign_6_0_4_fu_1388_p2),
        .I3(\y_1_0_4_reg_5419_reg[2]_i_114_n_6 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [10]),
        .O(\y_1_0_4_reg_5419[2]_i_68_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_0_4_reg_5419[2]_i_69 
       (.I0(\y_1_0_4_reg_5419[2]_i_122_n_0 ),
        .I1(p_assign_7_0_4_fu_1427_p2[8]),
        .I2(p_assign_6_0_4_fu_1388_p2),
        .I3(\y_1_0_4_reg_5419_reg[2]_i_118_n_4 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [8]),
        .O(\y_1_0_4_reg_5419[2]_i_69_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_7 
       (.I0(\t_V_reg_1015_reg_n_0_[4] ),
        .O(\y_1_0_4_reg_5419[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_4_reg_5419[2]_i_70 
       (.I0(p_assign_7_0_4_fu_1427_p2[23]),
        .I1(p_assign_6_0_4_fu_1388_p2),
        .I2(\y_1_0_4_reg_5419_reg[2]_i_44_n_5 ),
        .O(\y_1_0_4_reg_5419[2]_i_70_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_4_reg_5419[2]_i_72 
       (.I0(p_assign_7_0_4_fu_1427_p2[21]),
        .I1(p_assign_6_0_4_fu_1388_p2),
        .I2(\y_1_0_4_reg_5419_reg[2]_i_44_n_7 ),
        .O(\y_1_0_4_reg_5419[2]_i_72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_4_reg_5419[2]_i_74 
       (.I0(p_assign_7_0_4_fu_1427_p2[19]),
        .I1(p_assign_6_0_4_fu_1388_p2),
        .I2(\y_1_0_4_reg_5419_reg[2]_i_73_n_5 ),
        .O(\y_1_0_4_reg_5419[2]_i_74_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_0_4_reg_5419[2]_i_76 
       (.I0(p_assign_7_0_4_fu_1427_p2[17]),
        .I1(p_assign_6_0_4_fu_1388_p2),
        .I2(\y_1_0_4_reg_5419_reg[2]_i_73_n_7 ),
        .O(\y_1_0_4_reg_5419[2]_i_76_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_4_reg_5419[2]_i_78 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [23]),
        .I1(\y_1_0_4_reg_5419_reg[2]_i_44_n_5 ),
        .I2(p_assign_6_0_4_fu_1388_p2),
        .I3(p_assign_7_0_4_fu_1427_p2[23]),
        .O(\y_1_0_4_reg_5419[2]_i_78_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_4_reg_5419[2]_i_79 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [21]),
        .I1(\y_1_0_4_reg_5419_reg[2]_i_44_n_7 ),
        .I2(p_assign_6_0_4_fu_1388_p2),
        .I3(p_assign_7_0_4_fu_1427_p2[21]),
        .O(\y_1_0_4_reg_5419[2]_i_79_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_8 
       (.I0(\t_V_reg_1015_reg_n_0_[3] ),
        .O(\y_1_0_4_reg_5419[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_4_reg_5419[2]_i_80 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [19]),
        .I1(\y_1_0_4_reg_5419_reg[2]_i_73_n_5 ),
        .I2(p_assign_6_0_4_fu_1388_p2),
        .I3(p_assign_7_0_4_fu_1427_p2[19]),
        .O(\y_1_0_4_reg_5419[2]_i_80_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_0_4_reg_5419[2]_i_81 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [17]),
        .I1(\y_1_0_4_reg_5419_reg[2]_i_73_n_7 ),
        .I2(p_assign_6_0_4_fu_1388_p2),
        .I3(p_assign_7_0_4_fu_1427_p2[17]),
        .O(\y_1_0_4_reg_5419[2]_i_81_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_82 
       (.I0(\t_V_reg_1015_reg_n_0_[31] ),
        .O(\y_1_0_4_reg_5419[2]_i_82_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_83 
       (.I0(\t_V_reg_1015_reg_n_0_[30] ),
        .O(\y_1_0_4_reg_5419[2]_i_83_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_84 
       (.I0(\t_V_reg_1015_reg_n_0_[29] ),
        .O(\y_1_0_4_reg_5419[2]_i_84_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_85 
       (.I0(\t_V_reg_1015_reg_n_0_[28] ),
        .O(\y_1_0_4_reg_5419[2]_i_85_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_86 
       (.I0(\t_V_reg_1015_reg_n_0_[27] ),
        .O(\y_1_0_4_reg_5419[2]_i_86_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_87 
       (.I0(\t_V_reg_1015_reg_n_0_[26] ),
        .O(\y_1_0_4_reg_5419[2]_i_87_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_88 
       (.I0(\t_V_reg_1015_reg_n_0_[25] ),
        .O(\y_1_0_4_reg_5419[2]_i_88_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_89 
       (.I0(\t_V_reg_1015_reg_n_0_[24] ),
        .O(\y_1_0_4_reg_5419[2]_i_89_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_9 
       (.I0(\t_V_reg_1015_reg_n_0_[1] ),
        .O(\y_1_0_4_reg_5419[2]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_90 
       (.I0(\t_V_reg_1015_reg_n_0_[24] ),
        .O(\y_1_0_4_reg_5419[2]_i_90_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_91 
       (.I0(\t_V_reg_1015_reg_n_0_[23] ),
        .O(\y_1_0_4_reg_5419[2]_i_91_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_92 
       (.I0(\t_V_reg_1015_reg_n_0_[22] ),
        .O(\y_1_0_4_reg_5419[2]_i_92_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_0_4_reg_5419[2]_i_93 
       (.I0(\t_V_reg_1015_reg_n_0_[21] ),
        .O(\y_1_0_4_reg_5419[2]_i_93_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_4_reg_5419[2]_i_95 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [15]),
        .I1(\y_1_0_4_reg_5419_reg[2]_i_77_n_5 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [14]),
        .I3(\y_1_0_4_reg_5419_reg[2]_i_77_n_6 ),
        .O(\y_1_0_4_reg_5419[2]_i_95_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_4_reg_5419[2]_i_96 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [13]),
        .I1(\y_1_0_4_reg_5419_reg[2]_i_77_n_7 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [12]),
        .I3(\y_1_0_4_reg_5419_reg[2]_i_114_n_4 ),
        .O(\y_1_0_4_reg_5419[2]_i_96_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_4_reg_5419[2]_i_97 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [11]),
        .I1(\y_1_0_4_reg_5419_reg[2]_i_114_n_5 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [10]),
        .I3(\y_1_0_4_reg_5419_reg[2]_i_114_n_6 ),
        .O(\y_1_0_4_reg_5419[2]_i_97_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_0_4_reg_5419[2]_i_98 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [9]),
        .I1(\y_1_0_4_reg_5419_reg[2]_i_114_n_7 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [8]),
        .I3(\y_1_0_4_reg_5419_reg[2]_i_118_n_4 ),
        .O(\y_1_0_4_reg_5419[2]_i_98_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_0_4_reg_5419[2]_i_99 
       (.I0(\y_1_0_4_reg_5419_reg[2]_i_77_n_5 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [15]),
        .I2(\y_1_0_4_reg_5419_reg[2]_i_77_n_6 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [14]),
        .O(\y_1_0_4_reg_5419[2]_i_99_n_0 ));
  FDRE \y_1_0_4_reg_5419_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(y_1_0_4_fu_1523_p3[0]),
        .Q(y_1_0_4_reg_5419[0]),
        .R(1'b0));
  CARRY4 \y_1_0_4_reg_5419_reg[0]_i_2 
       (.CI(\y_1_0_4_reg_5419_reg[0]_i_4_n_0 ),
        .CO({\NLW_y_1_0_4_reg_5419_reg[0]_i_2_CO_UNCONNECTED [3:2],\y_1_0_4_reg_5419_reg[0]_i_2_n_2 ,\y_1_0_4_reg_5419_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\t_V_reg_1015_reg_n_0_[30] ,\t_V_reg_1015_reg_n_0_[29] }),
        .O({\NLW_y_1_0_4_reg_5419_reg[0]_i_2_O_UNCONNECTED [3],p_assign_6_0_4_fu_1388_p2,\y_1_0_4_reg_5419_reg[0]_i_2_n_6 ,\y_1_0_4_reg_5419_reg[0]_i_2_n_7 }),
        .S({1'b0,\y_1_0_4_reg_5419[0]_i_5_n_0 ,\y_1_0_4_reg_5419[0]_i_6_n_0 ,\y_1_0_4_reg_5419[0]_i_7_n_0 }));
  CARRY4 \y_1_0_4_reg_5419_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\y_1_0_4_reg_5419_reg[0]_i_3_n_0 ,\y_1_0_4_reg_5419_reg[0]_i_3_n_1 ,\y_1_0_4_reg_5419_reg[0]_i_3_n_2 ,\y_1_0_4_reg_5419_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\y_1_0_4_reg_5419[0]_i_8_n_0 ,1'b0}),
        .O({p_assign_7_fu_1175_p2[3:1],p_assign_7_0_4_fu_1427_p2[0]}),
        .S({\y_1_0_4_reg_5419[0]_i_9_n_0 ,\y_1_0_4_reg_5419[0]_i_10_n_0 ,\t_V_reg_1015_reg_n_0_[1] ,\y_1_0_4_reg_5419[0]_i_11_n_0 }));
  CARRY4 \y_1_0_4_reg_5419_reg[0]_i_4 
       (.CI(\y_1_0_4_reg_5419_reg[2]_i_44_n_0 ),
        .CO({\y_1_0_4_reg_5419_reg[0]_i_4_n_0 ,\y_1_0_4_reg_5419_reg[0]_i_4_n_1 ,\y_1_0_4_reg_5419_reg[0]_i_4_n_2 ,\y_1_0_4_reg_5419_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_1015_reg_n_0_[28] ,\t_V_reg_1015_reg_n_0_[27] ,\t_V_reg_1015_reg_n_0_[26] ,\t_V_reg_1015_reg_n_0_[25] }),
        .O({\y_1_0_4_reg_5419_reg[0]_i_4_n_4 ,\y_1_0_4_reg_5419_reg[0]_i_4_n_5 ,\y_1_0_4_reg_5419_reg[0]_i_4_n_6 ,\y_1_0_4_reg_5419_reg[0]_i_4_n_7 }),
        .S({\y_1_0_4_reg_5419[0]_i_12_n_0 ,\y_1_0_4_reg_5419[0]_i_13_n_0 ,\y_1_0_4_reg_5419[0]_i_14_n_0 ,\y_1_0_4_reg_5419[0]_i_15_n_0 }));
  FDRE \y_1_0_4_reg_5419_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(y_1_0_4_fu_1523_p3[1]),
        .Q(y_1_0_4_reg_5419[1]),
        .R(1'b0));
  FDRE \y_1_0_4_reg_5419_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(y_1_0_4_fu_1523_p3[2]),
        .Q(y_1_0_4_reg_5419[2]),
        .R(1'b0));
  CARRY4 \y_1_0_4_reg_5419_reg[2]_i_10 
       (.CI(\y_1_0_4_reg_5419_reg[2]_i_21_n_0 ),
        .CO({tmp_368_0_4_fu_1408_p2,\y_1_0_4_reg_5419_reg[2]_i_10_n_1 ,\y_1_0_4_reg_5419_reg[2]_i_10_n_2 ,\y_1_0_4_reg_5419_reg[2]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_0_4_reg_5419[2]_i_22_n_0 ,\y_1_0_4_reg_5419[2]_i_23_n_0 ,\y_1_0_4_reg_5419[2]_i_24_n_0 ,\y_1_0_4_reg_5419[2]_i_25_n_0 }),
        .O(\NLW_y_1_0_4_reg_5419_reg[2]_i_10_O_UNCONNECTED [3:0]),
        .S({\y_1_0_4_reg_5419[2]_i_26_n_0 ,\y_1_0_4_reg_5419[2]_i_27_n_0 ,\y_1_0_4_reg_5419[2]_i_28_n_0 ,\y_1_0_4_reg_5419[2]_i_29_n_0 }));
  CARRY4 \y_1_0_4_reg_5419_reg[2]_i_11 
       (.CI(\y_1_0_4_reg_5419_reg[2]_i_30_n_0 ),
        .CO({\y_1_0_4_reg_5419_reg[2]_i_11_n_0 ,\y_1_0_4_reg_5419_reg[2]_i_11_n_1 ,\y_1_0_4_reg_5419_reg[2]_i_11_n_2 ,\y_1_0_4_reg_5419_reg[2]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_0_4_reg_5419[2]_i_31_n_0 ,\y_1_0_4_reg_5419[2]_i_32_n_0 ,\y_1_0_4_reg_5419[2]_i_33_n_0 ,\y_1_0_4_reg_5419[2]_i_34_n_0 }),
        .O(\NLW_y_1_0_4_reg_5419_reg[2]_i_11_O_UNCONNECTED [3:0]),
        .S({\y_1_0_4_reg_5419[2]_i_35_n_0 ,\y_1_0_4_reg_5419[2]_i_36_n_0 ,\y_1_0_4_reg_5419[2]_i_37_n_0 ,\y_1_0_4_reg_5419[2]_i_38_n_0 }));
  CARRY4 \y_1_0_4_reg_5419_reg[2]_i_112 
       (.CI(\y_1_0_4_reg_5419_reg[2]_i_116_n_0 ),
        .CO({\y_1_0_4_reg_5419_reg[2]_i_112_n_0 ,\y_1_0_4_reg_5419_reg[2]_i_112_n_1 ,\y_1_0_4_reg_5419_reg[2]_i_112_n_2 ,\y_1_0_4_reg_5419_reg[2]_i_112_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_0_4_fu_1427_p2[15:12]),
        .S({\y_1_0_4_reg_5419[2]_i_152_n_0 ,\y_1_0_4_reg_5419[2]_i_153_n_0 ,\y_1_0_4_reg_5419[2]_i_154_n_0 ,\y_1_0_4_reg_5419[2]_i_155_n_0 }));
  CARRY4 \y_1_0_4_reg_5419_reg[2]_i_114 
       (.CI(\y_1_0_4_reg_5419_reg[2]_i_118_n_0 ),
        .CO({\y_1_0_4_reg_5419_reg[2]_i_114_n_0 ,\y_1_0_4_reg_5419_reg[2]_i_114_n_1 ,\y_1_0_4_reg_5419_reg[2]_i_114_n_2 ,\y_1_0_4_reg_5419_reg[2]_i_114_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_1015_reg_n_0_[12] ,\t_V_reg_1015_reg_n_0_[11] ,\t_V_reg_1015_reg_n_0_[10] ,\t_V_reg_1015_reg_n_0_[9] }),
        .O({\y_1_0_4_reg_5419_reg[2]_i_114_n_4 ,\y_1_0_4_reg_5419_reg[2]_i_114_n_5 ,\y_1_0_4_reg_5419_reg[2]_i_114_n_6 ,\y_1_0_4_reg_5419_reg[2]_i_114_n_7 }),
        .S({\y_1_0_4_reg_5419[2]_i_156_n_0 ,\y_1_0_4_reg_5419[2]_i_157_n_0 ,\y_1_0_4_reg_5419[2]_i_158_n_0 ,\y_1_0_4_reg_5419[2]_i_159_n_0 }));
  CARRY4 \y_1_0_4_reg_5419_reg[2]_i_116 
       (.CI(\y_1_0_4_reg_5419_reg[2]_i_148_n_0 ),
        .CO({\y_1_0_4_reg_5419_reg[2]_i_116_n_0 ,\y_1_0_4_reg_5419_reg[2]_i_116_n_1 ,\y_1_0_4_reg_5419_reg[2]_i_116_n_2 ,\y_1_0_4_reg_5419_reg[2]_i_116_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_0_4_fu_1427_p2[11:8]),
        .S({\y_1_0_4_reg_5419[2]_i_160_n_0 ,\y_1_0_4_reg_5419[2]_i_161_n_0 ,\y_1_0_4_reg_5419[2]_i_162_n_0 ,\y_1_0_4_reg_5419[2]_i_163_n_0 }));
  CARRY4 \y_1_0_4_reg_5419_reg[2]_i_118 
       (.CI(\y_1_0_4_reg_5419_reg[2]_i_2_n_0 ),
        .CO({\y_1_0_4_reg_5419_reg[2]_i_118_n_0 ,\y_1_0_4_reg_5419_reg[2]_i_118_n_1 ,\y_1_0_4_reg_5419_reg[2]_i_118_n_2 ,\y_1_0_4_reg_5419_reg[2]_i_118_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_1015_reg_n_0_[8] ,\t_V_reg_1015_reg_n_0_[7] ,\t_V_reg_1015_reg_n_0_[6] ,\t_V_reg_1015_reg_n_0_[5] }),
        .O({\y_1_0_4_reg_5419_reg[2]_i_118_n_4 ,\y_1_0_4_reg_5419_reg[2]_i_118_n_5 ,\y_1_0_4_reg_5419_reg[2]_i_118_n_6 ,\y_1_0_4_reg_5419_reg[2]_i_118_n_7 }),
        .S({\y_1_0_4_reg_5419[2]_i_164_n_0 ,\y_1_0_4_reg_5419[2]_i_165_n_0 ,\y_1_0_4_reg_5419[2]_i_166_n_0 ,\y_1_0_4_reg_5419[2]_i_167_n_0 }));
  CARRY4 \y_1_0_4_reg_5419_reg[2]_i_148 
       (.CI(\y_1_0_4_reg_5419_reg[2]_i_20_n_0 ),
        .CO({\y_1_0_4_reg_5419_reg[2]_i_148_n_0 ,\y_1_0_4_reg_5419_reg[2]_i_148_n_1 ,\y_1_0_4_reg_5419_reg[2]_i_148_n_2 ,\y_1_0_4_reg_5419_reg[2]_i_148_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_0_4_fu_1427_p2[7:4]),
        .S({\y_1_0_4_reg_5419[2]_i_168_n_0 ,\y_1_0_4_reg_5419[2]_i_169_n_0 ,\y_1_0_4_reg_5419[2]_i_170_n_0 ,\y_1_0_4_reg_5419[2]_i_171_n_0 }));
  CARRY4 \y_1_0_4_reg_5419_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\y_1_0_4_reg_5419_reg[2]_i_2_n_0 ,\y_1_0_4_reg_5419_reg[2]_i_2_n_1 ,\y_1_0_4_reg_5419_reg[2]_i_2_n_2 ,\y_1_0_4_reg_5419_reg[2]_i_2_n_3 }),
        .CYINIT(\t_V_reg_1015_reg_n_0_[0] ),
        .DI({\t_V_reg_1015_reg_n_0_[4] ,\t_V_reg_1015_reg_n_0_[3] ,1'b0,\t_V_reg_1015_reg_n_0_[1] }),
        .O({\y_1_0_4_reg_5419_reg[2]_i_2_n_4 ,\y_1_0_4_reg_5419_reg[2]_i_2_n_5 ,\y_1_0_4_reg_5419_reg[2]_i_2_n_6 ,\NLW_y_1_0_4_reg_5419_reg[2]_i_2_O_UNCONNECTED [0]}),
        .S({\y_1_0_4_reg_5419[2]_i_7_n_0 ,\y_1_0_4_reg_5419[2]_i_8_n_0 ,\t_V_reg_1015_reg_n_0_[2] ,\y_1_0_4_reg_5419[2]_i_9_n_0 }));
  CARRY4 \y_1_0_4_reg_5419_reg[2]_i_20 
       (.CI(1'b0),
        .CO({\y_1_0_4_reg_5419_reg[2]_i_20_n_0 ,\y_1_0_4_reg_5419_reg[2]_i_20_n_1 ,\y_1_0_4_reg_5419_reg[2]_i_20_n_2 ,\y_1_0_4_reg_5419_reg[2]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\y_1_0_4_reg_5419[2]_i_48_n_0 ,\y_1_0_4_reg_5419[2]_i_49_n_0 ,1'b0}),
        .O({p_assign_7_0_4_fu_1427_p2[3:1],\NLW_y_1_0_4_reg_5419_reg[2]_i_20_O_UNCONNECTED [0]}),
        .S({\y_1_0_4_reg_5419[2]_i_50_n_0 ,\t_V_reg_1015_reg_n_0_[2] ,\t_V_reg_1015_reg_n_0_[1] ,\y_1_0_4_reg_5419[2]_i_51_n_0 }));
  CARRY4 \y_1_0_4_reg_5419_reg[2]_i_21 
       (.CI(\y_1_0_4_reg_5419_reg[2]_i_52_n_0 ),
        .CO({\y_1_0_4_reg_5419_reg[2]_i_21_n_0 ,\y_1_0_4_reg_5419_reg[2]_i_21_n_1 ,\y_1_0_4_reg_5419_reg[2]_i_21_n_2 ,\y_1_0_4_reg_5419_reg[2]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_0_4_reg_5419[2]_i_53_n_0 ,\y_1_0_4_reg_5419[2]_i_54_n_0 ,\y_1_0_4_reg_5419[2]_i_55_n_0 ,\y_1_0_4_reg_5419[2]_i_56_n_0 }),
        .O(\NLW_y_1_0_4_reg_5419_reg[2]_i_21_O_UNCONNECTED [3:0]),
        .S({\y_1_0_4_reg_5419[2]_i_57_n_0 ,\y_1_0_4_reg_5419[2]_i_58_n_0 ,\y_1_0_4_reg_5419[2]_i_59_n_0 ,\y_1_0_4_reg_5419[2]_i_60_n_0 }));
  CARRY4 \y_1_0_4_reg_5419_reg[2]_i_30 
       (.CI(\y_1_0_4_reg_5419_reg[2]_i_61_n_0 ),
        .CO({\y_1_0_4_reg_5419_reg[2]_i_30_n_0 ,\y_1_0_4_reg_5419_reg[2]_i_30_n_1 ,\y_1_0_4_reg_5419_reg[2]_i_30_n_2 ,\y_1_0_4_reg_5419_reg[2]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_0_4_reg_5419[2]_i_62_n_0 ,\y_1_0_4_reg_5419[2]_i_63_n_0 ,\y_1_0_4_reg_5419[2]_i_64_n_0 ,\y_1_0_4_reg_5419[2]_i_65_n_0 }),
        .O(\NLW_y_1_0_4_reg_5419_reg[2]_i_30_O_UNCONNECTED [3:0]),
        .S({\y_1_0_4_reg_5419[2]_i_66_n_0 ,\y_1_0_4_reg_5419[2]_i_67_n_0 ,\y_1_0_4_reg_5419[2]_i_68_n_0 ,\y_1_0_4_reg_5419[2]_i_69_n_0 }));
  CARRY4 \y_1_0_4_reg_5419_reg[2]_i_39 
       (.CI(\y_1_0_4_reg_5419_reg[2]_i_42_n_0 ),
        .CO({\NLW_y_1_0_4_reg_5419_reg[2]_i_39_CO_UNCONNECTED [3],\y_1_0_4_reg_5419_reg[2]_i_39_n_1 ,\y_1_0_4_reg_5419_reg[2]_i_39_n_2 ,\y_1_0_4_reg_5419_reg[2]_i_39_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_0_4_fu_1427_p2[31:28]),
        .S({\y_1_0_4_reg_5419[2]_i_82_n_0 ,\y_1_0_4_reg_5419[2]_i_83_n_0 ,\y_1_0_4_reg_5419[2]_i_84_n_0 ,\y_1_0_4_reg_5419[2]_i_85_n_0 }));
  CARRY4 \y_1_0_4_reg_5419_reg[2]_i_4 
       (.CI(\y_1_0_4_reg_5419_reg[2]_i_11_n_0 ),
        .CO({\y_1_0_4_reg_5419_reg[2]_i_4_n_0 ,\y_1_0_4_reg_5419_reg[2]_i_4_n_1 ,\y_1_0_4_reg_5419_reg[2]_i_4_n_2 ,\y_1_0_4_reg_5419_reg[2]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_0_4_reg_5419[2]_i_12_n_0 ,\y_1_0_4_reg_5419[2]_i_13_n_0 ,\y_1_0_4_reg_5419[2]_i_14_n_0 ,\y_1_0_4_reg_5419[2]_i_15_n_0 }),
        .O(\NLW_y_1_0_4_reg_5419_reg[2]_i_4_O_UNCONNECTED [3:0]),
        .S({\y_1_0_4_reg_5419[2]_i_16_n_0 ,\y_1_0_4_reg_5419[2]_i_17_n_0 ,\y_1_0_4_reg_5419[2]_i_18_n_0 ,\y_1_0_4_reg_5419[2]_i_19_n_0 }));
  CARRY4 \y_1_0_4_reg_5419_reg[2]_i_42 
       (.CI(\y_1_0_4_reg_5419_reg[2]_i_71_n_0 ),
        .CO({\y_1_0_4_reg_5419_reg[2]_i_42_n_0 ,\y_1_0_4_reg_5419_reg[2]_i_42_n_1 ,\y_1_0_4_reg_5419_reg[2]_i_42_n_2 ,\y_1_0_4_reg_5419_reg[2]_i_42_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_0_4_fu_1427_p2[27:24]),
        .S({\y_1_0_4_reg_5419[2]_i_86_n_0 ,\y_1_0_4_reg_5419[2]_i_87_n_0 ,\y_1_0_4_reg_5419[2]_i_88_n_0 ,\y_1_0_4_reg_5419[2]_i_89_n_0 }));
  CARRY4 \y_1_0_4_reg_5419_reg[2]_i_44 
       (.CI(\y_1_0_4_reg_5419_reg[2]_i_73_n_0 ),
        .CO({\y_1_0_4_reg_5419_reg[2]_i_44_n_0 ,\y_1_0_4_reg_5419_reg[2]_i_44_n_1 ,\y_1_0_4_reg_5419_reg[2]_i_44_n_2 ,\y_1_0_4_reg_5419_reg[2]_i_44_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_1015_reg_n_0_[24] ,\t_V_reg_1015_reg_n_0_[23] ,\t_V_reg_1015_reg_n_0_[22] ,\t_V_reg_1015_reg_n_0_[21] }),
        .O({\y_1_0_4_reg_5419_reg[2]_i_44_n_4 ,\y_1_0_4_reg_5419_reg[2]_i_44_n_5 ,\y_1_0_4_reg_5419_reg[2]_i_44_n_6 ,\y_1_0_4_reg_5419_reg[2]_i_44_n_7 }),
        .S({\y_1_0_4_reg_5419[2]_i_90_n_0 ,\y_1_0_4_reg_5419[2]_i_91_n_0 ,\y_1_0_4_reg_5419[2]_i_92_n_0 ,\y_1_0_4_reg_5419[2]_i_93_n_0 }));
  CARRY4 \y_1_0_4_reg_5419_reg[2]_i_52 
       (.CI(\y_1_0_4_reg_5419_reg[2]_i_94_n_0 ),
        .CO({\y_1_0_4_reg_5419_reg[2]_i_52_n_0 ,\y_1_0_4_reg_5419_reg[2]_i_52_n_1 ,\y_1_0_4_reg_5419_reg[2]_i_52_n_2 ,\y_1_0_4_reg_5419_reg[2]_i_52_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_0_4_reg_5419[2]_i_95_n_0 ,\y_1_0_4_reg_5419[2]_i_96_n_0 ,\y_1_0_4_reg_5419[2]_i_97_n_0 ,\y_1_0_4_reg_5419[2]_i_98_n_0 }),
        .O(\NLW_y_1_0_4_reg_5419_reg[2]_i_52_O_UNCONNECTED [3:0]),
        .S({\y_1_0_4_reg_5419[2]_i_99_n_0 ,\y_1_0_4_reg_5419[2]_i_100_n_0 ,\y_1_0_4_reg_5419[2]_i_101_n_0 ,\y_1_0_4_reg_5419[2]_i_102_n_0 }));
  CARRY4 \y_1_0_4_reg_5419_reg[2]_i_61 
       (.CI(1'b0),
        .CO({\y_1_0_4_reg_5419_reg[2]_i_61_n_0 ,\y_1_0_4_reg_5419_reg[2]_i_61_n_1 ,\y_1_0_4_reg_5419_reg[2]_i_61_n_2 ,\y_1_0_4_reg_5419_reg[2]_i_61_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_0_4_reg_5419[2]_i_103_n_0 ,\y_1_0_4_reg_5419[2]_i_104_n_0 ,\y_1_0_4_reg_5419[2]_i_105_n_0 ,\y_1_0_4_reg_5419[2]_i_106_n_0 }),
        .O(\NLW_y_1_0_4_reg_5419_reg[2]_i_61_O_UNCONNECTED [3:0]),
        .S({\y_1_0_4_reg_5419[2]_i_107_n_0 ,\y_1_0_4_reg_5419[2]_i_108_n_0 ,\y_1_0_4_reg_5419[2]_i_109_n_0 ,\y_1_0_4_reg_5419[2]_i_110_n_0 }));
  CARRY4 \y_1_0_4_reg_5419_reg[2]_i_71 
       (.CI(\y_1_0_4_reg_5419_reg[2]_i_75_n_0 ),
        .CO({\y_1_0_4_reg_5419_reg[2]_i_71_n_0 ,\y_1_0_4_reg_5419_reg[2]_i_71_n_1 ,\y_1_0_4_reg_5419_reg[2]_i_71_n_2 ,\y_1_0_4_reg_5419_reg[2]_i_71_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_0_4_fu_1427_p2[23:20]),
        .S({\y_1_0_4_reg_5419[2]_i_123_n_0 ,\y_1_0_4_reg_5419[2]_i_124_n_0 ,\y_1_0_4_reg_5419[2]_i_125_n_0 ,\y_1_0_4_reg_5419[2]_i_126_n_0 }));
  CARRY4 \y_1_0_4_reg_5419_reg[2]_i_73 
       (.CI(\y_1_0_4_reg_5419_reg[2]_i_77_n_0 ),
        .CO({\y_1_0_4_reg_5419_reg[2]_i_73_n_0 ,\y_1_0_4_reg_5419_reg[2]_i_73_n_1 ,\y_1_0_4_reg_5419_reg[2]_i_73_n_2 ,\y_1_0_4_reg_5419_reg[2]_i_73_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_1015_reg_n_0_[20] ,\t_V_reg_1015_reg_n_0_[19] ,\t_V_reg_1015_reg_n_0_[18] ,\t_V_reg_1015_reg_n_0_[17] }),
        .O({\y_1_0_4_reg_5419_reg[2]_i_73_n_4 ,\y_1_0_4_reg_5419_reg[2]_i_73_n_5 ,\y_1_0_4_reg_5419_reg[2]_i_73_n_6 ,\y_1_0_4_reg_5419_reg[2]_i_73_n_7 }),
        .S({\y_1_0_4_reg_5419[2]_i_127_n_0 ,\y_1_0_4_reg_5419[2]_i_128_n_0 ,\y_1_0_4_reg_5419[2]_i_129_n_0 ,\y_1_0_4_reg_5419[2]_i_130_n_0 }));
  CARRY4 \y_1_0_4_reg_5419_reg[2]_i_75 
       (.CI(\y_1_0_4_reg_5419_reg[2]_i_112_n_0 ),
        .CO({\y_1_0_4_reg_5419_reg[2]_i_75_n_0 ,\y_1_0_4_reg_5419_reg[2]_i_75_n_1 ,\y_1_0_4_reg_5419_reg[2]_i_75_n_2 ,\y_1_0_4_reg_5419_reg[2]_i_75_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_0_4_fu_1427_p2[19:16]),
        .S({\y_1_0_4_reg_5419[2]_i_131_n_0 ,\y_1_0_4_reg_5419[2]_i_132_n_0 ,\y_1_0_4_reg_5419[2]_i_133_n_0 ,\y_1_0_4_reg_5419[2]_i_134_n_0 }));
  CARRY4 \y_1_0_4_reg_5419_reg[2]_i_77 
       (.CI(\y_1_0_4_reg_5419_reg[2]_i_114_n_0 ),
        .CO({\y_1_0_4_reg_5419_reg[2]_i_77_n_0 ,\y_1_0_4_reg_5419_reg[2]_i_77_n_1 ,\y_1_0_4_reg_5419_reg[2]_i_77_n_2 ,\y_1_0_4_reg_5419_reg[2]_i_77_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_1015_reg_n_0_[16] ,\t_V_reg_1015_reg_n_0_[15] ,\t_V_reg_1015_reg_n_0_[14] ,\t_V_reg_1015_reg_n_0_[13] }),
        .O({\y_1_0_4_reg_5419_reg[2]_i_77_n_4 ,\y_1_0_4_reg_5419_reg[2]_i_77_n_5 ,\y_1_0_4_reg_5419_reg[2]_i_77_n_6 ,\y_1_0_4_reg_5419_reg[2]_i_77_n_7 }),
        .S({\y_1_0_4_reg_5419[2]_i_135_n_0 ,\y_1_0_4_reg_5419[2]_i_136_n_0 ,\y_1_0_4_reg_5419[2]_i_137_n_0 ,\y_1_0_4_reg_5419[2]_i_138_n_0 }));
  CARRY4 \y_1_0_4_reg_5419_reg[2]_i_94 
       (.CI(1'b0),
        .CO({\y_1_0_4_reg_5419_reg[2]_i_94_n_0 ,\y_1_0_4_reg_5419_reg[2]_i_94_n_1 ,\y_1_0_4_reg_5419_reg[2]_i_94_n_2 ,\y_1_0_4_reg_5419_reg[2]_i_94_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_0_4_reg_5419[2]_i_139_n_0 ,\y_1_0_4_reg_5419[2]_i_140_n_0 ,\y_1_0_4_reg_5419[2]_i_141_n_0 ,\y_1_0_4_reg_5419[2]_i_142_n_0 }),
        .O(\NLW_y_1_0_4_reg_5419_reg[2]_i_94_O_UNCONNECTED [3:0]),
        .S({\y_1_0_4_reg_5419[2]_i_143_n_0 ,\y_1_0_4_reg_5419[2]_i_144_n_0 ,\y_1_0_4_reg_5419[2]_i_145_n_0 ,\y_1_0_4_reg_5419[2]_i_146_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[0]_i_1 
       (.I0(\t_V_reg_1015_reg_n_0_[0] ),
        .O(y_1_fu_1459_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hFF9F0090)) 
    \y_1_reg_5399[1]_i_1 
       (.I0(\t_V_reg_1015_reg_n_0_[1] ),
        .I1(\t_V_reg_1015_reg_n_0_[0] ),
        .I2(tmp_15_fu_1156_p2),
        .I3(p_0_in),
        .I4(\y_1_reg_5399[1]_i_4_n_0 ),
        .O(y_1_fu_1459_p3[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_5399[1]_i_10 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [31]),
        .I1(p_0_in),
        .I2(\y_1_reg_5399_reg[1]_i_3_n_6 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [30]),
        .O(\y_1_reg_5399[1]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_5399[1]_i_11 
       (.I0(\y_1_reg_5399_reg[1]_i_3_n_7 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [29]),
        .I2(\y_1_reg_5399_reg[1]_i_14_n_4 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [28]),
        .O(\y_1_reg_5399[1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_5399[1]_i_12 
       (.I0(\y_1_reg_5399_reg[1]_i_14_n_5 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [27]),
        .I2(\y_1_reg_5399_reg[1]_i_14_n_6 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [26]),
        .O(\y_1_reg_5399[1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_5399[1]_i_13 
       (.I0(\y_1_reg_5399_reg[1]_i_14_n_7 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [25]),
        .I2(\y_1_reg_5399_reg[2]_i_34_n_4 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [24]),
        .O(\y_1_reg_5399[1]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[1]_i_15 
       (.I0(\t_V_reg_1015_reg_n_0_[31] ),
        .O(\y_1_reg_5399[1]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[1]_i_16 
       (.I0(\t_V_reg_1015_reg_n_0_[30] ),
        .O(\y_1_reg_5399[1]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[1]_i_17 
       (.I0(\t_V_reg_1015_reg_n_0_[29] ),
        .O(\y_1_reg_5399[1]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_5399[1]_i_19 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [23]),
        .I1(\y_1_reg_5399_reg[2]_i_34_n_5 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [22]),
        .I3(\y_1_reg_5399_reg[2]_i_34_n_6 ),
        .O(\y_1_reg_5399[1]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_5399[1]_i_20 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [21]),
        .I1(\y_1_reg_5399_reg[2]_i_34_n_7 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [20]),
        .I3(\y_1_reg_5399_reg[2]_i_50_n_4 ),
        .O(\y_1_reg_5399[1]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_5399[1]_i_21 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [19]),
        .I1(\y_1_reg_5399_reg[2]_i_50_n_5 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [18]),
        .I3(\y_1_reg_5399_reg[2]_i_50_n_6 ),
        .O(\y_1_reg_5399[1]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_5399[1]_i_22 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [17]),
        .I1(\y_1_reg_5399_reg[2]_i_50_n_7 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [16]),
        .I3(\y_1_reg_5399_reg[2]_i_54_n_4 ),
        .O(\y_1_reg_5399[1]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_5399[1]_i_23 
       (.I0(\y_1_reg_5399_reg[2]_i_34_n_5 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [23]),
        .I2(\y_1_reg_5399_reg[2]_i_34_n_6 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [22]),
        .O(\y_1_reg_5399[1]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_5399[1]_i_24 
       (.I0(\y_1_reg_5399_reg[2]_i_34_n_7 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [21]),
        .I2(\y_1_reg_5399_reg[2]_i_50_n_4 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [20]),
        .O(\y_1_reg_5399[1]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_5399[1]_i_25 
       (.I0(\y_1_reg_5399_reg[2]_i_50_n_5 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [19]),
        .I2(\y_1_reg_5399_reg[2]_i_50_n_6 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [18]),
        .O(\y_1_reg_5399[1]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_5399[1]_i_26 
       (.I0(\y_1_reg_5399_reg[2]_i_50_n_7 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [17]),
        .I2(\y_1_reg_5399_reg[2]_i_54_n_4 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [16]),
        .O(\y_1_reg_5399[1]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[1]_i_27 
       (.I0(\t_V_reg_1015_reg_n_0_[28] ),
        .O(\y_1_reg_5399[1]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[1]_i_28 
       (.I0(\t_V_reg_1015_reg_n_0_[27] ),
        .O(\y_1_reg_5399[1]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[1]_i_29 
       (.I0(\t_V_reg_1015_reg_n_0_[26] ),
        .O(\y_1_reg_5399[1]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[1]_i_30 
       (.I0(\t_V_reg_1015_reg_n_0_[25] ),
        .O(\y_1_reg_5399[1]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_5399[1]_i_32 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [15]),
        .I1(\y_1_reg_5399_reg[2]_i_54_n_5 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [14]),
        .I3(\y_1_reg_5399_reg[2]_i_54_n_6 ),
        .O(\y_1_reg_5399[1]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_5399[1]_i_33 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [13]),
        .I1(\y_1_reg_5399_reg[2]_i_54_n_7 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [12]),
        .I3(\y_1_reg_5399_reg[2]_i_82_n_4 ),
        .O(\y_1_reg_5399[1]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_5399[1]_i_34 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [11]),
        .I1(\y_1_reg_5399_reg[2]_i_82_n_5 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [10]),
        .I3(\y_1_reg_5399_reg[2]_i_82_n_6 ),
        .O(\y_1_reg_5399[1]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_5399[1]_i_35 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [9]),
        .I1(\y_1_reg_5399_reg[2]_i_82_n_7 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [8]),
        .I3(\y_1_reg_5399_reg[2]_i_86_n_4 ),
        .O(\y_1_reg_5399[1]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_5399[1]_i_36 
       (.I0(\y_1_reg_5399_reg[2]_i_54_n_5 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [15]),
        .I2(\y_1_reg_5399_reg[2]_i_54_n_6 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [14]),
        .O(\y_1_reg_5399[1]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_5399[1]_i_37 
       (.I0(\y_1_reg_5399_reg[2]_i_54_n_7 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [13]),
        .I2(\y_1_reg_5399_reg[2]_i_82_n_4 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [12]),
        .O(\y_1_reg_5399[1]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_5399[1]_i_38 
       (.I0(\y_1_reg_5399_reg[2]_i_82_n_5 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [11]),
        .I2(\y_1_reg_5399_reg[2]_i_82_n_6 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [10]),
        .O(\y_1_reg_5399[1]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_5399[1]_i_39 
       (.I0(\y_1_reg_5399_reg[2]_i_82_n_7 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [9]),
        .I2(\y_1_reg_5399_reg[2]_i_86_n_4 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [8]),
        .O(\y_1_reg_5399[1]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hC3CCA5AACCC3555A)) 
    \y_1_reg_5399[1]_i_4 
       (.I0(\t_V_reg_1015_reg_n_0_[1] ),
        .I1(p_assign_7_fu_1175_p2[1]),
        .I2(\y_1_reg_5399_reg[2]_i_4_n_0 ),
        .I3(tmp_1_reg_5317[0]),
        .I4(p_0_in),
        .I5(\t_V_reg_1015_reg_n_0_[0] ),
        .O(\y_1_reg_5399[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_5399[1]_i_40 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [7]),
        .I1(\y_1_reg_5399_reg[2]_i_86_n_5 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [6]),
        .I3(\y_1_reg_5399_reg[2]_i_86_n_6 ),
        .O(\y_1_reg_5399[1]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_5399[1]_i_41 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [5]),
        .I1(\y_1_reg_5399_reg[2]_i_86_n_7 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [4]),
        .I3(\y_1_reg_5399_reg[2]_i_2_n_4 ),
        .O(\y_1_reg_5399[1]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_5399[1]_i_42 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [3]),
        .I1(\y_1_reg_5399_reg[2]_i_2_n_5 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [2]),
        .I3(\y_1_reg_5399_reg[2]_i_2_n_6 ),
        .O(\y_1_reg_5399[1]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'hAC28)) 
    \y_1_reg_5399[1]_i_43 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [1]),
        .I1(\t_V_reg_1015_reg_n_0_[0] ),
        .I2(\t_V_reg_1015_reg_n_0_[1] ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [0]),
        .O(\y_1_reg_5399[1]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_5399[1]_i_44 
       (.I0(\y_1_reg_5399_reg[2]_i_86_n_5 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [7]),
        .I2(\y_1_reg_5399_reg[2]_i_86_n_6 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [6]),
        .O(\y_1_reg_5399[1]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_5399[1]_i_45 
       (.I0(\y_1_reg_5399_reg[2]_i_86_n_7 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [5]),
        .I2(\y_1_reg_5399_reg[2]_i_2_n_4 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [4]),
        .O(\y_1_reg_5399[1]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_5399[1]_i_46 
       (.I0(\y_1_reg_5399_reg[2]_i_2_n_5 ),
        .I1(\tmp_1_reg_5317_reg[31]_0 [3]),
        .I2(\y_1_reg_5399_reg[2]_i_2_n_6 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [2]),
        .O(\y_1_reg_5399[1]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h4218)) 
    \y_1_reg_5399[1]_i_47 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [0]),
        .I1(\t_V_reg_1015_reg_n_0_[1] ),
        .I2(\t_V_reg_1015_reg_n_0_[0] ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [1]),
        .O(\y_1_reg_5399[1]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_5399[1]_i_6 
       (.I0(p_0_in),
        .I1(\tmp_1_reg_5317_reg[31]_0 [31]),
        .I2(\tmp_1_reg_5317_reg[31]_0 [30]),
        .I3(\y_1_reg_5399_reg[1]_i_3_n_6 ),
        .O(\y_1_reg_5399[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_5399[1]_i_7 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [29]),
        .I1(\y_1_reg_5399_reg[1]_i_3_n_7 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [28]),
        .I3(\y_1_reg_5399_reg[1]_i_14_n_4 ),
        .O(\y_1_reg_5399[1]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_5399[1]_i_8 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [27]),
        .I1(\y_1_reg_5399_reg[1]_i_14_n_5 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [26]),
        .I3(\y_1_reg_5399_reg[1]_i_14_n_6 ),
        .O(\y_1_reg_5399[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_5399[1]_i_9 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [25]),
        .I1(\y_1_reg_5399_reg[1]_i_14_n_7 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [24]),
        .I3(\y_1_reg_5399_reg[2]_i_34_n_4 ),
        .O(\y_1_reg_5399[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8888BB8BB8B88)) 
    \y_1_reg_5399[2]_i_1 
       (.I0(\y_1_reg_5399_reg[2]_i_2_n_6 ),
        .I1(\y_1_reg_5399[2]_i_3_n_0 ),
        .I2(\y_1_reg_5399_reg[2]_i_4_n_0 ),
        .I3(\y_1_reg_5399[2]_i_5_n_0 ),
        .I4(\y_1_reg_5399[2]_i_6_n_0 ),
        .I5(p_neg394_i_reg_5322[1]),
        .O(y_1_fu_1459_p3[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_10 
       (.I0(\t_V_reg_1015_reg_n_0_[1] ),
        .O(\y_1_reg_5399[2]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_100 
       (.I0(\t_V_reg_1015_reg_n_0_[18] ),
        .O(\y_1_reg_5399[2]_i_100_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_101 
       (.I0(\t_V_reg_1015_reg_n_0_[17] ),
        .O(\y_1_reg_5399[2]_i_101_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_102 
       (.I0(\t_V_reg_1015_reg_n_0_[16] ),
        .O(\y_1_reg_5399[2]_i_102_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_103 
       (.I0(\t_V_reg_1015_reg_n_0_[16] ),
        .O(\y_1_reg_5399[2]_i_103_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_104 
       (.I0(\t_V_reg_1015_reg_n_0_[15] ),
        .O(\y_1_reg_5399[2]_i_104_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_105 
       (.I0(\t_V_reg_1015_reg_n_0_[14] ),
        .O(\y_1_reg_5399[2]_i_105_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_106 
       (.I0(\t_V_reg_1015_reg_n_0_[13] ),
        .O(\y_1_reg_5399[2]_i_106_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_5399[2]_i_107 
       (.I0(p_assign_7_fu_1175_p2[7]),
        .I1(p_0_in),
        .I2(\y_1_reg_5399_reg[2]_i_86_n_5 ),
        .O(\y_1_reg_5399[2]_i_107_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_5399[2]_i_109 
       (.I0(p_assign_7_fu_1175_p2[5]),
        .I1(p_0_in),
        .I2(\y_1_reg_5399_reg[2]_i_86_n_7 ),
        .O(\y_1_reg_5399[2]_i_109_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_5399[2]_i_110 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [7]),
        .I1(\y_1_reg_5399_reg[2]_i_86_n_5 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_1175_p2[7]),
        .O(\y_1_reg_5399[2]_i_110_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_5399[2]_i_111 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [5]),
        .I1(\y_1_reg_5399_reg[2]_i_86_n_7 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_1175_p2[5]),
        .O(\y_1_reg_5399[2]_i_111_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_112 
       (.I0(\t_V_reg_1015_reg_n_0_[15] ),
        .O(\y_1_reg_5399[2]_i_112_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_113 
       (.I0(\t_V_reg_1015_reg_n_0_[14] ),
        .O(\y_1_reg_5399[2]_i_113_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_114 
       (.I0(\t_V_reg_1015_reg_n_0_[13] ),
        .O(\y_1_reg_5399[2]_i_114_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_115 
       (.I0(\t_V_reg_1015_reg_n_0_[12] ),
        .O(\y_1_reg_5399[2]_i_115_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_116 
       (.I0(\t_V_reg_1015_reg_n_0_[12] ),
        .O(\y_1_reg_5399[2]_i_116_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_117 
       (.I0(\t_V_reg_1015_reg_n_0_[11] ),
        .O(\y_1_reg_5399[2]_i_117_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_118 
       (.I0(\t_V_reg_1015_reg_n_0_[10] ),
        .O(\y_1_reg_5399[2]_i_118_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_119 
       (.I0(\t_V_reg_1015_reg_n_0_[9] ),
        .O(\y_1_reg_5399[2]_i_119_n_0 ));
  LUT6 #(
    .INIT(64'h40404540D040D540)) 
    \y_1_reg_5399[2]_i_12 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [31]),
        .I1(p_assign_7_fu_1175_p2[31]),
        .I2(p_0_in),
        .I3(\tmp_1_reg_5317_reg[31]_0 [30]),
        .I4(\y_1_reg_5399_reg[1]_i_3_n_6 ),
        .I5(p_assign_7_fu_1175_p2[30]),
        .O(\y_1_reg_5399[2]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_120 
       (.I0(\t_V_reg_1015_reg_n_0_[11] ),
        .O(\y_1_reg_5399[2]_i_120_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_121 
       (.I0(\t_V_reg_1015_reg_n_0_[10] ),
        .O(\y_1_reg_5399[2]_i_121_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_122 
       (.I0(\t_V_reg_1015_reg_n_0_[9] ),
        .O(\y_1_reg_5399[2]_i_122_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_123 
       (.I0(\t_V_reg_1015_reg_n_0_[8] ),
        .O(\y_1_reg_5399[2]_i_123_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_124 
       (.I0(\t_V_reg_1015_reg_n_0_[8] ),
        .O(\y_1_reg_5399[2]_i_124_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_125 
       (.I0(\t_V_reg_1015_reg_n_0_[7] ),
        .O(\y_1_reg_5399[2]_i_125_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_126 
       (.I0(\t_V_reg_1015_reg_n_0_[6] ),
        .O(\y_1_reg_5399[2]_i_126_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_127 
       (.I0(\t_V_reg_1015_reg_n_0_[5] ),
        .O(\y_1_reg_5399[2]_i_127_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_128 
       (.I0(\t_V_reg_1015_reg_n_0_[7] ),
        .O(\y_1_reg_5399[2]_i_128_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_129 
       (.I0(\t_V_reg_1015_reg_n_0_[6] ),
        .O(\y_1_reg_5399[2]_i_129_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_5399[2]_i_13 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [29]),
        .I1(\y_1_reg_5399[2]_i_30_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [28]),
        .I3(\y_1_reg_5399_reg[1]_i_14_n_4 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_1175_p2[28]),
        .O(\y_1_reg_5399[2]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_130 
       (.I0(\t_V_reg_1015_reg_n_0_[5] ),
        .O(\y_1_reg_5399[2]_i_130_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_131 
       (.I0(\t_V_reg_1015_reg_n_0_[4] ),
        .O(\y_1_reg_5399[2]_i_131_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_5399[2]_i_14 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [27]),
        .I1(\y_1_reg_5399[2]_i_31_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [26]),
        .I3(\y_1_reg_5399_reg[1]_i_14_n_6 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_1175_p2[26]),
        .O(\y_1_reg_5399[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_5399[2]_i_15 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [25]),
        .I1(\y_1_reg_5399[2]_i_33_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [24]),
        .I3(\y_1_reg_5399_reg[2]_i_34_n_4 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_1175_p2[24]),
        .O(\y_1_reg_5399[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9033900009000933)) 
    \y_1_reg_5399[2]_i_16 
       (.I0(p_assign_7_fu_1175_p2[31]),
        .I1(\tmp_1_reg_5317_reg[31]_0 [31]),
        .I2(p_assign_7_fu_1175_p2[30]),
        .I3(p_0_in),
        .I4(\y_1_reg_5399_reg[1]_i_3_n_6 ),
        .I5(\tmp_1_reg_5317_reg[31]_0 [30]),
        .O(\y_1_reg_5399[2]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_5399[2]_i_17 
       (.I0(\y_1_reg_5399[2]_i_35_n_0 ),
        .I1(p_assign_7_fu_1175_p2[28]),
        .I2(p_0_in),
        .I3(\y_1_reg_5399_reg[1]_i_14_n_4 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [28]),
        .O(\y_1_reg_5399[2]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_5399[2]_i_18 
       (.I0(\y_1_reg_5399[2]_i_36_n_0 ),
        .I1(p_assign_7_fu_1175_p2[26]),
        .I2(p_0_in),
        .I3(\y_1_reg_5399_reg[1]_i_14_n_6 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [26]),
        .O(\y_1_reg_5399[2]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_5399[2]_i_19 
       (.I0(\y_1_reg_5399[2]_i_37_n_0 ),
        .I1(p_assign_7_fu_1175_p2[24]),
        .I2(p_0_in),
        .I3(\y_1_reg_5399_reg[2]_i_34_n_4 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [24]),
        .O(\y_1_reg_5399[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_5399[2]_i_21 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [23]),
        .I1(\y_1_reg_5399[2]_i_47_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [22]),
        .I3(\y_1_reg_5399_reg[2]_i_34_n_6 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_1175_p2[22]),
        .O(\y_1_reg_5399[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_5399[2]_i_22 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [21]),
        .I1(\y_1_reg_5399[2]_i_49_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [20]),
        .I3(\y_1_reg_5399_reg[2]_i_50_n_4 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_1175_p2[20]),
        .O(\y_1_reg_5399[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_5399[2]_i_23 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [19]),
        .I1(\y_1_reg_5399[2]_i_51_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [18]),
        .I3(\y_1_reg_5399_reg[2]_i_50_n_6 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_1175_p2[18]),
        .O(\y_1_reg_5399[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_5399[2]_i_24 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [17]),
        .I1(\y_1_reg_5399[2]_i_53_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [16]),
        .I3(\y_1_reg_5399_reg[2]_i_54_n_4 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_1175_p2[16]),
        .O(\y_1_reg_5399[2]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_5399[2]_i_25 
       (.I0(\y_1_reg_5399[2]_i_55_n_0 ),
        .I1(p_assign_7_fu_1175_p2[22]),
        .I2(p_0_in),
        .I3(\y_1_reg_5399_reg[2]_i_34_n_6 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [22]),
        .O(\y_1_reg_5399[2]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_5399[2]_i_26 
       (.I0(\y_1_reg_5399[2]_i_56_n_0 ),
        .I1(p_assign_7_fu_1175_p2[20]),
        .I2(p_0_in),
        .I3(\y_1_reg_5399_reg[2]_i_50_n_4 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [20]),
        .O(\y_1_reg_5399[2]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_5399[2]_i_27 
       (.I0(\y_1_reg_5399[2]_i_57_n_0 ),
        .I1(p_assign_7_fu_1175_p2[18]),
        .I2(p_0_in),
        .I3(\y_1_reg_5399_reg[2]_i_50_n_6 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [18]),
        .O(\y_1_reg_5399[2]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_5399[2]_i_28 
       (.I0(\y_1_reg_5399[2]_i_58_n_0 ),
        .I1(p_assign_7_fu_1175_p2[16]),
        .I2(p_0_in),
        .I3(\y_1_reg_5399_reg[2]_i_54_n_4 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [16]),
        .O(\y_1_reg_5399[2]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \y_1_reg_5399[2]_i_3 
       (.I0(tmp_15_fu_1156_p2),
        .I1(p_0_in),
        .O(\y_1_reg_5399[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_5399[2]_i_30 
       (.I0(p_assign_7_fu_1175_p2[29]),
        .I1(p_0_in),
        .I2(\y_1_reg_5399_reg[1]_i_3_n_7 ),
        .O(\y_1_reg_5399[2]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_5399[2]_i_31 
       (.I0(p_assign_7_fu_1175_p2[27]),
        .I1(p_0_in),
        .I2(\y_1_reg_5399_reg[1]_i_14_n_5 ),
        .O(\y_1_reg_5399[2]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_5399[2]_i_33 
       (.I0(p_assign_7_fu_1175_p2[25]),
        .I1(p_0_in),
        .I2(\y_1_reg_5399_reg[1]_i_14_n_7 ),
        .O(\y_1_reg_5399[2]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_5399[2]_i_35 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [29]),
        .I1(\y_1_reg_5399_reg[1]_i_3_n_7 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_1175_p2[29]),
        .O(\y_1_reg_5399[2]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_5399[2]_i_36 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [27]),
        .I1(\y_1_reg_5399_reg[1]_i_14_n_5 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_1175_p2[27]),
        .O(\y_1_reg_5399[2]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_5399[2]_i_37 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [25]),
        .I1(\y_1_reg_5399_reg[1]_i_14_n_7 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_1175_p2[25]),
        .O(\y_1_reg_5399[2]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_5399[2]_i_39 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [15]),
        .I1(\y_1_reg_5399[2]_i_79_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [14]),
        .I3(\y_1_reg_5399_reg[2]_i_54_n_6 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_1175_p2[14]),
        .O(\y_1_reg_5399[2]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_5399[2]_i_40 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [13]),
        .I1(\y_1_reg_5399[2]_i_81_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [12]),
        .I3(\y_1_reg_5399_reg[2]_i_82_n_4 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_1175_p2[12]),
        .O(\y_1_reg_5399[2]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_5399[2]_i_41 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [11]),
        .I1(\y_1_reg_5399[2]_i_83_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [10]),
        .I3(\y_1_reg_5399_reg[2]_i_82_n_6 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_1175_p2[10]),
        .O(\y_1_reg_5399[2]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_5399[2]_i_42 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [9]),
        .I1(\y_1_reg_5399[2]_i_85_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [8]),
        .I3(\y_1_reg_5399_reg[2]_i_86_n_4 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_1175_p2[8]),
        .O(\y_1_reg_5399[2]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_5399[2]_i_43 
       (.I0(\y_1_reg_5399[2]_i_87_n_0 ),
        .I1(p_assign_7_fu_1175_p2[14]),
        .I2(p_0_in),
        .I3(\y_1_reg_5399_reg[2]_i_54_n_6 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [14]),
        .O(\y_1_reg_5399[2]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_5399[2]_i_44 
       (.I0(\y_1_reg_5399[2]_i_88_n_0 ),
        .I1(p_assign_7_fu_1175_p2[12]),
        .I2(p_0_in),
        .I3(\y_1_reg_5399_reg[2]_i_82_n_4 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [12]),
        .O(\y_1_reg_5399[2]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_5399[2]_i_45 
       (.I0(\y_1_reg_5399[2]_i_89_n_0 ),
        .I1(p_assign_7_fu_1175_p2[10]),
        .I2(p_0_in),
        .I3(\y_1_reg_5399_reg[2]_i_82_n_6 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [10]),
        .O(\y_1_reg_5399[2]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_5399[2]_i_46 
       (.I0(\y_1_reg_5399[2]_i_90_n_0 ),
        .I1(p_assign_7_fu_1175_p2[8]),
        .I2(p_0_in),
        .I3(\y_1_reg_5399_reg[2]_i_86_n_4 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [8]),
        .O(\y_1_reg_5399[2]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_5399[2]_i_47 
       (.I0(p_assign_7_fu_1175_p2[23]),
        .I1(p_0_in),
        .I2(\y_1_reg_5399_reg[2]_i_34_n_5 ),
        .O(\y_1_reg_5399[2]_i_47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_5399[2]_i_49 
       (.I0(p_assign_7_fu_1175_p2[21]),
        .I1(p_0_in),
        .I2(\y_1_reg_5399_reg[2]_i_34_n_7 ),
        .O(\y_1_reg_5399[2]_i_49_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h2F073B13)) 
    \y_1_reg_5399[2]_i_5 
       (.I0(p_0_in),
        .I1(\t_V_reg_1015_reg_n_0_[0] ),
        .I2(tmp_1_reg_5317[0]),
        .I3(p_assign_7_fu_1175_p2[1]),
        .I4(\t_V_reg_1015_reg_n_0_[1] ),
        .O(\y_1_reg_5399[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_5399[2]_i_51 
       (.I0(p_assign_7_fu_1175_p2[19]),
        .I1(p_0_in),
        .I2(\y_1_reg_5399_reg[2]_i_50_n_5 ),
        .O(\y_1_reg_5399[2]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_5399[2]_i_53 
       (.I0(p_assign_7_fu_1175_p2[17]),
        .I1(p_0_in),
        .I2(\y_1_reg_5399_reg[2]_i_50_n_7 ),
        .O(\y_1_reg_5399[2]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_5399[2]_i_55 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [23]),
        .I1(\y_1_reg_5399_reg[2]_i_34_n_5 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_1175_p2[23]),
        .O(\y_1_reg_5399[2]_i_55_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_5399[2]_i_56 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [21]),
        .I1(\y_1_reg_5399_reg[2]_i_34_n_7 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_1175_p2[21]),
        .O(\y_1_reg_5399[2]_i_56_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_5399[2]_i_57 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [19]),
        .I1(\y_1_reg_5399_reg[2]_i_50_n_5 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_1175_p2[19]),
        .O(\y_1_reg_5399[2]_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_5399[2]_i_58 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [17]),
        .I1(\y_1_reg_5399_reg[2]_i_50_n_7 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_1175_p2[17]),
        .O(\y_1_reg_5399[2]_i_58_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_59 
       (.I0(\t_V_reg_1015_reg_n_0_[31] ),
        .O(\y_1_reg_5399[2]_i_59_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_5399[2]_i_6 
       (.I0(p_assign_7_fu_1175_p2[2]),
        .I1(p_0_in),
        .I2(\y_1_reg_5399_reg[2]_i_2_n_6 ),
        .O(\y_1_reg_5399[2]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_60 
       (.I0(\t_V_reg_1015_reg_n_0_[30] ),
        .O(\y_1_reg_5399[2]_i_60_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_61 
       (.I0(\t_V_reg_1015_reg_n_0_[29] ),
        .O(\y_1_reg_5399[2]_i_61_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_62 
       (.I0(\t_V_reg_1015_reg_n_0_[28] ),
        .O(\y_1_reg_5399[2]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_63 
       (.I0(\t_V_reg_1015_reg_n_0_[27] ),
        .O(\y_1_reg_5399[2]_i_63_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_64 
       (.I0(\t_V_reg_1015_reg_n_0_[26] ),
        .O(\y_1_reg_5399[2]_i_64_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_65 
       (.I0(\t_V_reg_1015_reg_n_0_[25] ),
        .O(\y_1_reg_5399[2]_i_65_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_66 
       (.I0(\t_V_reg_1015_reg_n_0_[24] ),
        .O(\y_1_reg_5399[2]_i_66_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_67 
       (.I0(\t_V_reg_1015_reg_n_0_[24] ),
        .O(\y_1_reg_5399[2]_i_67_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_68 
       (.I0(\t_V_reg_1015_reg_n_0_[23] ),
        .O(\y_1_reg_5399[2]_i_68_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_69 
       (.I0(\t_V_reg_1015_reg_n_0_[22] ),
        .O(\y_1_reg_5399[2]_i_69_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_7 
       (.I0(\t_V_reg_1015_reg_n_0_[4] ),
        .O(\y_1_reg_5399[2]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_70 
       (.I0(\t_V_reg_1015_reg_n_0_[21] ),
        .O(\y_1_reg_5399[2]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_5399[2]_i_71 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [7]),
        .I1(\y_1_reg_5399[2]_i_107_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [6]),
        .I3(\y_1_reg_5399_reg[2]_i_86_n_6 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_1175_p2[6]),
        .O(\y_1_reg_5399[2]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_5399[2]_i_72 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [5]),
        .I1(\y_1_reg_5399[2]_i_109_n_0 ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [4]),
        .I3(\y_1_reg_5399_reg[2]_i_2_n_4 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_1175_p2[4]),
        .O(\y_1_reg_5399[2]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    \y_1_reg_5399[2]_i_73 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [3]),
        .I1(\y_1_reg_5399_reg[2]_i_2_n_5 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_1175_p2[3]),
        .I4(\tmp_1_reg_5317_reg[31]_0 [2]),
        .I5(\y_1_reg_5399[2]_i_6_n_0 ),
        .O(\y_1_reg_5399[2]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'h88ACEEAC0028AA28)) 
    \y_1_reg_5399[2]_i_74 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [1]),
        .I1(\t_V_reg_1015_reg_n_0_[0] ),
        .I2(\t_V_reg_1015_reg_n_0_[1] ),
        .I3(p_0_in),
        .I4(p_assign_7_fu_1175_p2[1]),
        .I5(\tmp_1_reg_5317_reg[31]_0 [0]),
        .O(\y_1_reg_5399[2]_i_74_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_5399[2]_i_75 
       (.I0(\y_1_reg_5399[2]_i_110_n_0 ),
        .I1(p_assign_7_fu_1175_p2[6]),
        .I2(p_0_in),
        .I3(\y_1_reg_5399_reg[2]_i_86_n_6 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [6]),
        .O(\y_1_reg_5399[2]_i_75_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_5399[2]_i_76 
       (.I0(\y_1_reg_5399[2]_i_111_n_0 ),
        .I1(p_assign_7_fu_1175_p2[4]),
        .I2(p_0_in),
        .I3(\y_1_reg_5399_reg[2]_i_2_n_4 ),
        .I4(\tmp_1_reg_5317_reg[31]_0 [4]),
        .O(\y_1_reg_5399[2]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \y_1_reg_5399[2]_i_77 
       (.I0(p_assign_7_fu_1175_p2[3]),
        .I1(p_0_in),
        .I2(\y_1_reg_5399_reg[2]_i_2_n_5 ),
        .I3(\tmp_1_reg_5317_reg[31]_0 [3]),
        .I4(\y_1_reg_5399[2]_i_6_n_0 ),
        .I5(\tmp_1_reg_5317_reg[31]_0 [2]),
        .O(\y_1_reg_5399[2]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'h00A5003CA500C300)) 
    \y_1_reg_5399[2]_i_78 
       (.I0(p_assign_7_fu_1175_p2[1]),
        .I1(\t_V_reg_1015_reg_n_0_[1] ),
        .I2(\tmp_1_reg_5317_reg[31]_0 [1]),
        .I3(\t_V_reg_1015_reg_n_0_[0] ),
        .I4(p_0_in),
        .I5(\tmp_1_reg_5317_reg[31]_0 [0]),
        .O(\y_1_reg_5399[2]_i_78_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_5399[2]_i_79 
       (.I0(p_assign_7_fu_1175_p2[15]),
        .I1(p_0_in),
        .I2(\y_1_reg_5399_reg[2]_i_54_n_5 ),
        .O(\y_1_reg_5399[2]_i_79_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_8 
       (.I0(\t_V_reg_1015_reg_n_0_[3] ),
        .O(\y_1_reg_5399[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_5399[2]_i_81 
       (.I0(p_assign_7_fu_1175_p2[13]),
        .I1(p_0_in),
        .I2(\y_1_reg_5399_reg[2]_i_54_n_7 ),
        .O(\y_1_reg_5399[2]_i_81_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_5399[2]_i_83 
       (.I0(p_assign_7_fu_1175_p2[11]),
        .I1(p_0_in),
        .I2(\y_1_reg_5399_reg[2]_i_82_n_5 ),
        .O(\y_1_reg_5399[2]_i_83_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_5399[2]_i_85 
       (.I0(p_assign_7_fu_1175_p2[9]),
        .I1(p_0_in),
        .I2(\y_1_reg_5399_reg[2]_i_82_n_7 ),
        .O(\y_1_reg_5399[2]_i_85_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_5399[2]_i_87 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [15]),
        .I1(\y_1_reg_5399_reg[2]_i_54_n_5 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_1175_p2[15]),
        .O(\y_1_reg_5399[2]_i_87_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_5399[2]_i_88 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [13]),
        .I1(\y_1_reg_5399_reg[2]_i_54_n_7 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_1175_p2[13]),
        .O(\y_1_reg_5399[2]_i_88_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_5399[2]_i_89 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [11]),
        .I1(\y_1_reg_5399_reg[2]_i_82_n_5 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_1175_p2[11]),
        .O(\y_1_reg_5399[2]_i_89_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_9 
       (.I0(\t_V_reg_1015_reg_n_0_[2] ),
        .O(\y_1_reg_5399[2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_5399[2]_i_90 
       (.I0(\tmp_1_reg_5317_reg[31]_0 [9]),
        .I1(\y_1_reg_5399_reg[2]_i_82_n_7 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_1175_p2[9]),
        .O(\y_1_reg_5399[2]_i_90_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_91 
       (.I0(\t_V_reg_1015_reg_n_0_[23] ),
        .O(\y_1_reg_5399[2]_i_91_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_92 
       (.I0(\t_V_reg_1015_reg_n_0_[22] ),
        .O(\y_1_reg_5399[2]_i_92_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_93 
       (.I0(\t_V_reg_1015_reg_n_0_[21] ),
        .O(\y_1_reg_5399[2]_i_93_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_94 
       (.I0(\t_V_reg_1015_reg_n_0_[20] ),
        .O(\y_1_reg_5399[2]_i_94_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_95 
       (.I0(\t_V_reg_1015_reg_n_0_[20] ),
        .O(\y_1_reg_5399[2]_i_95_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_96 
       (.I0(\t_V_reg_1015_reg_n_0_[19] ),
        .O(\y_1_reg_5399[2]_i_96_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_97 
       (.I0(\t_V_reg_1015_reg_n_0_[18] ),
        .O(\y_1_reg_5399[2]_i_97_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_98 
       (.I0(\t_V_reg_1015_reg_n_0_[17] ),
        .O(\y_1_reg_5399[2]_i_98_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_5399[2]_i_99 
       (.I0(\t_V_reg_1015_reg_n_0_[19] ),
        .O(\y_1_reg_5399[2]_i_99_n_0 ));
  FDRE \y_1_reg_5399_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(y_1_fu_1459_p3[0]),
        .Q(y_1_reg_5399[0]),
        .R(1'b0));
  FDRE \y_1_reg_5399_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(y_1_fu_1459_p3[1]),
        .Q(y_1_reg_5399[1]),
        .R(1'b0));
  CARRY4 \y_1_reg_5399_reg[1]_i_14 
       (.CI(\y_1_reg_5399_reg[2]_i_34_n_0 ),
        .CO({\y_1_reg_5399_reg[1]_i_14_n_0 ,\y_1_reg_5399_reg[1]_i_14_n_1 ,\y_1_reg_5399_reg[1]_i_14_n_2 ,\y_1_reg_5399_reg[1]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_1015_reg_n_0_[28] ,\t_V_reg_1015_reg_n_0_[27] ,\t_V_reg_1015_reg_n_0_[26] ,\t_V_reg_1015_reg_n_0_[25] }),
        .O({\y_1_reg_5399_reg[1]_i_14_n_4 ,\y_1_reg_5399_reg[1]_i_14_n_5 ,\y_1_reg_5399_reg[1]_i_14_n_6 ,\y_1_reg_5399_reg[1]_i_14_n_7 }),
        .S({\y_1_reg_5399[1]_i_27_n_0 ,\y_1_reg_5399[1]_i_28_n_0 ,\y_1_reg_5399[1]_i_29_n_0 ,\y_1_reg_5399[1]_i_30_n_0 }));
  CARRY4 \y_1_reg_5399_reg[1]_i_18 
       (.CI(\y_1_reg_5399_reg[1]_i_31_n_0 ),
        .CO({\y_1_reg_5399_reg[1]_i_18_n_0 ,\y_1_reg_5399_reg[1]_i_18_n_1 ,\y_1_reg_5399_reg[1]_i_18_n_2 ,\y_1_reg_5399_reg[1]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_reg_5399[1]_i_32_n_0 ,\y_1_reg_5399[1]_i_33_n_0 ,\y_1_reg_5399[1]_i_34_n_0 ,\y_1_reg_5399[1]_i_35_n_0 }),
        .O(\NLW_y_1_reg_5399_reg[1]_i_18_O_UNCONNECTED [3:0]),
        .S({\y_1_reg_5399[1]_i_36_n_0 ,\y_1_reg_5399[1]_i_37_n_0 ,\y_1_reg_5399[1]_i_38_n_0 ,\y_1_reg_5399[1]_i_39_n_0 }));
  CARRY4 \y_1_reg_5399_reg[1]_i_2 
       (.CI(\y_1_reg_5399_reg[1]_i_5_n_0 ),
        .CO({tmp_15_fu_1156_p2,\y_1_reg_5399_reg[1]_i_2_n_1 ,\y_1_reg_5399_reg[1]_i_2_n_2 ,\y_1_reg_5399_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_reg_5399[1]_i_6_n_0 ,\y_1_reg_5399[1]_i_7_n_0 ,\y_1_reg_5399[1]_i_8_n_0 ,\y_1_reg_5399[1]_i_9_n_0 }),
        .O(\NLW_y_1_reg_5399_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({\y_1_reg_5399[1]_i_10_n_0 ,\y_1_reg_5399[1]_i_11_n_0 ,\y_1_reg_5399[1]_i_12_n_0 ,\y_1_reg_5399[1]_i_13_n_0 }));
  CARRY4 \y_1_reg_5399_reg[1]_i_3 
       (.CI(\y_1_reg_5399_reg[1]_i_14_n_0 ),
        .CO({\NLW_y_1_reg_5399_reg[1]_i_3_CO_UNCONNECTED [3:2],\y_1_reg_5399_reg[1]_i_3_n_2 ,\y_1_reg_5399_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\t_V_reg_1015_reg_n_0_[30] ,\t_V_reg_1015_reg_n_0_[29] }),
        .O({\NLW_y_1_reg_5399_reg[1]_i_3_O_UNCONNECTED [3],p_0_in,\y_1_reg_5399_reg[1]_i_3_n_6 ,\y_1_reg_5399_reg[1]_i_3_n_7 }),
        .S({1'b0,\y_1_reg_5399[1]_i_15_n_0 ,\y_1_reg_5399[1]_i_16_n_0 ,\y_1_reg_5399[1]_i_17_n_0 }));
  CARRY4 \y_1_reg_5399_reg[1]_i_31 
       (.CI(1'b0),
        .CO({\y_1_reg_5399_reg[1]_i_31_n_0 ,\y_1_reg_5399_reg[1]_i_31_n_1 ,\y_1_reg_5399_reg[1]_i_31_n_2 ,\y_1_reg_5399_reg[1]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_reg_5399[1]_i_40_n_0 ,\y_1_reg_5399[1]_i_41_n_0 ,\y_1_reg_5399[1]_i_42_n_0 ,\y_1_reg_5399[1]_i_43_n_0 }),
        .O(\NLW_y_1_reg_5399_reg[1]_i_31_O_UNCONNECTED [3:0]),
        .S({\y_1_reg_5399[1]_i_44_n_0 ,\y_1_reg_5399[1]_i_45_n_0 ,\y_1_reg_5399[1]_i_46_n_0 ,\y_1_reg_5399[1]_i_47_n_0 }));
  CARRY4 \y_1_reg_5399_reg[1]_i_5 
       (.CI(\y_1_reg_5399_reg[1]_i_18_n_0 ),
        .CO({\y_1_reg_5399_reg[1]_i_5_n_0 ,\y_1_reg_5399_reg[1]_i_5_n_1 ,\y_1_reg_5399_reg[1]_i_5_n_2 ,\y_1_reg_5399_reg[1]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_reg_5399[1]_i_19_n_0 ,\y_1_reg_5399[1]_i_20_n_0 ,\y_1_reg_5399[1]_i_21_n_0 ,\y_1_reg_5399[1]_i_22_n_0 }),
        .O(\NLW_y_1_reg_5399_reg[1]_i_5_O_UNCONNECTED [3:0]),
        .S({\y_1_reg_5399[1]_i_23_n_0 ,\y_1_reg_5399[1]_i_24_n_0 ,\y_1_reg_5399[1]_i_25_n_0 ,\y_1_reg_5399[1]_i_26_n_0 }));
  FDRE \y_1_reg_5399_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(y_1_fu_1459_p3[2]),
        .Q(y_1_reg_5399[2]),
        .R(1'b0));
  CARRY4 \y_1_reg_5399_reg[2]_i_108 
       (.CI(\y_1_0_4_reg_5419_reg[0]_i_3_n_0 ),
        .CO({\y_1_reg_5399_reg[2]_i_108_n_0 ,\y_1_reg_5399_reg[2]_i_108_n_1 ,\y_1_reg_5399_reg[2]_i_108_n_2 ,\y_1_reg_5399_reg[2]_i_108_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_1175_p2[7:4]),
        .S({\y_1_reg_5399[2]_i_128_n_0 ,\y_1_reg_5399[2]_i_129_n_0 ,\y_1_reg_5399[2]_i_130_n_0 ,\y_1_reg_5399[2]_i_131_n_0 }));
  CARRY4 \y_1_reg_5399_reg[2]_i_11 
       (.CI(\y_1_reg_5399_reg[2]_i_20_n_0 ),
        .CO({\y_1_reg_5399_reg[2]_i_11_n_0 ,\y_1_reg_5399_reg[2]_i_11_n_1 ,\y_1_reg_5399_reg[2]_i_11_n_2 ,\y_1_reg_5399_reg[2]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_reg_5399[2]_i_21_n_0 ,\y_1_reg_5399[2]_i_22_n_0 ,\y_1_reg_5399[2]_i_23_n_0 ,\y_1_reg_5399[2]_i_24_n_0 }),
        .O(\NLW_y_1_reg_5399_reg[2]_i_11_O_UNCONNECTED [3:0]),
        .S({\y_1_reg_5399[2]_i_25_n_0 ,\y_1_reg_5399[2]_i_26_n_0 ,\y_1_reg_5399[2]_i_27_n_0 ,\y_1_reg_5399[2]_i_28_n_0 }));
  CARRY4 \y_1_reg_5399_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\y_1_reg_5399_reg[2]_i_2_n_0 ,\y_1_reg_5399_reg[2]_i_2_n_1 ,\y_1_reg_5399_reg[2]_i_2_n_2 ,\y_1_reg_5399_reg[2]_i_2_n_3 }),
        .CYINIT(\t_V_reg_1015_reg_n_0_[0] ),
        .DI({\t_V_reg_1015_reg_n_0_[4] ,\t_V_reg_1015_reg_n_0_[3] ,\t_V_reg_1015_reg_n_0_[2] ,\t_V_reg_1015_reg_n_0_[1] }),
        .O({\y_1_reg_5399_reg[2]_i_2_n_4 ,\y_1_reg_5399_reg[2]_i_2_n_5 ,\y_1_reg_5399_reg[2]_i_2_n_6 ,\y_1_reg_5399_reg[2]_i_2_n_7 }),
        .S({\y_1_reg_5399[2]_i_7_n_0 ,\y_1_reg_5399[2]_i_8_n_0 ,\y_1_reg_5399[2]_i_9_n_0 ,\y_1_reg_5399[2]_i_10_n_0 }));
  CARRY4 \y_1_reg_5399_reg[2]_i_20 
       (.CI(\y_1_reg_5399_reg[2]_i_38_n_0 ),
        .CO({\y_1_reg_5399_reg[2]_i_20_n_0 ,\y_1_reg_5399_reg[2]_i_20_n_1 ,\y_1_reg_5399_reg[2]_i_20_n_2 ,\y_1_reg_5399_reg[2]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_reg_5399[2]_i_39_n_0 ,\y_1_reg_5399[2]_i_40_n_0 ,\y_1_reg_5399[2]_i_41_n_0 ,\y_1_reg_5399[2]_i_42_n_0 }),
        .O(\NLW_y_1_reg_5399_reg[2]_i_20_O_UNCONNECTED [3:0]),
        .S({\y_1_reg_5399[2]_i_43_n_0 ,\y_1_reg_5399[2]_i_44_n_0 ,\y_1_reg_5399[2]_i_45_n_0 ,\y_1_reg_5399[2]_i_46_n_0 }));
  CARRY4 \y_1_reg_5399_reg[2]_i_29 
       (.CI(\y_1_reg_5399_reg[2]_i_32_n_0 ),
        .CO({\NLW_y_1_reg_5399_reg[2]_i_29_CO_UNCONNECTED [3],\y_1_reg_5399_reg[2]_i_29_n_1 ,\y_1_reg_5399_reg[2]_i_29_n_2 ,\y_1_reg_5399_reg[2]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_1175_p2[31:28]),
        .S({\y_1_reg_5399[2]_i_59_n_0 ,\y_1_reg_5399[2]_i_60_n_0 ,\y_1_reg_5399[2]_i_61_n_0 ,\y_1_reg_5399[2]_i_62_n_0 }));
  CARRY4 \y_1_reg_5399_reg[2]_i_32 
       (.CI(\y_1_reg_5399_reg[2]_i_48_n_0 ),
        .CO({\y_1_reg_5399_reg[2]_i_32_n_0 ,\y_1_reg_5399_reg[2]_i_32_n_1 ,\y_1_reg_5399_reg[2]_i_32_n_2 ,\y_1_reg_5399_reg[2]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_1175_p2[27:24]),
        .S({\y_1_reg_5399[2]_i_63_n_0 ,\y_1_reg_5399[2]_i_64_n_0 ,\y_1_reg_5399[2]_i_65_n_0 ,\y_1_reg_5399[2]_i_66_n_0 }));
  CARRY4 \y_1_reg_5399_reg[2]_i_34 
       (.CI(\y_1_reg_5399_reg[2]_i_50_n_0 ),
        .CO({\y_1_reg_5399_reg[2]_i_34_n_0 ,\y_1_reg_5399_reg[2]_i_34_n_1 ,\y_1_reg_5399_reg[2]_i_34_n_2 ,\y_1_reg_5399_reg[2]_i_34_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_1015_reg_n_0_[24] ,\t_V_reg_1015_reg_n_0_[23] ,\t_V_reg_1015_reg_n_0_[22] ,\t_V_reg_1015_reg_n_0_[21] }),
        .O({\y_1_reg_5399_reg[2]_i_34_n_4 ,\y_1_reg_5399_reg[2]_i_34_n_5 ,\y_1_reg_5399_reg[2]_i_34_n_6 ,\y_1_reg_5399_reg[2]_i_34_n_7 }),
        .S({\y_1_reg_5399[2]_i_67_n_0 ,\y_1_reg_5399[2]_i_68_n_0 ,\y_1_reg_5399[2]_i_69_n_0 ,\y_1_reg_5399[2]_i_70_n_0 }));
  CARRY4 \y_1_reg_5399_reg[2]_i_38 
       (.CI(1'b0),
        .CO({\y_1_reg_5399_reg[2]_i_38_n_0 ,\y_1_reg_5399_reg[2]_i_38_n_1 ,\y_1_reg_5399_reg[2]_i_38_n_2 ,\y_1_reg_5399_reg[2]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_reg_5399[2]_i_71_n_0 ,\y_1_reg_5399[2]_i_72_n_0 ,\y_1_reg_5399[2]_i_73_n_0 ,\y_1_reg_5399[2]_i_74_n_0 }),
        .O(\NLW_y_1_reg_5399_reg[2]_i_38_O_UNCONNECTED [3:0]),
        .S({\y_1_reg_5399[2]_i_75_n_0 ,\y_1_reg_5399[2]_i_76_n_0 ,\y_1_reg_5399[2]_i_77_n_0 ,\y_1_reg_5399[2]_i_78_n_0 }));
  CARRY4 \y_1_reg_5399_reg[2]_i_4 
       (.CI(\y_1_reg_5399_reg[2]_i_11_n_0 ),
        .CO({\y_1_reg_5399_reg[2]_i_4_n_0 ,\y_1_reg_5399_reg[2]_i_4_n_1 ,\y_1_reg_5399_reg[2]_i_4_n_2 ,\y_1_reg_5399_reg[2]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_reg_5399[2]_i_12_n_0 ,\y_1_reg_5399[2]_i_13_n_0 ,\y_1_reg_5399[2]_i_14_n_0 ,\y_1_reg_5399[2]_i_15_n_0 }),
        .O(\NLW_y_1_reg_5399_reg[2]_i_4_O_UNCONNECTED [3:0]),
        .S({\y_1_reg_5399[2]_i_16_n_0 ,\y_1_reg_5399[2]_i_17_n_0 ,\y_1_reg_5399[2]_i_18_n_0 ,\y_1_reg_5399[2]_i_19_n_0 }));
  CARRY4 \y_1_reg_5399_reg[2]_i_48 
       (.CI(\y_1_reg_5399_reg[2]_i_52_n_0 ),
        .CO({\y_1_reg_5399_reg[2]_i_48_n_0 ,\y_1_reg_5399_reg[2]_i_48_n_1 ,\y_1_reg_5399_reg[2]_i_48_n_2 ,\y_1_reg_5399_reg[2]_i_48_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_1175_p2[23:20]),
        .S({\y_1_reg_5399[2]_i_91_n_0 ,\y_1_reg_5399[2]_i_92_n_0 ,\y_1_reg_5399[2]_i_93_n_0 ,\y_1_reg_5399[2]_i_94_n_0 }));
  CARRY4 \y_1_reg_5399_reg[2]_i_50 
       (.CI(\y_1_reg_5399_reg[2]_i_54_n_0 ),
        .CO({\y_1_reg_5399_reg[2]_i_50_n_0 ,\y_1_reg_5399_reg[2]_i_50_n_1 ,\y_1_reg_5399_reg[2]_i_50_n_2 ,\y_1_reg_5399_reg[2]_i_50_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_1015_reg_n_0_[20] ,\t_V_reg_1015_reg_n_0_[19] ,\t_V_reg_1015_reg_n_0_[18] ,\t_V_reg_1015_reg_n_0_[17] }),
        .O({\y_1_reg_5399_reg[2]_i_50_n_4 ,\y_1_reg_5399_reg[2]_i_50_n_5 ,\y_1_reg_5399_reg[2]_i_50_n_6 ,\y_1_reg_5399_reg[2]_i_50_n_7 }),
        .S({\y_1_reg_5399[2]_i_95_n_0 ,\y_1_reg_5399[2]_i_96_n_0 ,\y_1_reg_5399[2]_i_97_n_0 ,\y_1_reg_5399[2]_i_98_n_0 }));
  CARRY4 \y_1_reg_5399_reg[2]_i_52 
       (.CI(\y_1_reg_5399_reg[2]_i_80_n_0 ),
        .CO({\y_1_reg_5399_reg[2]_i_52_n_0 ,\y_1_reg_5399_reg[2]_i_52_n_1 ,\y_1_reg_5399_reg[2]_i_52_n_2 ,\y_1_reg_5399_reg[2]_i_52_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_1175_p2[19:16]),
        .S({\y_1_reg_5399[2]_i_99_n_0 ,\y_1_reg_5399[2]_i_100_n_0 ,\y_1_reg_5399[2]_i_101_n_0 ,\y_1_reg_5399[2]_i_102_n_0 }));
  CARRY4 \y_1_reg_5399_reg[2]_i_54 
       (.CI(\y_1_reg_5399_reg[2]_i_82_n_0 ),
        .CO({\y_1_reg_5399_reg[2]_i_54_n_0 ,\y_1_reg_5399_reg[2]_i_54_n_1 ,\y_1_reg_5399_reg[2]_i_54_n_2 ,\y_1_reg_5399_reg[2]_i_54_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_1015_reg_n_0_[16] ,\t_V_reg_1015_reg_n_0_[15] ,\t_V_reg_1015_reg_n_0_[14] ,\t_V_reg_1015_reg_n_0_[13] }),
        .O({\y_1_reg_5399_reg[2]_i_54_n_4 ,\y_1_reg_5399_reg[2]_i_54_n_5 ,\y_1_reg_5399_reg[2]_i_54_n_6 ,\y_1_reg_5399_reg[2]_i_54_n_7 }),
        .S({\y_1_reg_5399[2]_i_103_n_0 ,\y_1_reg_5399[2]_i_104_n_0 ,\y_1_reg_5399[2]_i_105_n_0 ,\y_1_reg_5399[2]_i_106_n_0 }));
  CARRY4 \y_1_reg_5399_reg[2]_i_80 
       (.CI(\y_1_reg_5399_reg[2]_i_84_n_0 ),
        .CO({\y_1_reg_5399_reg[2]_i_80_n_0 ,\y_1_reg_5399_reg[2]_i_80_n_1 ,\y_1_reg_5399_reg[2]_i_80_n_2 ,\y_1_reg_5399_reg[2]_i_80_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_1175_p2[15:12]),
        .S({\y_1_reg_5399[2]_i_112_n_0 ,\y_1_reg_5399[2]_i_113_n_0 ,\y_1_reg_5399[2]_i_114_n_0 ,\y_1_reg_5399[2]_i_115_n_0 }));
  CARRY4 \y_1_reg_5399_reg[2]_i_82 
       (.CI(\y_1_reg_5399_reg[2]_i_86_n_0 ),
        .CO({\y_1_reg_5399_reg[2]_i_82_n_0 ,\y_1_reg_5399_reg[2]_i_82_n_1 ,\y_1_reg_5399_reg[2]_i_82_n_2 ,\y_1_reg_5399_reg[2]_i_82_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_1015_reg_n_0_[12] ,\t_V_reg_1015_reg_n_0_[11] ,\t_V_reg_1015_reg_n_0_[10] ,\t_V_reg_1015_reg_n_0_[9] }),
        .O({\y_1_reg_5399_reg[2]_i_82_n_4 ,\y_1_reg_5399_reg[2]_i_82_n_5 ,\y_1_reg_5399_reg[2]_i_82_n_6 ,\y_1_reg_5399_reg[2]_i_82_n_7 }),
        .S({\y_1_reg_5399[2]_i_116_n_0 ,\y_1_reg_5399[2]_i_117_n_0 ,\y_1_reg_5399[2]_i_118_n_0 ,\y_1_reg_5399[2]_i_119_n_0 }));
  CARRY4 \y_1_reg_5399_reg[2]_i_84 
       (.CI(\y_1_reg_5399_reg[2]_i_108_n_0 ),
        .CO({\y_1_reg_5399_reg[2]_i_84_n_0 ,\y_1_reg_5399_reg[2]_i_84_n_1 ,\y_1_reg_5399_reg[2]_i_84_n_2 ,\y_1_reg_5399_reg[2]_i_84_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_1175_p2[11:8]),
        .S({\y_1_reg_5399[2]_i_120_n_0 ,\y_1_reg_5399[2]_i_121_n_0 ,\y_1_reg_5399[2]_i_122_n_0 ,\y_1_reg_5399[2]_i_123_n_0 }));
  CARRY4 \y_1_reg_5399_reg[2]_i_86 
       (.CI(\y_1_reg_5399_reg[2]_i_2_n_0 ),
        .CO({\y_1_reg_5399_reg[2]_i_86_n_0 ,\y_1_reg_5399_reg[2]_i_86_n_1 ,\y_1_reg_5399_reg[2]_i_86_n_2 ,\y_1_reg_5399_reg[2]_i_86_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_1015_reg_n_0_[8] ,\t_V_reg_1015_reg_n_0_[7] ,\t_V_reg_1015_reg_n_0_[6] ,\t_V_reg_1015_reg_n_0_[5] }),
        .O({\y_1_reg_5399_reg[2]_i_86_n_4 ,\y_1_reg_5399_reg[2]_i_86_n_5 ,\y_1_reg_5399_reg[2]_i_86_n_6 ,\y_1_reg_5399_reg[2]_i_86_n_7 }),
        .S({\y_1_reg_5399[2]_i_124_n_0 ,\y_1_reg_5399[2]_i_125_n_0 ,\y_1_reg_5399[2]_i_126_n_0 ,\y_1_reg_5399[2]_i_127_n_0 }));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb
   (ram_reg,
    D,
    ap_clk,
    WEA,
    k_buf_0_val_5_ce0,
    Q,
    ram_reg_0,
    DIADI,
    \right_border_buf_0_s_fu_506_reg[7] ,
    \right_border_buf_0_s_fu_506_reg[0] ,
    \right_border_buf_0_s_fu_506_reg[1] ,
    \right_border_buf_0_s_fu_506_reg[2] ,
    \right_border_buf_0_s_fu_506_reg[3] ,
    \right_border_buf_0_s_fu_506_reg[4] ,
    \right_border_buf_0_s_fu_506_reg[5] ,
    \right_border_buf_0_s_fu_506_reg[6] ,
    \right_border_buf_0_s_fu_506_reg[7]_0 );
  output [7:0]ram_reg;
  output [7:0]D;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_5_ce0;
  input [10:0]Q;
  input [10:0]ram_reg_0;
  input [7:0]DIADI;
  input \right_border_buf_0_s_fu_506_reg[7] ;
  input \right_border_buf_0_s_fu_506_reg[0] ;
  input \right_border_buf_0_s_fu_506_reg[1] ;
  input \right_border_buf_0_s_fu_506_reg[2] ;
  input \right_border_buf_0_s_fu_506_reg[3] ;
  input \right_border_buf_0_s_fu_506_reg[4] ;
  input \right_border_buf_0_s_fu_506_reg[5] ;
  input \right_border_buf_0_s_fu_506_reg[6] ;
  input \right_border_buf_0_s_fu_506_reg[7]_0 ;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire k_buf_0_val_5_ce0;
  wire [7:0]ram_reg;
  wire [10:0]ram_reg_0;
  wire \right_border_buf_0_s_fu_506_reg[0] ;
  wire \right_border_buf_0_s_fu_506_reg[1] ;
  wire \right_border_buf_0_s_fu_506_reg[2] ;
  wire \right_border_buf_0_s_fu_506_reg[3] ;
  wire \right_border_buf_0_s_fu_506_reg[4] ;
  wire \right_border_buf_0_s_fu_506_reg[5] ;
  wire \right_border_buf_0_s_fu_506_reg[6] ;
  wire \right_border_buf_0_s_fu_506_reg[7] ;
  wire \right_border_buf_0_s_fu_506_reg[7]_0 ;

  cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_87 Filter2D_k_buf_0_bkb_ram_U
       (.D(D),
        .DIADI(DIADI),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .\right_border_buf_0_s_fu_506_reg[0] (\right_border_buf_0_s_fu_506_reg[0] ),
        .\right_border_buf_0_s_fu_506_reg[1] (\right_border_buf_0_s_fu_506_reg[1] ),
        .\right_border_buf_0_s_fu_506_reg[2] (\right_border_buf_0_s_fu_506_reg[2] ),
        .\right_border_buf_0_s_fu_506_reg[3] (\right_border_buf_0_s_fu_506_reg[3] ),
        .\right_border_buf_0_s_fu_506_reg[4] (\right_border_buf_0_s_fu_506_reg[4] ),
        .\right_border_buf_0_s_fu_506_reg[5] (\right_border_buf_0_s_fu_506_reg[5] ),
        .\right_border_buf_0_s_fu_506_reg[6] (\right_border_buf_0_s_fu_506_reg[6] ),
        .\right_border_buf_0_s_fu_506_reg[7] (\right_border_buf_0_s_fu_506_reg[7] ),
        .\right_border_buf_0_s_fu_506_reg[7]_0 (\right_border_buf_0_s_fu_506_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_60
   (DOBDO,
    D,
    ram_reg,
    \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0] ,
    ap_clk,
    WEA,
    k_buf_0_val_5_ce0,
    Q,
    ram_reg_0,
    ram_reg_1,
    col_buf_0_val_4_0_fu_1902_p3,
    \src_kernel_win_0_va_21_reg_5621_reg[7] ,
    mux_2_0__2,
    tmp_12_reg_5380,
    \right_border_buf_0_3_fu_526_reg[7] ,
    \right_border_buf_0_3_fu_526_reg[0] ,
    \right_border_buf_0_3_fu_526_reg[1] ,
    \right_border_buf_0_3_fu_526_reg[2] ,
    \right_border_buf_0_3_fu_526_reg[3] ,
    \right_border_buf_0_3_fu_526_reg[4] ,
    \right_border_buf_0_3_fu_526_reg[5] ,
    \right_border_buf_0_3_fu_526_reg[6] ,
    \right_border_buf_0_3_fu_526_reg[7]_0 ,
    or_cond_i_i_reg_5473_pp0_iter1_reg,
    ram_reg_2,
    tmp_9_reg_5358,
    ram_reg_3);
  output [7:0]DOBDO;
  output [7:0]D;
  output [7:0]ram_reg;
  output \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0] ;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_5_ce0;
  input [10:0]Q;
  input [10:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input [7:0]col_buf_0_val_4_0_fu_1902_p3;
  input [0:0]\src_kernel_win_0_va_21_reg_5621_reg[7] ;
  input [7:0]mux_2_0__2;
  input tmp_12_reg_5380;
  input \right_border_buf_0_3_fu_526_reg[7] ;
  input \right_border_buf_0_3_fu_526_reg[0] ;
  input \right_border_buf_0_3_fu_526_reg[1] ;
  input \right_border_buf_0_3_fu_526_reg[2] ;
  input \right_border_buf_0_3_fu_526_reg[3] ;
  input \right_border_buf_0_3_fu_526_reg[4] ;
  input \right_border_buf_0_3_fu_526_reg[5] ;
  input \right_border_buf_0_3_fu_526_reg[6] ;
  input \right_border_buf_0_3_fu_526_reg[7]_0 ;
  input or_cond_i_i_reg_5473_pp0_iter1_reg;
  input ram_reg_2;
  input tmp_9_reg_5358;
  input ram_reg_3;

  wire [7:0]D;
  wire [7:0]DOBDO;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [7:0]col_buf_0_val_4_0_fu_1902_p3;
  wire k_buf_0_val_5_ce0;
  wire [7:0]mux_2_0__2;
  wire or_cond_i_i_reg_5473_pp0_iter1_reg;
  wire \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0] ;
  wire [7:0]ram_reg;
  wire [10:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire \right_border_buf_0_3_fu_526_reg[0] ;
  wire \right_border_buf_0_3_fu_526_reg[1] ;
  wire \right_border_buf_0_3_fu_526_reg[2] ;
  wire \right_border_buf_0_3_fu_526_reg[3] ;
  wire \right_border_buf_0_3_fu_526_reg[4] ;
  wire \right_border_buf_0_3_fu_526_reg[5] ;
  wire \right_border_buf_0_3_fu_526_reg[6] ;
  wire \right_border_buf_0_3_fu_526_reg[7] ;
  wire \right_border_buf_0_3_fu_526_reg[7]_0 ;
  wire [0:0]\src_kernel_win_0_va_21_reg_5621_reg[7] ;
  wire tmp_12_reg_5380;
  wire tmp_9_reg_5358;

  cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_86 Filter2D_k_buf_0_bkb_ram_U
       (.D(D),
        .DOBDO(DOBDO),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .col_buf_0_val_4_0_fu_1902_p3(col_buf_0_val_4_0_fu_1902_p3),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .mux_2_0__2(mux_2_0__2),
        .or_cond_i_i_reg_5473_pp0_iter1_reg(or_cond_i_i_reg_5473_pp0_iter1_reg),
        .\or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0] (\or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0] ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .\right_border_buf_0_3_fu_526_reg[0] (\right_border_buf_0_3_fu_526_reg[0] ),
        .\right_border_buf_0_3_fu_526_reg[1] (\right_border_buf_0_3_fu_526_reg[1] ),
        .\right_border_buf_0_3_fu_526_reg[2] (\right_border_buf_0_3_fu_526_reg[2] ),
        .\right_border_buf_0_3_fu_526_reg[3] (\right_border_buf_0_3_fu_526_reg[3] ),
        .\right_border_buf_0_3_fu_526_reg[4] (\right_border_buf_0_3_fu_526_reg[4] ),
        .\right_border_buf_0_3_fu_526_reg[5] (\right_border_buf_0_3_fu_526_reg[5] ),
        .\right_border_buf_0_3_fu_526_reg[6] (\right_border_buf_0_3_fu_526_reg[6] ),
        .\right_border_buf_0_3_fu_526_reg[7] (\right_border_buf_0_3_fu_526_reg[7] ),
        .\right_border_buf_0_3_fu_526_reg[7]_0 (\right_border_buf_0_3_fu_526_reg[7]_0 ),
        .\src_kernel_win_0_va_21_reg_5621_reg[7] (\src_kernel_win_0_va_21_reg_5621_reg[7] ),
        .tmp_12_reg_5380(tmp_12_reg_5380),
        .tmp_9_reg_5358(tmp_9_reg_5358));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_61
   (ram_reg,
    D,
    ap_clk,
    WEA,
    k_buf_0_val_5_ce0,
    Q,
    ram_reg_0,
    ram_reg_1,
    \right_border_buf_0_6_fu_546_reg[7] ,
    \right_border_buf_0_6_fu_546_reg[0] ,
    \right_border_buf_0_6_fu_546_reg[1] ,
    \right_border_buf_0_6_fu_546_reg[2] ,
    \right_border_buf_0_6_fu_546_reg[3] ,
    \right_border_buf_0_6_fu_546_reg[4] ,
    \right_border_buf_0_6_fu_546_reg[5] ,
    \right_border_buf_0_6_fu_546_reg[6] ,
    \right_border_buf_0_6_fu_546_reg[7]_0 );
  output [7:0]ram_reg;
  output [7:0]D;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_5_ce0;
  input [10:0]Q;
  input [10:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input \right_border_buf_0_6_fu_546_reg[7] ;
  input \right_border_buf_0_6_fu_546_reg[0] ;
  input \right_border_buf_0_6_fu_546_reg[1] ;
  input \right_border_buf_0_6_fu_546_reg[2] ;
  input \right_border_buf_0_6_fu_546_reg[3] ;
  input \right_border_buf_0_6_fu_546_reg[4] ;
  input \right_border_buf_0_6_fu_546_reg[5] ;
  input \right_border_buf_0_6_fu_546_reg[6] ;
  input \right_border_buf_0_6_fu_546_reg[7]_0 ;

  wire [7:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire k_buf_0_val_5_ce0;
  wire [7:0]ram_reg;
  wire [10:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire \right_border_buf_0_6_fu_546_reg[0] ;
  wire \right_border_buf_0_6_fu_546_reg[1] ;
  wire \right_border_buf_0_6_fu_546_reg[2] ;
  wire \right_border_buf_0_6_fu_546_reg[3] ;
  wire \right_border_buf_0_6_fu_546_reg[4] ;
  wire \right_border_buf_0_6_fu_546_reg[5] ;
  wire \right_border_buf_0_6_fu_546_reg[6] ;
  wire \right_border_buf_0_6_fu_546_reg[7] ;
  wire \right_border_buf_0_6_fu_546_reg[7]_0 ;

  cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_85 Filter2D_k_buf_0_bkb_ram_U
       (.D(D),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .\right_border_buf_0_6_fu_546_reg[0] (\right_border_buf_0_6_fu_546_reg[0] ),
        .\right_border_buf_0_6_fu_546_reg[1] (\right_border_buf_0_6_fu_546_reg[1] ),
        .\right_border_buf_0_6_fu_546_reg[2] (\right_border_buf_0_6_fu_546_reg[2] ),
        .\right_border_buf_0_6_fu_546_reg[3] (\right_border_buf_0_6_fu_546_reg[3] ),
        .\right_border_buf_0_6_fu_546_reg[4] (\right_border_buf_0_6_fu_546_reg[4] ),
        .\right_border_buf_0_6_fu_546_reg[5] (\right_border_buf_0_6_fu_546_reg[5] ),
        .\right_border_buf_0_6_fu_546_reg[6] (\right_border_buf_0_6_fu_546_reg[6] ),
        .\right_border_buf_0_6_fu_546_reg[7] (\right_border_buf_0_6_fu_546_reg[7] ),
        .\right_border_buf_0_6_fu_546_reg[7]_0 (\right_border_buf_0_6_fu_546_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_62
   (ram_reg,
    D,
    ram_reg_0,
    ap_clk,
    WEA,
    k_buf_0_val_5_ce0,
    Q,
    ram_reg_1,
    ram_reg_2,
    m,
    mux_1_1,
    mux_1_0,
    tmp_12_reg_5380,
    col_buf_0_val_4_0_fu_1902_p3,
    \right_border_buf_0_9_fu_566_reg[7] ,
    \right_border_buf_0_9_fu_566_reg[0] ,
    \right_border_buf_0_9_fu_566_reg[1] ,
    \right_border_buf_0_9_fu_566_reg[2] ,
    \right_border_buf_0_9_fu_566_reg[3] ,
    \right_border_buf_0_9_fu_566_reg[4] ,
    \right_border_buf_0_9_fu_566_reg[5] ,
    \right_border_buf_0_9_fu_566_reg[6] ,
    \right_border_buf_0_9_fu_566_reg[7]_0 );
  output [7:0]ram_reg;
  output [7:0]D;
  output [7:0]ram_reg_0;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_5_ce0;
  input [10:0]Q;
  input [10:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input [1:0]m;
  input [7:0]mux_1_1;
  input [7:0]mux_1_0;
  input tmp_12_reg_5380;
  input [7:0]col_buf_0_val_4_0_fu_1902_p3;
  input \right_border_buf_0_9_fu_566_reg[7] ;
  input \right_border_buf_0_9_fu_566_reg[0] ;
  input \right_border_buf_0_9_fu_566_reg[1] ;
  input \right_border_buf_0_9_fu_566_reg[2] ;
  input \right_border_buf_0_9_fu_566_reg[3] ;
  input \right_border_buf_0_9_fu_566_reg[4] ;
  input \right_border_buf_0_9_fu_566_reg[5] ;
  input \right_border_buf_0_9_fu_566_reg[6] ;
  input \right_border_buf_0_9_fu_566_reg[7]_0 ;

  wire [7:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [7:0]col_buf_0_val_4_0_fu_1902_p3;
  wire k_buf_0_val_5_ce0;
  wire [1:0]m;
  wire [7:0]mux_1_0;
  wire [7:0]mux_1_1;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [10:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire \right_border_buf_0_9_fu_566_reg[0] ;
  wire \right_border_buf_0_9_fu_566_reg[1] ;
  wire \right_border_buf_0_9_fu_566_reg[2] ;
  wire \right_border_buf_0_9_fu_566_reg[3] ;
  wire \right_border_buf_0_9_fu_566_reg[4] ;
  wire \right_border_buf_0_9_fu_566_reg[5] ;
  wire \right_border_buf_0_9_fu_566_reg[6] ;
  wire \right_border_buf_0_9_fu_566_reg[7] ;
  wire \right_border_buf_0_9_fu_566_reg[7]_0 ;
  wire tmp_12_reg_5380;

  cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_84 Filter2D_k_buf_0_bkb_ram_U
       (.D(D),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .col_buf_0_val_4_0_fu_1902_p3(col_buf_0_val_4_0_fu_1902_p3),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .m(m),
        .mux_1_0(mux_1_0),
        .mux_1_1(mux_1_1),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .\right_border_buf_0_9_fu_566_reg[0] (\right_border_buf_0_9_fu_566_reg[0] ),
        .\right_border_buf_0_9_fu_566_reg[1] (\right_border_buf_0_9_fu_566_reg[1] ),
        .\right_border_buf_0_9_fu_566_reg[2] (\right_border_buf_0_9_fu_566_reg[2] ),
        .\right_border_buf_0_9_fu_566_reg[3] (\right_border_buf_0_9_fu_566_reg[3] ),
        .\right_border_buf_0_9_fu_566_reg[4] (\right_border_buf_0_9_fu_566_reg[4] ),
        .\right_border_buf_0_9_fu_566_reg[5] (\right_border_buf_0_9_fu_566_reg[5] ),
        .\right_border_buf_0_9_fu_566_reg[6] (\right_border_buf_0_9_fu_566_reg[6] ),
        .\right_border_buf_0_9_fu_566_reg[7] (\right_border_buf_0_9_fu_566_reg[7] ),
        .\right_border_buf_0_9_fu_566_reg[7]_0 (\right_border_buf_0_9_fu_566_reg[7]_0 ),
        .tmp_12_reg_5380(tmp_12_reg_5380));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_63
   (D,
    col_buf_0_val_4_0_fu_1902_p3,
    \tmp_63_reg_5450_reg[2] ,
    \tmp_62_reg_5443_reg[2] ,
    ap_clk,
    WEA,
    k_buf_0_val_5_ce0,
    Q,
    ram_reg,
    ram_reg_0,
    \src_kernel_win_0_va_20_reg_5615_reg[7] ,
    mux_2_0,
    tmp_12_reg_5380,
    \src_kernel_win_0_va_20_reg_5615_reg[7]_0 ,
    m,
    mux_2_0__0,
    m_0,
    \src_kernel_win_0_va_22_reg_5627_reg[7] ,
    mux_2_0__1,
    \src_kernel_win_0_va_22_reg_5627_reg[7]_0 ,
    \right_border_buf_0_12_fu_586_reg[7] ,
    \right_border_buf_0_12_fu_586_reg[0] ,
    \right_border_buf_0_12_fu_586_reg[1] ,
    \right_border_buf_0_12_fu_586_reg[2] ,
    \right_border_buf_0_12_fu_586_reg[3] ,
    \right_border_buf_0_12_fu_586_reg[4] ,
    \right_border_buf_0_12_fu_586_reg[5] ,
    \right_border_buf_0_12_fu_586_reg[6] ,
    \right_border_buf_0_12_fu_586_reg[7]_0 );
  output [7:0]D;
  output [7:0]col_buf_0_val_4_0_fu_1902_p3;
  output [7:0]\tmp_63_reg_5450_reg[2] ;
  output [7:0]\tmp_62_reg_5443_reg[2] ;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_5_ce0;
  input [10:0]Q;
  input [10:0]ram_reg;
  input [7:0]ram_reg_0;
  input [0:0]\src_kernel_win_0_va_20_reg_5615_reg[7] ;
  input [7:0]mux_2_0;
  input tmp_12_reg_5380;
  input [7:0]\src_kernel_win_0_va_20_reg_5615_reg[7]_0 ;
  input [0:0]m;
  input [7:0]mux_2_0__0;
  input [7:0]m_0;
  input [0:0]\src_kernel_win_0_va_22_reg_5627_reg[7] ;
  input [7:0]mux_2_0__1;
  input [7:0]\src_kernel_win_0_va_22_reg_5627_reg[7]_0 ;
  input \right_border_buf_0_12_fu_586_reg[7] ;
  input \right_border_buf_0_12_fu_586_reg[0] ;
  input \right_border_buf_0_12_fu_586_reg[1] ;
  input \right_border_buf_0_12_fu_586_reg[2] ;
  input \right_border_buf_0_12_fu_586_reg[3] ;
  input \right_border_buf_0_12_fu_586_reg[4] ;
  input \right_border_buf_0_12_fu_586_reg[5] ;
  input \right_border_buf_0_12_fu_586_reg[6] ;
  input \right_border_buf_0_12_fu_586_reg[7]_0 ;

  wire [7:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [7:0]col_buf_0_val_4_0_fu_1902_p3;
  wire k_buf_0_val_5_ce0;
  wire [0:0]m;
  wire [7:0]m_0;
  wire [7:0]mux_2_0;
  wire [7:0]mux_2_0__0;
  wire [7:0]mux_2_0__1;
  wire [10:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire \right_border_buf_0_12_fu_586_reg[0] ;
  wire \right_border_buf_0_12_fu_586_reg[1] ;
  wire \right_border_buf_0_12_fu_586_reg[2] ;
  wire \right_border_buf_0_12_fu_586_reg[3] ;
  wire \right_border_buf_0_12_fu_586_reg[4] ;
  wire \right_border_buf_0_12_fu_586_reg[5] ;
  wire \right_border_buf_0_12_fu_586_reg[6] ;
  wire \right_border_buf_0_12_fu_586_reg[7] ;
  wire \right_border_buf_0_12_fu_586_reg[7]_0 ;
  wire [0:0]\src_kernel_win_0_va_20_reg_5615_reg[7] ;
  wire [7:0]\src_kernel_win_0_va_20_reg_5615_reg[7]_0 ;
  wire [0:0]\src_kernel_win_0_va_22_reg_5627_reg[7] ;
  wire [7:0]\src_kernel_win_0_va_22_reg_5627_reg[7]_0 ;
  wire tmp_12_reg_5380;
  wire [7:0]\tmp_62_reg_5443_reg[2] ;
  wire [7:0]\tmp_63_reg_5450_reg[2] ;

  cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_83 Filter2D_k_buf_0_bkb_ram_U
       (.D(D),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .m(m),
        .m_0(m_0),
        .mux_2_0(mux_2_0),
        .mux_2_0__0(mux_2_0__0),
        .mux_2_0__1(mux_2_0__1),
        .ram_reg_0(col_buf_0_val_4_0_fu_1902_p3[0]),
        .ram_reg_1(col_buf_0_val_4_0_fu_1902_p3[1]),
        .ram_reg_2(col_buf_0_val_4_0_fu_1902_p3[2]),
        .ram_reg_3(col_buf_0_val_4_0_fu_1902_p3[3]),
        .ram_reg_4(col_buf_0_val_4_0_fu_1902_p3[4]),
        .ram_reg_5(col_buf_0_val_4_0_fu_1902_p3[5]),
        .ram_reg_6(col_buf_0_val_4_0_fu_1902_p3[6]),
        .ram_reg_7(col_buf_0_val_4_0_fu_1902_p3[7]),
        .ram_reg_8(ram_reg),
        .ram_reg_9(ram_reg_0),
        .\right_border_buf_0_12_fu_586_reg[0] (\right_border_buf_0_12_fu_586_reg[0] ),
        .\right_border_buf_0_12_fu_586_reg[1] (\right_border_buf_0_12_fu_586_reg[1] ),
        .\right_border_buf_0_12_fu_586_reg[2] (\right_border_buf_0_12_fu_586_reg[2] ),
        .\right_border_buf_0_12_fu_586_reg[3] (\right_border_buf_0_12_fu_586_reg[3] ),
        .\right_border_buf_0_12_fu_586_reg[4] (\right_border_buf_0_12_fu_586_reg[4] ),
        .\right_border_buf_0_12_fu_586_reg[5] (\right_border_buf_0_12_fu_586_reg[5] ),
        .\right_border_buf_0_12_fu_586_reg[6] (\right_border_buf_0_12_fu_586_reg[6] ),
        .\right_border_buf_0_12_fu_586_reg[7] (\right_border_buf_0_12_fu_586_reg[7] ),
        .\right_border_buf_0_12_fu_586_reg[7]_0 (\right_border_buf_0_12_fu_586_reg[7]_0 ),
        .\src_kernel_win_0_va_20_reg_5615_reg[7] (\src_kernel_win_0_va_20_reg_5615_reg[7] ),
        .\src_kernel_win_0_va_20_reg_5615_reg[7]_0 (\src_kernel_win_0_va_20_reg_5615_reg[7]_0 ),
        .\src_kernel_win_0_va_22_reg_5627_reg[7] (\src_kernel_win_0_va_22_reg_5627_reg[7] ),
        .\src_kernel_win_0_va_22_reg_5627_reg[7]_0 (\src_kernel_win_0_va_22_reg_5627_reg[7]_0 ),
        .tmp_12_reg_5380(tmp_12_reg_5380),
        .\tmp_62_reg_5443_reg[2] (\tmp_62_reg_5443_reg[2] ),
        .\tmp_63_reg_5450_reg[2] (\tmp_63_reg_5450_reg[2] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_64
   (ram_reg,
    D,
    ap_clk,
    WEA,
    k_buf_0_val_5_ce0,
    Q,
    ram_reg_0,
    ram_reg_1,
    \right_border_buf_1_s_fu_606_reg[7] ,
    \right_border_buf_1_s_fu_606_reg[0] ,
    \right_border_buf_1_s_fu_606_reg[1] ,
    \right_border_buf_1_s_fu_606_reg[2] ,
    \right_border_buf_1_s_fu_606_reg[3] ,
    \right_border_buf_1_s_fu_606_reg[4] ,
    \right_border_buf_1_s_fu_606_reg[5] ,
    \right_border_buf_1_s_fu_606_reg[6] ,
    \right_border_buf_1_s_fu_606_reg[7]_0 );
  output [7:0]ram_reg;
  output [7:0]D;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_5_ce0;
  input [10:0]Q;
  input [10:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input \right_border_buf_1_s_fu_606_reg[7] ;
  input \right_border_buf_1_s_fu_606_reg[0] ;
  input \right_border_buf_1_s_fu_606_reg[1] ;
  input \right_border_buf_1_s_fu_606_reg[2] ;
  input \right_border_buf_1_s_fu_606_reg[3] ;
  input \right_border_buf_1_s_fu_606_reg[4] ;
  input \right_border_buf_1_s_fu_606_reg[5] ;
  input \right_border_buf_1_s_fu_606_reg[6] ;
  input \right_border_buf_1_s_fu_606_reg[7]_0 ;

  wire [7:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire k_buf_0_val_5_ce0;
  wire [7:0]ram_reg;
  wire [10:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire \right_border_buf_1_s_fu_606_reg[0] ;
  wire \right_border_buf_1_s_fu_606_reg[1] ;
  wire \right_border_buf_1_s_fu_606_reg[2] ;
  wire \right_border_buf_1_s_fu_606_reg[3] ;
  wire \right_border_buf_1_s_fu_606_reg[4] ;
  wire \right_border_buf_1_s_fu_606_reg[5] ;
  wire \right_border_buf_1_s_fu_606_reg[6] ;
  wire \right_border_buf_1_s_fu_606_reg[7] ;
  wire \right_border_buf_1_s_fu_606_reg[7]_0 ;

  cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_82 Filter2D_k_buf_0_bkb_ram_U
       (.D(D),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .\right_border_buf_1_s_fu_606_reg[0] (\right_border_buf_1_s_fu_606_reg[0] ),
        .\right_border_buf_1_s_fu_606_reg[1] (\right_border_buf_1_s_fu_606_reg[1] ),
        .\right_border_buf_1_s_fu_606_reg[2] (\right_border_buf_1_s_fu_606_reg[2] ),
        .\right_border_buf_1_s_fu_606_reg[3] (\right_border_buf_1_s_fu_606_reg[3] ),
        .\right_border_buf_1_s_fu_606_reg[4] (\right_border_buf_1_s_fu_606_reg[4] ),
        .\right_border_buf_1_s_fu_606_reg[5] (\right_border_buf_1_s_fu_606_reg[5] ),
        .\right_border_buf_1_s_fu_606_reg[6] (\right_border_buf_1_s_fu_606_reg[6] ),
        .\right_border_buf_1_s_fu_606_reg[7] (\right_border_buf_1_s_fu_606_reg[7] ),
        .\right_border_buf_1_s_fu_606_reg[7]_0 (\right_border_buf_1_s_fu_606_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_65
   (DOBDO,
    D,
    ram_reg,
    ap_clk,
    WEA,
    k_buf_0_val_5_ce0,
    Q,
    ram_reg_0,
    ram_reg_1,
    col_buf_1_val_4_0_fu_2292_p3,
    \src_kernel_win_1_va_21_reg_5665_reg[7] ,
    mux_2_0__6,
    tmp_12_reg_5380,
    \right_border_buf_1_3_fu_626_reg[7] ,
    \right_border_buf_1_3_fu_626_reg[0] ,
    \right_border_buf_1_3_fu_626_reg[1] ,
    \right_border_buf_1_3_fu_626_reg[2] ,
    \right_border_buf_1_3_fu_626_reg[3] ,
    \right_border_buf_1_3_fu_626_reg[4] ,
    \right_border_buf_1_3_fu_626_reg[5] ,
    \right_border_buf_1_3_fu_626_reg[6] ,
    \right_border_buf_1_3_fu_626_reg[7]_0 );
  output [7:0]DOBDO;
  output [7:0]D;
  output [7:0]ram_reg;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_5_ce0;
  input [10:0]Q;
  input [10:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input [7:0]col_buf_1_val_4_0_fu_2292_p3;
  input [0:0]\src_kernel_win_1_va_21_reg_5665_reg[7] ;
  input [7:0]mux_2_0__6;
  input tmp_12_reg_5380;
  input \right_border_buf_1_3_fu_626_reg[7] ;
  input \right_border_buf_1_3_fu_626_reg[0] ;
  input \right_border_buf_1_3_fu_626_reg[1] ;
  input \right_border_buf_1_3_fu_626_reg[2] ;
  input \right_border_buf_1_3_fu_626_reg[3] ;
  input \right_border_buf_1_3_fu_626_reg[4] ;
  input \right_border_buf_1_3_fu_626_reg[5] ;
  input \right_border_buf_1_3_fu_626_reg[6] ;
  input \right_border_buf_1_3_fu_626_reg[7]_0 ;

  wire [7:0]D;
  wire [7:0]DOBDO;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [7:0]col_buf_1_val_4_0_fu_2292_p3;
  wire k_buf_0_val_5_ce0;
  wire [7:0]mux_2_0__6;
  wire [7:0]ram_reg;
  wire [10:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire \right_border_buf_1_3_fu_626_reg[0] ;
  wire \right_border_buf_1_3_fu_626_reg[1] ;
  wire \right_border_buf_1_3_fu_626_reg[2] ;
  wire \right_border_buf_1_3_fu_626_reg[3] ;
  wire \right_border_buf_1_3_fu_626_reg[4] ;
  wire \right_border_buf_1_3_fu_626_reg[5] ;
  wire \right_border_buf_1_3_fu_626_reg[6] ;
  wire \right_border_buf_1_3_fu_626_reg[7] ;
  wire \right_border_buf_1_3_fu_626_reg[7]_0 ;
  wire [0:0]\src_kernel_win_1_va_21_reg_5665_reg[7] ;
  wire tmp_12_reg_5380;

  cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_81 Filter2D_k_buf_0_bkb_ram_U
       (.D(D),
        .DOBDO(DOBDO),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .col_buf_1_val_4_0_fu_2292_p3(col_buf_1_val_4_0_fu_2292_p3),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .mux_2_0__6(mux_2_0__6),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .\right_border_buf_1_3_fu_626_reg[0] (\right_border_buf_1_3_fu_626_reg[0] ),
        .\right_border_buf_1_3_fu_626_reg[1] (\right_border_buf_1_3_fu_626_reg[1] ),
        .\right_border_buf_1_3_fu_626_reg[2] (\right_border_buf_1_3_fu_626_reg[2] ),
        .\right_border_buf_1_3_fu_626_reg[3] (\right_border_buf_1_3_fu_626_reg[3] ),
        .\right_border_buf_1_3_fu_626_reg[4] (\right_border_buf_1_3_fu_626_reg[4] ),
        .\right_border_buf_1_3_fu_626_reg[5] (\right_border_buf_1_3_fu_626_reg[5] ),
        .\right_border_buf_1_3_fu_626_reg[6] (\right_border_buf_1_3_fu_626_reg[6] ),
        .\right_border_buf_1_3_fu_626_reg[7] (\right_border_buf_1_3_fu_626_reg[7] ),
        .\right_border_buf_1_3_fu_626_reg[7]_0 (\right_border_buf_1_3_fu_626_reg[7]_0 ),
        .\src_kernel_win_1_va_21_reg_5665_reg[7] (\src_kernel_win_1_va_21_reg_5665_reg[7] ),
        .tmp_12_reg_5380(tmp_12_reg_5380));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_66
   (ram_reg,
    D,
    ap_clk,
    WEA,
    k_buf_0_val_5_ce0,
    Q,
    ram_reg_0,
    ram_reg_1,
    \right_border_buf_1_6_fu_646_reg[7] ,
    \right_border_buf_1_6_fu_646_reg[0] ,
    \right_border_buf_1_6_fu_646_reg[1] ,
    \right_border_buf_1_6_fu_646_reg[2] ,
    \right_border_buf_1_6_fu_646_reg[3] ,
    \right_border_buf_1_6_fu_646_reg[4] ,
    \right_border_buf_1_6_fu_646_reg[5] ,
    \right_border_buf_1_6_fu_646_reg[6] ,
    \right_border_buf_1_6_fu_646_reg[7]_0 );
  output [7:0]ram_reg;
  output [7:0]D;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_5_ce0;
  input [10:0]Q;
  input [10:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input \right_border_buf_1_6_fu_646_reg[7] ;
  input \right_border_buf_1_6_fu_646_reg[0] ;
  input \right_border_buf_1_6_fu_646_reg[1] ;
  input \right_border_buf_1_6_fu_646_reg[2] ;
  input \right_border_buf_1_6_fu_646_reg[3] ;
  input \right_border_buf_1_6_fu_646_reg[4] ;
  input \right_border_buf_1_6_fu_646_reg[5] ;
  input \right_border_buf_1_6_fu_646_reg[6] ;
  input \right_border_buf_1_6_fu_646_reg[7]_0 ;

  wire [7:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire k_buf_0_val_5_ce0;
  wire [7:0]ram_reg;
  wire [10:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire \right_border_buf_1_6_fu_646_reg[0] ;
  wire \right_border_buf_1_6_fu_646_reg[1] ;
  wire \right_border_buf_1_6_fu_646_reg[2] ;
  wire \right_border_buf_1_6_fu_646_reg[3] ;
  wire \right_border_buf_1_6_fu_646_reg[4] ;
  wire \right_border_buf_1_6_fu_646_reg[5] ;
  wire \right_border_buf_1_6_fu_646_reg[6] ;
  wire \right_border_buf_1_6_fu_646_reg[7] ;
  wire \right_border_buf_1_6_fu_646_reg[7]_0 ;

  cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_80 Filter2D_k_buf_0_bkb_ram_U
       (.D(D),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .\right_border_buf_1_6_fu_646_reg[0] (\right_border_buf_1_6_fu_646_reg[0] ),
        .\right_border_buf_1_6_fu_646_reg[1] (\right_border_buf_1_6_fu_646_reg[1] ),
        .\right_border_buf_1_6_fu_646_reg[2] (\right_border_buf_1_6_fu_646_reg[2] ),
        .\right_border_buf_1_6_fu_646_reg[3] (\right_border_buf_1_6_fu_646_reg[3] ),
        .\right_border_buf_1_6_fu_646_reg[4] (\right_border_buf_1_6_fu_646_reg[4] ),
        .\right_border_buf_1_6_fu_646_reg[5] (\right_border_buf_1_6_fu_646_reg[5] ),
        .\right_border_buf_1_6_fu_646_reg[6] (\right_border_buf_1_6_fu_646_reg[6] ),
        .\right_border_buf_1_6_fu_646_reg[7] (\right_border_buf_1_6_fu_646_reg[7] ),
        .\right_border_buf_1_6_fu_646_reg[7]_0 (\right_border_buf_1_6_fu_646_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_67
   (ram_reg,
    D,
    ram_reg_0,
    ap_clk,
    WEA,
    k_buf_0_val_5_ce0,
    Q,
    ram_reg_1,
    ram_reg_2,
    m,
    mux_1_1__0,
    mux_1_0__0,
    tmp_12_reg_5380,
    col_buf_1_val_4_0_fu_2292_p3,
    \right_border_buf_1_10_fu_666_reg[7] ,
    \right_border_buf_1_10_fu_666_reg[0] ,
    \right_border_buf_1_10_fu_666_reg[1] ,
    \right_border_buf_1_10_fu_666_reg[2] ,
    \right_border_buf_1_10_fu_666_reg[3] ,
    \right_border_buf_1_10_fu_666_reg[4] ,
    \right_border_buf_1_10_fu_666_reg[5] ,
    \right_border_buf_1_10_fu_666_reg[6] ,
    \right_border_buf_1_10_fu_666_reg[7]_0 );
  output [7:0]ram_reg;
  output [7:0]D;
  output [7:0]ram_reg_0;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_5_ce0;
  input [10:0]Q;
  input [10:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input [1:0]m;
  input [7:0]mux_1_1__0;
  input [7:0]mux_1_0__0;
  input tmp_12_reg_5380;
  input [7:0]col_buf_1_val_4_0_fu_2292_p3;
  input \right_border_buf_1_10_fu_666_reg[7] ;
  input \right_border_buf_1_10_fu_666_reg[0] ;
  input \right_border_buf_1_10_fu_666_reg[1] ;
  input \right_border_buf_1_10_fu_666_reg[2] ;
  input \right_border_buf_1_10_fu_666_reg[3] ;
  input \right_border_buf_1_10_fu_666_reg[4] ;
  input \right_border_buf_1_10_fu_666_reg[5] ;
  input \right_border_buf_1_10_fu_666_reg[6] ;
  input \right_border_buf_1_10_fu_666_reg[7]_0 ;

  wire [7:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [7:0]col_buf_1_val_4_0_fu_2292_p3;
  wire k_buf_0_val_5_ce0;
  wire [1:0]m;
  wire [7:0]mux_1_0__0;
  wire [7:0]mux_1_1__0;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [10:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire \right_border_buf_1_10_fu_666_reg[0] ;
  wire \right_border_buf_1_10_fu_666_reg[1] ;
  wire \right_border_buf_1_10_fu_666_reg[2] ;
  wire \right_border_buf_1_10_fu_666_reg[3] ;
  wire \right_border_buf_1_10_fu_666_reg[4] ;
  wire \right_border_buf_1_10_fu_666_reg[5] ;
  wire \right_border_buf_1_10_fu_666_reg[6] ;
  wire \right_border_buf_1_10_fu_666_reg[7] ;
  wire \right_border_buf_1_10_fu_666_reg[7]_0 ;
  wire tmp_12_reg_5380;

  cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_79 Filter2D_k_buf_0_bkb_ram_U
       (.D(D),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .col_buf_1_val_4_0_fu_2292_p3(col_buf_1_val_4_0_fu_2292_p3),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .m(m),
        .mux_1_0__0(mux_1_0__0),
        .mux_1_1__0(mux_1_1__0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .\right_border_buf_1_10_fu_666_reg[0] (\right_border_buf_1_10_fu_666_reg[0] ),
        .\right_border_buf_1_10_fu_666_reg[1] (\right_border_buf_1_10_fu_666_reg[1] ),
        .\right_border_buf_1_10_fu_666_reg[2] (\right_border_buf_1_10_fu_666_reg[2] ),
        .\right_border_buf_1_10_fu_666_reg[3] (\right_border_buf_1_10_fu_666_reg[3] ),
        .\right_border_buf_1_10_fu_666_reg[4] (\right_border_buf_1_10_fu_666_reg[4] ),
        .\right_border_buf_1_10_fu_666_reg[5] (\right_border_buf_1_10_fu_666_reg[5] ),
        .\right_border_buf_1_10_fu_666_reg[6] (\right_border_buf_1_10_fu_666_reg[6] ),
        .\right_border_buf_1_10_fu_666_reg[7] (\right_border_buf_1_10_fu_666_reg[7] ),
        .\right_border_buf_1_10_fu_666_reg[7]_0 (\right_border_buf_1_10_fu_666_reg[7]_0 ),
        .tmp_12_reg_5380(tmp_12_reg_5380));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_68
   (D,
    col_buf_1_val_4_0_fu_2292_p3,
    \tmp_63_reg_5450_reg[2] ,
    \tmp_62_reg_5443_reg[2] ,
    ap_clk,
    WEA,
    k_buf_0_val_5_ce0,
    Q,
    ram_reg,
    ram_reg_0,
    \src_kernel_win_1_va_20_reg_5659_reg[7] ,
    mux_2_0__3,
    tmp_12_reg_5380,
    \src_kernel_win_1_va_20_reg_5659_reg[7]_0 ,
    m,
    mux_2_0__4,
    m_0,
    \src_kernel_win_1_va_22_reg_5671_reg[7] ,
    mux_2_0__5,
    \src_kernel_win_1_va_22_reg_5671_reg[7]_0 ,
    \right_border_buf_1_14_fu_682_reg[7] ,
    \right_border_buf_1_14_fu_682_reg[0] ,
    \right_border_buf_1_14_fu_682_reg[1] ,
    \right_border_buf_1_14_fu_682_reg[2] ,
    \right_border_buf_1_14_fu_682_reg[3] ,
    \right_border_buf_1_14_fu_682_reg[4] ,
    \right_border_buf_1_14_fu_682_reg[5] ,
    \right_border_buf_1_14_fu_682_reg[6] ,
    \right_border_buf_1_14_fu_682_reg[7]_0 );
  output [7:0]D;
  output [7:0]col_buf_1_val_4_0_fu_2292_p3;
  output [7:0]\tmp_63_reg_5450_reg[2] ;
  output [7:0]\tmp_62_reg_5443_reg[2] ;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_5_ce0;
  input [10:0]Q;
  input [10:0]ram_reg;
  input [7:0]ram_reg_0;
  input [0:0]\src_kernel_win_1_va_20_reg_5659_reg[7] ;
  input [7:0]mux_2_0__3;
  input tmp_12_reg_5380;
  input [7:0]\src_kernel_win_1_va_20_reg_5659_reg[7]_0 ;
  input [0:0]m;
  input [7:0]mux_2_0__4;
  input [7:0]m_0;
  input [0:0]\src_kernel_win_1_va_22_reg_5671_reg[7] ;
  input [7:0]mux_2_0__5;
  input [7:0]\src_kernel_win_1_va_22_reg_5671_reg[7]_0 ;
  input \right_border_buf_1_14_fu_682_reg[7] ;
  input \right_border_buf_1_14_fu_682_reg[0] ;
  input \right_border_buf_1_14_fu_682_reg[1] ;
  input \right_border_buf_1_14_fu_682_reg[2] ;
  input \right_border_buf_1_14_fu_682_reg[3] ;
  input \right_border_buf_1_14_fu_682_reg[4] ;
  input \right_border_buf_1_14_fu_682_reg[5] ;
  input \right_border_buf_1_14_fu_682_reg[6] ;
  input \right_border_buf_1_14_fu_682_reg[7]_0 ;

  wire [7:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [7:0]col_buf_1_val_4_0_fu_2292_p3;
  wire k_buf_0_val_5_ce0;
  wire [0:0]m;
  wire [7:0]m_0;
  wire [7:0]mux_2_0__3;
  wire [7:0]mux_2_0__4;
  wire [7:0]mux_2_0__5;
  wire [10:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire \right_border_buf_1_14_fu_682_reg[0] ;
  wire \right_border_buf_1_14_fu_682_reg[1] ;
  wire \right_border_buf_1_14_fu_682_reg[2] ;
  wire \right_border_buf_1_14_fu_682_reg[3] ;
  wire \right_border_buf_1_14_fu_682_reg[4] ;
  wire \right_border_buf_1_14_fu_682_reg[5] ;
  wire \right_border_buf_1_14_fu_682_reg[6] ;
  wire \right_border_buf_1_14_fu_682_reg[7] ;
  wire \right_border_buf_1_14_fu_682_reg[7]_0 ;
  wire [0:0]\src_kernel_win_1_va_20_reg_5659_reg[7] ;
  wire [7:0]\src_kernel_win_1_va_20_reg_5659_reg[7]_0 ;
  wire [0:0]\src_kernel_win_1_va_22_reg_5671_reg[7] ;
  wire [7:0]\src_kernel_win_1_va_22_reg_5671_reg[7]_0 ;
  wire tmp_12_reg_5380;
  wire [7:0]\tmp_62_reg_5443_reg[2] ;
  wire [7:0]\tmp_63_reg_5450_reg[2] ;

  cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_78 Filter2D_k_buf_0_bkb_ram_U
       (.D(D),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .m(m),
        .m_0(m_0),
        .mux_2_0__3(mux_2_0__3),
        .mux_2_0__4(mux_2_0__4),
        .mux_2_0__5(mux_2_0__5),
        .ram_reg_0(col_buf_1_val_4_0_fu_2292_p3[0]),
        .ram_reg_1(col_buf_1_val_4_0_fu_2292_p3[1]),
        .ram_reg_2(col_buf_1_val_4_0_fu_2292_p3[2]),
        .ram_reg_3(col_buf_1_val_4_0_fu_2292_p3[3]),
        .ram_reg_4(col_buf_1_val_4_0_fu_2292_p3[4]),
        .ram_reg_5(col_buf_1_val_4_0_fu_2292_p3[5]),
        .ram_reg_6(col_buf_1_val_4_0_fu_2292_p3[6]),
        .ram_reg_7(col_buf_1_val_4_0_fu_2292_p3[7]),
        .ram_reg_8(ram_reg),
        .ram_reg_9(ram_reg_0),
        .\right_border_buf_1_14_fu_682_reg[0] (\right_border_buf_1_14_fu_682_reg[0] ),
        .\right_border_buf_1_14_fu_682_reg[1] (\right_border_buf_1_14_fu_682_reg[1] ),
        .\right_border_buf_1_14_fu_682_reg[2] (\right_border_buf_1_14_fu_682_reg[2] ),
        .\right_border_buf_1_14_fu_682_reg[3] (\right_border_buf_1_14_fu_682_reg[3] ),
        .\right_border_buf_1_14_fu_682_reg[4] (\right_border_buf_1_14_fu_682_reg[4] ),
        .\right_border_buf_1_14_fu_682_reg[5] (\right_border_buf_1_14_fu_682_reg[5] ),
        .\right_border_buf_1_14_fu_682_reg[6] (\right_border_buf_1_14_fu_682_reg[6] ),
        .\right_border_buf_1_14_fu_682_reg[7] (\right_border_buf_1_14_fu_682_reg[7] ),
        .\right_border_buf_1_14_fu_682_reg[7]_0 (\right_border_buf_1_14_fu_682_reg[7]_0 ),
        .\src_kernel_win_1_va_20_reg_5659_reg[7] (\src_kernel_win_1_va_20_reg_5659_reg[7] ),
        .\src_kernel_win_1_va_20_reg_5659_reg[7]_0 (\src_kernel_win_1_va_20_reg_5659_reg[7]_0 ),
        .\src_kernel_win_1_va_22_reg_5671_reg[7] (\src_kernel_win_1_va_22_reg_5671_reg[7] ),
        .\src_kernel_win_1_va_22_reg_5671_reg[7]_0 (\src_kernel_win_1_va_22_reg_5671_reg[7]_0 ),
        .tmp_12_reg_5380(tmp_12_reg_5380),
        .\tmp_62_reg_5443_reg[2] (\tmp_62_reg_5443_reg[2] ),
        .\tmp_63_reg_5450_reg[2] (\tmp_63_reg_5450_reg[2] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_69
   (ram_reg,
    D,
    ap_clk,
    WEA,
    k_buf_0_val_5_ce0,
    Q,
    ram_reg_0,
    ram_reg_1,
    brmerge_reg_5483_pp0_iter1_reg,
    \right_border_buf_2_14_fu_658_reg[0] ,
    \right_border_buf_2_14_fu_658_reg[1] ,
    \right_border_buf_2_14_fu_658_reg[2] ,
    \right_border_buf_2_14_fu_658_reg[3] ,
    \right_border_buf_2_14_fu_658_reg[4] ,
    \right_border_buf_2_14_fu_658_reg[5] ,
    \right_border_buf_2_14_fu_658_reg[6] ,
    \right_border_buf_2_14_fu_658_reg[7] );
  output [7:0]ram_reg;
  output [7:0]D;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_5_ce0;
  input [10:0]Q;
  input [10:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input brmerge_reg_5483_pp0_iter1_reg;
  input \right_border_buf_2_14_fu_658_reg[0] ;
  input \right_border_buf_2_14_fu_658_reg[1] ;
  input \right_border_buf_2_14_fu_658_reg[2] ;
  input \right_border_buf_2_14_fu_658_reg[3] ;
  input \right_border_buf_2_14_fu_658_reg[4] ;
  input \right_border_buf_2_14_fu_658_reg[5] ;
  input \right_border_buf_2_14_fu_658_reg[6] ;
  input \right_border_buf_2_14_fu_658_reg[7] ;

  wire [7:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_5483_pp0_iter1_reg;
  wire k_buf_0_val_5_ce0;
  wire [7:0]ram_reg;
  wire [10:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire \right_border_buf_2_14_fu_658_reg[0] ;
  wire \right_border_buf_2_14_fu_658_reg[1] ;
  wire \right_border_buf_2_14_fu_658_reg[2] ;
  wire \right_border_buf_2_14_fu_658_reg[3] ;
  wire \right_border_buf_2_14_fu_658_reg[4] ;
  wire \right_border_buf_2_14_fu_658_reg[5] ;
  wire \right_border_buf_2_14_fu_658_reg[6] ;
  wire \right_border_buf_2_14_fu_658_reg[7] ;

  cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_77 Filter2D_k_buf_0_bkb_ram_U
       (.D(D),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .brmerge_reg_5483_pp0_iter1_reg(brmerge_reg_5483_pp0_iter1_reg),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .\right_border_buf_2_14_fu_658_reg[0] (\right_border_buf_2_14_fu_658_reg[0] ),
        .\right_border_buf_2_14_fu_658_reg[1] (\right_border_buf_2_14_fu_658_reg[1] ),
        .\right_border_buf_2_14_fu_658_reg[2] (\right_border_buf_2_14_fu_658_reg[2] ),
        .\right_border_buf_2_14_fu_658_reg[3] (\right_border_buf_2_14_fu_658_reg[3] ),
        .\right_border_buf_2_14_fu_658_reg[4] (\right_border_buf_2_14_fu_658_reg[4] ),
        .\right_border_buf_2_14_fu_658_reg[5] (\right_border_buf_2_14_fu_658_reg[5] ),
        .\right_border_buf_2_14_fu_658_reg[6] (\right_border_buf_2_14_fu_658_reg[6] ),
        .\right_border_buf_2_14_fu_658_reg[7] (\right_border_buf_2_14_fu_658_reg[7] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_70
   (DOBDO,
    D,
    ram_reg,
    ap_clk,
    WEA,
    k_buf_0_val_5_ce0,
    Q,
    ram_reg_0,
    ram_reg_1,
    col_buf_2_val_4_0_fu_2652_p3,
    \src_kernel_win_2_va_36_reg_5709_reg[7] ,
    mux_2_0__10,
    tmp_12_reg_5380,
    brmerge_reg_5483_pp0_iter1_reg,
    \right_border_buf_2_11_fu_622_reg[0] ,
    \right_border_buf_2_11_fu_622_reg[1] ,
    \right_border_buf_2_11_fu_622_reg[2] ,
    \right_border_buf_2_11_fu_622_reg[3] ,
    \right_border_buf_2_11_fu_622_reg[4] ,
    \right_border_buf_2_11_fu_622_reg[5] ,
    \right_border_buf_2_11_fu_622_reg[6] ,
    \right_border_buf_2_11_fu_622_reg[7] );
  output [7:0]DOBDO;
  output [7:0]D;
  output [7:0]ram_reg;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_5_ce0;
  input [10:0]Q;
  input [10:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input [7:0]col_buf_2_val_4_0_fu_2652_p3;
  input [0:0]\src_kernel_win_2_va_36_reg_5709_reg[7] ;
  input [7:0]mux_2_0__10;
  input tmp_12_reg_5380;
  input brmerge_reg_5483_pp0_iter1_reg;
  input \right_border_buf_2_11_fu_622_reg[0] ;
  input \right_border_buf_2_11_fu_622_reg[1] ;
  input \right_border_buf_2_11_fu_622_reg[2] ;
  input \right_border_buf_2_11_fu_622_reg[3] ;
  input \right_border_buf_2_11_fu_622_reg[4] ;
  input \right_border_buf_2_11_fu_622_reg[5] ;
  input \right_border_buf_2_11_fu_622_reg[6] ;
  input \right_border_buf_2_11_fu_622_reg[7] ;

  wire [7:0]D;
  wire [7:0]DOBDO;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_5483_pp0_iter1_reg;
  wire [7:0]col_buf_2_val_4_0_fu_2652_p3;
  wire k_buf_0_val_5_ce0;
  wire [7:0]mux_2_0__10;
  wire [7:0]ram_reg;
  wire [10:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire \right_border_buf_2_11_fu_622_reg[0] ;
  wire \right_border_buf_2_11_fu_622_reg[1] ;
  wire \right_border_buf_2_11_fu_622_reg[2] ;
  wire \right_border_buf_2_11_fu_622_reg[3] ;
  wire \right_border_buf_2_11_fu_622_reg[4] ;
  wire \right_border_buf_2_11_fu_622_reg[5] ;
  wire \right_border_buf_2_11_fu_622_reg[6] ;
  wire \right_border_buf_2_11_fu_622_reg[7] ;
  wire [0:0]\src_kernel_win_2_va_36_reg_5709_reg[7] ;
  wire tmp_12_reg_5380;

  cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_76 Filter2D_k_buf_0_bkb_ram_U
       (.D(D),
        .DOBDO(DOBDO),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .brmerge_reg_5483_pp0_iter1_reg(brmerge_reg_5483_pp0_iter1_reg),
        .col_buf_2_val_4_0_fu_2652_p3(col_buf_2_val_4_0_fu_2652_p3),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .mux_2_0__10(mux_2_0__10),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .\right_border_buf_2_11_fu_622_reg[0] (\right_border_buf_2_11_fu_622_reg[0] ),
        .\right_border_buf_2_11_fu_622_reg[1] (\right_border_buf_2_11_fu_622_reg[1] ),
        .\right_border_buf_2_11_fu_622_reg[2] (\right_border_buf_2_11_fu_622_reg[2] ),
        .\right_border_buf_2_11_fu_622_reg[3] (\right_border_buf_2_11_fu_622_reg[3] ),
        .\right_border_buf_2_11_fu_622_reg[4] (\right_border_buf_2_11_fu_622_reg[4] ),
        .\right_border_buf_2_11_fu_622_reg[5] (\right_border_buf_2_11_fu_622_reg[5] ),
        .\right_border_buf_2_11_fu_622_reg[6] (\right_border_buf_2_11_fu_622_reg[6] ),
        .\right_border_buf_2_11_fu_622_reg[7] (\right_border_buf_2_11_fu_622_reg[7] ),
        .\src_kernel_win_2_va_36_reg_5709_reg[7] (\src_kernel_win_2_va_36_reg_5709_reg[7] ),
        .tmp_12_reg_5380(tmp_12_reg_5380));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_71
   (ram_reg,
    WEA,
    D,
    ap_clk,
    k_buf_0_val_5_ce0,
    Q,
    ram_reg_0,
    ram_reg_1,
    brmerge_reg_5483_pp0_iter1_reg,
    \right_border_buf_2_8_fu_598_reg[0] ,
    \right_border_buf_2_8_fu_598_reg[1] ,
    \right_border_buf_2_8_fu_598_reg[2] ,
    \right_border_buf_2_8_fu_598_reg[3] ,
    \right_border_buf_2_8_fu_598_reg[4] ,
    \right_border_buf_2_8_fu_598_reg[5] ,
    \right_border_buf_2_8_fu_598_reg[6] ,
    \right_border_buf_2_8_fu_598_reg[7] ,
    right_border_buf_0_10_fu_5700,
    ap_enable_reg_pp0_iter2,
    or_cond_i_i_reg_5473_pp0_iter1_reg,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4);
  output [7:0]ram_reg;
  output [0:0]WEA;
  output [7:0]D;
  input ap_clk;
  input k_buf_0_val_5_ce0;
  input [10:0]Q;
  input [10:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input brmerge_reg_5483_pp0_iter1_reg;
  input \right_border_buf_2_8_fu_598_reg[0] ;
  input \right_border_buf_2_8_fu_598_reg[1] ;
  input \right_border_buf_2_8_fu_598_reg[2] ;
  input \right_border_buf_2_8_fu_598_reg[3] ;
  input \right_border_buf_2_8_fu_598_reg[4] ;
  input \right_border_buf_2_8_fu_598_reg[5] ;
  input \right_border_buf_2_8_fu_598_reg[6] ;
  input \right_border_buf_2_8_fu_598_reg[7] ;
  input right_border_buf_0_10_fu_5700;
  input ap_enable_reg_pp0_iter2;
  input or_cond_i_i_reg_5473_pp0_iter1_reg;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;

  wire [7:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire brmerge_reg_5483_pp0_iter1_reg;
  wire k_buf_0_val_5_ce0;
  wire or_cond_i_i_reg_5473_pp0_iter1_reg;
  wire [7:0]ram_reg;
  wire [10:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire right_border_buf_0_10_fu_5700;
  wire \right_border_buf_2_8_fu_598_reg[0] ;
  wire \right_border_buf_2_8_fu_598_reg[1] ;
  wire \right_border_buf_2_8_fu_598_reg[2] ;
  wire \right_border_buf_2_8_fu_598_reg[3] ;
  wire \right_border_buf_2_8_fu_598_reg[4] ;
  wire \right_border_buf_2_8_fu_598_reg[5] ;
  wire \right_border_buf_2_8_fu_598_reg[6] ;
  wire \right_border_buf_2_8_fu_598_reg[7] ;

  cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_75 Filter2D_k_buf_0_bkb_ram_U
       (.D(D),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .brmerge_reg_5483_pp0_iter1_reg(brmerge_reg_5483_pp0_iter1_reg),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .or_cond_i_i_reg_5473_pp0_iter1_reg(or_cond_i_i_reg_5473_pp0_iter1_reg),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .right_border_buf_0_10_fu_5700(right_border_buf_0_10_fu_5700),
        .\right_border_buf_2_8_fu_598_reg[0] (\right_border_buf_2_8_fu_598_reg[0] ),
        .\right_border_buf_2_8_fu_598_reg[1] (\right_border_buf_2_8_fu_598_reg[1] ),
        .\right_border_buf_2_8_fu_598_reg[2] (\right_border_buf_2_8_fu_598_reg[2] ),
        .\right_border_buf_2_8_fu_598_reg[3] (\right_border_buf_2_8_fu_598_reg[3] ),
        .\right_border_buf_2_8_fu_598_reg[4] (\right_border_buf_2_8_fu_598_reg[4] ),
        .\right_border_buf_2_8_fu_598_reg[5] (\right_border_buf_2_8_fu_598_reg[5] ),
        .\right_border_buf_2_8_fu_598_reg[6] (\right_border_buf_2_8_fu_598_reg[6] ),
        .\right_border_buf_2_8_fu_598_reg[7] (\right_border_buf_2_8_fu_598_reg[7] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_72
   (ram_reg,
    WEA,
    D,
    ram_reg_0,
    ap_clk,
    k_buf_0_val_5_ce0,
    Q,
    ram_reg_1,
    ram_reg_2,
    m,
    mux_1_1__1,
    mux_1_0__1,
    tmp_12_reg_5380,
    col_buf_2_val_4_0_fu_2652_p3,
    brmerge_reg_5483_pp0_iter1_reg,
    \right_border_buf_2_5_fu_562_reg[0] ,
    \right_border_buf_2_5_fu_562_reg[1] ,
    \right_border_buf_2_5_fu_562_reg[2] ,
    \right_border_buf_2_5_fu_562_reg[3] ,
    \right_border_buf_2_5_fu_562_reg[4] ,
    \right_border_buf_2_5_fu_562_reg[5] ,
    \right_border_buf_2_5_fu_562_reg[6] ,
    \right_border_buf_2_5_fu_562_reg[7] ,
    right_border_buf_0_10_fu_5700,
    ap_enable_reg_pp0_iter2,
    or_cond_i_i_reg_5473_pp0_iter1_reg,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5);
  output [7:0]ram_reg;
  output [0:0]WEA;
  output [7:0]D;
  output [7:0]ram_reg_0;
  input ap_clk;
  input k_buf_0_val_5_ce0;
  input [10:0]Q;
  input [10:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input [1:0]m;
  input [7:0]mux_1_1__1;
  input [7:0]mux_1_0__1;
  input tmp_12_reg_5380;
  input [7:0]col_buf_2_val_4_0_fu_2652_p3;
  input brmerge_reg_5483_pp0_iter1_reg;
  input \right_border_buf_2_5_fu_562_reg[0] ;
  input \right_border_buf_2_5_fu_562_reg[1] ;
  input \right_border_buf_2_5_fu_562_reg[2] ;
  input \right_border_buf_2_5_fu_562_reg[3] ;
  input \right_border_buf_2_5_fu_562_reg[4] ;
  input \right_border_buf_2_5_fu_562_reg[5] ;
  input \right_border_buf_2_5_fu_562_reg[6] ;
  input \right_border_buf_2_5_fu_562_reg[7] ;
  input right_border_buf_0_10_fu_5700;
  input ap_enable_reg_pp0_iter2;
  input or_cond_i_i_reg_5473_pp0_iter1_reg;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;

  wire [7:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire brmerge_reg_5483_pp0_iter1_reg;
  wire [7:0]col_buf_2_val_4_0_fu_2652_p3;
  wire k_buf_0_val_5_ce0;
  wire [1:0]m;
  wire [7:0]mux_1_0__1;
  wire [7:0]mux_1_1__1;
  wire or_cond_i_i_reg_5473_pp0_iter1_reg;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [10:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire right_border_buf_0_10_fu_5700;
  wire \right_border_buf_2_5_fu_562_reg[0] ;
  wire \right_border_buf_2_5_fu_562_reg[1] ;
  wire \right_border_buf_2_5_fu_562_reg[2] ;
  wire \right_border_buf_2_5_fu_562_reg[3] ;
  wire \right_border_buf_2_5_fu_562_reg[4] ;
  wire \right_border_buf_2_5_fu_562_reg[5] ;
  wire \right_border_buf_2_5_fu_562_reg[6] ;
  wire \right_border_buf_2_5_fu_562_reg[7] ;
  wire tmp_12_reg_5380;

  cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_74 Filter2D_k_buf_0_bkb_ram_U
       (.D(D),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .brmerge_reg_5483_pp0_iter1_reg(brmerge_reg_5483_pp0_iter1_reg),
        .col_buf_2_val_4_0_fu_2652_p3(col_buf_2_val_4_0_fu_2652_p3),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .m(m),
        .mux_1_0__1(mux_1_0__1),
        .mux_1_1__1(mux_1_1__1),
        .or_cond_i_i_reg_5473_pp0_iter1_reg(or_cond_i_i_reg_5473_pp0_iter1_reg),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .right_border_buf_0_10_fu_5700(right_border_buf_0_10_fu_5700),
        .\right_border_buf_2_5_fu_562_reg[0] (\right_border_buf_2_5_fu_562_reg[0] ),
        .\right_border_buf_2_5_fu_562_reg[1] (\right_border_buf_2_5_fu_562_reg[1] ),
        .\right_border_buf_2_5_fu_562_reg[2] (\right_border_buf_2_5_fu_562_reg[2] ),
        .\right_border_buf_2_5_fu_562_reg[3] (\right_border_buf_2_5_fu_562_reg[3] ),
        .\right_border_buf_2_5_fu_562_reg[4] (\right_border_buf_2_5_fu_562_reg[4] ),
        .\right_border_buf_2_5_fu_562_reg[5] (\right_border_buf_2_5_fu_562_reg[5] ),
        .\right_border_buf_2_5_fu_562_reg[6] (\right_border_buf_2_5_fu_562_reg[6] ),
        .\right_border_buf_2_5_fu_562_reg[7] (\right_border_buf_2_5_fu_562_reg[7] ),
        .tmp_12_reg_5380(tmp_12_reg_5380));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_73
   (WEA,
    k_buf_0_val_5_ce0,
    D,
    col_buf_2_val_4_0_fu_2652_p3,
    \tmp_63_reg_5450_reg[2] ,
    \tmp_62_reg_5443_reg[2] ,
    right_border_buf_0_10_fu_5700,
    internal_empty_n_reg,
    \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0] ,
    ap_clk,
    Q,
    ram_reg,
    ram_reg_0,
    \src_kernel_win_2_va_35_reg_5703_reg[7] ,
    mux_2_0__7,
    tmp_12_reg_5380,
    \src_kernel_win_2_va_35_reg_5703_reg[7]_0 ,
    m,
    mux_2_0__8,
    m_0,
    \src_kernel_win_2_va_37_reg_5715_reg[7] ,
    mux_2_0__9,
    \src_kernel_win_2_va_37_reg_5715_reg[7]_0 ,
    brmerge_reg_5483_pp0_iter1_reg,
    \right_border_buf_2_2_fu_538_reg[0] ,
    \right_border_buf_2_2_fu_538_reg[1] ,
    \right_border_buf_2_2_fu_538_reg[2] ,
    \right_border_buf_2_2_fu_538_reg[3] ,
    \right_border_buf_2_2_fu_538_reg[4] ,
    \right_border_buf_2_2_fu_538_reg[5] ,
    \right_border_buf_2_2_fu_538_reg[6] ,
    \right_border_buf_2_2_fu_538_reg[7] ,
    ap_enable_reg_pp0_iter2,
    or_cond_i_i_reg_5473_pp0_iter1_reg,
    ram_reg_1,
    ram_reg_2,
    \right_border_buf_2_s_fu_518_reg[0] ,
    tmp_9_reg_5358,
    \right_border_buf_2_s_fu_518_reg[0]_0 ,
    ap_enable_reg_pp0_iter1,
    ram_reg_3,
    src_data_stream_1_V_empty_n,
    src_data_stream_0_V_empty_n,
    src_data_stream_2_V_empty_n,
    or_cond_i_reg_5502_pp0_iter7_reg,
    ram_reg_i_11,
    dst_data_stream_0_V_full_n,
    dst_data_stream_2_V_full_n,
    dst_data_stream_1_V_full_n);
  output [0:0]WEA;
  output k_buf_0_val_5_ce0;
  output [7:0]D;
  output [7:0]col_buf_2_val_4_0_fu_2652_p3;
  output [7:0]\tmp_63_reg_5450_reg[2] ;
  output [7:0]\tmp_62_reg_5443_reg[2] ;
  output right_border_buf_0_10_fu_5700;
  output internal_empty_n_reg;
  output \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0] ;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ram_reg;
  input [7:0]ram_reg_0;
  input [0:0]\src_kernel_win_2_va_35_reg_5703_reg[7] ;
  input [7:0]mux_2_0__7;
  input tmp_12_reg_5380;
  input [7:0]\src_kernel_win_2_va_35_reg_5703_reg[7]_0 ;
  input [0:0]m;
  input [7:0]mux_2_0__8;
  input [7:0]m_0;
  input [0:0]\src_kernel_win_2_va_37_reg_5715_reg[7] ;
  input [7:0]mux_2_0__9;
  input [7:0]\src_kernel_win_2_va_37_reg_5715_reg[7]_0 ;
  input brmerge_reg_5483_pp0_iter1_reg;
  input \right_border_buf_2_2_fu_538_reg[0] ;
  input \right_border_buf_2_2_fu_538_reg[1] ;
  input \right_border_buf_2_2_fu_538_reg[2] ;
  input \right_border_buf_2_2_fu_538_reg[3] ;
  input \right_border_buf_2_2_fu_538_reg[4] ;
  input \right_border_buf_2_2_fu_538_reg[5] ;
  input \right_border_buf_2_2_fu_538_reg[6] ;
  input \right_border_buf_2_2_fu_538_reg[7] ;
  input ap_enable_reg_pp0_iter2;
  input or_cond_i_i_reg_5473_pp0_iter1_reg;
  input ram_reg_1;
  input ram_reg_2;
  input \right_border_buf_2_s_fu_518_reg[0] ;
  input tmp_9_reg_5358;
  input \right_border_buf_2_s_fu_518_reg[0]_0 ;
  input ap_enable_reg_pp0_iter1;
  input [0:0]ram_reg_3;
  input src_data_stream_1_V_empty_n;
  input src_data_stream_0_V_empty_n;
  input src_data_stream_2_V_empty_n;
  input or_cond_i_reg_5502_pp0_iter7_reg;
  input ram_reg_i_11;
  input dst_data_stream_0_V_full_n;
  input dst_data_stream_2_V_full_n;
  input dst_data_stream_1_V_full_n;

  wire [7:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire brmerge_reg_5483_pp0_iter1_reg;
  wire [7:0]col_buf_2_val_4_0_fu_2652_p3;
  wire dst_data_stream_0_V_full_n;
  wire dst_data_stream_1_V_full_n;
  wire dst_data_stream_2_V_full_n;
  wire internal_empty_n_reg;
  wire k_buf_0_val_5_ce0;
  wire [0:0]m;
  wire [7:0]m_0;
  wire [7:0]mux_2_0__7;
  wire [7:0]mux_2_0__8;
  wire [7:0]mux_2_0__9;
  wire or_cond_i_i_reg_5473_pp0_iter1_reg;
  wire \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0] ;
  wire or_cond_i_reg_5502_pp0_iter7_reg;
  wire [10:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [0:0]ram_reg_3;
  wire ram_reg_i_11;
  wire right_border_buf_0_10_fu_5700;
  wire \right_border_buf_2_2_fu_538_reg[0] ;
  wire \right_border_buf_2_2_fu_538_reg[1] ;
  wire \right_border_buf_2_2_fu_538_reg[2] ;
  wire \right_border_buf_2_2_fu_538_reg[3] ;
  wire \right_border_buf_2_2_fu_538_reg[4] ;
  wire \right_border_buf_2_2_fu_538_reg[5] ;
  wire \right_border_buf_2_2_fu_538_reg[6] ;
  wire \right_border_buf_2_2_fu_538_reg[7] ;
  wire \right_border_buf_2_s_fu_518_reg[0] ;
  wire \right_border_buf_2_s_fu_518_reg[0]_0 ;
  wire src_data_stream_0_V_empty_n;
  wire src_data_stream_1_V_empty_n;
  wire src_data_stream_2_V_empty_n;
  wire [0:0]\src_kernel_win_2_va_35_reg_5703_reg[7] ;
  wire [7:0]\src_kernel_win_2_va_35_reg_5703_reg[7]_0 ;
  wire [0:0]\src_kernel_win_2_va_37_reg_5715_reg[7] ;
  wire [7:0]\src_kernel_win_2_va_37_reg_5715_reg[7]_0 ;
  wire tmp_12_reg_5380;
  wire [7:0]\tmp_62_reg_5443_reg[2] ;
  wire [7:0]\tmp_63_reg_5450_reg[2] ;
  wire tmp_9_reg_5358;

  cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram Filter2D_k_buf_0_bkb_ram_U
       (.D(D),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .brmerge_reg_5483_pp0_iter1_reg(brmerge_reg_5483_pp0_iter1_reg),
        .dst_data_stream_0_V_full_n(dst_data_stream_0_V_full_n),
        .dst_data_stream_1_V_full_n(dst_data_stream_1_V_full_n),
        .dst_data_stream_2_V_full_n(dst_data_stream_2_V_full_n),
        .internal_empty_n_reg(internal_empty_n_reg),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .m(m),
        .m_0(m_0),
        .mux_2_0__7(mux_2_0__7),
        .mux_2_0__8(mux_2_0__8),
        .mux_2_0__9(mux_2_0__9),
        .or_cond_i_i_reg_5473_pp0_iter1_reg(or_cond_i_i_reg_5473_pp0_iter1_reg),
        .\or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0] (\or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0] ),
        .or_cond_i_reg_5502_pp0_iter7_reg(or_cond_i_reg_5502_pp0_iter7_reg),
        .ram_reg_0(col_buf_2_val_4_0_fu_2652_p3[0]),
        .ram_reg_1(col_buf_2_val_4_0_fu_2652_p3[1]),
        .ram_reg_10(ram_reg_1),
        .ram_reg_11(ram_reg_2),
        .ram_reg_12(ram_reg_3),
        .ram_reg_2(col_buf_2_val_4_0_fu_2652_p3[2]),
        .ram_reg_3(col_buf_2_val_4_0_fu_2652_p3[3]),
        .ram_reg_4(col_buf_2_val_4_0_fu_2652_p3[4]),
        .ram_reg_5(col_buf_2_val_4_0_fu_2652_p3[5]),
        .ram_reg_6(col_buf_2_val_4_0_fu_2652_p3[6]),
        .ram_reg_7(col_buf_2_val_4_0_fu_2652_p3[7]),
        .ram_reg_8(ram_reg),
        .ram_reg_9(ram_reg_0),
        .ram_reg_i_11_0(ram_reg_i_11),
        .right_border_buf_0_10_fu_5700(right_border_buf_0_10_fu_5700),
        .\right_border_buf_2_2_fu_538_reg[0] (\right_border_buf_2_2_fu_538_reg[0] ),
        .\right_border_buf_2_2_fu_538_reg[1] (\right_border_buf_2_2_fu_538_reg[1] ),
        .\right_border_buf_2_2_fu_538_reg[2] (\right_border_buf_2_2_fu_538_reg[2] ),
        .\right_border_buf_2_2_fu_538_reg[3] (\right_border_buf_2_2_fu_538_reg[3] ),
        .\right_border_buf_2_2_fu_538_reg[4] (\right_border_buf_2_2_fu_538_reg[4] ),
        .\right_border_buf_2_2_fu_538_reg[5] (\right_border_buf_2_2_fu_538_reg[5] ),
        .\right_border_buf_2_2_fu_538_reg[6] (\right_border_buf_2_2_fu_538_reg[6] ),
        .\right_border_buf_2_2_fu_538_reg[7] (\right_border_buf_2_2_fu_538_reg[7] ),
        .\right_border_buf_2_s_fu_518_reg[0] (\right_border_buf_2_s_fu_518_reg[0] ),
        .\right_border_buf_2_s_fu_518_reg[0]_0 (\right_border_buf_2_s_fu_518_reg[0]_0 ),
        .src_data_stream_0_V_empty_n(src_data_stream_0_V_empty_n),
        .src_data_stream_1_V_empty_n(src_data_stream_1_V_empty_n),
        .src_data_stream_2_V_empty_n(src_data_stream_2_V_empty_n),
        .\src_kernel_win_2_va_35_reg_5703_reg[7] (\src_kernel_win_2_va_35_reg_5703_reg[7] ),
        .\src_kernel_win_2_va_35_reg_5703_reg[7]_0 (\src_kernel_win_2_va_35_reg_5703_reg[7]_0 ),
        .\src_kernel_win_2_va_37_reg_5715_reg[7] (\src_kernel_win_2_va_37_reg_5715_reg[7] ),
        .\src_kernel_win_2_va_37_reg_5715_reg[7]_0 (\src_kernel_win_2_va_37_reg_5715_reg[7]_0 ),
        .tmp_12_reg_5380(tmp_12_reg_5380),
        .\tmp_62_reg_5443_reg[2] (\tmp_62_reg_5443_reg[2] ),
        .\tmp_63_reg_5450_reg[2] (\tmp_63_reg_5450_reg[2] ),
        .tmp_9_reg_5358(tmp_9_reg_5358));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram
   (WEA,
    k_buf_0_val_5_ce0,
    D,
    ram_reg_0,
    \tmp_63_reg_5450_reg[2] ,
    \tmp_62_reg_5443_reg[2] ,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    right_border_buf_0_10_fu_5700,
    internal_empty_n_reg,
    \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0] ,
    ap_clk,
    Q,
    ram_reg_8,
    ram_reg_9,
    \src_kernel_win_2_va_35_reg_5703_reg[7] ,
    mux_2_0__7,
    tmp_12_reg_5380,
    \src_kernel_win_2_va_35_reg_5703_reg[7]_0 ,
    m,
    mux_2_0__8,
    m_0,
    \src_kernel_win_2_va_37_reg_5715_reg[7] ,
    mux_2_0__9,
    \src_kernel_win_2_va_37_reg_5715_reg[7]_0 ,
    brmerge_reg_5483_pp0_iter1_reg,
    \right_border_buf_2_2_fu_538_reg[0] ,
    \right_border_buf_2_2_fu_538_reg[1] ,
    \right_border_buf_2_2_fu_538_reg[2] ,
    \right_border_buf_2_2_fu_538_reg[3] ,
    \right_border_buf_2_2_fu_538_reg[4] ,
    \right_border_buf_2_2_fu_538_reg[5] ,
    \right_border_buf_2_2_fu_538_reg[6] ,
    \right_border_buf_2_2_fu_538_reg[7] ,
    ap_enable_reg_pp0_iter2,
    or_cond_i_i_reg_5473_pp0_iter1_reg,
    ram_reg_10,
    ram_reg_11,
    \right_border_buf_2_s_fu_518_reg[0] ,
    tmp_9_reg_5358,
    \right_border_buf_2_s_fu_518_reg[0]_0 ,
    ap_enable_reg_pp0_iter1,
    ram_reg_12,
    src_data_stream_1_V_empty_n,
    src_data_stream_0_V_empty_n,
    src_data_stream_2_V_empty_n,
    or_cond_i_reg_5502_pp0_iter7_reg,
    ram_reg_i_11_0,
    dst_data_stream_0_V_full_n,
    dst_data_stream_2_V_full_n,
    dst_data_stream_1_V_full_n);
  output [0:0]WEA;
  output k_buf_0_val_5_ce0;
  output [7:0]D;
  output ram_reg_0;
  output [7:0]\tmp_63_reg_5450_reg[2] ;
  output [7:0]\tmp_62_reg_5443_reg[2] ;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output right_border_buf_0_10_fu_5700;
  output internal_empty_n_reg;
  output \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0] ;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ram_reg_8;
  input [7:0]ram_reg_9;
  input [0:0]\src_kernel_win_2_va_35_reg_5703_reg[7] ;
  input [7:0]mux_2_0__7;
  input tmp_12_reg_5380;
  input [7:0]\src_kernel_win_2_va_35_reg_5703_reg[7]_0 ;
  input [0:0]m;
  input [7:0]mux_2_0__8;
  input [7:0]m_0;
  input [0:0]\src_kernel_win_2_va_37_reg_5715_reg[7] ;
  input [7:0]mux_2_0__9;
  input [7:0]\src_kernel_win_2_va_37_reg_5715_reg[7]_0 ;
  input brmerge_reg_5483_pp0_iter1_reg;
  input \right_border_buf_2_2_fu_538_reg[0] ;
  input \right_border_buf_2_2_fu_538_reg[1] ;
  input \right_border_buf_2_2_fu_538_reg[2] ;
  input \right_border_buf_2_2_fu_538_reg[3] ;
  input \right_border_buf_2_2_fu_538_reg[4] ;
  input \right_border_buf_2_2_fu_538_reg[5] ;
  input \right_border_buf_2_2_fu_538_reg[6] ;
  input \right_border_buf_2_2_fu_538_reg[7] ;
  input ap_enable_reg_pp0_iter2;
  input or_cond_i_i_reg_5473_pp0_iter1_reg;
  input ram_reg_10;
  input ram_reg_11;
  input \right_border_buf_2_s_fu_518_reg[0] ;
  input tmp_9_reg_5358;
  input \right_border_buf_2_s_fu_518_reg[0]_0 ;
  input ap_enable_reg_pp0_iter1;
  input [0:0]ram_reg_12;
  input src_data_stream_1_V_empty_n;
  input src_data_stream_0_V_empty_n;
  input src_data_stream_2_V_empty_n;
  input or_cond_i_reg_5502_pp0_iter7_reg;
  input ram_reg_i_11_0;
  input dst_data_stream_0_V_full_n;
  input dst_data_stream_2_V_full_n;
  input dst_data_stream_1_V_full_n;

  wire [7:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire brmerge_reg_5483_pp0_iter1_reg;
  wire dst_data_stream_0_V_full_n;
  wire dst_data_stream_1_V_full_n;
  wire dst_data_stream_2_V_full_n;
  wire internal_empty_n_reg;
  wire k_buf_0_val_5_ce0;
  wire [7:0]k_buf_2_val_9_q0;
  wire [0:0]m;
  wire [7:0]m_0;
  wire [7:0]mux_2_0__7;
  wire [7:0]mux_2_0__8;
  wire [7:0]mux_2_0__9;
  wire or_cond_i_i_reg_5473_pp0_iter1_reg;
  wire \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0] ;
  wire or_cond_i_reg_5502_pp0_iter7_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire [0:0]ram_reg_12;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire [10:0]ram_reg_8;
  wire [7:0]ram_reg_9;
  wire ram_reg_i_11_0;
  wire ram_reg_i_12_n_0;
  wire right_border_buf_0_10_fu_5700;
  wire \right_border_buf_2_2_fu_538_reg[0] ;
  wire \right_border_buf_2_2_fu_538_reg[1] ;
  wire \right_border_buf_2_2_fu_538_reg[2] ;
  wire \right_border_buf_2_2_fu_538_reg[3] ;
  wire \right_border_buf_2_2_fu_538_reg[4] ;
  wire \right_border_buf_2_2_fu_538_reg[5] ;
  wire \right_border_buf_2_2_fu_538_reg[6] ;
  wire \right_border_buf_2_2_fu_538_reg[7] ;
  wire \right_border_buf_2_s_fu_518_reg[0] ;
  wire \right_border_buf_2_s_fu_518_reg[0]_0 ;
  wire src_data_stream_0_V_empty_n;
  wire src_data_stream_1_V_empty_n;
  wire src_data_stream_2_V_empty_n;
  wire [0:0]\src_kernel_win_2_va_35_reg_5703_reg[7] ;
  wire [7:0]\src_kernel_win_2_va_35_reg_5703_reg[7]_0 ;
  wire [0:0]\src_kernel_win_2_va_37_reg_5715_reg[7] ;
  wire [7:0]\src_kernel_win_2_va_37_reg_5715_reg[7]_0 ;
  wire tmp_12_reg_5380;
  wire [7:0]\tmp_62_reg_5443_reg[2] ;
  wire [7:0]\tmp_63_reg_5450_reg[2] ;
  wire tmp_9_reg_5358;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    m_i_1__4
       (.I0(ram_reg_7),
        .I1(m),
        .I2(mux_2_0__8[7]),
        .I3(tmp_12_reg_5380),
        .I4(m_0[7]),
        .O(\tmp_63_reg_5450_reg[2] [7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    m_i_2__4
       (.I0(ram_reg_6),
        .I1(m),
        .I2(mux_2_0__8[6]),
        .I3(tmp_12_reg_5380),
        .I4(m_0[6]),
        .O(\tmp_63_reg_5450_reg[2] [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    m_i_3__4
       (.I0(ram_reg_5),
        .I1(m),
        .I2(mux_2_0__8[5]),
        .I3(tmp_12_reg_5380),
        .I4(m_0[5]),
        .O(\tmp_63_reg_5450_reg[2] [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    m_i_4__4
       (.I0(ram_reg_4),
        .I1(m),
        .I2(mux_2_0__8[4]),
        .I3(tmp_12_reg_5380),
        .I4(m_0[4]),
        .O(\tmp_63_reg_5450_reg[2] [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    m_i_5__4
       (.I0(ram_reg_3),
        .I1(m),
        .I2(mux_2_0__8[3]),
        .I3(tmp_12_reg_5380),
        .I4(m_0[3]),
        .O(\tmp_63_reg_5450_reg[2] [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    m_i_6__4
       (.I0(ram_reg_2),
        .I1(m),
        .I2(mux_2_0__8[2]),
        .I3(tmp_12_reg_5380),
        .I4(m_0[2]),
        .O(\tmp_63_reg_5450_reg[2] [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    m_i_7__4
       (.I0(ram_reg_1),
        .I1(m),
        .I2(mux_2_0__8[1]),
        .I3(tmp_12_reg_5380),
        .I4(m_0[1]),
        .O(\tmp_63_reg_5450_reg[2] [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    m_i_8__4
       (.I0(ram_reg_0),
        .I1(m),
        .I2(mux_2_0__8[0]),
        .I3(tmp_12_reg_5380),
        .I4(m_0[0]),
        .O(\tmp_63_reg_5450_reg[2] [0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_8,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_9}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],k_buf_2_val_9_q0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_5_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hABBBBBBB)) 
    ram_reg_i_11
       (.I0(ram_reg_i_12_n_0),
        .I1(\or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0] ),
        .I2(src_data_stream_1_V_empty_n),
        .I3(src_data_stream_0_V_empty_n),
        .I4(src_data_stream_2_V_empty_n),
        .O(internal_empty_n_reg));
  LUT5 #(
    .INIT(32'h08888888)) 
    ram_reg_i_12
       (.I0(or_cond_i_reg_5502_pp0_iter7_reg),
        .I1(ram_reg_i_11_0),
        .I2(dst_data_stream_0_V_full_n),
        .I3(dst_data_stream_2_V_full_n),
        .I4(dst_data_stream_1_V_full_n),
        .O(ram_reg_i_12_n_0));
  LUT5 #(
    .INIT(32'hDFDFFFDF)) 
    ram_reg_i_13
       (.I0(or_cond_i_i_reg_5473_pp0_iter1_reg),
        .I1(\right_border_buf_2_s_fu_518_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\right_border_buf_2_s_fu_518_reg[0] ),
        .I4(tmp_9_reg_5358),
        .O(\or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAAAAAAA)) 
    ram_reg_i_1__1
       (.I0(right_border_buf_0_10_fu_5700),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(or_cond_i_i_reg_5473_pp0_iter1_reg),
        .I3(ram_reg_10),
        .I4(ram_reg_11),
        .I5(\right_border_buf_2_s_fu_518_reg[0] ),
        .O(WEA));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ram_reg_12),
        .I2(internal_empty_n_reg),
        .O(k_buf_0_val_5_ce0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \right_border_buf_0_s_fu_506[7]_i_1 
       (.I0(\right_border_buf_2_s_fu_518_reg[0] ),
        .I1(tmp_9_reg_5358),
        .I2(\right_border_buf_2_s_fu_518_reg[0]_0 ),
        .I3(or_cond_i_i_reg_5473_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(internal_empty_n_reg),
        .O(right_border_buf_0_10_fu_5700));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_2_fu_538[0]_i_1 
       (.I0(k_buf_2_val_9_q0[0]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_2_fu_538_reg[0] ),
        .O(ram_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_2_fu_538[1]_i_1 
       (.I0(k_buf_2_val_9_q0[1]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_2_fu_538_reg[1] ),
        .O(ram_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_2_fu_538[2]_i_1 
       (.I0(k_buf_2_val_9_q0[2]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_2_fu_538_reg[2] ),
        .O(ram_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_2_fu_538[3]_i_1 
       (.I0(k_buf_2_val_9_q0[3]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_2_fu_538_reg[3] ),
        .O(ram_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_2_fu_538[4]_i_1 
       (.I0(k_buf_2_val_9_q0[4]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_2_fu_538_reg[4] ),
        .O(ram_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_2_fu_538[5]_i_1 
       (.I0(k_buf_2_val_9_q0[5]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_2_fu_538_reg[5] ),
        .O(ram_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_2_fu_538[6]_i_1 
       (.I0(k_buf_2_val_9_q0[6]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_2_fu_538_reg[6] ),
        .O(ram_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_2_fu_538[7]_i_1 
       (.I0(k_buf_2_val_9_q0[7]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_2_fu_538_reg[7] ),
        .O(ram_reg_7));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_2_va_35_reg_5703[0]_i_1 
       (.I0(ram_reg_0),
        .I1(\src_kernel_win_2_va_35_reg_5703_reg[7] ),
        .I2(mux_2_0__7[0]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_2_va_35_reg_5703_reg[7]_0 [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_2_va_35_reg_5703[1]_i_1 
       (.I0(ram_reg_1),
        .I1(\src_kernel_win_2_va_35_reg_5703_reg[7] ),
        .I2(mux_2_0__7[1]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_2_va_35_reg_5703_reg[7]_0 [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_2_va_35_reg_5703[2]_i_1 
       (.I0(ram_reg_2),
        .I1(\src_kernel_win_2_va_35_reg_5703_reg[7] ),
        .I2(mux_2_0__7[2]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_2_va_35_reg_5703_reg[7]_0 [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_2_va_35_reg_5703[3]_i_1 
       (.I0(ram_reg_3),
        .I1(\src_kernel_win_2_va_35_reg_5703_reg[7] ),
        .I2(mux_2_0__7[3]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_2_va_35_reg_5703_reg[7]_0 [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_2_va_35_reg_5703[4]_i_1 
       (.I0(ram_reg_4),
        .I1(\src_kernel_win_2_va_35_reg_5703_reg[7] ),
        .I2(mux_2_0__7[4]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_2_va_35_reg_5703_reg[7]_0 [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_2_va_35_reg_5703[5]_i_1 
       (.I0(ram_reg_5),
        .I1(\src_kernel_win_2_va_35_reg_5703_reg[7] ),
        .I2(mux_2_0__7[5]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_2_va_35_reg_5703_reg[7]_0 [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_2_va_35_reg_5703[6]_i_1 
       (.I0(ram_reg_6),
        .I1(\src_kernel_win_2_va_35_reg_5703_reg[7] ),
        .I2(mux_2_0__7[6]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_2_va_35_reg_5703_reg[7]_0 [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_2_va_35_reg_5703[7]_i_1 
       (.I0(ram_reg_7),
        .I1(\src_kernel_win_2_va_35_reg_5703_reg[7] ),
        .I2(mux_2_0__7[7]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_2_va_35_reg_5703_reg[7]_0 [7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_2_va_37_reg_5715[0]_i_1 
       (.I0(ram_reg_0),
        .I1(\src_kernel_win_2_va_37_reg_5715_reg[7] ),
        .I2(mux_2_0__9[0]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_2_va_37_reg_5715_reg[7]_0 [0]),
        .O(\tmp_62_reg_5443_reg[2] [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_2_va_37_reg_5715[1]_i_1 
       (.I0(ram_reg_1),
        .I1(\src_kernel_win_2_va_37_reg_5715_reg[7] ),
        .I2(mux_2_0__9[1]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_2_va_37_reg_5715_reg[7]_0 [1]),
        .O(\tmp_62_reg_5443_reg[2] [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_2_va_37_reg_5715[2]_i_1 
       (.I0(ram_reg_2),
        .I1(\src_kernel_win_2_va_37_reg_5715_reg[7] ),
        .I2(mux_2_0__9[2]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_2_va_37_reg_5715_reg[7]_0 [2]),
        .O(\tmp_62_reg_5443_reg[2] [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_2_va_37_reg_5715[3]_i_1 
       (.I0(ram_reg_3),
        .I1(\src_kernel_win_2_va_37_reg_5715_reg[7] ),
        .I2(mux_2_0__9[3]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_2_va_37_reg_5715_reg[7]_0 [3]),
        .O(\tmp_62_reg_5443_reg[2] [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_2_va_37_reg_5715[4]_i_1 
       (.I0(ram_reg_4),
        .I1(\src_kernel_win_2_va_37_reg_5715_reg[7] ),
        .I2(mux_2_0__9[4]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_2_va_37_reg_5715_reg[7]_0 [4]),
        .O(\tmp_62_reg_5443_reg[2] [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_2_va_37_reg_5715[5]_i_1 
       (.I0(ram_reg_5),
        .I1(\src_kernel_win_2_va_37_reg_5715_reg[7] ),
        .I2(mux_2_0__9[5]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_2_va_37_reg_5715_reg[7]_0 [5]),
        .O(\tmp_62_reg_5443_reg[2] [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_2_va_37_reg_5715[6]_i_1 
       (.I0(ram_reg_6),
        .I1(\src_kernel_win_2_va_37_reg_5715_reg[7] ),
        .I2(mux_2_0__9[6]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_2_va_37_reg_5715_reg[7]_0 [6]),
        .O(\tmp_62_reg_5443_reg[2] [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_2_va_37_reg_5715[7]_i_1 
       (.I0(ram_reg_7),
        .I1(\src_kernel_win_2_va_37_reg_5715_reg[7] ),
        .I2(mux_2_0__9[7]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_2_va_37_reg_5715_reg[7]_0 [7]),
        .O(\tmp_62_reg_5443_reg[2] [7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_74
   (ram_reg_0,
    WEA,
    D,
    ram_reg_1,
    ap_clk,
    k_buf_0_val_5_ce0,
    Q,
    ram_reg_2,
    ram_reg_3,
    m,
    mux_1_1__1,
    mux_1_0__1,
    tmp_12_reg_5380,
    col_buf_2_val_4_0_fu_2652_p3,
    brmerge_reg_5483_pp0_iter1_reg,
    \right_border_buf_2_5_fu_562_reg[0] ,
    \right_border_buf_2_5_fu_562_reg[1] ,
    \right_border_buf_2_5_fu_562_reg[2] ,
    \right_border_buf_2_5_fu_562_reg[3] ,
    \right_border_buf_2_5_fu_562_reg[4] ,
    \right_border_buf_2_5_fu_562_reg[5] ,
    \right_border_buf_2_5_fu_562_reg[6] ,
    \right_border_buf_2_5_fu_562_reg[7] ,
    right_border_buf_0_10_fu_5700,
    ap_enable_reg_pp0_iter2,
    or_cond_i_i_reg_5473_pp0_iter1_reg,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6);
  output [7:0]ram_reg_0;
  output [0:0]WEA;
  output [7:0]D;
  output [7:0]ram_reg_1;
  input ap_clk;
  input k_buf_0_val_5_ce0;
  input [10:0]Q;
  input [10:0]ram_reg_2;
  input [7:0]ram_reg_3;
  input [1:0]m;
  input [7:0]mux_1_1__1;
  input [7:0]mux_1_0__1;
  input tmp_12_reg_5380;
  input [7:0]col_buf_2_val_4_0_fu_2652_p3;
  input brmerge_reg_5483_pp0_iter1_reg;
  input \right_border_buf_2_5_fu_562_reg[0] ;
  input \right_border_buf_2_5_fu_562_reg[1] ;
  input \right_border_buf_2_5_fu_562_reg[2] ;
  input \right_border_buf_2_5_fu_562_reg[3] ;
  input \right_border_buf_2_5_fu_562_reg[4] ;
  input \right_border_buf_2_5_fu_562_reg[5] ;
  input \right_border_buf_2_5_fu_562_reg[6] ;
  input \right_border_buf_2_5_fu_562_reg[7] ;
  input right_border_buf_0_10_fu_5700;
  input ap_enable_reg_pp0_iter2;
  input or_cond_i_i_reg_5473_pp0_iter1_reg;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;

  wire [7:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire brmerge_reg_5483_pp0_iter1_reg;
  wire [7:0]col_buf_2_val_4_0_fu_2652_p3;
  wire k_buf_0_val_5_ce0;
  wire [1:0]m;
  wire [7:0]mux_1_0__1;
  wire [7:0]mux_1_1__1;
  wire or_cond_i_i_reg_5473_pp0_iter1_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [10:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire right_border_buf_0_10_fu_5700;
  wire \right_border_buf_2_5_fu_562_reg[0] ;
  wire \right_border_buf_2_5_fu_562_reg[1] ;
  wire \right_border_buf_2_5_fu_562_reg[2] ;
  wire \right_border_buf_2_5_fu_562_reg[3] ;
  wire \right_border_buf_2_5_fu_562_reg[4] ;
  wire \right_border_buf_2_5_fu_562_reg[5] ;
  wire \right_border_buf_2_5_fu_562_reg[6] ;
  wire \right_border_buf_2_5_fu_562_reg[7] ;
  wire tmp_12_reg_5380;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    m_i_1__3
       (.I0(m[1]),
        .I1(mux_1_1__1[7]),
        .I2(m[0]),
        .I3(mux_1_0__1[7]),
        .I4(tmp_12_reg_5380),
        .I5(col_buf_2_val_4_0_fu_2652_p3[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    m_i_2__3
       (.I0(m[1]),
        .I1(mux_1_1__1[6]),
        .I2(m[0]),
        .I3(mux_1_0__1[6]),
        .I4(tmp_12_reg_5380),
        .I5(col_buf_2_val_4_0_fu_2652_p3[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    m_i_3__3
       (.I0(m[1]),
        .I1(mux_1_1__1[5]),
        .I2(m[0]),
        .I3(mux_1_0__1[5]),
        .I4(tmp_12_reg_5380),
        .I5(col_buf_2_val_4_0_fu_2652_p3[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    m_i_4__3
       (.I0(m[1]),
        .I1(mux_1_1__1[4]),
        .I2(m[0]),
        .I3(mux_1_0__1[4]),
        .I4(tmp_12_reg_5380),
        .I5(col_buf_2_val_4_0_fu_2652_p3[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    m_i_5__3
       (.I0(m[1]),
        .I1(mux_1_1__1[3]),
        .I2(m[0]),
        .I3(mux_1_0__1[3]),
        .I4(tmp_12_reg_5380),
        .I5(col_buf_2_val_4_0_fu_2652_p3[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    m_i_6__3
       (.I0(m[1]),
        .I1(mux_1_1__1[2]),
        .I2(m[0]),
        .I3(mux_1_0__1[2]),
        .I4(tmp_12_reg_5380),
        .I5(col_buf_2_val_4_0_fu_2652_p3[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    m_i_7__3
       (.I0(m[1]),
        .I1(mux_1_1__1[1]),
        .I2(m[0]),
        .I3(mux_1_0__1[1]),
        .I4(tmp_12_reg_5380),
        .I5(col_buf_2_val_4_0_fu_2652_p3[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    m_i_8__3
       (.I0(m[1]),
        .I1(mux_1_1__1[0]),
        .I2(m[0]),
        .I3(mux_1_0__1[0]),
        .I4(tmp_12_reg_5380),
        .I5(col_buf_2_val_4_0_fu_2652_p3[0]),
        .O(D[0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_2,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_3}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_5_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAAAAAAA)) 
    ram_reg_i_1__0
       (.I0(right_border_buf_0_10_fu_5700),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(or_cond_i_i_reg_5473_pp0_iter1_reg),
        .I3(ram_reg_4),
        .I4(ram_reg_5),
        .I5(ram_reg_6),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_5_fu_562[0]_i_1 
       (.I0(ram_reg_0[0]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_5_fu_562_reg[0] ),
        .O(ram_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_5_fu_562[1]_i_1 
       (.I0(ram_reg_0[1]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_5_fu_562_reg[1] ),
        .O(ram_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_5_fu_562[2]_i_1 
       (.I0(ram_reg_0[2]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_5_fu_562_reg[2] ),
        .O(ram_reg_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_5_fu_562[3]_i_1 
       (.I0(ram_reg_0[3]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_5_fu_562_reg[3] ),
        .O(ram_reg_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_5_fu_562[4]_i_1 
       (.I0(ram_reg_0[4]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_5_fu_562_reg[4] ),
        .O(ram_reg_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_5_fu_562[5]_i_1 
       (.I0(ram_reg_0[5]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_5_fu_562_reg[5] ),
        .O(ram_reg_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_5_fu_562[6]_i_1 
       (.I0(ram_reg_0[6]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_5_fu_562_reg[6] ),
        .O(ram_reg_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_5_fu_562[7]_i_1 
       (.I0(ram_reg_0[7]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_5_fu_562_reg[7] ),
        .O(ram_reg_1[7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_75
   (ram_reg_0,
    WEA,
    D,
    ap_clk,
    k_buf_0_val_5_ce0,
    Q,
    ram_reg_1,
    ram_reg_2,
    brmerge_reg_5483_pp0_iter1_reg,
    \right_border_buf_2_8_fu_598_reg[0] ,
    \right_border_buf_2_8_fu_598_reg[1] ,
    \right_border_buf_2_8_fu_598_reg[2] ,
    \right_border_buf_2_8_fu_598_reg[3] ,
    \right_border_buf_2_8_fu_598_reg[4] ,
    \right_border_buf_2_8_fu_598_reg[5] ,
    \right_border_buf_2_8_fu_598_reg[6] ,
    \right_border_buf_2_8_fu_598_reg[7] ,
    right_border_buf_0_10_fu_5700,
    ap_enable_reg_pp0_iter2,
    or_cond_i_i_reg_5473_pp0_iter1_reg,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5);
  output [7:0]ram_reg_0;
  output [0:0]WEA;
  output [7:0]D;
  input ap_clk;
  input k_buf_0_val_5_ce0;
  input [10:0]Q;
  input [10:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input brmerge_reg_5483_pp0_iter1_reg;
  input \right_border_buf_2_8_fu_598_reg[0] ;
  input \right_border_buf_2_8_fu_598_reg[1] ;
  input \right_border_buf_2_8_fu_598_reg[2] ;
  input \right_border_buf_2_8_fu_598_reg[3] ;
  input \right_border_buf_2_8_fu_598_reg[4] ;
  input \right_border_buf_2_8_fu_598_reg[5] ;
  input \right_border_buf_2_8_fu_598_reg[6] ;
  input \right_border_buf_2_8_fu_598_reg[7] ;
  input right_border_buf_0_10_fu_5700;
  input ap_enable_reg_pp0_iter2;
  input or_cond_i_i_reg_5473_pp0_iter1_reg;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;

  wire [7:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire brmerge_reg_5483_pp0_iter1_reg;
  wire k_buf_0_val_5_ce0;
  wire or_cond_i_i_reg_5473_pp0_iter1_reg;
  wire [7:0]ram_reg_0;
  wire [10:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire right_border_buf_0_10_fu_5700;
  wire \right_border_buf_2_8_fu_598_reg[0] ;
  wire \right_border_buf_2_8_fu_598_reg[1] ;
  wire \right_border_buf_2_8_fu_598_reg[2] ;
  wire \right_border_buf_2_8_fu_598_reg[3] ;
  wire \right_border_buf_2_8_fu_598_reg[4] ;
  wire \right_border_buf_2_8_fu_598_reg[5] ;
  wire \right_border_buf_2_8_fu_598_reg[6] ;
  wire \right_border_buf_2_8_fu_598_reg[7] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_5_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAAAAAAA)) 
    ram_reg_i_1
       (.I0(right_border_buf_0_10_fu_5700),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(or_cond_i_i_reg_5473_pp0_iter1_reg),
        .I3(ram_reg_3),
        .I4(ram_reg_4),
        .I5(ram_reg_5),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_8_fu_598[0]_i_1 
       (.I0(ram_reg_0[0]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_8_fu_598_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_8_fu_598[1]_i_1 
       (.I0(ram_reg_0[1]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_8_fu_598_reg[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_8_fu_598[2]_i_1 
       (.I0(ram_reg_0[2]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_8_fu_598_reg[2] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_8_fu_598[3]_i_1 
       (.I0(ram_reg_0[3]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_8_fu_598_reg[3] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_8_fu_598[4]_i_1 
       (.I0(ram_reg_0[4]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_8_fu_598_reg[4] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_8_fu_598[5]_i_1 
       (.I0(ram_reg_0[5]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_8_fu_598_reg[5] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_8_fu_598[6]_i_1 
       (.I0(ram_reg_0[6]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_8_fu_598_reg[6] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_8_fu_598[7]_i_1 
       (.I0(ram_reg_0[7]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_8_fu_598_reg[7] ),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_76
   (DOBDO,
    D,
    ram_reg_0,
    ap_clk,
    WEA,
    k_buf_0_val_5_ce0,
    Q,
    ram_reg_1,
    ram_reg_2,
    col_buf_2_val_4_0_fu_2652_p3,
    \src_kernel_win_2_va_36_reg_5709_reg[7] ,
    mux_2_0__10,
    tmp_12_reg_5380,
    brmerge_reg_5483_pp0_iter1_reg,
    \right_border_buf_2_11_fu_622_reg[0] ,
    \right_border_buf_2_11_fu_622_reg[1] ,
    \right_border_buf_2_11_fu_622_reg[2] ,
    \right_border_buf_2_11_fu_622_reg[3] ,
    \right_border_buf_2_11_fu_622_reg[4] ,
    \right_border_buf_2_11_fu_622_reg[5] ,
    \right_border_buf_2_11_fu_622_reg[6] ,
    \right_border_buf_2_11_fu_622_reg[7] );
  output [7:0]DOBDO;
  output [7:0]D;
  output [7:0]ram_reg_0;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_5_ce0;
  input [10:0]Q;
  input [10:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input [7:0]col_buf_2_val_4_0_fu_2652_p3;
  input [0:0]\src_kernel_win_2_va_36_reg_5709_reg[7] ;
  input [7:0]mux_2_0__10;
  input tmp_12_reg_5380;
  input brmerge_reg_5483_pp0_iter1_reg;
  input \right_border_buf_2_11_fu_622_reg[0] ;
  input \right_border_buf_2_11_fu_622_reg[1] ;
  input \right_border_buf_2_11_fu_622_reg[2] ;
  input \right_border_buf_2_11_fu_622_reg[3] ;
  input \right_border_buf_2_11_fu_622_reg[4] ;
  input \right_border_buf_2_11_fu_622_reg[5] ;
  input \right_border_buf_2_11_fu_622_reg[6] ;
  input \right_border_buf_2_11_fu_622_reg[7] ;

  wire [7:0]D;
  wire [7:0]DOBDO;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_5483_pp0_iter1_reg;
  wire [7:0]col_buf_2_val_4_0_fu_2652_p3;
  wire k_buf_0_val_5_ce0;
  wire [7:0]mux_2_0__10;
  wire [7:0]ram_reg_0;
  wire [10:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire \right_border_buf_2_11_fu_622_reg[0] ;
  wire \right_border_buf_2_11_fu_622_reg[1] ;
  wire \right_border_buf_2_11_fu_622_reg[2] ;
  wire \right_border_buf_2_11_fu_622_reg[3] ;
  wire \right_border_buf_2_11_fu_622_reg[4] ;
  wire \right_border_buf_2_11_fu_622_reg[5] ;
  wire \right_border_buf_2_11_fu_622_reg[6] ;
  wire \right_border_buf_2_11_fu_622_reg[7] ;
  wire [0:0]\src_kernel_win_2_va_36_reg_5709_reg[7] ;
  wire tmp_12_reg_5380;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_5_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_11_fu_622[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_11_fu_622_reg[0] ),
        .O(ram_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_11_fu_622[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_11_fu_622_reg[1] ),
        .O(ram_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_11_fu_622[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_11_fu_622_reg[2] ),
        .O(ram_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_11_fu_622[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_11_fu_622_reg[3] ),
        .O(ram_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_11_fu_622[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_11_fu_622_reg[4] ),
        .O(ram_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_11_fu_622[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_11_fu_622_reg[5] ),
        .O(ram_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_11_fu_622[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_11_fu_622_reg[6] ),
        .O(ram_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_11_fu_622[7]_i_1 
       (.I0(DOBDO[7]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_11_fu_622_reg[7] ),
        .O(ram_reg_0[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_2_va_36_reg_5709[0]_i_1 
       (.I0(col_buf_2_val_4_0_fu_2652_p3[0]),
        .I1(\src_kernel_win_2_va_36_reg_5709_reg[7] ),
        .I2(mux_2_0__10[0]),
        .I3(tmp_12_reg_5380),
        .I4(ram_reg_0[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_2_va_36_reg_5709[1]_i_1 
       (.I0(col_buf_2_val_4_0_fu_2652_p3[1]),
        .I1(\src_kernel_win_2_va_36_reg_5709_reg[7] ),
        .I2(mux_2_0__10[1]),
        .I3(tmp_12_reg_5380),
        .I4(ram_reg_0[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_2_va_36_reg_5709[2]_i_1 
       (.I0(col_buf_2_val_4_0_fu_2652_p3[2]),
        .I1(\src_kernel_win_2_va_36_reg_5709_reg[7] ),
        .I2(mux_2_0__10[2]),
        .I3(tmp_12_reg_5380),
        .I4(ram_reg_0[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_2_va_36_reg_5709[3]_i_1 
       (.I0(col_buf_2_val_4_0_fu_2652_p3[3]),
        .I1(\src_kernel_win_2_va_36_reg_5709_reg[7] ),
        .I2(mux_2_0__10[3]),
        .I3(tmp_12_reg_5380),
        .I4(ram_reg_0[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_2_va_36_reg_5709[4]_i_1 
       (.I0(col_buf_2_val_4_0_fu_2652_p3[4]),
        .I1(\src_kernel_win_2_va_36_reg_5709_reg[7] ),
        .I2(mux_2_0__10[4]),
        .I3(tmp_12_reg_5380),
        .I4(ram_reg_0[4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_2_va_36_reg_5709[5]_i_1 
       (.I0(col_buf_2_val_4_0_fu_2652_p3[5]),
        .I1(\src_kernel_win_2_va_36_reg_5709_reg[7] ),
        .I2(mux_2_0__10[5]),
        .I3(tmp_12_reg_5380),
        .I4(ram_reg_0[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_2_va_36_reg_5709[6]_i_1 
       (.I0(col_buf_2_val_4_0_fu_2652_p3[6]),
        .I1(\src_kernel_win_2_va_36_reg_5709_reg[7] ),
        .I2(mux_2_0__10[6]),
        .I3(tmp_12_reg_5380),
        .I4(ram_reg_0[6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_2_va_36_reg_5709[7]_i_1 
       (.I0(col_buf_2_val_4_0_fu_2652_p3[7]),
        .I1(\src_kernel_win_2_va_36_reg_5709_reg[7] ),
        .I2(mux_2_0__10[7]),
        .I3(tmp_12_reg_5380),
        .I4(ram_reg_0[7]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_77
   (ram_reg_0,
    D,
    ap_clk,
    WEA,
    k_buf_0_val_5_ce0,
    Q,
    ram_reg_1,
    ram_reg_2,
    brmerge_reg_5483_pp0_iter1_reg,
    \right_border_buf_2_14_fu_658_reg[0] ,
    \right_border_buf_2_14_fu_658_reg[1] ,
    \right_border_buf_2_14_fu_658_reg[2] ,
    \right_border_buf_2_14_fu_658_reg[3] ,
    \right_border_buf_2_14_fu_658_reg[4] ,
    \right_border_buf_2_14_fu_658_reg[5] ,
    \right_border_buf_2_14_fu_658_reg[6] ,
    \right_border_buf_2_14_fu_658_reg[7] );
  output [7:0]ram_reg_0;
  output [7:0]D;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_5_ce0;
  input [10:0]Q;
  input [10:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input brmerge_reg_5483_pp0_iter1_reg;
  input \right_border_buf_2_14_fu_658_reg[0] ;
  input \right_border_buf_2_14_fu_658_reg[1] ;
  input \right_border_buf_2_14_fu_658_reg[2] ;
  input \right_border_buf_2_14_fu_658_reg[3] ;
  input \right_border_buf_2_14_fu_658_reg[4] ;
  input \right_border_buf_2_14_fu_658_reg[5] ;
  input \right_border_buf_2_14_fu_658_reg[6] ;
  input \right_border_buf_2_14_fu_658_reg[7] ;

  wire [7:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_5483_pp0_iter1_reg;
  wire k_buf_0_val_5_ce0;
  wire [7:0]ram_reg_0;
  wire [10:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire \right_border_buf_2_14_fu_658_reg[0] ;
  wire \right_border_buf_2_14_fu_658_reg[1] ;
  wire \right_border_buf_2_14_fu_658_reg[2] ;
  wire \right_border_buf_2_14_fu_658_reg[3] ;
  wire \right_border_buf_2_14_fu_658_reg[4] ;
  wire \right_border_buf_2_14_fu_658_reg[5] ;
  wire \right_border_buf_2_14_fu_658_reg[6] ;
  wire \right_border_buf_2_14_fu_658_reg[7] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_5_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_14_fu_658[0]_i_1 
       (.I0(ram_reg_0[0]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_14_fu_658_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_14_fu_658[1]_i_1 
       (.I0(ram_reg_0[1]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_14_fu_658_reg[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_14_fu_658[2]_i_1 
       (.I0(ram_reg_0[2]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_14_fu_658_reg[2] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_14_fu_658[3]_i_1 
       (.I0(ram_reg_0[3]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_14_fu_658_reg[3] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_14_fu_658[4]_i_1 
       (.I0(ram_reg_0[4]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_14_fu_658_reg[4] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_14_fu_658[5]_i_1 
       (.I0(ram_reg_0[5]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_14_fu_658_reg[5] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_14_fu_658[6]_i_1 
       (.I0(ram_reg_0[6]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_14_fu_658_reg[6] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_2_14_fu_658[7]_i_1 
       (.I0(ram_reg_0[7]),
        .I1(brmerge_reg_5483_pp0_iter1_reg),
        .I2(\right_border_buf_2_14_fu_658_reg[7] ),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_78
   (D,
    ram_reg_0,
    \tmp_63_reg_5450_reg[2] ,
    \tmp_62_reg_5443_reg[2] ,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ap_clk,
    WEA,
    k_buf_0_val_5_ce0,
    Q,
    ram_reg_8,
    ram_reg_9,
    \src_kernel_win_1_va_20_reg_5659_reg[7] ,
    mux_2_0__3,
    tmp_12_reg_5380,
    \src_kernel_win_1_va_20_reg_5659_reg[7]_0 ,
    m,
    mux_2_0__4,
    m_0,
    \src_kernel_win_1_va_22_reg_5671_reg[7] ,
    mux_2_0__5,
    \src_kernel_win_1_va_22_reg_5671_reg[7]_0 ,
    \right_border_buf_1_14_fu_682_reg[7] ,
    \right_border_buf_1_14_fu_682_reg[0] ,
    \right_border_buf_1_14_fu_682_reg[1] ,
    \right_border_buf_1_14_fu_682_reg[2] ,
    \right_border_buf_1_14_fu_682_reg[3] ,
    \right_border_buf_1_14_fu_682_reg[4] ,
    \right_border_buf_1_14_fu_682_reg[5] ,
    \right_border_buf_1_14_fu_682_reg[6] ,
    \right_border_buf_1_14_fu_682_reg[7]_0 );
  output [7:0]D;
  output ram_reg_0;
  output [7:0]\tmp_63_reg_5450_reg[2] ;
  output [7:0]\tmp_62_reg_5443_reg[2] ;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_5_ce0;
  input [10:0]Q;
  input [10:0]ram_reg_8;
  input [7:0]ram_reg_9;
  input [0:0]\src_kernel_win_1_va_20_reg_5659_reg[7] ;
  input [7:0]mux_2_0__3;
  input tmp_12_reg_5380;
  input [7:0]\src_kernel_win_1_va_20_reg_5659_reg[7]_0 ;
  input [0:0]m;
  input [7:0]mux_2_0__4;
  input [7:0]m_0;
  input [0:0]\src_kernel_win_1_va_22_reg_5671_reg[7] ;
  input [7:0]mux_2_0__5;
  input [7:0]\src_kernel_win_1_va_22_reg_5671_reg[7]_0 ;
  input \right_border_buf_1_14_fu_682_reg[7] ;
  input \right_border_buf_1_14_fu_682_reg[0] ;
  input \right_border_buf_1_14_fu_682_reg[1] ;
  input \right_border_buf_1_14_fu_682_reg[2] ;
  input \right_border_buf_1_14_fu_682_reg[3] ;
  input \right_border_buf_1_14_fu_682_reg[4] ;
  input \right_border_buf_1_14_fu_682_reg[5] ;
  input \right_border_buf_1_14_fu_682_reg[6] ;
  input \right_border_buf_1_14_fu_682_reg[7]_0 ;

  wire [7:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire k_buf_0_val_5_ce0;
  wire [7:0]k_buf_1_val_9_q0;
  wire [0:0]m;
  wire [7:0]m_0;
  wire [7:0]mux_2_0__3;
  wire [7:0]mux_2_0__4;
  wire [7:0]mux_2_0__5;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire [10:0]ram_reg_8;
  wire [7:0]ram_reg_9;
  wire \right_border_buf_1_14_fu_682_reg[0] ;
  wire \right_border_buf_1_14_fu_682_reg[1] ;
  wire \right_border_buf_1_14_fu_682_reg[2] ;
  wire \right_border_buf_1_14_fu_682_reg[3] ;
  wire \right_border_buf_1_14_fu_682_reg[4] ;
  wire \right_border_buf_1_14_fu_682_reg[5] ;
  wire \right_border_buf_1_14_fu_682_reg[6] ;
  wire \right_border_buf_1_14_fu_682_reg[7] ;
  wire \right_border_buf_1_14_fu_682_reg[7]_0 ;
  wire [0:0]\src_kernel_win_1_va_20_reg_5659_reg[7] ;
  wire [7:0]\src_kernel_win_1_va_20_reg_5659_reg[7]_0 ;
  wire [0:0]\src_kernel_win_1_va_22_reg_5671_reg[7] ;
  wire [7:0]\src_kernel_win_1_va_22_reg_5671_reg[7]_0 ;
  wire tmp_12_reg_5380;
  wire [7:0]\tmp_62_reg_5443_reg[2] ;
  wire [7:0]\tmp_63_reg_5450_reg[2] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    m_i_1__2
       (.I0(ram_reg_7),
        .I1(m),
        .I2(mux_2_0__4[7]),
        .I3(tmp_12_reg_5380),
        .I4(m_0[7]),
        .O(\tmp_63_reg_5450_reg[2] [7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    m_i_2__2
       (.I0(ram_reg_6),
        .I1(m),
        .I2(mux_2_0__4[6]),
        .I3(tmp_12_reg_5380),
        .I4(m_0[6]),
        .O(\tmp_63_reg_5450_reg[2] [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    m_i_3__2
       (.I0(ram_reg_5),
        .I1(m),
        .I2(mux_2_0__4[5]),
        .I3(tmp_12_reg_5380),
        .I4(m_0[5]),
        .O(\tmp_63_reg_5450_reg[2] [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    m_i_4__2
       (.I0(ram_reg_4),
        .I1(m),
        .I2(mux_2_0__4[4]),
        .I3(tmp_12_reg_5380),
        .I4(m_0[4]),
        .O(\tmp_63_reg_5450_reg[2] [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    m_i_5__2
       (.I0(ram_reg_3),
        .I1(m),
        .I2(mux_2_0__4[3]),
        .I3(tmp_12_reg_5380),
        .I4(m_0[3]),
        .O(\tmp_63_reg_5450_reg[2] [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    m_i_6__2
       (.I0(ram_reg_2),
        .I1(m),
        .I2(mux_2_0__4[2]),
        .I3(tmp_12_reg_5380),
        .I4(m_0[2]),
        .O(\tmp_63_reg_5450_reg[2] [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    m_i_7__2
       (.I0(ram_reg_1),
        .I1(m),
        .I2(mux_2_0__4[1]),
        .I3(tmp_12_reg_5380),
        .I4(m_0[1]),
        .O(\tmp_63_reg_5450_reg[2] [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    m_i_8__2
       (.I0(ram_reg_0),
        .I1(m),
        .I2(mux_2_0__4[0]),
        .I3(tmp_12_reg_5380),
        .I4(m_0[0]),
        .O(\tmp_63_reg_5450_reg[2] [0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_8,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_9}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],k_buf_1_val_9_q0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_5_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_14_fu_682[0]_i_1 
       (.I0(k_buf_1_val_9_q0[0]),
        .I1(\right_border_buf_1_14_fu_682_reg[7] ),
        .I2(\right_border_buf_1_14_fu_682_reg[0] ),
        .O(ram_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_14_fu_682[1]_i_1 
       (.I0(k_buf_1_val_9_q0[1]),
        .I1(\right_border_buf_1_14_fu_682_reg[7] ),
        .I2(\right_border_buf_1_14_fu_682_reg[1] ),
        .O(ram_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_14_fu_682[2]_i_1 
       (.I0(k_buf_1_val_9_q0[2]),
        .I1(\right_border_buf_1_14_fu_682_reg[7] ),
        .I2(\right_border_buf_1_14_fu_682_reg[2] ),
        .O(ram_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_14_fu_682[3]_i_1 
       (.I0(k_buf_1_val_9_q0[3]),
        .I1(\right_border_buf_1_14_fu_682_reg[7] ),
        .I2(\right_border_buf_1_14_fu_682_reg[3] ),
        .O(ram_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_14_fu_682[4]_i_1 
       (.I0(k_buf_1_val_9_q0[4]),
        .I1(\right_border_buf_1_14_fu_682_reg[7] ),
        .I2(\right_border_buf_1_14_fu_682_reg[4] ),
        .O(ram_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_14_fu_682[5]_i_1 
       (.I0(k_buf_1_val_9_q0[5]),
        .I1(\right_border_buf_1_14_fu_682_reg[7] ),
        .I2(\right_border_buf_1_14_fu_682_reg[5] ),
        .O(ram_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_14_fu_682[6]_i_1 
       (.I0(k_buf_1_val_9_q0[6]),
        .I1(\right_border_buf_1_14_fu_682_reg[7] ),
        .I2(\right_border_buf_1_14_fu_682_reg[6] ),
        .O(ram_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_14_fu_682[7]_i_1 
       (.I0(k_buf_1_val_9_q0[7]),
        .I1(\right_border_buf_1_14_fu_682_reg[7] ),
        .I2(\right_border_buf_1_14_fu_682_reg[7]_0 ),
        .O(ram_reg_7));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_1_va_20_reg_5659[0]_i_1 
       (.I0(ram_reg_0),
        .I1(\src_kernel_win_1_va_20_reg_5659_reg[7] ),
        .I2(mux_2_0__3[0]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_1_va_20_reg_5659_reg[7]_0 [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_1_va_20_reg_5659[1]_i_1 
       (.I0(ram_reg_1),
        .I1(\src_kernel_win_1_va_20_reg_5659_reg[7] ),
        .I2(mux_2_0__3[1]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_1_va_20_reg_5659_reg[7]_0 [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_1_va_20_reg_5659[2]_i_1 
       (.I0(ram_reg_2),
        .I1(\src_kernel_win_1_va_20_reg_5659_reg[7] ),
        .I2(mux_2_0__3[2]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_1_va_20_reg_5659_reg[7]_0 [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_1_va_20_reg_5659[3]_i_1 
       (.I0(ram_reg_3),
        .I1(\src_kernel_win_1_va_20_reg_5659_reg[7] ),
        .I2(mux_2_0__3[3]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_1_va_20_reg_5659_reg[7]_0 [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_1_va_20_reg_5659[4]_i_1 
       (.I0(ram_reg_4),
        .I1(\src_kernel_win_1_va_20_reg_5659_reg[7] ),
        .I2(mux_2_0__3[4]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_1_va_20_reg_5659_reg[7]_0 [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_1_va_20_reg_5659[5]_i_1 
       (.I0(ram_reg_5),
        .I1(\src_kernel_win_1_va_20_reg_5659_reg[7] ),
        .I2(mux_2_0__3[5]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_1_va_20_reg_5659_reg[7]_0 [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_1_va_20_reg_5659[6]_i_1 
       (.I0(ram_reg_6),
        .I1(\src_kernel_win_1_va_20_reg_5659_reg[7] ),
        .I2(mux_2_0__3[6]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_1_va_20_reg_5659_reg[7]_0 [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_1_va_20_reg_5659[7]_i_1 
       (.I0(ram_reg_7),
        .I1(\src_kernel_win_1_va_20_reg_5659_reg[7] ),
        .I2(mux_2_0__3[7]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_1_va_20_reg_5659_reg[7]_0 [7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_1_va_22_reg_5671[0]_i_1 
       (.I0(ram_reg_0),
        .I1(\src_kernel_win_1_va_22_reg_5671_reg[7] ),
        .I2(mux_2_0__5[0]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_1_va_22_reg_5671_reg[7]_0 [0]),
        .O(\tmp_62_reg_5443_reg[2] [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_1_va_22_reg_5671[1]_i_1 
       (.I0(ram_reg_1),
        .I1(\src_kernel_win_1_va_22_reg_5671_reg[7] ),
        .I2(mux_2_0__5[1]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_1_va_22_reg_5671_reg[7]_0 [1]),
        .O(\tmp_62_reg_5443_reg[2] [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_1_va_22_reg_5671[2]_i_1 
       (.I0(ram_reg_2),
        .I1(\src_kernel_win_1_va_22_reg_5671_reg[7] ),
        .I2(mux_2_0__5[2]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_1_va_22_reg_5671_reg[7]_0 [2]),
        .O(\tmp_62_reg_5443_reg[2] [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_1_va_22_reg_5671[3]_i_1 
       (.I0(ram_reg_3),
        .I1(\src_kernel_win_1_va_22_reg_5671_reg[7] ),
        .I2(mux_2_0__5[3]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_1_va_22_reg_5671_reg[7]_0 [3]),
        .O(\tmp_62_reg_5443_reg[2] [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_1_va_22_reg_5671[4]_i_1 
       (.I0(ram_reg_4),
        .I1(\src_kernel_win_1_va_22_reg_5671_reg[7] ),
        .I2(mux_2_0__5[4]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_1_va_22_reg_5671_reg[7]_0 [4]),
        .O(\tmp_62_reg_5443_reg[2] [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_1_va_22_reg_5671[5]_i_1 
       (.I0(ram_reg_5),
        .I1(\src_kernel_win_1_va_22_reg_5671_reg[7] ),
        .I2(mux_2_0__5[5]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_1_va_22_reg_5671_reg[7]_0 [5]),
        .O(\tmp_62_reg_5443_reg[2] [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_1_va_22_reg_5671[6]_i_1 
       (.I0(ram_reg_6),
        .I1(\src_kernel_win_1_va_22_reg_5671_reg[7] ),
        .I2(mux_2_0__5[6]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_1_va_22_reg_5671_reg[7]_0 [6]),
        .O(\tmp_62_reg_5443_reg[2] [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_1_va_22_reg_5671[7]_i_1 
       (.I0(ram_reg_7),
        .I1(\src_kernel_win_1_va_22_reg_5671_reg[7] ),
        .I2(mux_2_0__5[7]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_1_va_22_reg_5671_reg[7]_0 [7]),
        .O(\tmp_62_reg_5443_reg[2] [7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_79
   (ram_reg_0,
    D,
    ram_reg_1,
    ap_clk,
    WEA,
    k_buf_0_val_5_ce0,
    Q,
    ram_reg_2,
    ram_reg_3,
    m,
    mux_1_1__0,
    mux_1_0__0,
    tmp_12_reg_5380,
    col_buf_1_val_4_0_fu_2292_p3,
    \right_border_buf_1_10_fu_666_reg[7] ,
    \right_border_buf_1_10_fu_666_reg[0] ,
    \right_border_buf_1_10_fu_666_reg[1] ,
    \right_border_buf_1_10_fu_666_reg[2] ,
    \right_border_buf_1_10_fu_666_reg[3] ,
    \right_border_buf_1_10_fu_666_reg[4] ,
    \right_border_buf_1_10_fu_666_reg[5] ,
    \right_border_buf_1_10_fu_666_reg[6] ,
    \right_border_buf_1_10_fu_666_reg[7]_0 );
  output [7:0]ram_reg_0;
  output [7:0]D;
  output [7:0]ram_reg_1;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_5_ce0;
  input [10:0]Q;
  input [10:0]ram_reg_2;
  input [7:0]ram_reg_3;
  input [1:0]m;
  input [7:0]mux_1_1__0;
  input [7:0]mux_1_0__0;
  input tmp_12_reg_5380;
  input [7:0]col_buf_1_val_4_0_fu_2292_p3;
  input \right_border_buf_1_10_fu_666_reg[7] ;
  input \right_border_buf_1_10_fu_666_reg[0] ;
  input \right_border_buf_1_10_fu_666_reg[1] ;
  input \right_border_buf_1_10_fu_666_reg[2] ;
  input \right_border_buf_1_10_fu_666_reg[3] ;
  input \right_border_buf_1_10_fu_666_reg[4] ;
  input \right_border_buf_1_10_fu_666_reg[5] ;
  input \right_border_buf_1_10_fu_666_reg[6] ;
  input \right_border_buf_1_10_fu_666_reg[7]_0 ;

  wire [7:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [7:0]col_buf_1_val_4_0_fu_2292_p3;
  wire k_buf_0_val_5_ce0;
  wire [1:0]m;
  wire [7:0]mux_1_0__0;
  wire [7:0]mux_1_1__0;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [10:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire \right_border_buf_1_10_fu_666_reg[0] ;
  wire \right_border_buf_1_10_fu_666_reg[1] ;
  wire \right_border_buf_1_10_fu_666_reg[2] ;
  wire \right_border_buf_1_10_fu_666_reg[3] ;
  wire \right_border_buf_1_10_fu_666_reg[4] ;
  wire \right_border_buf_1_10_fu_666_reg[5] ;
  wire \right_border_buf_1_10_fu_666_reg[6] ;
  wire \right_border_buf_1_10_fu_666_reg[7] ;
  wire \right_border_buf_1_10_fu_666_reg[7]_0 ;
  wire tmp_12_reg_5380;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    m_i_1__1
       (.I0(m[1]),
        .I1(mux_1_1__0[7]),
        .I2(m[0]),
        .I3(mux_1_0__0[7]),
        .I4(tmp_12_reg_5380),
        .I5(col_buf_1_val_4_0_fu_2292_p3[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    m_i_2__1
       (.I0(m[1]),
        .I1(mux_1_1__0[6]),
        .I2(m[0]),
        .I3(mux_1_0__0[6]),
        .I4(tmp_12_reg_5380),
        .I5(col_buf_1_val_4_0_fu_2292_p3[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    m_i_3__1
       (.I0(m[1]),
        .I1(mux_1_1__0[5]),
        .I2(m[0]),
        .I3(mux_1_0__0[5]),
        .I4(tmp_12_reg_5380),
        .I5(col_buf_1_val_4_0_fu_2292_p3[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    m_i_4__1
       (.I0(m[1]),
        .I1(mux_1_1__0[4]),
        .I2(m[0]),
        .I3(mux_1_0__0[4]),
        .I4(tmp_12_reg_5380),
        .I5(col_buf_1_val_4_0_fu_2292_p3[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    m_i_5__1
       (.I0(m[1]),
        .I1(mux_1_1__0[3]),
        .I2(m[0]),
        .I3(mux_1_0__0[3]),
        .I4(tmp_12_reg_5380),
        .I5(col_buf_1_val_4_0_fu_2292_p3[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    m_i_6__1
       (.I0(m[1]),
        .I1(mux_1_1__0[2]),
        .I2(m[0]),
        .I3(mux_1_0__0[2]),
        .I4(tmp_12_reg_5380),
        .I5(col_buf_1_val_4_0_fu_2292_p3[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    m_i_7__1
       (.I0(m[1]),
        .I1(mux_1_1__0[1]),
        .I2(m[0]),
        .I3(mux_1_0__0[1]),
        .I4(tmp_12_reg_5380),
        .I5(col_buf_1_val_4_0_fu_2292_p3[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    m_i_8__1
       (.I0(m[1]),
        .I1(mux_1_1__0[0]),
        .I2(m[0]),
        .I3(mux_1_0__0[0]),
        .I4(tmp_12_reg_5380),
        .I5(col_buf_1_val_4_0_fu_2292_p3[0]),
        .O(D[0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_2,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_3}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_5_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_10_fu_666[0]_i_1 
       (.I0(ram_reg_0[0]),
        .I1(\right_border_buf_1_10_fu_666_reg[7] ),
        .I2(\right_border_buf_1_10_fu_666_reg[0] ),
        .O(ram_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_10_fu_666[1]_i_1 
       (.I0(ram_reg_0[1]),
        .I1(\right_border_buf_1_10_fu_666_reg[7] ),
        .I2(\right_border_buf_1_10_fu_666_reg[1] ),
        .O(ram_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_10_fu_666[2]_i_1 
       (.I0(ram_reg_0[2]),
        .I1(\right_border_buf_1_10_fu_666_reg[7] ),
        .I2(\right_border_buf_1_10_fu_666_reg[2] ),
        .O(ram_reg_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_10_fu_666[3]_i_1 
       (.I0(ram_reg_0[3]),
        .I1(\right_border_buf_1_10_fu_666_reg[7] ),
        .I2(\right_border_buf_1_10_fu_666_reg[3] ),
        .O(ram_reg_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_10_fu_666[4]_i_1 
       (.I0(ram_reg_0[4]),
        .I1(\right_border_buf_1_10_fu_666_reg[7] ),
        .I2(\right_border_buf_1_10_fu_666_reg[4] ),
        .O(ram_reg_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_10_fu_666[5]_i_1 
       (.I0(ram_reg_0[5]),
        .I1(\right_border_buf_1_10_fu_666_reg[7] ),
        .I2(\right_border_buf_1_10_fu_666_reg[5] ),
        .O(ram_reg_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_10_fu_666[6]_i_1 
       (.I0(ram_reg_0[6]),
        .I1(\right_border_buf_1_10_fu_666_reg[7] ),
        .I2(\right_border_buf_1_10_fu_666_reg[6] ),
        .O(ram_reg_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_10_fu_666[7]_i_1 
       (.I0(ram_reg_0[7]),
        .I1(\right_border_buf_1_10_fu_666_reg[7] ),
        .I2(\right_border_buf_1_10_fu_666_reg[7]_0 ),
        .O(ram_reg_1[7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_80
   (ram_reg_0,
    D,
    ap_clk,
    WEA,
    k_buf_0_val_5_ce0,
    Q,
    ram_reg_1,
    ram_reg_2,
    \right_border_buf_1_6_fu_646_reg[7] ,
    \right_border_buf_1_6_fu_646_reg[0] ,
    \right_border_buf_1_6_fu_646_reg[1] ,
    \right_border_buf_1_6_fu_646_reg[2] ,
    \right_border_buf_1_6_fu_646_reg[3] ,
    \right_border_buf_1_6_fu_646_reg[4] ,
    \right_border_buf_1_6_fu_646_reg[5] ,
    \right_border_buf_1_6_fu_646_reg[6] ,
    \right_border_buf_1_6_fu_646_reg[7]_0 );
  output [7:0]ram_reg_0;
  output [7:0]D;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_5_ce0;
  input [10:0]Q;
  input [10:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input \right_border_buf_1_6_fu_646_reg[7] ;
  input \right_border_buf_1_6_fu_646_reg[0] ;
  input \right_border_buf_1_6_fu_646_reg[1] ;
  input \right_border_buf_1_6_fu_646_reg[2] ;
  input \right_border_buf_1_6_fu_646_reg[3] ;
  input \right_border_buf_1_6_fu_646_reg[4] ;
  input \right_border_buf_1_6_fu_646_reg[5] ;
  input \right_border_buf_1_6_fu_646_reg[6] ;
  input \right_border_buf_1_6_fu_646_reg[7]_0 ;

  wire [7:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire k_buf_0_val_5_ce0;
  wire [7:0]ram_reg_0;
  wire [10:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire \right_border_buf_1_6_fu_646_reg[0] ;
  wire \right_border_buf_1_6_fu_646_reg[1] ;
  wire \right_border_buf_1_6_fu_646_reg[2] ;
  wire \right_border_buf_1_6_fu_646_reg[3] ;
  wire \right_border_buf_1_6_fu_646_reg[4] ;
  wire \right_border_buf_1_6_fu_646_reg[5] ;
  wire \right_border_buf_1_6_fu_646_reg[6] ;
  wire \right_border_buf_1_6_fu_646_reg[7] ;
  wire \right_border_buf_1_6_fu_646_reg[7]_0 ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_5_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_6_fu_646[0]_i_1 
       (.I0(ram_reg_0[0]),
        .I1(\right_border_buf_1_6_fu_646_reg[7] ),
        .I2(\right_border_buf_1_6_fu_646_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_6_fu_646[1]_i_1 
       (.I0(ram_reg_0[1]),
        .I1(\right_border_buf_1_6_fu_646_reg[7] ),
        .I2(\right_border_buf_1_6_fu_646_reg[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_6_fu_646[2]_i_1 
       (.I0(ram_reg_0[2]),
        .I1(\right_border_buf_1_6_fu_646_reg[7] ),
        .I2(\right_border_buf_1_6_fu_646_reg[2] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_6_fu_646[3]_i_1 
       (.I0(ram_reg_0[3]),
        .I1(\right_border_buf_1_6_fu_646_reg[7] ),
        .I2(\right_border_buf_1_6_fu_646_reg[3] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_6_fu_646[4]_i_1 
       (.I0(ram_reg_0[4]),
        .I1(\right_border_buf_1_6_fu_646_reg[7] ),
        .I2(\right_border_buf_1_6_fu_646_reg[4] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_6_fu_646[5]_i_1 
       (.I0(ram_reg_0[5]),
        .I1(\right_border_buf_1_6_fu_646_reg[7] ),
        .I2(\right_border_buf_1_6_fu_646_reg[5] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_6_fu_646[6]_i_1 
       (.I0(ram_reg_0[6]),
        .I1(\right_border_buf_1_6_fu_646_reg[7] ),
        .I2(\right_border_buf_1_6_fu_646_reg[6] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_6_fu_646[7]_i_1 
       (.I0(ram_reg_0[7]),
        .I1(\right_border_buf_1_6_fu_646_reg[7] ),
        .I2(\right_border_buf_1_6_fu_646_reg[7]_0 ),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_81
   (DOBDO,
    D,
    ram_reg_0,
    ap_clk,
    WEA,
    k_buf_0_val_5_ce0,
    Q,
    ram_reg_1,
    ram_reg_2,
    col_buf_1_val_4_0_fu_2292_p3,
    \src_kernel_win_1_va_21_reg_5665_reg[7] ,
    mux_2_0__6,
    tmp_12_reg_5380,
    \right_border_buf_1_3_fu_626_reg[7] ,
    \right_border_buf_1_3_fu_626_reg[0] ,
    \right_border_buf_1_3_fu_626_reg[1] ,
    \right_border_buf_1_3_fu_626_reg[2] ,
    \right_border_buf_1_3_fu_626_reg[3] ,
    \right_border_buf_1_3_fu_626_reg[4] ,
    \right_border_buf_1_3_fu_626_reg[5] ,
    \right_border_buf_1_3_fu_626_reg[6] ,
    \right_border_buf_1_3_fu_626_reg[7]_0 );
  output [7:0]DOBDO;
  output [7:0]D;
  output [7:0]ram_reg_0;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_5_ce0;
  input [10:0]Q;
  input [10:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input [7:0]col_buf_1_val_4_0_fu_2292_p3;
  input [0:0]\src_kernel_win_1_va_21_reg_5665_reg[7] ;
  input [7:0]mux_2_0__6;
  input tmp_12_reg_5380;
  input \right_border_buf_1_3_fu_626_reg[7] ;
  input \right_border_buf_1_3_fu_626_reg[0] ;
  input \right_border_buf_1_3_fu_626_reg[1] ;
  input \right_border_buf_1_3_fu_626_reg[2] ;
  input \right_border_buf_1_3_fu_626_reg[3] ;
  input \right_border_buf_1_3_fu_626_reg[4] ;
  input \right_border_buf_1_3_fu_626_reg[5] ;
  input \right_border_buf_1_3_fu_626_reg[6] ;
  input \right_border_buf_1_3_fu_626_reg[7]_0 ;

  wire [7:0]D;
  wire [7:0]DOBDO;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [7:0]col_buf_1_val_4_0_fu_2292_p3;
  wire k_buf_0_val_5_ce0;
  wire [7:0]mux_2_0__6;
  wire [7:0]ram_reg_0;
  wire [10:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire \right_border_buf_1_3_fu_626_reg[0] ;
  wire \right_border_buf_1_3_fu_626_reg[1] ;
  wire \right_border_buf_1_3_fu_626_reg[2] ;
  wire \right_border_buf_1_3_fu_626_reg[3] ;
  wire \right_border_buf_1_3_fu_626_reg[4] ;
  wire \right_border_buf_1_3_fu_626_reg[5] ;
  wire \right_border_buf_1_3_fu_626_reg[6] ;
  wire \right_border_buf_1_3_fu_626_reg[7] ;
  wire \right_border_buf_1_3_fu_626_reg[7]_0 ;
  wire [0:0]\src_kernel_win_1_va_21_reg_5665_reg[7] ;
  wire tmp_12_reg_5380;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_5_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_3_fu_626[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(\right_border_buf_1_3_fu_626_reg[7] ),
        .I2(\right_border_buf_1_3_fu_626_reg[0] ),
        .O(ram_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_3_fu_626[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(\right_border_buf_1_3_fu_626_reg[7] ),
        .I2(\right_border_buf_1_3_fu_626_reg[1] ),
        .O(ram_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_3_fu_626[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(\right_border_buf_1_3_fu_626_reg[7] ),
        .I2(\right_border_buf_1_3_fu_626_reg[2] ),
        .O(ram_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_3_fu_626[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(\right_border_buf_1_3_fu_626_reg[7] ),
        .I2(\right_border_buf_1_3_fu_626_reg[3] ),
        .O(ram_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_3_fu_626[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(\right_border_buf_1_3_fu_626_reg[7] ),
        .I2(\right_border_buf_1_3_fu_626_reg[4] ),
        .O(ram_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_3_fu_626[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(\right_border_buf_1_3_fu_626_reg[7] ),
        .I2(\right_border_buf_1_3_fu_626_reg[5] ),
        .O(ram_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_3_fu_626[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(\right_border_buf_1_3_fu_626_reg[7] ),
        .I2(\right_border_buf_1_3_fu_626_reg[6] ),
        .O(ram_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_3_fu_626[7]_i_1 
       (.I0(DOBDO[7]),
        .I1(\right_border_buf_1_3_fu_626_reg[7] ),
        .I2(\right_border_buf_1_3_fu_626_reg[7]_0 ),
        .O(ram_reg_0[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_1_va_21_reg_5665[0]_i_1 
       (.I0(col_buf_1_val_4_0_fu_2292_p3[0]),
        .I1(\src_kernel_win_1_va_21_reg_5665_reg[7] ),
        .I2(mux_2_0__6[0]),
        .I3(tmp_12_reg_5380),
        .I4(ram_reg_0[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_1_va_21_reg_5665[1]_i_1 
       (.I0(col_buf_1_val_4_0_fu_2292_p3[1]),
        .I1(\src_kernel_win_1_va_21_reg_5665_reg[7] ),
        .I2(mux_2_0__6[1]),
        .I3(tmp_12_reg_5380),
        .I4(ram_reg_0[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_1_va_21_reg_5665[2]_i_1 
       (.I0(col_buf_1_val_4_0_fu_2292_p3[2]),
        .I1(\src_kernel_win_1_va_21_reg_5665_reg[7] ),
        .I2(mux_2_0__6[2]),
        .I3(tmp_12_reg_5380),
        .I4(ram_reg_0[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_1_va_21_reg_5665[3]_i_1 
       (.I0(col_buf_1_val_4_0_fu_2292_p3[3]),
        .I1(\src_kernel_win_1_va_21_reg_5665_reg[7] ),
        .I2(mux_2_0__6[3]),
        .I3(tmp_12_reg_5380),
        .I4(ram_reg_0[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_1_va_21_reg_5665[4]_i_1 
       (.I0(col_buf_1_val_4_0_fu_2292_p3[4]),
        .I1(\src_kernel_win_1_va_21_reg_5665_reg[7] ),
        .I2(mux_2_0__6[4]),
        .I3(tmp_12_reg_5380),
        .I4(ram_reg_0[4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_1_va_21_reg_5665[5]_i_1 
       (.I0(col_buf_1_val_4_0_fu_2292_p3[5]),
        .I1(\src_kernel_win_1_va_21_reg_5665_reg[7] ),
        .I2(mux_2_0__6[5]),
        .I3(tmp_12_reg_5380),
        .I4(ram_reg_0[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_1_va_21_reg_5665[6]_i_1 
       (.I0(col_buf_1_val_4_0_fu_2292_p3[6]),
        .I1(\src_kernel_win_1_va_21_reg_5665_reg[7] ),
        .I2(mux_2_0__6[6]),
        .I3(tmp_12_reg_5380),
        .I4(ram_reg_0[6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_1_va_21_reg_5665[7]_i_1 
       (.I0(col_buf_1_val_4_0_fu_2292_p3[7]),
        .I1(\src_kernel_win_1_va_21_reg_5665_reg[7] ),
        .I2(mux_2_0__6[7]),
        .I3(tmp_12_reg_5380),
        .I4(ram_reg_0[7]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_82
   (ram_reg_0,
    D,
    ap_clk,
    WEA,
    k_buf_0_val_5_ce0,
    Q,
    ram_reg_1,
    ram_reg_2,
    \right_border_buf_1_s_fu_606_reg[7] ,
    \right_border_buf_1_s_fu_606_reg[0] ,
    \right_border_buf_1_s_fu_606_reg[1] ,
    \right_border_buf_1_s_fu_606_reg[2] ,
    \right_border_buf_1_s_fu_606_reg[3] ,
    \right_border_buf_1_s_fu_606_reg[4] ,
    \right_border_buf_1_s_fu_606_reg[5] ,
    \right_border_buf_1_s_fu_606_reg[6] ,
    \right_border_buf_1_s_fu_606_reg[7]_0 );
  output [7:0]ram_reg_0;
  output [7:0]D;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_5_ce0;
  input [10:0]Q;
  input [10:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input \right_border_buf_1_s_fu_606_reg[7] ;
  input \right_border_buf_1_s_fu_606_reg[0] ;
  input \right_border_buf_1_s_fu_606_reg[1] ;
  input \right_border_buf_1_s_fu_606_reg[2] ;
  input \right_border_buf_1_s_fu_606_reg[3] ;
  input \right_border_buf_1_s_fu_606_reg[4] ;
  input \right_border_buf_1_s_fu_606_reg[5] ;
  input \right_border_buf_1_s_fu_606_reg[6] ;
  input \right_border_buf_1_s_fu_606_reg[7]_0 ;

  wire [7:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire k_buf_0_val_5_ce0;
  wire [7:0]ram_reg_0;
  wire [10:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire \right_border_buf_1_s_fu_606_reg[0] ;
  wire \right_border_buf_1_s_fu_606_reg[1] ;
  wire \right_border_buf_1_s_fu_606_reg[2] ;
  wire \right_border_buf_1_s_fu_606_reg[3] ;
  wire \right_border_buf_1_s_fu_606_reg[4] ;
  wire \right_border_buf_1_s_fu_606_reg[5] ;
  wire \right_border_buf_1_s_fu_606_reg[6] ;
  wire \right_border_buf_1_s_fu_606_reg[7] ;
  wire \right_border_buf_1_s_fu_606_reg[7]_0 ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_5_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_s_fu_606[0]_i_1 
       (.I0(ram_reg_0[0]),
        .I1(\right_border_buf_1_s_fu_606_reg[7] ),
        .I2(\right_border_buf_1_s_fu_606_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_s_fu_606[1]_i_1 
       (.I0(ram_reg_0[1]),
        .I1(\right_border_buf_1_s_fu_606_reg[7] ),
        .I2(\right_border_buf_1_s_fu_606_reg[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_s_fu_606[2]_i_1 
       (.I0(ram_reg_0[2]),
        .I1(\right_border_buf_1_s_fu_606_reg[7] ),
        .I2(\right_border_buf_1_s_fu_606_reg[2] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_s_fu_606[3]_i_1 
       (.I0(ram_reg_0[3]),
        .I1(\right_border_buf_1_s_fu_606_reg[7] ),
        .I2(\right_border_buf_1_s_fu_606_reg[3] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_s_fu_606[4]_i_1 
       (.I0(ram_reg_0[4]),
        .I1(\right_border_buf_1_s_fu_606_reg[7] ),
        .I2(\right_border_buf_1_s_fu_606_reg[4] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_s_fu_606[5]_i_1 
       (.I0(ram_reg_0[5]),
        .I1(\right_border_buf_1_s_fu_606_reg[7] ),
        .I2(\right_border_buf_1_s_fu_606_reg[5] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_s_fu_606[6]_i_1 
       (.I0(ram_reg_0[6]),
        .I1(\right_border_buf_1_s_fu_606_reg[7] ),
        .I2(\right_border_buf_1_s_fu_606_reg[6] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_1_s_fu_606[7]_i_1 
       (.I0(ram_reg_0[7]),
        .I1(\right_border_buf_1_s_fu_606_reg[7] ),
        .I2(\right_border_buf_1_s_fu_606_reg[7]_0 ),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_83
   (D,
    ram_reg_0,
    \tmp_63_reg_5450_reg[2] ,
    \tmp_62_reg_5443_reg[2] ,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ap_clk,
    WEA,
    k_buf_0_val_5_ce0,
    Q,
    ram_reg_8,
    ram_reg_9,
    \src_kernel_win_0_va_20_reg_5615_reg[7] ,
    mux_2_0,
    tmp_12_reg_5380,
    \src_kernel_win_0_va_20_reg_5615_reg[7]_0 ,
    m,
    mux_2_0__0,
    m_0,
    \src_kernel_win_0_va_22_reg_5627_reg[7] ,
    mux_2_0__1,
    \src_kernel_win_0_va_22_reg_5627_reg[7]_0 ,
    \right_border_buf_0_12_fu_586_reg[7] ,
    \right_border_buf_0_12_fu_586_reg[0] ,
    \right_border_buf_0_12_fu_586_reg[1] ,
    \right_border_buf_0_12_fu_586_reg[2] ,
    \right_border_buf_0_12_fu_586_reg[3] ,
    \right_border_buf_0_12_fu_586_reg[4] ,
    \right_border_buf_0_12_fu_586_reg[5] ,
    \right_border_buf_0_12_fu_586_reg[6] ,
    \right_border_buf_0_12_fu_586_reg[7]_0 );
  output [7:0]D;
  output ram_reg_0;
  output [7:0]\tmp_63_reg_5450_reg[2] ;
  output [7:0]\tmp_62_reg_5443_reg[2] ;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_5_ce0;
  input [10:0]Q;
  input [10:0]ram_reg_8;
  input [7:0]ram_reg_9;
  input [0:0]\src_kernel_win_0_va_20_reg_5615_reg[7] ;
  input [7:0]mux_2_0;
  input tmp_12_reg_5380;
  input [7:0]\src_kernel_win_0_va_20_reg_5615_reg[7]_0 ;
  input [0:0]m;
  input [7:0]mux_2_0__0;
  input [7:0]m_0;
  input [0:0]\src_kernel_win_0_va_22_reg_5627_reg[7] ;
  input [7:0]mux_2_0__1;
  input [7:0]\src_kernel_win_0_va_22_reg_5627_reg[7]_0 ;
  input \right_border_buf_0_12_fu_586_reg[7] ;
  input \right_border_buf_0_12_fu_586_reg[0] ;
  input \right_border_buf_0_12_fu_586_reg[1] ;
  input \right_border_buf_0_12_fu_586_reg[2] ;
  input \right_border_buf_0_12_fu_586_reg[3] ;
  input \right_border_buf_0_12_fu_586_reg[4] ;
  input \right_border_buf_0_12_fu_586_reg[5] ;
  input \right_border_buf_0_12_fu_586_reg[6] ;
  input \right_border_buf_0_12_fu_586_reg[7]_0 ;

  wire [7:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire k_buf_0_val_5_ce0;
  wire [7:0]k_buf_0_val_9_q0;
  wire [0:0]m;
  wire [7:0]m_0;
  wire [7:0]mux_2_0;
  wire [7:0]mux_2_0__0;
  wire [7:0]mux_2_0__1;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire [10:0]ram_reg_8;
  wire [7:0]ram_reg_9;
  wire \right_border_buf_0_12_fu_586_reg[0] ;
  wire \right_border_buf_0_12_fu_586_reg[1] ;
  wire \right_border_buf_0_12_fu_586_reg[2] ;
  wire \right_border_buf_0_12_fu_586_reg[3] ;
  wire \right_border_buf_0_12_fu_586_reg[4] ;
  wire \right_border_buf_0_12_fu_586_reg[5] ;
  wire \right_border_buf_0_12_fu_586_reg[6] ;
  wire \right_border_buf_0_12_fu_586_reg[7] ;
  wire \right_border_buf_0_12_fu_586_reg[7]_0 ;
  wire [0:0]\src_kernel_win_0_va_20_reg_5615_reg[7] ;
  wire [7:0]\src_kernel_win_0_va_20_reg_5615_reg[7]_0 ;
  wire [0:0]\src_kernel_win_0_va_22_reg_5627_reg[7] ;
  wire [7:0]\src_kernel_win_0_va_22_reg_5627_reg[7]_0 ;
  wire tmp_12_reg_5380;
  wire [7:0]\tmp_62_reg_5443_reg[2] ;
  wire [7:0]\tmp_63_reg_5450_reg[2] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    m_i_1__0
       (.I0(ram_reg_7),
        .I1(m),
        .I2(mux_2_0__0[7]),
        .I3(tmp_12_reg_5380),
        .I4(m_0[7]),
        .O(\tmp_63_reg_5450_reg[2] [7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    m_i_2__0
       (.I0(ram_reg_6),
        .I1(m),
        .I2(mux_2_0__0[6]),
        .I3(tmp_12_reg_5380),
        .I4(m_0[6]),
        .O(\tmp_63_reg_5450_reg[2] [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    m_i_3__0
       (.I0(ram_reg_5),
        .I1(m),
        .I2(mux_2_0__0[5]),
        .I3(tmp_12_reg_5380),
        .I4(m_0[5]),
        .O(\tmp_63_reg_5450_reg[2] [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    m_i_4__0
       (.I0(ram_reg_4),
        .I1(m),
        .I2(mux_2_0__0[4]),
        .I3(tmp_12_reg_5380),
        .I4(m_0[4]),
        .O(\tmp_63_reg_5450_reg[2] [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    m_i_5__0
       (.I0(ram_reg_3),
        .I1(m),
        .I2(mux_2_0__0[3]),
        .I3(tmp_12_reg_5380),
        .I4(m_0[3]),
        .O(\tmp_63_reg_5450_reg[2] [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    m_i_6__0
       (.I0(ram_reg_2),
        .I1(m),
        .I2(mux_2_0__0[2]),
        .I3(tmp_12_reg_5380),
        .I4(m_0[2]),
        .O(\tmp_63_reg_5450_reg[2] [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    m_i_7__0
       (.I0(ram_reg_1),
        .I1(m),
        .I2(mux_2_0__0[1]),
        .I3(tmp_12_reg_5380),
        .I4(m_0[1]),
        .O(\tmp_63_reg_5450_reg[2] [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    m_i_8__0
       (.I0(ram_reg_0),
        .I1(m),
        .I2(mux_2_0__0[0]),
        .I3(tmp_12_reg_5380),
        .I4(m_0[0]),
        .O(\tmp_63_reg_5450_reg[2] [0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_8,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_9}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],k_buf_0_val_9_q0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_5_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_12_fu_586[0]_i_1 
       (.I0(k_buf_0_val_9_q0[0]),
        .I1(\right_border_buf_0_12_fu_586_reg[7] ),
        .I2(\right_border_buf_0_12_fu_586_reg[0] ),
        .O(ram_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_12_fu_586[1]_i_1 
       (.I0(k_buf_0_val_9_q0[1]),
        .I1(\right_border_buf_0_12_fu_586_reg[7] ),
        .I2(\right_border_buf_0_12_fu_586_reg[1] ),
        .O(ram_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_12_fu_586[2]_i_1 
       (.I0(k_buf_0_val_9_q0[2]),
        .I1(\right_border_buf_0_12_fu_586_reg[7] ),
        .I2(\right_border_buf_0_12_fu_586_reg[2] ),
        .O(ram_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_12_fu_586[3]_i_1 
       (.I0(k_buf_0_val_9_q0[3]),
        .I1(\right_border_buf_0_12_fu_586_reg[7] ),
        .I2(\right_border_buf_0_12_fu_586_reg[3] ),
        .O(ram_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_12_fu_586[4]_i_1 
       (.I0(k_buf_0_val_9_q0[4]),
        .I1(\right_border_buf_0_12_fu_586_reg[7] ),
        .I2(\right_border_buf_0_12_fu_586_reg[4] ),
        .O(ram_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_12_fu_586[5]_i_1 
       (.I0(k_buf_0_val_9_q0[5]),
        .I1(\right_border_buf_0_12_fu_586_reg[7] ),
        .I2(\right_border_buf_0_12_fu_586_reg[5] ),
        .O(ram_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_12_fu_586[6]_i_1 
       (.I0(k_buf_0_val_9_q0[6]),
        .I1(\right_border_buf_0_12_fu_586_reg[7] ),
        .I2(\right_border_buf_0_12_fu_586_reg[6] ),
        .O(ram_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_12_fu_586[7]_i_1 
       (.I0(k_buf_0_val_9_q0[7]),
        .I1(\right_border_buf_0_12_fu_586_reg[7] ),
        .I2(\right_border_buf_0_12_fu_586_reg[7]_0 ),
        .O(ram_reg_7));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_20_reg_5615[0]_i_1 
       (.I0(ram_reg_0),
        .I1(\src_kernel_win_0_va_20_reg_5615_reg[7] ),
        .I2(mux_2_0[0]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_0_va_20_reg_5615_reg[7]_0 [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_20_reg_5615[1]_i_1 
       (.I0(ram_reg_1),
        .I1(\src_kernel_win_0_va_20_reg_5615_reg[7] ),
        .I2(mux_2_0[1]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_0_va_20_reg_5615_reg[7]_0 [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_20_reg_5615[2]_i_1 
       (.I0(ram_reg_2),
        .I1(\src_kernel_win_0_va_20_reg_5615_reg[7] ),
        .I2(mux_2_0[2]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_0_va_20_reg_5615_reg[7]_0 [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_20_reg_5615[3]_i_1 
       (.I0(ram_reg_3),
        .I1(\src_kernel_win_0_va_20_reg_5615_reg[7] ),
        .I2(mux_2_0[3]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_0_va_20_reg_5615_reg[7]_0 [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_20_reg_5615[4]_i_1 
       (.I0(ram_reg_4),
        .I1(\src_kernel_win_0_va_20_reg_5615_reg[7] ),
        .I2(mux_2_0[4]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_0_va_20_reg_5615_reg[7]_0 [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_20_reg_5615[5]_i_1 
       (.I0(ram_reg_5),
        .I1(\src_kernel_win_0_va_20_reg_5615_reg[7] ),
        .I2(mux_2_0[5]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_0_va_20_reg_5615_reg[7]_0 [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_20_reg_5615[6]_i_1 
       (.I0(ram_reg_6),
        .I1(\src_kernel_win_0_va_20_reg_5615_reg[7] ),
        .I2(mux_2_0[6]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_0_va_20_reg_5615_reg[7]_0 [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_20_reg_5615[7]_i_1 
       (.I0(ram_reg_7),
        .I1(\src_kernel_win_0_va_20_reg_5615_reg[7] ),
        .I2(mux_2_0[7]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_0_va_20_reg_5615_reg[7]_0 [7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_22_reg_5627[0]_i_1 
       (.I0(ram_reg_0),
        .I1(\src_kernel_win_0_va_22_reg_5627_reg[7] ),
        .I2(mux_2_0__1[0]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_0_va_22_reg_5627_reg[7]_0 [0]),
        .O(\tmp_62_reg_5443_reg[2] [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_22_reg_5627[1]_i_1 
       (.I0(ram_reg_1),
        .I1(\src_kernel_win_0_va_22_reg_5627_reg[7] ),
        .I2(mux_2_0__1[1]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_0_va_22_reg_5627_reg[7]_0 [1]),
        .O(\tmp_62_reg_5443_reg[2] [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_22_reg_5627[2]_i_1 
       (.I0(ram_reg_2),
        .I1(\src_kernel_win_0_va_22_reg_5627_reg[7] ),
        .I2(mux_2_0__1[2]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_0_va_22_reg_5627_reg[7]_0 [2]),
        .O(\tmp_62_reg_5443_reg[2] [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_22_reg_5627[3]_i_1 
       (.I0(ram_reg_3),
        .I1(\src_kernel_win_0_va_22_reg_5627_reg[7] ),
        .I2(mux_2_0__1[3]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_0_va_22_reg_5627_reg[7]_0 [3]),
        .O(\tmp_62_reg_5443_reg[2] [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_22_reg_5627[4]_i_1 
       (.I0(ram_reg_4),
        .I1(\src_kernel_win_0_va_22_reg_5627_reg[7] ),
        .I2(mux_2_0__1[4]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_0_va_22_reg_5627_reg[7]_0 [4]),
        .O(\tmp_62_reg_5443_reg[2] [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_22_reg_5627[5]_i_1 
       (.I0(ram_reg_5),
        .I1(\src_kernel_win_0_va_22_reg_5627_reg[7] ),
        .I2(mux_2_0__1[5]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_0_va_22_reg_5627_reg[7]_0 [5]),
        .O(\tmp_62_reg_5443_reg[2] [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_22_reg_5627[6]_i_1 
       (.I0(ram_reg_6),
        .I1(\src_kernel_win_0_va_22_reg_5627_reg[7] ),
        .I2(mux_2_0__1[6]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_0_va_22_reg_5627_reg[7]_0 [6]),
        .O(\tmp_62_reg_5443_reg[2] [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_22_reg_5627[7]_i_1 
       (.I0(ram_reg_7),
        .I1(\src_kernel_win_0_va_22_reg_5627_reg[7] ),
        .I2(mux_2_0__1[7]),
        .I3(tmp_12_reg_5380),
        .I4(\src_kernel_win_0_va_22_reg_5627_reg[7]_0 [7]),
        .O(\tmp_62_reg_5443_reg[2] [7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_84
   (ram_reg_0,
    D,
    ram_reg_1,
    ap_clk,
    WEA,
    k_buf_0_val_5_ce0,
    Q,
    ram_reg_2,
    ram_reg_3,
    m,
    mux_1_1,
    mux_1_0,
    tmp_12_reg_5380,
    col_buf_0_val_4_0_fu_1902_p3,
    \right_border_buf_0_9_fu_566_reg[7] ,
    \right_border_buf_0_9_fu_566_reg[0] ,
    \right_border_buf_0_9_fu_566_reg[1] ,
    \right_border_buf_0_9_fu_566_reg[2] ,
    \right_border_buf_0_9_fu_566_reg[3] ,
    \right_border_buf_0_9_fu_566_reg[4] ,
    \right_border_buf_0_9_fu_566_reg[5] ,
    \right_border_buf_0_9_fu_566_reg[6] ,
    \right_border_buf_0_9_fu_566_reg[7]_0 );
  output [7:0]ram_reg_0;
  output [7:0]D;
  output [7:0]ram_reg_1;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_5_ce0;
  input [10:0]Q;
  input [10:0]ram_reg_2;
  input [7:0]ram_reg_3;
  input [1:0]m;
  input [7:0]mux_1_1;
  input [7:0]mux_1_0;
  input tmp_12_reg_5380;
  input [7:0]col_buf_0_val_4_0_fu_1902_p3;
  input \right_border_buf_0_9_fu_566_reg[7] ;
  input \right_border_buf_0_9_fu_566_reg[0] ;
  input \right_border_buf_0_9_fu_566_reg[1] ;
  input \right_border_buf_0_9_fu_566_reg[2] ;
  input \right_border_buf_0_9_fu_566_reg[3] ;
  input \right_border_buf_0_9_fu_566_reg[4] ;
  input \right_border_buf_0_9_fu_566_reg[5] ;
  input \right_border_buf_0_9_fu_566_reg[6] ;
  input \right_border_buf_0_9_fu_566_reg[7]_0 ;

  wire [7:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [7:0]col_buf_0_val_4_0_fu_1902_p3;
  wire k_buf_0_val_5_ce0;
  wire [1:0]m;
  wire [7:0]mux_1_0;
  wire [7:0]mux_1_1;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [10:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire \right_border_buf_0_9_fu_566_reg[0] ;
  wire \right_border_buf_0_9_fu_566_reg[1] ;
  wire \right_border_buf_0_9_fu_566_reg[2] ;
  wire \right_border_buf_0_9_fu_566_reg[3] ;
  wire \right_border_buf_0_9_fu_566_reg[4] ;
  wire \right_border_buf_0_9_fu_566_reg[5] ;
  wire \right_border_buf_0_9_fu_566_reg[6] ;
  wire \right_border_buf_0_9_fu_566_reg[7] ;
  wire \right_border_buf_0_9_fu_566_reg[7]_0 ;
  wire tmp_12_reg_5380;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    m_i_1
       (.I0(m[1]),
        .I1(mux_1_1[7]),
        .I2(m[0]),
        .I3(mux_1_0[7]),
        .I4(tmp_12_reg_5380),
        .I5(col_buf_0_val_4_0_fu_1902_p3[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    m_i_2
       (.I0(m[1]),
        .I1(mux_1_1[6]),
        .I2(m[0]),
        .I3(mux_1_0[6]),
        .I4(tmp_12_reg_5380),
        .I5(col_buf_0_val_4_0_fu_1902_p3[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    m_i_3
       (.I0(m[1]),
        .I1(mux_1_1[5]),
        .I2(m[0]),
        .I3(mux_1_0[5]),
        .I4(tmp_12_reg_5380),
        .I5(col_buf_0_val_4_0_fu_1902_p3[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    m_i_4
       (.I0(m[1]),
        .I1(mux_1_1[4]),
        .I2(m[0]),
        .I3(mux_1_0[4]),
        .I4(tmp_12_reg_5380),
        .I5(col_buf_0_val_4_0_fu_1902_p3[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    m_i_5
       (.I0(m[1]),
        .I1(mux_1_1[3]),
        .I2(m[0]),
        .I3(mux_1_0[3]),
        .I4(tmp_12_reg_5380),
        .I5(col_buf_0_val_4_0_fu_1902_p3[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    m_i_6
       (.I0(m[1]),
        .I1(mux_1_1[2]),
        .I2(m[0]),
        .I3(mux_1_0[2]),
        .I4(tmp_12_reg_5380),
        .I5(col_buf_0_val_4_0_fu_1902_p3[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    m_i_7
       (.I0(m[1]),
        .I1(mux_1_1[1]),
        .I2(m[0]),
        .I3(mux_1_0[1]),
        .I4(tmp_12_reg_5380),
        .I5(col_buf_0_val_4_0_fu_1902_p3[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    m_i_8
       (.I0(m[1]),
        .I1(mux_1_1[0]),
        .I2(m[0]),
        .I3(mux_1_0[0]),
        .I4(tmp_12_reg_5380),
        .I5(col_buf_0_val_4_0_fu_1902_p3[0]),
        .O(D[0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_2,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_3}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_5_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_9_fu_566[0]_i_1 
       (.I0(ram_reg_0[0]),
        .I1(\right_border_buf_0_9_fu_566_reg[7] ),
        .I2(\right_border_buf_0_9_fu_566_reg[0] ),
        .O(ram_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_9_fu_566[1]_i_1 
       (.I0(ram_reg_0[1]),
        .I1(\right_border_buf_0_9_fu_566_reg[7] ),
        .I2(\right_border_buf_0_9_fu_566_reg[1] ),
        .O(ram_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_9_fu_566[2]_i_1 
       (.I0(ram_reg_0[2]),
        .I1(\right_border_buf_0_9_fu_566_reg[7] ),
        .I2(\right_border_buf_0_9_fu_566_reg[2] ),
        .O(ram_reg_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_9_fu_566[3]_i_1 
       (.I0(ram_reg_0[3]),
        .I1(\right_border_buf_0_9_fu_566_reg[7] ),
        .I2(\right_border_buf_0_9_fu_566_reg[3] ),
        .O(ram_reg_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_9_fu_566[4]_i_1 
       (.I0(ram_reg_0[4]),
        .I1(\right_border_buf_0_9_fu_566_reg[7] ),
        .I2(\right_border_buf_0_9_fu_566_reg[4] ),
        .O(ram_reg_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_9_fu_566[5]_i_1 
       (.I0(ram_reg_0[5]),
        .I1(\right_border_buf_0_9_fu_566_reg[7] ),
        .I2(\right_border_buf_0_9_fu_566_reg[5] ),
        .O(ram_reg_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_9_fu_566[6]_i_1 
       (.I0(ram_reg_0[6]),
        .I1(\right_border_buf_0_9_fu_566_reg[7] ),
        .I2(\right_border_buf_0_9_fu_566_reg[6] ),
        .O(ram_reg_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_9_fu_566[7]_i_1 
       (.I0(ram_reg_0[7]),
        .I1(\right_border_buf_0_9_fu_566_reg[7] ),
        .I2(\right_border_buf_0_9_fu_566_reg[7]_0 ),
        .O(ram_reg_1[7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_85
   (ram_reg_0,
    D,
    ap_clk,
    WEA,
    k_buf_0_val_5_ce0,
    Q,
    ram_reg_1,
    ram_reg_2,
    \right_border_buf_0_6_fu_546_reg[7] ,
    \right_border_buf_0_6_fu_546_reg[0] ,
    \right_border_buf_0_6_fu_546_reg[1] ,
    \right_border_buf_0_6_fu_546_reg[2] ,
    \right_border_buf_0_6_fu_546_reg[3] ,
    \right_border_buf_0_6_fu_546_reg[4] ,
    \right_border_buf_0_6_fu_546_reg[5] ,
    \right_border_buf_0_6_fu_546_reg[6] ,
    \right_border_buf_0_6_fu_546_reg[7]_0 );
  output [7:0]ram_reg_0;
  output [7:0]D;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_5_ce0;
  input [10:0]Q;
  input [10:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input \right_border_buf_0_6_fu_546_reg[7] ;
  input \right_border_buf_0_6_fu_546_reg[0] ;
  input \right_border_buf_0_6_fu_546_reg[1] ;
  input \right_border_buf_0_6_fu_546_reg[2] ;
  input \right_border_buf_0_6_fu_546_reg[3] ;
  input \right_border_buf_0_6_fu_546_reg[4] ;
  input \right_border_buf_0_6_fu_546_reg[5] ;
  input \right_border_buf_0_6_fu_546_reg[6] ;
  input \right_border_buf_0_6_fu_546_reg[7]_0 ;

  wire [7:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire k_buf_0_val_5_ce0;
  wire [7:0]ram_reg_0;
  wire [10:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire \right_border_buf_0_6_fu_546_reg[0] ;
  wire \right_border_buf_0_6_fu_546_reg[1] ;
  wire \right_border_buf_0_6_fu_546_reg[2] ;
  wire \right_border_buf_0_6_fu_546_reg[3] ;
  wire \right_border_buf_0_6_fu_546_reg[4] ;
  wire \right_border_buf_0_6_fu_546_reg[5] ;
  wire \right_border_buf_0_6_fu_546_reg[6] ;
  wire \right_border_buf_0_6_fu_546_reg[7] ;
  wire \right_border_buf_0_6_fu_546_reg[7]_0 ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_5_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_6_fu_546[0]_i_1 
       (.I0(ram_reg_0[0]),
        .I1(\right_border_buf_0_6_fu_546_reg[7] ),
        .I2(\right_border_buf_0_6_fu_546_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_6_fu_546[1]_i_1 
       (.I0(ram_reg_0[1]),
        .I1(\right_border_buf_0_6_fu_546_reg[7] ),
        .I2(\right_border_buf_0_6_fu_546_reg[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_6_fu_546[2]_i_1 
       (.I0(ram_reg_0[2]),
        .I1(\right_border_buf_0_6_fu_546_reg[7] ),
        .I2(\right_border_buf_0_6_fu_546_reg[2] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_6_fu_546[3]_i_1 
       (.I0(ram_reg_0[3]),
        .I1(\right_border_buf_0_6_fu_546_reg[7] ),
        .I2(\right_border_buf_0_6_fu_546_reg[3] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_6_fu_546[4]_i_1 
       (.I0(ram_reg_0[4]),
        .I1(\right_border_buf_0_6_fu_546_reg[7] ),
        .I2(\right_border_buf_0_6_fu_546_reg[4] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_6_fu_546[5]_i_1 
       (.I0(ram_reg_0[5]),
        .I1(\right_border_buf_0_6_fu_546_reg[7] ),
        .I2(\right_border_buf_0_6_fu_546_reg[5] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_6_fu_546[6]_i_1 
       (.I0(ram_reg_0[6]),
        .I1(\right_border_buf_0_6_fu_546_reg[7] ),
        .I2(\right_border_buf_0_6_fu_546_reg[6] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_6_fu_546[7]_i_1 
       (.I0(ram_reg_0[7]),
        .I1(\right_border_buf_0_6_fu_546_reg[7] ),
        .I2(\right_border_buf_0_6_fu_546_reg[7]_0 ),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_86
   (DOBDO,
    D,
    ram_reg_0,
    \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0] ,
    ap_clk,
    WEA,
    k_buf_0_val_5_ce0,
    Q,
    ram_reg_1,
    ram_reg_2,
    col_buf_0_val_4_0_fu_1902_p3,
    \src_kernel_win_0_va_21_reg_5621_reg[7] ,
    mux_2_0__2,
    tmp_12_reg_5380,
    \right_border_buf_0_3_fu_526_reg[7] ,
    \right_border_buf_0_3_fu_526_reg[0] ,
    \right_border_buf_0_3_fu_526_reg[1] ,
    \right_border_buf_0_3_fu_526_reg[2] ,
    \right_border_buf_0_3_fu_526_reg[3] ,
    \right_border_buf_0_3_fu_526_reg[4] ,
    \right_border_buf_0_3_fu_526_reg[5] ,
    \right_border_buf_0_3_fu_526_reg[6] ,
    \right_border_buf_0_3_fu_526_reg[7]_0 ,
    or_cond_i_i_reg_5473_pp0_iter1_reg,
    ram_reg_3,
    tmp_9_reg_5358,
    ram_reg_4);
  output [7:0]DOBDO;
  output [7:0]D;
  output [7:0]ram_reg_0;
  output \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0] ;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_5_ce0;
  input [10:0]Q;
  input [10:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input [7:0]col_buf_0_val_4_0_fu_1902_p3;
  input [0:0]\src_kernel_win_0_va_21_reg_5621_reg[7] ;
  input [7:0]mux_2_0__2;
  input tmp_12_reg_5380;
  input \right_border_buf_0_3_fu_526_reg[7] ;
  input \right_border_buf_0_3_fu_526_reg[0] ;
  input \right_border_buf_0_3_fu_526_reg[1] ;
  input \right_border_buf_0_3_fu_526_reg[2] ;
  input \right_border_buf_0_3_fu_526_reg[3] ;
  input \right_border_buf_0_3_fu_526_reg[4] ;
  input \right_border_buf_0_3_fu_526_reg[5] ;
  input \right_border_buf_0_3_fu_526_reg[6] ;
  input \right_border_buf_0_3_fu_526_reg[7]_0 ;
  input or_cond_i_i_reg_5473_pp0_iter1_reg;
  input ram_reg_3;
  input tmp_9_reg_5358;
  input ram_reg_4;

  wire [7:0]D;
  wire [7:0]DOBDO;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [7:0]col_buf_0_val_4_0_fu_1902_p3;
  wire k_buf_0_val_5_ce0;
  wire [7:0]mux_2_0__2;
  wire or_cond_i_i_reg_5473_pp0_iter1_reg;
  wire \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0] ;
  wire [7:0]ram_reg_0;
  wire [10:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire \right_border_buf_0_3_fu_526_reg[0] ;
  wire \right_border_buf_0_3_fu_526_reg[1] ;
  wire \right_border_buf_0_3_fu_526_reg[2] ;
  wire \right_border_buf_0_3_fu_526_reg[3] ;
  wire \right_border_buf_0_3_fu_526_reg[4] ;
  wire \right_border_buf_0_3_fu_526_reg[5] ;
  wire \right_border_buf_0_3_fu_526_reg[6] ;
  wire \right_border_buf_0_3_fu_526_reg[7] ;
  wire \right_border_buf_0_3_fu_526_reg[7]_0 ;
  wire [0:0]\src_kernel_win_0_va_21_reg_5621_reg[7] ;
  wire tmp_12_reg_5380;
  wire tmp_9_reg_5358;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_5_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h2000)) 
    ram_reg_i_10
       (.I0(or_cond_i_i_reg_5473_pp0_iter1_reg),
        .I1(ram_reg_3),
        .I2(tmp_9_reg_5358),
        .I3(ram_reg_4),
        .O(\or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_3_fu_526[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(\right_border_buf_0_3_fu_526_reg[7] ),
        .I2(\right_border_buf_0_3_fu_526_reg[0] ),
        .O(ram_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_3_fu_526[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(\right_border_buf_0_3_fu_526_reg[7] ),
        .I2(\right_border_buf_0_3_fu_526_reg[1] ),
        .O(ram_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_3_fu_526[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(\right_border_buf_0_3_fu_526_reg[7] ),
        .I2(\right_border_buf_0_3_fu_526_reg[2] ),
        .O(ram_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_3_fu_526[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(\right_border_buf_0_3_fu_526_reg[7] ),
        .I2(\right_border_buf_0_3_fu_526_reg[3] ),
        .O(ram_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_3_fu_526[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(\right_border_buf_0_3_fu_526_reg[7] ),
        .I2(\right_border_buf_0_3_fu_526_reg[4] ),
        .O(ram_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_3_fu_526[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(\right_border_buf_0_3_fu_526_reg[7] ),
        .I2(\right_border_buf_0_3_fu_526_reg[5] ),
        .O(ram_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_3_fu_526[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(\right_border_buf_0_3_fu_526_reg[7] ),
        .I2(\right_border_buf_0_3_fu_526_reg[6] ),
        .O(ram_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_3_fu_526[7]_i_1 
       (.I0(DOBDO[7]),
        .I1(\right_border_buf_0_3_fu_526_reg[7] ),
        .I2(\right_border_buf_0_3_fu_526_reg[7]_0 ),
        .O(ram_reg_0[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_21_reg_5621[0]_i_1 
       (.I0(col_buf_0_val_4_0_fu_1902_p3[0]),
        .I1(\src_kernel_win_0_va_21_reg_5621_reg[7] ),
        .I2(mux_2_0__2[0]),
        .I3(tmp_12_reg_5380),
        .I4(ram_reg_0[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_21_reg_5621[1]_i_1 
       (.I0(col_buf_0_val_4_0_fu_1902_p3[1]),
        .I1(\src_kernel_win_0_va_21_reg_5621_reg[7] ),
        .I2(mux_2_0__2[1]),
        .I3(tmp_12_reg_5380),
        .I4(ram_reg_0[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_21_reg_5621[2]_i_1 
       (.I0(col_buf_0_val_4_0_fu_1902_p3[2]),
        .I1(\src_kernel_win_0_va_21_reg_5621_reg[7] ),
        .I2(mux_2_0__2[2]),
        .I3(tmp_12_reg_5380),
        .I4(ram_reg_0[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_21_reg_5621[3]_i_1 
       (.I0(col_buf_0_val_4_0_fu_1902_p3[3]),
        .I1(\src_kernel_win_0_va_21_reg_5621_reg[7] ),
        .I2(mux_2_0__2[3]),
        .I3(tmp_12_reg_5380),
        .I4(ram_reg_0[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_21_reg_5621[4]_i_1 
       (.I0(col_buf_0_val_4_0_fu_1902_p3[4]),
        .I1(\src_kernel_win_0_va_21_reg_5621_reg[7] ),
        .I2(mux_2_0__2[4]),
        .I3(tmp_12_reg_5380),
        .I4(ram_reg_0[4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_21_reg_5621[5]_i_1 
       (.I0(col_buf_0_val_4_0_fu_1902_p3[5]),
        .I1(\src_kernel_win_0_va_21_reg_5621_reg[7] ),
        .I2(mux_2_0__2[5]),
        .I3(tmp_12_reg_5380),
        .I4(ram_reg_0[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_21_reg_5621[6]_i_1 
       (.I0(col_buf_0_val_4_0_fu_1902_p3[6]),
        .I1(\src_kernel_win_0_va_21_reg_5621_reg[7] ),
        .I2(mux_2_0__2[6]),
        .I3(tmp_12_reg_5380),
        .I4(ram_reg_0[6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_21_reg_5621[7]_i_2 
       (.I0(col_buf_0_val_4_0_fu_1902_p3[7]),
        .I1(\src_kernel_win_0_va_21_reg_5621_reg[7] ),
        .I2(mux_2_0__2[7]),
        .I3(tmp_12_reg_5380),
        .I4(ram_reg_0[7]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_87
   (ram_reg_0,
    D,
    ap_clk,
    WEA,
    k_buf_0_val_5_ce0,
    Q,
    ram_reg_1,
    DIADI,
    \right_border_buf_0_s_fu_506_reg[7] ,
    \right_border_buf_0_s_fu_506_reg[0] ,
    \right_border_buf_0_s_fu_506_reg[1] ,
    \right_border_buf_0_s_fu_506_reg[2] ,
    \right_border_buf_0_s_fu_506_reg[3] ,
    \right_border_buf_0_s_fu_506_reg[4] ,
    \right_border_buf_0_s_fu_506_reg[5] ,
    \right_border_buf_0_s_fu_506_reg[6] ,
    \right_border_buf_0_s_fu_506_reg[7]_0 );
  output [7:0]ram_reg_0;
  output [7:0]D;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_5_ce0;
  input [10:0]Q;
  input [10:0]ram_reg_1;
  input [7:0]DIADI;
  input \right_border_buf_0_s_fu_506_reg[7] ;
  input \right_border_buf_0_s_fu_506_reg[0] ;
  input \right_border_buf_0_s_fu_506_reg[1] ;
  input \right_border_buf_0_s_fu_506_reg[2] ;
  input \right_border_buf_0_s_fu_506_reg[3] ;
  input \right_border_buf_0_s_fu_506_reg[4] ;
  input \right_border_buf_0_s_fu_506_reg[5] ;
  input \right_border_buf_0_s_fu_506_reg[6] ;
  input \right_border_buf_0_s_fu_506_reg[7]_0 ;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire k_buf_0_val_5_ce0;
  wire [7:0]ram_reg_0;
  wire [10:0]ram_reg_1;
  wire \right_border_buf_0_s_fu_506_reg[0] ;
  wire \right_border_buf_0_s_fu_506_reg[1] ;
  wire \right_border_buf_0_s_fu_506_reg[2] ;
  wire \right_border_buf_0_s_fu_506_reg[3] ;
  wire \right_border_buf_0_s_fu_506_reg[4] ;
  wire \right_border_buf_0_s_fu_506_reg[5] ;
  wire \right_border_buf_0_s_fu_506_reg[6] ;
  wire \right_border_buf_0_s_fu_506_reg[7] ;
  wire \right_border_buf_0_s_fu_506_reg[7]_0 ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_5_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_s_fu_506[0]_i_1 
       (.I0(ram_reg_0[0]),
        .I1(\right_border_buf_0_s_fu_506_reg[7] ),
        .I2(\right_border_buf_0_s_fu_506_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_s_fu_506[1]_i_1 
       (.I0(ram_reg_0[1]),
        .I1(\right_border_buf_0_s_fu_506_reg[7] ),
        .I2(\right_border_buf_0_s_fu_506_reg[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_s_fu_506[2]_i_1 
       (.I0(ram_reg_0[2]),
        .I1(\right_border_buf_0_s_fu_506_reg[7] ),
        .I2(\right_border_buf_0_s_fu_506_reg[2] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_s_fu_506[3]_i_1 
       (.I0(ram_reg_0[3]),
        .I1(\right_border_buf_0_s_fu_506_reg[7] ),
        .I2(\right_border_buf_0_s_fu_506_reg[3] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_s_fu_506[4]_i_1 
       (.I0(ram_reg_0[4]),
        .I1(\right_border_buf_0_s_fu_506_reg[7] ),
        .I2(\right_border_buf_0_s_fu_506_reg[4] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_s_fu_506[5]_i_1 
       (.I0(ram_reg_0[5]),
        .I1(\right_border_buf_0_s_fu_506_reg[7] ),
        .I2(\right_border_buf_0_s_fu_506_reg[5] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_s_fu_506[6]_i_1 
       (.I0(ram_reg_0[6]),
        .I1(\right_border_buf_0_s_fu_506_reg[7] ),
        .I2(\right_border_buf_0_s_fu_506_reg[6] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_s_fu_506[7]_i_2 
       (.I0(ram_reg_0[7]),
        .I1(\right_border_buf_0_s_fu_506_reg[7] ),
        .I2(\right_border_buf_0_s_fu_506_reg[7]_0 ),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "GaussianBlur" *) 
module cv_ov5640_gaussian_0_0_GaussianBlur
   (DOBDO,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0] ,
    \mOutPtr_reg[0] ,
    \ap_CS_fsm_reg[1]_0 ,
    \mOutPtr_reg[0]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    \mOutPtr_reg[0]_1 ,
    \ap_CS_fsm_reg[1]_2 ,
    \mOutPtr_reg[0]_2 ,
    shiftReg_ce,
    \mOutPtr_reg[0]_3 ,
    shiftReg_ce_0,
    \mOutPtr_reg[0]_4 ,
    shiftReg_ce_1,
    Q,
    \ap_CS_fsm_reg[1]_3 ,
    internal_empty_n_reg,
    GaussianBlur_U0_p_src_cols_V_read,
    \p_Val2_12_reg_6077_reg[7] ,
    \p_Val2_13_reg_6082_reg[7] ,
    \p_Val2_14_reg_6087_reg[7] ,
    ap_clk,
    DIADI,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    ap_rst_n_inv,
    ap_rst_n,
    src_data_stream_1_V_empty_n,
    src_data_stream_0_V_empty_n,
    src_data_stream_2_V_empty_n,
    dst_data_stream_0_V_full_n,
    dst_data_stream_2_V_full_n,
    dst_data_stream_1_V_full_n,
    shiftReg_ce_2,
    \mOutPtr_reg[0]_5 ,
    \mOutPtr_reg[0]_6 ,
    \mOutPtr_reg[0]_7 ,
    AXI_video_strm_V_data_V_1_sel_wr036_out,
    \mOutPtr_reg[0]_8 ,
    \mOutPtr_reg[0]_9 ,
    \mOutPtr_reg[0]_10 ,
    src_cols_V_c14_empty_n,
    GaussianBlur_U0_ap_start,
    src_rows_V_c13_empty_n,
    internal_empty_n_reg_0,
    D,
    \p_src_cols_V_read_reg_163_reg[31]_0 );
  output [7:0]DOBDO;
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  output [7:0]ram_reg_2;
  output [7:0]ram_reg_3;
  output [7:0]ram_reg_4;
  output [7:0]ram_reg_5;
  output [7:0]ram_reg_6;
  output [7:0]ram_reg_7;
  output [7:0]ram_reg_8;
  output [7:0]ram_reg_9;
  output \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0] ;
  output \mOutPtr_reg[0] ;
  output \ap_CS_fsm_reg[1]_0 ;
  output \mOutPtr_reg[0]_0 ;
  output \ap_CS_fsm_reg[1]_1 ;
  output \mOutPtr_reg[0]_1 ;
  output \ap_CS_fsm_reg[1]_2 ;
  output \mOutPtr_reg[0]_2 ;
  output shiftReg_ce;
  output \mOutPtr_reg[0]_3 ;
  output shiftReg_ce_0;
  output \mOutPtr_reg[0]_4 ;
  output shiftReg_ce_1;
  output [0:0]Q;
  output \ap_CS_fsm_reg[1]_3 ;
  output internal_empty_n_reg;
  output GaussianBlur_U0_p_src_cols_V_read;
  output [7:0]\p_Val2_12_reg_6077_reg[7] ;
  output [7:0]\p_Val2_13_reg_6082_reg[7] ;
  output [7:0]\p_Val2_14_reg_6087_reg[7] ;
  input ap_clk;
  input [7:0]DIADI;
  input [7:0]ram_reg_10;
  input [7:0]ram_reg_11;
  input [7:0]ram_reg_12;
  input [7:0]ram_reg_13;
  input [7:0]ram_reg_14;
  input [7:0]ram_reg_15;
  input [7:0]ram_reg_16;
  input [7:0]ram_reg_17;
  input [7:0]ram_reg_18;
  input [7:0]ram_reg_19;
  input [7:0]ram_reg_20;
  input [7:0]ram_reg_21;
  input [7:0]ram_reg_22;
  input [7:0]ram_reg_23;
  input ap_rst_n_inv;
  input ap_rst_n;
  input src_data_stream_1_V_empty_n;
  input src_data_stream_0_V_empty_n;
  input src_data_stream_2_V_empty_n;
  input dst_data_stream_0_V_full_n;
  input dst_data_stream_2_V_full_n;
  input dst_data_stream_1_V_full_n;
  input shiftReg_ce_2;
  input \mOutPtr_reg[0]_5 ;
  input \mOutPtr_reg[0]_6 ;
  input \mOutPtr_reg[0]_7 ;
  input AXI_video_strm_V_data_V_1_sel_wr036_out;
  input \mOutPtr_reg[0]_8 ;
  input \mOutPtr_reg[0]_9 ;
  input \mOutPtr_reg[0]_10 ;
  input src_cols_V_c14_empty_n;
  input GaussianBlur_U0_ap_start;
  input src_rows_V_c13_empty_n;
  input internal_empty_n_reg_0;
  input [31:0]D;
  input [31:0]\p_src_cols_V_read_reg_163_reg[31]_0 ;

  wire AXI_video_strm_V_data_V_1_sel_wr036_out;
  wire [31:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire GaussianBlur_U0_ap_start;
  wire GaussianBlur_U0_p_src_cols_V_read;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire \ap_CS_fsm_reg[1]_3 ;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dst_data_stream_0_V_full_n;
  wire dst_data_stream_1_V_full_n;
  wire dst_data_stream_2_V_full_n;
  wire grp_Filter2D_fu_138_ap_start_reg;
  wire grp_Filter2D_fu_138_n_113;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_10 ;
  wire \mOutPtr_reg[0]_2 ;
  wire \mOutPtr_reg[0]_3 ;
  wire \mOutPtr_reg[0]_4 ;
  wire \mOutPtr_reg[0]_5 ;
  wire \mOutPtr_reg[0]_6 ;
  wire \mOutPtr_reg[0]_7 ;
  wire \mOutPtr_reg[0]_8 ;
  wire \mOutPtr_reg[0]_9 ;
  wire \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0] ;
  wire [7:0]\p_Val2_12_reg_6077_reg[7] ;
  wire [7:0]\p_Val2_13_reg_6082_reg[7] ;
  wire [7:0]\p_Val2_14_reg_6087_reg[7] ;
  wire [31:0]p_src_cols_V_read_reg_163;
  wire [31:0]\p_src_cols_V_read_reg_163_reg[31]_0 ;
  wire [31:0]p_src_rows_V_read_reg_158;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_10;
  wire [7:0]ram_reg_11;
  wire [7:0]ram_reg_12;
  wire [7:0]ram_reg_13;
  wire [7:0]ram_reg_14;
  wire [7:0]ram_reg_15;
  wire [7:0]ram_reg_16;
  wire [7:0]ram_reg_17;
  wire [7:0]ram_reg_18;
  wire [7:0]ram_reg_19;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_20;
  wire [7:0]ram_reg_21;
  wire [7:0]ram_reg_22;
  wire [7:0]ram_reg_23;
  wire [7:0]ram_reg_3;
  wire [7:0]ram_reg_4;
  wire [7:0]ram_reg_5;
  wire [7:0]ram_reg_6;
  wire [7:0]ram_reg_7;
  wire [7:0]ram_reg_8;
  wire [7:0]ram_reg_9;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire shiftReg_ce_2;
  wire src_cols_V_c14_empty_n;
  wire src_data_stream_0_V_empty_n;
  wire src_data_stream_1_V_empty_n;
  wire src_data_stream_2_V_empty_n;
  wire src_rows_V_c13_empty_n;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  cv_ov5640_gaussian_0_0_Filter2D grp_Filter2D_fu_138
       (.AXI_video_strm_V_data_V_1_sel_wr036_out(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .D(ap_NS_fsm),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .E(GaussianBlur_U0_p_src_cols_V_read),
        .GaussianBlur_U0_ap_start(GaussianBlur_U0_ap_start),
        .Q(p_src_cols_V_read_reg_163),
        .\SRL_SIG_reg[1][0] ({ap_CS_fsm_state2,Q}),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm_reg[1]_1 ),
        .\ap_CS_fsm_reg[1]_2 (\ap_CS_fsm_reg[1]_2 ),
        .\ap_CS_fsm_reg[1]_3 (\ap_CS_fsm_reg[1]_3 ),
        .\ap_CS_fsm_reg[2]_0 (grp_Filter2D_fu_138_n_113),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dst_data_stream_0_V_full_n(dst_data_stream_0_V_full_n),
        .dst_data_stream_1_V_full_n(dst_data_stream_1_V_full_n),
        .dst_data_stream_2_V_full_n(dst_data_stream_2_V_full_n),
        .grp_Filter2D_fu_138_ap_start_reg(grp_Filter2D_fu_138_ap_start_reg),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_empty_n_reg_0(internal_empty_n_reg_0),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_1 ),
        .\mOutPtr_reg[0]_10 (\mOutPtr_reg[0]_10 ),
        .\mOutPtr_reg[0]_2 (\mOutPtr_reg[0]_2 ),
        .\mOutPtr_reg[0]_3 (\mOutPtr_reg[0]_3 ),
        .\mOutPtr_reg[0]_4 (\mOutPtr_reg[0]_4 ),
        .\mOutPtr_reg[0]_5 (\mOutPtr_reg[0]_5 ),
        .\mOutPtr_reg[0]_6 (\mOutPtr_reg[0]_6 ),
        .\mOutPtr_reg[0]_7 (\mOutPtr_reg[0]_7 ),
        .\mOutPtr_reg[0]_8 (\mOutPtr_reg[0]_8 ),
        .\mOutPtr_reg[0]_9 (\mOutPtr_reg[0]_9 ),
        .\or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0]_0 (\or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0] ),
        .\p_Val2_12_reg_6077_reg[7]_0 (\p_Val2_12_reg_6077_reg[7] ),
        .\p_Val2_13_reg_6082_reg[7]_0 (\p_Val2_13_reg_6082_reg[7] ),
        .\p_Val2_14_reg_6087_reg[7]_0 (\p_Val2_14_reg_6087_reg[7] ),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_10(ram_reg_10),
        .ram_reg_11(ram_reg_11),
        .ram_reg_12(ram_reg_12),
        .ram_reg_13(ram_reg_13),
        .ram_reg_14(ram_reg_14),
        .ram_reg_15(ram_reg_15),
        .ram_reg_16(ram_reg_16),
        .ram_reg_17(ram_reg_17),
        .ram_reg_18(ram_reg_18),
        .ram_reg_19(ram_reg_19),
        .ram_reg_2(ram_reg_2),
        .ram_reg_20(ram_reg_20),
        .ram_reg_21(ram_reg_21),
        .ram_reg_22(ram_reg_22),
        .ram_reg_23(ram_reg_23),
        .ram_reg_3(ram_reg_3),
        .ram_reg_4(ram_reg_4),
        .ram_reg_5(ram_reg_5),
        .ram_reg_6(ram_reg_6),
        .ram_reg_7(ram_reg_7),
        .ram_reg_8(ram_reg_8),
        .ram_reg_9(ram_reg_9),
        .shiftReg_ce(shiftReg_ce),
        .shiftReg_ce_0(shiftReg_ce_0),
        .shiftReg_ce_1(shiftReg_ce_1),
        .shiftReg_ce_2(shiftReg_ce_2),
        .src_cols_V_c14_empty_n(src_cols_V_c14_empty_n),
        .src_data_stream_0_V_empty_n(src_data_stream_0_V_empty_n),
        .src_data_stream_1_V_empty_n(src_data_stream_1_V_empty_n),
        .src_data_stream_2_V_empty_n(src_data_stream_2_V_empty_n),
        .src_rows_V_c13_empty_n(src_rows_V_c13_empty_n),
        .\tmp_1_reg_5317_reg[31]_0 (p_src_rows_V_read_reg_158));
  FDRE #(
    .INIT(1'b0)) 
    grp_Filter2D_fu_138_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Filter2D_fu_138_n_113),
        .Q(grp_Filter2D_fu_138_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \p_src_cols_V_read_reg_163_reg[0] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_163_reg[31]_0 [0]),
        .Q(p_src_cols_V_read_reg_163[0]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[10] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_163_reg[31]_0 [10]),
        .Q(p_src_cols_V_read_reg_163[10]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[11] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_163_reg[31]_0 [11]),
        .Q(p_src_cols_V_read_reg_163[11]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[12] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_163_reg[31]_0 [12]),
        .Q(p_src_cols_V_read_reg_163[12]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[13] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_163_reg[31]_0 [13]),
        .Q(p_src_cols_V_read_reg_163[13]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[14] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_163_reg[31]_0 [14]),
        .Q(p_src_cols_V_read_reg_163[14]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[15] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_163_reg[31]_0 [15]),
        .Q(p_src_cols_V_read_reg_163[15]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[16] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_163_reg[31]_0 [16]),
        .Q(p_src_cols_V_read_reg_163[16]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[17] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_163_reg[31]_0 [17]),
        .Q(p_src_cols_V_read_reg_163[17]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[18] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_163_reg[31]_0 [18]),
        .Q(p_src_cols_V_read_reg_163[18]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[19] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_163_reg[31]_0 [19]),
        .Q(p_src_cols_V_read_reg_163[19]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[1] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_163_reg[31]_0 [1]),
        .Q(p_src_cols_V_read_reg_163[1]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[20] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_163_reg[31]_0 [20]),
        .Q(p_src_cols_V_read_reg_163[20]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[21] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_163_reg[31]_0 [21]),
        .Q(p_src_cols_V_read_reg_163[21]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[22] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_163_reg[31]_0 [22]),
        .Q(p_src_cols_V_read_reg_163[22]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[23] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_163_reg[31]_0 [23]),
        .Q(p_src_cols_V_read_reg_163[23]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[24] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_163_reg[31]_0 [24]),
        .Q(p_src_cols_V_read_reg_163[24]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[25] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_163_reg[31]_0 [25]),
        .Q(p_src_cols_V_read_reg_163[25]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[26] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_163_reg[31]_0 [26]),
        .Q(p_src_cols_V_read_reg_163[26]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[27] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_163_reg[31]_0 [27]),
        .Q(p_src_cols_V_read_reg_163[27]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[28] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_163_reg[31]_0 [28]),
        .Q(p_src_cols_V_read_reg_163[28]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[29] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_163_reg[31]_0 [29]),
        .Q(p_src_cols_V_read_reg_163[29]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[2] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_163_reg[31]_0 [2]),
        .Q(p_src_cols_V_read_reg_163[2]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[30] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_163_reg[31]_0 [30]),
        .Q(p_src_cols_V_read_reg_163[30]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[31] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_163_reg[31]_0 [31]),
        .Q(p_src_cols_V_read_reg_163[31]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[3] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_163_reg[31]_0 [3]),
        .Q(p_src_cols_V_read_reg_163[3]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[4] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_163_reg[31]_0 [4]),
        .Q(p_src_cols_V_read_reg_163[4]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[5] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_163_reg[31]_0 [5]),
        .Q(p_src_cols_V_read_reg_163[5]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[6] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_163_reg[31]_0 [6]),
        .Q(p_src_cols_V_read_reg_163[6]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[7] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_163_reg[31]_0 [7]),
        .Q(p_src_cols_V_read_reg_163[7]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[8] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_163_reg[31]_0 [8]),
        .Q(p_src_cols_V_read_reg_163[8]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[9] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_163_reg[31]_0 [9]),
        .Q(p_src_cols_V_read_reg_163[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \p_src_rows_V_read_reg_158[31]_i_1 
       (.I0(Q),
        .I1(src_cols_V_c14_empty_n),
        .I2(GaussianBlur_U0_ap_start),
        .I3(src_rows_V_c13_empty_n),
        .O(GaussianBlur_U0_p_src_cols_V_read));
  FDRE \p_src_rows_V_read_reg_158_reg[0] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[0]),
        .Q(p_src_rows_V_read_reg_158[0]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[10] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[10]),
        .Q(p_src_rows_V_read_reg_158[10]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[11] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[11]),
        .Q(p_src_rows_V_read_reg_158[11]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[12] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[12]),
        .Q(p_src_rows_V_read_reg_158[12]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[13] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[13]),
        .Q(p_src_rows_V_read_reg_158[13]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[14] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[14]),
        .Q(p_src_rows_V_read_reg_158[14]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[15] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[15]),
        .Q(p_src_rows_V_read_reg_158[15]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[16] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[16]),
        .Q(p_src_rows_V_read_reg_158[16]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[17] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[17]),
        .Q(p_src_rows_V_read_reg_158[17]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[18] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[18]),
        .Q(p_src_rows_V_read_reg_158[18]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[19] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[19]),
        .Q(p_src_rows_V_read_reg_158[19]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[1] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[1]),
        .Q(p_src_rows_V_read_reg_158[1]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[20] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[20]),
        .Q(p_src_rows_V_read_reg_158[20]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[21] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[21]),
        .Q(p_src_rows_V_read_reg_158[21]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[22] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[22]),
        .Q(p_src_rows_V_read_reg_158[22]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[23] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[23]),
        .Q(p_src_rows_V_read_reg_158[23]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[24] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[24]),
        .Q(p_src_rows_V_read_reg_158[24]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[25] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[25]),
        .Q(p_src_rows_V_read_reg_158[25]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[26] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[26]),
        .Q(p_src_rows_V_read_reg_158[26]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[27] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[27]),
        .Q(p_src_rows_V_read_reg_158[27]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[28] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[28]),
        .Q(p_src_rows_V_read_reg_158[28]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[29] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[29]),
        .Q(p_src_rows_V_read_reg_158[29]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[2] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[2]),
        .Q(p_src_rows_V_read_reg_158[2]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[30] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[30]),
        .Q(p_src_rows_V_read_reg_158[30]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[31] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[31]),
        .Q(p_src_rows_V_read_reg_158[31]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[3] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[3]),
        .Q(p_src_rows_V_read_reg_158[3]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[4] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[4]),
        .Q(p_src_rows_V_read_reg_158[4]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[5] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[5]),
        .Q(p_src_rows_V_read_reg_158[5]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[6] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[6]),
        .Q(p_src_rows_V_read_reg_158[6]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[7] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[7]),
        .Q(p_src_rows_V_read_reg_158[7]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[8] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[8]),
        .Q(p_src_rows_V_read_reg_158[8]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[9] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[9]),
        .Q(p_src_rows_V_read_reg_158[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Mat2AXIvideo" *) 
module cv_ov5640_gaussian_0_0_Mat2AXIvideo
   (CO,
    out_r_TVALID,
    \AXI_video_strm_V_last_V_1_state_reg[1]_0 ,
    Mat2AXIvideo_U0_img_cols_V_read,
    Mat2AXIvideo_U0_ap_ready,
    Q,
    AXI_video_strm_V_data_V_1_sel_wr036_out,
    out_r_TUSER,
    out_r_TLAST,
    out_r_TDATA,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    dst_cols_V_c_empty_n,
    Mat2AXIvideo_U0_ap_start,
    dst_rows_V_c_empty_n,
    out_r_TREADY,
    dst_data_stream_2_V_empty_n,
    dst_data_stream_1_V_empty_n,
    dst_data_stream_0_V_empty_n,
    out,
    \rows_V_reg_304_reg[31]_0 ,
    D);
  output [0:0]CO;
  output out_r_TVALID;
  output \AXI_video_strm_V_last_V_1_state_reg[1]_0 ;
  output Mat2AXIvideo_U0_img_cols_V_read;
  output Mat2AXIvideo_U0_ap_ready;
  output [0:0]Q;
  output AXI_video_strm_V_data_V_1_sel_wr036_out;
  output [0:0]out_r_TUSER;
  output [0:0]out_r_TLAST;
  output [23:0]out_r_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input dst_cols_V_c_empty_n;
  input Mat2AXIvideo_U0_ap_start;
  input dst_rows_V_c_empty_n;
  input out_r_TREADY;
  input dst_data_stream_2_V_empty_n;
  input dst_data_stream_1_V_empty_n;
  input dst_data_stream_0_V_empty_n;
  input [31:0]out;
  input [31:0]\rows_V_reg_304_reg[31]_0 ;
  input [23:0]D;

  wire AXI_video_strm_V_data_V_1_ack_in;
  wire AXI_video_strm_V_data_V_1_load_A;
  wire AXI_video_strm_V_data_V_1_load_B;
  wire [23:0]AXI_video_strm_V_data_V_1_payload_A;
  wire [23:0]AXI_video_strm_V_data_V_1_payload_B;
  wire AXI_video_strm_V_data_V_1_sel;
  wire AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_data_V_1_sel_wr;
  wire AXI_video_strm_V_data_V_1_sel_wr036_out;
  wire AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_data_V_1_state;
  wire \AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_dest_V_1_state[1]_i_1_n_0 ;
  wire \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ;
  wire \AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_id_V_1_state[1]_i_1_n_0 ;
  wire \AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ;
  wire \AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_keep_V_1_state[1]_i_1_n_0 ;
  wire \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ;
  wire AXI_video_strm_V_last_V_1_ack_in;
  wire AXI_video_strm_V_last_V_1_payload_A;
  wire \AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_1_payload_B;
  wire \AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_1_sel;
  wire AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_last_V_1_sel_wr;
  wire AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_last_V_1_state;
  wire \AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_last_V_1_state_reg[1]_0 ;
  wire \AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_strb_V_1_state[1]_i_1_n_0 ;
  wire \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ;
  wire AXI_video_strm_V_user_V_1_ack_in;
  wire AXI_video_strm_V_user_V_1_payload_A;
  wire \AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_1_payload_B;
  wire \AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_1_sel;
  wire AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_user_V_1_sel_wr;
  wire AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_user_V_1_state;
  wire \AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ;
  wire [0:0]CO;
  wire [23:0]D;
  wire Mat2AXIvideo_U0_ap_ready;
  wire Mat2AXIvideo_U0_ap_start;
  wire Mat2AXIvideo_U0_img_cols_V_read;
  wire [0:0]Q;
  wire \ap_CS_fsm[1]_i_3_n_0 ;
  wire \ap_CS_fsm[2]_i_3_n_0 ;
  wire \ap_CS_fsm[3]_i_1__1_n_0 ;
  wire \ap_CS_fsm[3]_i_2_n_0 ;
  wire \ap_CS_fsm[3]_i_3_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_V_fu_272_p2;
  wire axi_last_V_fu_272_p2_carry__0_i_1_n_0;
  wire axi_last_V_fu_272_p2_carry__0_i_2_n_0;
  wire axi_last_V_fu_272_p2_carry__0_i_3_n_0;
  wire axi_last_V_fu_272_p2_carry__0_i_4_n_0;
  wire axi_last_V_fu_272_p2_carry__0_n_0;
  wire axi_last_V_fu_272_p2_carry__0_n_1;
  wire axi_last_V_fu_272_p2_carry__0_n_2;
  wire axi_last_V_fu_272_p2_carry__0_n_3;
  wire axi_last_V_fu_272_p2_carry__1_i_1_n_0;
  wire axi_last_V_fu_272_p2_carry__1_i_2_n_0;
  wire axi_last_V_fu_272_p2_carry__1_i_3_n_0;
  wire axi_last_V_fu_272_p2_carry__1_n_2;
  wire axi_last_V_fu_272_p2_carry__1_n_3;
  wire axi_last_V_fu_272_p2_carry_i_1_n_0;
  wire axi_last_V_fu_272_p2_carry_i_2_n_0;
  wire axi_last_V_fu_272_p2_carry_i_3_n_0;
  wire axi_last_V_fu_272_p2_carry_i_4_n_0;
  wire axi_last_V_fu_272_p2_carry_n_0;
  wire axi_last_V_fu_272_p2_carry_n_1;
  wire axi_last_V_fu_272_p2_carry_n_2;
  wire axi_last_V_fu_272_p2_carry_n_3;
  wire axi_last_V_reg_337;
  wire \axi_last_V_reg_337[0]_i_1_n_0 ;
  wire [31:0]cols_V_reg_309;
  wire dst_cols_V_c_empty_n;
  wire dst_data_stream_0_V_empty_n;
  wire dst_data_stream_1_V_empty_n;
  wire dst_data_stream_2_V_empty_n;
  wire dst_rows_V_c_empty_n;
  wire \exitcond4_i_fu_246_p2_inferred__0/i__carry__0_n_0 ;
  wire \exitcond4_i_fu_246_p2_inferred__0/i__carry__0_n_1 ;
  wire \exitcond4_i_fu_246_p2_inferred__0/i__carry__0_n_2 ;
  wire \exitcond4_i_fu_246_p2_inferred__0/i__carry__0_n_3 ;
  wire \exitcond4_i_fu_246_p2_inferred__0/i__carry__1_n_2 ;
  wire \exitcond4_i_fu_246_p2_inferred__0/i__carry__1_n_3 ;
  wire \exitcond4_i_fu_246_p2_inferred__0/i__carry_n_0 ;
  wire \exitcond4_i_fu_246_p2_inferred__0/i__carry_n_1 ;
  wire \exitcond4_i_fu_246_p2_inferred__0/i__carry_n_2 ;
  wire \exitcond4_i_fu_246_p2_inferred__0/i__carry_n_3 ;
  wire exitcond_i_fu_257_p2_carry__0_i_1_n_0;
  wire exitcond_i_fu_257_p2_carry__0_i_2_n_0;
  wire exitcond_i_fu_257_p2_carry__0_i_3_n_0;
  wire exitcond_i_fu_257_p2_carry__0_i_4_n_0;
  wire exitcond_i_fu_257_p2_carry__0_n_0;
  wire exitcond_i_fu_257_p2_carry__0_n_1;
  wire exitcond_i_fu_257_p2_carry__0_n_2;
  wire exitcond_i_fu_257_p2_carry__0_n_3;
  wire exitcond_i_fu_257_p2_carry__1_i_1_n_0;
  wire exitcond_i_fu_257_p2_carry__1_i_2_n_0;
  wire exitcond_i_fu_257_p2_carry__1_i_3_n_0;
  wire exitcond_i_fu_257_p2_carry__1_n_2;
  wire exitcond_i_fu_257_p2_carry__1_n_3;
  wire exitcond_i_fu_257_p2_carry_i_1_n_0;
  wire exitcond_i_fu_257_p2_carry_i_2_n_0;
  wire exitcond_i_fu_257_p2_carry_i_3_n_0;
  wire exitcond_i_fu_257_p2_carry_i_4_n_0;
  wire exitcond_i_fu_257_p2_carry_n_0;
  wire exitcond_i_fu_257_p2_carry_n_1;
  wire exitcond_i_fu_257_p2_carry_n_2;
  wire exitcond_i_fu_257_p2_carry_n_3;
  wire \exitcond_i_reg_328[0]_i_1_n_0 ;
  wire exitcond_i_reg_328_pp0_iter1_reg;
  wire \exitcond_i_reg_328_pp0_iter1_reg[0]_i_1_n_0 ;
  wire \exitcond_i_reg_328_reg_n_0_[0] ;
  wire [31:0]i_V_fu_251_p2;
  wire i_V_fu_251_p2_carry__0_n_0;
  wire i_V_fu_251_p2_carry__0_n_1;
  wire i_V_fu_251_p2_carry__0_n_2;
  wire i_V_fu_251_p2_carry__0_n_3;
  wire i_V_fu_251_p2_carry__1_n_0;
  wire i_V_fu_251_p2_carry__1_n_1;
  wire i_V_fu_251_p2_carry__1_n_2;
  wire i_V_fu_251_p2_carry__1_n_3;
  wire i_V_fu_251_p2_carry__2_n_0;
  wire i_V_fu_251_p2_carry__2_n_1;
  wire i_V_fu_251_p2_carry__2_n_2;
  wire i_V_fu_251_p2_carry__2_n_3;
  wire i_V_fu_251_p2_carry__3_n_0;
  wire i_V_fu_251_p2_carry__3_n_1;
  wire i_V_fu_251_p2_carry__3_n_2;
  wire i_V_fu_251_p2_carry__3_n_3;
  wire i_V_fu_251_p2_carry__4_n_0;
  wire i_V_fu_251_p2_carry__4_n_1;
  wire i_V_fu_251_p2_carry__4_n_2;
  wire i_V_fu_251_p2_carry__4_n_3;
  wire i_V_fu_251_p2_carry__5_n_0;
  wire i_V_fu_251_p2_carry__5_n_1;
  wire i_V_fu_251_p2_carry__5_n_2;
  wire i_V_fu_251_p2_carry__5_n_3;
  wire i_V_fu_251_p2_carry__6_n_2;
  wire i_V_fu_251_p2_carry__6_n_3;
  wire i_V_fu_251_p2_carry_n_0;
  wire i_V_fu_251_p2_carry_n_1;
  wire i_V_fu_251_p2_carry_n_2;
  wire i_V_fu_251_p2_carry_n_3;
  wire [31:0]i_V_reg_323;
  wire i_V_reg_3230;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_2__0_n_0;
  wire i__carry__0_i_3__0_n_0;
  wire i__carry__0_i_4__0_n_0;
  wire i__carry__1_i_1__0_n_0;
  wire i__carry__1_i_2__0_n_0;
  wire i__carry__1_i_3__0_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_4__0_n_0;
  wire [31:0]out;
  wire [23:0]out_r_TDATA;
  wire [0:0]out_r_TLAST;
  wire out_r_TREADY;
  wire [0:0]out_r_TUSER;
  wire out_r_TVALID;
  wire [32:0]r_V_fu_235_p2;
  wire [32:0]r_V_reg_314;
  wire \r_V_reg_314[12]_i_2_n_0 ;
  wire \r_V_reg_314[12]_i_3_n_0 ;
  wire \r_V_reg_314[12]_i_4_n_0 ;
  wire \r_V_reg_314[12]_i_5_n_0 ;
  wire \r_V_reg_314[16]_i_2_n_0 ;
  wire \r_V_reg_314[16]_i_3_n_0 ;
  wire \r_V_reg_314[16]_i_4_n_0 ;
  wire \r_V_reg_314[16]_i_5_n_0 ;
  wire \r_V_reg_314[20]_i_2_n_0 ;
  wire \r_V_reg_314[20]_i_3_n_0 ;
  wire \r_V_reg_314[20]_i_4_n_0 ;
  wire \r_V_reg_314[20]_i_5_n_0 ;
  wire \r_V_reg_314[24]_i_2_n_0 ;
  wire \r_V_reg_314[24]_i_3_n_0 ;
  wire \r_V_reg_314[24]_i_4_n_0 ;
  wire \r_V_reg_314[24]_i_5_n_0 ;
  wire \r_V_reg_314[28]_i_2_n_0 ;
  wire \r_V_reg_314[28]_i_3_n_0 ;
  wire \r_V_reg_314[28]_i_4_n_0 ;
  wire \r_V_reg_314[28]_i_5_n_0 ;
  wire \r_V_reg_314[32]_i_2_n_0 ;
  wire \r_V_reg_314[32]_i_3_n_0 ;
  wire \r_V_reg_314[32]_i_4_n_0 ;
  wire \r_V_reg_314[4]_i_2_n_0 ;
  wire \r_V_reg_314[4]_i_3_n_0 ;
  wire \r_V_reg_314[4]_i_4_n_0 ;
  wire \r_V_reg_314[4]_i_5_n_0 ;
  wire \r_V_reg_314[8]_i_2_n_0 ;
  wire \r_V_reg_314[8]_i_3_n_0 ;
  wire \r_V_reg_314[8]_i_4_n_0 ;
  wire \r_V_reg_314[8]_i_5_n_0 ;
  wire \r_V_reg_314_reg[12]_i_1_n_0 ;
  wire \r_V_reg_314_reg[12]_i_1_n_1 ;
  wire \r_V_reg_314_reg[12]_i_1_n_2 ;
  wire \r_V_reg_314_reg[12]_i_1_n_3 ;
  wire \r_V_reg_314_reg[16]_i_1_n_0 ;
  wire \r_V_reg_314_reg[16]_i_1_n_1 ;
  wire \r_V_reg_314_reg[16]_i_1_n_2 ;
  wire \r_V_reg_314_reg[16]_i_1_n_3 ;
  wire \r_V_reg_314_reg[20]_i_1_n_0 ;
  wire \r_V_reg_314_reg[20]_i_1_n_1 ;
  wire \r_V_reg_314_reg[20]_i_1_n_2 ;
  wire \r_V_reg_314_reg[20]_i_1_n_3 ;
  wire \r_V_reg_314_reg[24]_i_1_n_0 ;
  wire \r_V_reg_314_reg[24]_i_1_n_1 ;
  wire \r_V_reg_314_reg[24]_i_1_n_2 ;
  wire \r_V_reg_314_reg[24]_i_1_n_3 ;
  wire \r_V_reg_314_reg[28]_i_1_n_0 ;
  wire \r_V_reg_314_reg[28]_i_1_n_1 ;
  wire \r_V_reg_314_reg[28]_i_1_n_2 ;
  wire \r_V_reg_314_reg[28]_i_1_n_3 ;
  wire \r_V_reg_314_reg[32]_i_1_n_1 ;
  wire \r_V_reg_314_reg[32]_i_1_n_2 ;
  wire \r_V_reg_314_reg[32]_i_1_n_3 ;
  wire \r_V_reg_314_reg[4]_i_1_n_0 ;
  wire \r_V_reg_314_reg[4]_i_1_n_1 ;
  wire \r_V_reg_314_reg[4]_i_1_n_2 ;
  wire \r_V_reg_314_reg[4]_i_1_n_3 ;
  wire \r_V_reg_314_reg[8]_i_1_n_0 ;
  wire \r_V_reg_314_reg[8]_i_1_n_1 ;
  wire \r_V_reg_314_reg[8]_i_1_n_2 ;
  wire \r_V_reg_314_reg[8]_i_1_n_3 ;
  wire [31:0]rows_V_reg_304;
  wire [31:0]\rows_V_reg_304_reg[31]_0 ;
  wire t_V_1_reg_220;
  wire t_V_1_reg_2200;
  wire \t_V_1_reg_220[0]_i_4_n_0 ;
  wire [31:0]t_V_1_reg_220_reg;
  wire \t_V_1_reg_220_reg[0]_i_3_n_0 ;
  wire \t_V_1_reg_220_reg[0]_i_3_n_1 ;
  wire \t_V_1_reg_220_reg[0]_i_3_n_2 ;
  wire \t_V_1_reg_220_reg[0]_i_3_n_3 ;
  wire \t_V_1_reg_220_reg[0]_i_3_n_4 ;
  wire \t_V_1_reg_220_reg[0]_i_3_n_5 ;
  wire \t_V_1_reg_220_reg[0]_i_3_n_6 ;
  wire \t_V_1_reg_220_reg[0]_i_3_n_7 ;
  wire \t_V_1_reg_220_reg[12]_i_1_n_0 ;
  wire \t_V_1_reg_220_reg[12]_i_1_n_1 ;
  wire \t_V_1_reg_220_reg[12]_i_1_n_2 ;
  wire \t_V_1_reg_220_reg[12]_i_1_n_3 ;
  wire \t_V_1_reg_220_reg[12]_i_1_n_4 ;
  wire \t_V_1_reg_220_reg[12]_i_1_n_5 ;
  wire \t_V_1_reg_220_reg[12]_i_1_n_6 ;
  wire \t_V_1_reg_220_reg[12]_i_1_n_7 ;
  wire \t_V_1_reg_220_reg[16]_i_1_n_0 ;
  wire \t_V_1_reg_220_reg[16]_i_1_n_1 ;
  wire \t_V_1_reg_220_reg[16]_i_1_n_2 ;
  wire \t_V_1_reg_220_reg[16]_i_1_n_3 ;
  wire \t_V_1_reg_220_reg[16]_i_1_n_4 ;
  wire \t_V_1_reg_220_reg[16]_i_1_n_5 ;
  wire \t_V_1_reg_220_reg[16]_i_1_n_6 ;
  wire \t_V_1_reg_220_reg[16]_i_1_n_7 ;
  wire \t_V_1_reg_220_reg[20]_i_1_n_0 ;
  wire \t_V_1_reg_220_reg[20]_i_1_n_1 ;
  wire \t_V_1_reg_220_reg[20]_i_1_n_2 ;
  wire \t_V_1_reg_220_reg[20]_i_1_n_3 ;
  wire \t_V_1_reg_220_reg[20]_i_1_n_4 ;
  wire \t_V_1_reg_220_reg[20]_i_1_n_5 ;
  wire \t_V_1_reg_220_reg[20]_i_1_n_6 ;
  wire \t_V_1_reg_220_reg[20]_i_1_n_7 ;
  wire \t_V_1_reg_220_reg[24]_i_1_n_0 ;
  wire \t_V_1_reg_220_reg[24]_i_1_n_1 ;
  wire \t_V_1_reg_220_reg[24]_i_1_n_2 ;
  wire \t_V_1_reg_220_reg[24]_i_1_n_3 ;
  wire \t_V_1_reg_220_reg[24]_i_1_n_4 ;
  wire \t_V_1_reg_220_reg[24]_i_1_n_5 ;
  wire \t_V_1_reg_220_reg[24]_i_1_n_6 ;
  wire \t_V_1_reg_220_reg[24]_i_1_n_7 ;
  wire \t_V_1_reg_220_reg[28]_i_1_n_1 ;
  wire \t_V_1_reg_220_reg[28]_i_1_n_2 ;
  wire \t_V_1_reg_220_reg[28]_i_1_n_3 ;
  wire \t_V_1_reg_220_reg[28]_i_1_n_4 ;
  wire \t_V_1_reg_220_reg[28]_i_1_n_5 ;
  wire \t_V_1_reg_220_reg[28]_i_1_n_6 ;
  wire \t_V_1_reg_220_reg[28]_i_1_n_7 ;
  wire \t_V_1_reg_220_reg[4]_i_1_n_0 ;
  wire \t_V_1_reg_220_reg[4]_i_1_n_1 ;
  wire \t_V_1_reg_220_reg[4]_i_1_n_2 ;
  wire \t_V_1_reg_220_reg[4]_i_1_n_3 ;
  wire \t_V_1_reg_220_reg[4]_i_1_n_4 ;
  wire \t_V_1_reg_220_reg[4]_i_1_n_5 ;
  wire \t_V_1_reg_220_reg[4]_i_1_n_6 ;
  wire \t_V_1_reg_220_reg[4]_i_1_n_7 ;
  wire \t_V_1_reg_220_reg[8]_i_1_n_0 ;
  wire \t_V_1_reg_220_reg[8]_i_1_n_1 ;
  wire \t_V_1_reg_220_reg[8]_i_1_n_2 ;
  wire \t_V_1_reg_220_reg[8]_i_1_n_3 ;
  wire \t_V_1_reg_220_reg[8]_i_1_n_4 ;
  wire \t_V_1_reg_220_reg[8]_i_1_n_5 ;
  wire \t_V_1_reg_220_reg[8]_i_1_n_6 ;
  wire \t_V_1_reg_220_reg[8]_i_1_n_7 ;
  wire t_V_reg_209;
  wire \t_V_reg_209_reg_n_0_[0] ;
  wire \t_V_reg_209_reg_n_0_[10] ;
  wire \t_V_reg_209_reg_n_0_[11] ;
  wire \t_V_reg_209_reg_n_0_[12] ;
  wire \t_V_reg_209_reg_n_0_[13] ;
  wire \t_V_reg_209_reg_n_0_[14] ;
  wire \t_V_reg_209_reg_n_0_[15] ;
  wire \t_V_reg_209_reg_n_0_[16] ;
  wire \t_V_reg_209_reg_n_0_[17] ;
  wire \t_V_reg_209_reg_n_0_[18] ;
  wire \t_V_reg_209_reg_n_0_[19] ;
  wire \t_V_reg_209_reg_n_0_[1] ;
  wire \t_V_reg_209_reg_n_0_[20] ;
  wire \t_V_reg_209_reg_n_0_[21] ;
  wire \t_V_reg_209_reg_n_0_[22] ;
  wire \t_V_reg_209_reg_n_0_[23] ;
  wire \t_V_reg_209_reg_n_0_[24] ;
  wire \t_V_reg_209_reg_n_0_[25] ;
  wire \t_V_reg_209_reg_n_0_[26] ;
  wire \t_V_reg_209_reg_n_0_[27] ;
  wire \t_V_reg_209_reg_n_0_[28] ;
  wire \t_V_reg_209_reg_n_0_[29] ;
  wire \t_V_reg_209_reg_n_0_[2] ;
  wire \t_V_reg_209_reg_n_0_[30] ;
  wire \t_V_reg_209_reg_n_0_[31] ;
  wire \t_V_reg_209_reg_n_0_[3] ;
  wire \t_V_reg_209_reg_n_0_[4] ;
  wire \t_V_reg_209_reg_n_0_[5] ;
  wire \t_V_reg_209_reg_n_0_[6] ;
  wire \t_V_reg_209_reg_n_0_[7] ;
  wire \t_V_reg_209_reg_n_0_[8] ;
  wire \t_V_reg_209_reg_n_0_[9] ;
  wire tmp_user_V_fu_146;
  wire \tmp_user_V_fu_146[0]_i_1_n_0 ;
  wire [3:0]NLW_axi_last_V_fu_272_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_axi_last_V_fu_272_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_axi_last_V_fu_272_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_axi_last_V_fu_272_p2_carry__1_O_UNCONNECTED;
  wire [3:0]\NLW_exitcond4_i_fu_246_p2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond4_i_fu_246_p2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_exitcond4_i_fu_246_p2_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_exitcond4_i_fu_246_p2_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:0]NLW_exitcond_i_fu_257_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_exitcond_i_fu_257_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_exitcond_i_fu_257_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_exitcond_i_fu_257_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_i_V_fu_251_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_i_V_fu_251_p2_carry__6_O_UNCONNECTED;
  wire [3:3]\NLW_r_V_reg_314_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_t_V_1_reg_220_reg[28]_i_1_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h45)) 
    \AXI_video_strm_V_data_V_1_payload_A[23]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_1_load_A));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[0]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[10]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[10]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[11]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[11]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[12]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[12]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[13]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[13]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[14]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[14]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[15]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[15]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[16]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[16]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[17]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[17]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[18]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[18]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[19]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[19]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[1]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[20]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[20]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[21]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[21]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[22]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[22]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[23]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[23]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[2]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[3]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[4]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[5]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[6]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[7]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[7]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[8]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[8]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[9]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \AXI_video_strm_V_data_V_1_payload_B[23]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_1_load_B));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[0]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[10]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[10]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[11]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[11]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[12]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[12]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[13]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[13]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[14]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[14]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[15]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[15]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[16]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[16]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[17]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[17]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[18]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[18]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[19]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[19]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[1]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[20]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[20]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[21]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[21]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[22]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[22]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[23]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[23]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[2]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[3]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[4]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[5]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[6]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[7]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[7]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[8]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[8]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[9]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_1_sel_rd_i_1
       (.I0(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I1(out_r_TREADY),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h6)) 
    AXI_video_strm_V_data_V_1_sel_wr_i_1
       (.I0(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I1(AXI_video_strm_V_data_V_1_sel_wr),
        .O(AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hAEEE)) 
    \AXI_video_strm_V_data_V_1_state[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I1(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I2(out_r_TREADY),
        .I3(AXI_video_strm_V_data_V_1_ack_in),
        .O(\AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \AXI_video_strm_V_data_V_1_state[1]_i_1 
       (.I0(out_r_TREADY),
        .I1(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_1_ack_in),
        .I3(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .O(AXI_video_strm_V_data_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_state),
        .Q(AXI_video_strm_V_data_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hB0F0A000)) 
    \AXI_video_strm_V_dest_V_1_state[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I1(out_r_TREADY),
        .I2(ap_rst_n),
        .I3(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .I4(out_r_TVALID),
        .O(\AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \AXI_video_strm_V_dest_V_1_state[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\exitcond_i_reg_328_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[3]_i_2_n_0 ),
        .O(AXI_video_strm_V_data_V_1_sel_wr036_out));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hF4FF)) 
    \AXI_video_strm_V_dest_V_1_state[1]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I1(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .I2(out_r_TREADY),
        .I3(out_r_TVALID),
        .O(\AXI_video_strm_V_dest_V_1_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ),
        .Q(out_r_TVALID),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_dest_V_1_state[1]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hB0F0A000)) 
    \AXI_video_strm_V_id_V_1_state[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I1(out_r_TREADY),
        .I2(ap_rst_n),
        .I3(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .I4(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF4FF)) 
    \AXI_video_strm_V_id_V_1_state[1]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I1(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .I2(out_r_TREADY),
        .I3(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_id_V_1_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_id_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_id_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_id_V_1_state[1]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hB0F0A000)) 
    \AXI_video_strm_V_keep_V_1_state[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I1(out_r_TREADY),
        .I2(ap_rst_n),
        .I3(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .I4(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF4FF)) 
    \AXI_video_strm_V_keep_V_1_state[1]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I1(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .I2(out_r_TREADY),
        .I3(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_keep_V_1_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_keep_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_keep_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_keep_V_1_state[1]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \AXI_video_strm_V_last_V_1_payload_A[0]_i_1 
       (.I0(axi_last_V_reg_337),
        .I1(AXI_video_strm_V_last_V_1_sel_wr),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_last_V_1_payload_A),
        .O(\AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \AXI_video_strm_V_last_V_1_payload_B[0]_i_1 
       (.I0(axi_last_V_reg_337),
        .I1(AXI_video_strm_V_last_V_1_sel_wr),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_last_V_1_payload_B),
        .O(\AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_1_sel_rd_i_1
       (.I0(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I1(out_r_TREADY),
        .I2(AXI_video_strm_V_last_V_1_sel),
        .O(AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_1_sel_wr_i_1
       (.I0(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I1(AXI_video_strm_V_last_V_1_ack_in),
        .I2(AXI_video_strm_V_last_V_1_sel_wr),
        .O(AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hAECC)) 
    \AXI_video_strm_V_last_V_1_state[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(out_r_TREADY),
        .I3(AXI_video_strm_V_last_V_1_ack_in),
        .O(\AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \AXI_video_strm_V_last_V_1_state[1]_i_1 
       (.I0(out_r_TREADY),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .O(AXI_video_strm_V_last_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_state),
        .Q(AXI_video_strm_V_last_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hB0F0A000)) 
    \AXI_video_strm_V_strb_V_1_state[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I1(out_r_TREADY),
        .I2(ap_rst_n),
        .I3(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .I4(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF4FF)) 
    \AXI_video_strm_V_strb_V_1_state[1]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I1(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .I2(out_r_TREADY),
        .I3(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_strb_V_1_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_strb_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_strb_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_strb_V_1_state[1]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \AXI_video_strm_V_user_V_1_payload_A[0]_i_1 
       (.I0(tmp_user_V_fu_146),
        .I1(AXI_video_strm_V_user_V_1_sel_wr),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_user_V_1_payload_A),
        .O(\AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \AXI_video_strm_V_user_V_1_payload_B[0]_i_1 
       (.I0(tmp_user_V_fu_146),
        .I1(AXI_video_strm_V_user_V_1_sel_wr),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_user_V_1_payload_B),
        .O(\AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_1_sel_rd_i_1
       (.I0(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I1(out_r_TREADY),
        .I2(AXI_video_strm_V_user_V_1_sel),
        .O(AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_1_sel_wr_i_1
       (.I0(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I1(AXI_video_strm_V_user_V_1_ack_in),
        .I2(AXI_video_strm_V_user_V_1_sel_wr),
        .O(AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hAECC)) 
    \AXI_video_strm_V_user_V_1_state[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I2(out_r_TREADY),
        .I3(AXI_video_strm_V_user_V_1_ack_in),
        .O(\AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \AXI_video_strm_V_user_V_1_state[1]_i_1 
       (.I0(out_r_TREADY),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .O(AXI_video_strm_V_user_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_state),
        .Q(AXI_video_strm_V_user_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(Mat2AXIvideo_U0_ap_ready),
        .I1(Q),
        .I2(dst_cols_V_c_empty_n),
        .I3(Mat2AXIvideo_U0_ap_start),
        .I4(dst_rows_V_c_empty_n),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(\AXI_video_strm_V_last_V_1_state_reg[1]_0 ),
        .I1(ap_CS_fsm_state2),
        .I2(Mat2AXIvideo_U0_img_cols_V_read),
        .I3(ap_CS_fsm_state6),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(AXI_video_strm_V_last_V_1_ack_in),
        .I1(ap_CS_fsm_state2),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .I4(\ap_CS_fsm[1]_i_3_n_0 ),
        .O(\AXI_video_strm_V_last_V_1_state_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .I3(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .O(\ap_CS_fsm[1]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_NS_fsm1),
        .I1(\ap_CS_fsm[2]_i_3_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(CO),
        .I1(\AXI_video_strm_V_last_V_1_state_reg[1]_0 ),
        .O(ap_NS_fsm1));
  LUT5 #(
    .INIT(32'h00005540)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(\ap_CS_fsm[3]_i_2_n_0 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\ap_CS_fsm[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000544400000000)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm[3]_i_2_n_0 ),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[3]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00007FFF)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(AXI_video_strm_V_data_V_1_ack_in),
        .I1(dst_data_stream_2_V_empty_n),
        .I2(dst_data_stream_1_V_empty_n),
        .I3(dst_data_stream_0_V_empty_n),
        .I4(\ap_CS_fsm[3]_i_3_n_0 ),
        .O(\ap_CS_fsm[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hDDDDD0DD)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\exitcond_i_reg_328_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_1_ack_in),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(exitcond_i_reg_328_pp0_iter1_reg),
        .O(\ap_CS_fsm[3]_i_3_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDF00DF00DF000000)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2_n_0 ),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_rst_n),
        .I4(ap_NS_fsm1),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC044C000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\ap_CS_fsm[3]_i_2_n_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40CC4000)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_NS_fsm1),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(\ap_CS_fsm[3]_i_2_n_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  CARRY4 axi_last_V_fu_272_p2_carry
       (.CI(1'b0),
        .CO({axi_last_V_fu_272_p2_carry_n_0,axi_last_V_fu_272_p2_carry_n_1,axi_last_V_fu_272_p2_carry_n_2,axi_last_V_fu_272_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_axi_last_V_fu_272_p2_carry_O_UNCONNECTED[3:0]),
        .S({axi_last_V_fu_272_p2_carry_i_1_n_0,axi_last_V_fu_272_p2_carry_i_2_n_0,axi_last_V_fu_272_p2_carry_i_3_n_0,axi_last_V_fu_272_p2_carry_i_4_n_0}));
  CARRY4 axi_last_V_fu_272_p2_carry__0
       (.CI(axi_last_V_fu_272_p2_carry_n_0),
        .CO({axi_last_V_fu_272_p2_carry__0_n_0,axi_last_V_fu_272_p2_carry__0_n_1,axi_last_V_fu_272_p2_carry__0_n_2,axi_last_V_fu_272_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_axi_last_V_fu_272_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({axi_last_V_fu_272_p2_carry__0_i_1_n_0,axi_last_V_fu_272_p2_carry__0_i_2_n_0,axi_last_V_fu_272_p2_carry__0_i_3_n_0,axi_last_V_fu_272_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_272_p2_carry__0_i_1
       (.I0(t_V_1_reg_220_reg[22]),
        .I1(r_V_reg_314[22]),
        .I2(t_V_1_reg_220_reg[21]),
        .I3(r_V_reg_314[21]),
        .I4(r_V_reg_314[23]),
        .I5(t_V_1_reg_220_reg[23]),
        .O(axi_last_V_fu_272_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_272_p2_carry__0_i_2
       (.I0(t_V_1_reg_220_reg[19]),
        .I1(r_V_reg_314[19]),
        .I2(t_V_1_reg_220_reg[18]),
        .I3(r_V_reg_314[18]),
        .I4(r_V_reg_314[20]),
        .I5(t_V_1_reg_220_reg[20]),
        .O(axi_last_V_fu_272_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_272_p2_carry__0_i_3
       (.I0(r_V_reg_314[17]),
        .I1(t_V_1_reg_220_reg[17]),
        .I2(t_V_1_reg_220_reg[16]),
        .I3(r_V_reg_314[16]),
        .I4(t_V_1_reg_220_reg[15]),
        .I5(r_V_reg_314[15]),
        .O(axi_last_V_fu_272_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_272_p2_carry__0_i_4
       (.I0(r_V_reg_314[14]),
        .I1(t_V_1_reg_220_reg[14]),
        .I2(t_V_1_reg_220_reg[12]),
        .I3(r_V_reg_314[12]),
        .I4(t_V_1_reg_220_reg[13]),
        .I5(r_V_reg_314[13]),
        .O(axi_last_V_fu_272_p2_carry__0_i_4_n_0));
  CARRY4 axi_last_V_fu_272_p2_carry__1
       (.CI(axi_last_V_fu_272_p2_carry__0_n_0),
        .CO({NLW_axi_last_V_fu_272_p2_carry__1_CO_UNCONNECTED[3],axi_last_V_fu_272_p2,axi_last_V_fu_272_p2_carry__1_n_2,axi_last_V_fu_272_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_axi_last_V_fu_272_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,axi_last_V_fu_272_p2_carry__1_i_1_n_0,axi_last_V_fu_272_p2_carry__1_i_2_n_0,axi_last_V_fu_272_p2_carry__1_i_3_n_0}));
  LUT5 #(
    .INIT(32'h09000009)) 
    axi_last_V_fu_272_p2_carry__1_i_1
       (.I0(t_V_1_reg_220_reg[31]),
        .I1(r_V_reg_314[31]),
        .I2(r_V_reg_314[32]),
        .I3(r_V_reg_314[30]),
        .I4(t_V_1_reg_220_reg[30]),
        .O(axi_last_V_fu_272_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_272_p2_carry__1_i_2
       (.I0(r_V_reg_314[29]),
        .I1(t_V_1_reg_220_reg[29]),
        .I2(t_V_1_reg_220_reg[28]),
        .I3(r_V_reg_314[28]),
        .I4(t_V_1_reg_220_reg[27]),
        .I5(r_V_reg_314[27]),
        .O(axi_last_V_fu_272_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_272_p2_carry__1_i_3
       (.I0(r_V_reg_314[26]),
        .I1(t_V_1_reg_220_reg[26]),
        .I2(t_V_1_reg_220_reg[24]),
        .I3(r_V_reg_314[24]),
        .I4(t_V_1_reg_220_reg[25]),
        .I5(r_V_reg_314[25]),
        .O(axi_last_V_fu_272_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_272_p2_carry_i_1
       (.I0(r_V_reg_314[11]),
        .I1(t_V_1_reg_220_reg[11]),
        .I2(t_V_1_reg_220_reg[9]),
        .I3(r_V_reg_314[9]),
        .I4(t_V_1_reg_220_reg[10]),
        .I5(r_V_reg_314[10]),
        .O(axi_last_V_fu_272_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_272_p2_carry_i_2
       (.I0(r_V_reg_314[8]),
        .I1(t_V_1_reg_220_reg[8]),
        .I2(t_V_1_reg_220_reg[6]),
        .I3(r_V_reg_314[6]),
        .I4(t_V_1_reg_220_reg[7]),
        .I5(r_V_reg_314[7]),
        .O(axi_last_V_fu_272_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_272_p2_carry_i_3
       (.I0(r_V_reg_314[5]),
        .I1(t_V_1_reg_220_reg[5]),
        .I2(t_V_1_reg_220_reg[3]),
        .I3(r_V_reg_314[3]),
        .I4(t_V_1_reg_220_reg[4]),
        .I5(r_V_reg_314[4]),
        .O(axi_last_V_fu_272_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_272_p2_carry_i_4
       (.I0(t_V_1_reg_220_reg[2]),
        .I1(r_V_reg_314[2]),
        .I2(t_V_1_reg_220_reg[0]),
        .I3(r_V_reg_314[0]),
        .I4(r_V_reg_314[1]),
        .I5(t_V_1_reg_220_reg[1]),
        .O(axi_last_V_fu_272_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \axi_last_V_reg_337[0]_i_1 
       (.I0(axi_last_V_fu_272_p2),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[3]_i_2_n_0 ),
        .I4(axi_last_V_reg_337),
        .O(\axi_last_V_reg_337[0]_i_1_n_0 ));
  FDRE \axi_last_V_reg_337_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_V_reg_337[0]_i_1_n_0 ),
        .Q(axi_last_V_reg_337),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \cols_V_reg_309[31]_i_1 
       (.I0(Q),
        .I1(dst_cols_V_c_empty_n),
        .I2(Mat2AXIvideo_U0_ap_start),
        .I3(dst_rows_V_c_empty_n),
        .O(Mat2AXIvideo_U0_img_cols_V_read));
  FDRE \cols_V_reg_309_reg[0] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[0]),
        .Q(cols_V_reg_309[0]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[10] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[10]),
        .Q(cols_V_reg_309[10]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[11] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[11]),
        .Q(cols_V_reg_309[11]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[12] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[12]),
        .Q(cols_V_reg_309[12]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[13] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[13]),
        .Q(cols_V_reg_309[13]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[14] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[14]),
        .Q(cols_V_reg_309[14]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[15] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[15]),
        .Q(cols_V_reg_309[15]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[16] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[16]),
        .Q(cols_V_reg_309[16]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[17] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[17]),
        .Q(cols_V_reg_309[17]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[18] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[18]),
        .Q(cols_V_reg_309[18]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[19] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[19]),
        .Q(cols_V_reg_309[19]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[1] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[1]),
        .Q(cols_V_reg_309[1]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[20] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[20]),
        .Q(cols_V_reg_309[20]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[21] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[21]),
        .Q(cols_V_reg_309[21]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[22] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[22]),
        .Q(cols_V_reg_309[22]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[23] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[23]),
        .Q(cols_V_reg_309[23]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[24] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[24]),
        .Q(cols_V_reg_309[24]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[25] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[25]),
        .Q(cols_V_reg_309[25]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[26] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[26]),
        .Q(cols_V_reg_309[26]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[27] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[27]),
        .Q(cols_V_reg_309[27]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[28] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[28]),
        .Q(cols_V_reg_309[28]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[29] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[29]),
        .Q(cols_V_reg_309[29]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[2] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[2]),
        .Q(cols_V_reg_309[2]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[30] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[30]),
        .Q(cols_V_reg_309[30]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[31] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[31]),
        .Q(cols_V_reg_309[31]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[3] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[3]),
        .Q(cols_V_reg_309[3]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[4] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[4]),
        .Q(cols_V_reg_309[4]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[5] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[5]),
        .Q(cols_V_reg_309[5]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[6] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[6]),
        .Q(cols_V_reg_309[6]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[7] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[7]),
        .Q(cols_V_reg_309[7]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[8] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[8]),
        .Q(cols_V_reg_309[8]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[9] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[9]),
        .Q(cols_V_reg_309[9]),
        .R(1'b0));
  CARRY4 \exitcond4_i_fu_246_p2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\exitcond4_i_fu_246_p2_inferred__0/i__carry_n_0 ,\exitcond4_i_fu_246_p2_inferred__0/i__carry_n_1 ,\exitcond4_i_fu_246_p2_inferred__0/i__carry_n_2 ,\exitcond4_i_fu_246_p2_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond4_i_fu_246_p2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__0_n_0,i__carry_i_2__0_n_0,i__carry_i_3__0_n_0,i__carry_i_4__0_n_0}));
  CARRY4 \exitcond4_i_fu_246_p2_inferred__0/i__carry__0 
       (.CI(\exitcond4_i_fu_246_p2_inferred__0/i__carry_n_0 ),
        .CO({\exitcond4_i_fu_246_p2_inferred__0/i__carry__0_n_0 ,\exitcond4_i_fu_246_p2_inferred__0/i__carry__0_n_1 ,\exitcond4_i_fu_246_p2_inferred__0/i__carry__0_n_2 ,\exitcond4_i_fu_246_p2_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond4_i_fu_246_p2_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_1__0_n_0,i__carry__0_i_2__0_n_0,i__carry__0_i_3__0_n_0,i__carry__0_i_4__0_n_0}));
  CARRY4 \exitcond4_i_fu_246_p2_inferred__0/i__carry__1 
       (.CI(\exitcond4_i_fu_246_p2_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW_exitcond4_i_fu_246_p2_inferred__0/i__carry__1_CO_UNCONNECTED [3],CO,\exitcond4_i_fu_246_p2_inferred__0/i__carry__1_n_2 ,\exitcond4_i_fu_246_p2_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond4_i_fu_246_p2_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry__1_i_1__0_n_0,i__carry__1_i_2__0_n_0,i__carry__1_i_3__0_n_0}));
  CARRY4 exitcond_i_fu_257_p2_carry
       (.CI(1'b0),
        .CO({exitcond_i_fu_257_p2_carry_n_0,exitcond_i_fu_257_p2_carry_n_1,exitcond_i_fu_257_p2_carry_n_2,exitcond_i_fu_257_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_i_fu_257_p2_carry_O_UNCONNECTED[3:0]),
        .S({exitcond_i_fu_257_p2_carry_i_1_n_0,exitcond_i_fu_257_p2_carry_i_2_n_0,exitcond_i_fu_257_p2_carry_i_3_n_0,exitcond_i_fu_257_p2_carry_i_4_n_0}));
  CARRY4 exitcond_i_fu_257_p2_carry__0
       (.CI(exitcond_i_fu_257_p2_carry_n_0),
        .CO({exitcond_i_fu_257_p2_carry__0_n_0,exitcond_i_fu_257_p2_carry__0_n_1,exitcond_i_fu_257_p2_carry__0_n_2,exitcond_i_fu_257_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_i_fu_257_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({exitcond_i_fu_257_p2_carry__0_i_1_n_0,exitcond_i_fu_257_p2_carry__0_i_2_n_0,exitcond_i_fu_257_p2_carry__0_i_3_n_0,exitcond_i_fu_257_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_257_p2_carry__0_i_1
       (.I0(t_V_1_reg_220_reg[23]),
        .I1(cols_V_reg_309[23]),
        .I2(t_V_1_reg_220_reg[21]),
        .I3(cols_V_reg_309[21]),
        .I4(cols_V_reg_309[22]),
        .I5(t_V_1_reg_220_reg[22]),
        .O(exitcond_i_fu_257_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_257_p2_carry__0_i_2
       (.I0(t_V_1_reg_220_reg[20]),
        .I1(cols_V_reg_309[20]),
        .I2(t_V_1_reg_220_reg[18]),
        .I3(cols_V_reg_309[18]),
        .I4(cols_V_reg_309[19]),
        .I5(t_V_1_reg_220_reg[19]),
        .O(exitcond_i_fu_257_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_257_p2_carry__0_i_3
       (.I0(cols_V_reg_309[17]),
        .I1(t_V_1_reg_220_reg[17]),
        .I2(t_V_1_reg_220_reg[15]),
        .I3(cols_V_reg_309[15]),
        .I4(t_V_1_reg_220_reg[16]),
        .I5(cols_V_reg_309[16]),
        .O(exitcond_i_fu_257_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_257_p2_carry__0_i_4
       (.I0(cols_V_reg_309[14]),
        .I1(t_V_1_reg_220_reg[14]),
        .I2(t_V_1_reg_220_reg[12]),
        .I3(cols_V_reg_309[12]),
        .I4(t_V_1_reg_220_reg[13]),
        .I5(cols_V_reg_309[13]),
        .O(exitcond_i_fu_257_p2_carry__0_i_4_n_0));
  CARRY4 exitcond_i_fu_257_p2_carry__1
       (.CI(exitcond_i_fu_257_p2_carry__0_n_0),
        .CO({NLW_exitcond_i_fu_257_p2_carry__1_CO_UNCONNECTED[3],ap_condition_pp0_exit_iter0_state3,exitcond_i_fu_257_p2_carry__1_n_2,exitcond_i_fu_257_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_i_fu_257_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,exitcond_i_fu_257_p2_carry__1_i_1_n_0,exitcond_i_fu_257_p2_carry__1_i_2_n_0,exitcond_i_fu_257_p2_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    exitcond_i_fu_257_p2_carry__1_i_1
       (.I0(cols_V_reg_309[31]),
        .I1(t_V_1_reg_220_reg[31]),
        .I2(cols_V_reg_309[30]),
        .I3(t_V_1_reg_220_reg[30]),
        .O(exitcond_i_fu_257_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_257_p2_carry__1_i_2
       (.I0(cols_V_reg_309[29]),
        .I1(t_V_1_reg_220_reg[29]),
        .I2(t_V_1_reg_220_reg[28]),
        .I3(cols_V_reg_309[28]),
        .I4(t_V_1_reg_220_reg[27]),
        .I5(cols_V_reg_309[27]),
        .O(exitcond_i_fu_257_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_257_p2_carry__1_i_3
       (.I0(cols_V_reg_309[26]),
        .I1(t_V_1_reg_220_reg[26]),
        .I2(t_V_1_reg_220_reg[25]),
        .I3(cols_V_reg_309[25]),
        .I4(t_V_1_reg_220_reg[24]),
        .I5(cols_V_reg_309[24]),
        .O(exitcond_i_fu_257_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_257_p2_carry_i_1
       (.I0(cols_V_reg_309[11]),
        .I1(t_V_1_reg_220_reg[11]),
        .I2(t_V_1_reg_220_reg[9]),
        .I3(cols_V_reg_309[9]),
        .I4(t_V_1_reg_220_reg[10]),
        .I5(cols_V_reg_309[10]),
        .O(exitcond_i_fu_257_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_257_p2_carry_i_2
       (.I0(cols_V_reg_309[8]),
        .I1(t_V_1_reg_220_reg[8]),
        .I2(t_V_1_reg_220_reg[6]),
        .I3(cols_V_reg_309[6]),
        .I4(t_V_1_reg_220_reg[7]),
        .I5(cols_V_reg_309[7]),
        .O(exitcond_i_fu_257_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_257_p2_carry_i_3
       (.I0(cols_V_reg_309[5]),
        .I1(t_V_1_reg_220_reg[5]),
        .I2(t_V_1_reg_220_reg[3]),
        .I3(cols_V_reg_309[3]),
        .I4(t_V_1_reg_220_reg[4]),
        .I5(cols_V_reg_309[4]),
        .O(exitcond_i_fu_257_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_257_p2_carry_i_4
       (.I0(t_V_1_reg_220_reg[1]),
        .I1(cols_V_reg_309[1]),
        .I2(t_V_1_reg_220_reg[0]),
        .I3(cols_V_reg_309[0]),
        .I4(cols_V_reg_309[2]),
        .I5(t_V_1_reg_220_reg[2]),
        .O(exitcond_i_fu_257_p2_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_i_reg_328[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[3]_i_2_n_0 ),
        .I3(\exitcond_i_reg_328_reg_n_0_[0] ),
        .O(\exitcond_i_reg_328[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_i_reg_328_pp0_iter1_reg[0]_i_1 
       (.I0(\exitcond_i_reg_328_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[3]_i_2_n_0 ),
        .I3(exitcond_i_reg_328_pp0_iter1_reg),
        .O(\exitcond_i_reg_328_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \exitcond_i_reg_328_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_328_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(exitcond_i_reg_328_pp0_iter1_reg),
        .R(1'b0));
  FDRE \exitcond_i_reg_328_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_328[0]_i_1_n_0 ),
        .Q(\exitcond_i_reg_328_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 i_V_fu_251_p2_carry
       (.CI(1'b0),
        .CO({i_V_fu_251_p2_carry_n_0,i_V_fu_251_p2_carry_n_1,i_V_fu_251_p2_carry_n_2,i_V_fu_251_p2_carry_n_3}),
        .CYINIT(\t_V_reg_209_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_251_p2[4:1]),
        .S({\t_V_reg_209_reg_n_0_[4] ,\t_V_reg_209_reg_n_0_[3] ,\t_V_reg_209_reg_n_0_[2] ,\t_V_reg_209_reg_n_0_[1] }));
  CARRY4 i_V_fu_251_p2_carry__0
       (.CI(i_V_fu_251_p2_carry_n_0),
        .CO({i_V_fu_251_p2_carry__0_n_0,i_V_fu_251_p2_carry__0_n_1,i_V_fu_251_p2_carry__0_n_2,i_V_fu_251_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_251_p2[8:5]),
        .S({\t_V_reg_209_reg_n_0_[8] ,\t_V_reg_209_reg_n_0_[7] ,\t_V_reg_209_reg_n_0_[6] ,\t_V_reg_209_reg_n_0_[5] }));
  CARRY4 i_V_fu_251_p2_carry__1
       (.CI(i_V_fu_251_p2_carry__0_n_0),
        .CO({i_V_fu_251_p2_carry__1_n_0,i_V_fu_251_p2_carry__1_n_1,i_V_fu_251_p2_carry__1_n_2,i_V_fu_251_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_251_p2[12:9]),
        .S({\t_V_reg_209_reg_n_0_[12] ,\t_V_reg_209_reg_n_0_[11] ,\t_V_reg_209_reg_n_0_[10] ,\t_V_reg_209_reg_n_0_[9] }));
  CARRY4 i_V_fu_251_p2_carry__2
       (.CI(i_V_fu_251_p2_carry__1_n_0),
        .CO({i_V_fu_251_p2_carry__2_n_0,i_V_fu_251_p2_carry__2_n_1,i_V_fu_251_p2_carry__2_n_2,i_V_fu_251_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_251_p2[16:13]),
        .S({\t_V_reg_209_reg_n_0_[16] ,\t_V_reg_209_reg_n_0_[15] ,\t_V_reg_209_reg_n_0_[14] ,\t_V_reg_209_reg_n_0_[13] }));
  CARRY4 i_V_fu_251_p2_carry__3
       (.CI(i_V_fu_251_p2_carry__2_n_0),
        .CO({i_V_fu_251_p2_carry__3_n_0,i_V_fu_251_p2_carry__3_n_1,i_V_fu_251_p2_carry__3_n_2,i_V_fu_251_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_251_p2[20:17]),
        .S({\t_V_reg_209_reg_n_0_[20] ,\t_V_reg_209_reg_n_0_[19] ,\t_V_reg_209_reg_n_0_[18] ,\t_V_reg_209_reg_n_0_[17] }));
  CARRY4 i_V_fu_251_p2_carry__4
       (.CI(i_V_fu_251_p2_carry__3_n_0),
        .CO({i_V_fu_251_p2_carry__4_n_0,i_V_fu_251_p2_carry__4_n_1,i_V_fu_251_p2_carry__4_n_2,i_V_fu_251_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_251_p2[24:21]),
        .S({\t_V_reg_209_reg_n_0_[24] ,\t_V_reg_209_reg_n_0_[23] ,\t_V_reg_209_reg_n_0_[22] ,\t_V_reg_209_reg_n_0_[21] }));
  CARRY4 i_V_fu_251_p2_carry__5
       (.CI(i_V_fu_251_p2_carry__4_n_0),
        .CO({i_V_fu_251_p2_carry__5_n_0,i_V_fu_251_p2_carry__5_n_1,i_V_fu_251_p2_carry__5_n_2,i_V_fu_251_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_251_p2[28:25]),
        .S({\t_V_reg_209_reg_n_0_[28] ,\t_V_reg_209_reg_n_0_[27] ,\t_V_reg_209_reg_n_0_[26] ,\t_V_reg_209_reg_n_0_[25] }));
  CARRY4 i_V_fu_251_p2_carry__6
       (.CI(i_V_fu_251_p2_carry__5_n_0),
        .CO({NLW_i_V_fu_251_p2_carry__6_CO_UNCONNECTED[3:2],i_V_fu_251_p2_carry__6_n_2,i_V_fu_251_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i_V_fu_251_p2_carry__6_O_UNCONNECTED[3],i_V_fu_251_p2[31:29]}),
        .S({1'b0,\t_V_reg_209_reg_n_0_[31] ,\t_V_reg_209_reg_n_0_[30] ,\t_V_reg_209_reg_n_0_[29] }));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_323[0]_i_1 
       (.I0(\t_V_reg_209_reg_n_0_[0] ),
        .O(i_V_fu_251_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_323[31]_i_1 
       (.I0(\AXI_video_strm_V_last_V_1_state_reg[1]_0 ),
        .O(i_V_reg_3230));
  FDRE \i_V_reg_323_reg[0] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[0]),
        .Q(i_V_reg_323[0]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[10] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[10]),
        .Q(i_V_reg_323[10]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[11] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[11]),
        .Q(i_V_reg_323[11]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[12] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[12]),
        .Q(i_V_reg_323[12]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[13] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[13]),
        .Q(i_V_reg_323[13]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[14] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[14]),
        .Q(i_V_reg_323[14]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[15] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[15]),
        .Q(i_V_reg_323[15]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[16] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[16]),
        .Q(i_V_reg_323[16]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[17] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[17]),
        .Q(i_V_reg_323[17]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[18] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[18]),
        .Q(i_V_reg_323[18]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[19] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[19]),
        .Q(i_V_reg_323[19]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[1] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[1]),
        .Q(i_V_reg_323[1]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[20] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[20]),
        .Q(i_V_reg_323[20]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[21] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[21]),
        .Q(i_V_reg_323[21]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[22] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[22]),
        .Q(i_V_reg_323[22]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[23] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[23]),
        .Q(i_V_reg_323[23]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[24] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[24]),
        .Q(i_V_reg_323[24]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[25] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[25]),
        .Q(i_V_reg_323[25]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[26] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[26]),
        .Q(i_V_reg_323[26]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[27] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[27]),
        .Q(i_V_reg_323[27]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[28] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[28]),
        .Q(i_V_reg_323[28]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[29] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[29]),
        .Q(i_V_reg_323[29]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[2] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[2]),
        .Q(i_V_reg_323[2]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[30] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[30]),
        .Q(i_V_reg_323[30]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[31] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[31]),
        .Q(i_V_reg_323[31]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[3] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[3]),
        .Q(i_V_reg_323[3]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[4] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[4]),
        .Q(i_V_reg_323[4]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[5] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[5]),
        .Q(i_V_reg_323[5]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[6] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[6]),
        .Q(i_V_reg_323[6]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[7] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[7]),
        .Q(i_V_reg_323[7]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[8] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[8]),
        .Q(i_V_reg_323[8]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[9] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[9]),
        .Q(i_V_reg_323[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_1__0
       (.I0(\t_V_reg_209_reg_n_0_[21] ),
        .I1(rows_V_reg_304[21]),
        .I2(\t_V_reg_209_reg_n_0_[22] ),
        .I3(rows_V_reg_304[22]),
        .I4(rows_V_reg_304[23]),
        .I5(\t_V_reg_209_reg_n_0_[23] ),
        .O(i__carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2__0
       (.I0(\t_V_reg_209_reg_n_0_[18] ),
        .I1(rows_V_reg_304[18]),
        .I2(\t_V_reg_209_reg_n_0_[19] ),
        .I3(rows_V_reg_304[19]),
        .I4(rows_V_reg_304[20]),
        .I5(\t_V_reg_209_reg_n_0_[20] ),
        .O(i__carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_3__0
       (.I0(\t_V_reg_209_reg_n_0_[15] ),
        .I1(rows_V_reg_304[15]),
        .I2(\t_V_reg_209_reg_n_0_[16] ),
        .I3(rows_V_reg_304[16]),
        .I4(rows_V_reg_304[17]),
        .I5(\t_V_reg_209_reg_n_0_[17] ),
        .O(i__carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_4__0
       (.I0(\t_V_reg_209_reg_n_0_[13] ),
        .I1(rows_V_reg_304[13]),
        .I2(\t_V_reg_209_reg_n_0_[12] ),
        .I3(rows_V_reg_304[12]),
        .I4(rows_V_reg_304[14]),
        .I5(\t_V_reg_209_reg_n_0_[14] ),
        .O(i__carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_1__0
       (.I0(rows_V_reg_304[31]),
        .I1(\t_V_reg_209_reg_n_0_[31] ),
        .I2(rows_V_reg_304[30]),
        .I3(\t_V_reg_209_reg_n_0_[30] ),
        .O(i__carry__1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__1_i_2__0
       (.I0(\t_V_reg_209_reg_n_0_[28] ),
        .I1(rows_V_reg_304[28]),
        .I2(\t_V_reg_209_reg_n_0_[27] ),
        .I3(rows_V_reg_304[27]),
        .I4(rows_V_reg_304[29]),
        .I5(\t_V_reg_209_reg_n_0_[29] ),
        .O(i__carry__1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__1_i_3__0
       (.I0(\t_V_reg_209_reg_n_0_[24] ),
        .I1(rows_V_reg_304[24]),
        .I2(\t_V_reg_209_reg_n_0_[25] ),
        .I3(rows_V_reg_304[25]),
        .I4(rows_V_reg_304[26]),
        .I5(\t_V_reg_209_reg_n_0_[26] ),
        .O(i__carry__1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__0
       (.I0(\t_V_reg_209_reg_n_0_[11] ),
        .I1(rows_V_reg_304[11]),
        .I2(\t_V_reg_209_reg_n_0_[9] ),
        .I3(rows_V_reg_304[9]),
        .I4(rows_V_reg_304[10]),
        .I5(\t_V_reg_209_reg_n_0_[10] ),
        .O(i__carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__0
       (.I0(\t_V_reg_209_reg_n_0_[6] ),
        .I1(rows_V_reg_304[6]),
        .I2(\t_V_reg_209_reg_n_0_[7] ),
        .I3(rows_V_reg_304[7]),
        .I4(rows_V_reg_304[8]),
        .I5(\t_V_reg_209_reg_n_0_[8] ),
        .O(i__carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__0
       (.I0(\t_V_reg_209_reg_n_0_[3] ),
        .I1(rows_V_reg_304[3]),
        .I2(\t_V_reg_209_reg_n_0_[4] ),
        .I3(rows_V_reg_304[4]),
        .I4(rows_V_reg_304[5]),
        .I5(\t_V_reg_209_reg_n_0_[5] ),
        .O(i__carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__0
       (.I0(\t_V_reg_209_reg_n_0_[0] ),
        .I1(rows_V_reg_304[0]),
        .I2(\t_V_reg_209_reg_n_0_[1] ),
        .I3(rows_V_reg_304[1]),
        .I4(rows_V_reg_304[2]),
        .I5(\t_V_reg_209_reg_n_0_[2] ),
        .O(i__carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \int_isr[0]_i_3 
       (.I0(CO),
        .I1(\AXI_video_strm_V_last_V_1_state_reg[1]_0 ),
        .O(Mat2AXIvideo_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[0]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[0]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[0]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[10]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[10]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[10]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[11]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[11]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[11]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[12]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[12]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[12]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[13]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[13]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[13]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[14]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[14]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[14]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[15]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[15]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[15]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[16]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[16]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[16]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[17]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[17]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[17]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[18]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[18]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[18]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[19]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[19]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[19]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[1]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[1]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[1]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[20]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[20]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[20]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[21]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[21]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[21]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[22]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[22]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[22]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[23]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[23]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[23]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[2]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[2]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[2]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[3]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[3]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[3]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[4]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[4]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[4]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[5]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[5]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[5]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[6]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[6]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[6]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[7]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[7]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[7]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[8]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[8]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[8]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[9]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[9]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[9]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_r_TLAST[0]_INST_0 
       (.I0(AXI_video_strm_V_last_V_1_payload_B),
        .I1(AXI_video_strm_V_last_V_1_sel),
        .I2(AXI_video_strm_V_last_V_1_payload_A),
        .O(out_r_TLAST));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_r_TUSER[0]_INST_0 
       (.I0(AXI_video_strm_V_user_V_1_payload_B),
        .I1(AXI_video_strm_V_user_V_1_sel),
        .I2(AXI_video_strm_V_user_V_1_payload_A),
        .O(out_r_TUSER));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[0]_i_1 
       (.I0(out[0]),
        .O(r_V_fu_235_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[12]_i_2 
       (.I0(out[12]),
        .O(\r_V_reg_314[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[12]_i_3 
       (.I0(out[11]),
        .O(\r_V_reg_314[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[12]_i_4 
       (.I0(out[10]),
        .O(\r_V_reg_314[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[12]_i_5 
       (.I0(out[9]),
        .O(\r_V_reg_314[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[16]_i_2 
       (.I0(out[16]),
        .O(\r_V_reg_314[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[16]_i_3 
       (.I0(out[15]),
        .O(\r_V_reg_314[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[16]_i_4 
       (.I0(out[14]),
        .O(\r_V_reg_314[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[16]_i_5 
       (.I0(out[13]),
        .O(\r_V_reg_314[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[20]_i_2 
       (.I0(out[20]),
        .O(\r_V_reg_314[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[20]_i_3 
       (.I0(out[19]),
        .O(\r_V_reg_314[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[20]_i_4 
       (.I0(out[18]),
        .O(\r_V_reg_314[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[20]_i_5 
       (.I0(out[17]),
        .O(\r_V_reg_314[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[24]_i_2 
       (.I0(out[24]),
        .O(\r_V_reg_314[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[24]_i_3 
       (.I0(out[23]),
        .O(\r_V_reg_314[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[24]_i_4 
       (.I0(out[22]),
        .O(\r_V_reg_314[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[24]_i_5 
       (.I0(out[21]),
        .O(\r_V_reg_314[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[28]_i_2 
       (.I0(out[28]),
        .O(\r_V_reg_314[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[28]_i_3 
       (.I0(out[27]),
        .O(\r_V_reg_314[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[28]_i_4 
       (.I0(out[26]),
        .O(\r_V_reg_314[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[28]_i_5 
       (.I0(out[25]),
        .O(\r_V_reg_314[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[32]_i_2 
       (.I0(out[31]),
        .O(\r_V_reg_314[32]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[32]_i_3 
       (.I0(out[30]),
        .O(\r_V_reg_314[32]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[32]_i_4 
       (.I0(out[29]),
        .O(\r_V_reg_314[32]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[4]_i_2 
       (.I0(out[4]),
        .O(\r_V_reg_314[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[4]_i_3 
       (.I0(out[3]),
        .O(\r_V_reg_314[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[4]_i_4 
       (.I0(out[2]),
        .O(\r_V_reg_314[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[4]_i_5 
       (.I0(out[1]),
        .O(\r_V_reg_314[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[8]_i_2 
       (.I0(out[8]),
        .O(\r_V_reg_314[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[8]_i_3 
       (.I0(out[7]),
        .O(\r_V_reg_314[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[8]_i_4 
       (.I0(out[6]),
        .O(\r_V_reg_314[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[8]_i_5 
       (.I0(out[5]),
        .O(\r_V_reg_314[8]_i_5_n_0 ));
  FDRE \r_V_reg_314_reg[0] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[0]),
        .Q(r_V_reg_314[0]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[10] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[10]),
        .Q(r_V_reg_314[10]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[11] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[11]),
        .Q(r_V_reg_314[11]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[12] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[12]),
        .Q(r_V_reg_314[12]),
        .R(1'b0));
  CARRY4 \r_V_reg_314_reg[12]_i_1 
       (.CI(\r_V_reg_314_reg[8]_i_1_n_0 ),
        .CO({\r_V_reg_314_reg[12]_i_1_n_0 ,\r_V_reg_314_reg[12]_i_1_n_1 ,\r_V_reg_314_reg[12]_i_1_n_2 ,\r_V_reg_314_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[12:9]),
        .O(r_V_fu_235_p2[12:9]),
        .S({\r_V_reg_314[12]_i_2_n_0 ,\r_V_reg_314[12]_i_3_n_0 ,\r_V_reg_314[12]_i_4_n_0 ,\r_V_reg_314[12]_i_5_n_0 }));
  FDRE \r_V_reg_314_reg[13] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[13]),
        .Q(r_V_reg_314[13]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[14] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[14]),
        .Q(r_V_reg_314[14]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[15] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[15]),
        .Q(r_V_reg_314[15]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[16] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[16]),
        .Q(r_V_reg_314[16]),
        .R(1'b0));
  CARRY4 \r_V_reg_314_reg[16]_i_1 
       (.CI(\r_V_reg_314_reg[12]_i_1_n_0 ),
        .CO({\r_V_reg_314_reg[16]_i_1_n_0 ,\r_V_reg_314_reg[16]_i_1_n_1 ,\r_V_reg_314_reg[16]_i_1_n_2 ,\r_V_reg_314_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[16:13]),
        .O(r_V_fu_235_p2[16:13]),
        .S({\r_V_reg_314[16]_i_2_n_0 ,\r_V_reg_314[16]_i_3_n_0 ,\r_V_reg_314[16]_i_4_n_0 ,\r_V_reg_314[16]_i_5_n_0 }));
  FDRE \r_V_reg_314_reg[17] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[17]),
        .Q(r_V_reg_314[17]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[18] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[18]),
        .Q(r_V_reg_314[18]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[19] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[19]),
        .Q(r_V_reg_314[19]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[1] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[1]),
        .Q(r_V_reg_314[1]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[20] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[20]),
        .Q(r_V_reg_314[20]),
        .R(1'b0));
  CARRY4 \r_V_reg_314_reg[20]_i_1 
       (.CI(\r_V_reg_314_reg[16]_i_1_n_0 ),
        .CO({\r_V_reg_314_reg[20]_i_1_n_0 ,\r_V_reg_314_reg[20]_i_1_n_1 ,\r_V_reg_314_reg[20]_i_1_n_2 ,\r_V_reg_314_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[20:17]),
        .O(r_V_fu_235_p2[20:17]),
        .S({\r_V_reg_314[20]_i_2_n_0 ,\r_V_reg_314[20]_i_3_n_0 ,\r_V_reg_314[20]_i_4_n_0 ,\r_V_reg_314[20]_i_5_n_0 }));
  FDRE \r_V_reg_314_reg[21] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[21]),
        .Q(r_V_reg_314[21]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[22] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[22]),
        .Q(r_V_reg_314[22]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[23] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[23]),
        .Q(r_V_reg_314[23]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[24] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[24]),
        .Q(r_V_reg_314[24]),
        .R(1'b0));
  CARRY4 \r_V_reg_314_reg[24]_i_1 
       (.CI(\r_V_reg_314_reg[20]_i_1_n_0 ),
        .CO({\r_V_reg_314_reg[24]_i_1_n_0 ,\r_V_reg_314_reg[24]_i_1_n_1 ,\r_V_reg_314_reg[24]_i_1_n_2 ,\r_V_reg_314_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[24:21]),
        .O(r_V_fu_235_p2[24:21]),
        .S({\r_V_reg_314[24]_i_2_n_0 ,\r_V_reg_314[24]_i_3_n_0 ,\r_V_reg_314[24]_i_4_n_0 ,\r_V_reg_314[24]_i_5_n_0 }));
  FDRE \r_V_reg_314_reg[25] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[25]),
        .Q(r_V_reg_314[25]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[26] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[26]),
        .Q(r_V_reg_314[26]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[27] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[27]),
        .Q(r_V_reg_314[27]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[28] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[28]),
        .Q(r_V_reg_314[28]),
        .R(1'b0));
  CARRY4 \r_V_reg_314_reg[28]_i_1 
       (.CI(\r_V_reg_314_reg[24]_i_1_n_0 ),
        .CO({\r_V_reg_314_reg[28]_i_1_n_0 ,\r_V_reg_314_reg[28]_i_1_n_1 ,\r_V_reg_314_reg[28]_i_1_n_2 ,\r_V_reg_314_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[28:25]),
        .O(r_V_fu_235_p2[28:25]),
        .S({\r_V_reg_314[28]_i_2_n_0 ,\r_V_reg_314[28]_i_3_n_0 ,\r_V_reg_314[28]_i_4_n_0 ,\r_V_reg_314[28]_i_5_n_0 }));
  FDRE \r_V_reg_314_reg[29] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[29]),
        .Q(r_V_reg_314[29]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[2] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[2]),
        .Q(r_V_reg_314[2]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[30] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[30]),
        .Q(r_V_reg_314[30]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[31] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[31]),
        .Q(r_V_reg_314[31]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[32] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[32]),
        .Q(r_V_reg_314[32]),
        .R(1'b0));
  CARRY4 \r_V_reg_314_reg[32]_i_1 
       (.CI(\r_V_reg_314_reg[28]_i_1_n_0 ),
        .CO({\NLW_r_V_reg_314_reg[32]_i_1_CO_UNCONNECTED [3],\r_V_reg_314_reg[32]_i_1_n_1 ,\r_V_reg_314_reg[32]_i_1_n_2 ,\r_V_reg_314_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,out[31:29]}),
        .O(r_V_fu_235_p2[32:29]),
        .S({1'b1,\r_V_reg_314[32]_i_2_n_0 ,\r_V_reg_314[32]_i_3_n_0 ,\r_V_reg_314[32]_i_4_n_0 }));
  FDRE \r_V_reg_314_reg[3] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[3]),
        .Q(r_V_reg_314[3]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[4] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[4]),
        .Q(r_V_reg_314[4]),
        .R(1'b0));
  CARRY4 \r_V_reg_314_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\r_V_reg_314_reg[4]_i_1_n_0 ,\r_V_reg_314_reg[4]_i_1_n_1 ,\r_V_reg_314_reg[4]_i_1_n_2 ,\r_V_reg_314_reg[4]_i_1_n_3 }),
        .CYINIT(out[0]),
        .DI(out[4:1]),
        .O(r_V_fu_235_p2[4:1]),
        .S({\r_V_reg_314[4]_i_2_n_0 ,\r_V_reg_314[4]_i_3_n_0 ,\r_V_reg_314[4]_i_4_n_0 ,\r_V_reg_314[4]_i_5_n_0 }));
  FDRE \r_V_reg_314_reg[5] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[5]),
        .Q(r_V_reg_314[5]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[6] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[6]),
        .Q(r_V_reg_314[6]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[7] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[7]),
        .Q(r_V_reg_314[7]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[8] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[8]),
        .Q(r_V_reg_314[8]),
        .R(1'b0));
  CARRY4 \r_V_reg_314_reg[8]_i_1 
       (.CI(\r_V_reg_314_reg[4]_i_1_n_0 ),
        .CO({\r_V_reg_314_reg[8]_i_1_n_0 ,\r_V_reg_314_reg[8]_i_1_n_1 ,\r_V_reg_314_reg[8]_i_1_n_2 ,\r_V_reg_314_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[8:5]),
        .O(r_V_fu_235_p2[8:5]),
        .S({\r_V_reg_314[8]_i_2_n_0 ,\r_V_reg_314[8]_i_3_n_0 ,\r_V_reg_314[8]_i_4_n_0 ,\r_V_reg_314[8]_i_5_n_0 }));
  FDRE \r_V_reg_314_reg[9] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[9]),
        .Q(r_V_reg_314[9]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[0] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [0]),
        .Q(rows_V_reg_304[0]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[10] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [10]),
        .Q(rows_V_reg_304[10]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[11] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [11]),
        .Q(rows_V_reg_304[11]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[12] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [12]),
        .Q(rows_V_reg_304[12]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[13] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [13]),
        .Q(rows_V_reg_304[13]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[14] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [14]),
        .Q(rows_V_reg_304[14]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[15] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [15]),
        .Q(rows_V_reg_304[15]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[16] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [16]),
        .Q(rows_V_reg_304[16]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[17] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [17]),
        .Q(rows_V_reg_304[17]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[18] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [18]),
        .Q(rows_V_reg_304[18]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[19] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [19]),
        .Q(rows_V_reg_304[19]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[1] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [1]),
        .Q(rows_V_reg_304[1]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[20] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [20]),
        .Q(rows_V_reg_304[20]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[21] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [21]),
        .Q(rows_V_reg_304[21]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[22] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [22]),
        .Q(rows_V_reg_304[22]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[23] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [23]),
        .Q(rows_V_reg_304[23]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[24] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [24]),
        .Q(rows_V_reg_304[24]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[25] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [25]),
        .Q(rows_V_reg_304[25]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[26] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [26]),
        .Q(rows_V_reg_304[26]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[27] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [27]),
        .Q(rows_V_reg_304[27]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[28] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [28]),
        .Q(rows_V_reg_304[28]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[29] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [29]),
        .Q(rows_V_reg_304[29]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[2] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [2]),
        .Q(rows_V_reg_304[2]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[30] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [30]),
        .Q(rows_V_reg_304[30]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[31] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [31]),
        .Q(rows_V_reg_304[31]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[3] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [3]),
        .Q(rows_V_reg_304[3]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[4] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [4]),
        .Q(rows_V_reg_304[4]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[5] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [5]),
        .Q(rows_V_reg_304[5]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[6] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [6]),
        .Q(rows_V_reg_304[6]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[7] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [7]),
        .Q(rows_V_reg_304[7]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[8] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [8]),
        .Q(rows_V_reg_304[8]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[9] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [9]),
        .Q(rows_V_reg_304[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFDF0000)) 
    \t_V_1_reg_220[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm[3]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_NS_fsm1),
        .O(t_V_1_reg_220));
  LUT4 #(
    .INIT(16'h0020)) 
    \t_V_1_reg_220[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm[3]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .O(t_V_1_reg_2200));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_1_reg_220[0]_i_4 
       (.I0(t_V_1_reg_220_reg[0]),
        .O(\t_V_1_reg_220[0]_i_4_n_0 ));
  FDRE \t_V_1_reg_220_reg[0] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[0]_i_3_n_7 ),
        .Q(t_V_1_reg_220_reg[0]),
        .R(t_V_1_reg_220));
  CARRY4 \t_V_1_reg_220_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_1_reg_220_reg[0]_i_3_n_0 ,\t_V_1_reg_220_reg[0]_i_3_n_1 ,\t_V_1_reg_220_reg[0]_i_3_n_2 ,\t_V_1_reg_220_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_1_reg_220_reg[0]_i_3_n_4 ,\t_V_1_reg_220_reg[0]_i_3_n_5 ,\t_V_1_reg_220_reg[0]_i_3_n_6 ,\t_V_1_reg_220_reg[0]_i_3_n_7 }),
        .S({t_V_1_reg_220_reg[3:1],\t_V_1_reg_220[0]_i_4_n_0 }));
  FDRE \t_V_1_reg_220_reg[10] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[8]_i_1_n_5 ),
        .Q(t_V_1_reg_220_reg[10]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[11] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[8]_i_1_n_4 ),
        .Q(t_V_1_reg_220_reg[11]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[12] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[12]_i_1_n_7 ),
        .Q(t_V_1_reg_220_reg[12]),
        .R(t_V_1_reg_220));
  CARRY4 \t_V_1_reg_220_reg[12]_i_1 
       (.CI(\t_V_1_reg_220_reg[8]_i_1_n_0 ),
        .CO({\t_V_1_reg_220_reg[12]_i_1_n_0 ,\t_V_1_reg_220_reg[12]_i_1_n_1 ,\t_V_1_reg_220_reg[12]_i_1_n_2 ,\t_V_1_reg_220_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_220_reg[12]_i_1_n_4 ,\t_V_1_reg_220_reg[12]_i_1_n_5 ,\t_V_1_reg_220_reg[12]_i_1_n_6 ,\t_V_1_reg_220_reg[12]_i_1_n_7 }),
        .S(t_V_1_reg_220_reg[15:12]));
  FDRE \t_V_1_reg_220_reg[13] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[12]_i_1_n_6 ),
        .Q(t_V_1_reg_220_reg[13]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[14] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[12]_i_1_n_5 ),
        .Q(t_V_1_reg_220_reg[14]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[15] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[12]_i_1_n_4 ),
        .Q(t_V_1_reg_220_reg[15]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[16] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[16]_i_1_n_7 ),
        .Q(t_V_1_reg_220_reg[16]),
        .R(t_V_1_reg_220));
  CARRY4 \t_V_1_reg_220_reg[16]_i_1 
       (.CI(\t_V_1_reg_220_reg[12]_i_1_n_0 ),
        .CO({\t_V_1_reg_220_reg[16]_i_1_n_0 ,\t_V_1_reg_220_reg[16]_i_1_n_1 ,\t_V_1_reg_220_reg[16]_i_1_n_2 ,\t_V_1_reg_220_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_220_reg[16]_i_1_n_4 ,\t_V_1_reg_220_reg[16]_i_1_n_5 ,\t_V_1_reg_220_reg[16]_i_1_n_6 ,\t_V_1_reg_220_reg[16]_i_1_n_7 }),
        .S(t_V_1_reg_220_reg[19:16]));
  FDRE \t_V_1_reg_220_reg[17] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[16]_i_1_n_6 ),
        .Q(t_V_1_reg_220_reg[17]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[18] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[16]_i_1_n_5 ),
        .Q(t_V_1_reg_220_reg[18]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[19] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[16]_i_1_n_4 ),
        .Q(t_V_1_reg_220_reg[19]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[1] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[0]_i_3_n_6 ),
        .Q(t_V_1_reg_220_reg[1]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[20] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[20]_i_1_n_7 ),
        .Q(t_V_1_reg_220_reg[20]),
        .R(t_V_1_reg_220));
  CARRY4 \t_V_1_reg_220_reg[20]_i_1 
       (.CI(\t_V_1_reg_220_reg[16]_i_1_n_0 ),
        .CO({\t_V_1_reg_220_reg[20]_i_1_n_0 ,\t_V_1_reg_220_reg[20]_i_1_n_1 ,\t_V_1_reg_220_reg[20]_i_1_n_2 ,\t_V_1_reg_220_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_220_reg[20]_i_1_n_4 ,\t_V_1_reg_220_reg[20]_i_1_n_5 ,\t_V_1_reg_220_reg[20]_i_1_n_6 ,\t_V_1_reg_220_reg[20]_i_1_n_7 }),
        .S(t_V_1_reg_220_reg[23:20]));
  FDRE \t_V_1_reg_220_reg[21] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[20]_i_1_n_6 ),
        .Q(t_V_1_reg_220_reg[21]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[22] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[20]_i_1_n_5 ),
        .Q(t_V_1_reg_220_reg[22]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[23] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[20]_i_1_n_4 ),
        .Q(t_V_1_reg_220_reg[23]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[24] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[24]_i_1_n_7 ),
        .Q(t_V_1_reg_220_reg[24]),
        .R(t_V_1_reg_220));
  CARRY4 \t_V_1_reg_220_reg[24]_i_1 
       (.CI(\t_V_1_reg_220_reg[20]_i_1_n_0 ),
        .CO({\t_V_1_reg_220_reg[24]_i_1_n_0 ,\t_V_1_reg_220_reg[24]_i_1_n_1 ,\t_V_1_reg_220_reg[24]_i_1_n_2 ,\t_V_1_reg_220_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_220_reg[24]_i_1_n_4 ,\t_V_1_reg_220_reg[24]_i_1_n_5 ,\t_V_1_reg_220_reg[24]_i_1_n_6 ,\t_V_1_reg_220_reg[24]_i_1_n_7 }),
        .S(t_V_1_reg_220_reg[27:24]));
  FDRE \t_V_1_reg_220_reg[25] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[24]_i_1_n_6 ),
        .Q(t_V_1_reg_220_reg[25]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[26] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[24]_i_1_n_5 ),
        .Q(t_V_1_reg_220_reg[26]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[27] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[24]_i_1_n_4 ),
        .Q(t_V_1_reg_220_reg[27]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[28] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[28]_i_1_n_7 ),
        .Q(t_V_1_reg_220_reg[28]),
        .R(t_V_1_reg_220));
  CARRY4 \t_V_1_reg_220_reg[28]_i_1 
       (.CI(\t_V_1_reg_220_reg[24]_i_1_n_0 ),
        .CO({\NLW_t_V_1_reg_220_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_1_reg_220_reg[28]_i_1_n_1 ,\t_V_1_reg_220_reg[28]_i_1_n_2 ,\t_V_1_reg_220_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_220_reg[28]_i_1_n_4 ,\t_V_1_reg_220_reg[28]_i_1_n_5 ,\t_V_1_reg_220_reg[28]_i_1_n_6 ,\t_V_1_reg_220_reg[28]_i_1_n_7 }),
        .S(t_V_1_reg_220_reg[31:28]));
  FDRE \t_V_1_reg_220_reg[29] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[28]_i_1_n_6 ),
        .Q(t_V_1_reg_220_reg[29]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[2] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[0]_i_3_n_5 ),
        .Q(t_V_1_reg_220_reg[2]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[30] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[28]_i_1_n_5 ),
        .Q(t_V_1_reg_220_reg[30]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[31] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[28]_i_1_n_4 ),
        .Q(t_V_1_reg_220_reg[31]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[3] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[0]_i_3_n_4 ),
        .Q(t_V_1_reg_220_reg[3]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[4] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[4]_i_1_n_7 ),
        .Q(t_V_1_reg_220_reg[4]),
        .R(t_V_1_reg_220));
  CARRY4 \t_V_1_reg_220_reg[4]_i_1 
       (.CI(\t_V_1_reg_220_reg[0]_i_3_n_0 ),
        .CO({\t_V_1_reg_220_reg[4]_i_1_n_0 ,\t_V_1_reg_220_reg[4]_i_1_n_1 ,\t_V_1_reg_220_reg[4]_i_1_n_2 ,\t_V_1_reg_220_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_220_reg[4]_i_1_n_4 ,\t_V_1_reg_220_reg[4]_i_1_n_5 ,\t_V_1_reg_220_reg[4]_i_1_n_6 ,\t_V_1_reg_220_reg[4]_i_1_n_7 }),
        .S(t_V_1_reg_220_reg[7:4]));
  FDRE \t_V_1_reg_220_reg[5] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[4]_i_1_n_6 ),
        .Q(t_V_1_reg_220_reg[5]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[6] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[4]_i_1_n_5 ),
        .Q(t_V_1_reg_220_reg[6]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[7] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[4]_i_1_n_4 ),
        .Q(t_V_1_reg_220_reg[7]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[8] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[8]_i_1_n_7 ),
        .Q(t_V_1_reg_220_reg[8]),
        .R(t_V_1_reg_220));
  CARRY4 \t_V_1_reg_220_reg[8]_i_1 
       (.CI(\t_V_1_reg_220_reg[4]_i_1_n_0 ),
        .CO({\t_V_1_reg_220_reg[8]_i_1_n_0 ,\t_V_1_reg_220_reg[8]_i_1_n_1 ,\t_V_1_reg_220_reg[8]_i_1_n_2 ,\t_V_1_reg_220_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_220_reg[8]_i_1_n_4 ,\t_V_1_reg_220_reg[8]_i_1_n_5 ,\t_V_1_reg_220_reg[8]_i_1_n_6 ,\t_V_1_reg_220_reg[8]_i_1_n_7 }),
        .S(t_V_1_reg_220_reg[11:8]));
  FDRE \t_V_1_reg_220_reg[9] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[8]_i_1_n_6 ),
        .Q(t_V_1_reg_220_reg[9]),
        .R(t_V_1_reg_220));
  LUT5 #(
    .INIT(32'h00008000)) 
    \t_V_reg_209[31]_i_1 
       (.I0(dst_rows_V_c_empty_n),
        .I1(Mat2AXIvideo_U0_ap_start),
        .I2(dst_cols_V_c_empty_n),
        .I3(Q),
        .I4(ap_CS_fsm_state6),
        .O(t_V_reg_209));
  FDRE \t_V_reg_209_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[0]),
        .Q(\t_V_reg_209_reg_n_0_[0] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[10]),
        .Q(\t_V_reg_209_reg_n_0_[10] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[11]),
        .Q(\t_V_reg_209_reg_n_0_[11] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[12]),
        .Q(\t_V_reg_209_reg_n_0_[12] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[13]),
        .Q(\t_V_reg_209_reg_n_0_[13] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[14]),
        .Q(\t_V_reg_209_reg_n_0_[14] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[15]),
        .Q(\t_V_reg_209_reg_n_0_[15] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[16]),
        .Q(\t_V_reg_209_reg_n_0_[16] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[17]),
        .Q(\t_V_reg_209_reg_n_0_[17] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[18]),
        .Q(\t_V_reg_209_reg_n_0_[18] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[19]),
        .Q(\t_V_reg_209_reg_n_0_[19] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[1]),
        .Q(\t_V_reg_209_reg_n_0_[1] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[20]),
        .Q(\t_V_reg_209_reg_n_0_[20] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[21]),
        .Q(\t_V_reg_209_reg_n_0_[21] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[22]),
        .Q(\t_V_reg_209_reg_n_0_[22] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[23]),
        .Q(\t_V_reg_209_reg_n_0_[23] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[24]),
        .Q(\t_V_reg_209_reg_n_0_[24] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[25]),
        .Q(\t_V_reg_209_reg_n_0_[25] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[26]),
        .Q(\t_V_reg_209_reg_n_0_[26] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[27]),
        .Q(\t_V_reg_209_reg_n_0_[27] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[28]),
        .Q(\t_V_reg_209_reg_n_0_[28] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[29]),
        .Q(\t_V_reg_209_reg_n_0_[29] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[2]),
        .Q(\t_V_reg_209_reg_n_0_[2] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[30]),
        .Q(\t_V_reg_209_reg_n_0_[30] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[31]),
        .Q(\t_V_reg_209_reg_n_0_[31] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[3]),
        .Q(\t_V_reg_209_reg_n_0_[3] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[4]),
        .Q(\t_V_reg_209_reg_n_0_[4] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[5]),
        .Q(\t_V_reg_209_reg_n_0_[5] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[6]),
        .Q(\t_V_reg_209_reg_n_0_[6] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[7]),
        .Q(\t_V_reg_209_reg_n_0_[7] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[8]),
        .Q(\t_V_reg_209_reg_n_0_[8] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[9]),
        .Q(\t_V_reg_209_reg_n_0_[9] ),
        .R(t_V_reg_209));
  LUT6 #(
    .INIT(64'h00000000EAAAAAAA)) 
    \tmp_user_V_fu_146[0]_i_1 
       (.I0(tmp_user_V_fu_146),
        .I1(Q),
        .I2(dst_cols_V_c_empty_n),
        .I3(Mat2AXIvideo_U0_ap_start),
        .I4(dst_rows_V_c_empty_n),
        .I5(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .O(\tmp_user_V_fu_146[0]_i_1_n_0 ));
  FDRE \tmp_user_V_fu_146_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_user_V_fu_146[0]_i_1_n_0 ),
        .Q(tmp_user_V_fu_146),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module cv_ov5640_gaussian_0_0_fifo_w32_d2_A
   (src_cols_V_c14_full_n,
    src_cols_V_c14_empty_n,
    \cols_V_reg_472_reg[31] ,
    ap_clk,
    shiftReg_ce,
    GaussianBlur_U0_p_src_cols_V_read,
    ap_rst_n,
    D,
    ap_rst_n_inv,
    E);
  output src_cols_V_c14_full_n;
  output src_cols_V_c14_empty_n;
  output [31:0]\cols_V_reg_472_reg[31] ;
  input ap_clk;
  input shiftReg_ce;
  input GaussianBlur_U0_p_src_cols_V_read;
  input ap_rst_n;
  input [31:0]D;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [31:0]D;
  wire [0:0]E;
  wire GaussianBlur_U0_p_src_cols_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]\cols_V_reg_472_reg[31] ;
  wire internal_empty_n_i_1__11_n_0;
  wire internal_full_n_i_1__12_n_0;
  wire \mOutPtr[0]_i_1__10_n_0 ;
  wire \mOutPtr[1]_i_1__9_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;
  wire src_cols_V_c14_empty_n;
  wire src_cols_V_c14_full_n;

  cv_ov5640_gaussian_0_0_fifo_w32_d2_A_shiftReg_13 U_fifo_w32_d2_A_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .\cols_V_reg_472_reg[31] (\cols_V_reg_472_reg[31] ),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__11
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(ap_rst_n),
        .I3(GaussianBlur_U0_p_src_cols_V_read),
        .I4(shiftReg_ce),
        .I5(src_cols_V_c14_empty_n),
        .O(internal_empty_n_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_0),
        .Q(src_cols_V_c14_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1__12
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(src_cols_V_c14_full_n),
        .I3(shiftReg_ce),
        .I4(GaussianBlur_U0_p_src_cols_V_read),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__12_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_0),
        .Q(src_cols_V_c14_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__9 
       (.I0(GaussianBlur_U0_p_src_cols_V_read),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__9_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module cv_ov5640_gaussian_0_0_fifo_w32_d2_A_3
   (src_cols_V_c_full_n,
    src_cols_V_c_empty_n,
    internal_empty_n_reg_0,
    src_cols_V_c_dout,
    ap_clk,
    shiftReg_ce,
    shiftReg_ce_0,
    ap_rst_n,
    src_cols_V_c14_full_n,
    src_rows_V_c13_full_n,
    src_rows_V_c_empty_n,
    \ap_CS_fsm_reg[0] ,
    ap_rst_n_inv,
    E,
    D);
  output src_cols_V_c_full_n;
  output src_cols_V_c_empty_n;
  output internal_empty_n_reg_0;
  output [31:0]src_cols_V_c_dout;
  input ap_clk;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input ap_rst_n;
  input src_cols_V_c14_full_n;
  input src_rows_V_c13_full_n;
  input src_rows_V_c_empty_n;
  input \ap_CS_fsm_reg[0] ;
  input ap_rst_n_inv;
  input [0:0]E;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]E;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__7_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__8_n_0;
  wire \mOutPtr[0]_i_1__8_n_0 ;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire src_cols_V_c14_full_n;
  wire [31:0]src_cols_V_c_dout;
  wire src_cols_V_c_empty_n;
  wire src_cols_V_c_full_n;
  wire src_rows_V_c13_full_n;
  wire src_rows_V_c_empty_n;

  cv_ov5640_gaussian_0_0_fifo_w32_d2_A_shiftReg_12 U_fifo_w32_d2_A_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce),
        .src_cols_V_c_dout(src_cols_V_c_dout));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(src_cols_V_c_empty_n),
        .I1(src_cols_V_c14_full_n),
        .I2(src_rows_V_c13_full_n),
        .I3(src_rows_V_c_empty_n),
        .I4(\ap_CS_fsm_reg[0] ),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__7
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(ap_rst_n),
        .I3(shiftReg_ce_0),
        .I4(shiftReg_ce),
        .I5(src_cols_V_c_empty_n),
        .O(internal_empty_n_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_0),
        .Q(src_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1__8
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(src_cols_V_c_full_n),
        .I3(shiftReg_ce),
        .I4(shiftReg_ce_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__8_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_0),
        .Q(src_cols_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__6 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module cv_ov5640_gaussian_0_0_fifo_w32_d2_A_7
   (src_rows_V_c13_full_n,
    src_rows_V_c13_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    GaussianBlur_U0_p_src_cols_V_read,
    shiftReg_ce,
    \SRL_SIG_reg[1][31] ,
    ap_rst_n_inv,
    E);
  output src_rows_V_c13_full_n;
  output src_rows_V_c13_empty_n;
  output [31:0]D;
  input ap_clk;
  input ap_rst_n;
  input GaussianBlur_U0_p_src_cols_V_read;
  input shiftReg_ce;
  input [31:0]\SRL_SIG_reg[1][31] ;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [31:0]D;
  wire [0:0]E;
  wire GaussianBlur_U0_p_src_cols_V_read;
  wire [31:0]\SRL_SIG_reg[1][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__10_n_0;
  wire internal_full_n_i_1__11_n_0;
  wire \mOutPtr[0]_i_1__9_n_0 ;
  wire \mOutPtr[1]_i_2__3_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;
  wire src_rows_V_c13_empty_n;
  wire src_rows_V_c13_full_n;

  cv_ov5640_gaussian_0_0_fifo_w32_d2_A_shiftReg_9 U_fifo_w32_d2_A_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .\SRL_SIG_reg[1][31]_0 (\SRL_SIG_reg[1][31] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__10
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(ap_rst_n),
        .I3(GaussianBlur_U0_p_src_cols_V_read),
        .I4(shiftReg_ce),
        .I5(src_rows_V_c13_empty_n),
        .O(internal_empty_n_i_1__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_0),
        .Q(src_rows_V_c13_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1__11
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(src_rows_V_c13_full_n),
        .I3(shiftReg_ce),
        .I4(GaussianBlur_U0_p_src_cols_V_read),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__11_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_0),
        .Q(src_rows_V_c13_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_2__3 
       (.I0(GaussianBlur_U0_p_src_cols_V_read),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_2__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module cv_ov5640_gaussian_0_0_fifo_w32_d2_A_8
   (src_rows_V_c_full_n,
    src_rows_V_c_empty_n,
    src_rows_V_c_dout,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    shiftReg_ce_0,
    ap_rst_n_inv,
    E,
    D);
  output src_rows_V_c_full_n;
  output src_rows_V_c_empty_n;
  output [31:0]src_rows_V_c_dout;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input ap_rst_n_inv;
  input [0:0]E;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__6_n_0;
  wire internal_full_n_i_1__7_n_0;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[1]_i_2__2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire [31:0]src_rows_V_c_dout;
  wire src_rows_V_c_empty_n;
  wire src_rows_V_c_full_n;

  cv_ov5640_gaussian_0_0_fifo_w32_d2_A_shiftReg U_fifo_w32_d2_A_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .shiftReg_ce_0(shiftReg_ce_0),
        .src_rows_V_c_dout(src_rows_V_c_dout));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__6
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(ap_rst_n),
        .I3(shiftReg_ce),
        .I4(shiftReg_ce_0),
        .I5(src_rows_V_c_empty_n),
        .O(internal_empty_n_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_0),
        .Q(src_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1__7
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(src_rows_V_c_full_n),
        .I3(shiftReg_ce_0),
        .I4(shiftReg_ce),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__7_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_0),
        .Q(src_rows_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_2__2 
       (.I0(shiftReg_ce),
        .I1(shiftReg_ce_0),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module cv_ov5640_gaussian_0_0_fifo_w32_d2_A_shiftReg
   (src_rows_V_c_dout,
    Q,
    shiftReg_ce_0,
    D,
    ap_clk);
  output [31:0]src_rows_V_c_dout;
  input [1:0]Q;
  input shiftReg_ce_0;
  input [31:0]D;
  input ap_clk;

  wire [31:0]D;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce_0;
  wire [31:0]src_rows_V_c_dout;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_467[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(src_rows_V_c_dout[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_467[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(src_rows_V_c_dout[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_467[11]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(src_rows_V_c_dout[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_467[12]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(src_rows_V_c_dout[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_467[13]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(src_rows_V_c_dout[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_467[14]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(src_rows_V_c_dout[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_467[15]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(src_rows_V_c_dout[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_467[16]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [16]),
        .O(src_rows_V_c_dout[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_467[17]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [17]),
        .O(src_rows_V_c_dout[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_467[18]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [18]),
        .O(src_rows_V_c_dout[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_467[19]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [19]),
        .O(src_rows_V_c_dout[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_467[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(src_rows_V_c_dout[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_467[20]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [20]),
        .O(src_rows_V_c_dout[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_467[21]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [21]),
        .O(src_rows_V_c_dout[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_467[22]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [22]),
        .O(src_rows_V_c_dout[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_467[23]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [23]),
        .O(src_rows_V_c_dout[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_467[24]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [24]),
        .O(src_rows_V_c_dout[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_467[25]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [25]),
        .O(src_rows_V_c_dout[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_467[26]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [26]),
        .O(src_rows_V_c_dout[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_467[27]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [27]),
        .O(src_rows_V_c_dout[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_467[28]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [28]),
        .O(src_rows_V_c_dout[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_467[29]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [29]),
        .O(src_rows_V_c_dout[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_467[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(src_rows_V_c_dout[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_467[30]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [30]),
        .O(src_rows_V_c_dout[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_467[31]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [31]),
        .O(src_rows_V_c_dout[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_467[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(src_rows_V_c_dout[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_467[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(src_rows_V_c_dout[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_467[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(src_rows_V_c_dout[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_467[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(src_rows_V_c_dout[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_467[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(src_rows_V_c_dout[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_467[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(src_rows_V_c_dout[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_467[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(src_rows_V_c_dout[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module cv_ov5640_gaussian_0_0_fifo_w32_d2_A_shiftReg_12
   (src_cols_V_c_dout,
    Q,
    shiftReg_ce,
    D,
    ap_clk);
  output [31:0]src_cols_V_c_dout;
  input [1:0]Q;
  input shiftReg_ce;
  input [31:0]D;
  input ap_clk;

  wire [31:0]D;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;
  wire [31:0]src_cols_V_c_dout;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_472[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(src_cols_V_c_dout[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_472[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(src_cols_V_c_dout[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_472[11]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(src_cols_V_c_dout[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_472[12]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(src_cols_V_c_dout[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_472[13]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(src_cols_V_c_dout[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_472[14]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(src_cols_V_c_dout[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_472[15]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(src_cols_V_c_dout[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_472[16]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [16]),
        .O(src_cols_V_c_dout[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_472[17]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [17]),
        .O(src_cols_V_c_dout[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_472[18]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [18]),
        .O(src_cols_V_c_dout[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_472[19]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [19]),
        .O(src_cols_V_c_dout[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_472[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(src_cols_V_c_dout[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_472[20]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [20]),
        .O(src_cols_V_c_dout[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_472[21]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [21]),
        .O(src_cols_V_c_dout[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_472[22]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [22]),
        .O(src_cols_V_c_dout[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_472[23]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [23]),
        .O(src_cols_V_c_dout[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_472[24]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [24]),
        .O(src_cols_V_c_dout[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_472[25]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [25]),
        .O(src_cols_V_c_dout[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_472[26]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [26]),
        .O(src_cols_V_c_dout[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_472[27]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [27]),
        .O(src_cols_V_c_dout[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_472[28]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [28]),
        .O(src_cols_V_c_dout[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_472[29]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [29]),
        .O(src_cols_V_c_dout[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_472[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(src_cols_V_c_dout[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_472[30]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [30]),
        .O(src_cols_V_c_dout[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_472[31]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [31]),
        .O(src_cols_V_c_dout[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_472[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(src_cols_V_c_dout[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_472[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(src_cols_V_c_dout[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_472[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(src_cols_V_c_dout[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_472[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(src_cols_V_c_dout[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_472[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(src_cols_V_c_dout[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_472[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(src_cols_V_c_dout[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_472[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(src_cols_V_c_dout[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module cv_ov5640_gaussian_0_0_fifo_w32_d2_A_shiftReg_13
   (\cols_V_reg_472_reg[31] ,
    D,
    Q,
    shiftReg_ce,
    ap_clk);
  output [31:0]\cols_V_reg_472_reg[31] ;
  input [31:0]D;
  input [1:0]Q;
  input shiftReg_ce;
  input ap_clk;

  wire [31:0]D;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[1]_0 ;
  wire ap_clk;
  wire [31:0]\cols_V_reg_472_reg[31] ;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[1]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[1]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[1]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[1]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[1]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[1]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[16]),
        .Q(\SRL_SIG_reg[1]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[17]),
        .Q(\SRL_SIG_reg[1]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[18]),
        .Q(\SRL_SIG_reg[1]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[19]),
        .Q(\SRL_SIG_reg[1]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[1]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[20]),
        .Q(\SRL_SIG_reg[1]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[21]),
        .Q(\SRL_SIG_reg[1]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[22]),
        .Q(\SRL_SIG_reg[1]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[23]),
        .Q(\SRL_SIG_reg[1]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[24]),
        .Q(\SRL_SIG_reg[1]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[25]),
        .Q(\SRL_SIG_reg[1]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[26]),
        .Q(\SRL_SIG_reg[1]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[27]),
        .Q(\SRL_SIG_reg[1]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[28]),
        .Q(\SRL_SIG_reg[1]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[29]),
        .Q(\SRL_SIG_reg[1]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[1]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[30]),
        .Q(\SRL_SIG_reg[1]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[31]),
        .Q(\SRL_SIG_reg[1]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[1]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[1]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[1]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[1]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[1]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[1]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[1]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_cols_V_read_reg_163[0]_i_1 
       (.I0(D[0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .O(\cols_V_reg_472_reg[31] [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_cols_V_read_reg_163[10]_i_1 
       (.I0(D[10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [10]),
        .O(\cols_V_reg_472_reg[31] [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_cols_V_read_reg_163[11]_i_1 
       (.I0(D[11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [11]),
        .O(\cols_V_reg_472_reg[31] [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_cols_V_read_reg_163[12]_i_1 
       (.I0(D[12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [12]),
        .O(\cols_V_reg_472_reg[31] [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_cols_V_read_reg_163[13]_i_1 
       (.I0(D[13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [13]),
        .O(\cols_V_reg_472_reg[31] [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_cols_V_read_reg_163[14]_i_1 
       (.I0(D[14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [14]),
        .O(\cols_V_reg_472_reg[31] [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_cols_V_read_reg_163[15]_i_1 
       (.I0(D[15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [15]),
        .O(\cols_V_reg_472_reg[31] [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_cols_V_read_reg_163[16]_i_1 
       (.I0(D[16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [16]),
        .O(\cols_V_reg_472_reg[31] [16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_cols_V_read_reg_163[17]_i_1 
       (.I0(D[17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [17]),
        .O(\cols_V_reg_472_reg[31] [17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_cols_V_read_reg_163[18]_i_1 
       (.I0(D[18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [18]),
        .O(\cols_V_reg_472_reg[31] [18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_cols_V_read_reg_163[19]_i_1 
       (.I0(D[19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [19]),
        .O(\cols_V_reg_472_reg[31] [19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_cols_V_read_reg_163[1]_i_1 
       (.I0(D[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [1]),
        .O(\cols_V_reg_472_reg[31] [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_cols_V_read_reg_163[20]_i_1 
       (.I0(D[20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [20]),
        .O(\cols_V_reg_472_reg[31] [20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_cols_V_read_reg_163[21]_i_1 
       (.I0(D[21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [21]),
        .O(\cols_V_reg_472_reg[31] [21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_cols_V_read_reg_163[22]_i_1 
       (.I0(D[22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [22]),
        .O(\cols_V_reg_472_reg[31] [22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_cols_V_read_reg_163[23]_i_1 
       (.I0(D[23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [23]),
        .O(\cols_V_reg_472_reg[31] [23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_cols_V_read_reg_163[24]_i_1 
       (.I0(D[24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [24]),
        .O(\cols_V_reg_472_reg[31] [24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_cols_V_read_reg_163[25]_i_1 
       (.I0(D[25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [25]),
        .O(\cols_V_reg_472_reg[31] [25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_cols_V_read_reg_163[26]_i_1 
       (.I0(D[26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [26]),
        .O(\cols_V_reg_472_reg[31] [26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_cols_V_read_reg_163[27]_i_1 
       (.I0(D[27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [27]),
        .O(\cols_V_reg_472_reg[31] [27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_cols_V_read_reg_163[28]_i_1 
       (.I0(D[28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [28]),
        .O(\cols_V_reg_472_reg[31] [28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_cols_V_read_reg_163[29]_i_1 
       (.I0(D[29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [29]),
        .O(\cols_V_reg_472_reg[31] [29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_cols_V_read_reg_163[2]_i_1 
       (.I0(D[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [2]),
        .O(\cols_V_reg_472_reg[31] [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_cols_V_read_reg_163[30]_i_1 
       (.I0(D[30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [30]),
        .O(\cols_V_reg_472_reg[31] [30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_cols_V_read_reg_163[31]_i_1 
       (.I0(D[31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [31]),
        .O(\cols_V_reg_472_reg[31] [31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_cols_V_read_reg_163[3]_i_1 
       (.I0(D[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .O(\cols_V_reg_472_reg[31] [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_cols_V_read_reg_163[4]_i_1 
       (.I0(D[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [4]),
        .O(\cols_V_reg_472_reg[31] [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_cols_V_read_reg_163[5]_i_1 
       (.I0(D[5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .O(\cols_V_reg_472_reg[31] [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_cols_V_read_reg_163[6]_i_1 
       (.I0(D[6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [6]),
        .O(\cols_V_reg_472_reg[31] [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_cols_V_read_reg_163[7]_i_1 
       (.I0(D[7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [7]),
        .O(\cols_V_reg_472_reg[31] [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_cols_V_read_reg_163[8]_i_1 
       (.I0(D[8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [8]),
        .O(\cols_V_reg_472_reg[31] [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_cols_V_read_reg_163[9]_i_1 
       (.I0(D[9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [9]),
        .O(\cols_V_reg_472_reg[31] [9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module cv_ov5640_gaussian_0_0_fifo_w32_d2_A_shiftReg_9
   (D,
    \SRL_SIG_reg[1][31]_0 ,
    Q,
    shiftReg_ce,
    ap_clk);
  output [31:0]D;
  input [31:0]\SRL_SIG_reg[1][31]_0 ;
  input [1:0]Q;
  input shiftReg_ce;
  input ap_clk;

  wire [31:0]D;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[1][31]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_0 ;
  wire ap_clk;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [0]),
        .Q(\SRL_SIG_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [10]),
        .Q(\SRL_SIG_reg[1]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [11]),
        .Q(\SRL_SIG_reg[1]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [12]),
        .Q(\SRL_SIG_reg[1]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [13]),
        .Q(\SRL_SIG_reg[1]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [14]),
        .Q(\SRL_SIG_reg[1]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [15]),
        .Q(\SRL_SIG_reg[1]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [16]),
        .Q(\SRL_SIG_reg[1]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [17]),
        .Q(\SRL_SIG_reg[1]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [18]),
        .Q(\SRL_SIG_reg[1]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [19]),
        .Q(\SRL_SIG_reg[1]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [1]),
        .Q(\SRL_SIG_reg[1]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [20]),
        .Q(\SRL_SIG_reg[1]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [21]),
        .Q(\SRL_SIG_reg[1]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [22]),
        .Q(\SRL_SIG_reg[1]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [23]),
        .Q(\SRL_SIG_reg[1]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [24]),
        .Q(\SRL_SIG_reg[1]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [25]),
        .Q(\SRL_SIG_reg[1]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [26]),
        .Q(\SRL_SIG_reg[1]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [27]),
        .Q(\SRL_SIG_reg[1]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [28]),
        .Q(\SRL_SIG_reg[1]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [29]),
        .Q(\SRL_SIG_reg[1]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [2]),
        .Q(\SRL_SIG_reg[1]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [30]),
        .Q(\SRL_SIG_reg[1]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [31]),
        .Q(\SRL_SIG_reg[1]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [3]),
        .Q(\SRL_SIG_reg[1]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [4]),
        .Q(\SRL_SIG_reg[1]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [5]),
        .Q(\SRL_SIG_reg[1]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [6]),
        .Q(\SRL_SIG_reg[1]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [7]),
        .Q(\SRL_SIG_reg[1]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [8]),
        .Q(\SRL_SIG_reg[1]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [9]),
        .Q(\SRL_SIG_reg[1]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_rows_V_read_reg_158[0]_i_1 
       (.I0(\SRL_SIG_reg[1][31]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_rows_V_read_reg_158[10]_i_1 
       (.I0(\SRL_SIG_reg[1][31]_0 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_rows_V_read_reg_158[11]_i_1 
       (.I0(\SRL_SIG_reg[1][31]_0 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_rows_V_read_reg_158[12]_i_1 
       (.I0(\SRL_SIG_reg[1][31]_0 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_rows_V_read_reg_158[13]_i_1 
       (.I0(\SRL_SIG_reg[1][31]_0 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_rows_V_read_reg_158[14]_i_1 
       (.I0(\SRL_SIG_reg[1][31]_0 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [14]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_rows_V_read_reg_158[15]_i_1 
       (.I0(\SRL_SIG_reg[1][31]_0 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_rows_V_read_reg_158[16]_i_1 
       (.I0(\SRL_SIG_reg[1][31]_0 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [16]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_rows_V_read_reg_158[17]_i_1 
       (.I0(\SRL_SIG_reg[1][31]_0 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [17]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_rows_V_read_reg_158[18]_i_1 
       (.I0(\SRL_SIG_reg[1][31]_0 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [18]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_rows_V_read_reg_158[19]_i_1 
       (.I0(\SRL_SIG_reg[1][31]_0 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [19]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_rows_V_read_reg_158[1]_i_1 
       (.I0(\SRL_SIG_reg[1][31]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_rows_V_read_reg_158[20]_i_1 
       (.I0(\SRL_SIG_reg[1][31]_0 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [20]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_rows_V_read_reg_158[21]_i_1 
       (.I0(\SRL_SIG_reg[1][31]_0 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [21]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_rows_V_read_reg_158[22]_i_1 
       (.I0(\SRL_SIG_reg[1][31]_0 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [22]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_rows_V_read_reg_158[23]_i_1 
       (.I0(\SRL_SIG_reg[1][31]_0 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [23]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_rows_V_read_reg_158[24]_i_1 
       (.I0(\SRL_SIG_reg[1][31]_0 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [24]),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_rows_V_read_reg_158[25]_i_1 
       (.I0(\SRL_SIG_reg[1][31]_0 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [25]),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_rows_V_read_reg_158[26]_i_1 
       (.I0(\SRL_SIG_reg[1][31]_0 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [26]),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_rows_V_read_reg_158[27]_i_1 
       (.I0(\SRL_SIG_reg[1][31]_0 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [27]),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_rows_V_read_reg_158[28]_i_1 
       (.I0(\SRL_SIG_reg[1][31]_0 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [28]),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_rows_V_read_reg_158[29]_i_1 
       (.I0(\SRL_SIG_reg[1][31]_0 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [29]),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_rows_V_read_reg_158[2]_i_1 
       (.I0(\SRL_SIG_reg[1][31]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_rows_V_read_reg_158[30]_i_1 
       (.I0(\SRL_SIG_reg[1][31]_0 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [30]),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_rows_V_read_reg_158[31]_i_2 
       (.I0(\SRL_SIG_reg[1][31]_0 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [31]),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_rows_V_read_reg_158[3]_i_1 
       (.I0(\SRL_SIG_reg[1][31]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_rows_V_read_reg_158[4]_i_1 
       (.I0(\SRL_SIG_reg[1][31]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_rows_V_read_reg_158[5]_i_1 
       (.I0(\SRL_SIG_reg[1][31]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_rows_V_read_reg_158[6]_i_1 
       (.I0(\SRL_SIG_reg[1][31]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_rows_V_read_reg_158[7]_i_1 
       (.I0(\SRL_SIG_reg[1][31]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_rows_V_read_reg_158[8]_i_1 
       (.I0(\SRL_SIG_reg[1][31]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_src_rows_V_read_reg_158[9]_i_1 
       (.I0(\SRL_SIG_reg[1][31]_0 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d4_A" *) 
module cv_ov5640_gaussian_0_0_fifo_w32_d4_A
   (dst_cols_V_c_full_n,
    dst_cols_V_c_empty_n,
    internal_full_n_reg_0,
    out,
    ap_clk,
    ap_rst_n,
    Mat2AXIvideo_U0_img_cols_V_read,
    shiftReg_ce,
    src_rows_V_c_full_n,
    dst_rows_V_c_full_n,
    src_cols_V_c_full_n,
    start_once_reg_reg,
    start_once_reg,
    Q,
    ap_rst_n_inv,
    E);
  output dst_cols_V_c_full_n;
  output dst_cols_V_c_empty_n;
  output internal_full_n_reg_0;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input Mat2AXIvideo_U0_img_cols_V_read;
  input shiftReg_ce;
  input src_rows_V_c_full_n;
  input dst_rows_V_c_full_n;
  input src_cols_V_c_full_n;
  input start_once_reg_reg;
  input start_once_reg;
  input [31:0]Q;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire Mat2AXIvideo_U0_img_cols_V_read;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dst_cols_V_c_empty_n;
  wire dst_cols_V_c_full_n;
  wire dst_rows_V_c_full_n;
  wire internal_empty_n_i_1__9_n_0;
  wire internal_empty_n_i_2__2_n_0;
  wire internal_full_n_i_1__10_n_0;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_1__7_n_0 ;
  wire \mOutPtr[2]_i_1__0_n_0 ;
  wire [31:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;
  wire src_cols_V_c_full_n;
  wire src_rows_V_c_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;

  cv_ov5640_gaussian_0_0_fifo_w32_d4_A_shiftReg_17 U_fifo_w32_d4_A_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .\cols_V_reg_309_reg[31] (Q),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFDF0F0000000000)) 
    internal_empty_n_i_1__9
       (.I0(internal_empty_n_i_2__2_n_0),
        .I1(mOutPtr[2]),
        .I2(Mat2AXIvideo_U0_img_cols_V_read),
        .I3(shiftReg_ce),
        .I4(dst_cols_V_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_empty_n_i_2__2
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(internal_empty_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_0),
        .Q(dst_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFD0FFFFFFF0FF)) 
    internal_full_n_i_1__10
       (.I0(shiftReg_addr),
        .I1(mOutPtr[0]),
        .I2(dst_cols_V_c_full_n),
        .I3(ap_rst_n),
        .I4(Mat2AXIvideo_U0_img_cols_V_read),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__10_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_0),
        .Q(dst_cols_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__7 
       (.I0(shiftReg_ce),
        .I1(Mat2AXIvideo_U0_img_cols_V_read),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h6AA96A6A)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(shiftReg_ce),
        .I4(Mat2AXIvideo_U0_img_cols_V_read),
        .O(\mOutPtr[2]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__7_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__0_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFFFFFF7FFF0000)) 
    start_once_reg_i_1__0
       (.I0(dst_cols_V_c_full_n),
        .I1(src_rows_V_c_full_n),
        .I2(dst_rows_V_c_full_n),
        .I3(src_cols_V_c_full_n),
        .I4(start_once_reg_reg),
        .I5(start_once_reg),
        .O(internal_full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d4_A" *) 
module cv_ov5640_gaussian_0_0_fifo_w32_d4_A_2
   (dst_rows_V_c_full_n,
    dst_rows_V_c_empty_n,
    out,
    ap_clk,
    Mat2AXIvideo_U0_img_cols_V_read,
    shiftReg_ce,
    ap_rst_n,
    Q,
    ap_rst_n_inv,
    E);
  output dst_rows_V_c_full_n;
  output dst_rows_V_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input Mat2AXIvideo_U0_img_cols_V_read;
  input shiftReg_ce;
  input ap_rst_n;
  input [31:0]Q;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire Mat2AXIvideo_U0_img_cols_V_read;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dst_rows_V_c_empty_n;
  wire dst_rows_V_c_full_n;
  wire internal_empty_n_i_1__8_n_0;
  wire internal_empty_n_i_2__1_n_0;
  wire internal_full_n_i_1__9_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[1]_i_1__8_n_0 ;
  wire \mOutPtr[2]_i_2__0_n_0 ;
  wire [31:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  cv_ov5640_gaussian_0_0_fifo_w32_d4_A_shiftReg U_fifo_w32_d4_A_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out(out),
        .\rows_V_reg_304_reg[31] (Q),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFDF0F0000000000)) 
    internal_empty_n_i_1__8
       (.I0(internal_empty_n_i_2__1_n_0),
        .I1(mOutPtr[2]),
        .I2(Mat2AXIvideo_U0_img_cols_V_read),
        .I3(shiftReg_ce),
        .I4(dst_rows_V_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_empty_n_i_2__1
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(internal_empty_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_0),
        .Q(dst_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFD0FFFFFFF0FF)) 
    internal_full_n_i_1__9
       (.I0(shiftReg_addr),
        .I1(mOutPtr[0]),
        .I2(dst_rows_V_c_full_n),
        .I3(ap_rst_n),
        .I4(Mat2AXIvideo_U0_img_cols_V_read),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__9_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_0),
        .Q(dst_rows_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__8 
       (.I0(shiftReg_ce),
        .I1(Mat2AXIvideo_U0_img_cols_V_read),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h6AA96A6A)) 
    \mOutPtr[2]_i_2__0 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(shiftReg_ce),
        .I4(Mat2AXIvideo_U0_img_cols_V_read),
        .O(\mOutPtr[2]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__8_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__0_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d4_A_shiftReg" *) 
module cv_ov5640_gaussian_0_0_fifo_w32_d4_A_shiftReg
   (\mOutPtr_reg[1] ,
    out,
    Q,
    shiftReg_ce,
    \rows_V_reg_304_reg[31] ,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [31:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [31:0]\rows_V_reg_304_reg[31] ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [31:0]out;
  wire [31:0]\rows_V_reg_304_reg[31] ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d4_A_shiftReg" *) 
module cv_ov5640_gaussian_0_0_fifo_w32_d4_A_shiftReg_17
   (\mOutPtr_reg[1] ,
    out,
    Q,
    shiftReg_ce,
    \cols_V_reg_309_reg[31] ,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [31:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [31:0]\cols_V_reg_309_reg[31] ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [31:0]\cols_V_reg_309_reg[31] ;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [31:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module cv_ov5640_gaussian_0_0_fifo_w8_d2_A
   (\mOutPtr_reg[0]_0 ,
    dst_data_stream_0_V_full_n,
    dst_data_stream_0_V_empty_n,
    D,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    AXI_video_strm_V_data_V_1_sel_wr036_out,
    shiftReg_ce,
    ap_rst_n,
    \SRL_SIG_reg[0][7] );
  output \mOutPtr_reg[0]_0 ;
  output dst_data_stream_0_V_full_n;
  output dst_data_stream_0_V_empty_n;
  output [7:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input AXI_video_strm_V_data_V_1_sel_wr036_out;
  input shiftReg_ce;
  input ap_rst_n;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire AXI_video_strm_V_data_V_1_sel_wr036_out;
  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dst_data_stream_0_V_empty_n;
  wire dst_data_stream_0_V_full_n;
  wire internal_empty_n_i_1__5_n_0;
  wire internal_full_n_i_1__5_n_0;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg_16 U_fifo_w8_d2_A_ram
       (.\AXI_video_strm_V_data_V_1_payload_A_reg[0] (\mOutPtr_reg_n_0_[1] ),
        .\AXI_video_strm_V_data_V_1_payload_A_reg[7] (\mOutPtr_reg[0]_0 ),
        .D(D),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__5
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_rst_n),
        .I3(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I4(shiftReg_ce),
        .I5(dst_data_stream_0_V_empty_n),
        .O(internal_empty_n_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_0),
        .Q(dst_data_stream_0_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__5
       (.I0(dst_data_stream_0_V_full_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(shiftReg_ce),
        .I4(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_0),
        .Q(dst_data_stream_0_V_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hDB24)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module cv_ov5640_gaussian_0_0_fifo_w8_d2_A_0
   (\mOutPtr_reg[0]_0 ,
    dst_data_stream_1_V_full_n,
    dst_data_stream_1_V_empty_n,
    D,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    AXI_video_strm_V_data_V_1_sel_wr036_out,
    shiftReg_ce,
    ap_rst_n,
    \SRL_SIG_reg[0][7] );
  output \mOutPtr_reg[0]_0 ;
  output dst_data_stream_1_V_full_n;
  output dst_data_stream_1_V_empty_n;
  output [7:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input AXI_video_strm_V_data_V_1_sel_wr036_out;
  input shiftReg_ce;
  input ap_rst_n;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire AXI_video_strm_V_data_V_1_sel_wr036_out;
  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dst_data_stream_1_V_empty_n;
  wire dst_data_stream_1_V_full_n;
  wire internal_empty_n_i_1__4_n_0;
  wire internal_full_n_i_1__4_n_0;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg_15 U_fifo_w8_d2_A_ram
       (.\AXI_video_strm_V_data_V_1_payload_A_reg[15] (\mOutPtr_reg[0]_0 ),
        .\AXI_video_strm_V_data_V_1_payload_A_reg[8] (\mOutPtr_reg_n_0_[1] ),
        .D(D),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__4
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_rst_n),
        .I3(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I4(shiftReg_ce),
        .I5(dst_data_stream_1_V_empty_n),
        .O(internal_empty_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_0),
        .Q(dst_data_stream_1_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__4
       (.I0(dst_data_stream_1_V_full_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(shiftReg_ce),
        .I4(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_0),
        .Q(dst_data_stream_1_V_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hDB24)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module cv_ov5640_gaussian_0_0_fifo_w8_d2_A_1
   (\mOutPtr_reg[0]_0 ,
    dst_data_stream_2_V_full_n,
    dst_data_stream_2_V_empty_n,
    D,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    AXI_video_strm_V_data_V_1_sel_wr036_out,
    shiftReg_ce,
    ap_rst_n,
    \SRL_SIG_reg[0][7] );
  output \mOutPtr_reg[0]_0 ;
  output dst_data_stream_2_V_full_n;
  output dst_data_stream_2_V_empty_n;
  output [7:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input AXI_video_strm_V_data_V_1_sel_wr036_out;
  input shiftReg_ce;
  input ap_rst_n;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire AXI_video_strm_V_data_V_1_sel_wr036_out;
  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dst_data_stream_2_V_empty_n;
  wire dst_data_stream_2_V_full_n;
  wire internal_empty_n_i_1__3_n_0;
  wire internal_full_n_i_1__3_n_0;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg_14 U_fifo_w8_d2_A_ram
       (.\AXI_video_strm_V_data_V_1_payload_A_reg[16] (\mOutPtr_reg_n_0_[1] ),
        .\AXI_video_strm_V_data_V_1_payload_A_reg[23] (\mOutPtr_reg[0]_0 ),
        .D(D),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__3
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_rst_n),
        .I3(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I4(shiftReg_ce),
        .I5(dst_data_stream_2_V_empty_n),
        .O(internal_empty_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_0),
        .Q(dst_data_stream_2_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__3
       (.I0(dst_data_stream_2_V_full_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(shiftReg_ce),
        .I4(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_0),
        .Q(dst_data_stream_2_V_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hDB24)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module cv_ov5640_gaussian_0_0_fifo_w8_d2_A_4
   (\mOutPtr_reg[0]_0 ,
    src_data_stream_0_V_full_n,
    src_data_stream_0_V_empty_n,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    DIADI,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    DOBDO,
    shiftReg_ce,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    D);
  output \mOutPtr_reg[0]_0 ;
  output src_data_stream_0_V_full_n;
  output src_data_stream_0_V_empty_n;
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  output [7:0]ram_reg_2;
  output [7:0]DIADI;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input [7:0]ram_reg_3;
  input ram_reg_4;
  input [7:0]ram_reg_5;
  input [7:0]ram_reg_6;
  input [7:0]DOBDO;
  input shiftReg_ce;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input [7:0]D;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__2_n_0;
  wire internal_full_n_i_1__2_n_0;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire ram_reg_4;
  wire [7:0]ram_reg_5;
  wire [7:0]ram_reg_6;
  wire shiftReg_ce;
  wire src_data_stream_0_V_empty_n;
  wire src_data_stream_0_V_full_n;

  cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg_11 U_fifo_w8_d2_A_ram
       (.D(D),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .ap_clk(ap_clk),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(ram_reg_3),
        .ram_reg_4(ram_reg_4),
        .ram_reg_5(\mOutPtr_reg_n_0_[1] ),
        .ram_reg_6(\mOutPtr_reg[0]_0 ),
        .ram_reg_7(ram_reg_5),
        .ram_reg_8(ram_reg_6),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hF0F0F0E0F0000000)) 
    internal_empty_n_i_1__2
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_rst_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(shiftReg_ce),
        .I5(src_data_stream_0_V_empty_n),
        .O(internal_empty_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_0),
        .Q(src_data_stream_0_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA8AAAAFFFFFFFFFF)) 
    internal_full_n_i_1__2
       (.I0(src_data_stream_0_V_full_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_0),
        .Q(src_data_stream_0_V_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module cv_ov5640_gaussian_0_0_fifo_w8_d2_A_5
   (\mOutPtr_reg[0]_0 ,
    src_data_stream_1_V_full_n,
    src_data_stream_1_V_empty_n,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    \SRL_SIG_reg[0][7] ,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    shiftReg_ce,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    D);
  output \mOutPtr_reg[0]_0 ;
  output src_data_stream_1_V_full_n;
  output src_data_stream_1_V_empty_n;
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  output [7:0]ram_reg_2;
  output [7:0]\SRL_SIG_reg[0][7] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input [7:0]ram_reg_3;
  input ram_reg_4;
  input [7:0]ram_reg_5;
  input [7:0]ram_reg_6;
  input [7:0]ram_reg_7;
  input shiftReg_ce;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input [7:0]D;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__1_n_0;
  wire internal_full_n_i_1__1_n_0;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire ram_reg_4;
  wire [7:0]ram_reg_5;
  wire [7:0]ram_reg_6;
  wire [7:0]ram_reg_7;
  wire shiftReg_ce;
  wire src_data_stream_1_V_empty_n;
  wire src_data_stream_1_V_full_n;

  cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg_10 U_fifo_w8_d2_A_ram
       (.D(D),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(ram_reg_3),
        .ram_reg_4(ram_reg_4),
        .ram_reg_5(\mOutPtr_reg_n_0_[1] ),
        .ram_reg_6(\mOutPtr_reg[0]_0 ),
        .ram_reg_7(ram_reg_5),
        .ram_reg_8(ram_reg_6),
        .ram_reg_9(ram_reg_7),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hF0F0F0E0F0000000)) 
    internal_empty_n_i_1__1
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_rst_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(shiftReg_ce),
        .I5(src_data_stream_1_V_empty_n),
        .O(internal_empty_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_0),
        .Q(src_data_stream_1_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA8AAAAFFFFFFFFFF)) 
    internal_full_n_i_1__1
       (.I0(src_data_stream_1_V_full_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_0),
        .Q(src_data_stream_1_V_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module cv_ov5640_gaussian_0_0_fifo_w8_d2_A_6
   (\mOutPtr_reg[0]_0 ,
    src_data_stream_2_V_full_n,
    src_data_stream_2_V_empty_n,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    \SRL_SIG_reg[0][7] ,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    shiftReg_ce,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    D);
  output \mOutPtr_reg[0]_0 ;
  output src_data_stream_2_V_full_n;
  output src_data_stream_2_V_empty_n;
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  output [7:0]ram_reg_2;
  output [7:0]\SRL_SIG_reg[0][7] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input [7:0]ram_reg_3;
  input ram_reg_4;
  input [7:0]ram_reg_5;
  input [7:0]ram_reg_6;
  input [7:0]ram_reg_7;
  input shiftReg_ce;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input [7:0]D;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__0_n_0;
  wire internal_full_n_i_1__0_n_0;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire ram_reg_4;
  wire [7:0]ram_reg_5;
  wire [7:0]ram_reg_6;
  wire [7:0]ram_reg_7;
  wire shiftReg_ce;
  wire src_data_stream_2_V_empty_n;
  wire src_data_stream_2_V_full_n;

  cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg U_fifo_w8_d2_A_ram
       (.D(D),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(ram_reg_3),
        .ram_reg_4(ram_reg_4),
        .ram_reg_5(\mOutPtr_reg_n_0_[1] ),
        .ram_reg_6(\mOutPtr_reg[0]_0 ),
        .ram_reg_7(ram_reg_5),
        .ram_reg_8(ram_reg_6),
        .ram_reg_9(ram_reg_7),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hF0F0F0E0F0000000)) 
    internal_empty_n_i_1__0
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_rst_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(shiftReg_ce),
        .I5(src_data_stream_2_V_empty_n),
        .O(internal_empty_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_0),
        .Q(src_data_stream_2_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA8AAAAFFFFFFFFFF)) 
    internal_full_n_i_1__0
       (.I0(src_data_stream_2_V_full_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_0),
        .Q(src_data_stream_2_V_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg
   (ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    \SRL_SIG_reg[0][7]_0 ,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    shiftReg_ce,
    D,
    ap_clk);
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  output [7:0]ram_reg_2;
  output [7:0]\SRL_SIG_reg[0][7]_0 ;
  input [7:0]ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input [7:0]ram_reg_7;
  input [7:0]ram_reg_8;
  input [7:0]ram_reg_9;
  input shiftReg_ce;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire [7:0]ram_reg_7;
  wire [7:0]ram_reg_8;
  wire [7:0]ram_reg_9;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_1__13
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(ram_reg_5),
        .I2(ram_reg_6),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(\SRL_SIG_reg[0][7]_0 [7]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_1__2
       (.I0(ram_reg_3[7]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [7]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [7]),
        .O(ram_reg[7]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_1__3
       (.I0(ram_reg_7[7]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [7]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [7]),
        .O(ram_reg_0[7]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_1__8
       (.I0(ram_reg_8[7]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [7]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [7]),
        .O(ram_reg_1[7]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_1__9
       (.I0(ram_reg_9[7]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [7]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [7]),
        .O(ram_reg_2[7]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_2__0
       (.I0(ram_reg_3[6]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [6]),
        .O(ram_reg[6]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_2__1
       (.I0(ram_reg_7[6]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [6]),
        .O(ram_reg_0[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_2__13
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(ram_reg_5),
        .I2(ram_reg_6),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(\SRL_SIG_reg[0][7]_0 [6]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_2__6
       (.I0(ram_reg_8[6]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [6]),
        .O(ram_reg_1[6]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_2__7
       (.I0(ram_reg_9[6]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [6]),
        .O(ram_reg_2[6]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_3
       (.I0(ram_reg_3[5]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [5]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [5]),
        .O(ram_reg[5]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_3__0
       (.I0(ram_reg_7[5]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [5]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [5]),
        .O(ram_reg_0[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_3__13
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(ram_reg_5),
        .I2(ram_reg_6),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(\SRL_SIG_reg[0][7]_0 [5]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_3__5
       (.I0(ram_reg_8[5]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [5]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [5]),
        .O(ram_reg_1[5]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_3__6
       (.I0(ram_reg_9[5]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [5]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [5]),
        .O(ram_reg_2[5]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_4
       (.I0(ram_reg_3[4]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [4]),
        .O(ram_reg[4]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_4__0
       (.I0(ram_reg_7[4]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [4]),
        .O(ram_reg_0[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_4__13
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(ram_reg_5),
        .I2(ram_reg_6),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(\SRL_SIG_reg[0][7]_0 [4]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_4__5
       (.I0(ram_reg_8[4]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [4]),
        .O(ram_reg_1[4]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_4__6
       (.I0(ram_reg_9[4]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [4]),
        .O(ram_reg_2[4]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_5
       (.I0(ram_reg_3[3]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [3]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [3]),
        .O(ram_reg[3]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_5__0
       (.I0(ram_reg_7[3]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [3]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [3]),
        .O(ram_reg_0[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_5__13
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(ram_reg_5),
        .I2(ram_reg_6),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(\SRL_SIG_reg[0][7]_0 [3]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_5__5
       (.I0(ram_reg_8[3]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [3]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [3]),
        .O(ram_reg_1[3]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_5__6
       (.I0(ram_reg_9[3]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [3]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [3]),
        .O(ram_reg_2[3]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_6
       (.I0(ram_reg_3[2]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [2]),
        .O(ram_reg[2]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_6__0
       (.I0(ram_reg_7[2]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [2]),
        .O(ram_reg_0[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_6__13
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(ram_reg_5),
        .I2(ram_reg_6),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(\SRL_SIG_reg[0][7]_0 [2]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_6__5
       (.I0(ram_reg_8[2]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [2]),
        .O(ram_reg_1[2]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_6__6
       (.I0(ram_reg_9[2]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [2]),
        .O(ram_reg_2[2]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_7
       (.I0(ram_reg_3[1]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [1]),
        .O(ram_reg[1]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_7__0
       (.I0(ram_reg_7[1]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [1]),
        .O(ram_reg_0[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_7__13
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(ram_reg_5),
        .I2(ram_reg_6),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(\SRL_SIG_reg[0][7]_0 [1]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_7__5
       (.I0(ram_reg_8[1]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [1]),
        .O(ram_reg_1[1]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_7__6
       (.I0(ram_reg_9[1]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [1]),
        .O(ram_reg_2[1]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_8
       (.I0(ram_reg_3[0]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [0]),
        .O(ram_reg[0]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_8__0
       (.I0(ram_reg_7[0]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [0]),
        .O(ram_reg_0[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_8__13
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(ram_reg_5),
        .I2(ram_reg_6),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(\SRL_SIG_reg[0][7]_0 [0]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_8__5
       (.I0(ram_reg_8[0]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [0]),
        .O(ram_reg_1[0]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_8__6
       (.I0(ram_reg_9[0]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [0]),
        .O(ram_reg_2[0]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg_10
   (ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    \SRL_SIG_reg[0][7]_0 ,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    shiftReg_ce,
    D,
    ap_clk);
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  output [7:0]ram_reg_2;
  output [7:0]\SRL_SIG_reg[0][7]_0 ;
  input [7:0]ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input [7:0]ram_reg_7;
  input [7:0]ram_reg_8;
  input [7:0]ram_reg_9;
  input shiftReg_ce;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire [7:0]ram_reg_7;
  wire [7:0]ram_reg_8;
  wire [7:0]ram_reg_9;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_1__10
       (.I0(ram_reg_8[7]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [7]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [7]),
        .O(ram_reg_1[7]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_1__11
       (.I0(ram_reg_9[7]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [7]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [7]),
        .O(ram_reg_2[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_1__12
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(ram_reg_5),
        .I2(ram_reg_6),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(\SRL_SIG_reg[0][7]_0 [7]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_1__4
       (.I0(ram_reg_3[7]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [7]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [7]),
        .O(ram_reg[7]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_1__5
       (.I0(ram_reg_7[7]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [7]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [7]),
        .O(ram_reg_0[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_2__12
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(ram_reg_5),
        .I2(ram_reg_6),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(\SRL_SIG_reg[0][7]_0 [6]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_2__2
       (.I0(ram_reg_3[6]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [6]),
        .O(ram_reg[6]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_2__3
       (.I0(ram_reg_7[6]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [6]),
        .O(ram_reg_0[6]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_2__8
       (.I0(ram_reg_8[6]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [6]),
        .O(ram_reg_1[6]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_2__9
       (.I0(ram_reg_9[6]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [6]),
        .O(ram_reg_2[6]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_3__1
       (.I0(ram_reg_3[5]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [5]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [5]),
        .O(ram_reg[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_3__12
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(ram_reg_5),
        .I2(ram_reg_6),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(\SRL_SIG_reg[0][7]_0 [5]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_3__2
       (.I0(ram_reg_7[5]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [5]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [5]),
        .O(ram_reg_0[5]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_3__7
       (.I0(ram_reg_8[5]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [5]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [5]),
        .O(ram_reg_1[5]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_3__8
       (.I0(ram_reg_9[5]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [5]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [5]),
        .O(ram_reg_2[5]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_4__1
       (.I0(ram_reg_3[4]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [4]),
        .O(ram_reg[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_4__12
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(ram_reg_5),
        .I2(ram_reg_6),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(\SRL_SIG_reg[0][7]_0 [4]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_4__2
       (.I0(ram_reg_7[4]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [4]),
        .O(ram_reg_0[4]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_4__7
       (.I0(ram_reg_8[4]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [4]),
        .O(ram_reg_1[4]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_4__8
       (.I0(ram_reg_9[4]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [4]),
        .O(ram_reg_2[4]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_5__1
       (.I0(ram_reg_3[3]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [3]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [3]),
        .O(ram_reg[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_5__12
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(ram_reg_5),
        .I2(ram_reg_6),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(\SRL_SIG_reg[0][7]_0 [3]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_5__2
       (.I0(ram_reg_7[3]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [3]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [3]),
        .O(ram_reg_0[3]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_5__7
       (.I0(ram_reg_8[3]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [3]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [3]),
        .O(ram_reg_1[3]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_5__8
       (.I0(ram_reg_9[3]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [3]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [3]),
        .O(ram_reg_2[3]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_6__1
       (.I0(ram_reg_3[2]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [2]),
        .O(ram_reg[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_6__12
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(ram_reg_5),
        .I2(ram_reg_6),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(\SRL_SIG_reg[0][7]_0 [2]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_6__2
       (.I0(ram_reg_7[2]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [2]),
        .O(ram_reg_0[2]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_6__7
       (.I0(ram_reg_8[2]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [2]),
        .O(ram_reg_1[2]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_6__8
       (.I0(ram_reg_9[2]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [2]),
        .O(ram_reg_2[2]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_7__1
       (.I0(ram_reg_3[1]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [1]),
        .O(ram_reg[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_7__12
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(ram_reg_5),
        .I2(ram_reg_6),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(\SRL_SIG_reg[0][7]_0 [1]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_7__2
       (.I0(ram_reg_7[1]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [1]),
        .O(ram_reg_0[1]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_7__7
       (.I0(ram_reg_8[1]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [1]),
        .O(ram_reg_1[1]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_7__8
       (.I0(ram_reg_9[1]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [1]),
        .O(ram_reg_2[1]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_8__1
       (.I0(ram_reg_3[0]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [0]),
        .O(ram_reg[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_8__12
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(ram_reg_5),
        .I2(ram_reg_6),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(\SRL_SIG_reg[0][7]_0 [0]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_8__2
       (.I0(ram_reg_7[0]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [0]),
        .O(ram_reg_0[0]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_8__7
       (.I0(ram_reg_8[0]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [0]),
        .O(ram_reg_1[0]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_8__8
       (.I0(ram_reg_9[0]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [0]),
        .O(ram_reg_2[0]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg_11
   (ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    DIADI,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    DOBDO,
    shiftReg_ce,
    D,
    ap_clk);
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  output [7:0]ram_reg_2;
  output [7:0]DIADI;
  input [7:0]ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input [7:0]ram_reg_7;
  input [7:0]ram_reg_8;
  input [7:0]DOBDO;
  input shiftReg_ce;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire [7:0]ram_reg_7;
  wire [7:0]ram_reg_8;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_10__0
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(ram_reg_5),
        .I2(ram_reg_6),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(DIADI[0]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_1__6
       (.I0(ram_reg_3[7]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [7]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [7]),
        .O(ram_reg[7]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_1__7
       (.I0(ram_reg_7[7]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [7]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [7]),
        .O(ram_reg_0[7]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_2__10
       (.I0(ram_reg_8[7]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [7]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [7]),
        .O(ram_reg_1[7]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_2__11
       (.I0(DOBDO[7]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [7]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [7]),
        .O(ram_reg_2[7]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_2__4
       (.I0(ram_reg_3[6]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [6]),
        .O(ram_reg[6]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_2__5
       (.I0(ram_reg_7[6]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [6]),
        .O(ram_reg_0[6]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_3__10
       (.I0(DOBDO[6]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [6]),
        .O(ram_reg_2[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_3__11
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(ram_reg_5),
        .I2(ram_reg_6),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(DIADI[7]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_3__3
       (.I0(ram_reg_3[5]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [5]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [5]),
        .O(ram_reg[5]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_3__4
       (.I0(ram_reg_7[5]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [5]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [5]),
        .O(ram_reg_0[5]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_3__9
       (.I0(ram_reg_8[6]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [6]),
        .O(ram_reg_1[6]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_4__10
       (.I0(DOBDO[5]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [5]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [5]),
        .O(ram_reg_2[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_4__11
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(ram_reg_5),
        .I2(ram_reg_6),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(DIADI[6]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_4__3
       (.I0(ram_reg_3[4]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [4]),
        .O(ram_reg[4]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_4__4
       (.I0(ram_reg_7[4]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [4]),
        .O(ram_reg_0[4]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_4__9
       (.I0(ram_reg_8[5]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [5]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [5]),
        .O(ram_reg_1[5]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_5__10
       (.I0(DOBDO[4]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [4]),
        .O(ram_reg_2[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_5__11
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(ram_reg_5),
        .I2(ram_reg_6),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(DIADI[5]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_5__3
       (.I0(ram_reg_3[3]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [3]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [3]),
        .O(ram_reg[3]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_5__4
       (.I0(ram_reg_7[3]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [3]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [3]),
        .O(ram_reg_0[3]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_5__9
       (.I0(ram_reg_8[4]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [4]),
        .O(ram_reg_1[4]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_6__10
       (.I0(DOBDO[3]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [3]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [3]),
        .O(ram_reg_2[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_6__11
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(ram_reg_5),
        .I2(ram_reg_6),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(DIADI[4]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_6__3
       (.I0(ram_reg_3[2]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [2]),
        .O(ram_reg[2]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_6__4
       (.I0(ram_reg_7[2]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [2]),
        .O(ram_reg_0[2]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_6__9
       (.I0(ram_reg_8[3]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [3]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [3]),
        .O(ram_reg_1[3]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_7__10
       (.I0(DOBDO[2]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [2]),
        .O(ram_reg_2[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_7__11
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(ram_reg_5),
        .I2(ram_reg_6),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(DIADI[3]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_7__3
       (.I0(ram_reg_3[1]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [1]),
        .O(ram_reg[1]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_7__4
       (.I0(ram_reg_7[1]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [1]),
        .O(ram_reg_0[1]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_7__9
       (.I0(ram_reg_8[2]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [2]),
        .O(ram_reg_1[2]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_8__10
       (.I0(DOBDO[1]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [1]),
        .O(ram_reg_2[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_8__11
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(ram_reg_5),
        .I2(ram_reg_6),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(DIADI[2]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_8__3
       (.I0(ram_reg_3[0]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [0]),
        .O(ram_reg[0]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_8__4
       (.I0(ram_reg_7[0]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [0]),
        .O(ram_reg_0[0]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_8__9
       (.I0(ram_reg_8[1]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [1]),
        .O(ram_reg_1[1]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_9
       (.I0(ram_reg_8[0]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [0]),
        .O(ram_reg_1[0]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_9__0
       (.I0(DOBDO[0]),
        .I1(ram_reg_4),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(\SRL_SIG_reg[1]_1 [0]),
        .O(ram_reg_2[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_9__1
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(ram_reg_5),
        .I2(ram_reg_6),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(DIADI[1]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg_14
   (D,
    \AXI_video_strm_V_data_V_1_payload_A_reg[16] ,
    \AXI_video_strm_V_data_V_1_payload_A_reg[23] ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input \AXI_video_strm_V_data_V_1_payload_A_reg[16] ;
  input \AXI_video_strm_V_data_V_1_payload_A_reg[23] ;
  input shiftReg_ce;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire \AXI_video_strm_V_data_V_1_payload_A_reg[16] ;
  wire \AXI_video_strm_V_data_V_1_payload_A_reg[23] ;
  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[16]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(\AXI_video_strm_V_data_V_1_payload_A_reg[16] ),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[23] ),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[17]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(\AXI_video_strm_V_data_V_1_payload_A_reg[16] ),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[23] ),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[18]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\AXI_video_strm_V_data_V_1_payload_A_reg[16] ),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[23] ),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[19]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(\AXI_video_strm_V_data_V_1_payload_A_reg[16] ),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[23] ),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[20]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(\AXI_video_strm_V_data_V_1_payload_A_reg[16] ),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[23] ),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[21]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(\AXI_video_strm_V_data_V_1_payload_A_reg[16] ),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[23] ),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[22]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\AXI_video_strm_V_data_V_1_payload_A_reg[16] ),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[23] ),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[23]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(\AXI_video_strm_V_data_V_1_payload_A_reg[16] ),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[23] ),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg_15
   (D,
    \AXI_video_strm_V_data_V_1_payload_A_reg[8] ,
    \AXI_video_strm_V_data_V_1_payload_A_reg[15] ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input \AXI_video_strm_V_data_V_1_payload_A_reg[8] ;
  input \AXI_video_strm_V_data_V_1_payload_A_reg[15] ;
  input shiftReg_ce;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire \AXI_video_strm_V_data_V_1_payload_A_reg[15] ;
  wire \AXI_video_strm_V_data_V_1_payload_A_reg[8] ;
  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\AXI_video_strm_V_data_V_1_payload_A_reg[8] ),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[11]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(\AXI_video_strm_V_data_V_1_payload_A_reg[8] ),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[12]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(\AXI_video_strm_V_data_V_1_payload_A_reg[8] ),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[13]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(\AXI_video_strm_V_data_V_1_payload_A_reg[8] ),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[14]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\AXI_video_strm_V_data_V_1_payload_A_reg[8] ),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[15]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(\AXI_video_strm_V_data_V_1_payload_A_reg[8] ),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(\AXI_video_strm_V_data_V_1_payload_A_reg[8] ),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(\AXI_video_strm_V_data_V_1_payload_A_reg[8] ),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(D[1]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg_16
   (D,
    \AXI_video_strm_V_data_V_1_payload_A_reg[0] ,
    \AXI_video_strm_V_data_V_1_payload_A_reg[7] ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input \AXI_video_strm_V_data_V_1_payload_A_reg[0] ;
  input \AXI_video_strm_V_data_V_1_payload_A_reg[7] ;
  input shiftReg_ce;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire \AXI_video_strm_V_data_V_1_payload_A_reg[0] ;
  wire \AXI_video_strm_V_data_V_1_payload_A_reg[7] ;
  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(\AXI_video_strm_V_data_V_1_payload_A_reg[0] ),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(\AXI_video_strm_V_data_V_1_payload_A_reg[0] ),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\AXI_video_strm_V_data_V_1_payload_A_reg[0] ),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(\AXI_video_strm_V_data_V_1_payload_A_reg[0] ),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(\AXI_video_strm_V_data_V_1_payload_A_reg[0] ),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(\AXI_video_strm_V_data_V_1_payload_A_reg[0] ),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\AXI_video_strm_V_data_V_1_payload_A_reg[0] ),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(\AXI_video_strm_V_data_V_1_payload_A_reg[0] ),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
(* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* ORIG_REF_NAME = "gaussian" *) (* hls_module = "yes" *) 
module cv_ov5640_gaussian_0_0_gaussian
   (s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    in_r_TDATA,
    in_r_TKEEP,
    in_r_TSTRB,
    in_r_TUSER,
    in_r_TLAST,
    in_r_TID,
    in_r_TDEST,
    out_r_TDATA,
    out_r_TKEEP,
    out_r_TSTRB,
    out_r_TUSER,
    out_r_TLAST,
    out_r_TID,
    out_r_TDEST,
    in_r_TVALID,
    in_r_TREADY,
    out_r_TVALID,
    out_r_TREADY);
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [4:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [23:0]in_r_TDATA;
  input [2:0]in_r_TKEEP;
  input [2:0]in_r_TSTRB;
  input [0:0]in_r_TUSER;
  input [0:0]in_r_TLAST;
  input [0:0]in_r_TID;
  input [0:0]in_r_TDEST;
  output [23:0]out_r_TDATA;
  output [2:0]out_r_TKEEP;
  output [2:0]out_r_TSTRB;
  output [0:0]out_r_TUSER;
  output [0:0]out_r_TLAST;
  output [0:0]out_r_TID;
  output [0:0]out_r_TDEST;
  input in_r_TVALID;
  output in_r_TREADY;
  output out_r_TVALID;
  input out_r_TREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire AXI_video_strm_V_data_V_1_sel_wr036_out;
  wire [7:0]AXIvideo2Mat_U0_img_data_stream_0_V_din;
  wire [7:0]AXIvideo2Mat_U0_img_data_stream_1_V_din;
  wire [7:0]AXIvideo2Mat_U0_img_data_stream_2_V_din;
  wire AXIvideo2Mat_U0_n_68;
  wire AXIvideo2Mat_U0_n_69;
  wire AXIvideo2Mat_U0_n_70;
  wire AXIvideo2Mat_U0_n_96;
  wire GaussianBlur_U0_ap_start;
  wire GaussianBlur_U0_n_100;
  wire GaussianBlur_U0_n_101;
  wire GaussianBlur_U0_n_102;
  wire GaussianBlur_U0_n_103;
  wire GaussianBlur_U0_n_105;
  wire GaussianBlur_U0_n_107;
  wire GaussianBlur_U0_n_109;
  wire GaussianBlur_U0_n_110;
  wire GaussianBlur_U0_n_111;
  wire GaussianBlur_U0_n_96;
  wire GaussianBlur_U0_n_97;
  wire GaussianBlur_U0_n_98;
  wire GaussianBlur_U0_n_99;
  wire [7:0]GaussianBlur_U0_p_dst_data_stream_0_V_din;
  wire [7:0]GaussianBlur_U0_p_dst_data_stream_1_V_din;
  wire [7:0]GaussianBlur_U0_p_dst_data_stream_2_V_din;
  wire GaussianBlur_U0_p_src_cols_V_read;
  wire Mat2AXIvideo_U0_ap_ready;
  wire Mat2AXIvideo_U0_ap_start;
  wire Mat2AXIvideo_U0_img_cols_V_read;
  wire Mat2AXIvideo_U0_n_2;
  wire Mat2AXIvideo_U0_n_5;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  wire ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg_n_0;
  wire [31:0]cols;
  wire [31:0]cols_V_reg_472;
  wire dst_cols_V_c_U_n_2;
  wire [31:0]dst_cols_V_c_dout;
  wire dst_cols_V_c_empty_n;
  wire dst_cols_V_c_full_n;
  wire dst_data_stream_0_V_U_n_0;
  wire [7:0]dst_data_stream_0_V_dout;
  wire dst_data_stream_0_V_empty_n;
  wire dst_data_stream_0_V_full_n;
  wire dst_data_stream_1_V_U_n_0;
  wire [7:0]dst_data_stream_1_V_dout;
  wire dst_data_stream_1_V_empty_n;
  wire dst_data_stream_1_V_full_n;
  wire dst_data_stream_2_V_U_n_0;
  wire [7:0]dst_data_stream_2_V_dout;
  wire dst_data_stream_2_V_empty_n;
  wire dst_data_stream_2_V_full_n;
  wire [31:0]dst_rows_V_c_dout;
  wire dst_rows_V_c_empty_n;
  wire dst_rows_V_c_full_n;
  wire exitcond4_i_fu_246_p2;
  wire gaussian_AXILiteS_s_axi_U_n_70;
  wire gaussian_AXILiteS_s_axi_U_n_73;
  wire gaussian_AXILiteS_s_axi_U_n_74;
  wire gaussian_AXILiteS_s_axi_U_n_75;
  wire [7:0]\grp_Filter2D_fu_138/k_buf_0_val_5_q0 ;
  wire [7:0]\grp_Filter2D_fu_138/k_buf_0_val_6_q0 ;
  wire [7:0]\grp_Filter2D_fu_138/k_buf_0_val_7_q0 ;
  wire [7:0]\grp_Filter2D_fu_138/k_buf_0_val_8_q0 ;
  wire [7:0]\grp_Filter2D_fu_138/k_buf_1_val_5_q0 ;
  wire [7:0]\grp_Filter2D_fu_138/k_buf_1_val_6_q0 ;
  wire [7:0]\grp_Filter2D_fu_138/k_buf_1_val_7_q0 ;
  wire [7:0]\grp_Filter2D_fu_138/k_buf_1_val_8_q0 ;
  wire [7:0]\grp_Filter2D_fu_138/k_buf_2_val_5_q0 ;
  wire [7:0]\grp_Filter2D_fu_138/k_buf_2_val_6_q0 ;
  wire [7:0]\grp_Filter2D_fu_138/k_buf_2_val_7_q0 ;
  wire [7:0]\grp_Filter2D_fu_138/k_buf_2_val_8_q0 ;
  wire [23:0]in_r_TDATA;
  wire [0:0]in_r_TLAST;
  wire in_r_TREADY;
  wire [0:0]in_r_TUSER;
  wire in_r_TVALID;
  wire interrupt;
  wire [23:0]out_r_TDATA;
  wire [0:0]out_r_TLAST;
  wire out_r_TREADY;
  wire [0:0]out_r_TUSER;
  wire out_r_TVALID;
  wire [31:0]rows;
  wire [31:0]rows_V_reg_467;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire shiftReg_ce;
  wire shiftReg_ce_1;
  wire shiftReg_ce_2;
  wire shiftReg_ce_3;
  wire shiftReg_ce_4;
  wire shiftReg_ce_5;
  wire [31:0]src_cols_V_c14_dout;
  wire src_cols_V_c14_empty_n;
  wire src_cols_V_c14_full_n;
  wire src_cols_V_c_U_n_2;
  wire [31:0]src_cols_V_c_dout;
  wire src_cols_V_c_empty_n;
  wire src_cols_V_c_full_n;
  wire src_data_stream_0_V_U_n_0;
  wire src_data_stream_0_V_U_n_10;
  wire src_data_stream_0_V_U_n_11;
  wire src_data_stream_0_V_U_n_12;
  wire src_data_stream_0_V_U_n_13;
  wire src_data_stream_0_V_U_n_14;
  wire src_data_stream_0_V_U_n_15;
  wire src_data_stream_0_V_U_n_16;
  wire src_data_stream_0_V_U_n_17;
  wire src_data_stream_0_V_U_n_18;
  wire src_data_stream_0_V_U_n_19;
  wire src_data_stream_0_V_U_n_20;
  wire src_data_stream_0_V_U_n_21;
  wire src_data_stream_0_V_U_n_22;
  wire src_data_stream_0_V_U_n_23;
  wire src_data_stream_0_V_U_n_24;
  wire src_data_stream_0_V_U_n_25;
  wire src_data_stream_0_V_U_n_26;
  wire src_data_stream_0_V_U_n_27;
  wire src_data_stream_0_V_U_n_28;
  wire src_data_stream_0_V_U_n_29;
  wire src_data_stream_0_V_U_n_3;
  wire src_data_stream_0_V_U_n_30;
  wire src_data_stream_0_V_U_n_31;
  wire src_data_stream_0_V_U_n_32;
  wire src_data_stream_0_V_U_n_33;
  wire src_data_stream_0_V_U_n_34;
  wire src_data_stream_0_V_U_n_4;
  wire src_data_stream_0_V_U_n_5;
  wire src_data_stream_0_V_U_n_6;
  wire src_data_stream_0_V_U_n_7;
  wire src_data_stream_0_V_U_n_8;
  wire src_data_stream_0_V_U_n_9;
  wire [7:0]src_data_stream_0_V_dout;
  wire src_data_stream_0_V_empty_n;
  wire src_data_stream_0_V_full_n;
  wire src_data_stream_1_V_U_n_0;
  wire src_data_stream_1_V_U_n_10;
  wire src_data_stream_1_V_U_n_11;
  wire src_data_stream_1_V_U_n_12;
  wire src_data_stream_1_V_U_n_13;
  wire src_data_stream_1_V_U_n_14;
  wire src_data_stream_1_V_U_n_15;
  wire src_data_stream_1_V_U_n_16;
  wire src_data_stream_1_V_U_n_17;
  wire src_data_stream_1_V_U_n_18;
  wire src_data_stream_1_V_U_n_19;
  wire src_data_stream_1_V_U_n_20;
  wire src_data_stream_1_V_U_n_21;
  wire src_data_stream_1_V_U_n_22;
  wire src_data_stream_1_V_U_n_23;
  wire src_data_stream_1_V_U_n_24;
  wire src_data_stream_1_V_U_n_25;
  wire src_data_stream_1_V_U_n_26;
  wire src_data_stream_1_V_U_n_27;
  wire src_data_stream_1_V_U_n_28;
  wire src_data_stream_1_V_U_n_29;
  wire src_data_stream_1_V_U_n_3;
  wire src_data_stream_1_V_U_n_30;
  wire src_data_stream_1_V_U_n_31;
  wire src_data_stream_1_V_U_n_32;
  wire src_data_stream_1_V_U_n_33;
  wire src_data_stream_1_V_U_n_34;
  wire src_data_stream_1_V_U_n_4;
  wire src_data_stream_1_V_U_n_5;
  wire src_data_stream_1_V_U_n_6;
  wire src_data_stream_1_V_U_n_7;
  wire src_data_stream_1_V_U_n_8;
  wire src_data_stream_1_V_U_n_9;
  wire [7:0]src_data_stream_1_V_dout;
  wire src_data_stream_1_V_empty_n;
  wire src_data_stream_1_V_full_n;
  wire src_data_stream_2_V_U_n_0;
  wire src_data_stream_2_V_U_n_10;
  wire src_data_stream_2_V_U_n_11;
  wire src_data_stream_2_V_U_n_12;
  wire src_data_stream_2_V_U_n_13;
  wire src_data_stream_2_V_U_n_14;
  wire src_data_stream_2_V_U_n_15;
  wire src_data_stream_2_V_U_n_16;
  wire src_data_stream_2_V_U_n_17;
  wire src_data_stream_2_V_U_n_18;
  wire src_data_stream_2_V_U_n_19;
  wire src_data_stream_2_V_U_n_20;
  wire src_data_stream_2_V_U_n_21;
  wire src_data_stream_2_V_U_n_22;
  wire src_data_stream_2_V_U_n_23;
  wire src_data_stream_2_V_U_n_24;
  wire src_data_stream_2_V_U_n_25;
  wire src_data_stream_2_V_U_n_26;
  wire src_data_stream_2_V_U_n_27;
  wire src_data_stream_2_V_U_n_28;
  wire src_data_stream_2_V_U_n_29;
  wire src_data_stream_2_V_U_n_3;
  wire src_data_stream_2_V_U_n_30;
  wire src_data_stream_2_V_U_n_31;
  wire src_data_stream_2_V_U_n_32;
  wire src_data_stream_2_V_U_n_33;
  wire src_data_stream_2_V_U_n_34;
  wire src_data_stream_2_V_U_n_4;
  wire src_data_stream_2_V_U_n_5;
  wire src_data_stream_2_V_U_n_6;
  wire src_data_stream_2_V_U_n_7;
  wire src_data_stream_2_V_U_n_8;
  wire src_data_stream_2_V_U_n_9;
  wire [7:0]src_data_stream_2_V_dout;
  wire src_data_stream_2_V_empty_n;
  wire src_data_stream_2_V_full_n;
  wire [31:0]src_rows_V_c13_dout;
  wire src_rows_V_c13_empty_n;
  wire src_rows_V_c13_full_n;
  wire [31:0]src_rows_V_c_dout;
  wire src_rows_V_c_empty_n;
  wire src_rows_V_c_full_n;
  wire start_for_GaussiaIfE_U_n_2;
  wire start_for_GaussianBlur_U0_full_n;
  wire start_for_Mat2AXIHfu_U_n_2;
  wire start_for_Mat2AXIHfu_U_n_4;
  wire start_for_Mat2AXIHfu_U_n_5;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;

  assign out_r_TDEST[0] = \<const0> ;
  assign out_r_TID[0] = \<const0> ;
  assign out_r_TKEEP[2] = \<const1> ;
  assign out_r_TKEEP[1] = \<const1> ;
  assign out_r_TKEEP[0] = \<const1> ;
  assign out_r_TSTRB[2] = \<const0> ;
  assign out_r_TSTRB[1] = \<const0> ;
  assign out_r_TSTRB[0] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  cv_ov5640_gaussian_0_0_AXIvideo2Mat AXIvideo2Mat_U0
       (.D(cols_V_reg_472),
        .E(AXIvideo2Mat_U0_n_70),
        .GaussianBlur_U0_ap_start(GaussianBlur_U0_ap_start),
        .Q(AXIvideo2Mat_U0_n_68),
        .\ap_CS_fsm_reg[0]_0 (src_cols_V_c_U_n_2),
        .\ap_CS_fsm_reg[3]_0 (AXIvideo2Mat_U0_n_69),
        .\ap_CS_fsm_reg[3]_1 (AXIvideo2Mat_U0_n_96),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .\axi_data_V_1_i_reg_314_reg[15]_0 (AXIvideo2Mat_U0_img_data_stream_1_V_din),
        .\axi_data_V_1_i_reg_314_reg[23]_0 (AXIvideo2Mat_U0_img_data_stream_2_V_din),
        .\axi_data_V_1_i_reg_314_reg[7]_0 (AXIvideo2Mat_U0_img_data_stream_0_V_din),
        .in_r_TDATA(in_r_TDATA),
        .in_r_TLAST(in_r_TLAST),
        .in_r_TREADY(in_r_TREADY),
        .in_r_TUSER(in_r_TUSER),
        .in_r_TVALID(in_r_TVALID),
        .int_ap_ready_reg(ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg_n_0),
        .\mOutPtr_reg[0] (GaussianBlur_U0_n_109),
        .\rows_V_reg_467_reg[0]_0 (start_for_GaussiaIfE_U_n_2),
        .\rows_V_reg_467_reg[31]_0 (rows_V_reg_467),
        .shiftReg_ce(shiftReg_ce_1),
        .shiftReg_ce_0(shiftReg_ce),
        .shiftReg_ce_1(shiftReg_ce_5),
        .src_cols_V_c14_empty_n(src_cols_V_c14_empty_n),
        .src_cols_V_c14_full_n(src_cols_V_c14_full_n),
        .src_cols_V_c_dout(src_cols_V_c_dout),
        .src_cols_V_c_empty_n(src_cols_V_c_empty_n),
        .src_data_stream_0_V_full_n(src_data_stream_0_V_full_n),
        .src_data_stream_1_V_full_n(src_data_stream_1_V_full_n),
        .src_data_stream_2_V_full_n(src_data_stream_2_V_full_n),
        .src_rows_V_c13_empty_n(src_rows_V_c13_empty_n),
        .src_rows_V_c13_full_n(src_rows_V_c13_full_n),
        .src_rows_V_c_dout(src_rows_V_c_dout),
        .src_rows_V_c_empty_n(src_rows_V_c_empty_n),
        .start_for_GaussianBlur_U0_full_n(start_for_GaussianBlur_U0_full_n),
        .start_once_reg(start_once_reg_0));
  cv_ov5640_gaussian_0_0_Block_Mat_exit45_pro Block_Mat_exit45_pro_U0
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(dst_cols_V_c_U_n_2));
  GND GND
       (.G(\<const0> ));
  cv_ov5640_gaussian_0_0_GaussianBlur GaussianBlur_U0
       (.AXI_video_strm_V_data_V_1_sel_wr036_out(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .D(src_rows_V_c13_dout),
        .DIADI(src_data_stream_0_V_dout),
        .DOBDO(\grp_Filter2D_fu_138/k_buf_0_val_5_q0 ),
        .GaussianBlur_U0_ap_start(GaussianBlur_U0_ap_start),
        .GaussianBlur_U0_p_src_cols_V_read(GaussianBlur_U0_p_src_cols_V_read),
        .Q(GaussianBlur_U0_n_109),
        .\ap_CS_fsm_reg[1]_0 (GaussianBlur_U0_n_98),
        .\ap_CS_fsm_reg[1]_1 (GaussianBlur_U0_n_100),
        .\ap_CS_fsm_reg[1]_2 (GaussianBlur_U0_n_102),
        .\ap_CS_fsm_reg[1]_3 (GaussianBlur_U0_n_110),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dst_data_stream_0_V_full_n(dst_data_stream_0_V_full_n),
        .dst_data_stream_1_V_full_n(dst_data_stream_1_V_full_n),
        .dst_data_stream_2_V_full_n(dst_data_stream_2_V_full_n),
        .internal_empty_n_reg(GaussianBlur_U0_n_111),
        .internal_empty_n_reg_0(gaussian_AXILiteS_s_axi_U_n_73),
        .\mOutPtr_reg[0] (GaussianBlur_U0_n_97),
        .\mOutPtr_reg[0]_0 (GaussianBlur_U0_n_99),
        .\mOutPtr_reg[0]_1 (GaussianBlur_U0_n_101),
        .\mOutPtr_reg[0]_10 (dst_data_stream_2_V_U_n_0),
        .\mOutPtr_reg[0]_2 (GaussianBlur_U0_n_103),
        .\mOutPtr_reg[0]_3 (GaussianBlur_U0_n_105),
        .\mOutPtr_reg[0]_4 (GaussianBlur_U0_n_107),
        .\mOutPtr_reg[0]_5 (src_data_stream_0_V_U_n_0),
        .\mOutPtr_reg[0]_6 (src_data_stream_1_V_U_n_0),
        .\mOutPtr_reg[0]_7 (src_data_stream_2_V_U_n_0),
        .\mOutPtr_reg[0]_8 (dst_data_stream_0_V_U_n_0),
        .\mOutPtr_reg[0]_9 (dst_data_stream_1_V_U_n_0),
        .\or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0] (GaussianBlur_U0_n_96),
        .\p_Val2_12_reg_6077_reg[7] (GaussianBlur_U0_p_dst_data_stream_0_V_din),
        .\p_Val2_13_reg_6082_reg[7] (GaussianBlur_U0_p_dst_data_stream_1_V_din),
        .\p_Val2_14_reg_6087_reg[7] (GaussianBlur_U0_p_dst_data_stream_2_V_din),
        .\p_src_cols_V_read_reg_163_reg[31]_0 (src_cols_V_c14_dout),
        .ram_reg(\grp_Filter2D_fu_138/k_buf_0_val_6_q0 ),
        .ram_reg_0(\grp_Filter2D_fu_138/k_buf_0_val_7_q0 ),
        .ram_reg_1(\grp_Filter2D_fu_138/k_buf_0_val_8_q0 ),
        .ram_reg_10({src_data_stream_0_V_U_n_27,src_data_stream_0_V_U_n_28,src_data_stream_0_V_U_n_29,src_data_stream_0_V_U_n_30,src_data_stream_0_V_U_n_31,src_data_stream_0_V_U_n_32,src_data_stream_0_V_U_n_33,src_data_stream_0_V_U_n_34}),
        .ram_reg_11({src_data_stream_0_V_U_n_19,src_data_stream_0_V_U_n_20,src_data_stream_0_V_U_n_21,src_data_stream_0_V_U_n_22,src_data_stream_0_V_U_n_23,src_data_stream_0_V_U_n_24,src_data_stream_0_V_U_n_25,src_data_stream_0_V_U_n_26}),
        .ram_reg_12({src_data_stream_0_V_U_n_11,src_data_stream_0_V_U_n_12,src_data_stream_0_V_U_n_13,src_data_stream_0_V_U_n_14,src_data_stream_0_V_U_n_15,src_data_stream_0_V_U_n_16,src_data_stream_0_V_U_n_17,src_data_stream_0_V_U_n_18}),
        .ram_reg_13({src_data_stream_0_V_U_n_3,src_data_stream_0_V_U_n_4,src_data_stream_0_V_U_n_5,src_data_stream_0_V_U_n_6,src_data_stream_0_V_U_n_7,src_data_stream_0_V_U_n_8,src_data_stream_0_V_U_n_9,src_data_stream_0_V_U_n_10}),
        .ram_reg_14(src_data_stream_1_V_dout),
        .ram_reg_15({src_data_stream_1_V_U_n_27,src_data_stream_1_V_U_n_28,src_data_stream_1_V_U_n_29,src_data_stream_1_V_U_n_30,src_data_stream_1_V_U_n_31,src_data_stream_1_V_U_n_32,src_data_stream_1_V_U_n_33,src_data_stream_1_V_U_n_34}),
        .ram_reg_16({src_data_stream_1_V_U_n_19,src_data_stream_1_V_U_n_20,src_data_stream_1_V_U_n_21,src_data_stream_1_V_U_n_22,src_data_stream_1_V_U_n_23,src_data_stream_1_V_U_n_24,src_data_stream_1_V_U_n_25,src_data_stream_1_V_U_n_26}),
        .ram_reg_17({src_data_stream_1_V_U_n_11,src_data_stream_1_V_U_n_12,src_data_stream_1_V_U_n_13,src_data_stream_1_V_U_n_14,src_data_stream_1_V_U_n_15,src_data_stream_1_V_U_n_16,src_data_stream_1_V_U_n_17,src_data_stream_1_V_U_n_18}),
        .ram_reg_18({src_data_stream_1_V_U_n_3,src_data_stream_1_V_U_n_4,src_data_stream_1_V_U_n_5,src_data_stream_1_V_U_n_6,src_data_stream_1_V_U_n_7,src_data_stream_1_V_U_n_8,src_data_stream_1_V_U_n_9,src_data_stream_1_V_U_n_10}),
        .ram_reg_19(src_data_stream_2_V_dout),
        .ram_reg_2(\grp_Filter2D_fu_138/k_buf_1_val_5_q0 ),
        .ram_reg_20({src_data_stream_2_V_U_n_27,src_data_stream_2_V_U_n_28,src_data_stream_2_V_U_n_29,src_data_stream_2_V_U_n_30,src_data_stream_2_V_U_n_31,src_data_stream_2_V_U_n_32,src_data_stream_2_V_U_n_33,src_data_stream_2_V_U_n_34}),
        .ram_reg_21({src_data_stream_2_V_U_n_19,src_data_stream_2_V_U_n_20,src_data_stream_2_V_U_n_21,src_data_stream_2_V_U_n_22,src_data_stream_2_V_U_n_23,src_data_stream_2_V_U_n_24,src_data_stream_2_V_U_n_25,src_data_stream_2_V_U_n_26}),
        .ram_reg_22({src_data_stream_2_V_U_n_11,src_data_stream_2_V_U_n_12,src_data_stream_2_V_U_n_13,src_data_stream_2_V_U_n_14,src_data_stream_2_V_U_n_15,src_data_stream_2_V_U_n_16,src_data_stream_2_V_U_n_17,src_data_stream_2_V_U_n_18}),
        .ram_reg_23({src_data_stream_2_V_U_n_3,src_data_stream_2_V_U_n_4,src_data_stream_2_V_U_n_5,src_data_stream_2_V_U_n_6,src_data_stream_2_V_U_n_7,src_data_stream_2_V_U_n_8,src_data_stream_2_V_U_n_9,src_data_stream_2_V_U_n_10}),
        .ram_reg_3(\grp_Filter2D_fu_138/k_buf_1_val_6_q0 ),
        .ram_reg_4(\grp_Filter2D_fu_138/k_buf_1_val_7_q0 ),
        .ram_reg_5(\grp_Filter2D_fu_138/k_buf_1_val_8_q0 ),
        .ram_reg_6(\grp_Filter2D_fu_138/k_buf_2_val_5_q0 ),
        .ram_reg_7(\grp_Filter2D_fu_138/k_buf_2_val_6_q0 ),
        .ram_reg_8(\grp_Filter2D_fu_138/k_buf_2_val_7_q0 ),
        .ram_reg_9(\grp_Filter2D_fu_138/k_buf_2_val_8_q0 ),
        .shiftReg_ce(shiftReg_ce_4),
        .shiftReg_ce_0(shiftReg_ce_3),
        .shiftReg_ce_1(shiftReg_ce_2),
        .shiftReg_ce_2(shiftReg_ce),
        .src_cols_V_c14_empty_n(src_cols_V_c14_empty_n),
        .src_data_stream_0_V_empty_n(src_data_stream_0_V_empty_n),
        .src_data_stream_1_V_empty_n(src_data_stream_1_V_empty_n),
        .src_data_stream_2_V_empty_n(src_data_stream_2_V_empty_n),
        .src_rows_V_c13_empty_n(src_rows_V_c13_empty_n));
  cv_ov5640_gaussian_0_0_Mat2AXIvideo Mat2AXIvideo_U0
       (.AXI_video_strm_V_data_V_1_sel_wr036_out(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .\AXI_video_strm_V_last_V_1_state_reg[1]_0 (Mat2AXIvideo_U0_n_2),
        .CO(exitcond4_i_fu_246_p2),
        .D({dst_data_stream_2_V_dout,dst_data_stream_1_V_dout,dst_data_stream_0_V_dout}),
        .Mat2AXIvideo_U0_ap_ready(Mat2AXIvideo_U0_ap_ready),
        .Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .Mat2AXIvideo_U0_img_cols_V_read(Mat2AXIvideo_U0_img_cols_V_read),
        .Q(Mat2AXIvideo_U0_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dst_cols_V_c_empty_n(dst_cols_V_c_empty_n),
        .dst_data_stream_0_V_empty_n(dst_data_stream_0_V_empty_n),
        .dst_data_stream_1_V_empty_n(dst_data_stream_1_V_empty_n),
        .dst_data_stream_2_V_empty_n(dst_data_stream_2_V_empty_n),
        .dst_rows_V_c_empty_n(dst_rows_V_c_empty_n),
        .out(dst_cols_V_c_dout),
        .out_r_TDATA(out_r_TDATA),
        .out_r_TLAST(out_r_TLAST),
        .out_r_TREADY(out_r_TREADY),
        .out_r_TUSER(out_r_TUSER),
        .out_r_TVALID(out_r_TVALID),
        .\rows_V_reg_304_reg[31]_0 (dst_rows_V_c_dout));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXIvideo2Mat_U0_n_96),
        .Q(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gaussian_AXILiteS_s_axi_U_n_74),
        .Q(ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg_n_0),
        .R(1'b0));
  cv_ov5640_gaussian_0_0_fifo_w32_d4_A dst_cols_V_c_U
       (.E(start_for_Mat2AXIHfu_U_n_4),
        .Mat2AXIvideo_U0_img_cols_V_read(Mat2AXIvideo_U0_img_cols_V_read),
        .Q(cols),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dst_cols_V_c_empty_n(dst_cols_V_c_empty_n),
        .dst_cols_V_c_full_n(dst_cols_V_c_full_n),
        .dst_rows_V_c_full_n(dst_rows_V_c_full_n),
        .internal_full_n_reg_0(dst_cols_V_c_U_n_2),
        .out(dst_cols_V_c_dout),
        .shiftReg_ce(shiftReg_ce_5),
        .src_cols_V_c_full_n(src_cols_V_c_full_n),
        .src_rows_V_c_full_n(src_rows_V_c_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(start_for_Mat2AXIHfu_U_n_5));
  cv_ov5640_gaussian_0_0_fifo_w8_d2_A dst_data_stream_0_V_U
       (.AXI_video_strm_V_data_V_1_sel_wr036_out(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .D(dst_data_stream_0_V_dout),
        .\SRL_SIG_reg[0][7] (GaussianBlur_U0_p_dst_data_stream_0_V_din),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dst_data_stream_0_V_empty_n(dst_data_stream_0_V_empty_n),
        .dst_data_stream_0_V_full_n(dst_data_stream_0_V_full_n),
        .\mOutPtr_reg[0]_0 (dst_data_stream_0_V_U_n_0),
        .\mOutPtr_reg[0]_1 (GaussianBlur_U0_n_103),
        .shiftReg_ce(shiftReg_ce_4));
  cv_ov5640_gaussian_0_0_fifo_w8_d2_A_0 dst_data_stream_1_V_U
       (.AXI_video_strm_V_data_V_1_sel_wr036_out(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .D(dst_data_stream_1_V_dout),
        .\SRL_SIG_reg[0][7] (GaussianBlur_U0_p_dst_data_stream_1_V_din),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dst_data_stream_1_V_empty_n(dst_data_stream_1_V_empty_n),
        .dst_data_stream_1_V_full_n(dst_data_stream_1_V_full_n),
        .\mOutPtr_reg[0]_0 (dst_data_stream_1_V_U_n_0),
        .\mOutPtr_reg[0]_1 (GaussianBlur_U0_n_105),
        .shiftReg_ce(shiftReg_ce_3));
  cv_ov5640_gaussian_0_0_fifo_w8_d2_A_1 dst_data_stream_2_V_U
       (.AXI_video_strm_V_data_V_1_sel_wr036_out(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .D(dst_data_stream_2_V_dout),
        .\SRL_SIG_reg[0][7] (GaussianBlur_U0_p_dst_data_stream_2_V_din),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dst_data_stream_2_V_empty_n(dst_data_stream_2_V_empty_n),
        .dst_data_stream_2_V_full_n(dst_data_stream_2_V_full_n),
        .\mOutPtr_reg[0]_0 (dst_data_stream_2_V_U_n_0),
        .\mOutPtr_reg[0]_1 (GaussianBlur_U0_n_107),
        .shiftReg_ce(shiftReg_ce_2));
  cv_ov5640_gaussian_0_0_fifo_w32_d4_A_2 dst_rows_V_c_U
       (.E(start_for_Mat2AXIHfu_U_n_4),
        .Mat2AXIvideo_U0_img_cols_V_read(Mat2AXIvideo_U0_img_cols_V_read),
        .Q(rows),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dst_rows_V_c_empty_n(dst_rows_V_c_empty_n),
        .dst_rows_V_c_full_n(dst_rows_V_c_full_n),
        .out(dst_rows_V_c_dout),
        .shiftReg_ce(shiftReg_ce_5));
  cv_ov5640_gaussian_0_0_gaussian_AXILiteS_s_axi gaussian_AXILiteS_s_axi_U
       (.\FSM_onehot_rstate_reg[1]_0 (s_axi_AXILiteS_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_AXILiteS_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_AXILiteS_WREADY),
        .GaussianBlur_U0_ap_start(GaussianBlur_U0_ap_start),
        .Mat2AXIvideo_U0_ap_ready(Mat2AXIvideo_U0_ap_ready),
        .Q(rows),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(gaussian_AXILiteS_s_axi_U_n_74),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg(gaussian_AXILiteS_s_axi_U_n_73),
        .ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg(gaussian_AXILiteS_s_axi_U_n_70),
        .ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg_0(ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg_n_0),
        .ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg_1(AXIvideo2Mat_U0_n_69),
        .\int_cols_reg[31]_0 (cols),
        .internal_empty_n_reg(gaussian_AXILiteS_s_axi_U_n_75),
        .interrupt(interrupt),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID),
        .shiftReg_ce(shiftReg_ce_5),
        .start_for_GaussianBlur_U0_full_n(start_for_GaussianBlur_U0_full_n),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_0(start_once_reg_0));
  cv_ov5640_gaussian_0_0_fifo_w32_d2_A src_cols_V_c14_U
       (.D(cols_V_reg_472),
        .E(AXIvideo2Mat_U0_n_70),
        .GaussianBlur_U0_p_src_cols_V_read(GaussianBlur_U0_p_src_cols_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cols_V_reg_472_reg[31] (src_cols_V_c14_dout),
        .shiftReg_ce(shiftReg_ce_1),
        .src_cols_V_c14_empty_n(src_cols_V_c14_empty_n),
        .src_cols_V_c14_full_n(src_cols_V_c14_full_n));
  cv_ov5640_gaussian_0_0_fifo_w32_d2_A_3 src_cols_V_c_U
       (.D(cols),
        .E(start_for_Mat2AXIHfu_U_n_2),
        .\ap_CS_fsm_reg[0] (start_for_GaussiaIfE_U_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(src_cols_V_c_U_n_2),
        .shiftReg_ce(shiftReg_ce_5),
        .shiftReg_ce_0(shiftReg_ce_1),
        .src_cols_V_c14_full_n(src_cols_V_c14_full_n),
        .src_cols_V_c_dout(src_cols_V_c_dout),
        .src_cols_V_c_empty_n(src_cols_V_c_empty_n),
        .src_cols_V_c_full_n(src_cols_V_c_full_n),
        .src_rows_V_c13_full_n(src_rows_V_c13_full_n),
        .src_rows_V_c_empty_n(src_rows_V_c_empty_n));
  cv_ov5640_gaussian_0_0_fifo_w8_d2_A_4 src_data_stream_0_V_U
       (.D(AXIvideo2Mat_U0_img_data_stream_0_V_din),
        .DIADI(src_data_stream_0_V_dout),
        .DOBDO(\grp_Filter2D_fu_138/k_buf_0_val_5_q0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\mOutPtr_reg[0]_0 (src_data_stream_0_V_U_n_0),
        .\mOutPtr_reg[0]_1 (GaussianBlur_U0_n_97),
        .\mOutPtr_reg[1]_0 (GaussianBlur_U0_n_98),
        .ram_reg({src_data_stream_0_V_U_n_3,src_data_stream_0_V_U_n_4,src_data_stream_0_V_U_n_5,src_data_stream_0_V_U_n_6,src_data_stream_0_V_U_n_7,src_data_stream_0_V_U_n_8,src_data_stream_0_V_U_n_9,src_data_stream_0_V_U_n_10}),
        .ram_reg_0({src_data_stream_0_V_U_n_11,src_data_stream_0_V_U_n_12,src_data_stream_0_V_U_n_13,src_data_stream_0_V_U_n_14,src_data_stream_0_V_U_n_15,src_data_stream_0_V_U_n_16,src_data_stream_0_V_U_n_17,src_data_stream_0_V_U_n_18}),
        .ram_reg_1({src_data_stream_0_V_U_n_19,src_data_stream_0_V_U_n_20,src_data_stream_0_V_U_n_21,src_data_stream_0_V_U_n_22,src_data_stream_0_V_U_n_23,src_data_stream_0_V_U_n_24,src_data_stream_0_V_U_n_25,src_data_stream_0_V_U_n_26}),
        .ram_reg_2({src_data_stream_0_V_U_n_27,src_data_stream_0_V_U_n_28,src_data_stream_0_V_U_n_29,src_data_stream_0_V_U_n_30,src_data_stream_0_V_U_n_31,src_data_stream_0_V_U_n_32,src_data_stream_0_V_U_n_33,src_data_stream_0_V_U_n_34}),
        .ram_reg_3(\grp_Filter2D_fu_138/k_buf_0_val_8_q0 ),
        .ram_reg_4(GaussianBlur_U0_n_96),
        .ram_reg_5(\grp_Filter2D_fu_138/k_buf_0_val_7_q0 ),
        .ram_reg_6(\grp_Filter2D_fu_138/k_buf_0_val_6_q0 ),
        .shiftReg_ce(shiftReg_ce),
        .src_data_stream_0_V_empty_n(src_data_stream_0_V_empty_n),
        .src_data_stream_0_V_full_n(src_data_stream_0_V_full_n));
  cv_ov5640_gaussian_0_0_fifo_w8_d2_A_5 src_data_stream_1_V_U
       (.D(AXIvideo2Mat_U0_img_data_stream_1_V_din),
        .\SRL_SIG_reg[0][7] (src_data_stream_1_V_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\mOutPtr_reg[0]_0 (src_data_stream_1_V_U_n_0),
        .\mOutPtr_reg[0]_1 (GaussianBlur_U0_n_99),
        .\mOutPtr_reg[1]_0 (GaussianBlur_U0_n_100),
        .ram_reg({src_data_stream_1_V_U_n_3,src_data_stream_1_V_U_n_4,src_data_stream_1_V_U_n_5,src_data_stream_1_V_U_n_6,src_data_stream_1_V_U_n_7,src_data_stream_1_V_U_n_8,src_data_stream_1_V_U_n_9,src_data_stream_1_V_U_n_10}),
        .ram_reg_0({src_data_stream_1_V_U_n_11,src_data_stream_1_V_U_n_12,src_data_stream_1_V_U_n_13,src_data_stream_1_V_U_n_14,src_data_stream_1_V_U_n_15,src_data_stream_1_V_U_n_16,src_data_stream_1_V_U_n_17,src_data_stream_1_V_U_n_18}),
        .ram_reg_1({src_data_stream_1_V_U_n_19,src_data_stream_1_V_U_n_20,src_data_stream_1_V_U_n_21,src_data_stream_1_V_U_n_22,src_data_stream_1_V_U_n_23,src_data_stream_1_V_U_n_24,src_data_stream_1_V_U_n_25,src_data_stream_1_V_U_n_26}),
        .ram_reg_2({src_data_stream_1_V_U_n_27,src_data_stream_1_V_U_n_28,src_data_stream_1_V_U_n_29,src_data_stream_1_V_U_n_30,src_data_stream_1_V_U_n_31,src_data_stream_1_V_U_n_32,src_data_stream_1_V_U_n_33,src_data_stream_1_V_U_n_34}),
        .ram_reg_3(\grp_Filter2D_fu_138/k_buf_1_val_8_q0 ),
        .ram_reg_4(GaussianBlur_U0_n_96),
        .ram_reg_5(\grp_Filter2D_fu_138/k_buf_1_val_7_q0 ),
        .ram_reg_6(\grp_Filter2D_fu_138/k_buf_1_val_6_q0 ),
        .ram_reg_7(\grp_Filter2D_fu_138/k_buf_1_val_5_q0 ),
        .shiftReg_ce(shiftReg_ce),
        .src_data_stream_1_V_empty_n(src_data_stream_1_V_empty_n),
        .src_data_stream_1_V_full_n(src_data_stream_1_V_full_n));
  cv_ov5640_gaussian_0_0_fifo_w8_d2_A_6 src_data_stream_2_V_U
       (.D(AXIvideo2Mat_U0_img_data_stream_2_V_din),
        .\SRL_SIG_reg[0][7] (src_data_stream_2_V_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\mOutPtr_reg[0]_0 (src_data_stream_2_V_U_n_0),
        .\mOutPtr_reg[0]_1 (GaussianBlur_U0_n_101),
        .\mOutPtr_reg[1]_0 (GaussianBlur_U0_n_102),
        .ram_reg({src_data_stream_2_V_U_n_3,src_data_stream_2_V_U_n_4,src_data_stream_2_V_U_n_5,src_data_stream_2_V_U_n_6,src_data_stream_2_V_U_n_7,src_data_stream_2_V_U_n_8,src_data_stream_2_V_U_n_9,src_data_stream_2_V_U_n_10}),
        .ram_reg_0({src_data_stream_2_V_U_n_11,src_data_stream_2_V_U_n_12,src_data_stream_2_V_U_n_13,src_data_stream_2_V_U_n_14,src_data_stream_2_V_U_n_15,src_data_stream_2_V_U_n_16,src_data_stream_2_V_U_n_17,src_data_stream_2_V_U_n_18}),
        .ram_reg_1({src_data_stream_2_V_U_n_19,src_data_stream_2_V_U_n_20,src_data_stream_2_V_U_n_21,src_data_stream_2_V_U_n_22,src_data_stream_2_V_U_n_23,src_data_stream_2_V_U_n_24,src_data_stream_2_V_U_n_25,src_data_stream_2_V_U_n_26}),
        .ram_reg_2({src_data_stream_2_V_U_n_27,src_data_stream_2_V_U_n_28,src_data_stream_2_V_U_n_29,src_data_stream_2_V_U_n_30,src_data_stream_2_V_U_n_31,src_data_stream_2_V_U_n_32,src_data_stream_2_V_U_n_33,src_data_stream_2_V_U_n_34}),
        .ram_reg_3(\grp_Filter2D_fu_138/k_buf_2_val_8_q0 ),
        .ram_reg_4(GaussianBlur_U0_n_96),
        .ram_reg_5(\grp_Filter2D_fu_138/k_buf_2_val_7_q0 ),
        .ram_reg_6(\grp_Filter2D_fu_138/k_buf_2_val_6_q0 ),
        .ram_reg_7(\grp_Filter2D_fu_138/k_buf_2_val_5_q0 ),
        .shiftReg_ce(shiftReg_ce),
        .src_data_stream_2_V_empty_n(src_data_stream_2_V_empty_n),
        .src_data_stream_2_V_full_n(src_data_stream_2_V_full_n));
  cv_ov5640_gaussian_0_0_fifo_w32_d2_A_7 src_rows_V_c13_U
       (.D(src_rows_V_c13_dout),
        .E(AXIvideo2Mat_U0_n_70),
        .GaussianBlur_U0_p_src_cols_V_read(GaussianBlur_U0_p_src_cols_V_read),
        .\SRL_SIG_reg[1][31] (rows_V_reg_467),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .shiftReg_ce(shiftReg_ce_1),
        .src_rows_V_c13_empty_n(src_rows_V_c13_empty_n),
        .src_rows_V_c13_full_n(src_rows_V_c13_full_n));
  cv_ov5640_gaussian_0_0_fifo_w32_d2_A_8 src_rows_V_c_U
       (.D(rows),
        .E(start_for_Mat2AXIHfu_U_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .shiftReg_ce(shiftReg_ce_1),
        .shiftReg_ce_0(shiftReg_ce_5),
        .src_rows_V_c_dout(src_rows_V_c_dout),
        .src_rows_V_c_empty_n(src_rows_V_c_empty_n),
        .src_rows_V_c_full_n(src_rows_V_c_full_n));
  cv_ov5640_gaussian_0_0_start_for_GaussiaIfE start_for_GaussiaIfE_U
       (.GaussianBlur_U0_ap_start(GaussianBlur_U0_ap_start),
        .Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .Q(AXIvideo2Mat_U0_n_68),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .int_ap_idle_reg(ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg_n_0),
        .int_ap_idle_reg_0(Mat2AXIvideo_U0_n_5),
        .int_ap_idle_reg_1(GaussianBlur_U0_n_109),
        .internal_empty_n_reg_0(GaussianBlur_U0_n_110),
        .internal_empty_n_reg_1(gaussian_AXILiteS_s_axi_U_n_75),
        .internal_full_n_reg_0(start_for_GaussiaIfE_U_n_2),
        .\mOutPtr_reg[2]_0 (GaussianBlur_U0_n_111),
        .start_for_GaussianBlur_U0_full_n(start_for_GaussianBlur_U0_full_n),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_0(start_once_reg_0));
  cv_ov5640_gaussian_0_0_start_for_Mat2AXIHfu start_for_Mat2AXIHfu_U
       (.CO(exitcond4_i_fu_246_p2),
        .E(start_for_Mat2AXIHfu_U_n_2),
        .Mat2AXIvideo_U0_ap_ready(Mat2AXIvideo_U0_ap_ready),
        .Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .Q(Mat2AXIvideo_U0_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .dst_cols_V_c_empty_n(dst_cols_V_c_empty_n),
        .dst_cols_V_c_full_n(dst_cols_V_c_full_n),
        .dst_rows_V_c_empty_n(dst_rows_V_c_empty_n),
        .dst_rows_V_c_full_n(dst_rows_V_c_full_n),
        .internal_empty_n_reg_0(start_for_Mat2AXIHfu_U_n_4),
        .internal_empty_n_reg_1(Mat2AXIvideo_U0_n_2),
        .internal_full_n_reg_0(start_for_Mat2AXIHfu_U_n_5),
        .\mOutPtr_reg[1]_0 (ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg_n_0),
        .\mOutPtr_reg[2]_0 (gaussian_AXILiteS_s_axi_U_n_70),
        .shiftReg_ce(shiftReg_ce_5),
        .shiftReg_ce_0(shiftReg_ce_1),
        .src_cols_V_c_full_n(src_cols_V_c_full_n),
        .src_rows_V_c_full_n(src_rows_V_c_full_n),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg));
endmodule

(* ORIG_REF_NAME = "gaussian_AXILiteS_s_axi" *) 
module cv_ov5640_gaussian_0_0_gaussian_AXILiteS_s_axi
   (ap_rst_n_inv,
    \FSM_onehot_wstate_reg[1]_0 ,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_AXILiteS_BVALID,
    Q,
    \int_cols_reg[31]_0 ,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_AXILiteS_RVALID,
    ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg,
    ap_start,
    interrupt,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg,
    ap_rst_n_0,
    internal_empty_n_reg,
    s_axi_AXILiteS_RDATA,
    ap_clk,
    ap_idle,
    ap_sync_ready,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_RREADY,
    ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg_0,
    start_for_Mat2AXIvideo_U0_full_n,
    start_once_reg,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
    start_for_GaussianBlur_U0_full_n,
    start_once_reg_0,
    ap_rst_n,
    Mat2AXIvideo_U0_ap_ready,
    shiftReg_ce,
    ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg_1,
    GaussianBlur_U0_ap_start,
    s_axi_AXILiteS_AWADDR);
  output ap_rst_n_inv;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_AXILiteS_BVALID;
  output [31:0]Q;
  output [31:0]\int_cols_reg[31]_0 ;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_AXILiteS_RVALID;
  output ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg;
  output ap_start;
  output interrupt;
  output ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg;
  output ap_rst_n_0;
  output internal_empty_n_reg;
  output [31:0]s_axi_AXILiteS_RDATA;
  input ap_clk;
  input ap_idle;
  input ap_sync_ready;
  input s_axi_AXILiteS_AWVALID;
  input s_axi_AXILiteS_WVALID;
  input s_axi_AXILiteS_BREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input [4:0]s_axi_AXILiteS_ARADDR;
  input s_axi_AXILiteS_ARVALID;
  input s_axi_AXILiteS_RREADY;
  input ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg_0;
  input start_for_Mat2AXIvideo_U0_full_n;
  input start_once_reg;
  input ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  input start_for_GaussianBlur_U0_full_n;
  input start_once_reg_0;
  input ap_rst_n;
  input Mat2AXIvideo_U0_ap_ready;
  input shiftReg_ce;
  input ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg_1;
  input GaussianBlur_U0_ap_start;
  input [4:0]s_axi_AXILiteS_AWADDR;

  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire GaussianBlur_U0_ap_start;
  wire Mat2AXIvideo_U0_ap_ready;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg;
  wire ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg;
  wire ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg_0;
  wire ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg_1;
  wire ar_hs;
  wire [7:1]data0;
  wire int_ap_done_i_1_n_0;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire [31:0]int_cols0;
  wire \int_cols[31]_i_1_n_0 ;
  wire [31:0]\int_cols_reg[31]_0 ;
  wire int_gie_i_1_n_0;
  wire int_gie_i_2_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire [31:0]int_rows0;
  wire \int_rows[31]_i_1_n_0 ;
  wire \int_rows[31]_i_3_n_0 ;
  wire internal_empty_n_reg;
  wire interrupt;
  wire p_0_in;
  wire p_1_in;
  wire [31:2]rdata;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[1]_i_1_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[7]_i_4_n_0 ;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire shiftReg_ce;
  wire start_for_GaussianBlur_U0_full_n;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;

  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_AXILiteS_RREADY),
        .I1(s_axi_AXILiteS_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_AXILiteS_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(s_axi_AXILiteS_RREADY),
        .I3(s_axi_AXILiteS_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RVALID),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAE0CAE3F)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(s_axi_AXILiteS_BREADY),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_AWVALID),
        .I3(s_axi_AXILiteS_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(s_axi_AXILiteS_BVALID),
        .I3(s_axi_AXILiteS_BREADY),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_BVALID),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h222022202220AAA0)) 
    ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg_0),
        .I3(shiftReg_ce),
        .I4(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I5(ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg_1),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hEFFFAAAA)) 
    int_ap_done_i_1
       (.I0(Mat2AXIvideo_U0_ap_ready),
        .I1(\rdata[7]_i_4_n_0 ),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .I4(data0[1]),
        .O(int_ap_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_0),
        .Q(data0[1]),
        .R(ap_rst_n_inv));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(ap_rst_n_inv));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_ready),
        .Q(data0[3]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(ap_sync_ready),
        .I2(int_ap_start3_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    int_ap_start_i_2
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    int_auto_restart_i_1
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(s_axi_AXILiteS_WSTRB[0]),
        .I4(data0[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(data0[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [0]),
        .O(int_cols0[0]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [10]),
        .O(int_cols0[10]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [11]),
        .O(int_cols0[11]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [12]),
        .O(int_cols0[12]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [13]),
        .O(int_cols0[13]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [14]),
        .O(int_cols0[14]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [15]),
        .O(int_cols0[15]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [16]),
        .O(int_cols0[16]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [17]),
        .O(int_cols0[17]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [18]),
        .O(int_cols0[18]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [19]),
        .O(int_cols0[19]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [1]),
        .O(int_cols0[1]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [20]),
        .O(int_cols0[20]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [21]),
        .O(int_cols0[21]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [22]),
        .O(int_cols0[22]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [23]),
        .O(int_cols0[23]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [24]),
        .O(int_cols0[24]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [25]),
        .O(int_cols0[25]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [26]),
        .O(int_cols0[26]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [27]),
        .O(int_cols0[27]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [28]),
        .O(int_cols0[28]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [29]),
        .O(int_cols0[29]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [2]),
        .O(int_cols0[2]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [30]),
        .O(int_cols0[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \int_cols[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_rows[31]_i_3_n_0 ),
        .O(\int_cols[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [31]),
        .O(int_cols0[31]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [3]),
        .O(int_cols0[3]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [4]),
        .O(int_cols0[4]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [5]),
        .O(int_cols0[5]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [6]),
        .O(int_cols0[6]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [7]),
        .O(int_cols0[7]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [8]),
        .O(int_cols0[8]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [9]),
        .O(int_cols0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[0] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[0]),
        .Q(\int_cols_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[10] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[10]),
        .Q(\int_cols_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[11] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[11]),
        .Q(\int_cols_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[12] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[12]),
        .Q(\int_cols_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[13] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[13]),
        .Q(\int_cols_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[14] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[14]),
        .Q(\int_cols_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[15] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[15]),
        .Q(\int_cols_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[16] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[16]),
        .Q(\int_cols_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[17] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[17]),
        .Q(\int_cols_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[18] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[18]),
        .Q(\int_cols_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[19] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[19]),
        .Q(\int_cols_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[1] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[1]),
        .Q(\int_cols_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[20] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[20]),
        .Q(\int_cols_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[21] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[21]),
        .Q(\int_cols_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[22] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[22]),
        .Q(\int_cols_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[23] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[23]),
        .Q(\int_cols_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[24] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[24]),
        .Q(\int_cols_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[25] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[25]),
        .Q(\int_cols_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[26] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[26]),
        .Q(\int_cols_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[27] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[27]),
        .Q(\int_cols_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[28] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[28]),
        .Q(\int_cols_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[29] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[29]),
        .Q(\int_cols_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[2] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[2]),
        .Q(\int_cols_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[30] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[30]),
        .Q(\int_cols_reg[31]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[31] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[31]),
        .Q(\int_cols_reg[31]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[3] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[3]),
        .Q(\int_cols_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[4] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[4]),
        .Q(\int_cols_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[5] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[5]),
        .Q(\int_cols_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[6] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[6]),
        .Q(\int_cols_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[7] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[7]),
        .Q(\int_cols_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[8] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[8]),
        .Q(\int_cols_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[9] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[9]),
        .Q(\int_cols_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    int_gie_i_1
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_gie_i_2_n_0),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(s_axi_AXILiteS_WSTRB[0]),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(int_gie_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(s_axi_AXILiteS_WSTRB[0]),
        .I4(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(s_axi_AXILiteS_WSTRB[0]),
        .I4(p_0_in),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_isr6_out),
        .I2(Mat2AXIvideo_U0_ap_ready),
        .I3(\int_ier_reg_n_0_[0] ),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_isr[0]_i_2 
       (.I0(int_gie_i_2_n_0),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(s_axi_AXILiteS_WSTRB[0]),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(int_isr6_out),
        .I2(ap_sync_ready),
        .I3(p_0_in),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[0]),
        .O(int_rows0[0]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[10]),
        .O(int_rows0[10]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[11]),
        .O(int_rows0[11]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[12]),
        .O(int_rows0[12]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[13]),
        .O(int_rows0[13]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[14]),
        .O(int_rows0[14]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[15]),
        .O(int_rows0[15]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(Q[16]),
        .O(int_rows0[16]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(Q[17]),
        .O(int_rows0[17]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(Q[18]),
        .O(int_rows0[18]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(Q[19]),
        .O(int_rows0[19]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[1]),
        .O(int_rows0[1]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(Q[20]),
        .O(int_rows0[20]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(Q[21]),
        .O(int_rows0[21]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(Q[22]),
        .O(int_rows0[22]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(Q[23]),
        .O(int_rows0[23]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(Q[24]),
        .O(int_rows0[24]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(Q[25]),
        .O(int_rows0[25]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(Q[26]),
        .O(int_rows0[26]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(Q[27]),
        .O(int_rows0[27]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(Q[28]),
        .O(int_rows0[28]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(Q[29]),
        .O(int_rows0[29]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[2]),
        .O(int_rows0[2]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(Q[30]),
        .O(int_rows0[30]));
  LUT2 #(
    .INIT(4'h1)) 
    \int_rows[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_rows[31]_i_3_n_0 ),
        .O(\int_rows[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(Q[31]),
        .O(int_rows0[31]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
    \int_rows[31]_i_3 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[2] ),
        .O(\int_rows[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[3]),
        .O(int_rows0[3]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[4]),
        .O(int_rows0[4]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[5]),
        .O(int_rows0[5]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[6]),
        .O(int_rows0[6]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[7]),
        .O(int_rows0[7]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[8]),
        .O(int_rows0[8]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[9]),
        .O(int_rows0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[0] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[0]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[10] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[10]),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[11] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[11]),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[12] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[12]),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[13] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[13]),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[14] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[14]),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[15] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[15]),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[16] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[16]),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[17] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[17]),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[18] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[18]),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[19] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[19]),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[1] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[20] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[20]),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[21] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[21]),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[22] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[22]),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[23] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[23]),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[24] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[24]),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[25] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[25]),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[26] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[26]),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[27] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[27]),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[28] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[28]),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[29] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[29]),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[2] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[2]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[30] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[30]),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[31] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[31]),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[3] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[3]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[4] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[4]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[5] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[5]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[6] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[6]),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[7] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[7]),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[8] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[8]),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[9] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[9]),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_3
       (.I0(ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg),
        .I1(GaussianBlur_U0_ap_start),
        .O(internal_empty_n_reg));
  LUT4 #(
    .INIT(16'h0040)) 
    internal_empty_n_i_5
       (.I0(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I1(ap_start),
        .I2(start_for_GaussianBlur_U0_full_n),
        .I3(start_once_reg_0),
        .O(ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg));
  LUT3 #(
    .INIT(8'hA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_0),
        .I1(p_1_in),
        .I2(\int_isr_reg_n_0_[0] ),
        .O(interrupt));
  LUT4 #(
    .INIT(16'h0040)) 
    \mOutPtr[2]_i_2__1 
       (.I0(ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg_0),
        .I1(ap_start),
        .I2(start_for_Mat2AXIvideo_U0_full_n),
        .I3(start_once_reg),
        .O(ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h10111010)) 
    \rdata[0]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .I2(\rdata[0]_i_2_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(\rdata[0]_i_3_n_0 ),
        .O(\rdata[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h0000B800)) 
    \rdata[0]_i_2 
       (.I0(\int_cols_reg[31]_0 [0]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(Q[0]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_3 
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(int_gie_reg_n_0),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(\int_ier_reg_n_0_[0] ),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(ap_start),
        .O(\rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[10]_i_1 
       (.I0(\int_cols_reg[31]_0 [10]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(Q[10]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[10]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[11]_i_1 
       (.I0(\int_cols_reg[31]_0 [11]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(Q[11]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[11]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[12]_i_1 
       (.I0(\int_cols_reg[31]_0 [12]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(Q[12]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[12]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[13]_i_1 
       (.I0(\int_cols_reg[31]_0 [13]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(Q[13]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[13]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[14]_i_1 
       (.I0(\int_cols_reg[31]_0 [14]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(Q[14]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[14]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[15]_i_1 
       (.I0(\int_cols_reg[31]_0 [15]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(Q[15]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[15]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[16]_i_1 
       (.I0(\int_cols_reg[31]_0 [16]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(Q[16]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[16]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[17]_i_1 
       (.I0(\int_cols_reg[31]_0 [17]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(Q[17]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[17]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[18]_i_1 
       (.I0(\int_cols_reg[31]_0 [18]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(Q[18]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[18]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[19]_i_1 
       (.I0(\int_cols_reg[31]_0 [19]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(Q[19]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[19]));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(\rdata[1]_i_3_n_0 ),
        .I2(\rdata[1]_i_4_n_0 ),
        .I3(\int_cols_reg[31]_0 [1]),
        .I4(\rdata[7]_i_3_n_0 ),
        .I5(Q[1]),
        .O(\rdata[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[1]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[0]),
        .I1(s_axi_AXILiteS_ARADDR[1]),
        .O(\rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[1]_i_3 
       (.I0(data0[1]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(p_0_in),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .I4(p_1_in),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \rdata[1]_i_4 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[20]_i_1 
       (.I0(\int_cols_reg[31]_0 [20]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(Q[20]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[20]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[21]_i_1 
       (.I0(\int_cols_reg[31]_0 [21]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(Q[21]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[21]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[22]_i_1 
       (.I0(\int_cols_reg[31]_0 [22]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(Q[22]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[22]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[23]_i_1 
       (.I0(\int_cols_reg[31]_0 [23]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(Q[23]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[23]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[24]_i_1 
       (.I0(\int_cols_reg[31]_0 [24]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(Q[24]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[24]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[25]_i_1 
       (.I0(\int_cols_reg[31]_0 [25]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(Q[25]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[25]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[26]_i_1 
       (.I0(\int_cols_reg[31]_0 [26]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(Q[26]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[26]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[27]_i_1 
       (.I0(\int_cols_reg[31]_0 [27]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(Q[27]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[27]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[28]_i_1 
       (.I0(\int_cols_reg[31]_0 [28]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(Q[28]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[28]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[29]_i_1 
       (.I0(\int_cols_reg[31]_0 [29]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(Q[29]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[29]));
  LUT5 #(
    .INIT(32'h45FF4545)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\rdata[7]_i_3_n_0 ),
        .I3(\rdata[7]_i_4_n_0 ),
        .I4(data0[2]),
        .O(rdata[2]));
  LUT6 #(
    .INIT(64'hFFFFEEFEFFFFFFFF)) 
    \rdata[2]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\int_cols_reg[31]_0 [2]),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[30]_i_1 
       (.I0(\int_cols_reg[31]_0 [30]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(Q[30]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[31]_i_2 
       (.I0(\int_cols_reg[31]_0 [31]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(Q[31]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[31]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \rdata[31]_i_3 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .I2(s_axi_AXILiteS_ARADDR[4]),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h45FF4545)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(\rdata[7]_i_3_n_0 ),
        .I3(\rdata[7]_i_4_n_0 ),
        .I4(data0[3]),
        .O(rdata[3]));
  LUT6 #(
    .INIT(64'hFFFFEEFEFFFFFFFF)) 
    \rdata[3]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\int_cols_reg[31]_0 [3]),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[4]_i_1 
       (.I0(\int_cols_reg[31]_0 [4]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(Q[4]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[5]_i_1 
       (.I0(\int_cols_reg[31]_0 [5]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(Q[5]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[6]_i_1 
       (.I0(\int_cols_reg[31]_0 [6]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(Q[6]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[6]));
  LUT5 #(
    .INIT(32'h45FF4545)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(\rdata[7]_i_3_n_0 ),
        .I3(\rdata[7]_i_4_n_0 ),
        .I4(data0[7]),
        .O(rdata[7]));
  LUT6 #(
    .INIT(64'hFFFFEEFEFFFFFFFF)) 
    \rdata[7]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\int_cols_reg[31]_0 [7]),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \rdata[7]_i_3 
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(s_axi_AXILiteS_ARADDR[2]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .O(\rdata[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata[7]_i_4 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[2]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[8]_i_1 
       (.I0(\int_cols_reg[31]_0 [8]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(Q[8]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[8]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[9]_i_1 
       (.I0(\int_cols_reg[31]_0 [9]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(Q[9]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[9]));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[10]),
        .Q(s_axi_AXILiteS_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[11]),
        .Q(s_axi_AXILiteS_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[12]),
        .Q(s_axi_AXILiteS_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[13]),
        .Q(s_axi_AXILiteS_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[14]),
        .Q(s_axi_AXILiteS_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[15]),
        .Q(s_axi_AXILiteS_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[16]),
        .Q(s_axi_AXILiteS_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[17]),
        .Q(s_axi_AXILiteS_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[18]),
        .Q(s_axi_AXILiteS_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[19]),
        .Q(s_axi_AXILiteS_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[20]),
        .Q(s_axi_AXILiteS_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[21]),
        .Q(s_axi_AXILiteS_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[22]),
        .Q(s_axi_AXILiteS_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[23]),
        .Q(s_axi_AXILiteS_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[24]),
        .Q(s_axi_AXILiteS_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[25]),
        .Q(s_axi_AXILiteS_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[26]),
        .Q(s_axi_AXILiteS_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[27]),
        .Q(s_axi_AXILiteS_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[28]),
        .Q(s_axi_AXILiteS_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[29]),
        .Q(s_axi_AXILiteS_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[30]),
        .Q(s_axi_AXILiteS_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[31]),
        .Q(s_axi_AXILiteS_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_AXILiteS_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_AXILiteS_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_AXILiteS_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[8]),
        .Q(s_axi_AXILiteS_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_AXILiteS_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gaussian_ama_addmGfk" *) 
module cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk
   (P,
    ap_block_pp0_stage0_subdone9_in,
    p_Val2_75_0_2_1_reg_59170,
    ap_clk,
    D,
    Q,
    PCOUT);
  output [17:0]P;
  input ap_block_pp0_stage0_subdone9_in;
  input p_Val2_75_0_2_1_reg_59170;
  input ap_clk;
  input [7:0]D;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire [7:0]D;
  wire [17:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone9_in;
  wire ap_clk;
  wire p_Val2_75_0_2_1_reg_59170;

  cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk_DSP48_15_115 gaussian_ama_addmGfk_DSP48_15_U
       (.D(D),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_block_pp0_stage0_subdone9_in(ap_block_pp0_stage0_subdone9_in),
        .ap_clk(ap_clk),
        .p_Val2_75_0_2_1_reg_59170(p_Val2_75_0_2_1_reg_59170));
endmodule

(* ORIG_REF_NAME = "gaussian_ama_addmGfk" *) 
module cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk_18
   (P,
    ap_block_pp0_stage0_subdone9_in,
    p_Val2_75_0_2_1_reg_59170,
    ap_clk,
    D,
    Q,
    PCOUT,
    p);
  output [17:0]P;
  output ap_block_pp0_stage0_subdone9_in;
  input p_Val2_75_0_2_1_reg_59170;
  input ap_clk;
  input [7:0]D;
  input [7:0]Q;
  input [47:0]PCOUT;
  input p;

  wire [7:0]D;
  wire [17:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone9_in;
  wire ap_clk;
  wire p;
  wire p_Val2_75_0_2_1_reg_59170;

  cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk_DSP48_15_114 gaussian_ama_addmGfk_DSP48_15_U
       (.D(D),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_block_pp0_stage0_subdone9_in(ap_block_pp0_stage0_subdone9_in),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_Val2_75_0_2_1_reg_59170(p_Val2_75_0_2_1_reg_59170));
endmodule

(* ORIG_REF_NAME = "gaussian_ama_addmGfk" *) 
module cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk_19
   (P,
    ap_block_pp0_stage0_subdone9_in,
    p_Val2_75_0_2_1_reg_59170,
    ap_clk,
    D,
    Q,
    PCOUT);
  output [17:0]P;
  input ap_block_pp0_stage0_subdone9_in;
  input p_Val2_75_0_2_1_reg_59170;
  input ap_clk;
  input [7:0]D;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire [7:0]D;
  wire [17:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone9_in;
  wire ap_clk;
  wire p_Val2_75_0_2_1_reg_59170;

  cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk_DSP48_15 gaussian_ama_addmGfk_DSP48_15_U
       (.D(D),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_block_pp0_stage0_subdone9_in(ap_block_pp0_stage0_subdone9_in),
        .ap_clk(ap_clk),
        .p_Val2_75_0_2_1_reg_59170(p_Val2_75_0_2_1_reg_59170));
endmodule

(* ORIG_REF_NAME = "gaussian_ama_addmGfk_DSP48_15" *) 
module cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk_DSP48_15
   (P,
    ap_block_pp0_stage0_subdone9_in,
    p_Val2_75_0_2_1_reg_59170,
    ap_clk,
    D,
    Q,
    PCOUT);
  output [17:0]P;
  input ap_block_pp0_stage0_subdone9_in;
  input p_Val2_75_0_2_1_reg_59170;
  input ap_clk;
  input [7:0]D;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire [7:0]D;
  wire [17:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone9_in;
  wire ap_clk;
  wire p_Val2_75_0_2_1_reg_59170;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(0),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("TRUE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone9_in),
        .CEA2(ap_block_pp0_stage0_subdone9_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(p_Val2_75_0_2_1_reg_59170),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:18],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "gaussian_ama_addmGfk_DSP48_15" *) 
module cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk_DSP48_15_114
   (P,
    ap_block_pp0_stage0_subdone9_in,
    p_Val2_75_0_2_1_reg_59170,
    ap_clk,
    D,
    Q,
    PCOUT,
    p_0);
  output [17:0]P;
  output ap_block_pp0_stage0_subdone9_in;
  input p_Val2_75_0_2_1_reg_59170;
  input ap_clk;
  input [7:0]D;
  input [7:0]Q;
  input [47:0]PCOUT;
  input p_0;

  wire [7:0]D;
  wire [17:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone9_in;
  wire ap_clk;
  wire p_0;
  wire p_Val2_75_0_2_1_reg_59170;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(p_0),
        .O(ap_block_pp0_stage0_subdone9_in));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(0),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("TRUE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone9_in),
        .CEA2(ap_block_pp0_stage0_subdone9_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(p_Val2_75_0_2_1_reg_59170),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:18],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "gaussian_ama_addmGfk_DSP48_15" *) 
module cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk_DSP48_15_115
   (P,
    ap_block_pp0_stage0_subdone9_in,
    p_Val2_75_0_2_1_reg_59170,
    ap_clk,
    D,
    Q,
    PCOUT);
  output [17:0]P;
  input ap_block_pp0_stage0_subdone9_in;
  input p_Val2_75_0_2_1_reg_59170;
  input ap_clk;
  input [7:0]D;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire [7:0]D;
  wire [17:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone9_in;
  wire ap_clk;
  wire p_Val2_75_0_2_1_reg_59170;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(0),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("TRUE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone9_in),
        .CEA2(ap_block_pp0_stage0_subdone9_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(p_Val2_75_0_2_1_reg_59170),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:18],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulaDeQ" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ
   (PCOUT,
    p_18_in,
    ap_block_pp0_stage0_subdone9_in,
    p_Val2_75_0_2_1_reg_59170,
    ap_clk,
    Q,
    p_Val2_75_2_2_1_fu_3548_p2,
    or_cond_i_reg_5502_pp0_iter3_reg,
    p);
  output [47:0]PCOUT;
  output p_18_in;
  input ap_block_pp0_stage0_subdone9_in;
  input p_Val2_75_0_2_1_reg_59170;
  input ap_clk;
  input [7:0]Q;
  input [20:0]p_Val2_75_2_2_1_fu_3548_p2;
  input or_cond_i_reg_5502_pp0_iter3_reg;
  input p;

  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone9_in;
  wire ap_clk;
  wire or_cond_i_reg_5502_pp0_iter3_reg;
  wire p;
  wire p_18_in;
  wire p_Val2_75_0_2_1_reg_59170;
  wire [20:0]p_Val2_75_2_2_1_fu_3548_p2;

  cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ_DSP48_12_113 gaussian_mac_mulaDeQ_DSP48_12_U
       (.PCOUT(PCOUT),
        .Q(Q),
        .ap_block_pp0_stage0_subdone9_in(ap_block_pp0_stage0_subdone9_in),
        .ap_clk(ap_clk),
        .or_cond_i_reg_5502_pp0_iter3_reg(or_cond_i_reg_5502_pp0_iter3_reg),
        .p_0(p),
        .p_18_in(p_18_in),
        .p_Val2_75_0_2_1_reg_59170(p_Val2_75_0_2_1_reg_59170),
        .p_Val2_75_2_2_1_fu_3548_p2(p_Val2_75_2_2_1_fu_3548_p2));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulaDeQ" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ_20
   (PCOUT,
    p_18_in,
    ap_block_pp0_stage0_subdone9_in,
    p_Val2_75_0_2_1_reg_59170,
    ap_clk,
    Q,
    p_Val2_75_0_2_1_fu_3404_p2);
  output [47:0]PCOUT;
  input p_18_in;
  input ap_block_pp0_stage0_subdone9_in;
  input p_Val2_75_0_2_1_reg_59170;
  input ap_clk;
  input [7:0]Q;
  input [20:0]p_Val2_75_0_2_1_fu_3404_p2;

  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone9_in;
  wire ap_clk;
  wire p_18_in;
  wire [20:0]p_Val2_75_0_2_1_fu_3404_p2;
  wire p_Val2_75_0_2_1_reg_59170;

  cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ_DSP48_12_112 gaussian_mac_mulaDeQ_DSP48_12_U
       (.PCOUT(PCOUT),
        .Q(Q),
        .ap_block_pp0_stage0_subdone9_in(ap_block_pp0_stage0_subdone9_in),
        .ap_clk(ap_clk),
        .p_18_in(p_18_in),
        .p_Val2_75_0_2_1_fu_3404_p2(p_Val2_75_0_2_1_fu_3404_p2),
        .p_Val2_75_0_2_1_reg_59170(p_Val2_75_0_2_1_reg_59170));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulaDeQ" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ_21
   (PCOUT,
    p_18_in,
    ap_block_pp0_stage0_subdone9_in,
    p_Val2_75_0_2_1_reg_59170,
    ap_clk,
    Q,
    p_Val2_75_1_2_1_fu_3476_p2);
  output [47:0]PCOUT;
  input p_18_in;
  input ap_block_pp0_stage0_subdone9_in;
  input p_Val2_75_0_2_1_reg_59170;
  input ap_clk;
  input [7:0]Q;
  input [20:0]p_Val2_75_1_2_1_fu_3476_p2;

  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone9_in;
  wire ap_clk;
  wire p_18_in;
  wire p_Val2_75_0_2_1_reg_59170;
  wire [20:0]p_Val2_75_1_2_1_fu_3476_p2;

  cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ_DSP48_12 gaussian_mac_mulaDeQ_DSP48_12_U
       (.PCOUT(PCOUT),
        .Q(Q),
        .ap_block_pp0_stage0_subdone9_in(ap_block_pp0_stage0_subdone9_in),
        .ap_clk(ap_clk),
        .p_18_in(p_18_in),
        .p_Val2_75_0_2_1_reg_59170(p_Val2_75_0_2_1_reg_59170),
        .p_Val2_75_1_2_1_fu_3476_p2(p_Val2_75_1_2_1_fu_3476_p2));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulaDeQ_DSP48_12" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ_DSP48_12
   (PCOUT,
    p_18_in,
    ap_block_pp0_stage0_subdone9_in,
    p_Val2_75_0_2_1_reg_59170,
    ap_clk,
    Q,
    p_Val2_75_1_2_1_fu_3476_p2);
  output [47:0]PCOUT;
  input p_18_in;
  input ap_block_pp0_stage0_subdone9_in;
  input p_Val2_75_0_2_1_reg_59170;
  input ap_clk;
  input [7:0]Q;
  input [20:0]p_Val2_75_1_2_1_fu_3476_p2;

  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone9_in;
  wire ap_clk;
  wire p_18_in;
  wire p_Val2_75_0_2_1_reg_59170;
  wire [20:0]p_Val2_75_1_2_1_fu_3476_p2;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_Val2_75_1_2_1_fu_3476_p2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_18_in),
        .CEA2(ap_block_pp0_stage0_subdone9_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(p_Val2_75_0_2_1_reg_59170),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulaDeQ_DSP48_12" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ_DSP48_12_112
   (PCOUT,
    p_18_in,
    ap_block_pp0_stage0_subdone9_in,
    p_Val2_75_0_2_1_reg_59170,
    ap_clk,
    Q,
    p_Val2_75_0_2_1_fu_3404_p2);
  output [47:0]PCOUT;
  input p_18_in;
  input ap_block_pp0_stage0_subdone9_in;
  input p_Val2_75_0_2_1_reg_59170;
  input ap_clk;
  input [7:0]Q;
  input [20:0]p_Val2_75_0_2_1_fu_3404_p2;

  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone9_in;
  wire ap_clk;
  wire p_18_in;
  wire [20:0]p_Val2_75_0_2_1_fu_3404_p2;
  wire p_Val2_75_0_2_1_reg_59170;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_Val2_75_0_2_1_fu_3404_p2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_18_in),
        .CEA2(ap_block_pp0_stage0_subdone9_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(p_Val2_75_0_2_1_reg_59170),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulaDeQ_DSP48_12" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ_DSP48_12_113
   (PCOUT,
    p_18_in,
    ap_block_pp0_stage0_subdone9_in,
    p_Val2_75_0_2_1_reg_59170,
    ap_clk,
    Q,
    p_Val2_75_2_2_1_fu_3548_p2,
    or_cond_i_reg_5502_pp0_iter3_reg,
    p_0);
  output [47:0]PCOUT;
  output p_18_in;
  input ap_block_pp0_stage0_subdone9_in;
  input p_Val2_75_0_2_1_reg_59170;
  input ap_clk;
  input [7:0]Q;
  input [20:0]p_Val2_75_2_2_1_fu_3548_p2;
  input or_cond_i_reg_5502_pp0_iter3_reg;
  input p_0;

  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone9_in;
  wire ap_clk;
  wire or_cond_i_reg_5502_pp0_iter3_reg;
  wire p_0;
  wire p_18_in;
  wire p_Val2_75_0_2_1_reg_59170;
  wire [20:0]p_Val2_75_2_2_1_fu_3548_p2;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_Val2_75_2_2_1_fu_3548_p2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_18_in),
        .CEA2(ap_block_pp0_stage0_subdone9_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(p_Val2_75_0_2_1_reg_59170),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_1__1
       (.I0(or_cond_i_reg_5502_pp0_iter3_reg),
        .I1(p_0),
        .O(p_18_in));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulaEe0" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0
   (p_1_in,
    src_kernel_win_0_va_1_fu_2700,
    p_Val2_75_0_2_1_reg_59170,
    ap_clk,
    Q,
    P);
  output [19:0]p_1_in;
  input src_kernel_win_0_va_1_fu_2700;
  input p_Val2_75_0_2_1_reg_59170;
  input ap_clk;
  input [7:0]Q;
  input [18:0]P;

  wire [18:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [19:0]p_1_in;
  wire p_Val2_75_0_2_1_reg_59170;
  wire src_kernel_win_0_va_1_fu_2700;

  cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0_DSP48_13_111 gaussian_mac_mulaEe0_DSP48_13_U
       (.P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_1_in(p_1_in),
        .p_Val2_75_0_2_1_reg_59170(p_Val2_75_0_2_1_reg_59170),
        .src_kernel_win_0_va_1_fu_2700(src_kernel_win_0_va_1_fu_2700));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulaEe0" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0_22
   (p_1_in,
    src_kernel_win_0_va_1_fu_2700,
    p_Val2_75_0_2_1_reg_59170,
    ap_clk,
    Q,
    P);
  output [19:0]p_1_in;
  input src_kernel_win_0_va_1_fu_2700;
  input p_Val2_75_0_2_1_reg_59170;
  input ap_clk;
  input [7:0]Q;
  input [18:0]P;

  wire [18:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [19:0]p_1_in;
  wire p_Val2_75_0_2_1_reg_59170;
  wire src_kernel_win_0_va_1_fu_2700;

  cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0_DSP48_13_110 gaussian_mac_mulaEe0_DSP48_13_U
       (.P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_1_in(p_1_in),
        .p_Val2_75_0_2_1_reg_59170(p_Val2_75_0_2_1_reg_59170),
        .src_kernel_win_0_va_1_fu_2700(src_kernel_win_0_va_1_fu_2700));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulaEe0" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0_23
   (p_1_in,
    src_kernel_win_0_va_1_fu_2700,
    p_Val2_75_0_2_1_reg_59170,
    ap_clk,
    Q,
    P);
  output [19:0]p_1_in;
  input src_kernel_win_0_va_1_fu_2700;
  input p_Val2_75_0_2_1_reg_59170;
  input ap_clk;
  input [7:0]Q;
  input [18:0]P;

  wire [18:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [19:0]p_1_in;
  wire p_Val2_75_0_2_1_reg_59170;
  wire src_kernel_win_0_va_1_fu_2700;

  cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0_DSP48_13 gaussian_mac_mulaEe0_DSP48_13_U
       (.P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_1_in(p_1_in),
        .p_Val2_75_0_2_1_reg_59170(p_Val2_75_0_2_1_reg_59170),
        .src_kernel_win_0_va_1_fu_2700(src_kernel_win_0_va_1_fu_2700));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulaEe0_DSP48_13" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0_DSP48_13
   (p_1_in,
    src_kernel_win_0_va_1_fu_2700,
    p_Val2_75_0_2_1_reg_59170,
    ap_clk,
    Q,
    P);
  output [19:0]p_1_in;
  input src_kernel_win_0_va_1_fu_2700;
  input p_Val2_75_0_2_1_reg_59170;
  input ap_clk;
  input [7:0]Q;
  input [18:0]P;

  wire [18:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [19:0]p_1_in;
  wire p_Val2_75_0_2_1_reg_59170;
  wire src_kernel_win_0_va_1_fu_2700;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_1_fu_2700),
        .CEA2(p_Val2_75_0_2_1_reg_59170),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:20],p_1_in}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulaEe0_DSP48_13" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0_DSP48_13_110
   (p_1_in,
    src_kernel_win_0_va_1_fu_2700,
    p_Val2_75_0_2_1_reg_59170,
    ap_clk,
    Q,
    P);
  output [19:0]p_1_in;
  input src_kernel_win_0_va_1_fu_2700;
  input p_Val2_75_0_2_1_reg_59170;
  input ap_clk;
  input [7:0]Q;
  input [18:0]P;

  wire [18:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [19:0]p_1_in;
  wire p_Val2_75_0_2_1_reg_59170;
  wire src_kernel_win_0_va_1_fu_2700;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_1_fu_2700),
        .CEA2(p_Val2_75_0_2_1_reg_59170),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:20],p_1_in}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulaEe0_DSP48_13" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0_DSP48_13_111
   (p_1_in,
    src_kernel_win_0_va_1_fu_2700,
    p_Val2_75_0_2_1_reg_59170,
    ap_clk,
    Q,
    P);
  output [19:0]p_1_in;
  input src_kernel_win_0_va_1_fu_2700;
  input p_Val2_75_0_2_1_reg_59170;
  input ap_clk;
  input [7:0]Q;
  input [18:0]P;

  wire [18:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [19:0]p_1_in;
  wire p_Val2_75_0_2_1_reg_59170;
  wire src_kernel_win_0_va_1_fu_2700;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_1_fu_2700),
        .CEA2(p_Val2_75_0_2_1_reg_59170),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:20],p_1_in}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulaFfa" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa
   (P,
    src_kernel_win_0_va_1_fu_2700,
    p_Val2_75_0_2_1_reg_59170,
    ap_clk,
    Q,
    p);
  output [18:0]P;
  input src_kernel_win_0_va_1_fu_2700;
  input p_Val2_75_0_2_1_reg_59170;
  input ap_clk;
  input [7:0]Q;
  input [17:0]p;

  wire [18:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [17:0]p;
  wire p_Val2_75_0_2_1_reg_59170;
  wire src_kernel_win_0_va_1_fu_2700;

  cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa_DSP48_14_109 gaussian_mac_mulaFfa_DSP48_14_U
       (.P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_Val2_75_0_2_1_reg_59170(p_Val2_75_0_2_1_reg_59170),
        .src_kernel_win_0_va_1_fu_2700(src_kernel_win_0_va_1_fu_2700));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulaFfa" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa_24
   (P,
    src_kernel_win_0_va_1_fu_2700,
    p_Val2_75_0_2_1_reg_59170,
    ap_clk,
    Q,
    p);
  output [18:0]P;
  input src_kernel_win_0_va_1_fu_2700;
  input p_Val2_75_0_2_1_reg_59170;
  input ap_clk;
  input [7:0]Q;
  input [17:0]p;

  wire [18:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [17:0]p;
  wire p_Val2_75_0_2_1_reg_59170;
  wire src_kernel_win_0_va_1_fu_2700;

  cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa_DSP48_14_108 gaussian_mac_mulaFfa_DSP48_14_U
       (.P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_Val2_75_0_2_1_reg_59170(p_Val2_75_0_2_1_reg_59170),
        .src_kernel_win_0_va_1_fu_2700(src_kernel_win_0_va_1_fu_2700));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulaFfa" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa_25
   (P,
    src_kernel_win_0_va_1_fu_2700,
    p_Val2_75_0_2_1_reg_59170,
    ap_clk,
    Q,
    p);
  output [18:0]P;
  input src_kernel_win_0_va_1_fu_2700;
  input p_Val2_75_0_2_1_reg_59170;
  input ap_clk;
  input [7:0]Q;
  input [17:0]p;

  wire [18:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [17:0]p;
  wire p_Val2_75_0_2_1_reg_59170;
  wire src_kernel_win_0_va_1_fu_2700;

  cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa_DSP48_14 gaussian_mac_mulaFfa_DSP48_14_U
       (.P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_Val2_75_0_2_1_reg_59170(p_Val2_75_0_2_1_reg_59170),
        .src_kernel_win_0_va_1_fu_2700(src_kernel_win_0_va_1_fu_2700));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulaFfa_DSP48_14" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa_DSP48_14
   (P,
    src_kernel_win_0_va_1_fu_2700,
    p_Val2_75_0_2_1_reg_59170,
    ap_clk,
    Q,
    p_0);
  output [18:0]P;
  input src_kernel_win_0_va_1_fu_2700;
  input p_Val2_75_0_2_1_reg_59170;
  input ap_clk;
  input [7:0]Q;
  input [17:0]p_0;

  wire [18:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [17:0]p_0;
  wire p_Val2_75_0_2_1_reg_59170;
  wire src_kernel_win_0_va_1_fu_2700;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_1_fu_2700),
        .CEA2(p_Val2_75_0_2_1_reg_59170),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:19],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulaFfa_DSP48_14" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa_DSP48_14_108
   (P,
    src_kernel_win_0_va_1_fu_2700,
    p_Val2_75_0_2_1_reg_59170,
    ap_clk,
    Q,
    p_0);
  output [18:0]P;
  input src_kernel_win_0_va_1_fu_2700;
  input p_Val2_75_0_2_1_reg_59170;
  input ap_clk;
  input [7:0]Q;
  input [17:0]p_0;

  wire [18:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [17:0]p_0;
  wire p_Val2_75_0_2_1_reg_59170;
  wire src_kernel_win_0_va_1_fu_2700;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_1_fu_2700),
        .CEA2(p_Val2_75_0_2_1_reg_59170),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:19],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulaFfa_DSP48_14" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa_DSP48_14_109
   (P,
    src_kernel_win_0_va_1_fu_2700,
    p_Val2_75_0_2_1_reg_59170,
    ap_clk,
    Q,
    p_0);
  output [18:0]P;
  input src_kernel_win_0_va_1_fu_2700;
  input p_Val2_75_0_2_1_reg_59170;
  input ap_clk;
  input [7:0]Q;
  input [17:0]p_0;

  wire [18:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [17:0]p_0;
  wire p_Val2_75_0_2_1_reg_59170;
  wire src_kernel_win_0_va_1_fu_2700;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_1_fu_2700),
        .CEA2(p_Val2_75_0_2_1_reg_59170),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:19],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mularcU" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mularcU
   (PCOUT,
    E,
    ap_clk,
    Q,
    m,
    ap_enable_reg_pp0_iter2,
    m_0);
  output [47:0]PCOUT;
  output [0:0]E;
  input ap_clk;
  input [7:0]Q;
  input m;
  input ap_enable_reg_pp0_iter2;
  input m_0;

  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire m;
  wire m_0;

  cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0_107 gaussian_mac_mularcU_DSP48_0_U
       (.E(E),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .m_0(m),
        .m_1(m_0));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mularcU" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_26
   (PCOUT,
    E,
    ap_clk,
    Q);
  output [47:0]PCOUT;
  input [0:0]E;
  input ap_clk;
  input [7:0]Q;

  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;

  cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0_106 gaussian_mac_mularcU_DSP48_0_U
       (.E(E),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mularcU" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_27
   (PCOUT,
    E,
    ap_clk,
    Q);
  output [47:0]PCOUT;
  input [0:0]E;
  input ap_clk;
  input [7:0]Q;

  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;

  cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0_105 gaussian_mac_mularcU_DSP48_0_U
       (.E(E),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mularcU" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_28
   (PCOUT,
    m,
    ap_clk,
    D);
  output [47:0]PCOUT;
  input m;
  input ap_clk;
  input [7:0]D;

  wire [7:0]D;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire m;

  cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0_104 gaussian_mac_mularcU_DSP48_0_U
       (.D(D),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .m_0(m));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mularcU" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_29
   (PCOUT,
    m,
    ap_clk,
    D);
  output [47:0]PCOUT;
  input m;
  input ap_clk;
  input [7:0]D;

  wire [7:0]D;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire m;

  cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0_103 gaussian_mac_mularcU_DSP48_0_U
       (.D(D),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .m_0(m));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mularcU" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_30
   (PCOUT,
    m,
    ap_clk,
    D);
  output [47:0]PCOUT;
  input m;
  input ap_clk;
  input [7:0]D;

  wire [7:0]D;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire m;

  cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0 gaussian_mac_mularcU_DSP48_0_U
       (.D(D),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .m_0(m));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mularcU_DSP48_0" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0
   (PCOUT,
    m_0,
    ap_clk,
    D);
  output [47:0]PCOUT;
  input m_0;
  input ap_clk;
  input [7:0]D;

  wire [7:0]D;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire m_0;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(m_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P(NLW_m_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mularcU_DSP48_0" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0_103
   (PCOUT,
    m_0,
    ap_clk,
    D);
  output [47:0]PCOUT;
  input m_0;
  input ap_clk;
  input [7:0]D;

  wire [7:0]D;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire m_0;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(m_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P(NLW_m_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mularcU_DSP48_0" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0_104
   (PCOUT,
    m_0,
    ap_clk,
    D);
  output [47:0]PCOUT;
  input m_0;
  input ap_clk;
  input [7:0]D;

  wire [7:0]D;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire m_0;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(m_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P(NLW_m_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mularcU_DSP48_0" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0_105
   (PCOUT,
    E,
    ap_clk,
    Q);
  output [47:0]PCOUT;
  input [0:0]E;
  input ap_clk;
  input [7:0]Q;

  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P(NLW_m_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mularcU_DSP48_0" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0_106
   (PCOUT,
    E,
    ap_clk,
    Q);
  output [47:0]PCOUT;
  input [0:0]E;
  input ap_clk;
  input [7:0]Q;

  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P(NLW_m_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mularcU_DSP48_0" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0_107
   (PCOUT,
    E,
    ap_clk,
    Q,
    m_0,
    ap_enable_reg_pp0_iter2,
    m_1);
  output [47:0]PCOUT;
  output [0:0]E;
  input ap_clk;
  input [7:0]Q;
  input m_0;
  input ap_enable_reg_pp0_iter2;
  input m_1;

  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire m_0;
  wire m_1;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P(NLW_m_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h04)) 
    \src_kernel_win_0_va_16_fu_330[7]_i_1 
       (.I0(m_0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(m_1),
        .O(E));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulasc4" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4
   (P,
    E,
    p_19_in,
    ap_clk,
    Q,
    p);
  output [17:0]P;
  input [0:0]E;
  input p_19_in;
  input ap_clk;
  input [7:0]Q;
  input [16:0]p;

  wire [0:0]E;
  wire [17:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [16:0]p;
  wire p_19_in;

  cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4_DSP48_1_102 gaussian_mac_mulasc4_DSP48_1_U
       (.E(E),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_19_in(p_19_in));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulasc4" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4_31
   (P,
    E,
    p_19_in,
    ap_clk,
    Q,
    p);
  output [17:0]P;
  input [0:0]E;
  input p_19_in;
  input ap_clk;
  input [7:0]Q;
  input [16:0]p;

  wire [0:0]E;
  wire [17:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [16:0]p;
  wire p_19_in;

  cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4_DSP48_1_101 gaussian_mac_mulasc4_DSP48_1_U
       (.E(E),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_19_in(p_19_in));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulasc4" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4_32
   (P,
    p_19_in,
    \exitcond389_i_reg_5464_pp0_iter1_reg_reg[0] ,
    E,
    ap_clk,
    Q,
    p,
    or_cond_i_reg_5502_pp0_iter1_reg,
    m,
    m_0);
  output [17:0]P;
  output p_19_in;
  output \exitcond389_i_reg_5464_pp0_iter1_reg_reg[0] ;
  input [0:0]E;
  input ap_clk;
  input [7:0]Q;
  input [16:0]p;
  input or_cond_i_reg_5502_pp0_iter1_reg;
  input m;
  input m_0;

  wire [0:0]E;
  wire [17:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire \exitcond389_i_reg_5464_pp0_iter1_reg_reg[0] ;
  wire m;
  wire m_0;
  wire or_cond_i_reg_5502_pp0_iter1_reg;
  wire [16:0]p;
  wire p_19_in;

  cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4_DSP48_1 gaussian_mac_mulasc4_DSP48_1_U
       (.E(E),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .\exitcond389_i_reg_5464_pp0_iter1_reg_reg[0] (\exitcond389_i_reg_5464_pp0_iter1_reg_reg[0] ),
        .m(m),
        .m_0(m_0),
        .or_cond_i_reg_5502_pp0_iter1_reg(or_cond_i_reg_5502_pp0_iter1_reg),
        .p_0(p),
        .p_19_in(p_19_in));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulasc4_DSP48_1" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4_DSP48_1
   (P,
    p_19_in,
    \exitcond389_i_reg_5464_pp0_iter1_reg_reg[0] ,
    E,
    ap_clk,
    Q,
    p_0,
    or_cond_i_reg_5502_pp0_iter1_reg,
    m,
    m_0);
  output [17:0]P;
  output p_19_in;
  output \exitcond389_i_reg_5464_pp0_iter1_reg_reg[0] ;
  input [0:0]E;
  input ap_clk;
  input [7:0]Q;
  input [16:0]p_0;
  input or_cond_i_reg_5502_pp0_iter1_reg;
  input m;
  input m_0;

  wire [0:0]E;
  wire [17:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire \exitcond389_i_reg_5464_pp0_iter1_reg_reg[0] ;
  wire m;
  wire m_0;
  wire or_cond_i_reg_5502_pp0_iter1_reg;
  wire [16:0]p_0;
  wire p_19_in;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(p_19_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:18],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_i_1
       (.I0(or_cond_i_reg_5502_pp0_iter1_reg),
        .I1(\exitcond389_i_reg_5464_pp0_iter1_reg_reg[0] ),
        .O(p_19_in));
  LUT2 #(
    .INIT(4'h1)) 
    \src_kernel_win_0_va_21_reg_5621[7]_i_1 
       (.I0(m),
        .I1(m_0),
        .O(\exitcond389_i_reg_5464_pp0_iter1_reg_reg[0] ));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulasc4_DSP48_1" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4_DSP48_1_101
   (P,
    E,
    p_19_in,
    ap_clk,
    Q,
    p_0);
  output [17:0]P;
  input [0:0]E;
  input p_19_in;
  input ap_clk;
  input [7:0]Q;
  input [16:0]p_0;

  wire [0:0]E;
  wire [17:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [16:0]p_0;
  wire p_19_in;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(p_19_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:18],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulasc4_DSP48_1" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4_DSP48_1_102
   (P,
    E,
    p_19_in,
    ap_clk,
    Q,
    p_0);
  output [17:0]P;
  input [0:0]E;
  input p_19_in;
  input ap_clk;
  input [7:0]Q;
  input [16:0]p_0;

  wire [0:0]E;
  wire [17:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [16:0]p_0;
  wire p_19_in;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(p_19_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:18],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulatde" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulatde
   (p_1_in,
    p_Val2_75_0_2_1_reg_59170,
    src_kernel_win_0_va_1_fu_2700,
    ap_clk,
    Q,
    P,
    or_cond_i_reg_5502_pp0_iter4_reg,
    p);
  output [18:0]p_1_in;
  output p_Val2_75_0_2_1_reg_59170;
  input src_kernel_win_0_va_1_fu_2700;
  input ap_clk;
  input [7:0]Q;
  input [17:0]P;
  input or_cond_i_reg_5502_pp0_iter4_reg;
  input p;

  wire [17:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire or_cond_i_reg_5502_pp0_iter4_reg;
  wire p;
  wire [18:0]p_1_in;
  wire p_Val2_75_0_2_1_reg_59170;
  wire src_kernel_win_0_va_1_fu_2700;

  cv_ov5640_gaussian_0_0_gaussian_mac_mulatde_DSP48_2_100 gaussian_mac_mulatde_DSP48_2_U
       (.P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .or_cond_i_reg_5502_pp0_iter4_reg(or_cond_i_reg_5502_pp0_iter4_reg),
        .p_0(p),
        .p_1_in(p_1_in),
        .p_Val2_75_0_2_1_reg_59170(p_Val2_75_0_2_1_reg_59170),
        .src_kernel_win_0_va_1_fu_2700(src_kernel_win_0_va_1_fu_2700));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulatde" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulatde_33
   (p_1_in,
    src_kernel_win_0_va_1_fu_2700,
    p_Val2_75_0_2_1_reg_59170,
    ap_clk,
    Q,
    P);
  output [18:0]p_1_in;
  input src_kernel_win_0_va_1_fu_2700;
  input p_Val2_75_0_2_1_reg_59170;
  input ap_clk;
  input [7:0]Q;
  input [17:0]P;

  wire [17:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [18:0]p_1_in;
  wire p_Val2_75_0_2_1_reg_59170;
  wire src_kernel_win_0_va_1_fu_2700;

  cv_ov5640_gaussian_0_0_gaussian_mac_mulatde_DSP48_2_99 gaussian_mac_mulatde_DSP48_2_U
       (.P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_1_in(p_1_in),
        .p_Val2_75_0_2_1_reg_59170(p_Val2_75_0_2_1_reg_59170),
        .src_kernel_win_0_va_1_fu_2700(src_kernel_win_0_va_1_fu_2700));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulatde" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulatde_34
   (p_1_in,
    src_kernel_win_0_va_1_fu_2700,
    p_Val2_75_0_2_1_reg_59170,
    ap_clk,
    Q,
    P);
  output [18:0]p_1_in;
  input src_kernel_win_0_va_1_fu_2700;
  input p_Val2_75_0_2_1_reg_59170;
  input ap_clk;
  input [7:0]Q;
  input [17:0]P;

  wire [17:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [18:0]p_1_in;
  wire p_Val2_75_0_2_1_reg_59170;
  wire src_kernel_win_0_va_1_fu_2700;

  cv_ov5640_gaussian_0_0_gaussian_mac_mulatde_DSP48_2 gaussian_mac_mulatde_DSP48_2_U
       (.P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_1_in(p_1_in),
        .p_Val2_75_0_2_1_reg_59170(p_Val2_75_0_2_1_reg_59170),
        .src_kernel_win_0_va_1_fu_2700(src_kernel_win_0_va_1_fu_2700));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulatde_DSP48_2" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulatde_DSP48_2
   (p_1_in,
    src_kernel_win_0_va_1_fu_2700,
    p_Val2_75_0_2_1_reg_59170,
    ap_clk,
    Q,
    P);
  output [18:0]p_1_in;
  input src_kernel_win_0_va_1_fu_2700;
  input p_Val2_75_0_2_1_reg_59170;
  input ap_clk;
  input [7:0]Q;
  input [17:0]P;

  wire [17:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [18:0]p_1_in;
  wire p_Val2_75_0_2_1_reg_59170;
  wire src_kernel_win_0_va_1_fu_2700;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_1_fu_2700),
        .CEA2(p_Val2_75_0_2_1_reg_59170),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:19],p_1_in}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulatde_DSP48_2" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulatde_DSP48_2_100
   (p_1_in,
    p_Val2_75_0_2_1_reg_59170,
    src_kernel_win_0_va_1_fu_2700,
    ap_clk,
    Q,
    P,
    or_cond_i_reg_5502_pp0_iter4_reg,
    p_0);
  output [18:0]p_1_in;
  output p_Val2_75_0_2_1_reg_59170;
  input src_kernel_win_0_va_1_fu_2700;
  input ap_clk;
  input [7:0]Q;
  input [17:0]P;
  input or_cond_i_reg_5502_pp0_iter4_reg;
  input p_0;

  wire [17:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire or_cond_i_reg_5502_pp0_iter4_reg;
  wire p_0;
  wire [18:0]p_1_in;
  wire p_Val2_75_0_2_1_reg_59170;
  wire src_kernel_win_0_va_1_fu_2700;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_1_fu_2700),
        .CEA2(p_Val2_75_0_2_1_reg_59170),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:19],p_1_in}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    r_V_3_0_3_2_reg_5927_reg_i_2
       (.I0(or_cond_i_reg_5502_pp0_iter4_reg),
        .I1(p_0),
        .O(p_Val2_75_0_2_1_reg_59170));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulatde_DSP48_2" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulatde_DSP48_2_99
   (p_1_in,
    src_kernel_win_0_va_1_fu_2700,
    p_Val2_75_0_2_1_reg_59170,
    ap_clk,
    Q,
    P);
  output [18:0]p_1_in;
  input src_kernel_win_0_va_1_fu_2700;
  input p_Val2_75_0_2_1_reg_59170;
  input ap_clk;
  input [7:0]Q;
  input [17:0]P;

  wire [17:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [18:0]p_1_in;
  wire p_Val2_75_0_2_1_reg_59170;
  wire src_kernel_win_0_va_1_fu_2700;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_1_fu_2700),
        .CEA2(p_Val2_75_0_2_1_reg_59170),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:19],p_1_in}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulaudo" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo
   (PCOUT,
    src_kernel_win_0_va_12_fu_3140,
    src_kernel_win_0_va_37_reg_57470,
    ap_clk,
    Q,
    p0);
  output [47:0]PCOUT;
  input src_kernel_win_0_va_12_fu_3140;
  input src_kernel_win_0_va_37_reg_57470;
  input ap_clk;
  input [7:0]Q;
  input [18:0]p0;

  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire [18:0]p0;
  wire src_kernel_win_0_va_12_fu_3140;
  wire src_kernel_win_0_va_37_reg_57470;

  cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo_DSP48_3_98 gaussian_mac_mulaudo_DSP48_3_U
       (.PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .p0(p0),
        .src_kernel_win_0_va_12_fu_3140(src_kernel_win_0_va_12_fu_3140),
        .src_kernel_win_0_va_37_reg_57470(src_kernel_win_0_va_37_reg_57470));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulaudo" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo_35
   (PCOUT,
    src_kernel_win_0_va_12_fu_3140,
    src_kernel_win_0_va_37_reg_57470,
    ap_clk,
    Q,
    p0);
  output [47:0]PCOUT;
  input src_kernel_win_0_va_12_fu_3140;
  input src_kernel_win_0_va_37_reg_57470;
  input ap_clk;
  input [7:0]Q;
  input [18:0]p0;

  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire [18:0]p0;
  wire src_kernel_win_0_va_12_fu_3140;
  wire src_kernel_win_0_va_37_reg_57470;

  cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo_DSP48_3_97 gaussian_mac_mulaudo_DSP48_3_U
       (.PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .p0(p0),
        .src_kernel_win_0_va_12_fu_3140(src_kernel_win_0_va_12_fu_3140),
        .src_kernel_win_0_va_37_reg_57470(src_kernel_win_0_va_37_reg_57470));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulaudo" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo_36
   (PCOUT,
    src_kernel_win_0_va_12_fu_3140,
    src_kernel_win_0_va_37_reg_57470,
    ap_clk,
    Q,
    p0,
    exitcond389_i_reg_5464_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3,
    p,
    or_cond_i_reg_5502_pp0_iter2_reg);
  output [47:0]PCOUT;
  output src_kernel_win_0_va_12_fu_3140;
  output src_kernel_win_0_va_37_reg_57470;
  input ap_clk;
  input [7:0]Q;
  input [18:0]p0;
  input exitcond389_i_reg_5464_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;
  input p;
  input or_cond_i_reg_5502_pp0_iter2_reg;

  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire exitcond389_i_reg_5464_pp0_iter2_reg;
  wire or_cond_i_reg_5502_pp0_iter2_reg;
  wire p;
  wire [18:0]p0;
  wire src_kernel_win_0_va_12_fu_3140;
  wire src_kernel_win_0_va_37_reg_57470;

  cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo_DSP48_3 gaussian_mac_mulaudo_DSP48_3_U
       (.PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .exitcond389_i_reg_5464_pp0_iter2_reg(exitcond389_i_reg_5464_pp0_iter2_reg),
        .or_cond_i_reg_5502_pp0_iter2_reg(or_cond_i_reg_5502_pp0_iter2_reg),
        .p0(p0),
        .p_0(p),
        .src_kernel_win_0_va_12_fu_3140(src_kernel_win_0_va_12_fu_3140),
        .src_kernel_win_0_va_37_reg_57470(src_kernel_win_0_va_37_reg_57470));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulaudo_DSP48_3" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo_DSP48_3
   (PCOUT,
    src_kernel_win_0_va_12_fu_3140,
    src_kernel_win_0_va_37_reg_57470,
    ap_clk,
    Q,
    p0,
    exitcond389_i_reg_5464_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3,
    p_0,
    or_cond_i_reg_5502_pp0_iter2_reg);
  output [47:0]PCOUT;
  output src_kernel_win_0_va_12_fu_3140;
  output src_kernel_win_0_va_37_reg_57470;
  input ap_clk;
  input [7:0]Q;
  input [18:0]p0;
  input exitcond389_i_reg_5464_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;
  input p_0;
  input or_cond_i_reg_5502_pp0_iter2_reg;

  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire exitcond389_i_reg_5464_pp0_iter2_reg;
  wire or_cond_i_reg_5502_pp0_iter2_reg;
  wire [18:0]p0;
  wire p_0;
  wire src_kernel_win_0_va_12_fu_3140;
  wire src_kernel_win_0_va_37_reg_57470;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_12_fu_3140),
        .CEA2(src_kernel_win_0_va_37_reg_57470),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_1__0
       (.I0(or_cond_i_reg_5502_pp0_iter2_reg),
        .I1(p_0),
        .O(src_kernel_win_0_va_37_reg_57470));
  LUT3 #(
    .INIT(8'h04)) 
    \src_kernel_win_0_va_12_fu_314[7]_i_1 
       (.I0(exitcond389_i_reg_5464_pp0_iter2_reg),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(p_0),
        .O(src_kernel_win_0_va_12_fu_3140));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulaudo_DSP48_3" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo_DSP48_3_97
   (PCOUT,
    src_kernel_win_0_va_12_fu_3140,
    src_kernel_win_0_va_37_reg_57470,
    ap_clk,
    Q,
    p0);
  output [47:0]PCOUT;
  input src_kernel_win_0_va_12_fu_3140;
  input src_kernel_win_0_va_37_reg_57470;
  input ap_clk;
  input [7:0]Q;
  input [18:0]p0;

  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire [18:0]p0;
  wire src_kernel_win_0_va_12_fu_3140;
  wire src_kernel_win_0_va_37_reg_57470;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_12_fu_3140),
        .CEA2(src_kernel_win_0_va_37_reg_57470),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulaudo_DSP48_3" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo_DSP48_3_98
   (PCOUT,
    src_kernel_win_0_va_12_fu_3140,
    src_kernel_win_0_va_37_reg_57470,
    ap_clk,
    Q,
    p0);
  output [47:0]PCOUT;
  input src_kernel_win_0_va_12_fu_3140;
  input src_kernel_win_0_va_37_reg_57470;
  input ap_clk;
  input [7:0]Q;
  input [18:0]p0;

  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire [18:0]p0;
  wire src_kernel_win_0_va_12_fu_3140;
  wire src_kernel_win_0_va_37_reg_57470;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_12_fu_3140),
        .CEA2(src_kernel_win_0_va_37_reg_57470),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulawdI" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI
   (P,
    \right_border_buf_0_s_fu_506_reg[0] ,
    \right_border_buf_0_s_fu_506_reg[1] ,
    \right_border_buf_0_s_fu_506_reg[2] ,
    \right_border_buf_0_s_fu_506_reg[3] ,
    \right_border_buf_0_s_fu_506_reg[4] ,
    \right_border_buf_0_s_fu_506_reg[5] ,
    \right_border_buf_0_s_fu_506_reg[6] ,
    \right_border_buf_0_s_fu_506_reg[7] ,
    \right_border_buf_0_3_fu_526_reg[0] ,
    \right_border_buf_0_3_fu_526_reg[1] ,
    \right_border_buf_0_3_fu_526_reg[2] ,
    \right_border_buf_0_3_fu_526_reg[3] ,
    \right_border_buf_0_3_fu_526_reg[4] ,
    \right_border_buf_0_3_fu_526_reg[5] ,
    \right_border_buf_0_3_fu_526_reg[6] ,
    \right_border_buf_0_3_fu_526_reg[7] ,
    \right_border_buf_0_6_fu_546_reg[0] ,
    \right_border_buf_0_6_fu_546_reg[1] ,
    \right_border_buf_0_6_fu_546_reg[2] ,
    \right_border_buf_0_6_fu_546_reg[3] ,
    \right_border_buf_0_6_fu_546_reg[4] ,
    \right_border_buf_0_6_fu_546_reg[5] ,
    \right_border_buf_0_6_fu_546_reg[6] ,
    \right_border_buf_0_6_fu_546_reg[7] ,
    \right_border_buf_0_9_fu_566_reg[0] ,
    \right_border_buf_0_9_fu_566_reg[1] ,
    \right_border_buf_0_9_fu_566_reg[2] ,
    \right_border_buf_0_9_fu_566_reg[3] ,
    \right_border_buf_0_9_fu_566_reg[4] ,
    \right_border_buf_0_9_fu_566_reg[5] ,
    \right_border_buf_0_9_fu_566_reg[6] ,
    \right_border_buf_0_9_fu_566_reg[7] ,
    \right_border_buf_0_12_fu_586_reg[0] ,
    \right_border_buf_0_12_fu_586_reg[1] ,
    \right_border_buf_0_12_fu_586_reg[2] ,
    \right_border_buf_0_12_fu_586_reg[3] ,
    \right_border_buf_0_12_fu_586_reg[4] ,
    \right_border_buf_0_12_fu_586_reg[5] ,
    \right_border_buf_0_12_fu_586_reg[6] ,
    \right_border_buf_0_12_fu_586_reg[7] ,
    m,
    ap_block_pp0_stage0_subdone9_in,
    ap_clk,
    D,
    Q,
    \right_border_buf_0_12_fu_586_reg[7]_0 ,
    \right_border_buf_0_s_fu_506_reg[7]_0 ,
    \right_border_buf_0_s_fu_506_reg[7]_1 ,
    \right_border_buf_0_3_fu_526_reg[7]_0 ,
    \right_border_buf_0_3_fu_526_reg[7]_1 ,
    \right_border_buf_0_3_fu_526_reg[7]_2 ,
    \right_border_buf_0_6_fu_546_reg[7]_0 ,
    \right_border_buf_0_6_fu_546_reg[7]_1 ,
    \right_border_buf_0_6_fu_546_reg[7]_2 ,
    \right_border_buf_0_9_fu_566_reg[7]_0 ,
    \right_border_buf_0_9_fu_566_reg[7]_1 ,
    \right_border_buf_0_9_fu_566_reg[7]_2 ,
    \right_border_buf_0_12_fu_586_reg[7]_1 ,
    \right_border_buf_0_12_fu_586_reg[7]_2 ,
    \right_border_buf_0_12_fu_586_reg[7]_3 );
  output [17:0]P;
  output \right_border_buf_0_s_fu_506_reg[0] ;
  output \right_border_buf_0_s_fu_506_reg[1] ;
  output \right_border_buf_0_s_fu_506_reg[2] ;
  output \right_border_buf_0_s_fu_506_reg[3] ;
  output \right_border_buf_0_s_fu_506_reg[4] ;
  output \right_border_buf_0_s_fu_506_reg[5] ;
  output \right_border_buf_0_s_fu_506_reg[6] ;
  output \right_border_buf_0_s_fu_506_reg[7] ;
  output \right_border_buf_0_3_fu_526_reg[0] ;
  output \right_border_buf_0_3_fu_526_reg[1] ;
  output \right_border_buf_0_3_fu_526_reg[2] ;
  output \right_border_buf_0_3_fu_526_reg[3] ;
  output \right_border_buf_0_3_fu_526_reg[4] ;
  output \right_border_buf_0_3_fu_526_reg[5] ;
  output \right_border_buf_0_3_fu_526_reg[6] ;
  output \right_border_buf_0_3_fu_526_reg[7] ;
  output \right_border_buf_0_6_fu_546_reg[0] ;
  output \right_border_buf_0_6_fu_546_reg[1] ;
  output \right_border_buf_0_6_fu_546_reg[2] ;
  output \right_border_buf_0_6_fu_546_reg[3] ;
  output \right_border_buf_0_6_fu_546_reg[4] ;
  output \right_border_buf_0_6_fu_546_reg[5] ;
  output \right_border_buf_0_6_fu_546_reg[6] ;
  output \right_border_buf_0_6_fu_546_reg[7] ;
  output \right_border_buf_0_9_fu_566_reg[0] ;
  output \right_border_buf_0_9_fu_566_reg[1] ;
  output \right_border_buf_0_9_fu_566_reg[2] ;
  output \right_border_buf_0_9_fu_566_reg[3] ;
  output \right_border_buf_0_9_fu_566_reg[4] ;
  output \right_border_buf_0_9_fu_566_reg[5] ;
  output \right_border_buf_0_9_fu_566_reg[6] ;
  output \right_border_buf_0_9_fu_566_reg[7] ;
  output \right_border_buf_0_12_fu_586_reg[0] ;
  output \right_border_buf_0_12_fu_586_reg[1] ;
  output \right_border_buf_0_12_fu_586_reg[2] ;
  output \right_border_buf_0_12_fu_586_reg[3] ;
  output \right_border_buf_0_12_fu_586_reg[4] ;
  output \right_border_buf_0_12_fu_586_reg[5] ;
  output \right_border_buf_0_12_fu_586_reg[6] ;
  output \right_border_buf_0_12_fu_586_reg[7] ;
  input m;
  input ap_block_pp0_stage0_subdone9_in;
  input ap_clk;
  input [7:0]D;
  input [7:0]Q;
  input [2:0]\right_border_buf_0_12_fu_586_reg[7]_0 ;
  input [7:0]\right_border_buf_0_s_fu_506_reg[7]_0 ;
  input [7:0]\right_border_buf_0_s_fu_506_reg[7]_1 ;
  input [7:0]\right_border_buf_0_3_fu_526_reg[7]_0 ;
  input [7:0]\right_border_buf_0_3_fu_526_reg[7]_1 ;
  input [7:0]\right_border_buf_0_3_fu_526_reg[7]_2 ;
  input [7:0]\right_border_buf_0_6_fu_546_reg[7]_0 ;
  input [7:0]\right_border_buf_0_6_fu_546_reg[7]_1 ;
  input [7:0]\right_border_buf_0_6_fu_546_reg[7]_2 ;
  input [7:0]\right_border_buf_0_9_fu_566_reg[7]_0 ;
  input [7:0]\right_border_buf_0_9_fu_566_reg[7]_1 ;
  input [7:0]\right_border_buf_0_9_fu_566_reg[7]_2 ;
  input [7:0]\right_border_buf_0_12_fu_586_reg[7]_1 ;
  input [7:0]\right_border_buf_0_12_fu_586_reg[7]_2 ;
  input [7:0]\right_border_buf_0_12_fu_586_reg[7]_3 ;

  wire [7:0]D;
  wire [17:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone9_in;
  wire ap_clk;
  wire m;
  wire \right_border_buf_0_12_fu_586_reg[0] ;
  wire \right_border_buf_0_12_fu_586_reg[1] ;
  wire \right_border_buf_0_12_fu_586_reg[2] ;
  wire \right_border_buf_0_12_fu_586_reg[3] ;
  wire \right_border_buf_0_12_fu_586_reg[4] ;
  wire \right_border_buf_0_12_fu_586_reg[5] ;
  wire \right_border_buf_0_12_fu_586_reg[6] ;
  wire \right_border_buf_0_12_fu_586_reg[7] ;
  wire [2:0]\right_border_buf_0_12_fu_586_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_12_fu_586_reg[7]_1 ;
  wire [7:0]\right_border_buf_0_12_fu_586_reg[7]_2 ;
  wire [7:0]\right_border_buf_0_12_fu_586_reg[7]_3 ;
  wire \right_border_buf_0_3_fu_526_reg[0] ;
  wire \right_border_buf_0_3_fu_526_reg[1] ;
  wire \right_border_buf_0_3_fu_526_reg[2] ;
  wire \right_border_buf_0_3_fu_526_reg[3] ;
  wire \right_border_buf_0_3_fu_526_reg[4] ;
  wire \right_border_buf_0_3_fu_526_reg[5] ;
  wire \right_border_buf_0_3_fu_526_reg[6] ;
  wire \right_border_buf_0_3_fu_526_reg[7] ;
  wire [7:0]\right_border_buf_0_3_fu_526_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_3_fu_526_reg[7]_1 ;
  wire [7:0]\right_border_buf_0_3_fu_526_reg[7]_2 ;
  wire \right_border_buf_0_6_fu_546_reg[0] ;
  wire \right_border_buf_0_6_fu_546_reg[1] ;
  wire \right_border_buf_0_6_fu_546_reg[2] ;
  wire \right_border_buf_0_6_fu_546_reg[3] ;
  wire \right_border_buf_0_6_fu_546_reg[4] ;
  wire \right_border_buf_0_6_fu_546_reg[5] ;
  wire \right_border_buf_0_6_fu_546_reg[6] ;
  wire \right_border_buf_0_6_fu_546_reg[7] ;
  wire [7:0]\right_border_buf_0_6_fu_546_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_6_fu_546_reg[7]_1 ;
  wire [7:0]\right_border_buf_0_6_fu_546_reg[7]_2 ;
  wire \right_border_buf_0_9_fu_566_reg[0] ;
  wire \right_border_buf_0_9_fu_566_reg[1] ;
  wire \right_border_buf_0_9_fu_566_reg[2] ;
  wire \right_border_buf_0_9_fu_566_reg[3] ;
  wire \right_border_buf_0_9_fu_566_reg[4] ;
  wire \right_border_buf_0_9_fu_566_reg[5] ;
  wire \right_border_buf_0_9_fu_566_reg[6] ;
  wire \right_border_buf_0_9_fu_566_reg[7] ;
  wire [7:0]\right_border_buf_0_9_fu_566_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_9_fu_566_reg[7]_1 ;
  wire [7:0]\right_border_buf_0_9_fu_566_reg[7]_2 ;
  wire \right_border_buf_0_s_fu_506_reg[0] ;
  wire \right_border_buf_0_s_fu_506_reg[1] ;
  wire \right_border_buf_0_s_fu_506_reg[2] ;
  wire \right_border_buf_0_s_fu_506_reg[3] ;
  wire \right_border_buf_0_s_fu_506_reg[4] ;
  wire \right_border_buf_0_s_fu_506_reg[5] ;
  wire \right_border_buf_0_s_fu_506_reg[6] ;
  wire \right_border_buf_0_s_fu_506_reg[7] ;
  wire [7:0]\right_border_buf_0_s_fu_506_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_s_fu_506_reg[7]_1 ;

  cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5_96 gaussian_mac_mulawdI_DSP48_5_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_block_pp0_stage0_subdone9_in(ap_block_pp0_stage0_subdone9_in),
        .ap_clk(ap_clk),
        .m_0(m),
        .\right_border_buf_0_12_fu_586_reg[0] (\right_border_buf_0_12_fu_586_reg[0] ),
        .\right_border_buf_0_12_fu_586_reg[1] (\right_border_buf_0_12_fu_586_reg[1] ),
        .\right_border_buf_0_12_fu_586_reg[2] (\right_border_buf_0_12_fu_586_reg[2] ),
        .\right_border_buf_0_12_fu_586_reg[3] (\right_border_buf_0_12_fu_586_reg[3] ),
        .\right_border_buf_0_12_fu_586_reg[4] (\right_border_buf_0_12_fu_586_reg[4] ),
        .\right_border_buf_0_12_fu_586_reg[5] (\right_border_buf_0_12_fu_586_reg[5] ),
        .\right_border_buf_0_12_fu_586_reg[6] (\right_border_buf_0_12_fu_586_reg[6] ),
        .\right_border_buf_0_12_fu_586_reg[7] (\right_border_buf_0_12_fu_586_reg[7] ),
        .\right_border_buf_0_12_fu_586_reg[7]_0 (\right_border_buf_0_12_fu_586_reg[7]_0 ),
        .\right_border_buf_0_12_fu_586_reg[7]_1 (\right_border_buf_0_12_fu_586_reg[7]_1 ),
        .\right_border_buf_0_12_fu_586_reg[7]_2 (\right_border_buf_0_12_fu_586_reg[7]_2 ),
        .\right_border_buf_0_12_fu_586_reg[7]_3 (\right_border_buf_0_12_fu_586_reg[7]_3 ),
        .\right_border_buf_0_3_fu_526_reg[0] (\right_border_buf_0_3_fu_526_reg[0] ),
        .\right_border_buf_0_3_fu_526_reg[1] (\right_border_buf_0_3_fu_526_reg[1] ),
        .\right_border_buf_0_3_fu_526_reg[2] (\right_border_buf_0_3_fu_526_reg[2] ),
        .\right_border_buf_0_3_fu_526_reg[3] (\right_border_buf_0_3_fu_526_reg[3] ),
        .\right_border_buf_0_3_fu_526_reg[4] (\right_border_buf_0_3_fu_526_reg[4] ),
        .\right_border_buf_0_3_fu_526_reg[5] (\right_border_buf_0_3_fu_526_reg[5] ),
        .\right_border_buf_0_3_fu_526_reg[6] (\right_border_buf_0_3_fu_526_reg[6] ),
        .\right_border_buf_0_3_fu_526_reg[7] (\right_border_buf_0_3_fu_526_reg[7] ),
        .\right_border_buf_0_3_fu_526_reg[7]_0 (\right_border_buf_0_3_fu_526_reg[7]_0 ),
        .\right_border_buf_0_3_fu_526_reg[7]_1 (\right_border_buf_0_3_fu_526_reg[7]_1 ),
        .\right_border_buf_0_3_fu_526_reg[7]_2 (\right_border_buf_0_3_fu_526_reg[7]_2 ),
        .\right_border_buf_0_6_fu_546_reg[0] (\right_border_buf_0_6_fu_546_reg[0] ),
        .\right_border_buf_0_6_fu_546_reg[1] (\right_border_buf_0_6_fu_546_reg[1] ),
        .\right_border_buf_0_6_fu_546_reg[2] (\right_border_buf_0_6_fu_546_reg[2] ),
        .\right_border_buf_0_6_fu_546_reg[3] (\right_border_buf_0_6_fu_546_reg[3] ),
        .\right_border_buf_0_6_fu_546_reg[4] (\right_border_buf_0_6_fu_546_reg[4] ),
        .\right_border_buf_0_6_fu_546_reg[5] (\right_border_buf_0_6_fu_546_reg[5] ),
        .\right_border_buf_0_6_fu_546_reg[6] (\right_border_buf_0_6_fu_546_reg[6] ),
        .\right_border_buf_0_6_fu_546_reg[7] (\right_border_buf_0_6_fu_546_reg[7] ),
        .\right_border_buf_0_6_fu_546_reg[7]_0 (\right_border_buf_0_6_fu_546_reg[7]_0 ),
        .\right_border_buf_0_6_fu_546_reg[7]_1 (\right_border_buf_0_6_fu_546_reg[7]_1 ),
        .\right_border_buf_0_6_fu_546_reg[7]_2 (\right_border_buf_0_6_fu_546_reg[7]_2 ),
        .\right_border_buf_0_9_fu_566_reg[0] (\right_border_buf_0_9_fu_566_reg[0] ),
        .\right_border_buf_0_9_fu_566_reg[1] (\right_border_buf_0_9_fu_566_reg[1] ),
        .\right_border_buf_0_9_fu_566_reg[2] (\right_border_buf_0_9_fu_566_reg[2] ),
        .\right_border_buf_0_9_fu_566_reg[3] (\right_border_buf_0_9_fu_566_reg[3] ),
        .\right_border_buf_0_9_fu_566_reg[4] (\right_border_buf_0_9_fu_566_reg[4] ),
        .\right_border_buf_0_9_fu_566_reg[5] (\right_border_buf_0_9_fu_566_reg[5] ),
        .\right_border_buf_0_9_fu_566_reg[6] (\right_border_buf_0_9_fu_566_reg[6] ),
        .\right_border_buf_0_9_fu_566_reg[7] (\right_border_buf_0_9_fu_566_reg[7] ),
        .\right_border_buf_0_9_fu_566_reg[7]_0 (\right_border_buf_0_9_fu_566_reg[7]_0 ),
        .\right_border_buf_0_9_fu_566_reg[7]_1 (\right_border_buf_0_9_fu_566_reg[7]_1 ),
        .\right_border_buf_0_9_fu_566_reg[7]_2 (\right_border_buf_0_9_fu_566_reg[7]_2 ),
        .\right_border_buf_0_s_fu_506_reg[0] (\right_border_buf_0_s_fu_506_reg[0] ),
        .\right_border_buf_0_s_fu_506_reg[1] (\right_border_buf_0_s_fu_506_reg[1] ),
        .\right_border_buf_0_s_fu_506_reg[2] (\right_border_buf_0_s_fu_506_reg[2] ),
        .\right_border_buf_0_s_fu_506_reg[3] (\right_border_buf_0_s_fu_506_reg[3] ),
        .\right_border_buf_0_s_fu_506_reg[4] (\right_border_buf_0_s_fu_506_reg[4] ),
        .\right_border_buf_0_s_fu_506_reg[5] (\right_border_buf_0_s_fu_506_reg[5] ),
        .\right_border_buf_0_s_fu_506_reg[6] (\right_border_buf_0_s_fu_506_reg[6] ),
        .\right_border_buf_0_s_fu_506_reg[7] (\right_border_buf_0_s_fu_506_reg[7] ),
        .\right_border_buf_0_s_fu_506_reg[7]_0 (\right_border_buf_0_s_fu_506_reg[7]_0 ),
        .\right_border_buf_0_s_fu_506_reg[7]_1 (\right_border_buf_0_s_fu_506_reg[7]_1 ));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulawdI" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_37
   (P,
    \right_border_buf_1_s_fu_606_reg[0] ,
    \right_border_buf_1_s_fu_606_reg[1] ,
    \right_border_buf_1_s_fu_606_reg[2] ,
    \right_border_buf_1_s_fu_606_reg[3] ,
    \right_border_buf_1_s_fu_606_reg[4] ,
    \right_border_buf_1_s_fu_606_reg[5] ,
    \right_border_buf_1_s_fu_606_reg[6] ,
    \right_border_buf_1_s_fu_606_reg[7] ,
    \right_border_buf_1_3_fu_626_reg[0] ,
    \right_border_buf_1_3_fu_626_reg[1] ,
    \right_border_buf_1_3_fu_626_reg[2] ,
    \right_border_buf_1_3_fu_626_reg[3] ,
    \right_border_buf_1_3_fu_626_reg[4] ,
    \right_border_buf_1_3_fu_626_reg[5] ,
    \right_border_buf_1_3_fu_626_reg[6] ,
    \right_border_buf_1_3_fu_626_reg[7] ,
    \right_border_buf_1_6_fu_646_reg[0] ,
    \right_border_buf_1_6_fu_646_reg[1] ,
    \right_border_buf_1_6_fu_646_reg[2] ,
    \right_border_buf_1_6_fu_646_reg[3] ,
    \right_border_buf_1_6_fu_646_reg[4] ,
    \right_border_buf_1_6_fu_646_reg[5] ,
    \right_border_buf_1_6_fu_646_reg[6] ,
    \right_border_buf_1_6_fu_646_reg[7] ,
    \right_border_buf_1_10_fu_666_reg[0] ,
    \right_border_buf_1_10_fu_666_reg[1] ,
    \right_border_buf_1_10_fu_666_reg[2] ,
    \right_border_buf_1_10_fu_666_reg[3] ,
    \right_border_buf_1_10_fu_666_reg[4] ,
    \right_border_buf_1_10_fu_666_reg[5] ,
    \right_border_buf_1_10_fu_666_reg[6] ,
    \right_border_buf_1_10_fu_666_reg[7] ,
    \right_border_buf_1_14_fu_682_reg[0] ,
    \right_border_buf_1_14_fu_682_reg[1] ,
    \right_border_buf_1_14_fu_682_reg[2] ,
    \right_border_buf_1_14_fu_682_reg[3] ,
    \right_border_buf_1_14_fu_682_reg[4] ,
    \right_border_buf_1_14_fu_682_reg[5] ,
    \right_border_buf_1_14_fu_682_reg[6] ,
    \right_border_buf_1_14_fu_682_reg[7] ,
    m,
    ap_block_pp0_stage0_subdone9_in,
    ap_clk,
    D,
    Q,
    \right_border_buf_1_14_fu_682_reg[7]_0 ,
    \right_border_buf_1_s_fu_606_reg[7]_0 ,
    \right_border_buf_1_s_fu_606_reg[7]_1 ,
    \right_border_buf_1_3_fu_626_reg[7]_0 ,
    \right_border_buf_1_3_fu_626_reg[7]_1 ,
    \right_border_buf_1_3_fu_626_reg[7]_2 ,
    \right_border_buf_1_6_fu_646_reg[7]_0 ,
    \right_border_buf_1_6_fu_646_reg[7]_1 ,
    \right_border_buf_1_6_fu_646_reg[7]_2 ,
    \right_border_buf_1_10_fu_666_reg[7]_0 ,
    \right_border_buf_1_10_fu_666_reg[7]_1 ,
    \right_border_buf_1_10_fu_666_reg[7]_2 ,
    \right_border_buf_1_14_fu_682_reg[7]_1 ,
    \right_border_buf_1_14_fu_682_reg[7]_2 ,
    \right_border_buf_1_14_fu_682_reg[7]_3 );
  output [17:0]P;
  output \right_border_buf_1_s_fu_606_reg[0] ;
  output \right_border_buf_1_s_fu_606_reg[1] ;
  output \right_border_buf_1_s_fu_606_reg[2] ;
  output \right_border_buf_1_s_fu_606_reg[3] ;
  output \right_border_buf_1_s_fu_606_reg[4] ;
  output \right_border_buf_1_s_fu_606_reg[5] ;
  output \right_border_buf_1_s_fu_606_reg[6] ;
  output \right_border_buf_1_s_fu_606_reg[7] ;
  output \right_border_buf_1_3_fu_626_reg[0] ;
  output \right_border_buf_1_3_fu_626_reg[1] ;
  output \right_border_buf_1_3_fu_626_reg[2] ;
  output \right_border_buf_1_3_fu_626_reg[3] ;
  output \right_border_buf_1_3_fu_626_reg[4] ;
  output \right_border_buf_1_3_fu_626_reg[5] ;
  output \right_border_buf_1_3_fu_626_reg[6] ;
  output \right_border_buf_1_3_fu_626_reg[7] ;
  output \right_border_buf_1_6_fu_646_reg[0] ;
  output \right_border_buf_1_6_fu_646_reg[1] ;
  output \right_border_buf_1_6_fu_646_reg[2] ;
  output \right_border_buf_1_6_fu_646_reg[3] ;
  output \right_border_buf_1_6_fu_646_reg[4] ;
  output \right_border_buf_1_6_fu_646_reg[5] ;
  output \right_border_buf_1_6_fu_646_reg[6] ;
  output \right_border_buf_1_6_fu_646_reg[7] ;
  output \right_border_buf_1_10_fu_666_reg[0] ;
  output \right_border_buf_1_10_fu_666_reg[1] ;
  output \right_border_buf_1_10_fu_666_reg[2] ;
  output \right_border_buf_1_10_fu_666_reg[3] ;
  output \right_border_buf_1_10_fu_666_reg[4] ;
  output \right_border_buf_1_10_fu_666_reg[5] ;
  output \right_border_buf_1_10_fu_666_reg[6] ;
  output \right_border_buf_1_10_fu_666_reg[7] ;
  output \right_border_buf_1_14_fu_682_reg[0] ;
  output \right_border_buf_1_14_fu_682_reg[1] ;
  output \right_border_buf_1_14_fu_682_reg[2] ;
  output \right_border_buf_1_14_fu_682_reg[3] ;
  output \right_border_buf_1_14_fu_682_reg[4] ;
  output \right_border_buf_1_14_fu_682_reg[5] ;
  output \right_border_buf_1_14_fu_682_reg[6] ;
  output \right_border_buf_1_14_fu_682_reg[7] ;
  input m;
  input ap_block_pp0_stage0_subdone9_in;
  input ap_clk;
  input [7:0]D;
  input [7:0]Q;
  input [2:0]\right_border_buf_1_14_fu_682_reg[7]_0 ;
  input [7:0]\right_border_buf_1_s_fu_606_reg[7]_0 ;
  input [7:0]\right_border_buf_1_s_fu_606_reg[7]_1 ;
  input [7:0]\right_border_buf_1_3_fu_626_reg[7]_0 ;
  input [7:0]\right_border_buf_1_3_fu_626_reg[7]_1 ;
  input [7:0]\right_border_buf_1_3_fu_626_reg[7]_2 ;
  input [7:0]\right_border_buf_1_6_fu_646_reg[7]_0 ;
  input [7:0]\right_border_buf_1_6_fu_646_reg[7]_1 ;
  input [7:0]\right_border_buf_1_6_fu_646_reg[7]_2 ;
  input [7:0]\right_border_buf_1_10_fu_666_reg[7]_0 ;
  input [7:0]\right_border_buf_1_10_fu_666_reg[7]_1 ;
  input [7:0]\right_border_buf_1_10_fu_666_reg[7]_2 ;
  input [7:0]\right_border_buf_1_14_fu_682_reg[7]_1 ;
  input [7:0]\right_border_buf_1_14_fu_682_reg[7]_2 ;
  input [7:0]\right_border_buf_1_14_fu_682_reg[7]_3 ;

  wire [7:0]D;
  wire [17:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone9_in;
  wire ap_clk;
  wire m;
  wire \right_border_buf_1_10_fu_666_reg[0] ;
  wire \right_border_buf_1_10_fu_666_reg[1] ;
  wire \right_border_buf_1_10_fu_666_reg[2] ;
  wire \right_border_buf_1_10_fu_666_reg[3] ;
  wire \right_border_buf_1_10_fu_666_reg[4] ;
  wire \right_border_buf_1_10_fu_666_reg[5] ;
  wire \right_border_buf_1_10_fu_666_reg[6] ;
  wire \right_border_buf_1_10_fu_666_reg[7] ;
  wire [7:0]\right_border_buf_1_10_fu_666_reg[7]_0 ;
  wire [7:0]\right_border_buf_1_10_fu_666_reg[7]_1 ;
  wire [7:0]\right_border_buf_1_10_fu_666_reg[7]_2 ;
  wire \right_border_buf_1_14_fu_682_reg[0] ;
  wire \right_border_buf_1_14_fu_682_reg[1] ;
  wire \right_border_buf_1_14_fu_682_reg[2] ;
  wire \right_border_buf_1_14_fu_682_reg[3] ;
  wire \right_border_buf_1_14_fu_682_reg[4] ;
  wire \right_border_buf_1_14_fu_682_reg[5] ;
  wire \right_border_buf_1_14_fu_682_reg[6] ;
  wire \right_border_buf_1_14_fu_682_reg[7] ;
  wire [2:0]\right_border_buf_1_14_fu_682_reg[7]_0 ;
  wire [7:0]\right_border_buf_1_14_fu_682_reg[7]_1 ;
  wire [7:0]\right_border_buf_1_14_fu_682_reg[7]_2 ;
  wire [7:0]\right_border_buf_1_14_fu_682_reg[7]_3 ;
  wire \right_border_buf_1_3_fu_626_reg[0] ;
  wire \right_border_buf_1_3_fu_626_reg[1] ;
  wire \right_border_buf_1_3_fu_626_reg[2] ;
  wire \right_border_buf_1_3_fu_626_reg[3] ;
  wire \right_border_buf_1_3_fu_626_reg[4] ;
  wire \right_border_buf_1_3_fu_626_reg[5] ;
  wire \right_border_buf_1_3_fu_626_reg[6] ;
  wire \right_border_buf_1_3_fu_626_reg[7] ;
  wire [7:0]\right_border_buf_1_3_fu_626_reg[7]_0 ;
  wire [7:0]\right_border_buf_1_3_fu_626_reg[7]_1 ;
  wire [7:0]\right_border_buf_1_3_fu_626_reg[7]_2 ;
  wire \right_border_buf_1_6_fu_646_reg[0] ;
  wire \right_border_buf_1_6_fu_646_reg[1] ;
  wire \right_border_buf_1_6_fu_646_reg[2] ;
  wire \right_border_buf_1_6_fu_646_reg[3] ;
  wire \right_border_buf_1_6_fu_646_reg[4] ;
  wire \right_border_buf_1_6_fu_646_reg[5] ;
  wire \right_border_buf_1_6_fu_646_reg[6] ;
  wire \right_border_buf_1_6_fu_646_reg[7] ;
  wire [7:0]\right_border_buf_1_6_fu_646_reg[7]_0 ;
  wire [7:0]\right_border_buf_1_6_fu_646_reg[7]_1 ;
  wire [7:0]\right_border_buf_1_6_fu_646_reg[7]_2 ;
  wire \right_border_buf_1_s_fu_606_reg[0] ;
  wire \right_border_buf_1_s_fu_606_reg[1] ;
  wire \right_border_buf_1_s_fu_606_reg[2] ;
  wire \right_border_buf_1_s_fu_606_reg[3] ;
  wire \right_border_buf_1_s_fu_606_reg[4] ;
  wire \right_border_buf_1_s_fu_606_reg[5] ;
  wire \right_border_buf_1_s_fu_606_reg[6] ;
  wire \right_border_buf_1_s_fu_606_reg[7] ;
  wire [7:0]\right_border_buf_1_s_fu_606_reg[7]_0 ;
  wire [7:0]\right_border_buf_1_s_fu_606_reg[7]_1 ;

  cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5_95 gaussian_mac_mulawdI_DSP48_5_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_block_pp0_stage0_subdone9_in(ap_block_pp0_stage0_subdone9_in),
        .ap_clk(ap_clk),
        .m_0(m),
        .\right_border_buf_1_10_fu_666_reg[0] (\right_border_buf_1_10_fu_666_reg[0] ),
        .\right_border_buf_1_10_fu_666_reg[1] (\right_border_buf_1_10_fu_666_reg[1] ),
        .\right_border_buf_1_10_fu_666_reg[2] (\right_border_buf_1_10_fu_666_reg[2] ),
        .\right_border_buf_1_10_fu_666_reg[3] (\right_border_buf_1_10_fu_666_reg[3] ),
        .\right_border_buf_1_10_fu_666_reg[4] (\right_border_buf_1_10_fu_666_reg[4] ),
        .\right_border_buf_1_10_fu_666_reg[5] (\right_border_buf_1_10_fu_666_reg[5] ),
        .\right_border_buf_1_10_fu_666_reg[6] (\right_border_buf_1_10_fu_666_reg[6] ),
        .\right_border_buf_1_10_fu_666_reg[7] (\right_border_buf_1_10_fu_666_reg[7] ),
        .\right_border_buf_1_10_fu_666_reg[7]_0 (\right_border_buf_1_10_fu_666_reg[7]_0 ),
        .\right_border_buf_1_10_fu_666_reg[7]_1 (\right_border_buf_1_10_fu_666_reg[7]_1 ),
        .\right_border_buf_1_10_fu_666_reg[7]_2 (\right_border_buf_1_10_fu_666_reg[7]_2 ),
        .\right_border_buf_1_14_fu_682_reg[0] (\right_border_buf_1_14_fu_682_reg[0] ),
        .\right_border_buf_1_14_fu_682_reg[1] (\right_border_buf_1_14_fu_682_reg[1] ),
        .\right_border_buf_1_14_fu_682_reg[2] (\right_border_buf_1_14_fu_682_reg[2] ),
        .\right_border_buf_1_14_fu_682_reg[3] (\right_border_buf_1_14_fu_682_reg[3] ),
        .\right_border_buf_1_14_fu_682_reg[4] (\right_border_buf_1_14_fu_682_reg[4] ),
        .\right_border_buf_1_14_fu_682_reg[5] (\right_border_buf_1_14_fu_682_reg[5] ),
        .\right_border_buf_1_14_fu_682_reg[6] (\right_border_buf_1_14_fu_682_reg[6] ),
        .\right_border_buf_1_14_fu_682_reg[7] (\right_border_buf_1_14_fu_682_reg[7] ),
        .\right_border_buf_1_14_fu_682_reg[7]_0 (\right_border_buf_1_14_fu_682_reg[7]_0 ),
        .\right_border_buf_1_14_fu_682_reg[7]_1 (\right_border_buf_1_14_fu_682_reg[7]_1 ),
        .\right_border_buf_1_14_fu_682_reg[7]_2 (\right_border_buf_1_14_fu_682_reg[7]_2 ),
        .\right_border_buf_1_14_fu_682_reg[7]_3 (\right_border_buf_1_14_fu_682_reg[7]_3 ),
        .\right_border_buf_1_3_fu_626_reg[0] (\right_border_buf_1_3_fu_626_reg[0] ),
        .\right_border_buf_1_3_fu_626_reg[1] (\right_border_buf_1_3_fu_626_reg[1] ),
        .\right_border_buf_1_3_fu_626_reg[2] (\right_border_buf_1_3_fu_626_reg[2] ),
        .\right_border_buf_1_3_fu_626_reg[3] (\right_border_buf_1_3_fu_626_reg[3] ),
        .\right_border_buf_1_3_fu_626_reg[4] (\right_border_buf_1_3_fu_626_reg[4] ),
        .\right_border_buf_1_3_fu_626_reg[5] (\right_border_buf_1_3_fu_626_reg[5] ),
        .\right_border_buf_1_3_fu_626_reg[6] (\right_border_buf_1_3_fu_626_reg[6] ),
        .\right_border_buf_1_3_fu_626_reg[7] (\right_border_buf_1_3_fu_626_reg[7] ),
        .\right_border_buf_1_3_fu_626_reg[7]_0 (\right_border_buf_1_3_fu_626_reg[7]_0 ),
        .\right_border_buf_1_3_fu_626_reg[7]_1 (\right_border_buf_1_3_fu_626_reg[7]_1 ),
        .\right_border_buf_1_3_fu_626_reg[7]_2 (\right_border_buf_1_3_fu_626_reg[7]_2 ),
        .\right_border_buf_1_6_fu_646_reg[0] (\right_border_buf_1_6_fu_646_reg[0] ),
        .\right_border_buf_1_6_fu_646_reg[1] (\right_border_buf_1_6_fu_646_reg[1] ),
        .\right_border_buf_1_6_fu_646_reg[2] (\right_border_buf_1_6_fu_646_reg[2] ),
        .\right_border_buf_1_6_fu_646_reg[3] (\right_border_buf_1_6_fu_646_reg[3] ),
        .\right_border_buf_1_6_fu_646_reg[4] (\right_border_buf_1_6_fu_646_reg[4] ),
        .\right_border_buf_1_6_fu_646_reg[5] (\right_border_buf_1_6_fu_646_reg[5] ),
        .\right_border_buf_1_6_fu_646_reg[6] (\right_border_buf_1_6_fu_646_reg[6] ),
        .\right_border_buf_1_6_fu_646_reg[7] (\right_border_buf_1_6_fu_646_reg[7] ),
        .\right_border_buf_1_6_fu_646_reg[7]_0 (\right_border_buf_1_6_fu_646_reg[7]_0 ),
        .\right_border_buf_1_6_fu_646_reg[7]_1 (\right_border_buf_1_6_fu_646_reg[7]_1 ),
        .\right_border_buf_1_6_fu_646_reg[7]_2 (\right_border_buf_1_6_fu_646_reg[7]_2 ),
        .\right_border_buf_1_s_fu_606_reg[0] (\right_border_buf_1_s_fu_606_reg[0] ),
        .\right_border_buf_1_s_fu_606_reg[1] (\right_border_buf_1_s_fu_606_reg[1] ),
        .\right_border_buf_1_s_fu_606_reg[2] (\right_border_buf_1_s_fu_606_reg[2] ),
        .\right_border_buf_1_s_fu_606_reg[3] (\right_border_buf_1_s_fu_606_reg[3] ),
        .\right_border_buf_1_s_fu_606_reg[4] (\right_border_buf_1_s_fu_606_reg[4] ),
        .\right_border_buf_1_s_fu_606_reg[5] (\right_border_buf_1_s_fu_606_reg[5] ),
        .\right_border_buf_1_s_fu_606_reg[6] (\right_border_buf_1_s_fu_606_reg[6] ),
        .\right_border_buf_1_s_fu_606_reg[7] (\right_border_buf_1_s_fu_606_reg[7] ),
        .\right_border_buf_1_s_fu_606_reg[7]_0 (\right_border_buf_1_s_fu_606_reg[7]_0 ),
        .\right_border_buf_1_s_fu_606_reg[7]_1 (\right_border_buf_1_s_fu_606_reg[7]_1 ));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulawdI" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_38
   (P,
    \right_border_buf_2_14_fu_658_reg[0] ,
    \right_border_buf_2_14_fu_658_reg[1] ,
    \right_border_buf_2_14_fu_658_reg[2] ,
    \right_border_buf_2_14_fu_658_reg[3] ,
    \right_border_buf_2_14_fu_658_reg[4] ,
    \right_border_buf_2_14_fu_658_reg[5] ,
    \right_border_buf_2_14_fu_658_reg[6] ,
    \right_border_buf_2_14_fu_658_reg[7] ,
    \right_border_buf_2_11_fu_622_reg[0] ,
    \right_border_buf_2_11_fu_622_reg[1] ,
    \right_border_buf_2_11_fu_622_reg[2] ,
    \right_border_buf_2_11_fu_622_reg[3] ,
    \right_border_buf_2_11_fu_622_reg[4] ,
    \right_border_buf_2_11_fu_622_reg[5] ,
    \right_border_buf_2_11_fu_622_reg[6] ,
    \right_border_buf_2_11_fu_622_reg[7] ,
    \right_border_buf_2_8_fu_598_reg[0] ,
    \right_border_buf_2_8_fu_598_reg[1] ,
    \right_border_buf_2_8_fu_598_reg[2] ,
    \right_border_buf_2_8_fu_598_reg[3] ,
    \right_border_buf_2_8_fu_598_reg[4] ,
    \right_border_buf_2_8_fu_598_reg[5] ,
    \right_border_buf_2_8_fu_598_reg[6] ,
    \right_border_buf_2_8_fu_598_reg[7] ,
    \right_border_buf_2_5_fu_562_reg[0] ,
    \right_border_buf_2_5_fu_562_reg[1] ,
    \right_border_buf_2_5_fu_562_reg[2] ,
    \right_border_buf_2_5_fu_562_reg[3] ,
    \right_border_buf_2_5_fu_562_reg[4] ,
    \right_border_buf_2_5_fu_562_reg[5] ,
    \right_border_buf_2_5_fu_562_reg[6] ,
    \right_border_buf_2_5_fu_562_reg[7] ,
    \right_border_buf_2_2_fu_538_reg[0] ,
    \right_border_buf_2_2_fu_538_reg[1] ,
    \right_border_buf_2_2_fu_538_reg[2] ,
    \right_border_buf_2_2_fu_538_reg[3] ,
    \right_border_buf_2_2_fu_538_reg[4] ,
    \right_border_buf_2_2_fu_538_reg[5] ,
    \right_border_buf_2_2_fu_538_reg[6] ,
    \right_border_buf_2_2_fu_538_reg[7] ,
    m,
    ap_block_pp0_stage0_subdone9_in,
    ap_clk,
    D,
    Q,
    \right_border_buf_2_2_fu_538_reg[7]_0 ,
    \right_border_buf_2_14_fu_658_reg[7]_0 ,
    \right_border_buf_2_14_fu_658_reg[7]_1 ,
    \right_border_buf_2_11_fu_622_reg[7]_0 ,
    \right_border_buf_2_11_fu_622_reg[7]_1 ,
    \right_border_buf_2_11_fu_622_reg[7]_2 ,
    \right_border_buf_2_8_fu_598_reg[7]_0 ,
    \right_border_buf_2_8_fu_598_reg[7]_1 ,
    \right_border_buf_2_8_fu_598_reg[7]_2 ,
    \right_border_buf_2_5_fu_562_reg[7]_0 ,
    \right_border_buf_2_5_fu_562_reg[7]_1 ,
    \right_border_buf_2_5_fu_562_reg[7]_2 ,
    \right_border_buf_2_2_fu_538_reg[7]_1 ,
    \right_border_buf_2_2_fu_538_reg[7]_2 ,
    \right_border_buf_2_2_fu_538_reg[7]_3 );
  output [17:0]P;
  output \right_border_buf_2_14_fu_658_reg[0] ;
  output \right_border_buf_2_14_fu_658_reg[1] ;
  output \right_border_buf_2_14_fu_658_reg[2] ;
  output \right_border_buf_2_14_fu_658_reg[3] ;
  output \right_border_buf_2_14_fu_658_reg[4] ;
  output \right_border_buf_2_14_fu_658_reg[5] ;
  output \right_border_buf_2_14_fu_658_reg[6] ;
  output \right_border_buf_2_14_fu_658_reg[7] ;
  output \right_border_buf_2_11_fu_622_reg[0] ;
  output \right_border_buf_2_11_fu_622_reg[1] ;
  output \right_border_buf_2_11_fu_622_reg[2] ;
  output \right_border_buf_2_11_fu_622_reg[3] ;
  output \right_border_buf_2_11_fu_622_reg[4] ;
  output \right_border_buf_2_11_fu_622_reg[5] ;
  output \right_border_buf_2_11_fu_622_reg[6] ;
  output \right_border_buf_2_11_fu_622_reg[7] ;
  output \right_border_buf_2_8_fu_598_reg[0] ;
  output \right_border_buf_2_8_fu_598_reg[1] ;
  output \right_border_buf_2_8_fu_598_reg[2] ;
  output \right_border_buf_2_8_fu_598_reg[3] ;
  output \right_border_buf_2_8_fu_598_reg[4] ;
  output \right_border_buf_2_8_fu_598_reg[5] ;
  output \right_border_buf_2_8_fu_598_reg[6] ;
  output \right_border_buf_2_8_fu_598_reg[7] ;
  output \right_border_buf_2_5_fu_562_reg[0] ;
  output \right_border_buf_2_5_fu_562_reg[1] ;
  output \right_border_buf_2_5_fu_562_reg[2] ;
  output \right_border_buf_2_5_fu_562_reg[3] ;
  output \right_border_buf_2_5_fu_562_reg[4] ;
  output \right_border_buf_2_5_fu_562_reg[5] ;
  output \right_border_buf_2_5_fu_562_reg[6] ;
  output \right_border_buf_2_5_fu_562_reg[7] ;
  output \right_border_buf_2_2_fu_538_reg[0] ;
  output \right_border_buf_2_2_fu_538_reg[1] ;
  output \right_border_buf_2_2_fu_538_reg[2] ;
  output \right_border_buf_2_2_fu_538_reg[3] ;
  output \right_border_buf_2_2_fu_538_reg[4] ;
  output \right_border_buf_2_2_fu_538_reg[5] ;
  output \right_border_buf_2_2_fu_538_reg[6] ;
  output \right_border_buf_2_2_fu_538_reg[7] ;
  input m;
  input ap_block_pp0_stage0_subdone9_in;
  input ap_clk;
  input [7:0]D;
  input [7:0]Q;
  input [2:0]\right_border_buf_2_2_fu_538_reg[7]_0 ;
  input [7:0]\right_border_buf_2_14_fu_658_reg[7]_0 ;
  input [7:0]\right_border_buf_2_14_fu_658_reg[7]_1 ;
  input [7:0]\right_border_buf_2_11_fu_622_reg[7]_0 ;
  input [7:0]\right_border_buf_2_11_fu_622_reg[7]_1 ;
  input [7:0]\right_border_buf_2_11_fu_622_reg[7]_2 ;
  input [7:0]\right_border_buf_2_8_fu_598_reg[7]_0 ;
  input [7:0]\right_border_buf_2_8_fu_598_reg[7]_1 ;
  input [7:0]\right_border_buf_2_8_fu_598_reg[7]_2 ;
  input [7:0]\right_border_buf_2_5_fu_562_reg[7]_0 ;
  input [7:0]\right_border_buf_2_5_fu_562_reg[7]_1 ;
  input [7:0]\right_border_buf_2_5_fu_562_reg[7]_2 ;
  input [7:0]\right_border_buf_2_2_fu_538_reg[7]_1 ;
  input [7:0]\right_border_buf_2_2_fu_538_reg[7]_2 ;
  input [7:0]\right_border_buf_2_2_fu_538_reg[7]_3 ;

  wire [7:0]D;
  wire [17:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone9_in;
  wire ap_clk;
  wire m;
  wire \right_border_buf_2_11_fu_622_reg[0] ;
  wire \right_border_buf_2_11_fu_622_reg[1] ;
  wire \right_border_buf_2_11_fu_622_reg[2] ;
  wire \right_border_buf_2_11_fu_622_reg[3] ;
  wire \right_border_buf_2_11_fu_622_reg[4] ;
  wire \right_border_buf_2_11_fu_622_reg[5] ;
  wire \right_border_buf_2_11_fu_622_reg[6] ;
  wire \right_border_buf_2_11_fu_622_reg[7] ;
  wire [7:0]\right_border_buf_2_11_fu_622_reg[7]_0 ;
  wire [7:0]\right_border_buf_2_11_fu_622_reg[7]_1 ;
  wire [7:0]\right_border_buf_2_11_fu_622_reg[7]_2 ;
  wire \right_border_buf_2_14_fu_658_reg[0] ;
  wire \right_border_buf_2_14_fu_658_reg[1] ;
  wire \right_border_buf_2_14_fu_658_reg[2] ;
  wire \right_border_buf_2_14_fu_658_reg[3] ;
  wire \right_border_buf_2_14_fu_658_reg[4] ;
  wire \right_border_buf_2_14_fu_658_reg[5] ;
  wire \right_border_buf_2_14_fu_658_reg[6] ;
  wire \right_border_buf_2_14_fu_658_reg[7] ;
  wire [7:0]\right_border_buf_2_14_fu_658_reg[7]_0 ;
  wire [7:0]\right_border_buf_2_14_fu_658_reg[7]_1 ;
  wire \right_border_buf_2_2_fu_538_reg[0] ;
  wire \right_border_buf_2_2_fu_538_reg[1] ;
  wire \right_border_buf_2_2_fu_538_reg[2] ;
  wire \right_border_buf_2_2_fu_538_reg[3] ;
  wire \right_border_buf_2_2_fu_538_reg[4] ;
  wire \right_border_buf_2_2_fu_538_reg[5] ;
  wire \right_border_buf_2_2_fu_538_reg[6] ;
  wire \right_border_buf_2_2_fu_538_reg[7] ;
  wire [2:0]\right_border_buf_2_2_fu_538_reg[7]_0 ;
  wire [7:0]\right_border_buf_2_2_fu_538_reg[7]_1 ;
  wire [7:0]\right_border_buf_2_2_fu_538_reg[7]_2 ;
  wire [7:0]\right_border_buf_2_2_fu_538_reg[7]_3 ;
  wire \right_border_buf_2_5_fu_562_reg[0] ;
  wire \right_border_buf_2_5_fu_562_reg[1] ;
  wire \right_border_buf_2_5_fu_562_reg[2] ;
  wire \right_border_buf_2_5_fu_562_reg[3] ;
  wire \right_border_buf_2_5_fu_562_reg[4] ;
  wire \right_border_buf_2_5_fu_562_reg[5] ;
  wire \right_border_buf_2_5_fu_562_reg[6] ;
  wire \right_border_buf_2_5_fu_562_reg[7] ;
  wire [7:0]\right_border_buf_2_5_fu_562_reg[7]_0 ;
  wire [7:0]\right_border_buf_2_5_fu_562_reg[7]_1 ;
  wire [7:0]\right_border_buf_2_5_fu_562_reg[7]_2 ;
  wire \right_border_buf_2_8_fu_598_reg[0] ;
  wire \right_border_buf_2_8_fu_598_reg[1] ;
  wire \right_border_buf_2_8_fu_598_reg[2] ;
  wire \right_border_buf_2_8_fu_598_reg[3] ;
  wire \right_border_buf_2_8_fu_598_reg[4] ;
  wire \right_border_buf_2_8_fu_598_reg[5] ;
  wire \right_border_buf_2_8_fu_598_reg[6] ;
  wire \right_border_buf_2_8_fu_598_reg[7] ;
  wire [7:0]\right_border_buf_2_8_fu_598_reg[7]_0 ;
  wire [7:0]\right_border_buf_2_8_fu_598_reg[7]_1 ;
  wire [7:0]\right_border_buf_2_8_fu_598_reg[7]_2 ;

  cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5_94 gaussian_mac_mulawdI_DSP48_5_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_block_pp0_stage0_subdone9_in(ap_block_pp0_stage0_subdone9_in),
        .ap_clk(ap_clk),
        .m_0(m),
        .\right_border_buf_2_11_fu_622_reg[0] (\right_border_buf_2_11_fu_622_reg[0] ),
        .\right_border_buf_2_11_fu_622_reg[1] (\right_border_buf_2_11_fu_622_reg[1] ),
        .\right_border_buf_2_11_fu_622_reg[2] (\right_border_buf_2_11_fu_622_reg[2] ),
        .\right_border_buf_2_11_fu_622_reg[3] (\right_border_buf_2_11_fu_622_reg[3] ),
        .\right_border_buf_2_11_fu_622_reg[4] (\right_border_buf_2_11_fu_622_reg[4] ),
        .\right_border_buf_2_11_fu_622_reg[5] (\right_border_buf_2_11_fu_622_reg[5] ),
        .\right_border_buf_2_11_fu_622_reg[6] (\right_border_buf_2_11_fu_622_reg[6] ),
        .\right_border_buf_2_11_fu_622_reg[7] (\right_border_buf_2_11_fu_622_reg[7] ),
        .\right_border_buf_2_11_fu_622_reg[7]_0 (\right_border_buf_2_11_fu_622_reg[7]_0 ),
        .\right_border_buf_2_11_fu_622_reg[7]_1 (\right_border_buf_2_11_fu_622_reg[7]_1 ),
        .\right_border_buf_2_11_fu_622_reg[7]_2 (\right_border_buf_2_11_fu_622_reg[7]_2 ),
        .\right_border_buf_2_14_fu_658_reg[0] (\right_border_buf_2_14_fu_658_reg[0] ),
        .\right_border_buf_2_14_fu_658_reg[1] (\right_border_buf_2_14_fu_658_reg[1] ),
        .\right_border_buf_2_14_fu_658_reg[2] (\right_border_buf_2_14_fu_658_reg[2] ),
        .\right_border_buf_2_14_fu_658_reg[3] (\right_border_buf_2_14_fu_658_reg[3] ),
        .\right_border_buf_2_14_fu_658_reg[4] (\right_border_buf_2_14_fu_658_reg[4] ),
        .\right_border_buf_2_14_fu_658_reg[5] (\right_border_buf_2_14_fu_658_reg[5] ),
        .\right_border_buf_2_14_fu_658_reg[6] (\right_border_buf_2_14_fu_658_reg[6] ),
        .\right_border_buf_2_14_fu_658_reg[7] (\right_border_buf_2_14_fu_658_reg[7] ),
        .\right_border_buf_2_14_fu_658_reg[7]_0 (\right_border_buf_2_14_fu_658_reg[7]_0 ),
        .\right_border_buf_2_14_fu_658_reg[7]_1 (\right_border_buf_2_14_fu_658_reg[7]_1 ),
        .\right_border_buf_2_2_fu_538_reg[0] (\right_border_buf_2_2_fu_538_reg[0] ),
        .\right_border_buf_2_2_fu_538_reg[1] (\right_border_buf_2_2_fu_538_reg[1] ),
        .\right_border_buf_2_2_fu_538_reg[2] (\right_border_buf_2_2_fu_538_reg[2] ),
        .\right_border_buf_2_2_fu_538_reg[3] (\right_border_buf_2_2_fu_538_reg[3] ),
        .\right_border_buf_2_2_fu_538_reg[4] (\right_border_buf_2_2_fu_538_reg[4] ),
        .\right_border_buf_2_2_fu_538_reg[5] (\right_border_buf_2_2_fu_538_reg[5] ),
        .\right_border_buf_2_2_fu_538_reg[6] (\right_border_buf_2_2_fu_538_reg[6] ),
        .\right_border_buf_2_2_fu_538_reg[7] (\right_border_buf_2_2_fu_538_reg[7] ),
        .\right_border_buf_2_2_fu_538_reg[7]_0 (\right_border_buf_2_2_fu_538_reg[7]_0 ),
        .\right_border_buf_2_2_fu_538_reg[7]_1 (\right_border_buf_2_2_fu_538_reg[7]_1 ),
        .\right_border_buf_2_2_fu_538_reg[7]_2 (\right_border_buf_2_2_fu_538_reg[7]_2 ),
        .\right_border_buf_2_2_fu_538_reg[7]_3 (\right_border_buf_2_2_fu_538_reg[7]_3 ),
        .\right_border_buf_2_5_fu_562_reg[0] (\right_border_buf_2_5_fu_562_reg[0] ),
        .\right_border_buf_2_5_fu_562_reg[1] (\right_border_buf_2_5_fu_562_reg[1] ),
        .\right_border_buf_2_5_fu_562_reg[2] (\right_border_buf_2_5_fu_562_reg[2] ),
        .\right_border_buf_2_5_fu_562_reg[3] (\right_border_buf_2_5_fu_562_reg[3] ),
        .\right_border_buf_2_5_fu_562_reg[4] (\right_border_buf_2_5_fu_562_reg[4] ),
        .\right_border_buf_2_5_fu_562_reg[5] (\right_border_buf_2_5_fu_562_reg[5] ),
        .\right_border_buf_2_5_fu_562_reg[6] (\right_border_buf_2_5_fu_562_reg[6] ),
        .\right_border_buf_2_5_fu_562_reg[7] (\right_border_buf_2_5_fu_562_reg[7] ),
        .\right_border_buf_2_5_fu_562_reg[7]_0 (\right_border_buf_2_5_fu_562_reg[7]_0 ),
        .\right_border_buf_2_5_fu_562_reg[7]_1 (\right_border_buf_2_5_fu_562_reg[7]_1 ),
        .\right_border_buf_2_5_fu_562_reg[7]_2 (\right_border_buf_2_5_fu_562_reg[7]_2 ),
        .\right_border_buf_2_8_fu_598_reg[0] (\right_border_buf_2_8_fu_598_reg[0] ),
        .\right_border_buf_2_8_fu_598_reg[1] (\right_border_buf_2_8_fu_598_reg[1] ),
        .\right_border_buf_2_8_fu_598_reg[2] (\right_border_buf_2_8_fu_598_reg[2] ),
        .\right_border_buf_2_8_fu_598_reg[3] (\right_border_buf_2_8_fu_598_reg[3] ),
        .\right_border_buf_2_8_fu_598_reg[4] (\right_border_buf_2_8_fu_598_reg[4] ),
        .\right_border_buf_2_8_fu_598_reg[5] (\right_border_buf_2_8_fu_598_reg[5] ),
        .\right_border_buf_2_8_fu_598_reg[6] (\right_border_buf_2_8_fu_598_reg[6] ),
        .\right_border_buf_2_8_fu_598_reg[7] (\right_border_buf_2_8_fu_598_reg[7] ),
        .\right_border_buf_2_8_fu_598_reg[7]_0 (\right_border_buf_2_8_fu_598_reg[7]_0 ),
        .\right_border_buf_2_8_fu_598_reg[7]_1 (\right_border_buf_2_8_fu_598_reg[7]_1 ),
        .\right_border_buf_2_8_fu_598_reg[7]_2 (\right_border_buf_2_8_fu_598_reg[7]_2 ));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulawdI" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_39
   (P,
    src_kernel_win_0_va_1_fu_2700,
    ap_clk,
    Q);
  output [17:0]P;
  input src_kernel_win_0_va_1_fu_2700;
  input ap_clk;
  input [7:0]Q;

  wire [17:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire src_kernel_win_0_va_1_fu_2700;

  cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5_93 gaussian_mac_mulawdI_DSP48_5_U
       (.P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .src_kernel_win_0_va_1_fu_2700(src_kernel_win_0_va_1_fu_2700));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulawdI" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_40
   (P,
    src_kernel_win_0_va_1_fu_2700,
    ap_clk,
    Q);
  output [17:0]P;
  input src_kernel_win_0_va_1_fu_2700;
  input ap_clk;
  input [7:0]Q;

  wire [17:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire src_kernel_win_0_va_1_fu_2700;

  cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5_92 gaussian_mac_mulawdI_DSP48_5_U
       (.P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .src_kernel_win_0_va_1_fu_2700(src_kernel_win_0_va_1_fu_2700));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulawdI" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_41
   (P,
    src_kernel_win_0_va_1_fu_2700,
    ap_clk,
    Q,
    exitcond389_i_reg_5464_pp0_iter4_reg,
    ap_enable_reg_pp0_iter5,
    m);
  output [17:0]P;
  output src_kernel_win_0_va_1_fu_2700;
  input ap_clk;
  input [7:0]Q;
  input exitcond389_i_reg_5464_pp0_iter4_reg;
  input ap_enable_reg_pp0_iter5;
  input m;

  wire [17:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter5;
  wire exitcond389_i_reg_5464_pp0_iter4_reg;
  wire m;
  wire src_kernel_win_0_va_1_fu_2700;

  cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5 gaussian_mac_mulawdI_DSP48_5_U
       (.P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .exitcond389_i_reg_5464_pp0_iter4_reg(exitcond389_i_reg_5464_pp0_iter4_reg),
        .m_0(m),
        .src_kernel_win_0_va_1_fu_2700(src_kernel_win_0_va_1_fu_2700));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulawdI_DSP48_5" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5
   (P,
    src_kernel_win_0_va_1_fu_2700,
    ap_clk,
    Q,
    exitcond389_i_reg_5464_pp0_iter4_reg,
    ap_enable_reg_pp0_iter5,
    m_0);
  output [17:0]P;
  output src_kernel_win_0_va_1_fu_2700;
  input ap_clk;
  input [7:0]Q;
  input exitcond389_i_reg_5464_pp0_iter4_reg;
  input ap_enable_reg_pp0_iter5;
  input m_0;

  wire [17:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter5;
  wire exitcond389_i_reg_5464_pp0_iter4_reg;
  wire m_0;
  wire m_n_87;
  wire src_kernel_win_0_va_1_fu_2700;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_1_fu_2700),
        .CEA2(src_kernel_win_0_va_1_fu_2700),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:19],m_n_87,P}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h04)) 
    r_V_3_0_3_2_reg_5927_reg_i_1
       (.I0(exitcond389_i_reg_5464_pp0_iter4_reg),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(m_0),
        .O(src_kernel_win_0_va_1_fu_2700));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulawdI_DSP48_5" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5_92
   (P,
    src_kernel_win_0_va_1_fu_2700,
    ap_clk,
    Q);
  output [17:0]P;
  input src_kernel_win_0_va_1_fu_2700;
  input ap_clk;
  input [7:0]Q;

  wire [17:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire m_n_87;
  wire src_kernel_win_0_va_1_fu_2700;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_1_fu_2700),
        .CEA2(src_kernel_win_0_va_1_fu_2700),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:19],m_n_87,P}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulawdI_DSP48_5" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5_93
   (P,
    src_kernel_win_0_va_1_fu_2700,
    ap_clk,
    Q);
  output [17:0]P;
  input src_kernel_win_0_va_1_fu_2700;
  input ap_clk;
  input [7:0]Q;

  wire [17:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire m_n_87;
  wire src_kernel_win_0_va_1_fu_2700;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_1_fu_2700),
        .CEA2(src_kernel_win_0_va_1_fu_2700),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:19],m_n_87,P}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulawdI_DSP48_5" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5_94
   (P,
    \right_border_buf_2_14_fu_658_reg[0] ,
    \right_border_buf_2_14_fu_658_reg[1] ,
    \right_border_buf_2_14_fu_658_reg[2] ,
    \right_border_buf_2_14_fu_658_reg[3] ,
    \right_border_buf_2_14_fu_658_reg[4] ,
    \right_border_buf_2_14_fu_658_reg[5] ,
    \right_border_buf_2_14_fu_658_reg[6] ,
    \right_border_buf_2_14_fu_658_reg[7] ,
    \right_border_buf_2_11_fu_622_reg[0] ,
    \right_border_buf_2_11_fu_622_reg[1] ,
    \right_border_buf_2_11_fu_622_reg[2] ,
    \right_border_buf_2_11_fu_622_reg[3] ,
    \right_border_buf_2_11_fu_622_reg[4] ,
    \right_border_buf_2_11_fu_622_reg[5] ,
    \right_border_buf_2_11_fu_622_reg[6] ,
    \right_border_buf_2_11_fu_622_reg[7] ,
    \right_border_buf_2_8_fu_598_reg[0] ,
    \right_border_buf_2_8_fu_598_reg[1] ,
    \right_border_buf_2_8_fu_598_reg[2] ,
    \right_border_buf_2_8_fu_598_reg[3] ,
    \right_border_buf_2_8_fu_598_reg[4] ,
    \right_border_buf_2_8_fu_598_reg[5] ,
    \right_border_buf_2_8_fu_598_reg[6] ,
    \right_border_buf_2_8_fu_598_reg[7] ,
    \right_border_buf_2_5_fu_562_reg[0] ,
    \right_border_buf_2_5_fu_562_reg[1] ,
    \right_border_buf_2_5_fu_562_reg[2] ,
    \right_border_buf_2_5_fu_562_reg[3] ,
    \right_border_buf_2_5_fu_562_reg[4] ,
    \right_border_buf_2_5_fu_562_reg[5] ,
    \right_border_buf_2_5_fu_562_reg[6] ,
    \right_border_buf_2_5_fu_562_reg[7] ,
    \right_border_buf_2_2_fu_538_reg[0] ,
    \right_border_buf_2_2_fu_538_reg[1] ,
    \right_border_buf_2_2_fu_538_reg[2] ,
    \right_border_buf_2_2_fu_538_reg[3] ,
    \right_border_buf_2_2_fu_538_reg[4] ,
    \right_border_buf_2_2_fu_538_reg[5] ,
    \right_border_buf_2_2_fu_538_reg[6] ,
    \right_border_buf_2_2_fu_538_reg[7] ,
    m_0,
    ap_block_pp0_stage0_subdone9_in,
    ap_clk,
    D,
    Q,
    \right_border_buf_2_2_fu_538_reg[7]_0 ,
    \right_border_buf_2_14_fu_658_reg[7]_0 ,
    \right_border_buf_2_14_fu_658_reg[7]_1 ,
    \right_border_buf_2_11_fu_622_reg[7]_0 ,
    \right_border_buf_2_11_fu_622_reg[7]_1 ,
    \right_border_buf_2_11_fu_622_reg[7]_2 ,
    \right_border_buf_2_8_fu_598_reg[7]_0 ,
    \right_border_buf_2_8_fu_598_reg[7]_1 ,
    \right_border_buf_2_8_fu_598_reg[7]_2 ,
    \right_border_buf_2_5_fu_562_reg[7]_0 ,
    \right_border_buf_2_5_fu_562_reg[7]_1 ,
    \right_border_buf_2_5_fu_562_reg[7]_2 ,
    \right_border_buf_2_2_fu_538_reg[7]_1 ,
    \right_border_buf_2_2_fu_538_reg[7]_2 ,
    \right_border_buf_2_2_fu_538_reg[7]_3 );
  output [17:0]P;
  output \right_border_buf_2_14_fu_658_reg[0] ;
  output \right_border_buf_2_14_fu_658_reg[1] ;
  output \right_border_buf_2_14_fu_658_reg[2] ;
  output \right_border_buf_2_14_fu_658_reg[3] ;
  output \right_border_buf_2_14_fu_658_reg[4] ;
  output \right_border_buf_2_14_fu_658_reg[5] ;
  output \right_border_buf_2_14_fu_658_reg[6] ;
  output \right_border_buf_2_14_fu_658_reg[7] ;
  output \right_border_buf_2_11_fu_622_reg[0] ;
  output \right_border_buf_2_11_fu_622_reg[1] ;
  output \right_border_buf_2_11_fu_622_reg[2] ;
  output \right_border_buf_2_11_fu_622_reg[3] ;
  output \right_border_buf_2_11_fu_622_reg[4] ;
  output \right_border_buf_2_11_fu_622_reg[5] ;
  output \right_border_buf_2_11_fu_622_reg[6] ;
  output \right_border_buf_2_11_fu_622_reg[7] ;
  output \right_border_buf_2_8_fu_598_reg[0] ;
  output \right_border_buf_2_8_fu_598_reg[1] ;
  output \right_border_buf_2_8_fu_598_reg[2] ;
  output \right_border_buf_2_8_fu_598_reg[3] ;
  output \right_border_buf_2_8_fu_598_reg[4] ;
  output \right_border_buf_2_8_fu_598_reg[5] ;
  output \right_border_buf_2_8_fu_598_reg[6] ;
  output \right_border_buf_2_8_fu_598_reg[7] ;
  output \right_border_buf_2_5_fu_562_reg[0] ;
  output \right_border_buf_2_5_fu_562_reg[1] ;
  output \right_border_buf_2_5_fu_562_reg[2] ;
  output \right_border_buf_2_5_fu_562_reg[3] ;
  output \right_border_buf_2_5_fu_562_reg[4] ;
  output \right_border_buf_2_5_fu_562_reg[5] ;
  output \right_border_buf_2_5_fu_562_reg[6] ;
  output \right_border_buf_2_5_fu_562_reg[7] ;
  output \right_border_buf_2_2_fu_538_reg[0] ;
  output \right_border_buf_2_2_fu_538_reg[1] ;
  output \right_border_buf_2_2_fu_538_reg[2] ;
  output \right_border_buf_2_2_fu_538_reg[3] ;
  output \right_border_buf_2_2_fu_538_reg[4] ;
  output \right_border_buf_2_2_fu_538_reg[5] ;
  output \right_border_buf_2_2_fu_538_reg[6] ;
  output \right_border_buf_2_2_fu_538_reg[7] ;
  input m_0;
  input ap_block_pp0_stage0_subdone9_in;
  input ap_clk;
  input [7:0]D;
  input [7:0]Q;
  input [2:0]\right_border_buf_2_2_fu_538_reg[7]_0 ;
  input [7:0]\right_border_buf_2_14_fu_658_reg[7]_0 ;
  input [7:0]\right_border_buf_2_14_fu_658_reg[7]_1 ;
  input [7:0]\right_border_buf_2_11_fu_622_reg[7]_0 ;
  input [7:0]\right_border_buf_2_11_fu_622_reg[7]_1 ;
  input [7:0]\right_border_buf_2_11_fu_622_reg[7]_2 ;
  input [7:0]\right_border_buf_2_8_fu_598_reg[7]_0 ;
  input [7:0]\right_border_buf_2_8_fu_598_reg[7]_1 ;
  input [7:0]\right_border_buf_2_8_fu_598_reg[7]_2 ;
  input [7:0]\right_border_buf_2_5_fu_562_reg[7]_0 ;
  input [7:0]\right_border_buf_2_5_fu_562_reg[7]_1 ;
  input [7:0]\right_border_buf_2_5_fu_562_reg[7]_2 ;
  input [7:0]\right_border_buf_2_2_fu_538_reg[7]_1 ;
  input [7:0]\right_border_buf_2_2_fu_538_reg[7]_2 ;
  input [7:0]\right_border_buf_2_2_fu_538_reg[7]_3 ;

  wire [7:0]D;
  wire [17:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone9_in;
  wire ap_clk;
  wire m_0;
  wire m_n_87;
  wire \right_border_buf_2_11_fu_622_reg[0] ;
  wire \right_border_buf_2_11_fu_622_reg[1] ;
  wire \right_border_buf_2_11_fu_622_reg[2] ;
  wire \right_border_buf_2_11_fu_622_reg[3] ;
  wire \right_border_buf_2_11_fu_622_reg[4] ;
  wire \right_border_buf_2_11_fu_622_reg[5] ;
  wire \right_border_buf_2_11_fu_622_reg[6] ;
  wire \right_border_buf_2_11_fu_622_reg[7] ;
  wire [7:0]\right_border_buf_2_11_fu_622_reg[7]_0 ;
  wire [7:0]\right_border_buf_2_11_fu_622_reg[7]_1 ;
  wire [7:0]\right_border_buf_2_11_fu_622_reg[7]_2 ;
  wire \right_border_buf_2_14_fu_658_reg[0] ;
  wire \right_border_buf_2_14_fu_658_reg[1] ;
  wire \right_border_buf_2_14_fu_658_reg[2] ;
  wire \right_border_buf_2_14_fu_658_reg[3] ;
  wire \right_border_buf_2_14_fu_658_reg[4] ;
  wire \right_border_buf_2_14_fu_658_reg[5] ;
  wire \right_border_buf_2_14_fu_658_reg[6] ;
  wire \right_border_buf_2_14_fu_658_reg[7] ;
  wire [7:0]\right_border_buf_2_14_fu_658_reg[7]_0 ;
  wire [7:0]\right_border_buf_2_14_fu_658_reg[7]_1 ;
  wire \right_border_buf_2_2_fu_538_reg[0] ;
  wire \right_border_buf_2_2_fu_538_reg[1] ;
  wire \right_border_buf_2_2_fu_538_reg[2] ;
  wire \right_border_buf_2_2_fu_538_reg[3] ;
  wire \right_border_buf_2_2_fu_538_reg[4] ;
  wire \right_border_buf_2_2_fu_538_reg[5] ;
  wire \right_border_buf_2_2_fu_538_reg[6] ;
  wire \right_border_buf_2_2_fu_538_reg[7] ;
  wire [2:0]\right_border_buf_2_2_fu_538_reg[7]_0 ;
  wire [7:0]\right_border_buf_2_2_fu_538_reg[7]_1 ;
  wire [7:0]\right_border_buf_2_2_fu_538_reg[7]_2 ;
  wire [7:0]\right_border_buf_2_2_fu_538_reg[7]_3 ;
  wire \right_border_buf_2_5_fu_562_reg[0] ;
  wire \right_border_buf_2_5_fu_562_reg[1] ;
  wire \right_border_buf_2_5_fu_562_reg[2] ;
  wire \right_border_buf_2_5_fu_562_reg[3] ;
  wire \right_border_buf_2_5_fu_562_reg[4] ;
  wire \right_border_buf_2_5_fu_562_reg[5] ;
  wire \right_border_buf_2_5_fu_562_reg[6] ;
  wire \right_border_buf_2_5_fu_562_reg[7] ;
  wire [7:0]\right_border_buf_2_5_fu_562_reg[7]_0 ;
  wire [7:0]\right_border_buf_2_5_fu_562_reg[7]_1 ;
  wire [7:0]\right_border_buf_2_5_fu_562_reg[7]_2 ;
  wire \right_border_buf_2_8_fu_598_reg[0] ;
  wire \right_border_buf_2_8_fu_598_reg[1] ;
  wire \right_border_buf_2_8_fu_598_reg[2] ;
  wire \right_border_buf_2_8_fu_598_reg[3] ;
  wire \right_border_buf_2_8_fu_598_reg[4] ;
  wire \right_border_buf_2_8_fu_598_reg[5] ;
  wire \right_border_buf_2_8_fu_598_reg[6] ;
  wire \right_border_buf_2_8_fu_598_reg[7] ;
  wire [7:0]\right_border_buf_2_8_fu_598_reg[7]_0 ;
  wire [7:0]\right_border_buf_2_8_fu_598_reg[7]_1 ;
  wire [7:0]\right_border_buf_2_8_fu_598_reg[7]_2 ;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(m_0),
        .CEA2(ap_block_pp0_stage0_subdone9_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:19],m_n_87,P}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_11_fu_622[0]_i_2 
       (.I0(\right_border_buf_2_11_fu_622_reg[7]_0 [0]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_11_fu_622_reg[7]_1 [0]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_11_fu_622_reg[7]_2 [0]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_11_fu_622_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_11_fu_622[1]_i_2 
       (.I0(\right_border_buf_2_11_fu_622_reg[7]_0 [1]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_11_fu_622_reg[7]_1 [1]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_11_fu_622_reg[7]_2 [1]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_11_fu_622_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_11_fu_622[2]_i_2 
       (.I0(\right_border_buf_2_11_fu_622_reg[7]_0 [2]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_11_fu_622_reg[7]_1 [2]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_11_fu_622_reg[7]_2 [2]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_11_fu_622_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_11_fu_622[3]_i_2 
       (.I0(\right_border_buf_2_11_fu_622_reg[7]_0 [3]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_11_fu_622_reg[7]_1 [3]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_11_fu_622_reg[7]_2 [3]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_11_fu_622_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_11_fu_622[4]_i_2 
       (.I0(\right_border_buf_2_11_fu_622_reg[7]_0 [4]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_11_fu_622_reg[7]_1 [4]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_11_fu_622_reg[7]_2 [4]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_11_fu_622_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_11_fu_622[5]_i_2 
       (.I0(\right_border_buf_2_11_fu_622_reg[7]_0 [5]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_11_fu_622_reg[7]_1 [5]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_11_fu_622_reg[7]_2 [5]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_11_fu_622_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_11_fu_622[6]_i_2 
       (.I0(\right_border_buf_2_11_fu_622_reg[7]_0 [6]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_11_fu_622_reg[7]_1 [6]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_11_fu_622_reg[7]_2 [6]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_11_fu_622_reg[6] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_11_fu_622[7]_i_2 
       (.I0(\right_border_buf_2_11_fu_622_reg[7]_0 [7]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_11_fu_622_reg[7]_1 [7]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_11_fu_622_reg[7]_2 [7]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_11_fu_622_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_14_fu_658[0]_i_2 
       (.I0(Q[0]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_14_fu_658_reg[7]_0 [0]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_14_fu_658_reg[7]_1 [0]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_14_fu_658_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_14_fu_658[1]_i_2 
       (.I0(Q[1]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_14_fu_658_reg[7]_0 [1]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_14_fu_658_reg[7]_1 [1]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_14_fu_658_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_14_fu_658[2]_i_2 
       (.I0(Q[2]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_14_fu_658_reg[7]_0 [2]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_14_fu_658_reg[7]_1 [2]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_14_fu_658_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_14_fu_658[3]_i_2 
       (.I0(Q[3]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_14_fu_658_reg[7]_0 [3]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_14_fu_658_reg[7]_1 [3]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_14_fu_658_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_14_fu_658[4]_i_2 
       (.I0(Q[4]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_14_fu_658_reg[7]_0 [4]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_14_fu_658_reg[7]_1 [4]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_14_fu_658_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_14_fu_658[5]_i_2 
       (.I0(Q[5]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_14_fu_658_reg[7]_0 [5]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_14_fu_658_reg[7]_1 [5]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_14_fu_658_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_14_fu_658[6]_i_2 
       (.I0(Q[6]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_14_fu_658_reg[7]_0 [6]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_14_fu_658_reg[7]_1 [6]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_14_fu_658_reg[6] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_14_fu_658[7]_i_2 
       (.I0(Q[7]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_14_fu_658_reg[7]_0 [7]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_14_fu_658_reg[7]_1 [7]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_14_fu_658_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_2_fu_538[0]_i_2 
       (.I0(\right_border_buf_2_2_fu_538_reg[7]_1 [0]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_2_fu_538_reg[7]_2 [0]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_2_fu_538_reg[7]_3 [0]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_2_fu_538_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_2_fu_538[1]_i_2 
       (.I0(\right_border_buf_2_2_fu_538_reg[7]_1 [1]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_2_fu_538_reg[7]_2 [1]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_2_fu_538_reg[7]_3 [1]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_2_fu_538_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_2_fu_538[2]_i_2 
       (.I0(\right_border_buf_2_2_fu_538_reg[7]_1 [2]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_2_fu_538_reg[7]_2 [2]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_2_fu_538_reg[7]_3 [2]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_2_fu_538_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_2_fu_538[3]_i_2 
       (.I0(\right_border_buf_2_2_fu_538_reg[7]_1 [3]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_2_fu_538_reg[7]_2 [3]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_2_fu_538_reg[7]_3 [3]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_2_fu_538_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_2_fu_538[4]_i_2 
       (.I0(\right_border_buf_2_2_fu_538_reg[7]_1 [4]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_2_fu_538_reg[7]_2 [4]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_2_fu_538_reg[7]_3 [4]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_2_fu_538_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_2_fu_538[5]_i_2 
       (.I0(\right_border_buf_2_2_fu_538_reg[7]_1 [5]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_2_fu_538_reg[7]_2 [5]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_2_fu_538_reg[7]_3 [5]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_2_fu_538_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_2_fu_538[6]_i_2 
       (.I0(\right_border_buf_2_2_fu_538_reg[7]_1 [6]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_2_fu_538_reg[7]_2 [6]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_2_fu_538_reg[7]_3 [6]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_2_fu_538_reg[6] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_2_fu_538[7]_i_2 
       (.I0(\right_border_buf_2_2_fu_538_reg[7]_1 [7]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_2_fu_538_reg[7]_2 [7]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_2_fu_538_reg[7]_3 [7]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_2_fu_538_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_5_fu_562[0]_i_2 
       (.I0(\right_border_buf_2_5_fu_562_reg[7]_0 [0]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_5_fu_562_reg[7]_1 [0]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_5_fu_562_reg[7]_2 [0]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_5_fu_562_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_5_fu_562[1]_i_2 
       (.I0(\right_border_buf_2_5_fu_562_reg[7]_0 [1]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_5_fu_562_reg[7]_1 [1]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_5_fu_562_reg[7]_2 [1]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_5_fu_562_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_5_fu_562[2]_i_2 
       (.I0(\right_border_buf_2_5_fu_562_reg[7]_0 [2]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_5_fu_562_reg[7]_1 [2]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_5_fu_562_reg[7]_2 [2]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_5_fu_562_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_5_fu_562[3]_i_2 
       (.I0(\right_border_buf_2_5_fu_562_reg[7]_0 [3]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_5_fu_562_reg[7]_1 [3]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_5_fu_562_reg[7]_2 [3]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_5_fu_562_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_5_fu_562[4]_i_2 
       (.I0(\right_border_buf_2_5_fu_562_reg[7]_0 [4]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_5_fu_562_reg[7]_1 [4]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_5_fu_562_reg[7]_2 [4]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_5_fu_562_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_5_fu_562[5]_i_2 
       (.I0(\right_border_buf_2_5_fu_562_reg[7]_0 [5]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_5_fu_562_reg[7]_1 [5]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_5_fu_562_reg[7]_2 [5]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_5_fu_562_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_5_fu_562[6]_i_2 
       (.I0(\right_border_buf_2_5_fu_562_reg[7]_0 [6]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_5_fu_562_reg[7]_1 [6]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_5_fu_562_reg[7]_2 [6]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_5_fu_562_reg[6] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_5_fu_562[7]_i_2 
       (.I0(\right_border_buf_2_5_fu_562_reg[7]_0 [7]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_5_fu_562_reg[7]_1 [7]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_5_fu_562_reg[7]_2 [7]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_5_fu_562_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_8_fu_598[0]_i_2 
       (.I0(\right_border_buf_2_8_fu_598_reg[7]_0 [0]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_8_fu_598_reg[7]_1 [0]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_8_fu_598_reg[7]_2 [0]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_8_fu_598_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_8_fu_598[1]_i_2 
       (.I0(\right_border_buf_2_8_fu_598_reg[7]_0 [1]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_8_fu_598_reg[7]_1 [1]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_8_fu_598_reg[7]_2 [1]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_8_fu_598_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_8_fu_598[2]_i_2 
       (.I0(\right_border_buf_2_8_fu_598_reg[7]_0 [2]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_8_fu_598_reg[7]_1 [2]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_8_fu_598_reg[7]_2 [2]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_8_fu_598_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_8_fu_598[3]_i_2 
       (.I0(\right_border_buf_2_8_fu_598_reg[7]_0 [3]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_8_fu_598_reg[7]_1 [3]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_8_fu_598_reg[7]_2 [3]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_8_fu_598_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_8_fu_598[4]_i_2 
       (.I0(\right_border_buf_2_8_fu_598_reg[7]_0 [4]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_8_fu_598_reg[7]_1 [4]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_8_fu_598_reg[7]_2 [4]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_8_fu_598_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_8_fu_598[5]_i_2 
       (.I0(\right_border_buf_2_8_fu_598_reg[7]_0 [5]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_8_fu_598_reg[7]_1 [5]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_8_fu_598_reg[7]_2 [5]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_8_fu_598_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_8_fu_598[6]_i_2 
       (.I0(\right_border_buf_2_8_fu_598_reg[7]_0 [6]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_8_fu_598_reg[7]_1 [6]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_8_fu_598_reg[7]_2 [6]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_8_fu_598_reg[6] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_2_8_fu_598[7]_i_2 
       (.I0(\right_border_buf_2_8_fu_598_reg[7]_0 [7]),
        .I1(\right_border_buf_2_2_fu_538_reg[7]_0 [0]),
        .I2(\right_border_buf_2_8_fu_598_reg[7]_1 [7]),
        .I3(\right_border_buf_2_2_fu_538_reg[7]_0 [1]),
        .I4(\right_border_buf_2_8_fu_598_reg[7]_2 [7]),
        .I5(\right_border_buf_2_2_fu_538_reg[7]_0 [2]),
        .O(\right_border_buf_2_8_fu_598_reg[7] ));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulawdI_DSP48_5" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5_95
   (P,
    \right_border_buf_1_s_fu_606_reg[0] ,
    \right_border_buf_1_s_fu_606_reg[1] ,
    \right_border_buf_1_s_fu_606_reg[2] ,
    \right_border_buf_1_s_fu_606_reg[3] ,
    \right_border_buf_1_s_fu_606_reg[4] ,
    \right_border_buf_1_s_fu_606_reg[5] ,
    \right_border_buf_1_s_fu_606_reg[6] ,
    \right_border_buf_1_s_fu_606_reg[7] ,
    \right_border_buf_1_3_fu_626_reg[0] ,
    \right_border_buf_1_3_fu_626_reg[1] ,
    \right_border_buf_1_3_fu_626_reg[2] ,
    \right_border_buf_1_3_fu_626_reg[3] ,
    \right_border_buf_1_3_fu_626_reg[4] ,
    \right_border_buf_1_3_fu_626_reg[5] ,
    \right_border_buf_1_3_fu_626_reg[6] ,
    \right_border_buf_1_3_fu_626_reg[7] ,
    \right_border_buf_1_6_fu_646_reg[0] ,
    \right_border_buf_1_6_fu_646_reg[1] ,
    \right_border_buf_1_6_fu_646_reg[2] ,
    \right_border_buf_1_6_fu_646_reg[3] ,
    \right_border_buf_1_6_fu_646_reg[4] ,
    \right_border_buf_1_6_fu_646_reg[5] ,
    \right_border_buf_1_6_fu_646_reg[6] ,
    \right_border_buf_1_6_fu_646_reg[7] ,
    \right_border_buf_1_10_fu_666_reg[0] ,
    \right_border_buf_1_10_fu_666_reg[1] ,
    \right_border_buf_1_10_fu_666_reg[2] ,
    \right_border_buf_1_10_fu_666_reg[3] ,
    \right_border_buf_1_10_fu_666_reg[4] ,
    \right_border_buf_1_10_fu_666_reg[5] ,
    \right_border_buf_1_10_fu_666_reg[6] ,
    \right_border_buf_1_10_fu_666_reg[7] ,
    \right_border_buf_1_14_fu_682_reg[0] ,
    \right_border_buf_1_14_fu_682_reg[1] ,
    \right_border_buf_1_14_fu_682_reg[2] ,
    \right_border_buf_1_14_fu_682_reg[3] ,
    \right_border_buf_1_14_fu_682_reg[4] ,
    \right_border_buf_1_14_fu_682_reg[5] ,
    \right_border_buf_1_14_fu_682_reg[6] ,
    \right_border_buf_1_14_fu_682_reg[7] ,
    m_0,
    ap_block_pp0_stage0_subdone9_in,
    ap_clk,
    D,
    Q,
    \right_border_buf_1_14_fu_682_reg[7]_0 ,
    \right_border_buf_1_s_fu_606_reg[7]_0 ,
    \right_border_buf_1_s_fu_606_reg[7]_1 ,
    \right_border_buf_1_3_fu_626_reg[7]_0 ,
    \right_border_buf_1_3_fu_626_reg[7]_1 ,
    \right_border_buf_1_3_fu_626_reg[7]_2 ,
    \right_border_buf_1_6_fu_646_reg[7]_0 ,
    \right_border_buf_1_6_fu_646_reg[7]_1 ,
    \right_border_buf_1_6_fu_646_reg[7]_2 ,
    \right_border_buf_1_10_fu_666_reg[7]_0 ,
    \right_border_buf_1_10_fu_666_reg[7]_1 ,
    \right_border_buf_1_10_fu_666_reg[7]_2 ,
    \right_border_buf_1_14_fu_682_reg[7]_1 ,
    \right_border_buf_1_14_fu_682_reg[7]_2 ,
    \right_border_buf_1_14_fu_682_reg[7]_3 );
  output [17:0]P;
  output \right_border_buf_1_s_fu_606_reg[0] ;
  output \right_border_buf_1_s_fu_606_reg[1] ;
  output \right_border_buf_1_s_fu_606_reg[2] ;
  output \right_border_buf_1_s_fu_606_reg[3] ;
  output \right_border_buf_1_s_fu_606_reg[4] ;
  output \right_border_buf_1_s_fu_606_reg[5] ;
  output \right_border_buf_1_s_fu_606_reg[6] ;
  output \right_border_buf_1_s_fu_606_reg[7] ;
  output \right_border_buf_1_3_fu_626_reg[0] ;
  output \right_border_buf_1_3_fu_626_reg[1] ;
  output \right_border_buf_1_3_fu_626_reg[2] ;
  output \right_border_buf_1_3_fu_626_reg[3] ;
  output \right_border_buf_1_3_fu_626_reg[4] ;
  output \right_border_buf_1_3_fu_626_reg[5] ;
  output \right_border_buf_1_3_fu_626_reg[6] ;
  output \right_border_buf_1_3_fu_626_reg[7] ;
  output \right_border_buf_1_6_fu_646_reg[0] ;
  output \right_border_buf_1_6_fu_646_reg[1] ;
  output \right_border_buf_1_6_fu_646_reg[2] ;
  output \right_border_buf_1_6_fu_646_reg[3] ;
  output \right_border_buf_1_6_fu_646_reg[4] ;
  output \right_border_buf_1_6_fu_646_reg[5] ;
  output \right_border_buf_1_6_fu_646_reg[6] ;
  output \right_border_buf_1_6_fu_646_reg[7] ;
  output \right_border_buf_1_10_fu_666_reg[0] ;
  output \right_border_buf_1_10_fu_666_reg[1] ;
  output \right_border_buf_1_10_fu_666_reg[2] ;
  output \right_border_buf_1_10_fu_666_reg[3] ;
  output \right_border_buf_1_10_fu_666_reg[4] ;
  output \right_border_buf_1_10_fu_666_reg[5] ;
  output \right_border_buf_1_10_fu_666_reg[6] ;
  output \right_border_buf_1_10_fu_666_reg[7] ;
  output \right_border_buf_1_14_fu_682_reg[0] ;
  output \right_border_buf_1_14_fu_682_reg[1] ;
  output \right_border_buf_1_14_fu_682_reg[2] ;
  output \right_border_buf_1_14_fu_682_reg[3] ;
  output \right_border_buf_1_14_fu_682_reg[4] ;
  output \right_border_buf_1_14_fu_682_reg[5] ;
  output \right_border_buf_1_14_fu_682_reg[6] ;
  output \right_border_buf_1_14_fu_682_reg[7] ;
  input m_0;
  input ap_block_pp0_stage0_subdone9_in;
  input ap_clk;
  input [7:0]D;
  input [7:0]Q;
  input [2:0]\right_border_buf_1_14_fu_682_reg[7]_0 ;
  input [7:0]\right_border_buf_1_s_fu_606_reg[7]_0 ;
  input [7:0]\right_border_buf_1_s_fu_606_reg[7]_1 ;
  input [7:0]\right_border_buf_1_3_fu_626_reg[7]_0 ;
  input [7:0]\right_border_buf_1_3_fu_626_reg[7]_1 ;
  input [7:0]\right_border_buf_1_3_fu_626_reg[7]_2 ;
  input [7:0]\right_border_buf_1_6_fu_646_reg[7]_0 ;
  input [7:0]\right_border_buf_1_6_fu_646_reg[7]_1 ;
  input [7:0]\right_border_buf_1_6_fu_646_reg[7]_2 ;
  input [7:0]\right_border_buf_1_10_fu_666_reg[7]_0 ;
  input [7:0]\right_border_buf_1_10_fu_666_reg[7]_1 ;
  input [7:0]\right_border_buf_1_10_fu_666_reg[7]_2 ;
  input [7:0]\right_border_buf_1_14_fu_682_reg[7]_1 ;
  input [7:0]\right_border_buf_1_14_fu_682_reg[7]_2 ;
  input [7:0]\right_border_buf_1_14_fu_682_reg[7]_3 ;

  wire [7:0]D;
  wire [17:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone9_in;
  wire ap_clk;
  wire m_0;
  wire m_n_87;
  wire \right_border_buf_1_10_fu_666_reg[0] ;
  wire \right_border_buf_1_10_fu_666_reg[1] ;
  wire \right_border_buf_1_10_fu_666_reg[2] ;
  wire \right_border_buf_1_10_fu_666_reg[3] ;
  wire \right_border_buf_1_10_fu_666_reg[4] ;
  wire \right_border_buf_1_10_fu_666_reg[5] ;
  wire \right_border_buf_1_10_fu_666_reg[6] ;
  wire \right_border_buf_1_10_fu_666_reg[7] ;
  wire [7:0]\right_border_buf_1_10_fu_666_reg[7]_0 ;
  wire [7:0]\right_border_buf_1_10_fu_666_reg[7]_1 ;
  wire [7:0]\right_border_buf_1_10_fu_666_reg[7]_2 ;
  wire \right_border_buf_1_14_fu_682_reg[0] ;
  wire \right_border_buf_1_14_fu_682_reg[1] ;
  wire \right_border_buf_1_14_fu_682_reg[2] ;
  wire \right_border_buf_1_14_fu_682_reg[3] ;
  wire \right_border_buf_1_14_fu_682_reg[4] ;
  wire \right_border_buf_1_14_fu_682_reg[5] ;
  wire \right_border_buf_1_14_fu_682_reg[6] ;
  wire \right_border_buf_1_14_fu_682_reg[7] ;
  wire [2:0]\right_border_buf_1_14_fu_682_reg[7]_0 ;
  wire [7:0]\right_border_buf_1_14_fu_682_reg[7]_1 ;
  wire [7:0]\right_border_buf_1_14_fu_682_reg[7]_2 ;
  wire [7:0]\right_border_buf_1_14_fu_682_reg[7]_3 ;
  wire \right_border_buf_1_3_fu_626_reg[0] ;
  wire \right_border_buf_1_3_fu_626_reg[1] ;
  wire \right_border_buf_1_3_fu_626_reg[2] ;
  wire \right_border_buf_1_3_fu_626_reg[3] ;
  wire \right_border_buf_1_3_fu_626_reg[4] ;
  wire \right_border_buf_1_3_fu_626_reg[5] ;
  wire \right_border_buf_1_3_fu_626_reg[6] ;
  wire \right_border_buf_1_3_fu_626_reg[7] ;
  wire [7:0]\right_border_buf_1_3_fu_626_reg[7]_0 ;
  wire [7:0]\right_border_buf_1_3_fu_626_reg[7]_1 ;
  wire [7:0]\right_border_buf_1_3_fu_626_reg[7]_2 ;
  wire \right_border_buf_1_6_fu_646_reg[0] ;
  wire \right_border_buf_1_6_fu_646_reg[1] ;
  wire \right_border_buf_1_6_fu_646_reg[2] ;
  wire \right_border_buf_1_6_fu_646_reg[3] ;
  wire \right_border_buf_1_6_fu_646_reg[4] ;
  wire \right_border_buf_1_6_fu_646_reg[5] ;
  wire \right_border_buf_1_6_fu_646_reg[6] ;
  wire \right_border_buf_1_6_fu_646_reg[7] ;
  wire [7:0]\right_border_buf_1_6_fu_646_reg[7]_0 ;
  wire [7:0]\right_border_buf_1_6_fu_646_reg[7]_1 ;
  wire [7:0]\right_border_buf_1_6_fu_646_reg[7]_2 ;
  wire \right_border_buf_1_s_fu_606_reg[0] ;
  wire \right_border_buf_1_s_fu_606_reg[1] ;
  wire \right_border_buf_1_s_fu_606_reg[2] ;
  wire \right_border_buf_1_s_fu_606_reg[3] ;
  wire \right_border_buf_1_s_fu_606_reg[4] ;
  wire \right_border_buf_1_s_fu_606_reg[5] ;
  wire \right_border_buf_1_s_fu_606_reg[6] ;
  wire \right_border_buf_1_s_fu_606_reg[7] ;
  wire [7:0]\right_border_buf_1_s_fu_606_reg[7]_0 ;
  wire [7:0]\right_border_buf_1_s_fu_606_reg[7]_1 ;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(m_0),
        .CEA2(ap_block_pp0_stage0_subdone9_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:19],m_n_87,P}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_10_fu_666[0]_i_2 
       (.I0(\right_border_buf_1_10_fu_666_reg[7]_0 [0]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_10_fu_666_reg[7]_1 [0]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_10_fu_666_reg[7]_2 [0]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_10_fu_666_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_10_fu_666[1]_i_2 
       (.I0(\right_border_buf_1_10_fu_666_reg[7]_0 [1]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_10_fu_666_reg[7]_1 [1]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_10_fu_666_reg[7]_2 [1]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_10_fu_666_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_10_fu_666[2]_i_2 
       (.I0(\right_border_buf_1_10_fu_666_reg[7]_0 [2]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_10_fu_666_reg[7]_1 [2]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_10_fu_666_reg[7]_2 [2]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_10_fu_666_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_10_fu_666[3]_i_2 
       (.I0(\right_border_buf_1_10_fu_666_reg[7]_0 [3]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_10_fu_666_reg[7]_1 [3]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_10_fu_666_reg[7]_2 [3]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_10_fu_666_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_10_fu_666[4]_i_2 
       (.I0(\right_border_buf_1_10_fu_666_reg[7]_0 [4]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_10_fu_666_reg[7]_1 [4]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_10_fu_666_reg[7]_2 [4]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_10_fu_666_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_10_fu_666[5]_i_2 
       (.I0(\right_border_buf_1_10_fu_666_reg[7]_0 [5]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_10_fu_666_reg[7]_1 [5]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_10_fu_666_reg[7]_2 [5]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_10_fu_666_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_10_fu_666[6]_i_2 
       (.I0(\right_border_buf_1_10_fu_666_reg[7]_0 [6]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_10_fu_666_reg[7]_1 [6]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_10_fu_666_reg[7]_2 [6]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_10_fu_666_reg[6] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_10_fu_666[7]_i_2 
       (.I0(\right_border_buf_1_10_fu_666_reg[7]_0 [7]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_10_fu_666_reg[7]_1 [7]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_10_fu_666_reg[7]_2 [7]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_10_fu_666_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_14_fu_682[0]_i_2 
       (.I0(\right_border_buf_1_14_fu_682_reg[7]_1 [0]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_14_fu_682_reg[7]_2 [0]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_14_fu_682_reg[7]_3 [0]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_14_fu_682_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_14_fu_682[1]_i_2 
       (.I0(\right_border_buf_1_14_fu_682_reg[7]_1 [1]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_14_fu_682_reg[7]_2 [1]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_14_fu_682_reg[7]_3 [1]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_14_fu_682_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_14_fu_682[2]_i_2 
       (.I0(\right_border_buf_1_14_fu_682_reg[7]_1 [2]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_14_fu_682_reg[7]_2 [2]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_14_fu_682_reg[7]_3 [2]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_14_fu_682_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_14_fu_682[3]_i_2 
       (.I0(\right_border_buf_1_14_fu_682_reg[7]_1 [3]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_14_fu_682_reg[7]_2 [3]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_14_fu_682_reg[7]_3 [3]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_14_fu_682_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_14_fu_682[4]_i_2 
       (.I0(\right_border_buf_1_14_fu_682_reg[7]_1 [4]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_14_fu_682_reg[7]_2 [4]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_14_fu_682_reg[7]_3 [4]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_14_fu_682_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_14_fu_682[5]_i_2 
       (.I0(\right_border_buf_1_14_fu_682_reg[7]_1 [5]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_14_fu_682_reg[7]_2 [5]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_14_fu_682_reg[7]_3 [5]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_14_fu_682_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_14_fu_682[6]_i_2 
       (.I0(\right_border_buf_1_14_fu_682_reg[7]_1 [6]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_14_fu_682_reg[7]_2 [6]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_14_fu_682_reg[7]_3 [6]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_14_fu_682_reg[6] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_14_fu_682[7]_i_2 
       (.I0(\right_border_buf_1_14_fu_682_reg[7]_1 [7]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_14_fu_682_reg[7]_2 [7]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_14_fu_682_reg[7]_3 [7]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_14_fu_682_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_3_fu_626[0]_i_2 
       (.I0(\right_border_buf_1_3_fu_626_reg[7]_0 [0]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_3_fu_626_reg[7]_1 [0]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_3_fu_626_reg[7]_2 [0]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_3_fu_626_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_3_fu_626[1]_i_2 
       (.I0(\right_border_buf_1_3_fu_626_reg[7]_0 [1]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_3_fu_626_reg[7]_1 [1]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_3_fu_626_reg[7]_2 [1]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_3_fu_626_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_3_fu_626[2]_i_2 
       (.I0(\right_border_buf_1_3_fu_626_reg[7]_0 [2]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_3_fu_626_reg[7]_1 [2]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_3_fu_626_reg[7]_2 [2]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_3_fu_626_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_3_fu_626[3]_i_2 
       (.I0(\right_border_buf_1_3_fu_626_reg[7]_0 [3]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_3_fu_626_reg[7]_1 [3]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_3_fu_626_reg[7]_2 [3]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_3_fu_626_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_3_fu_626[4]_i_2 
       (.I0(\right_border_buf_1_3_fu_626_reg[7]_0 [4]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_3_fu_626_reg[7]_1 [4]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_3_fu_626_reg[7]_2 [4]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_3_fu_626_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_3_fu_626[5]_i_2 
       (.I0(\right_border_buf_1_3_fu_626_reg[7]_0 [5]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_3_fu_626_reg[7]_1 [5]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_3_fu_626_reg[7]_2 [5]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_3_fu_626_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_3_fu_626[6]_i_2 
       (.I0(\right_border_buf_1_3_fu_626_reg[7]_0 [6]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_3_fu_626_reg[7]_1 [6]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_3_fu_626_reg[7]_2 [6]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_3_fu_626_reg[6] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_3_fu_626[7]_i_2 
       (.I0(\right_border_buf_1_3_fu_626_reg[7]_0 [7]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_3_fu_626_reg[7]_1 [7]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_3_fu_626_reg[7]_2 [7]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_3_fu_626_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_6_fu_646[0]_i_2 
       (.I0(\right_border_buf_1_6_fu_646_reg[7]_0 [0]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_6_fu_646_reg[7]_1 [0]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_6_fu_646_reg[7]_2 [0]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_6_fu_646_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_6_fu_646[1]_i_2 
       (.I0(\right_border_buf_1_6_fu_646_reg[7]_0 [1]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_6_fu_646_reg[7]_1 [1]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_6_fu_646_reg[7]_2 [1]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_6_fu_646_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_6_fu_646[2]_i_2 
       (.I0(\right_border_buf_1_6_fu_646_reg[7]_0 [2]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_6_fu_646_reg[7]_1 [2]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_6_fu_646_reg[7]_2 [2]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_6_fu_646_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_6_fu_646[3]_i_2 
       (.I0(\right_border_buf_1_6_fu_646_reg[7]_0 [3]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_6_fu_646_reg[7]_1 [3]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_6_fu_646_reg[7]_2 [3]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_6_fu_646_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_6_fu_646[4]_i_2 
       (.I0(\right_border_buf_1_6_fu_646_reg[7]_0 [4]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_6_fu_646_reg[7]_1 [4]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_6_fu_646_reg[7]_2 [4]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_6_fu_646_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_6_fu_646[5]_i_2 
       (.I0(\right_border_buf_1_6_fu_646_reg[7]_0 [5]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_6_fu_646_reg[7]_1 [5]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_6_fu_646_reg[7]_2 [5]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_6_fu_646_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_6_fu_646[6]_i_2 
       (.I0(\right_border_buf_1_6_fu_646_reg[7]_0 [6]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_6_fu_646_reg[7]_1 [6]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_6_fu_646_reg[7]_2 [6]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_6_fu_646_reg[6] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_6_fu_646[7]_i_2 
       (.I0(\right_border_buf_1_6_fu_646_reg[7]_0 [7]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_6_fu_646_reg[7]_1 [7]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_6_fu_646_reg[7]_2 [7]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_6_fu_646_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_s_fu_606[0]_i_2 
       (.I0(Q[0]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_s_fu_606_reg[7]_0 [0]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_s_fu_606_reg[7]_1 [0]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_s_fu_606_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_s_fu_606[1]_i_2 
       (.I0(Q[1]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_s_fu_606_reg[7]_0 [1]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_s_fu_606_reg[7]_1 [1]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_s_fu_606_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_s_fu_606[2]_i_2 
       (.I0(Q[2]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_s_fu_606_reg[7]_0 [2]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_s_fu_606_reg[7]_1 [2]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_s_fu_606_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_s_fu_606[3]_i_2 
       (.I0(Q[3]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_s_fu_606_reg[7]_0 [3]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_s_fu_606_reg[7]_1 [3]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_s_fu_606_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_s_fu_606[4]_i_2 
       (.I0(Q[4]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_s_fu_606_reg[7]_0 [4]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_s_fu_606_reg[7]_1 [4]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_s_fu_606_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_s_fu_606[5]_i_2 
       (.I0(Q[5]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_s_fu_606_reg[7]_0 [5]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_s_fu_606_reg[7]_1 [5]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_s_fu_606_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_s_fu_606[6]_i_2 
       (.I0(Q[6]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_s_fu_606_reg[7]_0 [6]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_s_fu_606_reg[7]_1 [6]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_s_fu_606_reg[6] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_1_s_fu_606[7]_i_2 
       (.I0(Q[7]),
        .I1(\right_border_buf_1_14_fu_682_reg[7]_0 [0]),
        .I2(\right_border_buf_1_s_fu_606_reg[7]_0 [7]),
        .I3(\right_border_buf_1_14_fu_682_reg[7]_0 [1]),
        .I4(\right_border_buf_1_s_fu_606_reg[7]_1 [7]),
        .I5(\right_border_buf_1_14_fu_682_reg[7]_0 [2]),
        .O(\right_border_buf_1_s_fu_606_reg[7] ));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulawdI_DSP48_5" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5_96
   (P,
    \right_border_buf_0_s_fu_506_reg[0] ,
    \right_border_buf_0_s_fu_506_reg[1] ,
    \right_border_buf_0_s_fu_506_reg[2] ,
    \right_border_buf_0_s_fu_506_reg[3] ,
    \right_border_buf_0_s_fu_506_reg[4] ,
    \right_border_buf_0_s_fu_506_reg[5] ,
    \right_border_buf_0_s_fu_506_reg[6] ,
    \right_border_buf_0_s_fu_506_reg[7] ,
    \right_border_buf_0_3_fu_526_reg[0] ,
    \right_border_buf_0_3_fu_526_reg[1] ,
    \right_border_buf_0_3_fu_526_reg[2] ,
    \right_border_buf_0_3_fu_526_reg[3] ,
    \right_border_buf_0_3_fu_526_reg[4] ,
    \right_border_buf_0_3_fu_526_reg[5] ,
    \right_border_buf_0_3_fu_526_reg[6] ,
    \right_border_buf_0_3_fu_526_reg[7] ,
    \right_border_buf_0_6_fu_546_reg[0] ,
    \right_border_buf_0_6_fu_546_reg[1] ,
    \right_border_buf_0_6_fu_546_reg[2] ,
    \right_border_buf_0_6_fu_546_reg[3] ,
    \right_border_buf_0_6_fu_546_reg[4] ,
    \right_border_buf_0_6_fu_546_reg[5] ,
    \right_border_buf_0_6_fu_546_reg[6] ,
    \right_border_buf_0_6_fu_546_reg[7] ,
    \right_border_buf_0_9_fu_566_reg[0] ,
    \right_border_buf_0_9_fu_566_reg[1] ,
    \right_border_buf_0_9_fu_566_reg[2] ,
    \right_border_buf_0_9_fu_566_reg[3] ,
    \right_border_buf_0_9_fu_566_reg[4] ,
    \right_border_buf_0_9_fu_566_reg[5] ,
    \right_border_buf_0_9_fu_566_reg[6] ,
    \right_border_buf_0_9_fu_566_reg[7] ,
    \right_border_buf_0_12_fu_586_reg[0] ,
    \right_border_buf_0_12_fu_586_reg[1] ,
    \right_border_buf_0_12_fu_586_reg[2] ,
    \right_border_buf_0_12_fu_586_reg[3] ,
    \right_border_buf_0_12_fu_586_reg[4] ,
    \right_border_buf_0_12_fu_586_reg[5] ,
    \right_border_buf_0_12_fu_586_reg[6] ,
    \right_border_buf_0_12_fu_586_reg[7] ,
    m_0,
    ap_block_pp0_stage0_subdone9_in,
    ap_clk,
    D,
    Q,
    \right_border_buf_0_12_fu_586_reg[7]_0 ,
    \right_border_buf_0_s_fu_506_reg[7]_0 ,
    \right_border_buf_0_s_fu_506_reg[7]_1 ,
    \right_border_buf_0_3_fu_526_reg[7]_0 ,
    \right_border_buf_0_3_fu_526_reg[7]_1 ,
    \right_border_buf_0_3_fu_526_reg[7]_2 ,
    \right_border_buf_0_6_fu_546_reg[7]_0 ,
    \right_border_buf_0_6_fu_546_reg[7]_1 ,
    \right_border_buf_0_6_fu_546_reg[7]_2 ,
    \right_border_buf_0_9_fu_566_reg[7]_0 ,
    \right_border_buf_0_9_fu_566_reg[7]_1 ,
    \right_border_buf_0_9_fu_566_reg[7]_2 ,
    \right_border_buf_0_12_fu_586_reg[7]_1 ,
    \right_border_buf_0_12_fu_586_reg[7]_2 ,
    \right_border_buf_0_12_fu_586_reg[7]_3 );
  output [17:0]P;
  output \right_border_buf_0_s_fu_506_reg[0] ;
  output \right_border_buf_0_s_fu_506_reg[1] ;
  output \right_border_buf_0_s_fu_506_reg[2] ;
  output \right_border_buf_0_s_fu_506_reg[3] ;
  output \right_border_buf_0_s_fu_506_reg[4] ;
  output \right_border_buf_0_s_fu_506_reg[5] ;
  output \right_border_buf_0_s_fu_506_reg[6] ;
  output \right_border_buf_0_s_fu_506_reg[7] ;
  output \right_border_buf_0_3_fu_526_reg[0] ;
  output \right_border_buf_0_3_fu_526_reg[1] ;
  output \right_border_buf_0_3_fu_526_reg[2] ;
  output \right_border_buf_0_3_fu_526_reg[3] ;
  output \right_border_buf_0_3_fu_526_reg[4] ;
  output \right_border_buf_0_3_fu_526_reg[5] ;
  output \right_border_buf_0_3_fu_526_reg[6] ;
  output \right_border_buf_0_3_fu_526_reg[7] ;
  output \right_border_buf_0_6_fu_546_reg[0] ;
  output \right_border_buf_0_6_fu_546_reg[1] ;
  output \right_border_buf_0_6_fu_546_reg[2] ;
  output \right_border_buf_0_6_fu_546_reg[3] ;
  output \right_border_buf_0_6_fu_546_reg[4] ;
  output \right_border_buf_0_6_fu_546_reg[5] ;
  output \right_border_buf_0_6_fu_546_reg[6] ;
  output \right_border_buf_0_6_fu_546_reg[7] ;
  output \right_border_buf_0_9_fu_566_reg[0] ;
  output \right_border_buf_0_9_fu_566_reg[1] ;
  output \right_border_buf_0_9_fu_566_reg[2] ;
  output \right_border_buf_0_9_fu_566_reg[3] ;
  output \right_border_buf_0_9_fu_566_reg[4] ;
  output \right_border_buf_0_9_fu_566_reg[5] ;
  output \right_border_buf_0_9_fu_566_reg[6] ;
  output \right_border_buf_0_9_fu_566_reg[7] ;
  output \right_border_buf_0_12_fu_586_reg[0] ;
  output \right_border_buf_0_12_fu_586_reg[1] ;
  output \right_border_buf_0_12_fu_586_reg[2] ;
  output \right_border_buf_0_12_fu_586_reg[3] ;
  output \right_border_buf_0_12_fu_586_reg[4] ;
  output \right_border_buf_0_12_fu_586_reg[5] ;
  output \right_border_buf_0_12_fu_586_reg[6] ;
  output \right_border_buf_0_12_fu_586_reg[7] ;
  input m_0;
  input ap_block_pp0_stage0_subdone9_in;
  input ap_clk;
  input [7:0]D;
  input [7:0]Q;
  input [2:0]\right_border_buf_0_12_fu_586_reg[7]_0 ;
  input [7:0]\right_border_buf_0_s_fu_506_reg[7]_0 ;
  input [7:0]\right_border_buf_0_s_fu_506_reg[7]_1 ;
  input [7:0]\right_border_buf_0_3_fu_526_reg[7]_0 ;
  input [7:0]\right_border_buf_0_3_fu_526_reg[7]_1 ;
  input [7:0]\right_border_buf_0_3_fu_526_reg[7]_2 ;
  input [7:0]\right_border_buf_0_6_fu_546_reg[7]_0 ;
  input [7:0]\right_border_buf_0_6_fu_546_reg[7]_1 ;
  input [7:0]\right_border_buf_0_6_fu_546_reg[7]_2 ;
  input [7:0]\right_border_buf_0_9_fu_566_reg[7]_0 ;
  input [7:0]\right_border_buf_0_9_fu_566_reg[7]_1 ;
  input [7:0]\right_border_buf_0_9_fu_566_reg[7]_2 ;
  input [7:0]\right_border_buf_0_12_fu_586_reg[7]_1 ;
  input [7:0]\right_border_buf_0_12_fu_586_reg[7]_2 ;
  input [7:0]\right_border_buf_0_12_fu_586_reg[7]_3 ;

  wire [7:0]D;
  wire [17:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone9_in;
  wire ap_clk;
  wire m_0;
  wire m_n_87;
  wire \right_border_buf_0_12_fu_586_reg[0] ;
  wire \right_border_buf_0_12_fu_586_reg[1] ;
  wire \right_border_buf_0_12_fu_586_reg[2] ;
  wire \right_border_buf_0_12_fu_586_reg[3] ;
  wire \right_border_buf_0_12_fu_586_reg[4] ;
  wire \right_border_buf_0_12_fu_586_reg[5] ;
  wire \right_border_buf_0_12_fu_586_reg[6] ;
  wire \right_border_buf_0_12_fu_586_reg[7] ;
  wire [2:0]\right_border_buf_0_12_fu_586_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_12_fu_586_reg[7]_1 ;
  wire [7:0]\right_border_buf_0_12_fu_586_reg[7]_2 ;
  wire [7:0]\right_border_buf_0_12_fu_586_reg[7]_3 ;
  wire \right_border_buf_0_3_fu_526_reg[0] ;
  wire \right_border_buf_0_3_fu_526_reg[1] ;
  wire \right_border_buf_0_3_fu_526_reg[2] ;
  wire \right_border_buf_0_3_fu_526_reg[3] ;
  wire \right_border_buf_0_3_fu_526_reg[4] ;
  wire \right_border_buf_0_3_fu_526_reg[5] ;
  wire \right_border_buf_0_3_fu_526_reg[6] ;
  wire \right_border_buf_0_3_fu_526_reg[7] ;
  wire [7:0]\right_border_buf_0_3_fu_526_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_3_fu_526_reg[7]_1 ;
  wire [7:0]\right_border_buf_0_3_fu_526_reg[7]_2 ;
  wire \right_border_buf_0_6_fu_546_reg[0] ;
  wire \right_border_buf_0_6_fu_546_reg[1] ;
  wire \right_border_buf_0_6_fu_546_reg[2] ;
  wire \right_border_buf_0_6_fu_546_reg[3] ;
  wire \right_border_buf_0_6_fu_546_reg[4] ;
  wire \right_border_buf_0_6_fu_546_reg[5] ;
  wire \right_border_buf_0_6_fu_546_reg[6] ;
  wire \right_border_buf_0_6_fu_546_reg[7] ;
  wire [7:0]\right_border_buf_0_6_fu_546_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_6_fu_546_reg[7]_1 ;
  wire [7:0]\right_border_buf_0_6_fu_546_reg[7]_2 ;
  wire \right_border_buf_0_9_fu_566_reg[0] ;
  wire \right_border_buf_0_9_fu_566_reg[1] ;
  wire \right_border_buf_0_9_fu_566_reg[2] ;
  wire \right_border_buf_0_9_fu_566_reg[3] ;
  wire \right_border_buf_0_9_fu_566_reg[4] ;
  wire \right_border_buf_0_9_fu_566_reg[5] ;
  wire \right_border_buf_0_9_fu_566_reg[6] ;
  wire \right_border_buf_0_9_fu_566_reg[7] ;
  wire [7:0]\right_border_buf_0_9_fu_566_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_9_fu_566_reg[7]_1 ;
  wire [7:0]\right_border_buf_0_9_fu_566_reg[7]_2 ;
  wire \right_border_buf_0_s_fu_506_reg[0] ;
  wire \right_border_buf_0_s_fu_506_reg[1] ;
  wire \right_border_buf_0_s_fu_506_reg[2] ;
  wire \right_border_buf_0_s_fu_506_reg[3] ;
  wire \right_border_buf_0_s_fu_506_reg[4] ;
  wire \right_border_buf_0_s_fu_506_reg[5] ;
  wire \right_border_buf_0_s_fu_506_reg[6] ;
  wire \right_border_buf_0_s_fu_506_reg[7] ;
  wire [7:0]\right_border_buf_0_s_fu_506_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_s_fu_506_reg[7]_1 ;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(m_0),
        .CEA2(ap_block_pp0_stage0_subdone9_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:19],m_n_87,P}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_12_fu_586[0]_i_2 
       (.I0(\right_border_buf_0_12_fu_586_reg[7]_1 [0]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_12_fu_586_reg[7]_2 [0]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_12_fu_586_reg[7]_3 [0]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_12_fu_586_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_12_fu_586[1]_i_2 
       (.I0(\right_border_buf_0_12_fu_586_reg[7]_1 [1]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_12_fu_586_reg[7]_2 [1]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_12_fu_586_reg[7]_3 [1]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_12_fu_586_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_12_fu_586[2]_i_2 
       (.I0(\right_border_buf_0_12_fu_586_reg[7]_1 [2]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_12_fu_586_reg[7]_2 [2]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_12_fu_586_reg[7]_3 [2]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_12_fu_586_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_12_fu_586[3]_i_2 
       (.I0(\right_border_buf_0_12_fu_586_reg[7]_1 [3]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_12_fu_586_reg[7]_2 [3]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_12_fu_586_reg[7]_3 [3]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_12_fu_586_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_12_fu_586[4]_i_2 
       (.I0(\right_border_buf_0_12_fu_586_reg[7]_1 [4]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_12_fu_586_reg[7]_2 [4]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_12_fu_586_reg[7]_3 [4]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_12_fu_586_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_12_fu_586[5]_i_2 
       (.I0(\right_border_buf_0_12_fu_586_reg[7]_1 [5]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_12_fu_586_reg[7]_2 [5]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_12_fu_586_reg[7]_3 [5]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_12_fu_586_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_12_fu_586[6]_i_2 
       (.I0(\right_border_buf_0_12_fu_586_reg[7]_1 [6]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_12_fu_586_reg[7]_2 [6]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_12_fu_586_reg[7]_3 [6]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_12_fu_586_reg[6] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_12_fu_586[7]_i_2 
       (.I0(\right_border_buf_0_12_fu_586_reg[7]_1 [7]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_12_fu_586_reg[7]_2 [7]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_12_fu_586_reg[7]_3 [7]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_12_fu_586_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_3_fu_526[0]_i_2 
       (.I0(\right_border_buf_0_3_fu_526_reg[7]_0 [0]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_3_fu_526_reg[7]_1 [0]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_3_fu_526_reg[7]_2 [0]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_3_fu_526_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_3_fu_526[1]_i_2 
       (.I0(\right_border_buf_0_3_fu_526_reg[7]_0 [1]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_3_fu_526_reg[7]_1 [1]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_3_fu_526_reg[7]_2 [1]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_3_fu_526_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_3_fu_526[2]_i_2 
       (.I0(\right_border_buf_0_3_fu_526_reg[7]_0 [2]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_3_fu_526_reg[7]_1 [2]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_3_fu_526_reg[7]_2 [2]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_3_fu_526_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_3_fu_526[3]_i_2 
       (.I0(\right_border_buf_0_3_fu_526_reg[7]_0 [3]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_3_fu_526_reg[7]_1 [3]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_3_fu_526_reg[7]_2 [3]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_3_fu_526_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_3_fu_526[4]_i_2 
       (.I0(\right_border_buf_0_3_fu_526_reg[7]_0 [4]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_3_fu_526_reg[7]_1 [4]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_3_fu_526_reg[7]_2 [4]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_3_fu_526_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_3_fu_526[5]_i_2 
       (.I0(\right_border_buf_0_3_fu_526_reg[7]_0 [5]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_3_fu_526_reg[7]_1 [5]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_3_fu_526_reg[7]_2 [5]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_3_fu_526_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_3_fu_526[6]_i_2 
       (.I0(\right_border_buf_0_3_fu_526_reg[7]_0 [6]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_3_fu_526_reg[7]_1 [6]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_3_fu_526_reg[7]_2 [6]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_3_fu_526_reg[6] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_3_fu_526[7]_i_2 
       (.I0(\right_border_buf_0_3_fu_526_reg[7]_0 [7]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_3_fu_526_reg[7]_1 [7]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_3_fu_526_reg[7]_2 [7]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_3_fu_526_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_6_fu_546[0]_i_2 
       (.I0(\right_border_buf_0_6_fu_546_reg[7]_0 [0]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_6_fu_546_reg[7]_1 [0]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_6_fu_546_reg[7]_2 [0]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_6_fu_546_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_6_fu_546[1]_i_2 
       (.I0(\right_border_buf_0_6_fu_546_reg[7]_0 [1]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_6_fu_546_reg[7]_1 [1]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_6_fu_546_reg[7]_2 [1]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_6_fu_546_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_6_fu_546[2]_i_2 
       (.I0(\right_border_buf_0_6_fu_546_reg[7]_0 [2]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_6_fu_546_reg[7]_1 [2]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_6_fu_546_reg[7]_2 [2]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_6_fu_546_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_6_fu_546[3]_i_2 
       (.I0(\right_border_buf_0_6_fu_546_reg[7]_0 [3]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_6_fu_546_reg[7]_1 [3]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_6_fu_546_reg[7]_2 [3]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_6_fu_546_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_6_fu_546[4]_i_2 
       (.I0(\right_border_buf_0_6_fu_546_reg[7]_0 [4]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_6_fu_546_reg[7]_1 [4]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_6_fu_546_reg[7]_2 [4]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_6_fu_546_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_6_fu_546[5]_i_2 
       (.I0(\right_border_buf_0_6_fu_546_reg[7]_0 [5]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_6_fu_546_reg[7]_1 [5]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_6_fu_546_reg[7]_2 [5]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_6_fu_546_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_6_fu_546[6]_i_2 
       (.I0(\right_border_buf_0_6_fu_546_reg[7]_0 [6]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_6_fu_546_reg[7]_1 [6]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_6_fu_546_reg[7]_2 [6]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_6_fu_546_reg[6] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_6_fu_546[7]_i_2 
       (.I0(\right_border_buf_0_6_fu_546_reg[7]_0 [7]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_6_fu_546_reg[7]_1 [7]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_6_fu_546_reg[7]_2 [7]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_6_fu_546_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_9_fu_566[0]_i_2 
       (.I0(\right_border_buf_0_9_fu_566_reg[7]_0 [0]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_9_fu_566_reg[7]_1 [0]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_9_fu_566_reg[7]_2 [0]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_9_fu_566_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_9_fu_566[1]_i_2 
       (.I0(\right_border_buf_0_9_fu_566_reg[7]_0 [1]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_9_fu_566_reg[7]_1 [1]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_9_fu_566_reg[7]_2 [1]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_9_fu_566_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_9_fu_566[2]_i_2 
       (.I0(\right_border_buf_0_9_fu_566_reg[7]_0 [2]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_9_fu_566_reg[7]_1 [2]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_9_fu_566_reg[7]_2 [2]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_9_fu_566_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_9_fu_566[3]_i_2 
       (.I0(\right_border_buf_0_9_fu_566_reg[7]_0 [3]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_9_fu_566_reg[7]_1 [3]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_9_fu_566_reg[7]_2 [3]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_9_fu_566_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_9_fu_566[4]_i_2 
       (.I0(\right_border_buf_0_9_fu_566_reg[7]_0 [4]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_9_fu_566_reg[7]_1 [4]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_9_fu_566_reg[7]_2 [4]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_9_fu_566_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_9_fu_566[5]_i_2 
       (.I0(\right_border_buf_0_9_fu_566_reg[7]_0 [5]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_9_fu_566_reg[7]_1 [5]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_9_fu_566_reg[7]_2 [5]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_9_fu_566_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_9_fu_566[6]_i_2 
       (.I0(\right_border_buf_0_9_fu_566_reg[7]_0 [6]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_9_fu_566_reg[7]_1 [6]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_9_fu_566_reg[7]_2 [6]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_9_fu_566_reg[6] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_9_fu_566[7]_i_2 
       (.I0(\right_border_buf_0_9_fu_566_reg[7]_0 [7]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_9_fu_566_reg[7]_1 [7]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_9_fu_566_reg[7]_2 [7]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_9_fu_566_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_s_fu_506[0]_i_2 
       (.I0(Q[0]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_s_fu_506_reg[7]_0 [0]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_s_fu_506_reg[7]_1 [0]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_s_fu_506_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_s_fu_506[1]_i_2 
       (.I0(Q[1]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_s_fu_506_reg[7]_0 [1]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_s_fu_506_reg[7]_1 [1]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_s_fu_506_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_s_fu_506[2]_i_2 
       (.I0(Q[2]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_s_fu_506_reg[7]_0 [2]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_s_fu_506_reg[7]_1 [2]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_s_fu_506_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_s_fu_506[3]_i_2 
       (.I0(Q[3]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_s_fu_506_reg[7]_0 [3]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_s_fu_506_reg[7]_1 [3]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_s_fu_506_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_s_fu_506[4]_i_2 
       (.I0(Q[4]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_s_fu_506_reg[7]_0 [4]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_s_fu_506_reg[7]_1 [4]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_s_fu_506_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_s_fu_506[5]_i_2 
       (.I0(Q[5]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_s_fu_506_reg[7]_0 [5]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_s_fu_506_reg[7]_1 [5]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_s_fu_506_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_s_fu_506[6]_i_2 
       (.I0(Q[6]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_s_fu_506_reg[7]_0 [6]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_s_fu_506_reg[7]_1 [6]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_s_fu_506_reg[6] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \right_border_buf_0_s_fu_506[7]_i_3 
       (.I0(Q[7]),
        .I1(\right_border_buf_0_12_fu_586_reg[7]_0 [0]),
        .I2(\right_border_buf_0_s_fu_506_reg[7]_0 [7]),
        .I3(\right_border_buf_0_12_fu_586_reg[7]_0 [1]),
        .I4(\right_border_buf_0_s_fu_506_reg[7]_1 [7]),
        .I5(\right_border_buf_0_12_fu_586_reg[7]_0 [2]),
        .O(\right_border_buf_0_s_fu_506_reg[7] ));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulaxdS" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS
   (P,
    src_kernel_win_0_va_37_reg_57470,
    ap_block_pp0_stage0_subdone9_in,
    ap_clk,
    Q,
    p);
  output [18:0]P;
  input src_kernel_win_0_va_37_reg_57470;
  input ap_block_pp0_stage0_subdone9_in;
  input ap_clk;
  input [7:0]Q;
  input [17:0]p;

  wire [18:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone9_in;
  wire ap_clk;
  wire [17:0]p;
  wire src_kernel_win_0_va_37_reg_57470;

  cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS_DSP48_6_91 gaussian_mac_mulaxdS_DSP48_6_U
       (.P(P),
        .Q(Q),
        .ap_block_pp0_stage0_subdone9_in(ap_block_pp0_stage0_subdone9_in),
        .ap_clk(ap_clk),
        .p_0(p),
        .src_kernel_win_0_va_37_reg_57470(src_kernel_win_0_va_37_reg_57470));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulaxdS" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS_42
   (P,
    src_kernel_win_0_va_37_reg_57470,
    ap_block_pp0_stage0_subdone9_in,
    ap_clk,
    Q,
    p);
  output [18:0]P;
  input src_kernel_win_0_va_37_reg_57470;
  input ap_block_pp0_stage0_subdone9_in;
  input ap_clk;
  input [7:0]Q;
  input [17:0]p;

  wire [18:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone9_in;
  wire ap_clk;
  wire [17:0]p;
  wire src_kernel_win_0_va_37_reg_57470;

  cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS_DSP48_6_90 gaussian_mac_mulaxdS_DSP48_6_U
       (.P(P),
        .Q(Q),
        .ap_block_pp0_stage0_subdone9_in(ap_block_pp0_stage0_subdone9_in),
        .ap_clk(ap_clk),
        .p_0(p),
        .src_kernel_win_0_va_37_reg_57470(src_kernel_win_0_va_37_reg_57470));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulaxdS" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS_43
   (P,
    src_kernel_win_0_va_37_reg_57470,
    ap_block_pp0_stage0_subdone9_in,
    ap_clk,
    Q,
    p);
  output [18:0]P;
  input src_kernel_win_0_va_37_reg_57470;
  input ap_block_pp0_stage0_subdone9_in;
  input ap_clk;
  input [7:0]Q;
  input [17:0]p;

  wire [18:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone9_in;
  wire ap_clk;
  wire [17:0]p;
  wire src_kernel_win_0_va_37_reg_57470;

  cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS_DSP48_6 gaussian_mac_mulaxdS_DSP48_6_U
       (.P(P),
        .Q(Q),
        .ap_block_pp0_stage0_subdone9_in(ap_block_pp0_stage0_subdone9_in),
        .ap_clk(ap_clk),
        .p_0(p),
        .src_kernel_win_0_va_37_reg_57470(src_kernel_win_0_va_37_reg_57470));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulaxdS_DSP48_6" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS_DSP48_6
   (P,
    src_kernel_win_0_va_37_reg_57470,
    ap_block_pp0_stage0_subdone9_in,
    ap_clk,
    Q,
    p_0);
  output [18:0]P;
  input src_kernel_win_0_va_37_reg_57470;
  input ap_block_pp0_stage0_subdone9_in;
  input ap_clk;
  input [7:0]Q;
  input [17:0]p_0;

  wire [18:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone9_in;
  wire ap_clk;
  wire [17:0]p_0;
  wire src_kernel_win_0_va_37_reg_57470;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_37_reg_57470),
        .CEA2(ap_block_pp0_stage0_subdone9_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:19],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulaxdS_DSP48_6" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS_DSP48_6_90
   (P,
    src_kernel_win_0_va_37_reg_57470,
    ap_block_pp0_stage0_subdone9_in,
    ap_clk,
    Q,
    p_0);
  output [18:0]P;
  input src_kernel_win_0_va_37_reg_57470;
  input ap_block_pp0_stage0_subdone9_in;
  input ap_clk;
  input [7:0]Q;
  input [17:0]p_0;

  wire [18:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone9_in;
  wire ap_clk;
  wire [17:0]p_0;
  wire src_kernel_win_0_va_37_reg_57470;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_37_reg_57470),
        .CEA2(ap_block_pp0_stage0_subdone9_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:19],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulaxdS_DSP48_6" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS_DSP48_6_91
   (P,
    src_kernel_win_0_va_37_reg_57470,
    ap_block_pp0_stage0_subdone9_in,
    ap_clk,
    Q,
    p_0);
  output [18:0]P;
  input src_kernel_win_0_va_37_reg_57470;
  input ap_block_pp0_stage0_subdone9_in;
  input ap_clk;
  input [7:0]Q;
  input [17:0]p_0;

  wire [18:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone9_in;
  wire ap_clk;
  wire [17:0]p_0;
  wire src_kernel_win_0_va_37_reg_57470;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_37_reg_57470),
        .CEA2(ap_block_pp0_stage0_subdone9_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:19],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulayd2" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2
   (p_1_in,
    src_kernel_win_0_va_10_fu_3060,
    p_18_in,
    ap_clk,
    Q,
    P);
  output [20:0]p_1_in;
  input src_kernel_win_0_va_10_fu_3060;
  input p_18_in;
  input ap_clk;
  input [7:0]Q;
  input [19:0]P;

  wire [19:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire p_18_in;
  wire [20:0]p_1_in;
  wire src_kernel_win_0_va_10_fu_3060;

  cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2_DSP48_7_89 gaussian_mac_mulayd2_DSP48_7_U
       (.P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_18_in(p_18_in),
        .p_1_in(p_1_in),
        .src_kernel_win_0_va_10_fu_3060(src_kernel_win_0_va_10_fu_3060));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulayd2" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2_44
   (p_1_in,
    src_kernel_win_0_va_10_fu_3060,
    p_18_in,
    ap_clk,
    Q,
    P);
  output [20:0]p_1_in;
  input src_kernel_win_0_va_10_fu_3060;
  input p_18_in;
  input ap_clk;
  input [7:0]Q;
  input [19:0]P;

  wire [19:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire p_18_in;
  wire [20:0]p_1_in;
  wire src_kernel_win_0_va_10_fu_3060;

  cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2_DSP48_7_88 gaussian_mac_mulayd2_DSP48_7_U
       (.P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_18_in(p_18_in),
        .p_1_in(p_1_in),
        .src_kernel_win_0_va_10_fu_3060(src_kernel_win_0_va_10_fu_3060));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulayd2" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2_45
   (p_1_in,
    src_kernel_win_0_va_10_fu_3060,
    p_18_in,
    ap_clk,
    Q,
    P,
    exitcond389_i_reg_5464_pp0_iter3_reg,
    ap_enable_reg_pp0_iter4,
    p);
  output [20:0]p_1_in;
  output src_kernel_win_0_va_10_fu_3060;
  input p_18_in;
  input ap_clk;
  input [7:0]Q;
  input [19:0]P;
  input exitcond389_i_reg_5464_pp0_iter3_reg;
  input ap_enable_reg_pp0_iter4;
  input p;

  wire [19:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire exitcond389_i_reg_5464_pp0_iter3_reg;
  wire p;
  wire p_18_in;
  wire [20:0]p_1_in;
  wire src_kernel_win_0_va_10_fu_3060;

  cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2_DSP48_7 gaussian_mac_mulayd2_DSP48_7_U
       (.P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .exitcond389_i_reg_5464_pp0_iter3_reg(exitcond389_i_reg_5464_pp0_iter3_reg),
        .p_0(p),
        .p_18_in(p_18_in),
        .p_1_in(p_1_in),
        .src_kernel_win_0_va_10_fu_3060(src_kernel_win_0_va_10_fu_3060));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulayd2_DSP48_7" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2_DSP48_7
   (p_1_in,
    src_kernel_win_0_va_10_fu_3060,
    p_18_in,
    ap_clk,
    Q,
    P,
    exitcond389_i_reg_5464_pp0_iter3_reg,
    ap_enable_reg_pp0_iter4,
    p_0);
  output [20:0]p_1_in;
  output src_kernel_win_0_va_10_fu_3060;
  input p_18_in;
  input ap_clk;
  input [7:0]Q;
  input [19:0]P;
  input exitcond389_i_reg_5464_pp0_iter3_reg;
  input ap_enable_reg_pp0_iter4;
  input p_0;

  wire [19:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire exitcond389_i_reg_5464_pp0_iter3_reg;
  wire p_0;
  wire p_18_in;
  wire [20:0]p_1_in;
  wire src_kernel_win_0_va_10_fu_3060;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:21]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_10_fu_3060),
        .CEA2(p_18_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:21],p_1_in}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h04)) 
    \src_kernel_win_0_va_8_fu_298[7]_i_1 
       (.I0(exitcond389_i_reg_5464_pp0_iter3_reg),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(p_0),
        .O(src_kernel_win_0_va_10_fu_3060));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulayd2_DSP48_7" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2_DSP48_7_88
   (p_1_in,
    src_kernel_win_0_va_10_fu_3060,
    p_18_in,
    ap_clk,
    Q,
    P);
  output [20:0]p_1_in;
  input src_kernel_win_0_va_10_fu_3060;
  input p_18_in;
  input ap_clk;
  input [7:0]Q;
  input [19:0]P;

  wire [19:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire p_18_in;
  wire [20:0]p_1_in;
  wire src_kernel_win_0_va_10_fu_3060;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:21]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_10_fu_3060),
        .CEA2(p_18_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:21],p_1_in}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "gaussian_mac_mulayd2_DSP48_7" *) 
module cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2_DSP48_7_89
   (p_1_in,
    src_kernel_win_0_va_10_fu_3060,
    p_18_in,
    ap_clk,
    Q,
    P);
  output [20:0]p_1_in;
  input src_kernel_win_0_va_10_fu_3060;
  input p_18_in;
  input ap_clk;
  input [7:0]Q;
  input [19:0]P;

  wire [19:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire p_18_in;
  wire [20:0]p_1_in;
  wire src_kernel_win_0_va_10_fu_3060;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:21]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_10_fu_3060),
        .CEA2(p_18_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:21],p_1_in}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "gaussian_mux_53_8qcK" *) 
module cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK
   (mux_2_0,
    Q,
    DOBDO,
    \src_kernel_win_0_va_20_reg_5615_reg[0]_i_2_0 ,
    \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_0 ,
    \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1 ,
    \src_kernel_win_0_va_20_reg_5615_reg[0]_i_2_1 ,
    \src_kernel_win_0_va_20_reg_5615_reg[1]_i_2_0 ,
    \src_kernel_win_0_va_20_reg_5615_reg[1]_i_2_1 ,
    \src_kernel_win_0_va_20_reg_5615_reg[2]_i_2_0 ,
    \src_kernel_win_0_va_20_reg_5615_reg[2]_i_2_1 ,
    \src_kernel_win_0_va_20_reg_5615_reg[3]_i_2_0 ,
    \src_kernel_win_0_va_20_reg_5615_reg[3]_i_2_1 ,
    \src_kernel_win_0_va_20_reg_5615_reg[4]_i_2_0 ,
    \src_kernel_win_0_va_20_reg_5615_reg[4]_i_2_1 ,
    \src_kernel_win_0_va_20_reg_5615_reg[5]_i_2_0 ,
    \src_kernel_win_0_va_20_reg_5615_reg[5]_i_2_1 ,
    \src_kernel_win_0_va_20_reg_5615_reg[6]_i_2_0 ,
    \src_kernel_win_0_va_20_reg_5615_reg[6]_i_2_1 ,
    \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_2 ,
    \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_3 ,
    \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_4 ,
    \src_kernel_win_0_va_20_reg_5615_reg[0]_i_2_2 ,
    \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_5 ,
    \src_kernel_win_0_va_20_reg_5615_reg[0]_i_2_3 ,
    \src_kernel_win_0_va_20_reg_5615_reg[1]_i_2_2 ,
    \src_kernel_win_0_va_20_reg_5615_reg[1]_i_2_3 ,
    \src_kernel_win_0_va_20_reg_5615_reg[2]_i_2_2 ,
    \src_kernel_win_0_va_20_reg_5615_reg[2]_i_2_3 ,
    \src_kernel_win_0_va_20_reg_5615_reg[3]_i_2_2 ,
    \src_kernel_win_0_va_20_reg_5615_reg[3]_i_2_3 ,
    \src_kernel_win_0_va_20_reg_5615_reg[4]_i_2_2 ,
    \src_kernel_win_0_va_20_reg_5615_reg[4]_i_2_3 ,
    \src_kernel_win_0_va_20_reg_5615_reg[5]_i_2_2 ,
    \src_kernel_win_0_va_20_reg_5615_reg[5]_i_2_3 ,
    \src_kernel_win_0_va_20_reg_5615_reg[6]_i_2_2 ,
    \src_kernel_win_0_va_20_reg_5615_reg[6]_i_2_3 ,
    \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_6 ,
    \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_7 );
  output [7:0]mux_2_0;
  input [1:0]Q;
  input [7:0]DOBDO;
  input \src_kernel_win_0_va_20_reg_5615_reg[0]_i_2_0 ;
  input [7:0]\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_0 ;
  input \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1 ;
  input \src_kernel_win_0_va_20_reg_5615_reg[0]_i_2_1 ;
  input \src_kernel_win_0_va_20_reg_5615_reg[1]_i_2_0 ;
  input \src_kernel_win_0_va_20_reg_5615_reg[1]_i_2_1 ;
  input \src_kernel_win_0_va_20_reg_5615_reg[2]_i_2_0 ;
  input \src_kernel_win_0_va_20_reg_5615_reg[2]_i_2_1 ;
  input \src_kernel_win_0_va_20_reg_5615_reg[3]_i_2_0 ;
  input \src_kernel_win_0_va_20_reg_5615_reg[3]_i_2_1 ;
  input \src_kernel_win_0_va_20_reg_5615_reg[4]_i_2_0 ;
  input \src_kernel_win_0_va_20_reg_5615_reg[4]_i_2_1 ;
  input \src_kernel_win_0_va_20_reg_5615_reg[5]_i_2_0 ;
  input \src_kernel_win_0_va_20_reg_5615_reg[5]_i_2_1 ;
  input \src_kernel_win_0_va_20_reg_5615_reg[6]_i_2_0 ;
  input \src_kernel_win_0_va_20_reg_5615_reg[6]_i_2_1 ;
  input \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_2 ;
  input \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_3 ;
  input [7:0]\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_4 ;
  input \src_kernel_win_0_va_20_reg_5615_reg[0]_i_2_2 ;
  input [7:0]\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_5 ;
  input \src_kernel_win_0_va_20_reg_5615_reg[0]_i_2_3 ;
  input \src_kernel_win_0_va_20_reg_5615_reg[1]_i_2_2 ;
  input \src_kernel_win_0_va_20_reg_5615_reg[1]_i_2_3 ;
  input \src_kernel_win_0_va_20_reg_5615_reg[2]_i_2_2 ;
  input \src_kernel_win_0_va_20_reg_5615_reg[2]_i_2_3 ;
  input \src_kernel_win_0_va_20_reg_5615_reg[3]_i_2_2 ;
  input \src_kernel_win_0_va_20_reg_5615_reg[3]_i_2_3 ;
  input \src_kernel_win_0_va_20_reg_5615_reg[4]_i_2_2 ;
  input \src_kernel_win_0_va_20_reg_5615_reg[4]_i_2_3 ;
  input \src_kernel_win_0_va_20_reg_5615_reg[5]_i_2_2 ;
  input \src_kernel_win_0_va_20_reg_5615_reg[5]_i_2_3 ;
  input \src_kernel_win_0_va_20_reg_5615_reg[6]_i_2_2 ;
  input \src_kernel_win_0_va_20_reg_5615_reg[6]_i_2_3 ;
  input \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_6 ;
  input \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_7 ;

  wire [7:0]DOBDO;
  wire [1:0]Q;
  wire [7:0]mux_1_0__2;
  wire [7:0]mux_1_1__2;
  wire [7:0]mux_2_0;
  wire \src_kernel_win_0_va_20_reg_5615_reg[0]_i_2_0 ;
  wire \src_kernel_win_0_va_20_reg_5615_reg[0]_i_2_1 ;
  wire \src_kernel_win_0_va_20_reg_5615_reg[0]_i_2_2 ;
  wire \src_kernel_win_0_va_20_reg_5615_reg[0]_i_2_3 ;
  wire \src_kernel_win_0_va_20_reg_5615_reg[1]_i_2_0 ;
  wire \src_kernel_win_0_va_20_reg_5615_reg[1]_i_2_1 ;
  wire \src_kernel_win_0_va_20_reg_5615_reg[1]_i_2_2 ;
  wire \src_kernel_win_0_va_20_reg_5615_reg[1]_i_2_3 ;
  wire \src_kernel_win_0_va_20_reg_5615_reg[2]_i_2_0 ;
  wire \src_kernel_win_0_va_20_reg_5615_reg[2]_i_2_1 ;
  wire \src_kernel_win_0_va_20_reg_5615_reg[2]_i_2_2 ;
  wire \src_kernel_win_0_va_20_reg_5615_reg[2]_i_2_3 ;
  wire \src_kernel_win_0_va_20_reg_5615_reg[3]_i_2_0 ;
  wire \src_kernel_win_0_va_20_reg_5615_reg[3]_i_2_1 ;
  wire \src_kernel_win_0_va_20_reg_5615_reg[3]_i_2_2 ;
  wire \src_kernel_win_0_va_20_reg_5615_reg[3]_i_2_3 ;
  wire \src_kernel_win_0_va_20_reg_5615_reg[4]_i_2_0 ;
  wire \src_kernel_win_0_va_20_reg_5615_reg[4]_i_2_1 ;
  wire \src_kernel_win_0_va_20_reg_5615_reg[4]_i_2_2 ;
  wire \src_kernel_win_0_va_20_reg_5615_reg[4]_i_2_3 ;
  wire \src_kernel_win_0_va_20_reg_5615_reg[5]_i_2_0 ;
  wire \src_kernel_win_0_va_20_reg_5615_reg[5]_i_2_1 ;
  wire \src_kernel_win_0_va_20_reg_5615_reg[5]_i_2_2 ;
  wire \src_kernel_win_0_va_20_reg_5615_reg[5]_i_2_3 ;
  wire \src_kernel_win_0_va_20_reg_5615_reg[6]_i_2_0 ;
  wire \src_kernel_win_0_va_20_reg_5615_reg[6]_i_2_1 ;
  wire \src_kernel_win_0_va_20_reg_5615_reg[6]_i_2_2 ;
  wire \src_kernel_win_0_va_20_reg_5615_reg[6]_i_2_3 ;
  wire [7:0]\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_0 ;
  wire \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1 ;
  wire \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_2 ;
  wire \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_3 ;
  wire [7:0]\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_4 ;
  wire [7:0]\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_5 ;
  wire \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_6 ;
  wire \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_7 ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_20_reg_5615[0]_i_3 
       (.I0(DOBDO[0]),
        .I1(\src_kernel_win_0_va_20_reg_5615_reg[0]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_0 [0]),
        .I4(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_0_va_20_reg_5615_reg[0]_i_2_1 ),
        .O(mux_1_0__2[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_20_reg_5615[0]_i_4 
       (.I0(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_4 [0]),
        .I1(\src_kernel_win_0_va_20_reg_5615_reg[0]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_5 [0]),
        .I4(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_0_va_20_reg_5615_reg[0]_i_2_3 ),
        .O(mux_1_1__2[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_20_reg_5615[1]_i_3 
       (.I0(DOBDO[1]),
        .I1(\src_kernel_win_0_va_20_reg_5615_reg[1]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_0 [1]),
        .I4(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_0_va_20_reg_5615_reg[1]_i_2_1 ),
        .O(mux_1_0__2[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_20_reg_5615[1]_i_4 
       (.I0(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_4 [1]),
        .I1(\src_kernel_win_0_va_20_reg_5615_reg[1]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_5 [1]),
        .I4(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_0_va_20_reg_5615_reg[1]_i_2_3 ),
        .O(mux_1_1__2[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_20_reg_5615[2]_i_3 
       (.I0(DOBDO[2]),
        .I1(\src_kernel_win_0_va_20_reg_5615_reg[2]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_0 [2]),
        .I4(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_0_va_20_reg_5615_reg[2]_i_2_1 ),
        .O(mux_1_0__2[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_20_reg_5615[2]_i_4 
       (.I0(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_4 [2]),
        .I1(\src_kernel_win_0_va_20_reg_5615_reg[2]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_5 [2]),
        .I4(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_0_va_20_reg_5615_reg[2]_i_2_3 ),
        .O(mux_1_1__2[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_20_reg_5615[3]_i_3 
       (.I0(DOBDO[3]),
        .I1(\src_kernel_win_0_va_20_reg_5615_reg[3]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_0 [3]),
        .I4(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_0_va_20_reg_5615_reg[3]_i_2_1 ),
        .O(mux_1_0__2[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_20_reg_5615[3]_i_4 
       (.I0(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_4 [3]),
        .I1(\src_kernel_win_0_va_20_reg_5615_reg[3]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_5 [3]),
        .I4(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_0_va_20_reg_5615_reg[3]_i_2_3 ),
        .O(mux_1_1__2[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_20_reg_5615[4]_i_3 
       (.I0(DOBDO[4]),
        .I1(\src_kernel_win_0_va_20_reg_5615_reg[4]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_0 [4]),
        .I4(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_0_va_20_reg_5615_reg[4]_i_2_1 ),
        .O(mux_1_0__2[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_20_reg_5615[4]_i_4 
       (.I0(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_4 [4]),
        .I1(\src_kernel_win_0_va_20_reg_5615_reg[4]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_5 [4]),
        .I4(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_0_va_20_reg_5615_reg[4]_i_2_3 ),
        .O(mux_1_1__2[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_20_reg_5615[5]_i_3 
       (.I0(DOBDO[5]),
        .I1(\src_kernel_win_0_va_20_reg_5615_reg[5]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_0 [5]),
        .I4(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_0_va_20_reg_5615_reg[5]_i_2_1 ),
        .O(mux_1_0__2[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_20_reg_5615[5]_i_4 
       (.I0(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_4 [5]),
        .I1(\src_kernel_win_0_va_20_reg_5615_reg[5]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_5 [5]),
        .I4(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_0_va_20_reg_5615_reg[5]_i_2_3 ),
        .O(mux_1_1__2[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_20_reg_5615[6]_i_3 
       (.I0(DOBDO[6]),
        .I1(\src_kernel_win_0_va_20_reg_5615_reg[6]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_0 [6]),
        .I4(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_0_va_20_reg_5615_reg[6]_i_2_1 ),
        .O(mux_1_0__2[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_20_reg_5615[6]_i_4 
       (.I0(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_4 [6]),
        .I1(\src_kernel_win_0_va_20_reg_5615_reg[6]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_5 [6]),
        .I4(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_0_va_20_reg_5615_reg[6]_i_2_3 ),
        .O(mux_1_1__2[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_20_reg_5615[7]_i_3 
       (.I0(DOBDO[7]),
        .I1(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_0 [7]),
        .I4(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_3 ),
        .O(mux_1_0__2[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_20_reg_5615[7]_i_4 
       (.I0(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_4 [7]),
        .I1(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_6 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_5 [7]),
        .I4(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_7 ),
        .O(mux_1_1__2[7]));
  MUXF7 \src_kernel_win_0_va_20_reg_5615_reg[0]_i_2 
       (.I0(mux_1_0__2[0]),
        .I1(mux_1_1__2[0]),
        .O(mux_2_0[0]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_0_va_20_reg_5615_reg[1]_i_2 
       (.I0(mux_1_0__2[1]),
        .I1(mux_1_1__2[1]),
        .O(mux_2_0[1]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_0_va_20_reg_5615_reg[2]_i_2 
       (.I0(mux_1_0__2[2]),
        .I1(mux_1_1__2[2]),
        .O(mux_2_0[2]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_0_va_20_reg_5615_reg[3]_i_2 
       (.I0(mux_1_0__2[3]),
        .I1(mux_1_1__2[3]),
        .O(mux_2_0[3]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_0_va_20_reg_5615_reg[4]_i_2 
       (.I0(mux_1_0__2[4]),
        .I1(mux_1_1__2[4]),
        .O(mux_2_0[4]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_0_va_20_reg_5615_reg[5]_i_2 
       (.I0(mux_1_0__2[5]),
        .I1(mux_1_1__2[5]),
        .O(mux_2_0[5]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_0_va_20_reg_5615_reg[6]_i_2 
       (.I0(mux_1_0__2[6]),
        .I1(mux_1_1__2[6]),
        .O(mux_2_0[6]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2 
       (.I0(mux_1_0__2[7]),
        .I1(mux_1_1__2[7]),
        .O(mux_2_0[7]),
        .S(Q[1]));
endmodule

(* ORIG_REF_NAME = "gaussian_mux_53_8qcK" *) 
module cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_46
   (mux_2_0__2,
    Q,
    DOBDO,
    \src_kernel_win_0_va_21_reg_5621_reg[0]_i_2_0 ,
    \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_0 ,
    \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1 ,
    \src_kernel_win_0_va_21_reg_5621_reg[0]_i_2_1 ,
    \src_kernel_win_0_va_21_reg_5621_reg[1]_i_2_0 ,
    \src_kernel_win_0_va_21_reg_5621_reg[1]_i_2_1 ,
    \src_kernel_win_0_va_21_reg_5621_reg[2]_i_2_0 ,
    \src_kernel_win_0_va_21_reg_5621_reg[2]_i_2_1 ,
    \src_kernel_win_0_va_21_reg_5621_reg[3]_i_2_0 ,
    \src_kernel_win_0_va_21_reg_5621_reg[3]_i_2_1 ,
    \src_kernel_win_0_va_21_reg_5621_reg[4]_i_2_0 ,
    \src_kernel_win_0_va_21_reg_5621_reg[4]_i_2_1 ,
    \src_kernel_win_0_va_21_reg_5621_reg[5]_i_2_0 ,
    \src_kernel_win_0_va_21_reg_5621_reg[5]_i_2_1 ,
    \src_kernel_win_0_va_21_reg_5621_reg[6]_i_2_0 ,
    \src_kernel_win_0_va_21_reg_5621_reg[6]_i_2_1 ,
    \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_2 ,
    \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_3 ,
    \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_4 ,
    \src_kernel_win_0_va_21_reg_5621_reg[0]_i_2_2 ,
    \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_5 ,
    \src_kernel_win_0_va_21_reg_5621_reg[0]_i_2_3 ,
    \src_kernel_win_0_va_21_reg_5621_reg[1]_i_2_2 ,
    \src_kernel_win_0_va_21_reg_5621_reg[1]_i_2_3 ,
    \src_kernel_win_0_va_21_reg_5621_reg[2]_i_2_2 ,
    \src_kernel_win_0_va_21_reg_5621_reg[2]_i_2_3 ,
    \src_kernel_win_0_va_21_reg_5621_reg[3]_i_2_2 ,
    \src_kernel_win_0_va_21_reg_5621_reg[3]_i_2_3 ,
    \src_kernel_win_0_va_21_reg_5621_reg[4]_i_2_2 ,
    \src_kernel_win_0_va_21_reg_5621_reg[4]_i_2_3 ,
    \src_kernel_win_0_va_21_reg_5621_reg[5]_i_2_2 ,
    \src_kernel_win_0_va_21_reg_5621_reg[5]_i_2_3 ,
    \src_kernel_win_0_va_21_reg_5621_reg[6]_i_2_2 ,
    \src_kernel_win_0_va_21_reg_5621_reg[6]_i_2_3 ,
    \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_6 ,
    \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_7 );
  output [7:0]mux_2_0__2;
  input [1:0]Q;
  input [7:0]DOBDO;
  input \src_kernel_win_0_va_21_reg_5621_reg[0]_i_2_0 ;
  input [7:0]\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_0 ;
  input \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1 ;
  input \src_kernel_win_0_va_21_reg_5621_reg[0]_i_2_1 ;
  input \src_kernel_win_0_va_21_reg_5621_reg[1]_i_2_0 ;
  input \src_kernel_win_0_va_21_reg_5621_reg[1]_i_2_1 ;
  input \src_kernel_win_0_va_21_reg_5621_reg[2]_i_2_0 ;
  input \src_kernel_win_0_va_21_reg_5621_reg[2]_i_2_1 ;
  input \src_kernel_win_0_va_21_reg_5621_reg[3]_i_2_0 ;
  input \src_kernel_win_0_va_21_reg_5621_reg[3]_i_2_1 ;
  input \src_kernel_win_0_va_21_reg_5621_reg[4]_i_2_0 ;
  input \src_kernel_win_0_va_21_reg_5621_reg[4]_i_2_1 ;
  input \src_kernel_win_0_va_21_reg_5621_reg[5]_i_2_0 ;
  input \src_kernel_win_0_va_21_reg_5621_reg[5]_i_2_1 ;
  input \src_kernel_win_0_va_21_reg_5621_reg[6]_i_2_0 ;
  input \src_kernel_win_0_va_21_reg_5621_reg[6]_i_2_1 ;
  input \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_2 ;
  input \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_3 ;
  input [7:0]\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_4 ;
  input \src_kernel_win_0_va_21_reg_5621_reg[0]_i_2_2 ;
  input [7:0]\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_5 ;
  input \src_kernel_win_0_va_21_reg_5621_reg[0]_i_2_3 ;
  input \src_kernel_win_0_va_21_reg_5621_reg[1]_i_2_2 ;
  input \src_kernel_win_0_va_21_reg_5621_reg[1]_i_2_3 ;
  input \src_kernel_win_0_va_21_reg_5621_reg[2]_i_2_2 ;
  input \src_kernel_win_0_va_21_reg_5621_reg[2]_i_2_3 ;
  input \src_kernel_win_0_va_21_reg_5621_reg[3]_i_2_2 ;
  input \src_kernel_win_0_va_21_reg_5621_reg[3]_i_2_3 ;
  input \src_kernel_win_0_va_21_reg_5621_reg[4]_i_2_2 ;
  input \src_kernel_win_0_va_21_reg_5621_reg[4]_i_2_3 ;
  input \src_kernel_win_0_va_21_reg_5621_reg[5]_i_2_2 ;
  input \src_kernel_win_0_va_21_reg_5621_reg[5]_i_2_3 ;
  input \src_kernel_win_0_va_21_reg_5621_reg[6]_i_2_2 ;
  input \src_kernel_win_0_va_21_reg_5621_reg[6]_i_2_3 ;
  input \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_6 ;
  input \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_7 ;

  wire [7:0]DOBDO;
  wire [1:0]Q;
  wire [7:0]mux_1_0__3;
  wire [7:0]mux_1_1__3;
  wire [7:0]mux_2_0__2;
  wire \src_kernel_win_0_va_21_reg_5621_reg[0]_i_2_0 ;
  wire \src_kernel_win_0_va_21_reg_5621_reg[0]_i_2_1 ;
  wire \src_kernel_win_0_va_21_reg_5621_reg[0]_i_2_2 ;
  wire \src_kernel_win_0_va_21_reg_5621_reg[0]_i_2_3 ;
  wire \src_kernel_win_0_va_21_reg_5621_reg[1]_i_2_0 ;
  wire \src_kernel_win_0_va_21_reg_5621_reg[1]_i_2_1 ;
  wire \src_kernel_win_0_va_21_reg_5621_reg[1]_i_2_2 ;
  wire \src_kernel_win_0_va_21_reg_5621_reg[1]_i_2_3 ;
  wire \src_kernel_win_0_va_21_reg_5621_reg[2]_i_2_0 ;
  wire \src_kernel_win_0_va_21_reg_5621_reg[2]_i_2_1 ;
  wire \src_kernel_win_0_va_21_reg_5621_reg[2]_i_2_2 ;
  wire \src_kernel_win_0_va_21_reg_5621_reg[2]_i_2_3 ;
  wire \src_kernel_win_0_va_21_reg_5621_reg[3]_i_2_0 ;
  wire \src_kernel_win_0_va_21_reg_5621_reg[3]_i_2_1 ;
  wire \src_kernel_win_0_va_21_reg_5621_reg[3]_i_2_2 ;
  wire \src_kernel_win_0_va_21_reg_5621_reg[3]_i_2_3 ;
  wire \src_kernel_win_0_va_21_reg_5621_reg[4]_i_2_0 ;
  wire \src_kernel_win_0_va_21_reg_5621_reg[4]_i_2_1 ;
  wire \src_kernel_win_0_va_21_reg_5621_reg[4]_i_2_2 ;
  wire \src_kernel_win_0_va_21_reg_5621_reg[4]_i_2_3 ;
  wire \src_kernel_win_0_va_21_reg_5621_reg[5]_i_2_0 ;
  wire \src_kernel_win_0_va_21_reg_5621_reg[5]_i_2_1 ;
  wire \src_kernel_win_0_va_21_reg_5621_reg[5]_i_2_2 ;
  wire \src_kernel_win_0_va_21_reg_5621_reg[5]_i_2_3 ;
  wire \src_kernel_win_0_va_21_reg_5621_reg[6]_i_2_0 ;
  wire \src_kernel_win_0_va_21_reg_5621_reg[6]_i_2_1 ;
  wire \src_kernel_win_0_va_21_reg_5621_reg[6]_i_2_2 ;
  wire \src_kernel_win_0_va_21_reg_5621_reg[6]_i_2_3 ;
  wire [7:0]\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_0 ;
  wire \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1 ;
  wire \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_2 ;
  wire \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_3 ;
  wire [7:0]\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_4 ;
  wire [7:0]\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_5 ;
  wire \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_6 ;
  wire \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_7 ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_21_reg_5621[0]_i_3 
       (.I0(DOBDO[0]),
        .I1(\src_kernel_win_0_va_21_reg_5621_reg[0]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_0 [0]),
        .I4(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1 ),
        .I5(\src_kernel_win_0_va_21_reg_5621_reg[0]_i_2_1 ),
        .O(mux_1_0__3[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_21_reg_5621[0]_i_4 
       (.I0(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_4 [0]),
        .I1(\src_kernel_win_0_va_21_reg_5621_reg[0]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_5 [0]),
        .I4(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1 ),
        .I5(\src_kernel_win_0_va_21_reg_5621_reg[0]_i_2_3 ),
        .O(mux_1_1__3[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_21_reg_5621[1]_i_3 
       (.I0(DOBDO[1]),
        .I1(\src_kernel_win_0_va_21_reg_5621_reg[1]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_0 [1]),
        .I4(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1 ),
        .I5(\src_kernel_win_0_va_21_reg_5621_reg[1]_i_2_1 ),
        .O(mux_1_0__3[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_21_reg_5621[1]_i_4 
       (.I0(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_4 [1]),
        .I1(\src_kernel_win_0_va_21_reg_5621_reg[1]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_5 [1]),
        .I4(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1 ),
        .I5(\src_kernel_win_0_va_21_reg_5621_reg[1]_i_2_3 ),
        .O(mux_1_1__3[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_21_reg_5621[2]_i_3 
       (.I0(DOBDO[2]),
        .I1(\src_kernel_win_0_va_21_reg_5621_reg[2]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_0 [2]),
        .I4(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1 ),
        .I5(\src_kernel_win_0_va_21_reg_5621_reg[2]_i_2_1 ),
        .O(mux_1_0__3[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_21_reg_5621[2]_i_4 
       (.I0(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_4 [2]),
        .I1(\src_kernel_win_0_va_21_reg_5621_reg[2]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_5 [2]),
        .I4(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1 ),
        .I5(\src_kernel_win_0_va_21_reg_5621_reg[2]_i_2_3 ),
        .O(mux_1_1__3[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_21_reg_5621[3]_i_3 
       (.I0(DOBDO[3]),
        .I1(\src_kernel_win_0_va_21_reg_5621_reg[3]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_0 [3]),
        .I4(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1 ),
        .I5(\src_kernel_win_0_va_21_reg_5621_reg[3]_i_2_1 ),
        .O(mux_1_0__3[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_21_reg_5621[3]_i_4 
       (.I0(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_4 [3]),
        .I1(\src_kernel_win_0_va_21_reg_5621_reg[3]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_5 [3]),
        .I4(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1 ),
        .I5(\src_kernel_win_0_va_21_reg_5621_reg[3]_i_2_3 ),
        .O(mux_1_1__3[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_21_reg_5621[4]_i_3 
       (.I0(DOBDO[4]),
        .I1(\src_kernel_win_0_va_21_reg_5621_reg[4]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_0 [4]),
        .I4(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1 ),
        .I5(\src_kernel_win_0_va_21_reg_5621_reg[4]_i_2_1 ),
        .O(mux_1_0__3[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_21_reg_5621[4]_i_4 
       (.I0(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_4 [4]),
        .I1(\src_kernel_win_0_va_21_reg_5621_reg[4]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_5 [4]),
        .I4(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1 ),
        .I5(\src_kernel_win_0_va_21_reg_5621_reg[4]_i_2_3 ),
        .O(mux_1_1__3[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_21_reg_5621[5]_i_3 
       (.I0(DOBDO[5]),
        .I1(\src_kernel_win_0_va_21_reg_5621_reg[5]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_0 [5]),
        .I4(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1 ),
        .I5(\src_kernel_win_0_va_21_reg_5621_reg[5]_i_2_1 ),
        .O(mux_1_0__3[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_21_reg_5621[5]_i_4 
       (.I0(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_4 [5]),
        .I1(\src_kernel_win_0_va_21_reg_5621_reg[5]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_5 [5]),
        .I4(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1 ),
        .I5(\src_kernel_win_0_va_21_reg_5621_reg[5]_i_2_3 ),
        .O(mux_1_1__3[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_21_reg_5621[6]_i_3 
       (.I0(DOBDO[6]),
        .I1(\src_kernel_win_0_va_21_reg_5621_reg[6]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_0 [6]),
        .I4(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1 ),
        .I5(\src_kernel_win_0_va_21_reg_5621_reg[6]_i_2_1 ),
        .O(mux_1_0__3[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_21_reg_5621[6]_i_4 
       (.I0(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_4 [6]),
        .I1(\src_kernel_win_0_va_21_reg_5621_reg[6]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_5 [6]),
        .I4(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1 ),
        .I5(\src_kernel_win_0_va_21_reg_5621_reg[6]_i_2_3 ),
        .O(mux_1_1__3[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_21_reg_5621[7]_i_4 
       (.I0(DOBDO[7]),
        .I1(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_0 [7]),
        .I4(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1 ),
        .I5(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_3 ),
        .O(mux_1_0__3[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_21_reg_5621[7]_i_5 
       (.I0(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_4 [7]),
        .I1(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_6 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_5 [7]),
        .I4(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1 ),
        .I5(\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_7 ),
        .O(mux_1_1__3[7]));
  MUXF7 \src_kernel_win_0_va_21_reg_5621_reg[0]_i_2 
       (.I0(mux_1_0__3[0]),
        .I1(mux_1_1__3[0]),
        .O(mux_2_0__2[0]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_0_va_21_reg_5621_reg[1]_i_2 
       (.I0(mux_1_0__3[1]),
        .I1(mux_1_1__3[1]),
        .O(mux_2_0__2[1]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_0_va_21_reg_5621_reg[2]_i_2 
       (.I0(mux_1_0__3[2]),
        .I1(mux_1_1__3[2]),
        .O(mux_2_0__2[2]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_0_va_21_reg_5621_reg[3]_i_2 
       (.I0(mux_1_0__3[3]),
        .I1(mux_1_1__3[3]),
        .O(mux_2_0__2[3]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_0_va_21_reg_5621_reg[4]_i_2 
       (.I0(mux_1_0__3[4]),
        .I1(mux_1_1__3[4]),
        .O(mux_2_0__2[4]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_0_va_21_reg_5621_reg[5]_i_2 
       (.I0(mux_1_0__3[5]),
        .I1(mux_1_1__3[5]),
        .O(mux_2_0__2[5]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_0_va_21_reg_5621_reg[6]_i_2 
       (.I0(mux_1_0__3[6]),
        .I1(mux_1_1__3[6]),
        .O(mux_2_0__2[6]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3 
       (.I0(mux_1_0__3[7]),
        .I1(mux_1_1__3[7]),
        .O(mux_2_0__2[7]),
        .S(Q[1]));
endmodule

(* ORIG_REF_NAME = "gaussian_mux_53_8qcK" *) 
module cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_47
   (mux_2_0__1,
    Q,
    DOBDO,
    \src_kernel_win_0_va_22_reg_5627_reg[0]_i_2_0 ,
    \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_0 ,
    \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1 ,
    \src_kernel_win_0_va_22_reg_5627_reg[0]_i_2_1 ,
    \src_kernel_win_0_va_22_reg_5627_reg[1]_i_2_0 ,
    \src_kernel_win_0_va_22_reg_5627_reg[1]_i_2_1 ,
    \src_kernel_win_0_va_22_reg_5627_reg[2]_i_2_0 ,
    \src_kernel_win_0_va_22_reg_5627_reg[2]_i_2_1 ,
    \src_kernel_win_0_va_22_reg_5627_reg[3]_i_2_0 ,
    \src_kernel_win_0_va_22_reg_5627_reg[3]_i_2_1 ,
    \src_kernel_win_0_va_22_reg_5627_reg[4]_i_2_0 ,
    \src_kernel_win_0_va_22_reg_5627_reg[4]_i_2_1 ,
    \src_kernel_win_0_va_22_reg_5627_reg[5]_i_2_0 ,
    \src_kernel_win_0_va_22_reg_5627_reg[5]_i_2_1 ,
    \src_kernel_win_0_va_22_reg_5627_reg[6]_i_2_0 ,
    \src_kernel_win_0_va_22_reg_5627_reg[6]_i_2_1 ,
    \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_2 ,
    \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_3 ,
    \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_4 ,
    \src_kernel_win_0_va_22_reg_5627_reg[0]_i_2_2 ,
    \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_5 ,
    \src_kernel_win_0_va_22_reg_5627_reg[0]_i_2_3 ,
    \src_kernel_win_0_va_22_reg_5627_reg[1]_i_2_2 ,
    \src_kernel_win_0_va_22_reg_5627_reg[1]_i_2_3 ,
    \src_kernel_win_0_va_22_reg_5627_reg[2]_i_2_2 ,
    \src_kernel_win_0_va_22_reg_5627_reg[2]_i_2_3 ,
    \src_kernel_win_0_va_22_reg_5627_reg[3]_i_2_2 ,
    \src_kernel_win_0_va_22_reg_5627_reg[3]_i_2_3 ,
    \src_kernel_win_0_va_22_reg_5627_reg[4]_i_2_2 ,
    \src_kernel_win_0_va_22_reg_5627_reg[4]_i_2_3 ,
    \src_kernel_win_0_va_22_reg_5627_reg[5]_i_2_2 ,
    \src_kernel_win_0_va_22_reg_5627_reg[5]_i_2_3 ,
    \src_kernel_win_0_va_22_reg_5627_reg[6]_i_2_2 ,
    \src_kernel_win_0_va_22_reg_5627_reg[6]_i_2_3 ,
    \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_6 ,
    \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_7 );
  output [7:0]mux_2_0__1;
  input [1:0]Q;
  input [7:0]DOBDO;
  input \src_kernel_win_0_va_22_reg_5627_reg[0]_i_2_0 ;
  input [7:0]\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_0 ;
  input \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1 ;
  input \src_kernel_win_0_va_22_reg_5627_reg[0]_i_2_1 ;
  input \src_kernel_win_0_va_22_reg_5627_reg[1]_i_2_0 ;
  input \src_kernel_win_0_va_22_reg_5627_reg[1]_i_2_1 ;
  input \src_kernel_win_0_va_22_reg_5627_reg[2]_i_2_0 ;
  input \src_kernel_win_0_va_22_reg_5627_reg[2]_i_2_1 ;
  input \src_kernel_win_0_va_22_reg_5627_reg[3]_i_2_0 ;
  input \src_kernel_win_0_va_22_reg_5627_reg[3]_i_2_1 ;
  input \src_kernel_win_0_va_22_reg_5627_reg[4]_i_2_0 ;
  input \src_kernel_win_0_va_22_reg_5627_reg[4]_i_2_1 ;
  input \src_kernel_win_0_va_22_reg_5627_reg[5]_i_2_0 ;
  input \src_kernel_win_0_va_22_reg_5627_reg[5]_i_2_1 ;
  input \src_kernel_win_0_va_22_reg_5627_reg[6]_i_2_0 ;
  input \src_kernel_win_0_va_22_reg_5627_reg[6]_i_2_1 ;
  input \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_2 ;
  input \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_3 ;
  input [7:0]\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_4 ;
  input \src_kernel_win_0_va_22_reg_5627_reg[0]_i_2_2 ;
  input [7:0]\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_5 ;
  input \src_kernel_win_0_va_22_reg_5627_reg[0]_i_2_3 ;
  input \src_kernel_win_0_va_22_reg_5627_reg[1]_i_2_2 ;
  input \src_kernel_win_0_va_22_reg_5627_reg[1]_i_2_3 ;
  input \src_kernel_win_0_va_22_reg_5627_reg[2]_i_2_2 ;
  input \src_kernel_win_0_va_22_reg_5627_reg[2]_i_2_3 ;
  input \src_kernel_win_0_va_22_reg_5627_reg[3]_i_2_2 ;
  input \src_kernel_win_0_va_22_reg_5627_reg[3]_i_2_3 ;
  input \src_kernel_win_0_va_22_reg_5627_reg[4]_i_2_2 ;
  input \src_kernel_win_0_va_22_reg_5627_reg[4]_i_2_3 ;
  input \src_kernel_win_0_va_22_reg_5627_reg[5]_i_2_2 ;
  input \src_kernel_win_0_va_22_reg_5627_reg[5]_i_2_3 ;
  input \src_kernel_win_0_va_22_reg_5627_reg[6]_i_2_2 ;
  input \src_kernel_win_0_va_22_reg_5627_reg[6]_i_2_3 ;
  input \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_6 ;
  input \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_7 ;

  wire [7:0]DOBDO;
  wire [1:0]Q;
  wire [7:0]mux_1_0__4;
  wire [7:0]mux_1_1__4;
  wire [7:0]mux_2_0__1;
  wire \src_kernel_win_0_va_22_reg_5627_reg[0]_i_2_0 ;
  wire \src_kernel_win_0_va_22_reg_5627_reg[0]_i_2_1 ;
  wire \src_kernel_win_0_va_22_reg_5627_reg[0]_i_2_2 ;
  wire \src_kernel_win_0_va_22_reg_5627_reg[0]_i_2_3 ;
  wire \src_kernel_win_0_va_22_reg_5627_reg[1]_i_2_0 ;
  wire \src_kernel_win_0_va_22_reg_5627_reg[1]_i_2_1 ;
  wire \src_kernel_win_0_va_22_reg_5627_reg[1]_i_2_2 ;
  wire \src_kernel_win_0_va_22_reg_5627_reg[1]_i_2_3 ;
  wire \src_kernel_win_0_va_22_reg_5627_reg[2]_i_2_0 ;
  wire \src_kernel_win_0_va_22_reg_5627_reg[2]_i_2_1 ;
  wire \src_kernel_win_0_va_22_reg_5627_reg[2]_i_2_2 ;
  wire \src_kernel_win_0_va_22_reg_5627_reg[2]_i_2_3 ;
  wire \src_kernel_win_0_va_22_reg_5627_reg[3]_i_2_0 ;
  wire \src_kernel_win_0_va_22_reg_5627_reg[3]_i_2_1 ;
  wire \src_kernel_win_0_va_22_reg_5627_reg[3]_i_2_2 ;
  wire \src_kernel_win_0_va_22_reg_5627_reg[3]_i_2_3 ;
  wire \src_kernel_win_0_va_22_reg_5627_reg[4]_i_2_0 ;
  wire \src_kernel_win_0_va_22_reg_5627_reg[4]_i_2_1 ;
  wire \src_kernel_win_0_va_22_reg_5627_reg[4]_i_2_2 ;
  wire \src_kernel_win_0_va_22_reg_5627_reg[4]_i_2_3 ;
  wire \src_kernel_win_0_va_22_reg_5627_reg[5]_i_2_0 ;
  wire \src_kernel_win_0_va_22_reg_5627_reg[5]_i_2_1 ;
  wire \src_kernel_win_0_va_22_reg_5627_reg[5]_i_2_2 ;
  wire \src_kernel_win_0_va_22_reg_5627_reg[5]_i_2_3 ;
  wire \src_kernel_win_0_va_22_reg_5627_reg[6]_i_2_0 ;
  wire \src_kernel_win_0_va_22_reg_5627_reg[6]_i_2_1 ;
  wire \src_kernel_win_0_va_22_reg_5627_reg[6]_i_2_2 ;
  wire \src_kernel_win_0_va_22_reg_5627_reg[6]_i_2_3 ;
  wire [7:0]\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_0 ;
  wire \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1 ;
  wire \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_2 ;
  wire \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_3 ;
  wire [7:0]\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_4 ;
  wire [7:0]\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_5 ;
  wire \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_6 ;
  wire \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_7 ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_22_reg_5627[0]_i_3 
       (.I0(DOBDO[0]),
        .I1(\src_kernel_win_0_va_22_reg_5627_reg[0]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_0 [0]),
        .I4(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_0_va_22_reg_5627_reg[0]_i_2_1 ),
        .O(mux_1_0__4[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_22_reg_5627[0]_i_4 
       (.I0(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_4 [0]),
        .I1(\src_kernel_win_0_va_22_reg_5627_reg[0]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_5 [0]),
        .I4(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_0_va_22_reg_5627_reg[0]_i_2_3 ),
        .O(mux_1_1__4[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_22_reg_5627[1]_i_3 
       (.I0(DOBDO[1]),
        .I1(\src_kernel_win_0_va_22_reg_5627_reg[1]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_0 [1]),
        .I4(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_0_va_22_reg_5627_reg[1]_i_2_1 ),
        .O(mux_1_0__4[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_22_reg_5627[1]_i_4 
       (.I0(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_4 [1]),
        .I1(\src_kernel_win_0_va_22_reg_5627_reg[1]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_5 [1]),
        .I4(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_0_va_22_reg_5627_reg[1]_i_2_3 ),
        .O(mux_1_1__4[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_22_reg_5627[2]_i_3 
       (.I0(DOBDO[2]),
        .I1(\src_kernel_win_0_va_22_reg_5627_reg[2]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_0 [2]),
        .I4(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_0_va_22_reg_5627_reg[2]_i_2_1 ),
        .O(mux_1_0__4[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_22_reg_5627[2]_i_4 
       (.I0(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_4 [2]),
        .I1(\src_kernel_win_0_va_22_reg_5627_reg[2]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_5 [2]),
        .I4(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_0_va_22_reg_5627_reg[2]_i_2_3 ),
        .O(mux_1_1__4[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_22_reg_5627[3]_i_3 
       (.I0(DOBDO[3]),
        .I1(\src_kernel_win_0_va_22_reg_5627_reg[3]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_0 [3]),
        .I4(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_0_va_22_reg_5627_reg[3]_i_2_1 ),
        .O(mux_1_0__4[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_22_reg_5627[3]_i_4 
       (.I0(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_4 [3]),
        .I1(\src_kernel_win_0_va_22_reg_5627_reg[3]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_5 [3]),
        .I4(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_0_va_22_reg_5627_reg[3]_i_2_3 ),
        .O(mux_1_1__4[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_22_reg_5627[4]_i_3 
       (.I0(DOBDO[4]),
        .I1(\src_kernel_win_0_va_22_reg_5627_reg[4]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_0 [4]),
        .I4(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_0_va_22_reg_5627_reg[4]_i_2_1 ),
        .O(mux_1_0__4[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_22_reg_5627[4]_i_4 
       (.I0(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_4 [4]),
        .I1(\src_kernel_win_0_va_22_reg_5627_reg[4]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_5 [4]),
        .I4(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_0_va_22_reg_5627_reg[4]_i_2_3 ),
        .O(mux_1_1__4[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_22_reg_5627[5]_i_3 
       (.I0(DOBDO[5]),
        .I1(\src_kernel_win_0_va_22_reg_5627_reg[5]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_0 [5]),
        .I4(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_0_va_22_reg_5627_reg[5]_i_2_1 ),
        .O(mux_1_0__4[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_22_reg_5627[5]_i_4 
       (.I0(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_4 [5]),
        .I1(\src_kernel_win_0_va_22_reg_5627_reg[5]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_5 [5]),
        .I4(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_0_va_22_reg_5627_reg[5]_i_2_3 ),
        .O(mux_1_1__4[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_22_reg_5627[6]_i_3 
       (.I0(DOBDO[6]),
        .I1(\src_kernel_win_0_va_22_reg_5627_reg[6]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_0 [6]),
        .I4(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_0_va_22_reg_5627_reg[6]_i_2_1 ),
        .O(mux_1_0__4[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_22_reg_5627[6]_i_4 
       (.I0(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_4 [6]),
        .I1(\src_kernel_win_0_va_22_reg_5627_reg[6]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_5 [6]),
        .I4(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_0_va_22_reg_5627_reg[6]_i_2_3 ),
        .O(mux_1_1__4[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_22_reg_5627[7]_i_3 
       (.I0(DOBDO[7]),
        .I1(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_0 [7]),
        .I4(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_3 ),
        .O(mux_1_0__4[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_22_reg_5627[7]_i_4 
       (.I0(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_4 [7]),
        .I1(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_6 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_5 [7]),
        .I4(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_7 ),
        .O(mux_1_1__4[7]));
  MUXF7 \src_kernel_win_0_va_22_reg_5627_reg[0]_i_2 
       (.I0(mux_1_0__4[0]),
        .I1(mux_1_1__4[0]),
        .O(mux_2_0__1[0]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_0_va_22_reg_5627_reg[1]_i_2 
       (.I0(mux_1_0__4[1]),
        .I1(mux_1_1__4[1]),
        .O(mux_2_0__1[1]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_0_va_22_reg_5627_reg[2]_i_2 
       (.I0(mux_1_0__4[2]),
        .I1(mux_1_1__4[2]),
        .O(mux_2_0__1[2]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_0_va_22_reg_5627_reg[3]_i_2 
       (.I0(mux_1_0__4[3]),
        .I1(mux_1_1__4[3]),
        .O(mux_2_0__1[3]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_0_va_22_reg_5627_reg[4]_i_2 
       (.I0(mux_1_0__4[4]),
        .I1(mux_1_1__4[4]),
        .O(mux_2_0__1[4]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_0_va_22_reg_5627_reg[5]_i_2 
       (.I0(mux_1_0__4[5]),
        .I1(mux_1_1__4[5]),
        .O(mux_2_0__1[5]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_0_va_22_reg_5627_reg[6]_i_2 
       (.I0(mux_1_0__4[6]),
        .I1(mux_1_1__4[6]),
        .O(mux_2_0__1[6]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2 
       (.I0(mux_1_0__4[7]),
        .I1(mux_1_1__4[7]),
        .O(mux_2_0__1[7]),
        .S(Q[1]));
endmodule

(* ORIG_REF_NAME = "gaussian_mux_53_8qcK" *) 
module cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_48
   (mux_2_0__0,
    Q,
    DOBDO,
    m_i_16_0,
    m_i_9_0,
    m_i_9_1,
    m_i_16_1,
    m_i_15_0,
    m_i_15_1,
    m_i_14_0,
    m_i_14_1,
    m_i_13_0,
    m_i_13_1,
    m_i_12_0,
    m_i_12_1,
    m_i_11_0,
    m_i_11_1,
    m_i_10_0,
    m_i_10_1,
    m_i_9_2,
    m_i_9_3,
    m_i_9_4,
    m_i_16_2,
    m_i_9_5,
    m_i_16_3,
    m_i_15_2,
    m_i_15_3,
    m_i_14_2,
    m_i_14_3,
    m_i_13_2,
    m_i_13_3,
    m_i_12_2,
    m_i_12_3,
    m_i_11_2,
    m_i_11_3,
    m_i_10_2,
    m_i_10_3,
    m_i_9_6,
    m_i_9_7);
  output [7:0]mux_2_0__0;
  input [1:0]Q;
  input [7:0]DOBDO;
  input m_i_16_0;
  input [7:0]m_i_9_0;
  input m_i_9_1;
  input m_i_16_1;
  input m_i_15_0;
  input m_i_15_1;
  input m_i_14_0;
  input m_i_14_1;
  input m_i_13_0;
  input m_i_13_1;
  input m_i_12_0;
  input m_i_12_1;
  input m_i_11_0;
  input m_i_11_1;
  input m_i_10_0;
  input m_i_10_1;
  input m_i_9_2;
  input m_i_9_3;
  input [7:0]m_i_9_4;
  input m_i_16_2;
  input [7:0]m_i_9_5;
  input m_i_16_3;
  input m_i_15_2;
  input m_i_15_3;
  input m_i_14_2;
  input m_i_14_3;
  input m_i_13_2;
  input m_i_13_3;
  input m_i_12_2;
  input m_i_12_3;
  input m_i_11_2;
  input m_i_11_3;
  input m_i_10_2;
  input m_i_10_3;
  input m_i_9_6;
  input m_i_9_7;

  wire [7:0]DOBDO;
  wire [1:0]Q;
  wire m_i_10_0;
  wire m_i_10_1;
  wire m_i_10_2;
  wire m_i_10_3;
  wire m_i_11_0;
  wire m_i_11_1;
  wire m_i_11_2;
  wire m_i_11_3;
  wire m_i_12_0;
  wire m_i_12_1;
  wire m_i_12_2;
  wire m_i_12_3;
  wire m_i_13_0;
  wire m_i_13_1;
  wire m_i_13_2;
  wire m_i_13_3;
  wire m_i_14_0;
  wire m_i_14_1;
  wire m_i_14_2;
  wire m_i_14_3;
  wire m_i_15_0;
  wire m_i_15_1;
  wire m_i_15_2;
  wire m_i_15_3;
  wire m_i_16_0;
  wire m_i_16_1;
  wire m_i_16_2;
  wire m_i_16_3;
  wire [7:0]m_i_9_0;
  wire m_i_9_1;
  wire m_i_9_2;
  wire m_i_9_3;
  wire [7:0]m_i_9_4;
  wire [7:0]m_i_9_5;
  wire m_i_9_6;
  wire m_i_9_7;
  wire [7:0]mux_1_0__5;
  wire [7:0]mux_1_1__5;
  wire [7:0]mux_2_0__0;

  MUXF7 m_i_10
       (.I0(mux_1_0__5[6]),
        .I1(mux_1_1__5[6]),
        .O(mux_2_0__0[6]),
        .S(Q[1]));
  MUXF7 m_i_11
       (.I0(mux_1_0__5[5]),
        .I1(mux_1_1__5[5]),
        .O(mux_2_0__0[5]),
        .S(Q[1]));
  MUXF7 m_i_12
       (.I0(mux_1_0__5[4]),
        .I1(mux_1_1__5[4]),
        .O(mux_2_0__0[4]),
        .S(Q[1]));
  MUXF7 m_i_13
       (.I0(mux_1_0__5[3]),
        .I1(mux_1_1__5[3]),
        .O(mux_2_0__0[3]),
        .S(Q[1]));
  MUXF7 m_i_14
       (.I0(mux_1_0__5[2]),
        .I1(mux_1_1__5[2]),
        .O(mux_2_0__0[2]),
        .S(Q[1]));
  MUXF7 m_i_15
       (.I0(mux_1_0__5[1]),
        .I1(mux_1_1__5[1]),
        .O(mux_2_0__0[1]),
        .S(Q[1]));
  MUXF7 m_i_16
       (.I0(mux_1_0__5[0]),
        .I1(mux_1_1__5[0]),
        .O(mux_2_0__0[0]),
        .S(Q[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_17
       (.I0(DOBDO[7]),
        .I1(m_i_9_2),
        .I2(Q[0]),
        .I3(m_i_9_0[7]),
        .I4(m_i_9_1),
        .I5(m_i_9_3),
        .O(mux_1_0__5[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_18
       (.I0(m_i_9_4[7]),
        .I1(m_i_9_6),
        .I2(Q[0]),
        .I3(m_i_9_5[7]),
        .I4(m_i_9_1),
        .I5(m_i_9_7),
        .O(mux_1_1__5[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_19
       (.I0(DOBDO[6]),
        .I1(m_i_10_0),
        .I2(Q[0]),
        .I3(m_i_9_0[6]),
        .I4(m_i_9_1),
        .I5(m_i_10_1),
        .O(mux_1_0__5[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_20
       (.I0(m_i_9_4[6]),
        .I1(m_i_10_2),
        .I2(Q[0]),
        .I3(m_i_9_5[6]),
        .I4(m_i_9_1),
        .I5(m_i_10_3),
        .O(mux_1_1__5[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_21
       (.I0(DOBDO[5]),
        .I1(m_i_11_0),
        .I2(Q[0]),
        .I3(m_i_9_0[5]),
        .I4(m_i_9_1),
        .I5(m_i_11_1),
        .O(mux_1_0__5[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_22
       (.I0(m_i_9_4[5]),
        .I1(m_i_11_2),
        .I2(Q[0]),
        .I3(m_i_9_5[5]),
        .I4(m_i_9_1),
        .I5(m_i_11_3),
        .O(mux_1_1__5[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_23
       (.I0(DOBDO[4]),
        .I1(m_i_12_0),
        .I2(Q[0]),
        .I3(m_i_9_0[4]),
        .I4(m_i_9_1),
        .I5(m_i_12_1),
        .O(mux_1_0__5[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_24
       (.I0(m_i_9_4[4]),
        .I1(m_i_12_2),
        .I2(Q[0]),
        .I3(m_i_9_5[4]),
        .I4(m_i_9_1),
        .I5(m_i_12_3),
        .O(mux_1_1__5[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_25
       (.I0(DOBDO[3]),
        .I1(m_i_13_0),
        .I2(Q[0]),
        .I3(m_i_9_0[3]),
        .I4(m_i_9_1),
        .I5(m_i_13_1),
        .O(mux_1_0__5[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_26
       (.I0(m_i_9_4[3]),
        .I1(m_i_13_2),
        .I2(Q[0]),
        .I3(m_i_9_5[3]),
        .I4(m_i_9_1),
        .I5(m_i_13_3),
        .O(mux_1_1__5[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_27
       (.I0(DOBDO[2]),
        .I1(m_i_14_0),
        .I2(Q[0]),
        .I3(m_i_9_0[2]),
        .I4(m_i_9_1),
        .I5(m_i_14_1),
        .O(mux_1_0__5[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_28
       (.I0(m_i_9_4[2]),
        .I1(m_i_14_2),
        .I2(Q[0]),
        .I3(m_i_9_5[2]),
        .I4(m_i_9_1),
        .I5(m_i_14_3),
        .O(mux_1_1__5[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_29
       (.I0(DOBDO[1]),
        .I1(m_i_15_0),
        .I2(Q[0]),
        .I3(m_i_9_0[1]),
        .I4(m_i_9_1),
        .I5(m_i_15_1),
        .O(mux_1_0__5[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_30
       (.I0(m_i_9_4[1]),
        .I1(m_i_15_2),
        .I2(Q[0]),
        .I3(m_i_9_5[1]),
        .I4(m_i_9_1),
        .I5(m_i_15_3),
        .O(mux_1_1__5[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_31
       (.I0(DOBDO[0]),
        .I1(m_i_16_0),
        .I2(Q[0]),
        .I3(m_i_9_0[0]),
        .I4(m_i_9_1),
        .I5(m_i_16_1),
        .O(mux_1_0__5[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_32
       (.I0(m_i_9_4[0]),
        .I1(m_i_16_2),
        .I2(Q[0]),
        .I3(m_i_9_5[0]),
        .I4(m_i_9_1),
        .I5(m_i_16_3),
        .O(mux_1_1__5[0]));
  MUXF7 m_i_9
       (.I0(mux_1_0__5[7]),
        .I1(mux_1_1__5[7]),
        .O(mux_2_0__0[7]),
        .S(Q[1]));
endmodule

(* ORIG_REF_NAME = "gaussian_mux_53_8qcK" *) 
module cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_49
   (mux_1_0,
    mux_1_1,
    DOBDO,
    m,
    Q,
    m_0,
    m_1,
    m_2,
    m_3,
    m_4,
    m_5,
    m_6,
    m_7,
    m_8,
    m_9,
    m_10,
    m_11,
    m_12,
    m_13,
    m_14,
    m_15,
    m_16,
    m_17,
    m_18,
    m_19,
    m_20,
    m_21,
    m_22,
    m_23,
    m_24,
    m_25,
    m_26,
    m_27,
    m_28,
    m_29,
    m_30,
    m_31,
    m_32,
    m_33,
    m_34);
  output [7:0]mux_1_0;
  output [7:0]mux_1_1;
  input [7:0]DOBDO;
  input m;
  input [0:0]Q;
  input [7:0]m_0;
  input m_1;
  input m_2;
  input m_3;
  input m_4;
  input m_5;
  input m_6;
  input m_7;
  input m_8;
  input m_9;
  input m_10;
  input m_11;
  input m_12;
  input m_13;
  input m_14;
  input m_15;
  input m_16;
  input [7:0]m_17;
  input m_18;
  input [7:0]m_19;
  input m_20;
  input m_21;
  input m_22;
  input m_23;
  input m_24;
  input m_25;
  input m_26;
  input m_27;
  input m_28;
  input m_29;
  input m_30;
  input m_31;
  input m_32;
  input m_33;
  input m_34;

  wire [7:0]DOBDO;
  wire [0:0]Q;
  wire m;
  wire [7:0]m_0;
  wire m_1;
  wire m_10;
  wire m_11;
  wire m_12;
  wire m_13;
  wire m_14;
  wire m_15;
  wire m_16;
  wire [7:0]m_17;
  wire m_18;
  wire [7:0]m_19;
  wire m_2;
  wire m_20;
  wire m_21;
  wire m_22;
  wire m_23;
  wire m_24;
  wire m_25;
  wire m_26;
  wire m_27;
  wire m_28;
  wire m_29;
  wire m_3;
  wire m_30;
  wire m_31;
  wire m_32;
  wire m_33;
  wire m_34;
  wire m_4;
  wire m_5;
  wire m_6;
  wire m_7;
  wire m_8;
  wire m_9;
  wire [7:0]mux_1_0;
  wire [7:0]mux_1_1;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_10
       (.I0(DOBDO[7]),
        .I1(m_15),
        .I2(Q),
        .I3(m_0[7]),
        .I4(m_1),
        .I5(m_16),
        .O(mux_1_0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_11
       (.I0(m_17[6]),
        .I1(m_31),
        .I2(Q),
        .I3(m_19[6]),
        .I4(m_1),
        .I5(m_32),
        .O(mux_1_1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_12
       (.I0(DOBDO[6]),
        .I1(m_13),
        .I2(Q),
        .I3(m_0[6]),
        .I4(m_1),
        .I5(m_14),
        .O(mux_1_0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_13
       (.I0(m_17[5]),
        .I1(m_29),
        .I2(Q),
        .I3(m_19[5]),
        .I4(m_1),
        .I5(m_30),
        .O(mux_1_1[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_14
       (.I0(DOBDO[5]),
        .I1(m_11),
        .I2(Q),
        .I3(m_0[5]),
        .I4(m_1),
        .I5(m_12),
        .O(mux_1_0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_15
       (.I0(m_17[4]),
        .I1(m_27),
        .I2(Q),
        .I3(m_19[4]),
        .I4(m_1),
        .I5(m_28),
        .O(mux_1_1[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_16
       (.I0(DOBDO[4]),
        .I1(m_9),
        .I2(Q),
        .I3(m_0[4]),
        .I4(m_1),
        .I5(m_10),
        .O(mux_1_0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_17
       (.I0(m_17[3]),
        .I1(m_25),
        .I2(Q),
        .I3(m_19[3]),
        .I4(m_1),
        .I5(m_26),
        .O(mux_1_1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_18
       (.I0(DOBDO[3]),
        .I1(m_7),
        .I2(Q),
        .I3(m_0[3]),
        .I4(m_1),
        .I5(m_8),
        .O(mux_1_0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_19
       (.I0(m_17[2]),
        .I1(m_23),
        .I2(Q),
        .I3(m_19[2]),
        .I4(m_1),
        .I5(m_24),
        .O(mux_1_1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_20
       (.I0(DOBDO[2]),
        .I1(m_5),
        .I2(Q),
        .I3(m_0[2]),
        .I4(m_1),
        .I5(m_6),
        .O(mux_1_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_21
       (.I0(m_17[1]),
        .I1(m_21),
        .I2(Q),
        .I3(m_19[1]),
        .I4(m_1),
        .I5(m_22),
        .O(mux_1_1[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_22
       (.I0(DOBDO[1]),
        .I1(m_3),
        .I2(Q),
        .I3(m_0[1]),
        .I4(m_1),
        .I5(m_4),
        .O(mux_1_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_23
       (.I0(m_17[0]),
        .I1(m_18),
        .I2(Q),
        .I3(m_19[0]),
        .I4(m_1),
        .I5(m_20),
        .O(mux_1_1[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_24
       (.I0(DOBDO[0]),
        .I1(m),
        .I2(Q),
        .I3(m_0[0]),
        .I4(m_1),
        .I5(m_2),
        .O(mux_1_0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_9
       (.I0(m_17[7]),
        .I1(m_33),
        .I2(Q),
        .I3(m_19[7]),
        .I4(m_1),
        .I5(m_34),
        .O(mux_1_1[7]));
endmodule

(* ORIG_REF_NAME = "gaussian_mux_53_8qcK" *) 
module cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_50
   (mux_2_0__3,
    Q,
    DOBDO,
    \src_kernel_win_1_va_20_reg_5659_reg[0]_i_2_0 ,
    \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_0 ,
    \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1 ,
    \src_kernel_win_1_va_20_reg_5659_reg[0]_i_2_1 ,
    \src_kernel_win_1_va_20_reg_5659_reg[1]_i_2_0 ,
    \src_kernel_win_1_va_20_reg_5659_reg[1]_i_2_1 ,
    \src_kernel_win_1_va_20_reg_5659_reg[2]_i_2_0 ,
    \src_kernel_win_1_va_20_reg_5659_reg[2]_i_2_1 ,
    \src_kernel_win_1_va_20_reg_5659_reg[3]_i_2_0 ,
    \src_kernel_win_1_va_20_reg_5659_reg[3]_i_2_1 ,
    \src_kernel_win_1_va_20_reg_5659_reg[4]_i_2_0 ,
    \src_kernel_win_1_va_20_reg_5659_reg[4]_i_2_1 ,
    \src_kernel_win_1_va_20_reg_5659_reg[5]_i_2_0 ,
    \src_kernel_win_1_va_20_reg_5659_reg[5]_i_2_1 ,
    \src_kernel_win_1_va_20_reg_5659_reg[6]_i_2_0 ,
    \src_kernel_win_1_va_20_reg_5659_reg[6]_i_2_1 ,
    \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_2 ,
    \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_3 ,
    \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_4 ,
    \src_kernel_win_1_va_20_reg_5659_reg[0]_i_2_2 ,
    \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_5 ,
    \src_kernel_win_1_va_20_reg_5659_reg[0]_i_2_3 ,
    \src_kernel_win_1_va_20_reg_5659_reg[1]_i_2_2 ,
    \src_kernel_win_1_va_20_reg_5659_reg[1]_i_2_3 ,
    \src_kernel_win_1_va_20_reg_5659_reg[2]_i_2_2 ,
    \src_kernel_win_1_va_20_reg_5659_reg[2]_i_2_3 ,
    \src_kernel_win_1_va_20_reg_5659_reg[3]_i_2_2 ,
    \src_kernel_win_1_va_20_reg_5659_reg[3]_i_2_3 ,
    \src_kernel_win_1_va_20_reg_5659_reg[4]_i_2_2 ,
    \src_kernel_win_1_va_20_reg_5659_reg[4]_i_2_3 ,
    \src_kernel_win_1_va_20_reg_5659_reg[5]_i_2_2 ,
    \src_kernel_win_1_va_20_reg_5659_reg[5]_i_2_3 ,
    \src_kernel_win_1_va_20_reg_5659_reg[6]_i_2_2 ,
    \src_kernel_win_1_va_20_reg_5659_reg[6]_i_2_3 ,
    \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_6 ,
    \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_7 );
  output [7:0]mux_2_0__3;
  input [1:0]Q;
  input [7:0]DOBDO;
  input \src_kernel_win_1_va_20_reg_5659_reg[0]_i_2_0 ;
  input [7:0]\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_0 ;
  input \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1 ;
  input \src_kernel_win_1_va_20_reg_5659_reg[0]_i_2_1 ;
  input \src_kernel_win_1_va_20_reg_5659_reg[1]_i_2_0 ;
  input \src_kernel_win_1_va_20_reg_5659_reg[1]_i_2_1 ;
  input \src_kernel_win_1_va_20_reg_5659_reg[2]_i_2_0 ;
  input \src_kernel_win_1_va_20_reg_5659_reg[2]_i_2_1 ;
  input \src_kernel_win_1_va_20_reg_5659_reg[3]_i_2_0 ;
  input \src_kernel_win_1_va_20_reg_5659_reg[3]_i_2_1 ;
  input \src_kernel_win_1_va_20_reg_5659_reg[4]_i_2_0 ;
  input \src_kernel_win_1_va_20_reg_5659_reg[4]_i_2_1 ;
  input \src_kernel_win_1_va_20_reg_5659_reg[5]_i_2_0 ;
  input \src_kernel_win_1_va_20_reg_5659_reg[5]_i_2_1 ;
  input \src_kernel_win_1_va_20_reg_5659_reg[6]_i_2_0 ;
  input \src_kernel_win_1_va_20_reg_5659_reg[6]_i_2_1 ;
  input \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_2 ;
  input \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_3 ;
  input [7:0]\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_4 ;
  input \src_kernel_win_1_va_20_reg_5659_reg[0]_i_2_2 ;
  input [7:0]\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_5 ;
  input \src_kernel_win_1_va_20_reg_5659_reg[0]_i_2_3 ;
  input \src_kernel_win_1_va_20_reg_5659_reg[1]_i_2_2 ;
  input \src_kernel_win_1_va_20_reg_5659_reg[1]_i_2_3 ;
  input \src_kernel_win_1_va_20_reg_5659_reg[2]_i_2_2 ;
  input \src_kernel_win_1_va_20_reg_5659_reg[2]_i_2_3 ;
  input \src_kernel_win_1_va_20_reg_5659_reg[3]_i_2_2 ;
  input \src_kernel_win_1_va_20_reg_5659_reg[3]_i_2_3 ;
  input \src_kernel_win_1_va_20_reg_5659_reg[4]_i_2_2 ;
  input \src_kernel_win_1_va_20_reg_5659_reg[4]_i_2_3 ;
  input \src_kernel_win_1_va_20_reg_5659_reg[5]_i_2_2 ;
  input \src_kernel_win_1_va_20_reg_5659_reg[5]_i_2_3 ;
  input \src_kernel_win_1_va_20_reg_5659_reg[6]_i_2_2 ;
  input \src_kernel_win_1_va_20_reg_5659_reg[6]_i_2_3 ;
  input \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_6 ;
  input \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_7 ;

  wire [7:0]DOBDO;
  wire [1:0]Q;
  wire [7:0]mux_1_0__6;
  wire [7:0]mux_1_1__6;
  wire [7:0]mux_2_0__3;
  wire \src_kernel_win_1_va_20_reg_5659_reg[0]_i_2_0 ;
  wire \src_kernel_win_1_va_20_reg_5659_reg[0]_i_2_1 ;
  wire \src_kernel_win_1_va_20_reg_5659_reg[0]_i_2_2 ;
  wire \src_kernel_win_1_va_20_reg_5659_reg[0]_i_2_3 ;
  wire \src_kernel_win_1_va_20_reg_5659_reg[1]_i_2_0 ;
  wire \src_kernel_win_1_va_20_reg_5659_reg[1]_i_2_1 ;
  wire \src_kernel_win_1_va_20_reg_5659_reg[1]_i_2_2 ;
  wire \src_kernel_win_1_va_20_reg_5659_reg[1]_i_2_3 ;
  wire \src_kernel_win_1_va_20_reg_5659_reg[2]_i_2_0 ;
  wire \src_kernel_win_1_va_20_reg_5659_reg[2]_i_2_1 ;
  wire \src_kernel_win_1_va_20_reg_5659_reg[2]_i_2_2 ;
  wire \src_kernel_win_1_va_20_reg_5659_reg[2]_i_2_3 ;
  wire \src_kernel_win_1_va_20_reg_5659_reg[3]_i_2_0 ;
  wire \src_kernel_win_1_va_20_reg_5659_reg[3]_i_2_1 ;
  wire \src_kernel_win_1_va_20_reg_5659_reg[3]_i_2_2 ;
  wire \src_kernel_win_1_va_20_reg_5659_reg[3]_i_2_3 ;
  wire \src_kernel_win_1_va_20_reg_5659_reg[4]_i_2_0 ;
  wire \src_kernel_win_1_va_20_reg_5659_reg[4]_i_2_1 ;
  wire \src_kernel_win_1_va_20_reg_5659_reg[4]_i_2_2 ;
  wire \src_kernel_win_1_va_20_reg_5659_reg[4]_i_2_3 ;
  wire \src_kernel_win_1_va_20_reg_5659_reg[5]_i_2_0 ;
  wire \src_kernel_win_1_va_20_reg_5659_reg[5]_i_2_1 ;
  wire \src_kernel_win_1_va_20_reg_5659_reg[5]_i_2_2 ;
  wire \src_kernel_win_1_va_20_reg_5659_reg[5]_i_2_3 ;
  wire \src_kernel_win_1_va_20_reg_5659_reg[6]_i_2_0 ;
  wire \src_kernel_win_1_va_20_reg_5659_reg[6]_i_2_1 ;
  wire \src_kernel_win_1_va_20_reg_5659_reg[6]_i_2_2 ;
  wire \src_kernel_win_1_va_20_reg_5659_reg[6]_i_2_3 ;
  wire [7:0]\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_0 ;
  wire \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1 ;
  wire \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_2 ;
  wire \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_3 ;
  wire [7:0]\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_4 ;
  wire [7:0]\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_5 ;
  wire \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_6 ;
  wire \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_7 ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_20_reg_5659[0]_i_3 
       (.I0(DOBDO[0]),
        .I1(\src_kernel_win_1_va_20_reg_5659_reg[0]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_0 [0]),
        .I4(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_20_reg_5659_reg[0]_i_2_1 ),
        .O(mux_1_0__6[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_20_reg_5659[0]_i_4 
       (.I0(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_4 [0]),
        .I1(\src_kernel_win_1_va_20_reg_5659_reg[0]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_5 [0]),
        .I4(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_20_reg_5659_reg[0]_i_2_3 ),
        .O(mux_1_1__6[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_20_reg_5659[1]_i_3 
       (.I0(DOBDO[1]),
        .I1(\src_kernel_win_1_va_20_reg_5659_reg[1]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_0 [1]),
        .I4(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_20_reg_5659_reg[1]_i_2_1 ),
        .O(mux_1_0__6[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_20_reg_5659[1]_i_4 
       (.I0(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_4 [1]),
        .I1(\src_kernel_win_1_va_20_reg_5659_reg[1]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_5 [1]),
        .I4(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_20_reg_5659_reg[1]_i_2_3 ),
        .O(mux_1_1__6[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_20_reg_5659[2]_i_3 
       (.I0(DOBDO[2]),
        .I1(\src_kernel_win_1_va_20_reg_5659_reg[2]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_0 [2]),
        .I4(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_20_reg_5659_reg[2]_i_2_1 ),
        .O(mux_1_0__6[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_20_reg_5659[2]_i_4 
       (.I0(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_4 [2]),
        .I1(\src_kernel_win_1_va_20_reg_5659_reg[2]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_5 [2]),
        .I4(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_20_reg_5659_reg[2]_i_2_3 ),
        .O(mux_1_1__6[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_20_reg_5659[3]_i_3 
       (.I0(DOBDO[3]),
        .I1(\src_kernel_win_1_va_20_reg_5659_reg[3]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_0 [3]),
        .I4(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_20_reg_5659_reg[3]_i_2_1 ),
        .O(mux_1_0__6[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_20_reg_5659[3]_i_4 
       (.I0(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_4 [3]),
        .I1(\src_kernel_win_1_va_20_reg_5659_reg[3]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_5 [3]),
        .I4(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_20_reg_5659_reg[3]_i_2_3 ),
        .O(mux_1_1__6[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_20_reg_5659[4]_i_3 
       (.I0(DOBDO[4]),
        .I1(\src_kernel_win_1_va_20_reg_5659_reg[4]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_0 [4]),
        .I4(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_20_reg_5659_reg[4]_i_2_1 ),
        .O(mux_1_0__6[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_20_reg_5659[4]_i_4 
       (.I0(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_4 [4]),
        .I1(\src_kernel_win_1_va_20_reg_5659_reg[4]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_5 [4]),
        .I4(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_20_reg_5659_reg[4]_i_2_3 ),
        .O(mux_1_1__6[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_20_reg_5659[5]_i_3 
       (.I0(DOBDO[5]),
        .I1(\src_kernel_win_1_va_20_reg_5659_reg[5]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_0 [5]),
        .I4(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_20_reg_5659_reg[5]_i_2_1 ),
        .O(mux_1_0__6[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_20_reg_5659[5]_i_4 
       (.I0(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_4 [5]),
        .I1(\src_kernel_win_1_va_20_reg_5659_reg[5]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_5 [5]),
        .I4(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_20_reg_5659_reg[5]_i_2_3 ),
        .O(mux_1_1__6[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_20_reg_5659[6]_i_3 
       (.I0(DOBDO[6]),
        .I1(\src_kernel_win_1_va_20_reg_5659_reg[6]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_0 [6]),
        .I4(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_20_reg_5659_reg[6]_i_2_1 ),
        .O(mux_1_0__6[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_20_reg_5659[6]_i_4 
       (.I0(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_4 [6]),
        .I1(\src_kernel_win_1_va_20_reg_5659_reg[6]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_5 [6]),
        .I4(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_20_reg_5659_reg[6]_i_2_3 ),
        .O(mux_1_1__6[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_20_reg_5659[7]_i_3 
       (.I0(DOBDO[7]),
        .I1(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_0 [7]),
        .I4(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_3 ),
        .O(mux_1_0__6[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_20_reg_5659[7]_i_4 
       (.I0(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_4 [7]),
        .I1(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_6 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_5 [7]),
        .I4(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_7 ),
        .O(mux_1_1__6[7]));
  MUXF7 \src_kernel_win_1_va_20_reg_5659_reg[0]_i_2 
       (.I0(mux_1_0__6[0]),
        .I1(mux_1_1__6[0]),
        .O(mux_2_0__3[0]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_1_va_20_reg_5659_reg[1]_i_2 
       (.I0(mux_1_0__6[1]),
        .I1(mux_1_1__6[1]),
        .O(mux_2_0__3[1]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_1_va_20_reg_5659_reg[2]_i_2 
       (.I0(mux_1_0__6[2]),
        .I1(mux_1_1__6[2]),
        .O(mux_2_0__3[2]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_1_va_20_reg_5659_reg[3]_i_2 
       (.I0(mux_1_0__6[3]),
        .I1(mux_1_1__6[3]),
        .O(mux_2_0__3[3]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_1_va_20_reg_5659_reg[4]_i_2 
       (.I0(mux_1_0__6[4]),
        .I1(mux_1_1__6[4]),
        .O(mux_2_0__3[4]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_1_va_20_reg_5659_reg[5]_i_2 
       (.I0(mux_1_0__6[5]),
        .I1(mux_1_1__6[5]),
        .O(mux_2_0__3[5]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_1_va_20_reg_5659_reg[6]_i_2 
       (.I0(mux_1_0__6[6]),
        .I1(mux_1_1__6[6]),
        .O(mux_2_0__3[6]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2 
       (.I0(mux_1_0__6[7]),
        .I1(mux_1_1__6[7]),
        .O(mux_2_0__3[7]),
        .S(Q[1]));
endmodule

(* ORIG_REF_NAME = "gaussian_mux_53_8qcK" *) 
module cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_51
   (mux_2_0__6,
    Q,
    DOBDO,
    \src_kernel_win_1_va_21_reg_5665_reg[0]_i_2_0 ,
    \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_0 ,
    \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1 ,
    \src_kernel_win_1_va_21_reg_5665_reg[0]_i_2_1 ,
    \src_kernel_win_1_va_21_reg_5665_reg[1]_i_2_0 ,
    \src_kernel_win_1_va_21_reg_5665_reg[1]_i_2_1 ,
    \src_kernel_win_1_va_21_reg_5665_reg[2]_i_2_0 ,
    \src_kernel_win_1_va_21_reg_5665_reg[2]_i_2_1 ,
    \src_kernel_win_1_va_21_reg_5665_reg[3]_i_2_0 ,
    \src_kernel_win_1_va_21_reg_5665_reg[3]_i_2_1 ,
    \src_kernel_win_1_va_21_reg_5665_reg[4]_i_2_0 ,
    \src_kernel_win_1_va_21_reg_5665_reg[4]_i_2_1 ,
    \src_kernel_win_1_va_21_reg_5665_reg[5]_i_2_0 ,
    \src_kernel_win_1_va_21_reg_5665_reg[5]_i_2_1 ,
    \src_kernel_win_1_va_21_reg_5665_reg[6]_i_2_0 ,
    \src_kernel_win_1_va_21_reg_5665_reg[6]_i_2_1 ,
    \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_2 ,
    \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_3 ,
    \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_4 ,
    \src_kernel_win_1_va_21_reg_5665_reg[0]_i_2_2 ,
    \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_5 ,
    \src_kernel_win_1_va_21_reg_5665_reg[0]_i_2_3 ,
    \src_kernel_win_1_va_21_reg_5665_reg[1]_i_2_2 ,
    \src_kernel_win_1_va_21_reg_5665_reg[1]_i_2_3 ,
    \src_kernel_win_1_va_21_reg_5665_reg[2]_i_2_2 ,
    \src_kernel_win_1_va_21_reg_5665_reg[2]_i_2_3 ,
    \src_kernel_win_1_va_21_reg_5665_reg[3]_i_2_2 ,
    \src_kernel_win_1_va_21_reg_5665_reg[3]_i_2_3 ,
    \src_kernel_win_1_va_21_reg_5665_reg[4]_i_2_2 ,
    \src_kernel_win_1_va_21_reg_5665_reg[4]_i_2_3 ,
    \src_kernel_win_1_va_21_reg_5665_reg[5]_i_2_2 ,
    \src_kernel_win_1_va_21_reg_5665_reg[5]_i_2_3 ,
    \src_kernel_win_1_va_21_reg_5665_reg[6]_i_2_2 ,
    \src_kernel_win_1_va_21_reg_5665_reg[6]_i_2_3 ,
    \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_6 ,
    \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_7 );
  output [7:0]mux_2_0__6;
  input [1:0]Q;
  input [7:0]DOBDO;
  input \src_kernel_win_1_va_21_reg_5665_reg[0]_i_2_0 ;
  input [7:0]\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_0 ;
  input \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1 ;
  input \src_kernel_win_1_va_21_reg_5665_reg[0]_i_2_1 ;
  input \src_kernel_win_1_va_21_reg_5665_reg[1]_i_2_0 ;
  input \src_kernel_win_1_va_21_reg_5665_reg[1]_i_2_1 ;
  input \src_kernel_win_1_va_21_reg_5665_reg[2]_i_2_0 ;
  input \src_kernel_win_1_va_21_reg_5665_reg[2]_i_2_1 ;
  input \src_kernel_win_1_va_21_reg_5665_reg[3]_i_2_0 ;
  input \src_kernel_win_1_va_21_reg_5665_reg[3]_i_2_1 ;
  input \src_kernel_win_1_va_21_reg_5665_reg[4]_i_2_0 ;
  input \src_kernel_win_1_va_21_reg_5665_reg[4]_i_2_1 ;
  input \src_kernel_win_1_va_21_reg_5665_reg[5]_i_2_0 ;
  input \src_kernel_win_1_va_21_reg_5665_reg[5]_i_2_1 ;
  input \src_kernel_win_1_va_21_reg_5665_reg[6]_i_2_0 ;
  input \src_kernel_win_1_va_21_reg_5665_reg[6]_i_2_1 ;
  input \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_2 ;
  input \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_3 ;
  input [7:0]\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_4 ;
  input \src_kernel_win_1_va_21_reg_5665_reg[0]_i_2_2 ;
  input [7:0]\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_5 ;
  input \src_kernel_win_1_va_21_reg_5665_reg[0]_i_2_3 ;
  input \src_kernel_win_1_va_21_reg_5665_reg[1]_i_2_2 ;
  input \src_kernel_win_1_va_21_reg_5665_reg[1]_i_2_3 ;
  input \src_kernel_win_1_va_21_reg_5665_reg[2]_i_2_2 ;
  input \src_kernel_win_1_va_21_reg_5665_reg[2]_i_2_3 ;
  input \src_kernel_win_1_va_21_reg_5665_reg[3]_i_2_2 ;
  input \src_kernel_win_1_va_21_reg_5665_reg[3]_i_2_3 ;
  input \src_kernel_win_1_va_21_reg_5665_reg[4]_i_2_2 ;
  input \src_kernel_win_1_va_21_reg_5665_reg[4]_i_2_3 ;
  input \src_kernel_win_1_va_21_reg_5665_reg[5]_i_2_2 ;
  input \src_kernel_win_1_va_21_reg_5665_reg[5]_i_2_3 ;
  input \src_kernel_win_1_va_21_reg_5665_reg[6]_i_2_2 ;
  input \src_kernel_win_1_va_21_reg_5665_reg[6]_i_2_3 ;
  input \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_6 ;
  input \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_7 ;

  wire [7:0]DOBDO;
  wire [1:0]Q;
  wire [7:0]mux_1_0__7;
  wire [7:0]mux_1_1__7;
  wire [7:0]mux_2_0__6;
  wire \src_kernel_win_1_va_21_reg_5665_reg[0]_i_2_0 ;
  wire \src_kernel_win_1_va_21_reg_5665_reg[0]_i_2_1 ;
  wire \src_kernel_win_1_va_21_reg_5665_reg[0]_i_2_2 ;
  wire \src_kernel_win_1_va_21_reg_5665_reg[0]_i_2_3 ;
  wire \src_kernel_win_1_va_21_reg_5665_reg[1]_i_2_0 ;
  wire \src_kernel_win_1_va_21_reg_5665_reg[1]_i_2_1 ;
  wire \src_kernel_win_1_va_21_reg_5665_reg[1]_i_2_2 ;
  wire \src_kernel_win_1_va_21_reg_5665_reg[1]_i_2_3 ;
  wire \src_kernel_win_1_va_21_reg_5665_reg[2]_i_2_0 ;
  wire \src_kernel_win_1_va_21_reg_5665_reg[2]_i_2_1 ;
  wire \src_kernel_win_1_va_21_reg_5665_reg[2]_i_2_2 ;
  wire \src_kernel_win_1_va_21_reg_5665_reg[2]_i_2_3 ;
  wire \src_kernel_win_1_va_21_reg_5665_reg[3]_i_2_0 ;
  wire \src_kernel_win_1_va_21_reg_5665_reg[3]_i_2_1 ;
  wire \src_kernel_win_1_va_21_reg_5665_reg[3]_i_2_2 ;
  wire \src_kernel_win_1_va_21_reg_5665_reg[3]_i_2_3 ;
  wire \src_kernel_win_1_va_21_reg_5665_reg[4]_i_2_0 ;
  wire \src_kernel_win_1_va_21_reg_5665_reg[4]_i_2_1 ;
  wire \src_kernel_win_1_va_21_reg_5665_reg[4]_i_2_2 ;
  wire \src_kernel_win_1_va_21_reg_5665_reg[4]_i_2_3 ;
  wire \src_kernel_win_1_va_21_reg_5665_reg[5]_i_2_0 ;
  wire \src_kernel_win_1_va_21_reg_5665_reg[5]_i_2_1 ;
  wire \src_kernel_win_1_va_21_reg_5665_reg[5]_i_2_2 ;
  wire \src_kernel_win_1_va_21_reg_5665_reg[5]_i_2_3 ;
  wire \src_kernel_win_1_va_21_reg_5665_reg[6]_i_2_0 ;
  wire \src_kernel_win_1_va_21_reg_5665_reg[6]_i_2_1 ;
  wire \src_kernel_win_1_va_21_reg_5665_reg[6]_i_2_2 ;
  wire \src_kernel_win_1_va_21_reg_5665_reg[6]_i_2_3 ;
  wire [7:0]\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_0 ;
  wire \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1 ;
  wire \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_2 ;
  wire \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_3 ;
  wire [7:0]\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_4 ;
  wire [7:0]\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_5 ;
  wire \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_6 ;
  wire \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_7 ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_21_reg_5665[0]_i_3 
       (.I0(DOBDO[0]),
        .I1(\src_kernel_win_1_va_21_reg_5665_reg[0]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_0 [0]),
        .I4(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_21_reg_5665_reg[0]_i_2_1 ),
        .O(mux_1_0__7[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_21_reg_5665[0]_i_4 
       (.I0(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_4 [0]),
        .I1(\src_kernel_win_1_va_21_reg_5665_reg[0]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_5 [0]),
        .I4(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_21_reg_5665_reg[0]_i_2_3 ),
        .O(mux_1_1__7[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_21_reg_5665[1]_i_3 
       (.I0(DOBDO[1]),
        .I1(\src_kernel_win_1_va_21_reg_5665_reg[1]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_0 [1]),
        .I4(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_21_reg_5665_reg[1]_i_2_1 ),
        .O(mux_1_0__7[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_21_reg_5665[1]_i_4 
       (.I0(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_4 [1]),
        .I1(\src_kernel_win_1_va_21_reg_5665_reg[1]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_5 [1]),
        .I4(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_21_reg_5665_reg[1]_i_2_3 ),
        .O(mux_1_1__7[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_21_reg_5665[2]_i_3 
       (.I0(DOBDO[2]),
        .I1(\src_kernel_win_1_va_21_reg_5665_reg[2]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_0 [2]),
        .I4(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_21_reg_5665_reg[2]_i_2_1 ),
        .O(mux_1_0__7[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_21_reg_5665[2]_i_4 
       (.I0(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_4 [2]),
        .I1(\src_kernel_win_1_va_21_reg_5665_reg[2]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_5 [2]),
        .I4(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_21_reg_5665_reg[2]_i_2_3 ),
        .O(mux_1_1__7[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_21_reg_5665[3]_i_3 
       (.I0(DOBDO[3]),
        .I1(\src_kernel_win_1_va_21_reg_5665_reg[3]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_0 [3]),
        .I4(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_21_reg_5665_reg[3]_i_2_1 ),
        .O(mux_1_0__7[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_21_reg_5665[3]_i_4 
       (.I0(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_4 [3]),
        .I1(\src_kernel_win_1_va_21_reg_5665_reg[3]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_5 [3]),
        .I4(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_21_reg_5665_reg[3]_i_2_3 ),
        .O(mux_1_1__7[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_21_reg_5665[4]_i_3 
       (.I0(DOBDO[4]),
        .I1(\src_kernel_win_1_va_21_reg_5665_reg[4]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_0 [4]),
        .I4(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_21_reg_5665_reg[4]_i_2_1 ),
        .O(mux_1_0__7[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_21_reg_5665[4]_i_4 
       (.I0(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_4 [4]),
        .I1(\src_kernel_win_1_va_21_reg_5665_reg[4]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_5 [4]),
        .I4(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_21_reg_5665_reg[4]_i_2_3 ),
        .O(mux_1_1__7[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_21_reg_5665[5]_i_3 
       (.I0(DOBDO[5]),
        .I1(\src_kernel_win_1_va_21_reg_5665_reg[5]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_0 [5]),
        .I4(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_21_reg_5665_reg[5]_i_2_1 ),
        .O(mux_1_0__7[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_21_reg_5665[5]_i_4 
       (.I0(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_4 [5]),
        .I1(\src_kernel_win_1_va_21_reg_5665_reg[5]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_5 [5]),
        .I4(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_21_reg_5665_reg[5]_i_2_3 ),
        .O(mux_1_1__7[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_21_reg_5665[6]_i_3 
       (.I0(DOBDO[6]),
        .I1(\src_kernel_win_1_va_21_reg_5665_reg[6]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_0 [6]),
        .I4(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_21_reg_5665_reg[6]_i_2_1 ),
        .O(mux_1_0__7[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_21_reg_5665[6]_i_4 
       (.I0(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_4 [6]),
        .I1(\src_kernel_win_1_va_21_reg_5665_reg[6]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_5 [6]),
        .I4(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_21_reg_5665_reg[6]_i_2_3 ),
        .O(mux_1_1__7[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_21_reg_5665[7]_i_3 
       (.I0(DOBDO[7]),
        .I1(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_0 [7]),
        .I4(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_3 ),
        .O(mux_1_0__7[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_21_reg_5665[7]_i_4 
       (.I0(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_4 [7]),
        .I1(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_6 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_5 [7]),
        .I4(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_7 ),
        .O(mux_1_1__7[7]));
  MUXF7 \src_kernel_win_1_va_21_reg_5665_reg[0]_i_2 
       (.I0(mux_1_0__7[0]),
        .I1(mux_1_1__7[0]),
        .O(mux_2_0__6[0]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_1_va_21_reg_5665_reg[1]_i_2 
       (.I0(mux_1_0__7[1]),
        .I1(mux_1_1__7[1]),
        .O(mux_2_0__6[1]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_1_va_21_reg_5665_reg[2]_i_2 
       (.I0(mux_1_0__7[2]),
        .I1(mux_1_1__7[2]),
        .O(mux_2_0__6[2]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_1_va_21_reg_5665_reg[3]_i_2 
       (.I0(mux_1_0__7[3]),
        .I1(mux_1_1__7[3]),
        .O(mux_2_0__6[3]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_1_va_21_reg_5665_reg[4]_i_2 
       (.I0(mux_1_0__7[4]),
        .I1(mux_1_1__7[4]),
        .O(mux_2_0__6[4]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_1_va_21_reg_5665_reg[5]_i_2 
       (.I0(mux_1_0__7[5]),
        .I1(mux_1_1__7[5]),
        .O(mux_2_0__6[5]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_1_va_21_reg_5665_reg[6]_i_2 
       (.I0(mux_1_0__7[6]),
        .I1(mux_1_1__7[6]),
        .O(mux_2_0__6[6]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2 
       (.I0(mux_1_0__7[7]),
        .I1(mux_1_1__7[7]),
        .O(mux_2_0__6[7]),
        .S(Q[1]));
endmodule

(* ORIG_REF_NAME = "gaussian_mux_53_8qcK" *) 
module cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_52
   (mux_2_0__5,
    Q,
    DOBDO,
    \src_kernel_win_1_va_22_reg_5671_reg[0]_i_2_0 ,
    \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_0 ,
    \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1 ,
    \src_kernel_win_1_va_22_reg_5671_reg[0]_i_2_1 ,
    \src_kernel_win_1_va_22_reg_5671_reg[1]_i_2_0 ,
    \src_kernel_win_1_va_22_reg_5671_reg[1]_i_2_1 ,
    \src_kernel_win_1_va_22_reg_5671_reg[2]_i_2_0 ,
    \src_kernel_win_1_va_22_reg_5671_reg[2]_i_2_1 ,
    \src_kernel_win_1_va_22_reg_5671_reg[3]_i_2_0 ,
    \src_kernel_win_1_va_22_reg_5671_reg[3]_i_2_1 ,
    \src_kernel_win_1_va_22_reg_5671_reg[4]_i_2_0 ,
    \src_kernel_win_1_va_22_reg_5671_reg[4]_i_2_1 ,
    \src_kernel_win_1_va_22_reg_5671_reg[5]_i_2_0 ,
    \src_kernel_win_1_va_22_reg_5671_reg[5]_i_2_1 ,
    \src_kernel_win_1_va_22_reg_5671_reg[6]_i_2_0 ,
    \src_kernel_win_1_va_22_reg_5671_reg[6]_i_2_1 ,
    \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_2 ,
    \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_3 ,
    \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_4 ,
    \src_kernel_win_1_va_22_reg_5671_reg[0]_i_2_2 ,
    \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_5 ,
    \src_kernel_win_1_va_22_reg_5671_reg[0]_i_2_3 ,
    \src_kernel_win_1_va_22_reg_5671_reg[1]_i_2_2 ,
    \src_kernel_win_1_va_22_reg_5671_reg[1]_i_2_3 ,
    \src_kernel_win_1_va_22_reg_5671_reg[2]_i_2_2 ,
    \src_kernel_win_1_va_22_reg_5671_reg[2]_i_2_3 ,
    \src_kernel_win_1_va_22_reg_5671_reg[3]_i_2_2 ,
    \src_kernel_win_1_va_22_reg_5671_reg[3]_i_2_3 ,
    \src_kernel_win_1_va_22_reg_5671_reg[4]_i_2_2 ,
    \src_kernel_win_1_va_22_reg_5671_reg[4]_i_2_3 ,
    \src_kernel_win_1_va_22_reg_5671_reg[5]_i_2_2 ,
    \src_kernel_win_1_va_22_reg_5671_reg[5]_i_2_3 ,
    \src_kernel_win_1_va_22_reg_5671_reg[6]_i_2_2 ,
    \src_kernel_win_1_va_22_reg_5671_reg[6]_i_2_3 ,
    \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_6 ,
    \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_7 );
  output [7:0]mux_2_0__5;
  input [1:0]Q;
  input [7:0]DOBDO;
  input \src_kernel_win_1_va_22_reg_5671_reg[0]_i_2_0 ;
  input [7:0]\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_0 ;
  input \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1 ;
  input \src_kernel_win_1_va_22_reg_5671_reg[0]_i_2_1 ;
  input \src_kernel_win_1_va_22_reg_5671_reg[1]_i_2_0 ;
  input \src_kernel_win_1_va_22_reg_5671_reg[1]_i_2_1 ;
  input \src_kernel_win_1_va_22_reg_5671_reg[2]_i_2_0 ;
  input \src_kernel_win_1_va_22_reg_5671_reg[2]_i_2_1 ;
  input \src_kernel_win_1_va_22_reg_5671_reg[3]_i_2_0 ;
  input \src_kernel_win_1_va_22_reg_5671_reg[3]_i_2_1 ;
  input \src_kernel_win_1_va_22_reg_5671_reg[4]_i_2_0 ;
  input \src_kernel_win_1_va_22_reg_5671_reg[4]_i_2_1 ;
  input \src_kernel_win_1_va_22_reg_5671_reg[5]_i_2_0 ;
  input \src_kernel_win_1_va_22_reg_5671_reg[5]_i_2_1 ;
  input \src_kernel_win_1_va_22_reg_5671_reg[6]_i_2_0 ;
  input \src_kernel_win_1_va_22_reg_5671_reg[6]_i_2_1 ;
  input \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_2 ;
  input \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_3 ;
  input [7:0]\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_4 ;
  input \src_kernel_win_1_va_22_reg_5671_reg[0]_i_2_2 ;
  input [7:0]\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_5 ;
  input \src_kernel_win_1_va_22_reg_5671_reg[0]_i_2_3 ;
  input \src_kernel_win_1_va_22_reg_5671_reg[1]_i_2_2 ;
  input \src_kernel_win_1_va_22_reg_5671_reg[1]_i_2_3 ;
  input \src_kernel_win_1_va_22_reg_5671_reg[2]_i_2_2 ;
  input \src_kernel_win_1_va_22_reg_5671_reg[2]_i_2_3 ;
  input \src_kernel_win_1_va_22_reg_5671_reg[3]_i_2_2 ;
  input \src_kernel_win_1_va_22_reg_5671_reg[3]_i_2_3 ;
  input \src_kernel_win_1_va_22_reg_5671_reg[4]_i_2_2 ;
  input \src_kernel_win_1_va_22_reg_5671_reg[4]_i_2_3 ;
  input \src_kernel_win_1_va_22_reg_5671_reg[5]_i_2_2 ;
  input \src_kernel_win_1_va_22_reg_5671_reg[5]_i_2_3 ;
  input \src_kernel_win_1_va_22_reg_5671_reg[6]_i_2_2 ;
  input \src_kernel_win_1_va_22_reg_5671_reg[6]_i_2_3 ;
  input \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_6 ;
  input \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_7 ;

  wire [7:0]DOBDO;
  wire [1:0]Q;
  wire [7:0]mux_1_0__8;
  wire [7:0]mux_1_1__8;
  wire [7:0]mux_2_0__5;
  wire \src_kernel_win_1_va_22_reg_5671_reg[0]_i_2_0 ;
  wire \src_kernel_win_1_va_22_reg_5671_reg[0]_i_2_1 ;
  wire \src_kernel_win_1_va_22_reg_5671_reg[0]_i_2_2 ;
  wire \src_kernel_win_1_va_22_reg_5671_reg[0]_i_2_3 ;
  wire \src_kernel_win_1_va_22_reg_5671_reg[1]_i_2_0 ;
  wire \src_kernel_win_1_va_22_reg_5671_reg[1]_i_2_1 ;
  wire \src_kernel_win_1_va_22_reg_5671_reg[1]_i_2_2 ;
  wire \src_kernel_win_1_va_22_reg_5671_reg[1]_i_2_3 ;
  wire \src_kernel_win_1_va_22_reg_5671_reg[2]_i_2_0 ;
  wire \src_kernel_win_1_va_22_reg_5671_reg[2]_i_2_1 ;
  wire \src_kernel_win_1_va_22_reg_5671_reg[2]_i_2_2 ;
  wire \src_kernel_win_1_va_22_reg_5671_reg[2]_i_2_3 ;
  wire \src_kernel_win_1_va_22_reg_5671_reg[3]_i_2_0 ;
  wire \src_kernel_win_1_va_22_reg_5671_reg[3]_i_2_1 ;
  wire \src_kernel_win_1_va_22_reg_5671_reg[3]_i_2_2 ;
  wire \src_kernel_win_1_va_22_reg_5671_reg[3]_i_2_3 ;
  wire \src_kernel_win_1_va_22_reg_5671_reg[4]_i_2_0 ;
  wire \src_kernel_win_1_va_22_reg_5671_reg[4]_i_2_1 ;
  wire \src_kernel_win_1_va_22_reg_5671_reg[4]_i_2_2 ;
  wire \src_kernel_win_1_va_22_reg_5671_reg[4]_i_2_3 ;
  wire \src_kernel_win_1_va_22_reg_5671_reg[5]_i_2_0 ;
  wire \src_kernel_win_1_va_22_reg_5671_reg[5]_i_2_1 ;
  wire \src_kernel_win_1_va_22_reg_5671_reg[5]_i_2_2 ;
  wire \src_kernel_win_1_va_22_reg_5671_reg[5]_i_2_3 ;
  wire \src_kernel_win_1_va_22_reg_5671_reg[6]_i_2_0 ;
  wire \src_kernel_win_1_va_22_reg_5671_reg[6]_i_2_1 ;
  wire \src_kernel_win_1_va_22_reg_5671_reg[6]_i_2_2 ;
  wire \src_kernel_win_1_va_22_reg_5671_reg[6]_i_2_3 ;
  wire [7:0]\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_0 ;
  wire \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1 ;
  wire \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_2 ;
  wire \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_3 ;
  wire [7:0]\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_4 ;
  wire [7:0]\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_5 ;
  wire \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_6 ;
  wire \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_7 ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_22_reg_5671[0]_i_3 
       (.I0(DOBDO[0]),
        .I1(\src_kernel_win_1_va_22_reg_5671_reg[0]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_0 [0]),
        .I4(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_22_reg_5671_reg[0]_i_2_1 ),
        .O(mux_1_0__8[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_22_reg_5671[0]_i_4 
       (.I0(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_4 [0]),
        .I1(\src_kernel_win_1_va_22_reg_5671_reg[0]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_5 [0]),
        .I4(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_22_reg_5671_reg[0]_i_2_3 ),
        .O(mux_1_1__8[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_22_reg_5671[1]_i_3 
       (.I0(DOBDO[1]),
        .I1(\src_kernel_win_1_va_22_reg_5671_reg[1]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_0 [1]),
        .I4(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_22_reg_5671_reg[1]_i_2_1 ),
        .O(mux_1_0__8[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_22_reg_5671[1]_i_4 
       (.I0(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_4 [1]),
        .I1(\src_kernel_win_1_va_22_reg_5671_reg[1]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_5 [1]),
        .I4(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_22_reg_5671_reg[1]_i_2_3 ),
        .O(mux_1_1__8[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_22_reg_5671[2]_i_3 
       (.I0(DOBDO[2]),
        .I1(\src_kernel_win_1_va_22_reg_5671_reg[2]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_0 [2]),
        .I4(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_22_reg_5671_reg[2]_i_2_1 ),
        .O(mux_1_0__8[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_22_reg_5671[2]_i_4 
       (.I0(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_4 [2]),
        .I1(\src_kernel_win_1_va_22_reg_5671_reg[2]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_5 [2]),
        .I4(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_22_reg_5671_reg[2]_i_2_3 ),
        .O(mux_1_1__8[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_22_reg_5671[3]_i_3 
       (.I0(DOBDO[3]),
        .I1(\src_kernel_win_1_va_22_reg_5671_reg[3]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_0 [3]),
        .I4(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_22_reg_5671_reg[3]_i_2_1 ),
        .O(mux_1_0__8[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_22_reg_5671[3]_i_4 
       (.I0(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_4 [3]),
        .I1(\src_kernel_win_1_va_22_reg_5671_reg[3]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_5 [3]),
        .I4(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_22_reg_5671_reg[3]_i_2_3 ),
        .O(mux_1_1__8[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_22_reg_5671[4]_i_3 
       (.I0(DOBDO[4]),
        .I1(\src_kernel_win_1_va_22_reg_5671_reg[4]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_0 [4]),
        .I4(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_22_reg_5671_reg[4]_i_2_1 ),
        .O(mux_1_0__8[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_22_reg_5671[4]_i_4 
       (.I0(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_4 [4]),
        .I1(\src_kernel_win_1_va_22_reg_5671_reg[4]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_5 [4]),
        .I4(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_22_reg_5671_reg[4]_i_2_3 ),
        .O(mux_1_1__8[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_22_reg_5671[5]_i_3 
       (.I0(DOBDO[5]),
        .I1(\src_kernel_win_1_va_22_reg_5671_reg[5]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_0 [5]),
        .I4(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_22_reg_5671_reg[5]_i_2_1 ),
        .O(mux_1_0__8[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_22_reg_5671[5]_i_4 
       (.I0(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_4 [5]),
        .I1(\src_kernel_win_1_va_22_reg_5671_reg[5]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_5 [5]),
        .I4(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_22_reg_5671_reg[5]_i_2_3 ),
        .O(mux_1_1__8[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_22_reg_5671[6]_i_3 
       (.I0(DOBDO[6]),
        .I1(\src_kernel_win_1_va_22_reg_5671_reg[6]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_0 [6]),
        .I4(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_22_reg_5671_reg[6]_i_2_1 ),
        .O(mux_1_0__8[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_22_reg_5671[6]_i_4 
       (.I0(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_4 [6]),
        .I1(\src_kernel_win_1_va_22_reg_5671_reg[6]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_5 [6]),
        .I4(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_22_reg_5671_reg[6]_i_2_3 ),
        .O(mux_1_1__8[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_22_reg_5671[7]_i_3 
       (.I0(DOBDO[7]),
        .I1(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_0 [7]),
        .I4(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_3 ),
        .O(mux_1_0__8[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_1_va_22_reg_5671[7]_i_4 
       (.I0(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_4 [7]),
        .I1(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_6 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_5 [7]),
        .I4(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1 ),
        .I5(\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_7 ),
        .O(mux_1_1__8[7]));
  MUXF7 \src_kernel_win_1_va_22_reg_5671_reg[0]_i_2 
       (.I0(mux_1_0__8[0]),
        .I1(mux_1_1__8[0]),
        .O(mux_2_0__5[0]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_1_va_22_reg_5671_reg[1]_i_2 
       (.I0(mux_1_0__8[1]),
        .I1(mux_1_1__8[1]),
        .O(mux_2_0__5[1]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_1_va_22_reg_5671_reg[2]_i_2 
       (.I0(mux_1_0__8[2]),
        .I1(mux_1_1__8[2]),
        .O(mux_2_0__5[2]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_1_va_22_reg_5671_reg[3]_i_2 
       (.I0(mux_1_0__8[3]),
        .I1(mux_1_1__8[3]),
        .O(mux_2_0__5[3]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_1_va_22_reg_5671_reg[4]_i_2 
       (.I0(mux_1_0__8[4]),
        .I1(mux_1_1__8[4]),
        .O(mux_2_0__5[4]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_1_va_22_reg_5671_reg[5]_i_2 
       (.I0(mux_1_0__8[5]),
        .I1(mux_1_1__8[5]),
        .O(mux_2_0__5[5]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_1_va_22_reg_5671_reg[6]_i_2 
       (.I0(mux_1_0__8[6]),
        .I1(mux_1_1__8[6]),
        .O(mux_2_0__5[6]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2 
       (.I0(mux_1_0__8[7]),
        .I1(mux_1_1__8[7]),
        .O(mux_2_0__5[7]),
        .S(Q[1]));
endmodule

(* ORIG_REF_NAME = "gaussian_mux_53_8qcK" *) 
module cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_53
   (mux_2_0__4,
    Q,
    DOBDO,
    m_i_16_0,
    m_i_9_0,
    m_i_9_1,
    m_i_16_1,
    m_i_15_0,
    m_i_15_1,
    m_i_14_0,
    m_i_14_1,
    m_i_13_0,
    m_i_13_1,
    m_i_12_0,
    m_i_12_1,
    m_i_11_0,
    m_i_11_1,
    m_i_10_0,
    m_i_10_1,
    m_i_9_2,
    m_i_9_3,
    m_i_9_4,
    m_i_16_2,
    m_i_9_5,
    m_i_16_3,
    m_i_15_2,
    m_i_15_3,
    m_i_14_2,
    m_i_14_3,
    m_i_13_2,
    m_i_13_3,
    m_i_12_2,
    m_i_12_3,
    m_i_11_2,
    m_i_11_3,
    m_i_10_2,
    m_i_10_3,
    m_i_9_6,
    m_i_9_7);
  output [7:0]mux_2_0__4;
  input [1:0]Q;
  input [7:0]DOBDO;
  input m_i_16_0;
  input [7:0]m_i_9_0;
  input m_i_9_1;
  input m_i_16_1;
  input m_i_15_0;
  input m_i_15_1;
  input m_i_14_0;
  input m_i_14_1;
  input m_i_13_0;
  input m_i_13_1;
  input m_i_12_0;
  input m_i_12_1;
  input m_i_11_0;
  input m_i_11_1;
  input m_i_10_0;
  input m_i_10_1;
  input m_i_9_2;
  input m_i_9_3;
  input [7:0]m_i_9_4;
  input m_i_16_2;
  input [7:0]m_i_9_5;
  input m_i_16_3;
  input m_i_15_2;
  input m_i_15_3;
  input m_i_14_2;
  input m_i_14_3;
  input m_i_13_2;
  input m_i_13_3;
  input m_i_12_2;
  input m_i_12_3;
  input m_i_11_2;
  input m_i_11_3;
  input m_i_10_2;
  input m_i_10_3;
  input m_i_9_6;
  input m_i_9_7;

  wire [7:0]DOBDO;
  wire [1:0]Q;
  wire m_i_10_0;
  wire m_i_10_1;
  wire m_i_10_2;
  wire m_i_10_3;
  wire m_i_11_0;
  wire m_i_11_1;
  wire m_i_11_2;
  wire m_i_11_3;
  wire m_i_12_0;
  wire m_i_12_1;
  wire m_i_12_2;
  wire m_i_12_3;
  wire m_i_13_0;
  wire m_i_13_1;
  wire m_i_13_2;
  wire m_i_13_3;
  wire m_i_14_0;
  wire m_i_14_1;
  wire m_i_14_2;
  wire m_i_14_3;
  wire m_i_15_0;
  wire m_i_15_1;
  wire m_i_15_2;
  wire m_i_15_3;
  wire m_i_16_0;
  wire m_i_16_1;
  wire m_i_16_2;
  wire m_i_16_3;
  wire [7:0]m_i_9_0;
  wire m_i_9_1;
  wire m_i_9_2;
  wire m_i_9_3;
  wire [7:0]m_i_9_4;
  wire [7:0]m_i_9_5;
  wire m_i_9_6;
  wire m_i_9_7;
  wire [7:0]mux_1_0__9;
  wire [7:0]mux_1_1__9;
  wire [7:0]mux_2_0__4;

  MUXF7 m_i_10
       (.I0(mux_1_0__9[6]),
        .I1(mux_1_1__9[6]),
        .O(mux_2_0__4[6]),
        .S(Q[1]));
  MUXF7 m_i_11
       (.I0(mux_1_0__9[5]),
        .I1(mux_1_1__9[5]),
        .O(mux_2_0__4[5]),
        .S(Q[1]));
  MUXF7 m_i_12
       (.I0(mux_1_0__9[4]),
        .I1(mux_1_1__9[4]),
        .O(mux_2_0__4[4]),
        .S(Q[1]));
  MUXF7 m_i_13
       (.I0(mux_1_0__9[3]),
        .I1(mux_1_1__9[3]),
        .O(mux_2_0__4[3]),
        .S(Q[1]));
  MUXF7 m_i_14
       (.I0(mux_1_0__9[2]),
        .I1(mux_1_1__9[2]),
        .O(mux_2_0__4[2]),
        .S(Q[1]));
  MUXF7 m_i_15
       (.I0(mux_1_0__9[1]),
        .I1(mux_1_1__9[1]),
        .O(mux_2_0__4[1]),
        .S(Q[1]));
  MUXF7 m_i_16
       (.I0(mux_1_0__9[0]),
        .I1(mux_1_1__9[0]),
        .O(mux_2_0__4[0]),
        .S(Q[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_17
       (.I0(DOBDO[7]),
        .I1(m_i_9_2),
        .I2(Q[0]),
        .I3(m_i_9_0[7]),
        .I4(m_i_9_1),
        .I5(m_i_9_3),
        .O(mux_1_0__9[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_18
       (.I0(m_i_9_4[7]),
        .I1(m_i_9_6),
        .I2(Q[0]),
        .I3(m_i_9_5[7]),
        .I4(m_i_9_1),
        .I5(m_i_9_7),
        .O(mux_1_1__9[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_19
       (.I0(DOBDO[6]),
        .I1(m_i_10_0),
        .I2(Q[0]),
        .I3(m_i_9_0[6]),
        .I4(m_i_9_1),
        .I5(m_i_10_1),
        .O(mux_1_0__9[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_20
       (.I0(m_i_9_4[6]),
        .I1(m_i_10_2),
        .I2(Q[0]),
        .I3(m_i_9_5[6]),
        .I4(m_i_9_1),
        .I5(m_i_10_3),
        .O(mux_1_1__9[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_21
       (.I0(DOBDO[5]),
        .I1(m_i_11_0),
        .I2(Q[0]),
        .I3(m_i_9_0[5]),
        .I4(m_i_9_1),
        .I5(m_i_11_1),
        .O(mux_1_0__9[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_22
       (.I0(m_i_9_4[5]),
        .I1(m_i_11_2),
        .I2(Q[0]),
        .I3(m_i_9_5[5]),
        .I4(m_i_9_1),
        .I5(m_i_11_3),
        .O(mux_1_1__9[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_23
       (.I0(DOBDO[4]),
        .I1(m_i_12_0),
        .I2(Q[0]),
        .I3(m_i_9_0[4]),
        .I4(m_i_9_1),
        .I5(m_i_12_1),
        .O(mux_1_0__9[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_24
       (.I0(m_i_9_4[4]),
        .I1(m_i_12_2),
        .I2(Q[0]),
        .I3(m_i_9_5[4]),
        .I4(m_i_9_1),
        .I5(m_i_12_3),
        .O(mux_1_1__9[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_25
       (.I0(DOBDO[3]),
        .I1(m_i_13_0),
        .I2(Q[0]),
        .I3(m_i_9_0[3]),
        .I4(m_i_9_1),
        .I5(m_i_13_1),
        .O(mux_1_0__9[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_26
       (.I0(m_i_9_4[3]),
        .I1(m_i_13_2),
        .I2(Q[0]),
        .I3(m_i_9_5[3]),
        .I4(m_i_9_1),
        .I5(m_i_13_3),
        .O(mux_1_1__9[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_27
       (.I0(DOBDO[2]),
        .I1(m_i_14_0),
        .I2(Q[0]),
        .I3(m_i_9_0[2]),
        .I4(m_i_9_1),
        .I5(m_i_14_1),
        .O(mux_1_0__9[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_28
       (.I0(m_i_9_4[2]),
        .I1(m_i_14_2),
        .I2(Q[0]),
        .I3(m_i_9_5[2]),
        .I4(m_i_9_1),
        .I5(m_i_14_3),
        .O(mux_1_1__9[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_29
       (.I0(DOBDO[1]),
        .I1(m_i_15_0),
        .I2(Q[0]),
        .I3(m_i_9_0[1]),
        .I4(m_i_9_1),
        .I5(m_i_15_1),
        .O(mux_1_0__9[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_30
       (.I0(m_i_9_4[1]),
        .I1(m_i_15_2),
        .I2(Q[0]),
        .I3(m_i_9_5[1]),
        .I4(m_i_9_1),
        .I5(m_i_15_3),
        .O(mux_1_1__9[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_31
       (.I0(DOBDO[0]),
        .I1(m_i_16_0),
        .I2(Q[0]),
        .I3(m_i_9_0[0]),
        .I4(m_i_9_1),
        .I5(m_i_16_1),
        .O(mux_1_0__9[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_32
       (.I0(m_i_9_4[0]),
        .I1(m_i_16_2),
        .I2(Q[0]),
        .I3(m_i_9_5[0]),
        .I4(m_i_9_1),
        .I5(m_i_16_3),
        .O(mux_1_1__9[0]));
  MUXF7 m_i_9
       (.I0(mux_1_0__9[7]),
        .I1(mux_1_1__9[7]),
        .O(mux_2_0__4[7]),
        .S(Q[1]));
endmodule

(* ORIG_REF_NAME = "gaussian_mux_53_8qcK" *) 
module cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_54
   (mux_1_0__0,
    mux_1_1__0,
    DOBDO,
    m,
    Q,
    m_0,
    m_1,
    m_2,
    m_3,
    m_4,
    m_5,
    m_6,
    m_7,
    m_8,
    m_9,
    m_10,
    m_11,
    m_12,
    m_13,
    m_14,
    m_15,
    m_16,
    m_17,
    m_18,
    m_19,
    m_20,
    m_21,
    m_22,
    m_23,
    m_24,
    m_25,
    m_26,
    m_27,
    m_28,
    m_29,
    m_30,
    m_31,
    m_32,
    m_33,
    m_34);
  output [7:0]mux_1_0__0;
  output [7:0]mux_1_1__0;
  input [7:0]DOBDO;
  input m;
  input [0:0]Q;
  input [7:0]m_0;
  input m_1;
  input m_2;
  input m_3;
  input m_4;
  input m_5;
  input m_6;
  input m_7;
  input m_8;
  input m_9;
  input m_10;
  input m_11;
  input m_12;
  input m_13;
  input m_14;
  input m_15;
  input m_16;
  input [7:0]m_17;
  input m_18;
  input [7:0]m_19;
  input m_20;
  input m_21;
  input m_22;
  input m_23;
  input m_24;
  input m_25;
  input m_26;
  input m_27;
  input m_28;
  input m_29;
  input m_30;
  input m_31;
  input m_32;
  input m_33;
  input m_34;

  wire [7:0]DOBDO;
  wire [0:0]Q;
  wire m;
  wire [7:0]m_0;
  wire m_1;
  wire m_10;
  wire m_11;
  wire m_12;
  wire m_13;
  wire m_14;
  wire m_15;
  wire m_16;
  wire [7:0]m_17;
  wire m_18;
  wire [7:0]m_19;
  wire m_2;
  wire m_20;
  wire m_21;
  wire m_22;
  wire m_23;
  wire m_24;
  wire m_25;
  wire m_26;
  wire m_27;
  wire m_28;
  wire m_29;
  wire m_3;
  wire m_30;
  wire m_31;
  wire m_32;
  wire m_33;
  wire m_34;
  wire m_4;
  wire m_5;
  wire m_6;
  wire m_7;
  wire m_8;
  wire m_9;
  wire [7:0]mux_1_0__0;
  wire [7:0]mux_1_1__0;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_10
       (.I0(DOBDO[7]),
        .I1(m_15),
        .I2(Q),
        .I3(m_0[7]),
        .I4(m_1),
        .I5(m_16),
        .O(mux_1_0__0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_11
       (.I0(m_17[6]),
        .I1(m_31),
        .I2(Q),
        .I3(m_19[6]),
        .I4(m_1),
        .I5(m_32),
        .O(mux_1_1__0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_12
       (.I0(DOBDO[6]),
        .I1(m_13),
        .I2(Q),
        .I3(m_0[6]),
        .I4(m_1),
        .I5(m_14),
        .O(mux_1_0__0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_13
       (.I0(m_17[5]),
        .I1(m_29),
        .I2(Q),
        .I3(m_19[5]),
        .I4(m_1),
        .I5(m_30),
        .O(mux_1_1__0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_14
       (.I0(DOBDO[5]),
        .I1(m_11),
        .I2(Q),
        .I3(m_0[5]),
        .I4(m_1),
        .I5(m_12),
        .O(mux_1_0__0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_15
       (.I0(m_17[4]),
        .I1(m_27),
        .I2(Q),
        .I3(m_19[4]),
        .I4(m_1),
        .I5(m_28),
        .O(mux_1_1__0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_16
       (.I0(DOBDO[4]),
        .I1(m_9),
        .I2(Q),
        .I3(m_0[4]),
        .I4(m_1),
        .I5(m_10),
        .O(mux_1_0__0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_17
       (.I0(m_17[3]),
        .I1(m_25),
        .I2(Q),
        .I3(m_19[3]),
        .I4(m_1),
        .I5(m_26),
        .O(mux_1_1__0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_18
       (.I0(DOBDO[3]),
        .I1(m_7),
        .I2(Q),
        .I3(m_0[3]),
        .I4(m_1),
        .I5(m_8),
        .O(mux_1_0__0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_19
       (.I0(m_17[2]),
        .I1(m_23),
        .I2(Q),
        .I3(m_19[2]),
        .I4(m_1),
        .I5(m_24),
        .O(mux_1_1__0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_20
       (.I0(DOBDO[2]),
        .I1(m_5),
        .I2(Q),
        .I3(m_0[2]),
        .I4(m_1),
        .I5(m_6),
        .O(mux_1_0__0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_21
       (.I0(m_17[1]),
        .I1(m_21),
        .I2(Q),
        .I3(m_19[1]),
        .I4(m_1),
        .I5(m_22),
        .O(mux_1_1__0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_22
       (.I0(DOBDO[1]),
        .I1(m_3),
        .I2(Q),
        .I3(m_0[1]),
        .I4(m_1),
        .I5(m_4),
        .O(mux_1_0__0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_23
       (.I0(m_17[0]),
        .I1(m_18),
        .I2(Q),
        .I3(m_19[0]),
        .I4(m_1),
        .I5(m_20),
        .O(mux_1_1__0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_24
       (.I0(DOBDO[0]),
        .I1(m),
        .I2(Q),
        .I3(m_0[0]),
        .I4(m_1),
        .I5(m_2),
        .O(mux_1_0__0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_9
       (.I0(m_17[7]),
        .I1(m_33),
        .I2(Q),
        .I3(m_19[7]),
        .I4(m_1),
        .I5(m_34),
        .O(mux_1_1__0[7]));
endmodule

(* ORIG_REF_NAME = "gaussian_mux_53_8qcK" *) 
module cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_55
   (mux_2_0__7,
    Q,
    DOBDO,
    \src_kernel_win_2_va_35_reg_5703_reg[0]_i_2_0 ,
    \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_0 ,
    brmerge_reg_5483_pp0_iter1_reg,
    \src_kernel_win_2_va_35_reg_5703_reg[0]_i_2_1 ,
    \src_kernel_win_2_va_35_reg_5703_reg[1]_i_2_0 ,
    \src_kernel_win_2_va_35_reg_5703_reg[1]_i_2_1 ,
    \src_kernel_win_2_va_35_reg_5703_reg[2]_i_2_0 ,
    \src_kernel_win_2_va_35_reg_5703_reg[2]_i_2_1 ,
    \src_kernel_win_2_va_35_reg_5703_reg[3]_i_2_0 ,
    \src_kernel_win_2_va_35_reg_5703_reg[3]_i_2_1 ,
    \src_kernel_win_2_va_35_reg_5703_reg[4]_i_2_0 ,
    \src_kernel_win_2_va_35_reg_5703_reg[4]_i_2_1 ,
    \src_kernel_win_2_va_35_reg_5703_reg[5]_i_2_0 ,
    \src_kernel_win_2_va_35_reg_5703_reg[5]_i_2_1 ,
    \src_kernel_win_2_va_35_reg_5703_reg[6]_i_2_0 ,
    \src_kernel_win_2_va_35_reg_5703_reg[6]_i_2_1 ,
    \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_1 ,
    \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_2 ,
    \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_3 ,
    \src_kernel_win_2_va_35_reg_5703_reg[0]_i_2_2 ,
    \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_4 ,
    \src_kernel_win_2_va_35_reg_5703_reg[0]_i_2_3 ,
    \src_kernel_win_2_va_35_reg_5703_reg[1]_i_2_2 ,
    \src_kernel_win_2_va_35_reg_5703_reg[1]_i_2_3 ,
    \src_kernel_win_2_va_35_reg_5703_reg[2]_i_2_2 ,
    \src_kernel_win_2_va_35_reg_5703_reg[2]_i_2_3 ,
    \src_kernel_win_2_va_35_reg_5703_reg[3]_i_2_2 ,
    \src_kernel_win_2_va_35_reg_5703_reg[3]_i_2_3 ,
    \src_kernel_win_2_va_35_reg_5703_reg[4]_i_2_2 ,
    \src_kernel_win_2_va_35_reg_5703_reg[4]_i_2_3 ,
    \src_kernel_win_2_va_35_reg_5703_reg[5]_i_2_2 ,
    \src_kernel_win_2_va_35_reg_5703_reg[5]_i_2_3 ,
    \src_kernel_win_2_va_35_reg_5703_reg[6]_i_2_2 ,
    \src_kernel_win_2_va_35_reg_5703_reg[6]_i_2_3 ,
    \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_5 ,
    \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_6 );
  output [7:0]mux_2_0__7;
  input [1:0]Q;
  input [7:0]DOBDO;
  input \src_kernel_win_2_va_35_reg_5703_reg[0]_i_2_0 ;
  input [7:0]\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_0 ;
  input brmerge_reg_5483_pp0_iter1_reg;
  input \src_kernel_win_2_va_35_reg_5703_reg[0]_i_2_1 ;
  input \src_kernel_win_2_va_35_reg_5703_reg[1]_i_2_0 ;
  input \src_kernel_win_2_va_35_reg_5703_reg[1]_i_2_1 ;
  input \src_kernel_win_2_va_35_reg_5703_reg[2]_i_2_0 ;
  input \src_kernel_win_2_va_35_reg_5703_reg[2]_i_2_1 ;
  input \src_kernel_win_2_va_35_reg_5703_reg[3]_i_2_0 ;
  input \src_kernel_win_2_va_35_reg_5703_reg[3]_i_2_1 ;
  input \src_kernel_win_2_va_35_reg_5703_reg[4]_i_2_0 ;
  input \src_kernel_win_2_va_35_reg_5703_reg[4]_i_2_1 ;
  input \src_kernel_win_2_va_35_reg_5703_reg[5]_i_2_0 ;
  input \src_kernel_win_2_va_35_reg_5703_reg[5]_i_2_1 ;
  input \src_kernel_win_2_va_35_reg_5703_reg[6]_i_2_0 ;
  input \src_kernel_win_2_va_35_reg_5703_reg[6]_i_2_1 ;
  input \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_1 ;
  input \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_2 ;
  input [7:0]\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_3 ;
  input \src_kernel_win_2_va_35_reg_5703_reg[0]_i_2_2 ;
  input [7:0]\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_4 ;
  input \src_kernel_win_2_va_35_reg_5703_reg[0]_i_2_3 ;
  input \src_kernel_win_2_va_35_reg_5703_reg[1]_i_2_2 ;
  input \src_kernel_win_2_va_35_reg_5703_reg[1]_i_2_3 ;
  input \src_kernel_win_2_va_35_reg_5703_reg[2]_i_2_2 ;
  input \src_kernel_win_2_va_35_reg_5703_reg[2]_i_2_3 ;
  input \src_kernel_win_2_va_35_reg_5703_reg[3]_i_2_2 ;
  input \src_kernel_win_2_va_35_reg_5703_reg[3]_i_2_3 ;
  input \src_kernel_win_2_va_35_reg_5703_reg[4]_i_2_2 ;
  input \src_kernel_win_2_va_35_reg_5703_reg[4]_i_2_3 ;
  input \src_kernel_win_2_va_35_reg_5703_reg[5]_i_2_2 ;
  input \src_kernel_win_2_va_35_reg_5703_reg[5]_i_2_3 ;
  input \src_kernel_win_2_va_35_reg_5703_reg[6]_i_2_2 ;
  input \src_kernel_win_2_va_35_reg_5703_reg[6]_i_2_3 ;
  input \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_5 ;
  input \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_6 ;

  wire [7:0]DOBDO;
  wire [1:0]Q;
  wire brmerge_reg_5483_pp0_iter1_reg;
  wire [7:0]mux_1_0__10;
  wire [7:0]mux_1_1__10;
  wire [7:0]mux_2_0__7;
  wire \src_kernel_win_2_va_35_reg_5703_reg[0]_i_2_0 ;
  wire \src_kernel_win_2_va_35_reg_5703_reg[0]_i_2_1 ;
  wire \src_kernel_win_2_va_35_reg_5703_reg[0]_i_2_2 ;
  wire \src_kernel_win_2_va_35_reg_5703_reg[0]_i_2_3 ;
  wire \src_kernel_win_2_va_35_reg_5703_reg[1]_i_2_0 ;
  wire \src_kernel_win_2_va_35_reg_5703_reg[1]_i_2_1 ;
  wire \src_kernel_win_2_va_35_reg_5703_reg[1]_i_2_2 ;
  wire \src_kernel_win_2_va_35_reg_5703_reg[1]_i_2_3 ;
  wire \src_kernel_win_2_va_35_reg_5703_reg[2]_i_2_0 ;
  wire \src_kernel_win_2_va_35_reg_5703_reg[2]_i_2_1 ;
  wire \src_kernel_win_2_va_35_reg_5703_reg[2]_i_2_2 ;
  wire \src_kernel_win_2_va_35_reg_5703_reg[2]_i_2_3 ;
  wire \src_kernel_win_2_va_35_reg_5703_reg[3]_i_2_0 ;
  wire \src_kernel_win_2_va_35_reg_5703_reg[3]_i_2_1 ;
  wire \src_kernel_win_2_va_35_reg_5703_reg[3]_i_2_2 ;
  wire \src_kernel_win_2_va_35_reg_5703_reg[3]_i_2_3 ;
  wire \src_kernel_win_2_va_35_reg_5703_reg[4]_i_2_0 ;
  wire \src_kernel_win_2_va_35_reg_5703_reg[4]_i_2_1 ;
  wire \src_kernel_win_2_va_35_reg_5703_reg[4]_i_2_2 ;
  wire \src_kernel_win_2_va_35_reg_5703_reg[4]_i_2_3 ;
  wire \src_kernel_win_2_va_35_reg_5703_reg[5]_i_2_0 ;
  wire \src_kernel_win_2_va_35_reg_5703_reg[5]_i_2_1 ;
  wire \src_kernel_win_2_va_35_reg_5703_reg[5]_i_2_2 ;
  wire \src_kernel_win_2_va_35_reg_5703_reg[5]_i_2_3 ;
  wire \src_kernel_win_2_va_35_reg_5703_reg[6]_i_2_0 ;
  wire \src_kernel_win_2_va_35_reg_5703_reg[6]_i_2_1 ;
  wire \src_kernel_win_2_va_35_reg_5703_reg[6]_i_2_2 ;
  wire \src_kernel_win_2_va_35_reg_5703_reg[6]_i_2_3 ;
  wire [7:0]\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_0 ;
  wire \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_1 ;
  wire \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_2 ;
  wire [7:0]\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_3 ;
  wire [7:0]\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_4 ;
  wire \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_5 ;
  wire \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_6 ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_35_reg_5703[0]_i_3 
       (.I0(DOBDO[0]),
        .I1(\src_kernel_win_2_va_35_reg_5703_reg[0]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_0 [0]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_35_reg_5703_reg[0]_i_2_1 ),
        .O(mux_1_0__10[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_35_reg_5703[0]_i_4 
       (.I0(\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_3 [0]),
        .I1(\src_kernel_win_2_va_35_reg_5703_reg[0]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_4 [0]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_35_reg_5703_reg[0]_i_2_3 ),
        .O(mux_1_1__10[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_35_reg_5703[1]_i_3 
       (.I0(DOBDO[1]),
        .I1(\src_kernel_win_2_va_35_reg_5703_reg[1]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_0 [1]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_35_reg_5703_reg[1]_i_2_1 ),
        .O(mux_1_0__10[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_35_reg_5703[1]_i_4 
       (.I0(\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_3 [1]),
        .I1(\src_kernel_win_2_va_35_reg_5703_reg[1]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_4 [1]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_35_reg_5703_reg[1]_i_2_3 ),
        .O(mux_1_1__10[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_35_reg_5703[2]_i_3 
       (.I0(DOBDO[2]),
        .I1(\src_kernel_win_2_va_35_reg_5703_reg[2]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_0 [2]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_35_reg_5703_reg[2]_i_2_1 ),
        .O(mux_1_0__10[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_35_reg_5703[2]_i_4 
       (.I0(\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_3 [2]),
        .I1(\src_kernel_win_2_va_35_reg_5703_reg[2]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_4 [2]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_35_reg_5703_reg[2]_i_2_3 ),
        .O(mux_1_1__10[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_35_reg_5703[3]_i_3 
       (.I0(DOBDO[3]),
        .I1(\src_kernel_win_2_va_35_reg_5703_reg[3]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_0 [3]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_35_reg_5703_reg[3]_i_2_1 ),
        .O(mux_1_0__10[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_35_reg_5703[3]_i_4 
       (.I0(\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_3 [3]),
        .I1(\src_kernel_win_2_va_35_reg_5703_reg[3]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_4 [3]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_35_reg_5703_reg[3]_i_2_3 ),
        .O(mux_1_1__10[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_35_reg_5703[4]_i_3 
       (.I0(DOBDO[4]),
        .I1(\src_kernel_win_2_va_35_reg_5703_reg[4]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_0 [4]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_35_reg_5703_reg[4]_i_2_1 ),
        .O(mux_1_0__10[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_35_reg_5703[4]_i_4 
       (.I0(\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_3 [4]),
        .I1(\src_kernel_win_2_va_35_reg_5703_reg[4]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_4 [4]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_35_reg_5703_reg[4]_i_2_3 ),
        .O(mux_1_1__10[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_35_reg_5703[5]_i_3 
       (.I0(DOBDO[5]),
        .I1(\src_kernel_win_2_va_35_reg_5703_reg[5]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_0 [5]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_35_reg_5703_reg[5]_i_2_1 ),
        .O(mux_1_0__10[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_35_reg_5703[5]_i_4 
       (.I0(\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_3 [5]),
        .I1(\src_kernel_win_2_va_35_reg_5703_reg[5]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_4 [5]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_35_reg_5703_reg[5]_i_2_3 ),
        .O(mux_1_1__10[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_35_reg_5703[6]_i_3 
       (.I0(DOBDO[6]),
        .I1(\src_kernel_win_2_va_35_reg_5703_reg[6]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_0 [6]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_35_reg_5703_reg[6]_i_2_1 ),
        .O(mux_1_0__10[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_35_reg_5703[6]_i_4 
       (.I0(\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_3 [6]),
        .I1(\src_kernel_win_2_va_35_reg_5703_reg[6]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_4 [6]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_35_reg_5703_reg[6]_i_2_3 ),
        .O(mux_1_1__10[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_35_reg_5703[7]_i_3 
       (.I0(DOBDO[7]),
        .I1(\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_1 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_0 [7]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_2 ),
        .O(mux_1_0__10[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_35_reg_5703[7]_i_4 
       (.I0(\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_3 [7]),
        .I1(\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_5 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_4 [7]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_6 ),
        .O(mux_1_1__10[7]));
  MUXF7 \src_kernel_win_2_va_35_reg_5703_reg[0]_i_2 
       (.I0(mux_1_0__10[0]),
        .I1(mux_1_1__10[0]),
        .O(mux_2_0__7[0]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_2_va_35_reg_5703_reg[1]_i_2 
       (.I0(mux_1_0__10[1]),
        .I1(mux_1_1__10[1]),
        .O(mux_2_0__7[1]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_2_va_35_reg_5703_reg[2]_i_2 
       (.I0(mux_1_0__10[2]),
        .I1(mux_1_1__10[2]),
        .O(mux_2_0__7[2]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_2_va_35_reg_5703_reg[3]_i_2 
       (.I0(mux_1_0__10[3]),
        .I1(mux_1_1__10[3]),
        .O(mux_2_0__7[3]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_2_va_35_reg_5703_reg[4]_i_2 
       (.I0(mux_1_0__10[4]),
        .I1(mux_1_1__10[4]),
        .O(mux_2_0__7[4]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_2_va_35_reg_5703_reg[5]_i_2 
       (.I0(mux_1_0__10[5]),
        .I1(mux_1_1__10[5]),
        .O(mux_2_0__7[5]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_2_va_35_reg_5703_reg[6]_i_2 
       (.I0(mux_1_0__10[6]),
        .I1(mux_1_1__10[6]),
        .O(mux_2_0__7[6]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2 
       (.I0(mux_1_0__10[7]),
        .I1(mux_1_1__10[7]),
        .O(mux_2_0__7[7]),
        .S(Q[1]));
endmodule

(* ORIG_REF_NAME = "gaussian_mux_53_8qcK" *) 
module cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_56
   (mux_2_0__10,
    Q,
    DOBDO,
    \src_kernel_win_2_va_36_reg_5709_reg[0]_i_2_0 ,
    \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_0 ,
    brmerge_reg_5483_pp0_iter1_reg,
    \src_kernel_win_2_va_36_reg_5709_reg[0]_i_2_1 ,
    \src_kernel_win_2_va_36_reg_5709_reg[1]_i_2_0 ,
    \src_kernel_win_2_va_36_reg_5709_reg[1]_i_2_1 ,
    \src_kernel_win_2_va_36_reg_5709_reg[2]_i_2_0 ,
    \src_kernel_win_2_va_36_reg_5709_reg[2]_i_2_1 ,
    \src_kernel_win_2_va_36_reg_5709_reg[3]_i_2_0 ,
    \src_kernel_win_2_va_36_reg_5709_reg[3]_i_2_1 ,
    \src_kernel_win_2_va_36_reg_5709_reg[4]_i_2_0 ,
    \src_kernel_win_2_va_36_reg_5709_reg[4]_i_2_1 ,
    \src_kernel_win_2_va_36_reg_5709_reg[5]_i_2_0 ,
    \src_kernel_win_2_va_36_reg_5709_reg[5]_i_2_1 ,
    \src_kernel_win_2_va_36_reg_5709_reg[6]_i_2_0 ,
    \src_kernel_win_2_va_36_reg_5709_reg[6]_i_2_1 ,
    \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_1 ,
    \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_2 ,
    \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_3 ,
    \src_kernel_win_2_va_36_reg_5709_reg[0]_i_2_2 ,
    \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_4 ,
    \src_kernel_win_2_va_36_reg_5709_reg[0]_i_2_3 ,
    \src_kernel_win_2_va_36_reg_5709_reg[1]_i_2_2 ,
    \src_kernel_win_2_va_36_reg_5709_reg[1]_i_2_3 ,
    \src_kernel_win_2_va_36_reg_5709_reg[2]_i_2_2 ,
    \src_kernel_win_2_va_36_reg_5709_reg[2]_i_2_3 ,
    \src_kernel_win_2_va_36_reg_5709_reg[3]_i_2_2 ,
    \src_kernel_win_2_va_36_reg_5709_reg[3]_i_2_3 ,
    \src_kernel_win_2_va_36_reg_5709_reg[4]_i_2_2 ,
    \src_kernel_win_2_va_36_reg_5709_reg[4]_i_2_3 ,
    \src_kernel_win_2_va_36_reg_5709_reg[5]_i_2_2 ,
    \src_kernel_win_2_va_36_reg_5709_reg[5]_i_2_3 ,
    \src_kernel_win_2_va_36_reg_5709_reg[6]_i_2_2 ,
    \src_kernel_win_2_va_36_reg_5709_reg[6]_i_2_3 ,
    \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_5 ,
    \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_6 );
  output [7:0]mux_2_0__10;
  input [1:0]Q;
  input [7:0]DOBDO;
  input \src_kernel_win_2_va_36_reg_5709_reg[0]_i_2_0 ;
  input [7:0]\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_0 ;
  input brmerge_reg_5483_pp0_iter1_reg;
  input \src_kernel_win_2_va_36_reg_5709_reg[0]_i_2_1 ;
  input \src_kernel_win_2_va_36_reg_5709_reg[1]_i_2_0 ;
  input \src_kernel_win_2_va_36_reg_5709_reg[1]_i_2_1 ;
  input \src_kernel_win_2_va_36_reg_5709_reg[2]_i_2_0 ;
  input \src_kernel_win_2_va_36_reg_5709_reg[2]_i_2_1 ;
  input \src_kernel_win_2_va_36_reg_5709_reg[3]_i_2_0 ;
  input \src_kernel_win_2_va_36_reg_5709_reg[3]_i_2_1 ;
  input \src_kernel_win_2_va_36_reg_5709_reg[4]_i_2_0 ;
  input \src_kernel_win_2_va_36_reg_5709_reg[4]_i_2_1 ;
  input \src_kernel_win_2_va_36_reg_5709_reg[5]_i_2_0 ;
  input \src_kernel_win_2_va_36_reg_5709_reg[5]_i_2_1 ;
  input \src_kernel_win_2_va_36_reg_5709_reg[6]_i_2_0 ;
  input \src_kernel_win_2_va_36_reg_5709_reg[6]_i_2_1 ;
  input \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_1 ;
  input \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_2 ;
  input [7:0]\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_3 ;
  input \src_kernel_win_2_va_36_reg_5709_reg[0]_i_2_2 ;
  input [7:0]\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_4 ;
  input \src_kernel_win_2_va_36_reg_5709_reg[0]_i_2_3 ;
  input \src_kernel_win_2_va_36_reg_5709_reg[1]_i_2_2 ;
  input \src_kernel_win_2_va_36_reg_5709_reg[1]_i_2_3 ;
  input \src_kernel_win_2_va_36_reg_5709_reg[2]_i_2_2 ;
  input \src_kernel_win_2_va_36_reg_5709_reg[2]_i_2_3 ;
  input \src_kernel_win_2_va_36_reg_5709_reg[3]_i_2_2 ;
  input \src_kernel_win_2_va_36_reg_5709_reg[3]_i_2_3 ;
  input \src_kernel_win_2_va_36_reg_5709_reg[4]_i_2_2 ;
  input \src_kernel_win_2_va_36_reg_5709_reg[4]_i_2_3 ;
  input \src_kernel_win_2_va_36_reg_5709_reg[5]_i_2_2 ;
  input \src_kernel_win_2_va_36_reg_5709_reg[5]_i_2_3 ;
  input \src_kernel_win_2_va_36_reg_5709_reg[6]_i_2_2 ;
  input \src_kernel_win_2_va_36_reg_5709_reg[6]_i_2_3 ;
  input \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_5 ;
  input \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_6 ;

  wire [7:0]DOBDO;
  wire [1:0]Q;
  wire brmerge_reg_5483_pp0_iter1_reg;
  wire [7:0]mux_1_0__11;
  wire [7:0]mux_1_1__11;
  wire [7:0]mux_2_0__10;
  wire \src_kernel_win_2_va_36_reg_5709_reg[0]_i_2_0 ;
  wire \src_kernel_win_2_va_36_reg_5709_reg[0]_i_2_1 ;
  wire \src_kernel_win_2_va_36_reg_5709_reg[0]_i_2_2 ;
  wire \src_kernel_win_2_va_36_reg_5709_reg[0]_i_2_3 ;
  wire \src_kernel_win_2_va_36_reg_5709_reg[1]_i_2_0 ;
  wire \src_kernel_win_2_va_36_reg_5709_reg[1]_i_2_1 ;
  wire \src_kernel_win_2_va_36_reg_5709_reg[1]_i_2_2 ;
  wire \src_kernel_win_2_va_36_reg_5709_reg[1]_i_2_3 ;
  wire \src_kernel_win_2_va_36_reg_5709_reg[2]_i_2_0 ;
  wire \src_kernel_win_2_va_36_reg_5709_reg[2]_i_2_1 ;
  wire \src_kernel_win_2_va_36_reg_5709_reg[2]_i_2_2 ;
  wire \src_kernel_win_2_va_36_reg_5709_reg[2]_i_2_3 ;
  wire \src_kernel_win_2_va_36_reg_5709_reg[3]_i_2_0 ;
  wire \src_kernel_win_2_va_36_reg_5709_reg[3]_i_2_1 ;
  wire \src_kernel_win_2_va_36_reg_5709_reg[3]_i_2_2 ;
  wire \src_kernel_win_2_va_36_reg_5709_reg[3]_i_2_3 ;
  wire \src_kernel_win_2_va_36_reg_5709_reg[4]_i_2_0 ;
  wire \src_kernel_win_2_va_36_reg_5709_reg[4]_i_2_1 ;
  wire \src_kernel_win_2_va_36_reg_5709_reg[4]_i_2_2 ;
  wire \src_kernel_win_2_va_36_reg_5709_reg[4]_i_2_3 ;
  wire \src_kernel_win_2_va_36_reg_5709_reg[5]_i_2_0 ;
  wire \src_kernel_win_2_va_36_reg_5709_reg[5]_i_2_1 ;
  wire \src_kernel_win_2_va_36_reg_5709_reg[5]_i_2_2 ;
  wire \src_kernel_win_2_va_36_reg_5709_reg[5]_i_2_3 ;
  wire \src_kernel_win_2_va_36_reg_5709_reg[6]_i_2_0 ;
  wire \src_kernel_win_2_va_36_reg_5709_reg[6]_i_2_1 ;
  wire \src_kernel_win_2_va_36_reg_5709_reg[6]_i_2_2 ;
  wire \src_kernel_win_2_va_36_reg_5709_reg[6]_i_2_3 ;
  wire [7:0]\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_0 ;
  wire \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_1 ;
  wire \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_2 ;
  wire [7:0]\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_3 ;
  wire [7:0]\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_4 ;
  wire \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_5 ;
  wire \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_6 ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_36_reg_5709[0]_i_3 
       (.I0(DOBDO[0]),
        .I1(\src_kernel_win_2_va_36_reg_5709_reg[0]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_0 [0]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_36_reg_5709_reg[0]_i_2_1 ),
        .O(mux_1_0__11[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_36_reg_5709[0]_i_4 
       (.I0(\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_3 [0]),
        .I1(\src_kernel_win_2_va_36_reg_5709_reg[0]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_4 [0]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_36_reg_5709_reg[0]_i_2_3 ),
        .O(mux_1_1__11[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_36_reg_5709[1]_i_3 
       (.I0(DOBDO[1]),
        .I1(\src_kernel_win_2_va_36_reg_5709_reg[1]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_0 [1]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_36_reg_5709_reg[1]_i_2_1 ),
        .O(mux_1_0__11[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_36_reg_5709[1]_i_4 
       (.I0(\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_3 [1]),
        .I1(\src_kernel_win_2_va_36_reg_5709_reg[1]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_4 [1]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_36_reg_5709_reg[1]_i_2_3 ),
        .O(mux_1_1__11[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_36_reg_5709[2]_i_3 
       (.I0(DOBDO[2]),
        .I1(\src_kernel_win_2_va_36_reg_5709_reg[2]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_0 [2]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_36_reg_5709_reg[2]_i_2_1 ),
        .O(mux_1_0__11[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_36_reg_5709[2]_i_4 
       (.I0(\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_3 [2]),
        .I1(\src_kernel_win_2_va_36_reg_5709_reg[2]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_4 [2]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_36_reg_5709_reg[2]_i_2_3 ),
        .O(mux_1_1__11[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_36_reg_5709[3]_i_3 
       (.I0(DOBDO[3]),
        .I1(\src_kernel_win_2_va_36_reg_5709_reg[3]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_0 [3]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_36_reg_5709_reg[3]_i_2_1 ),
        .O(mux_1_0__11[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_36_reg_5709[3]_i_4 
       (.I0(\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_3 [3]),
        .I1(\src_kernel_win_2_va_36_reg_5709_reg[3]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_4 [3]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_36_reg_5709_reg[3]_i_2_3 ),
        .O(mux_1_1__11[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_36_reg_5709[4]_i_3 
       (.I0(DOBDO[4]),
        .I1(\src_kernel_win_2_va_36_reg_5709_reg[4]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_0 [4]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_36_reg_5709_reg[4]_i_2_1 ),
        .O(mux_1_0__11[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_36_reg_5709[4]_i_4 
       (.I0(\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_3 [4]),
        .I1(\src_kernel_win_2_va_36_reg_5709_reg[4]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_4 [4]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_36_reg_5709_reg[4]_i_2_3 ),
        .O(mux_1_1__11[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_36_reg_5709[5]_i_3 
       (.I0(DOBDO[5]),
        .I1(\src_kernel_win_2_va_36_reg_5709_reg[5]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_0 [5]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_36_reg_5709_reg[5]_i_2_1 ),
        .O(mux_1_0__11[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_36_reg_5709[5]_i_4 
       (.I0(\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_3 [5]),
        .I1(\src_kernel_win_2_va_36_reg_5709_reg[5]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_4 [5]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_36_reg_5709_reg[5]_i_2_3 ),
        .O(mux_1_1__11[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_36_reg_5709[6]_i_3 
       (.I0(DOBDO[6]),
        .I1(\src_kernel_win_2_va_36_reg_5709_reg[6]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_0 [6]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_36_reg_5709_reg[6]_i_2_1 ),
        .O(mux_1_0__11[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_36_reg_5709[6]_i_4 
       (.I0(\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_3 [6]),
        .I1(\src_kernel_win_2_va_36_reg_5709_reg[6]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_4 [6]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_36_reg_5709_reg[6]_i_2_3 ),
        .O(mux_1_1__11[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_36_reg_5709[7]_i_3 
       (.I0(DOBDO[7]),
        .I1(\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_1 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_0 [7]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_2 ),
        .O(mux_1_0__11[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_36_reg_5709[7]_i_4 
       (.I0(\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_3 [7]),
        .I1(\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_5 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_4 [7]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_6 ),
        .O(mux_1_1__11[7]));
  MUXF7 \src_kernel_win_2_va_36_reg_5709_reg[0]_i_2 
       (.I0(mux_1_0__11[0]),
        .I1(mux_1_1__11[0]),
        .O(mux_2_0__10[0]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_2_va_36_reg_5709_reg[1]_i_2 
       (.I0(mux_1_0__11[1]),
        .I1(mux_1_1__11[1]),
        .O(mux_2_0__10[1]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_2_va_36_reg_5709_reg[2]_i_2 
       (.I0(mux_1_0__11[2]),
        .I1(mux_1_1__11[2]),
        .O(mux_2_0__10[2]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_2_va_36_reg_5709_reg[3]_i_2 
       (.I0(mux_1_0__11[3]),
        .I1(mux_1_1__11[3]),
        .O(mux_2_0__10[3]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_2_va_36_reg_5709_reg[4]_i_2 
       (.I0(mux_1_0__11[4]),
        .I1(mux_1_1__11[4]),
        .O(mux_2_0__10[4]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_2_va_36_reg_5709_reg[5]_i_2 
       (.I0(mux_1_0__11[5]),
        .I1(mux_1_1__11[5]),
        .O(mux_2_0__10[5]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_2_va_36_reg_5709_reg[6]_i_2 
       (.I0(mux_1_0__11[6]),
        .I1(mux_1_1__11[6]),
        .O(mux_2_0__10[6]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2 
       (.I0(mux_1_0__11[7]),
        .I1(mux_1_1__11[7]),
        .O(mux_2_0__10[7]),
        .S(Q[1]));
endmodule

(* ORIG_REF_NAME = "gaussian_mux_53_8qcK" *) 
module cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_57
   (mux_2_0__9,
    Q,
    DOBDO,
    \src_kernel_win_2_va_37_reg_5715_reg[0]_i_2_0 ,
    \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_0 ,
    brmerge_reg_5483_pp0_iter1_reg,
    \src_kernel_win_2_va_37_reg_5715_reg[0]_i_2_1 ,
    \src_kernel_win_2_va_37_reg_5715_reg[1]_i_2_0 ,
    \src_kernel_win_2_va_37_reg_5715_reg[1]_i_2_1 ,
    \src_kernel_win_2_va_37_reg_5715_reg[2]_i_2_0 ,
    \src_kernel_win_2_va_37_reg_5715_reg[2]_i_2_1 ,
    \src_kernel_win_2_va_37_reg_5715_reg[3]_i_2_0 ,
    \src_kernel_win_2_va_37_reg_5715_reg[3]_i_2_1 ,
    \src_kernel_win_2_va_37_reg_5715_reg[4]_i_2_0 ,
    \src_kernel_win_2_va_37_reg_5715_reg[4]_i_2_1 ,
    \src_kernel_win_2_va_37_reg_5715_reg[5]_i_2_0 ,
    \src_kernel_win_2_va_37_reg_5715_reg[5]_i_2_1 ,
    \src_kernel_win_2_va_37_reg_5715_reg[6]_i_2_0 ,
    \src_kernel_win_2_va_37_reg_5715_reg[6]_i_2_1 ,
    \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_1 ,
    \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_2 ,
    \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_3 ,
    \src_kernel_win_2_va_37_reg_5715_reg[0]_i_2_2 ,
    \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_4 ,
    \src_kernel_win_2_va_37_reg_5715_reg[0]_i_2_3 ,
    \src_kernel_win_2_va_37_reg_5715_reg[1]_i_2_2 ,
    \src_kernel_win_2_va_37_reg_5715_reg[1]_i_2_3 ,
    \src_kernel_win_2_va_37_reg_5715_reg[2]_i_2_2 ,
    \src_kernel_win_2_va_37_reg_5715_reg[2]_i_2_3 ,
    \src_kernel_win_2_va_37_reg_5715_reg[3]_i_2_2 ,
    \src_kernel_win_2_va_37_reg_5715_reg[3]_i_2_3 ,
    \src_kernel_win_2_va_37_reg_5715_reg[4]_i_2_2 ,
    \src_kernel_win_2_va_37_reg_5715_reg[4]_i_2_3 ,
    \src_kernel_win_2_va_37_reg_5715_reg[5]_i_2_2 ,
    \src_kernel_win_2_va_37_reg_5715_reg[5]_i_2_3 ,
    \src_kernel_win_2_va_37_reg_5715_reg[6]_i_2_2 ,
    \src_kernel_win_2_va_37_reg_5715_reg[6]_i_2_3 ,
    \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_5 ,
    \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_6 );
  output [7:0]mux_2_0__9;
  input [1:0]Q;
  input [7:0]DOBDO;
  input \src_kernel_win_2_va_37_reg_5715_reg[0]_i_2_0 ;
  input [7:0]\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_0 ;
  input brmerge_reg_5483_pp0_iter1_reg;
  input \src_kernel_win_2_va_37_reg_5715_reg[0]_i_2_1 ;
  input \src_kernel_win_2_va_37_reg_5715_reg[1]_i_2_0 ;
  input \src_kernel_win_2_va_37_reg_5715_reg[1]_i_2_1 ;
  input \src_kernel_win_2_va_37_reg_5715_reg[2]_i_2_0 ;
  input \src_kernel_win_2_va_37_reg_5715_reg[2]_i_2_1 ;
  input \src_kernel_win_2_va_37_reg_5715_reg[3]_i_2_0 ;
  input \src_kernel_win_2_va_37_reg_5715_reg[3]_i_2_1 ;
  input \src_kernel_win_2_va_37_reg_5715_reg[4]_i_2_0 ;
  input \src_kernel_win_2_va_37_reg_5715_reg[4]_i_2_1 ;
  input \src_kernel_win_2_va_37_reg_5715_reg[5]_i_2_0 ;
  input \src_kernel_win_2_va_37_reg_5715_reg[5]_i_2_1 ;
  input \src_kernel_win_2_va_37_reg_5715_reg[6]_i_2_0 ;
  input \src_kernel_win_2_va_37_reg_5715_reg[6]_i_2_1 ;
  input \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_1 ;
  input \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_2 ;
  input [7:0]\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_3 ;
  input \src_kernel_win_2_va_37_reg_5715_reg[0]_i_2_2 ;
  input [7:0]\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_4 ;
  input \src_kernel_win_2_va_37_reg_5715_reg[0]_i_2_3 ;
  input \src_kernel_win_2_va_37_reg_5715_reg[1]_i_2_2 ;
  input \src_kernel_win_2_va_37_reg_5715_reg[1]_i_2_3 ;
  input \src_kernel_win_2_va_37_reg_5715_reg[2]_i_2_2 ;
  input \src_kernel_win_2_va_37_reg_5715_reg[2]_i_2_3 ;
  input \src_kernel_win_2_va_37_reg_5715_reg[3]_i_2_2 ;
  input \src_kernel_win_2_va_37_reg_5715_reg[3]_i_2_3 ;
  input \src_kernel_win_2_va_37_reg_5715_reg[4]_i_2_2 ;
  input \src_kernel_win_2_va_37_reg_5715_reg[4]_i_2_3 ;
  input \src_kernel_win_2_va_37_reg_5715_reg[5]_i_2_2 ;
  input \src_kernel_win_2_va_37_reg_5715_reg[5]_i_2_3 ;
  input \src_kernel_win_2_va_37_reg_5715_reg[6]_i_2_2 ;
  input \src_kernel_win_2_va_37_reg_5715_reg[6]_i_2_3 ;
  input \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_5 ;
  input \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_6 ;

  wire [7:0]DOBDO;
  wire [1:0]Q;
  wire brmerge_reg_5483_pp0_iter1_reg;
  wire [7:0]mux_1_0__12;
  wire [7:0]mux_1_1__12;
  wire [7:0]mux_2_0__9;
  wire \src_kernel_win_2_va_37_reg_5715_reg[0]_i_2_0 ;
  wire \src_kernel_win_2_va_37_reg_5715_reg[0]_i_2_1 ;
  wire \src_kernel_win_2_va_37_reg_5715_reg[0]_i_2_2 ;
  wire \src_kernel_win_2_va_37_reg_5715_reg[0]_i_2_3 ;
  wire \src_kernel_win_2_va_37_reg_5715_reg[1]_i_2_0 ;
  wire \src_kernel_win_2_va_37_reg_5715_reg[1]_i_2_1 ;
  wire \src_kernel_win_2_va_37_reg_5715_reg[1]_i_2_2 ;
  wire \src_kernel_win_2_va_37_reg_5715_reg[1]_i_2_3 ;
  wire \src_kernel_win_2_va_37_reg_5715_reg[2]_i_2_0 ;
  wire \src_kernel_win_2_va_37_reg_5715_reg[2]_i_2_1 ;
  wire \src_kernel_win_2_va_37_reg_5715_reg[2]_i_2_2 ;
  wire \src_kernel_win_2_va_37_reg_5715_reg[2]_i_2_3 ;
  wire \src_kernel_win_2_va_37_reg_5715_reg[3]_i_2_0 ;
  wire \src_kernel_win_2_va_37_reg_5715_reg[3]_i_2_1 ;
  wire \src_kernel_win_2_va_37_reg_5715_reg[3]_i_2_2 ;
  wire \src_kernel_win_2_va_37_reg_5715_reg[3]_i_2_3 ;
  wire \src_kernel_win_2_va_37_reg_5715_reg[4]_i_2_0 ;
  wire \src_kernel_win_2_va_37_reg_5715_reg[4]_i_2_1 ;
  wire \src_kernel_win_2_va_37_reg_5715_reg[4]_i_2_2 ;
  wire \src_kernel_win_2_va_37_reg_5715_reg[4]_i_2_3 ;
  wire \src_kernel_win_2_va_37_reg_5715_reg[5]_i_2_0 ;
  wire \src_kernel_win_2_va_37_reg_5715_reg[5]_i_2_1 ;
  wire \src_kernel_win_2_va_37_reg_5715_reg[5]_i_2_2 ;
  wire \src_kernel_win_2_va_37_reg_5715_reg[5]_i_2_3 ;
  wire \src_kernel_win_2_va_37_reg_5715_reg[6]_i_2_0 ;
  wire \src_kernel_win_2_va_37_reg_5715_reg[6]_i_2_1 ;
  wire \src_kernel_win_2_va_37_reg_5715_reg[6]_i_2_2 ;
  wire \src_kernel_win_2_va_37_reg_5715_reg[6]_i_2_3 ;
  wire [7:0]\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_0 ;
  wire \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_1 ;
  wire \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_2 ;
  wire [7:0]\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_3 ;
  wire [7:0]\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_4 ;
  wire \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_5 ;
  wire \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_6 ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_37_reg_5715[0]_i_3 
       (.I0(DOBDO[0]),
        .I1(\src_kernel_win_2_va_37_reg_5715_reg[0]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_0 [0]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_37_reg_5715_reg[0]_i_2_1 ),
        .O(mux_1_0__12[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_37_reg_5715[0]_i_4 
       (.I0(\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_3 [0]),
        .I1(\src_kernel_win_2_va_37_reg_5715_reg[0]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_4 [0]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_37_reg_5715_reg[0]_i_2_3 ),
        .O(mux_1_1__12[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_37_reg_5715[1]_i_3 
       (.I0(DOBDO[1]),
        .I1(\src_kernel_win_2_va_37_reg_5715_reg[1]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_0 [1]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_37_reg_5715_reg[1]_i_2_1 ),
        .O(mux_1_0__12[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_37_reg_5715[1]_i_4 
       (.I0(\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_3 [1]),
        .I1(\src_kernel_win_2_va_37_reg_5715_reg[1]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_4 [1]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_37_reg_5715_reg[1]_i_2_3 ),
        .O(mux_1_1__12[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_37_reg_5715[2]_i_3 
       (.I0(DOBDO[2]),
        .I1(\src_kernel_win_2_va_37_reg_5715_reg[2]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_0 [2]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_37_reg_5715_reg[2]_i_2_1 ),
        .O(mux_1_0__12[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_37_reg_5715[2]_i_4 
       (.I0(\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_3 [2]),
        .I1(\src_kernel_win_2_va_37_reg_5715_reg[2]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_4 [2]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_37_reg_5715_reg[2]_i_2_3 ),
        .O(mux_1_1__12[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_37_reg_5715[3]_i_3 
       (.I0(DOBDO[3]),
        .I1(\src_kernel_win_2_va_37_reg_5715_reg[3]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_0 [3]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_37_reg_5715_reg[3]_i_2_1 ),
        .O(mux_1_0__12[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_37_reg_5715[3]_i_4 
       (.I0(\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_3 [3]),
        .I1(\src_kernel_win_2_va_37_reg_5715_reg[3]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_4 [3]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_37_reg_5715_reg[3]_i_2_3 ),
        .O(mux_1_1__12[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_37_reg_5715[4]_i_3 
       (.I0(DOBDO[4]),
        .I1(\src_kernel_win_2_va_37_reg_5715_reg[4]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_0 [4]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_37_reg_5715_reg[4]_i_2_1 ),
        .O(mux_1_0__12[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_37_reg_5715[4]_i_4 
       (.I0(\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_3 [4]),
        .I1(\src_kernel_win_2_va_37_reg_5715_reg[4]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_4 [4]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_37_reg_5715_reg[4]_i_2_3 ),
        .O(mux_1_1__12[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_37_reg_5715[5]_i_3 
       (.I0(DOBDO[5]),
        .I1(\src_kernel_win_2_va_37_reg_5715_reg[5]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_0 [5]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_37_reg_5715_reg[5]_i_2_1 ),
        .O(mux_1_0__12[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_37_reg_5715[5]_i_4 
       (.I0(\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_3 [5]),
        .I1(\src_kernel_win_2_va_37_reg_5715_reg[5]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_4 [5]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_37_reg_5715_reg[5]_i_2_3 ),
        .O(mux_1_1__12[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_37_reg_5715[6]_i_3 
       (.I0(DOBDO[6]),
        .I1(\src_kernel_win_2_va_37_reg_5715_reg[6]_i_2_0 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_0 [6]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_37_reg_5715_reg[6]_i_2_1 ),
        .O(mux_1_0__12[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_37_reg_5715[6]_i_4 
       (.I0(\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_3 [6]),
        .I1(\src_kernel_win_2_va_37_reg_5715_reg[6]_i_2_2 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_4 [6]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_37_reg_5715_reg[6]_i_2_3 ),
        .O(mux_1_1__12[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_37_reg_5715[7]_i_3 
       (.I0(DOBDO[7]),
        .I1(\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_1 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_0 [7]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_2 ),
        .O(mux_1_0__12[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_2_va_37_reg_5715[7]_i_4 
       (.I0(\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_3 [7]),
        .I1(\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_5 ),
        .I2(Q[0]),
        .I3(\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_4 [7]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_6 ),
        .O(mux_1_1__12[7]));
  MUXF7 \src_kernel_win_2_va_37_reg_5715_reg[0]_i_2 
       (.I0(mux_1_0__12[0]),
        .I1(mux_1_1__12[0]),
        .O(mux_2_0__9[0]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_2_va_37_reg_5715_reg[1]_i_2 
       (.I0(mux_1_0__12[1]),
        .I1(mux_1_1__12[1]),
        .O(mux_2_0__9[1]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_2_va_37_reg_5715_reg[2]_i_2 
       (.I0(mux_1_0__12[2]),
        .I1(mux_1_1__12[2]),
        .O(mux_2_0__9[2]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_2_va_37_reg_5715_reg[3]_i_2 
       (.I0(mux_1_0__12[3]),
        .I1(mux_1_1__12[3]),
        .O(mux_2_0__9[3]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_2_va_37_reg_5715_reg[4]_i_2 
       (.I0(mux_1_0__12[4]),
        .I1(mux_1_1__12[4]),
        .O(mux_2_0__9[4]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_2_va_37_reg_5715_reg[5]_i_2 
       (.I0(mux_1_0__12[5]),
        .I1(mux_1_1__12[5]),
        .O(mux_2_0__9[5]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_2_va_37_reg_5715_reg[6]_i_2 
       (.I0(mux_1_0__12[6]),
        .I1(mux_1_1__12[6]),
        .O(mux_2_0__9[6]),
        .S(Q[1]));
  MUXF7 \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2 
       (.I0(mux_1_0__12[7]),
        .I1(mux_1_1__12[7]),
        .O(mux_2_0__9[7]),
        .S(Q[1]));
endmodule

(* ORIG_REF_NAME = "gaussian_mux_53_8qcK" *) 
module cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_58
   (mux_2_0__8,
    Q,
    DOBDO,
    m_i_16_0,
    m_i_9_0,
    brmerge_reg_5483_pp0_iter1_reg,
    m_i_16_1,
    m_i_15_0,
    m_i_15_1,
    m_i_14_0,
    m_i_14_1,
    m_i_13_0,
    m_i_13_1,
    m_i_12_0,
    m_i_12_1,
    m_i_11_0,
    m_i_11_1,
    m_i_10_0,
    m_i_10_1,
    m_i_9_1,
    m_i_9_2,
    m_i_9_3,
    m_i_16_2,
    m_i_9_4,
    m_i_16_3,
    m_i_15_2,
    m_i_15_3,
    m_i_14_2,
    m_i_14_3,
    m_i_13_2,
    m_i_13_3,
    m_i_12_2,
    m_i_12_3,
    m_i_11_2,
    m_i_11_3,
    m_i_10_2,
    m_i_10_3,
    m_i_9_5,
    m_i_9_6);
  output [7:0]mux_2_0__8;
  input [1:0]Q;
  input [7:0]DOBDO;
  input m_i_16_0;
  input [7:0]m_i_9_0;
  input brmerge_reg_5483_pp0_iter1_reg;
  input m_i_16_1;
  input m_i_15_0;
  input m_i_15_1;
  input m_i_14_0;
  input m_i_14_1;
  input m_i_13_0;
  input m_i_13_1;
  input m_i_12_0;
  input m_i_12_1;
  input m_i_11_0;
  input m_i_11_1;
  input m_i_10_0;
  input m_i_10_1;
  input m_i_9_1;
  input m_i_9_2;
  input [7:0]m_i_9_3;
  input m_i_16_2;
  input [7:0]m_i_9_4;
  input m_i_16_3;
  input m_i_15_2;
  input m_i_15_3;
  input m_i_14_2;
  input m_i_14_3;
  input m_i_13_2;
  input m_i_13_3;
  input m_i_12_2;
  input m_i_12_3;
  input m_i_11_2;
  input m_i_11_3;
  input m_i_10_2;
  input m_i_10_3;
  input m_i_9_5;
  input m_i_9_6;

  wire [7:0]DOBDO;
  wire [1:0]Q;
  wire brmerge_reg_5483_pp0_iter1_reg;
  wire m_i_10_0;
  wire m_i_10_1;
  wire m_i_10_2;
  wire m_i_10_3;
  wire m_i_11_0;
  wire m_i_11_1;
  wire m_i_11_2;
  wire m_i_11_3;
  wire m_i_12_0;
  wire m_i_12_1;
  wire m_i_12_2;
  wire m_i_12_3;
  wire m_i_13_0;
  wire m_i_13_1;
  wire m_i_13_2;
  wire m_i_13_3;
  wire m_i_14_0;
  wire m_i_14_1;
  wire m_i_14_2;
  wire m_i_14_3;
  wire m_i_15_0;
  wire m_i_15_1;
  wire m_i_15_2;
  wire m_i_15_3;
  wire m_i_16_0;
  wire m_i_16_1;
  wire m_i_16_2;
  wire m_i_16_3;
  wire [7:0]m_i_9_0;
  wire m_i_9_1;
  wire m_i_9_2;
  wire [7:0]m_i_9_3;
  wire [7:0]m_i_9_4;
  wire m_i_9_5;
  wire m_i_9_6;
  wire [7:0]mux_1_0__13;
  wire [7:0]mux_1_1__13;
  wire [7:0]mux_2_0__8;

  MUXF7 m_i_10
       (.I0(mux_1_0__13[6]),
        .I1(mux_1_1__13[6]),
        .O(mux_2_0__8[6]),
        .S(Q[1]));
  MUXF7 m_i_11
       (.I0(mux_1_0__13[5]),
        .I1(mux_1_1__13[5]),
        .O(mux_2_0__8[5]),
        .S(Q[1]));
  MUXF7 m_i_12
       (.I0(mux_1_0__13[4]),
        .I1(mux_1_1__13[4]),
        .O(mux_2_0__8[4]),
        .S(Q[1]));
  MUXF7 m_i_13
       (.I0(mux_1_0__13[3]),
        .I1(mux_1_1__13[3]),
        .O(mux_2_0__8[3]),
        .S(Q[1]));
  MUXF7 m_i_14
       (.I0(mux_1_0__13[2]),
        .I1(mux_1_1__13[2]),
        .O(mux_2_0__8[2]),
        .S(Q[1]));
  MUXF7 m_i_15
       (.I0(mux_1_0__13[1]),
        .I1(mux_1_1__13[1]),
        .O(mux_2_0__8[1]),
        .S(Q[1]));
  MUXF7 m_i_16
       (.I0(mux_1_0__13[0]),
        .I1(mux_1_1__13[0]),
        .O(mux_2_0__8[0]),
        .S(Q[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_17
       (.I0(DOBDO[7]),
        .I1(m_i_9_1),
        .I2(Q[0]),
        .I3(m_i_9_0[7]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(m_i_9_2),
        .O(mux_1_0__13[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_18
       (.I0(m_i_9_3[7]),
        .I1(m_i_9_5),
        .I2(Q[0]),
        .I3(m_i_9_4[7]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(m_i_9_6),
        .O(mux_1_1__13[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_19
       (.I0(DOBDO[6]),
        .I1(m_i_10_0),
        .I2(Q[0]),
        .I3(m_i_9_0[6]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(m_i_10_1),
        .O(mux_1_0__13[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_20
       (.I0(m_i_9_3[6]),
        .I1(m_i_10_2),
        .I2(Q[0]),
        .I3(m_i_9_4[6]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(m_i_10_3),
        .O(mux_1_1__13[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_21
       (.I0(DOBDO[5]),
        .I1(m_i_11_0),
        .I2(Q[0]),
        .I3(m_i_9_0[5]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(m_i_11_1),
        .O(mux_1_0__13[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_22
       (.I0(m_i_9_3[5]),
        .I1(m_i_11_2),
        .I2(Q[0]),
        .I3(m_i_9_4[5]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(m_i_11_3),
        .O(mux_1_1__13[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_23
       (.I0(DOBDO[4]),
        .I1(m_i_12_0),
        .I2(Q[0]),
        .I3(m_i_9_0[4]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(m_i_12_1),
        .O(mux_1_0__13[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_24
       (.I0(m_i_9_3[4]),
        .I1(m_i_12_2),
        .I2(Q[0]),
        .I3(m_i_9_4[4]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(m_i_12_3),
        .O(mux_1_1__13[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_25
       (.I0(DOBDO[3]),
        .I1(m_i_13_0),
        .I2(Q[0]),
        .I3(m_i_9_0[3]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(m_i_13_1),
        .O(mux_1_0__13[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_26
       (.I0(m_i_9_3[3]),
        .I1(m_i_13_2),
        .I2(Q[0]),
        .I3(m_i_9_4[3]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(m_i_13_3),
        .O(mux_1_1__13[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_27
       (.I0(DOBDO[2]),
        .I1(m_i_14_0),
        .I2(Q[0]),
        .I3(m_i_9_0[2]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(m_i_14_1),
        .O(mux_1_0__13[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_28
       (.I0(m_i_9_3[2]),
        .I1(m_i_14_2),
        .I2(Q[0]),
        .I3(m_i_9_4[2]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(m_i_14_3),
        .O(mux_1_1__13[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_29
       (.I0(DOBDO[1]),
        .I1(m_i_15_0),
        .I2(Q[0]),
        .I3(m_i_9_0[1]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(m_i_15_1),
        .O(mux_1_0__13[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_30
       (.I0(m_i_9_3[1]),
        .I1(m_i_15_2),
        .I2(Q[0]),
        .I3(m_i_9_4[1]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(m_i_15_3),
        .O(mux_1_1__13[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_31
       (.I0(DOBDO[0]),
        .I1(m_i_16_0),
        .I2(Q[0]),
        .I3(m_i_9_0[0]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(m_i_16_1),
        .O(mux_1_0__13[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_32
       (.I0(m_i_9_3[0]),
        .I1(m_i_16_2),
        .I2(Q[0]),
        .I3(m_i_9_4[0]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(m_i_16_3),
        .O(mux_1_1__13[0]));
  MUXF7 m_i_9
       (.I0(mux_1_0__13[7]),
        .I1(mux_1_1__13[7]),
        .O(mux_2_0__8[7]),
        .S(Q[1]));
endmodule

(* ORIG_REF_NAME = "gaussian_mux_53_8qcK" *) 
module cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_59
   (mux_1_0__1,
    mux_1_1__1,
    DOBDO,
    m,
    Q,
    m_0,
    brmerge_reg_5483_pp0_iter1_reg,
    m_1,
    m_2,
    m_3,
    m_4,
    m_5,
    m_6,
    m_7,
    m_8,
    m_9,
    m_10,
    m_11,
    m_12,
    m_13,
    m_14,
    m_15,
    m_16,
    m_17,
    m_18,
    m_19,
    m_20,
    m_21,
    m_22,
    m_23,
    m_24,
    m_25,
    m_26,
    m_27,
    m_28,
    m_29,
    m_30,
    m_31,
    m_32,
    m_33);
  output [7:0]mux_1_0__1;
  output [7:0]mux_1_1__1;
  input [7:0]DOBDO;
  input m;
  input [0:0]Q;
  input [7:0]m_0;
  input brmerge_reg_5483_pp0_iter1_reg;
  input m_1;
  input m_2;
  input m_3;
  input m_4;
  input m_5;
  input m_6;
  input m_7;
  input m_8;
  input m_9;
  input m_10;
  input m_11;
  input m_12;
  input m_13;
  input m_14;
  input m_15;
  input [7:0]m_16;
  input m_17;
  input [7:0]m_18;
  input m_19;
  input m_20;
  input m_21;
  input m_22;
  input m_23;
  input m_24;
  input m_25;
  input m_26;
  input m_27;
  input m_28;
  input m_29;
  input m_30;
  input m_31;
  input m_32;
  input m_33;

  wire [7:0]DOBDO;
  wire [0:0]Q;
  wire brmerge_reg_5483_pp0_iter1_reg;
  wire m;
  wire [7:0]m_0;
  wire m_1;
  wire m_10;
  wire m_11;
  wire m_12;
  wire m_13;
  wire m_14;
  wire m_15;
  wire [7:0]m_16;
  wire m_17;
  wire [7:0]m_18;
  wire m_19;
  wire m_2;
  wire m_20;
  wire m_21;
  wire m_22;
  wire m_23;
  wire m_24;
  wire m_25;
  wire m_26;
  wire m_27;
  wire m_28;
  wire m_29;
  wire m_3;
  wire m_30;
  wire m_31;
  wire m_32;
  wire m_33;
  wire m_4;
  wire m_5;
  wire m_6;
  wire m_7;
  wire m_8;
  wire m_9;
  wire [7:0]mux_1_0__1;
  wire [7:0]mux_1_1__1;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_10
       (.I0(DOBDO[7]),
        .I1(m_14),
        .I2(Q),
        .I3(m_0[7]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(m_15),
        .O(mux_1_0__1[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_11
       (.I0(m_16[6]),
        .I1(m_30),
        .I2(Q),
        .I3(m_18[6]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(m_31),
        .O(mux_1_1__1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_12
       (.I0(DOBDO[6]),
        .I1(m_12),
        .I2(Q),
        .I3(m_0[6]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(m_13),
        .O(mux_1_0__1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_13
       (.I0(m_16[5]),
        .I1(m_28),
        .I2(Q),
        .I3(m_18[5]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(m_29),
        .O(mux_1_1__1[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_14
       (.I0(DOBDO[5]),
        .I1(m_10),
        .I2(Q),
        .I3(m_0[5]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(m_11),
        .O(mux_1_0__1[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_15
       (.I0(m_16[4]),
        .I1(m_26),
        .I2(Q),
        .I3(m_18[4]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(m_27),
        .O(mux_1_1__1[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_16
       (.I0(DOBDO[4]),
        .I1(m_8),
        .I2(Q),
        .I3(m_0[4]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(m_9),
        .O(mux_1_0__1[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_17
       (.I0(m_16[3]),
        .I1(m_24),
        .I2(Q),
        .I3(m_18[3]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(m_25),
        .O(mux_1_1__1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_18
       (.I0(DOBDO[3]),
        .I1(m_6),
        .I2(Q),
        .I3(m_0[3]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(m_7),
        .O(mux_1_0__1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_19
       (.I0(m_16[2]),
        .I1(m_22),
        .I2(Q),
        .I3(m_18[2]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(m_23),
        .O(mux_1_1__1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_20
       (.I0(DOBDO[2]),
        .I1(m_4),
        .I2(Q),
        .I3(m_0[2]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(m_5),
        .O(mux_1_0__1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_21
       (.I0(m_16[1]),
        .I1(m_20),
        .I2(Q),
        .I3(m_18[1]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(m_21),
        .O(mux_1_1__1[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_22
       (.I0(DOBDO[1]),
        .I1(m_2),
        .I2(Q),
        .I3(m_0[1]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(m_3),
        .O(mux_1_0__1[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_23
       (.I0(m_16[0]),
        .I1(m_17),
        .I2(Q),
        .I3(m_18[0]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(m_19),
        .O(mux_1_1__1[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_24
       (.I0(DOBDO[0]),
        .I1(m),
        .I2(Q),
        .I3(m_0[0]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(m_1),
        .O(mux_1_0__1[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_i_9
       (.I0(m_16[7]),
        .I1(m_32),
        .I2(Q),
        .I3(m_18[7]),
        .I4(brmerge_reg_5483_pp0_iter1_reg),
        .I5(m_33),
        .O(mux_1_1__1[7]));
endmodule

(* ORIG_REF_NAME = "start_for_GaussiaIfE" *) 
module cv_ov5640_gaussian_0_0_start_for_GaussiaIfE
   (start_for_GaussianBlur_U0_full_n,
    GaussianBlur_U0_ap_start,
    internal_full_n_reg_0,
    ap_idle,
    ap_clk,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    ap_rst_n,
    start_once_reg_0,
    \mOutPtr_reg[2]_0 ,
    start_for_Mat2AXIvideo_U0_full_n,
    start_once_reg,
    ap_start,
    int_ap_idle_reg,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
    Q,
    int_ap_idle_reg_0,
    Mat2AXIvideo_U0_ap_start,
    int_ap_idle_reg_1,
    ap_rst_n_inv);
  output start_for_GaussianBlur_U0_full_n;
  output GaussianBlur_U0_ap_start;
  output internal_full_n_reg_0;
  output ap_idle;
  input ap_clk;
  input internal_empty_n_reg_0;
  input internal_empty_n_reg_1;
  input ap_rst_n;
  input start_once_reg_0;
  input \mOutPtr_reg[2]_0 ;
  input start_for_Mat2AXIvideo_U0_full_n;
  input start_once_reg;
  input ap_start;
  input int_ap_idle_reg;
  input ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  input [0:0]Q;
  input [0:0]int_ap_idle_reg_0;
  input Mat2AXIvideo_U0_ap_start;
  input [0:0]int_ap_idle_reg_1;
  input ap_rst_n_inv;

  wire GaussianBlur_U0_ap_start;
  wire Mat2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  wire int_ap_idle_i_2_n_0;
  wire int_ap_idle_reg;
  wire [0:0]int_ap_idle_reg_0;
  wire [0:0]int_ap_idle_reg_1;
  wire internal_empty_n_i_1_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1_n_0;
  wire internal_full_n_i_2__0_n_0;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire start_for_GaussianBlur_U0_full_n;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;

  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG[1][31]_i_2 
       (.I0(start_for_GaussianBlur_U0_full_n),
        .I1(start_once_reg_0),
        .I2(ap_start),
        .I3(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'h2222222200022222)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_i_2_n_0),
        .I1(internal_full_n_reg_0),
        .I2(start_for_Mat2AXIvideo_U0_full_n),
        .I3(start_once_reg),
        .I4(ap_start),
        .I5(int_ap_idle_reg),
        .O(ap_idle));
  LUT5 #(
    .INIT(32'h00400000)) 
    int_ap_idle_i_2
       (.I0(GaussianBlur_U0_ap_start),
        .I1(Q),
        .I2(int_ap_idle_reg_0),
        .I3(Mat2AXIvideo_U0_ap_start),
        .I4(int_ap_idle_reg_1),
        .O(int_ap_idle_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFB000000000000)) 
    internal_empty_n_i_1
       (.I0(mOutPtr[0]),
        .I1(internal_empty_n_reg_0),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .I4(internal_empty_n_reg_1),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_0),
        .Q(GaussianBlur_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFDDFFFFDDD5DDDD)) 
    internal_full_n_i_1
       (.I0(ap_rst_n),
        .I1(start_for_GaussianBlur_U0_full_n),
        .I2(internal_full_n_i_2__0_n_0),
        .I3(start_once_reg_0),
        .I4(internal_full_n_reg_0),
        .I5(\mOutPtr_reg[2]_0 ),
        .O(internal_full_n_i_1_n_0));
  LUT3 #(
    .INIT(8'hEF)) 
    internal_full_n_i_2__0
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .O(internal_full_n_i_2__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_0),
        .Q(start_for_GaussianBlur_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h55556555AAAA9AAA)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I2(ap_start),
        .I3(start_for_GaussianBlur_U0_full_n),
        .I4(start_once_reg_0),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBADF4520)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(start_once_reg_0),
        .I2(internal_full_n_reg_0),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEF7FF10110800)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(start_once_reg_0),
        .I3(internal_full_n_reg_0),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "start_for_Mat2AXIHfu" *) 
module cv_ov5640_gaussian_0_0_start_for_Mat2AXIHfu
   (start_for_Mat2AXIvideo_U0_full_n,
    Mat2AXIvideo_U0_ap_start,
    E,
    shiftReg_ce,
    internal_empty_n_reg_0,
    internal_full_n_reg_0,
    ap_clk,
    \mOutPtr_reg[2]_0 ,
    internal_empty_n_reg_1,
    CO,
    ap_rst_n,
    Mat2AXIvideo_U0_ap_ready,
    shiftReg_ce_0,
    dst_rows_V_c_empty_n,
    dst_cols_V_c_empty_n,
    Q,
    dst_cols_V_c_full_n,
    src_rows_V_c_full_n,
    dst_rows_V_c_full_n,
    src_cols_V_c_full_n,
    start_once_reg,
    ap_start,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv);
  output start_for_Mat2AXIvideo_U0_full_n;
  output Mat2AXIvideo_U0_ap_start;
  output [0:0]E;
  output shiftReg_ce;
  output [0:0]internal_empty_n_reg_0;
  output internal_full_n_reg_0;
  input ap_clk;
  input \mOutPtr_reg[2]_0 ;
  input internal_empty_n_reg_1;
  input [0:0]CO;
  input ap_rst_n;
  input Mat2AXIvideo_U0_ap_ready;
  input shiftReg_ce_0;
  input dst_rows_V_c_empty_n;
  input dst_cols_V_c_empty_n;
  input [0:0]Q;
  input dst_cols_V_c_full_n;
  input src_rows_V_c_full_n;
  input dst_rows_V_c_full_n;
  input src_cols_V_c_full_n;
  input start_once_reg;
  input ap_start;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;

  wire [0:0]CO;
  wire [0:0]E;
  wire Mat2AXIvideo_U0_ap_ready;
  wire Mat2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire dst_cols_V_c_empty_n;
  wire dst_cols_V_c_full_n;
  wire dst_rows_V_c_empty_n;
  wire dst_rows_V_c_full_n;
  wire internal_empty_n_i_1__12_n_0;
  wire internal_empty_n_i_2__0_n_0;
  wire [0:0]internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__6_n_0;
  wire internal_full_n_i_2_n_0;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1__0_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire src_cols_V_c_full_n;
  wire src_rows_V_c_full_n;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_once_reg;

  LUT5 #(
    .INIT(32'h80000000)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(internal_full_n_reg_0),
        .I1(dst_cols_V_c_full_n),
        .I2(src_rows_V_c_full_n),
        .I3(dst_rows_V_c_full_n),
        .I4(src_cols_V_c_full_n),
        .O(shiftReg_ce));
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG[0][31]_i_2 
       (.I0(start_for_Mat2AXIvideo_U0_full_n),
        .I1(start_once_reg),
        .I2(ap_start),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n_reg_0));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__12
       (.I0(internal_empty_n_i_2__0_n_0),
        .I1(mOutPtr[2]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(Mat2AXIvideo_U0_ap_start),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__12_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    internal_empty_n_i_2__0
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(Mat2AXIvideo_U0_ap_start),
        .I4(internal_empty_n_reg_1),
        .I5(CO),
        .O(internal_empty_n_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_0),
        .Q(Mat2AXIvideo_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDFFD5DDD5DDD5DD)) 
    internal_full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(start_for_Mat2AXIvideo_U0_full_n),
        .I2(internal_full_n_i_2_n_0),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(Mat2AXIvideo_U0_ap_ready),
        .I5(Mat2AXIvideo_U0_ap_start),
        .O(internal_full_n_i_1__6_n_0));
  LUT3 #(
    .INIT(8'hFB)) 
    internal_full_n_i_2
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .O(internal_full_n_i_2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_0),
        .Q(start_for_Mat2AXIvideo_U0_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(Mat2AXIvideo_U0_ap_start),
        .I1(Mat2AXIvideo_U0_ap_ready),
        .I2(internal_full_n_reg_0),
        .I3(start_once_reg),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(start_once_reg),
        .I2(internal_full_n_reg_0),
        .I3(Mat2AXIvideo_U0_ap_ready),
        .I4(Mat2AXIvideo_U0_ap_start),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1__5 
       (.I0(shiftReg_ce),
        .I1(shiftReg_ce_0),
        .O(E));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mOutPtr[2]_i_1 
       (.I0(shiftReg_ce),
        .I1(dst_rows_V_c_empty_n),
        .I2(Mat2AXIvideo_U0_ap_start),
        .I3(dst_cols_V_c_empty_n),
        .I4(Q),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(Mat2AXIvideo_U0_ap_ready),
        .I4(Mat2AXIvideo_U0_ap_start),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__0_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
