//Registers
#define ROOT_CTRL0 0x50010
#define ROOT_CTRL0_WO_OR 0x50120
#define ROOT_CTRL0_CLEAR 0x50130
#define ROOT_CTRL0__PCB_RESET_DC BIT(30)

#define OPCG_ALIGN 0x01030001
#define OPCG_ALIGN__INOP_ALIGN(value) BITVALUE(0, 3, value)
#define OPCG_ALIGN__SCAN_RATIO(value) BITVALUE(47, 51, value)
#define OPCG_ALIGN__OPCG_WAIT_CYCLES(value) BITVALUE(52, 63, value)

#define CPLT_CTRL0 0x01000000
#define CPLT_CTRL0_WO_OR 0x01000010
#define CPLT_CTRL0_CLEAR 0x01000020
#define CPLT_CTRL0__CTRL_CC_ABSTCLK_MUXSEL_DC BIT(0)

#define BIST 0x0103000B
#define BIST__TC_SRAM_ABIST_MODE_DC BIT(1)
#define BIST__REGIONS(value) BITVALUE (4, 18, value)

#define CLK_REGION 0x01030006
#define CLOCK_START_CMD 0b01
#define CLK_REGION__CLK_CMD(value) BITVALUE(0, 1, value)
#define CLK_REGION__REGIONS(value) BITVALUE(4, 18, value)
#define CLK_REGION__TYPES(value) BITVALUE(48, 51, value)
#define CLK_REGION__SEL_THOLD_SL BIT(48)
#define CLK_REGION__SEL_THOLD_NSL BIT(49)
#define CLK_REGION__SEL_THOLD_ARY BIT(50)

#define OPCG_REG1 0x01030003
#define OPCG_REG1__START_BIST(value) BITVALUE(0, 35, value)

#define OPCG_REG0 0x01030002
#define OPCG_REG0__RUNN_MODE BIT(0)
#define OPCG_REG0__OPCG_GO BIT(1)
#define OPCG_REG0__OPCG_START_BIST BIT(14)
#define OPCG_REG0__LOOP_COUNT(value) BITVALUE(21, 63, value)
#define OPCG_REG0__RUN_SCAN0 BIT(2)

#define CPLT_STAT 0x01000100
#define CPLT_STAT__OPCG_DONE  BIT(8)
#define CPLT_STAT__ABIST_DONE BIT(0)

#define CPLT_CTRL1 0x01000001
#define CPLT_CTRL1_WO_OR 0x01000011
#define CPLT_CTRL1_CLEAR 0x01000021
#define CPLT_CTRL1__TC_REGION13_FENCE_DC BIT(17)
#define CPLT_CTRL1__REGIONS(value) BITVALUE(4, 18, value)


#define ROOT_CTRL3 0x00050013
#define ROOT_CTRL3_WO_OR 0x00050123
#define ROOT_CTRL3_CLEAR 0x00050133
#define ROOT_CTRL3__TP_MCPLL_TEST_EN_DC BIT(24)
#define ROOT_CTRL3__TP_MCPLL_RESET_DC BIT(25)
#define ROOT_CTRL3__TP_MCPLL_BYPASS_DC BIT(26)

#define PLL_LOCK_REG 0x010F0019

#define PLL_LOCK_REG_FSI2PIB 0x50000

#define CLK_CONFIG 0x000C0003
#define CLK_CONFIG__SCK_CLOCK_DIVIDER(value) BITVALUE(0, 11, value)
#define CLK_CONFIG__SCK_RECEIVE_DELAY(value) BITVALUE(12, 19, value)

#define SCAN_REGION_TYPE 0x01030005
#define SCAN_REGION_TYPE__REGIONS(value) BITVALUE(4, 18, value)
#define SCAN_REGION_TYPE__TYPES(value) BITVALUE(48, 59, value)

#define CLOCK_STAT_SL 0x01030008
#define CLOCK_STAT_SL__REGIONS(value) BITVALUE(4, 18, value)

#define CLOCK_STAT_NSL 0x01030009
#define CLOCK_STAT_NSL__REGIONS(value) BITVALUE(4, 18, value)

#define CLOCK_STAT_ARY 0x0103000A
#define CLOCK_STAT_ARY__REGIONS(value) BITVALUE(4, 18, value)

#define SCRATCH_REGISTER_1  0x50038
#define SCRATCH_REGISTER_2  0x50039
#define SCRATCH_REGISTER_3  0x5003A
#define SCRATCH_REGISTER_4  0x5003B
#define SCRATCH_REGISTER_5  0x5003C
#define SCRATCH_REGISTER_6  0x5003D
#define SCRATCH_REGISTER_7  0x5003E
#define SCRATCH_REGISTER_8  0x5003F
#define SCRATCH_REGISTER_9  0x50180
#define SCRATCH_REGISTER_10 0x50181
#define SCRATCH_REGISTER_11 0x50182
#define SCRATCH_REGISTER_12 0x50183
#define SCRATCH_REGISTER_13 0x50184
#define SCRATCH_REGISTER_14 0x50185
#define SCRATCH_REGISTER_15 0x50186
#define SCRATCH_REGISTER_16 0x50187

#define SB_CS_REG 0x50008
#define HRESET_SET BIT(13)

//added below fields by Sreekanth to support P11
#define ROOT_CTRL1_SET 0x50121
#define ROOT_CTRL1__TP_TPM_DI1_DC_B BIT(22)

#define CPLT_CONF1 0x01000009
#define CPLT_CONF1__NEST_PROGDLY(value) BITVALUE(16, 20, value)

#define PERV_CTRL1_CLEAR 0x5013B
#define PERV_CTRL1__TP_CHIPLET_CLK_PDLY_BYPASS_EN_DC BIT(2)
