\section{Conclusions}

\begin{frame}{Current and Future Work}

  \begin{itemize}
    \setlength{\itemsep}{10pt}

  \item Finish second paper for FPT'13: aspect descriptions and tools
    for run-time reconfiguration

  \item Cover other classes of parallel computation

  \item Cover heterogeneous systems

  \item Support other frontend languages

  \item Cover other applications domains

  \item Improved run-time support (CPU -- DFE interface)

  \item Automated translation to dataflow designs

  \item Validate improved productivity and
    portability claims

  \end{itemize}
\end{frame}


\begin{frame}{Summary}

  \begin{beamerboxesrounded}{Aspect-driven Approach}
    \begin{itemize}
    \item improve productivity by decoupling optimisations
    \item improve efficiency by effective design space exploration
    \end{itemize}
  \end{beamerboxesrounded}

  \begin{beamerboxesrounded}{FAST Dataflow Language}
    \begin{itemize}
    \item simple, intuitive specification of dataflow designs
    \item integrate AOP techniques with dataflow compilation tools
    \end{itemize}
  \end{beamerboxesrounded}

  \begin{beamerboxesrounded}{Aspect Descriptions}
    \begin{itemize}
    \item improve performance, productivity \& automate exploration
    \item support for run-time reconfiguration
    \end{itemize}
  \end{beamerboxesrounded}

  \begin{beamerboxesrounded}{Demonstrate Automated Design Flow}
    \begin{itemize}
    \item produce fastest and most energy efficient RTM design
    \item up to 80\% code reduction, 4 -- 16 times less API calls
    \item best paper candidate at ASAP 2013 (4 of 125 submissions)
    \end{itemize}
  \end{beamerboxesrounded}

\end{frame}

\begin{frame}
  \begin{beamerboxesrounded}{fastc}
    \begin{itemize}
    \item Experimental compiler
    \item Architecture - multiple passes, created DFG, create MaxJ
    \item A bit of background - lines of code, classes etc
    \item ROSE framework
    \end{itemize}
  \end{beamerboxesrounded}
\end{frame}

\begin{frame}
  \begin{itemize}
  \item Show Black Scholes kernel, user input
    \begin{itemize}
    \item Written in FAST
    \item Simple description
    \item No optimisations
    \end{itemize}
  \item Show lara aspects used, user input
    \begin{itemize}
    \item design space exploration
    \item parameterisable descriptions
    \item vary word length, design parameters
    \end{itemize}
  \item Show aspect weaving
    \begin{itemize}
    \item Multiple configurations generated automatically
    \item Varying design parameters: compute width and parallelism
    \item Debug build logs values
    \end{itemize}
  \item Show maxcompiler code generation
    \begin{itemize}
    \item casts inferred from pragma, remove manual casts, optimise resource usage
    \item inputs infered from kernel headers and assignment
    \item kernel replicated based on pragma parallel, reduced
      complexity, improve performance
    \end{itemize}
  \end{itemize}
\end{frame}
