-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fmm_reduce_kernel_Block_entry_proc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem_0_WREADY : IN STD_LOGIC;
    m_axi_gmem_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_RVALID : IN STD_LOGIC;
    m_axi_gmem_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_0_RLAST : IN STD_LOGIC;
    m_axi_gmem_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_BVALID : IN STD_LOGIC;
    m_axi_gmem_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    A_dram_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    A_dram_empty_n : IN STD_LOGIC;
    A_dram_read : OUT STD_LOGIC;
    A_dram_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    A_dram_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    rows_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    rows_empty_n : IN STD_LOGIC;
    rows_read : OUT STD_LOGIC;
    rows_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    rows_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    cols_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    cols_empty_n : IN STD_LOGIC;
    cols_read : OUT STD_LOGIC;
    cols_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    cols_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    t_capacity_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    t_capacity_empty_n : IN STD_LOGIC;
    t_capacity_read : OUT STD_LOGIC;
    t_capacity_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    t_capacity_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    k1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    k1_empty_n : IN STD_LOGIC;
    k1_read : OUT STD_LOGIC;
    k1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    k1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    k2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    k2_empty_n : IN STD_LOGIC;
    k2_read : OUT STD_LOGIC;
    k2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    k2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem2_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem2_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem2_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem2_0_WREADY : IN STD_LOGIC;
    m_axi_gmem2_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem2_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem2_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem2_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem2_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_RVALID : IN STD_LOGIC;
    m_axi_gmem2_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem2_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_0_RLAST : IN STD_LOGIC;
    m_axi_gmem2_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem2_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_BVALID : IN STD_LOGIC;
    m_axi_gmem2_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem2_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    debug_dram_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    debug_dram_empty_n : IN STD_LOGIC;
    debug_dram_read : OUT STD_LOGIC;
    debug_dram_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    debug_dram_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    debug_capacity_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    debug_capacity_empty_n : IN STD_LOGIC;
    debug_capacity_read : OUT STD_LOGIC;
    debug_capacity_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    debug_capacity_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0) );
end;


architecture behav of fmm_reduce_kernel_Block_entry_proc is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (12 downto 0) := "0000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (12 downto 0) := "0000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (12 downto 0) := "0000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (12 downto 0) := "0000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (12 downto 0) := "0001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (12 downto 0) := "0010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (12 downto 0) := "0100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_FFFFFC7B : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111110001111011";
    constant ap_const_lv32_FFFFFC7C : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111110001111100";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal M_rows : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal M_cols : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal M_t : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal M_t_capacity : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal M_e_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal M_e_ce0 : STD_LOGIC;
    signal M_e_we0 : STD_LOGIC;
    signal M_e_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal M_e_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal M_e_ce1 : STD_LOGIC;
    signal M_e_we1 : STD_LOGIC;
    signal M_e_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_dram_blk_n : STD_LOGIC;
    signal rows_blk_n : STD_LOGIC;
    signal cols_blk_n : STD_LOGIC;
    signal t_capacity_blk_n : STD_LOGIC;
    signal k1_blk_n : STD_LOGIC;
    signal k2_blk_n : STD_LOGIC;
    signal gmem2_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal gmem2_blk_n_W : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal gmem2_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal and_ln309_reg_317 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln310_reg_321 : STD_LOGIC_VECTOR (0 downto 0);
    signal debug_dram_blk_n : STD_LOGIC;
    signal debug_capacity_blk_n : STD_LOGIC;
    signal p_read_2_reg_270 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal debug_capacity_read_reg_275 : STD_LOGIC_VECTOR (31 downto 0);
    signal debug_dram_read_reg_280 : STD_LOGIC_VECTOR (63 downto 0);
    signal k2_read_reg_286 : STD_LOGIC_VECTOR (31 downto 0);
    signal k1_read_reg_291 : STD_LOGIC_VECTOR (31 downto 0);
    signal t_capacity_read_reg_296 : STD_LOGIC_VECTOR (31 downto 0);
    signal cols_read_reg_301 : STD_LOGIC_VECTOR (31 downto 0);
    signal rows_read_reg_306 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_dram_read_reg_311 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln309_fu_231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln310_fu_237_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln311_fu_243_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln311_reg_325 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_matrix_from_dram_safe_fu_174_ap_start : STD_LOGIC;
    signal grp_load_matrix_from_dram_safe_fu_174_ap_done : STD_LOGIC;
    signal grp_load_matrix_from_dram_safe_fu_174_ap_idle : STD_LOGIC;
    signal grp_load_matrix_from_dram_safe_fu_174_ap_ready : STD_LOGIC;
    signal grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_AWVALID : STD_LOGIC;
    signal grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_WVALID : STD_LOGIC;
    signal grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_WLAST : STD_LOGIC;
    signal grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARVALID : STD_LOGIC;
    signal grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_RREADY : STD_LOGIC;
    signal grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_BREADY : STD_LOGIC;
    signal grp_load_matrix_from_dram_safe_fu_174_M_e_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_load_matrix_from_dram_safe_fu_174_M_e_ce0 : STD_LOGIC;
    signal grp_load_matrix_from_dram_safe_fu_174_M_e_we0 : STD_LOGIC;
    signal grp_load_matrix_from_dram_safe_fu_174_M_e_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_matrix_from_dram_safe_fu_174_M_rows : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_matrix_from_dram_safe_fu_174_M_rows_ap_vld : STD_LOGIC;
    signal grp_load_matrix_from_dram_safe_fu_174_M_cols : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_matrix_from_dram_safe_fu_174_M_cols_ap_vld : STD_LOGIC;
    signal grp_load_matrix_from_dram_safe_fu_174_M_t : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_matrix_from_dram_safe_fu_174_M_t_ap_vld : STD_LOGIC;
    signal grp_load_matrix_from_dram_safe_fu_174_M_t_capacity : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_matrix_from_dram_safe_fu_174_M_t_capacity_ap_vld : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_fu_198_ap_start : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_fu_198_ap_done : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_fu_198_ap_idle : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_fu_198_ap_ready : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWVALID : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_WVALID : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_WLAST : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_ARVALID : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_RREADY : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_BREADY : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_fu_198_M_e_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_greedy_potential_reduce_with_debug_fu_198_M_e_ce0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_fu_198_M_e_we0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_fu_198_M_e_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_with_debug_fu_198_M_e_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_greedy_potential_reduce_with_debug_fu_198_M_e_ce1 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_fu_198_M_e_we1 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_fu_198_M_e_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_with_debug_fu_198_M_t_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_with_debug_fu_198_M_t_o_ap_vld : STD_LOGIC;
    signal grp_store_matrix_to_dram_safe_fu_218_ap_start : STD_LOGIC;
    signal grp_store_matrix_to_dram_safe_fu_218_ap_done : STD_LOGIC;
    signal grp_store_matrix_to_dram_safe_fu_218_ap_idle : STD_LOGIC;
    signal grp_store_matrix_to_dram_safe_fu_218_ap_ready : STD_LOGIC;
    signal grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWVALID : STD_LOGIC;
    signal grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_WVALID : STD_LOGIC;
    signal grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_WLAST : STD_LOGIC;
    signal grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_ARVALID : STD_LOGIC;
    signal grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_RREADY : STD_LOGIC;
    signal grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_BREADY : STD_LOGIC;
    signal grp_store_matrix_to_dram_safe_fu_218_M_e_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_store_matrix_to_dram_safe_fu_218_M_e_ce0 : STD_LOGIC;
    signal grp_load_matrix_from_dram_safe_fu_174_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call0 : BOOLEAN;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_greedy_potential_reduce_with_debug_fu_198_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_store_matrix_to_dram_safe_fu_218_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal sext_ln311_fu_259_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_predicate_op49_writeresp_state8 : BOOLEAN;
    signal ap_block_state8 : BOOLEAN;
    signal trunc_ln_fu_250_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component fmm_reduce_kernel_load_matrix_from_dram_safe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem_0_WREADY : IN STD_LOGIC;
        m_axi_gmem_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_RVALID : IN STD_LOGIC;
        m_axi_gmem_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_RLAST : IN STD_LOGIC;
        m_axi_gmem_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_BVALID : IN STD_LOGIC;
        m_axi_gmem_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        A_dram : IN STD_LOGIC_VECTOR (63 downto 0);
        rows : IN STD_LOGIC_VECTOR (31 downto 0);
        cols : IN STD_LOGIC_VECTOR (31 downto 0);
        t_capacity : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        M_e_ce0 : OUT STD_LOGIC;
        M_e_we0 : OUT STD_LOGIC;
        M_e_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_rows : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_rows_ap_vld : OUT STD_LOGIC;
        M_cols : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_cols_ap_vld : OUT STD_LOGIC;
        M_t : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_t_ap_vld : OUT STD_LOGIC;
        M_t_capacity : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_t_capacity_ap_vld : OUT STD_LOGIC );
    end component;


    component fmm_reduce_kernel_greedy_potential_reduce_with_debug IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        k1 : IN STD_LOGIC_VECTOR (31 downto 0);
        k2 : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem2_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_WREADY : IN STD_LOGIC;
        m_axi_gmem2_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem2_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem2_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RVALID : IN STD_LOGIC;
        m_axi_gmem2_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem2_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_RLAST : IN STD_LOGIC;
        m_axi_gmem2_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem2_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_BVALID : IN STD_LOGIC;
        m_axi_gmem2_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem2_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        debug_dram : IN STD_LOGIC_VECTOR (63 downto 0);
        debug_capacity : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        M_e_ce0 : OUT STD_LOGIC;
        M_e_we0 : OUT STD_LOGIC;
        M_e_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_e_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
        M_e_ce1 : OUT STD_LOGIC;
        M_e_we1 : OUT STD_LOGIC;
        M_e_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_e_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_cols : IN STD_LOGIC_VECTOR (31 downto 0);
        M_rows : IN STD_LOGIC_VECTOR (31 downto 0);
        M_t_i : IN STD_LOGIC_VECTOR (31 downto 0);
        M_t_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_t_o_ap_vld : OUT STD_LOGIC;
        M_t_capacity : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fmm_reduce_kernel_store_matrix_to_dram_safe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem_0_WREADY : IN STD_LOGIC;
        m_axi_gmem_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_RVALID : IN STD_LOGIC;
        m_axi_gmem_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_RLAST : IN STD_LOGIC;
        m_axi_gmem_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_BVALID : IN STD_LOGIC;
        m_axi_gmem_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        A_dram : IN STD_LOGIC_VECTOR (63 downto 0);
        M_rows : IN STD_LOGIC_VECTOR (31 downto 0);
        M_cols : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        M_e_ce0 : OUT STD_LOGIC;
        M_e_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fmm_reduce_kernel_Block_entry_proc_M_e_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    M_e_U : component fmm_reduce_kernel_Block_entry_proc_M_e_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 102400,
        AddressWidth => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => M_e_address0,
        ce0 => M_e_ce0,
        we0 => M_e_we0,
        d0 => M_e_d0,
        q0 => M_e_q0,
        address1 => grp_greedy_potential_reduce_with_debug_fu_198_M_e_address1,
        ce1 => M_e_ce1,
        we1 => M_e_we1,
        d1 => grp_greedy_potential_reduce_with_debug_fu_198_M_e_d1,
        q1 => M_e_q1);

    grp_load_matrix_from_dram_safe_fu_174 : component fmm_reduce_kernel_load_matrix_from_dram_safe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_load_matrix_from_dram_safe_fu_174_ap_start,
        ap_done => grp_load_matrix_from_dram_safe_fu_174_ap_done,
        ap_idle => grp_load_matrix_from_dram_safe_fu_174_ap_idle,
        ap_ready => grp_load_matrix_from_dram_safe_fu_174_ap_ready,
        m_axi_gmem_0_AWVALID => grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_AWVALID,
        m_axi_gmem_0_AWREADY => ap_const_logic_0,
        m_axi_gmem_0_AWADDR => grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_AWADDR,
        m_axi_gmem_0_AWID => grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_AWID,
        m_axi_gmem_0_AWLEN => grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_AWLEN,
        m_axi_gmem_0_AWSIZE => grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_AWSIZE,
        m_axi_gmem_0_AWBURST => grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_AWBURST,
        m_axi_gmem_0_AWLOCK => grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_AWLOCK,
        m_axi_gmem_0_AWCACHE => grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_AWCACHE,
        m_axi_gmem_0_AWPROT => grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_AWPROT,
        m_axi_gmem_0_AWQOS => grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_AWQOS,
        m_axi_gmem_0_AWREGION => grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_AWREGION,
        m_axi_gmem_0_AWUSER => grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_AWUSER,
        m_axi_gmem_0_WVALID => grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_WVALID,
        m_axi_gmem_0_WREADY => ap_const_logic_0,
        m_axi_gmem_0_WDATA => grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_WDATA,
        m_axi_gmem_0_WSTRB => grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_WSTRB,
        m_axi_gmem_0_WLAST => grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_WLAST,
        m_axi_gmem_0_WID => grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_WID,
        m_axi_gmem_0_WUSER => grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_WUSER,
        m_axi_gmem_0_ARVALID => grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARVALID,
        m_axi_gmem_0_ARREADY => m_axi_gmem_0_ARREADY,
        m_axi_gmem_0_ARADDR => grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARADDR,
        m_axi_gmem_0_ARID => grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARID,
        m_axi_gmem_0_ARLEN => grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARLEN,
        m_axi_gmem_0_ARSIZE => grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARSIZE,
        m_axi_gmem_0_ARBURST => grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARBURST,
        m_axi_gmem_0_ARLOCK => grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARLOCK,
        m_axi_gmem_0_ARCACHE => grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARCACHE,
        m_axi_gmem_0_ARPROT => grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARPROT,
        m_axi_gmem_0_ARQOS => grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARQOS,
        m_axi_gmem_0_ARREGION => grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARREGION,
        m_axi_gmem_0_ARUSER => grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARUSER,
        m_axi_gmem_0_RVALID => m_axi_gmem_0_RVALID,
        m_axi_gmem_0_RREADY => grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_RREADY,
        m_axi_gmem_0_RDATA => m_axi_gmem_0_RDATA,
        m_axi_gmem_0_RLAST => m_axi_gmem_0_RLAST,
        m_axi_gmem_0_RID => m_axi_gmem_0_RID,
        m_axi_gmem_0_RFIFONUM => m_axi_gmem_0_RFIFONUM,
        m_axi_gmem_0_RUSER => m_axi_gmem_0_RUSER,
        m_axi_gmem_0_RRESP => m_axi_gmem_0_RRESP,
        m_axi_gmem_0_BVALID => ap_const_logic_0,
        m_axi_gmem_0_BREADY => grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_BREADY,
        m_axi_gmem_0_BRESP => ap_const_lv2_0,
        m_axi_gmem_0_BID => ap_const_lv1_0,
        m_axi_gmem_0_BUSER => ap_const_lv1_0,
        A_dram => A_dram_read_reg_311,
        rows => rows_read_reg_306,
        cols => cols_read_reg_301,
        t_capacity => t_capacity_read_reg_296,
        M_e_address0 => grp_load_matrix_from_dram_safe_fu_174_M_e_address0,
        M_e_ce0 => grp_load_matrix_from_dram_safe_fu_174_M_e_ce0,
        M_e_we0 => grp_load_matrix_from_dram_safe_fu_174_M_e_we0,
        M_e_d0 => grp_load_matrix_from_dram_safe_fu_174_M_e_d0,
        M_rows => grp_load_matrix_from_dram_safe_fu_174_M_rows,
        M_rows_ap_vld => grp_load_matrix_from_dram_safe_fu_174_M_rows_ap_vld,
        M_cols => grp_load_matrix_from_dram_safe_fu_174_M_cols,
        M_cols_ap_vld => grp_load_matrix_from_dram_safe_fu_174_M_cols_ap_vld,
        M_t => grp_load_matrix_from_dram_safe_fu_174_M_t,
        M_t_ap_vld => grp_load_matrix_from_dram_safe_fu_174_M_t_ap_vld,
        M_t_capacity => grp_load_matrix_from_dram_safe_fu_174_M_t_capacity,
        M_t_capacity_ap_vld => grp_load_matrix_from_dram_safe_fu_174_M_t_capacity_ap_vld);

    grp_greedy_potential_reduce_with_debug_fu_198 : component fmm_reduce_kernel_greedy_potential_reduce_with_debug
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_greedy_potential_reduce_with_debug_fu_198_ap_start,
        ap_done => grp_greedy_potential_reduce_with_debug_fu_198_ap_done,
        ap_idle => grp_greedy_potential_reduce_with_debug_fu_198_ap_idle,
        ap_ready => grp_greedy_potential_reduce_with_debug_fu_198_ap_ready,
        k1 => k1_read_reg_291,
        k2 => k2_read_reg_286,
        m_axi_gmem2_0_AWVALID => grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWVALID,
        m_axi_gmem2_0_AWREADY => m_axi_gmem2_0_AWREADY,
        m_axi_gmem2_0_AWADDR => grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWADDR,
        m_axi_gmem2_0_AWID => grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWID,
        m_axi_gmem2_0_AWLEN => grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWLEN,
        m_axi_gmem2_0_AWSIZE => grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWSIZE,
        m_axi_gmem2_0_AWBURST => grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWBURST,
        m_axi_gmem2_0_AWLOCK => grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWLOCK,
        m_axi_gmem2_0_AWCACHE => grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWCACHE,
        m_axi_gmem2_0_AWPROT => grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWPROT,
        m_axi_gmem2_0_AWQOS => grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWQOS,
        m_axi_gmem2_0_AWREGION => grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWREGION,
        m_axi_gmem2_0_AWUSER => grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWUSER,
        m_axi_gmem2_0_WVALID => grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_WVALID,
        m_axi_gmem2_0_WREADY => m_axi_gmem2_0_WREADY,
        m_axi_gmem2_0_WDATA => grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_WDATA,
        m_axi_gmem2_0_WSTRB => grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_WSTRB,
        m_axi_gmem2_0_WLAST => grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_WLAST,
        m_axi_gmem2_0_WID => grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_WID,
        m_axi_gmem2_0_WUSER => grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_WUSER,
        m_axi_gmem2_0_ARVALID => grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_ARVALID,
        m_axi_gmem2_0_ARREADY => ap_const_logic_0,
        m_axi_gmem2_0_ARADDR => grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_ARADDR,
        m_axi_gmem2_0_ARID => grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_ARID,
        m_axi_gmem2_0_ARLEN => grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_ARLEN,
        m_axi_gmem2_0_ARSIZE => grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_ARSIZE,
        m_axi_gmem2_0_ARBURST => grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_ARBURST,
        m_axi_gmem2_0_ARLOCK => grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_ARLOCK,
        m_axi_gmem2_0_ARCACHE => grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_ARCACHE,
        m_axi_gmem2_0_ARPROT => grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_ARPROT,
        m_axi_gmem2_0_ARQOS => grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_ARQOS,
        m_axi_gmem2_0_ARREGION => grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_ARREGION,
        m_axi_gmem2_0_ARUSER => grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_ARUSER,
        m_axi_gmem2_0_RVALID => ap_const_logic_0,
        m_axi_gmem2_0_RREADY => grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_RREADY,
        m_axi_gmem2_0_RDATA => ap_const_lv32_0,
        m_axi_gmem2_0_RLAST => ap_const_logic_0,
        m_axi_gmem2_0_RID => ap_const_lv1_0,
        m_axi_gmem2_0_RFIFONUM => ap_const_lv9_0,
        m_axi_gmem2_0_RUSER => ap_const_lv1_0,
        m_axi_gmem2_0_RRESP => ap_const_lv2_0,
        m_axi_gmem2_0_BVALID => m_axi_gmem2_0_BVALID,
        m_axi_gmem2_0_BREADY => grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_BREADY,
        m_axi_gmem2_0_BRESP => m_axi_gmem2_0_BRESP,
        m_axi_gmem2_0_BID => m_axi_gmem2_0_BID,
        m_axi_gmem2_0_BUSER => m_axi_gmem2_0_BUSER,
        debug_dram => debug_dram_read_reg_280,
        debug_capacity => debug_capacity_read_reg_275,
        M_e_address0 => grp_greedy_potential_reduce_with_debug_fu_198_M_e_address0,
        M_e_ce0 => grp_greedy_potential_reduce_with_debug_fu_198_M_e_ce0,
        M_e_we0 => grp_greedy_potential_reduce_with_debug_fu_198_M_e_we0,
        M_e_d0 => grp_greedy_potential_reduce_with_debug_fu_198_M_e_d0,
        M_e_q0 => M_e_q0,
        M_e_address1 => grp_greedy_potential_reduce_with_debug_fu_198_M_e_address1,
        M_e_ce1 => grp_greedy_potential_reduce_with_debug_fu_198_M_e_ce1,
        M_e_we1 => grp_greedy_potential_reduce_with_debug_fu_198_M_e_we1,
        M_e_d1 => grp_greedy_potential_reduce_with_debug_fu_198_M_e_d1,
        M_e_q1 => M_e_q1,
        M_cols => M_cols,
        M_rows => M_rows,
        M_t_i => M_t,
        M_t_o => grp_greedy_potential_reduce_with_debug_fu_198_M_t_o,
        M_t_o_ap_vld => grp_greedy_potential_reduce_with_debug_fu_198_M_t_o_ap_vld,
        M_t_capacity => M_t_capacity);

    grp_store_matrix_to_dram_safe_fu_218 : component fmm_reduce_kernel_store_matrix_to_dram_safe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_store_matrix_to_dram_safe_fu_218_ap_start,
        ap_done => grp_store_matrix_to_dram_safe_fu_218_ap_done,
        ap_idle => grp_store_matrix_to_dram_safe_fu_218_ap_idle,
        ap_ready => grp_store_matrix_to_dram_safe_fu_218_ap_ready,
        m_axi_gmem_0_AWVALID => grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWVALID,
        m_axi_gmem_0_AWREADY => m_axi_gmem_0_AWREADY,
        m_axi_gmem_0_AWADDR => grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWADDR,
        m_axi_gmem_0_AWID => grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWID,
        m_axi_gmem_0_AWLEN => grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWLEN,
        m_axi_gmem_0_AWSIZE => grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWSIZE,
        m_axi_gmem_0_AWBURST => grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWBURST,
        m_axi_gmem_0_AWLOCK => grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWLOCK,
        m_axi_gmem_0_AWCACHE => grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWCACHE,
        m_axi_gmem_0_AWPROT => grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWPROT,
        m_axi_gmem_0_AWQOS => grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWQOS,
        m_axi_gmem_0_AWREGION => grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWREGION,
        m_axi_gmem_0_AWUSER => grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWUSER,
        m_axi_gmem_0_WVALID => grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_WVALID,
        m_axi_gmem_0_WREADY => m_axi_gmem_0_WREADY,
        m_axi_gmem_0_WDATA => grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_WDATA,
        m_axi_gmem_0_WSTRB => grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_WSTRB,
        m_axi_gmem_0_WLAST => grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_WLAST,
        m_axi_gmem_0_WID => grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_WID,
        m_axi_gmem_0_WUSER => grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_WUSER,
        m_axi_gmem_0_ARVALID => grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_ARVALID,
        m_axi_gmem_0_ARREADY => ap_const_logic_0,
        m_axi_gmem_0_ARADDR => grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_ARADDR,
        m_axi_gmem_0_ARID => grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_ARID,
        m_axi_gmem_0_ARLEN => grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_ARLEN,
        m_axi_gmem_0_ARSIZE => grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_ARSIZE,
        m_axi_gmem_0_ARBURST => grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_ARBURST,
        m_axi_gmem_0_ARLOCK => grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_ARLOCK,
        m_axi_gmem_0_ARCACHE => grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_ARCACHE,
        m_axi_gmem_0_ARPROT => grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_ARPROT,
        m_axi_gmem_0_ARQOS => grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_ARQOS,
        m_axi_gmem_0_ARREGION => grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_ARREGION,
        m_axi_gmem_0_ARUSER => grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_ARUSER,
        m_axi_gmem_0_RVALID => ap_const_logic_0,
        m_axi_gmem_0_RREADY => grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_RREADY,
        m_axi_gmem_0_RDATA => ap_const_lv32_0,
        m_axi_gmem_0_RLAST => ap_const_logic_0,
        m_axi_gmem_0_RID => ap_const_lv1_0,
        m_axi_gmem_0_RFIFONUM => ap_const_lv9_0,
        m_axi_gmem_0_RUSER => ap_const_lv1_0,
        m_axi_gmem_0_RRESP => ap_const_lv2_0,
        m_axi_gmem_0_BVALID => m_axi_gmem_0_BVALID,
        m_axi_gmem_0_BREADY => grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_BREADY,
        m_axi_gmem_0_BRESP => m_axi_gmem_0_BRESP,
        m_axi_gmem_0_BID => m_axi_gmem_0_BID,
        m_axi_gmem_0_BUSER => m_axi_gmem_0_BUSER,
        A_dram => A_dram_read_reg_311,
        M_rows => M_rows,
        M_cols => M_cols,
        M_e_address0 => grp_store_matrix_to_dram_safe_fu_218_M_e_address0,
        M_e_ce0 => grp_store_matrix_to_dram_safe_fu_218_M_e_ce0,
        M_e_q0 => M_e_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_state8) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_greedy_potential_reduce_with_debug_fu_198_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_greedy_potential_reduce_with_debug_fu_198_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_greedy_potential_reduce_with_debug_fu_198_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_greedy_potential_reduce_with_debug_fu_198_ap_ready = ap_const_logic_1)) then 
                    grp_greedy_potential_reduce_with_debug_fu_198_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_load_matrix_from_dram_safe_fu_174_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_load_matrix_from_dram_safe_fu_174_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state1_ignore_call0) and (ap_const_lv1_1 = and_ln309_fu_231_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_load_matrix_from_dram_safe_fu_174_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_matrix_from_dram_safe_fu_174_ap_ready = ap_const_logic_1)) then 
                    grp_load_matrix_from_dram_safe_fu_174_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_store_matrix_to_dram_safe_fu_218_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_store_matrix_to_dram_safe_fu_218_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_store_matrix_to_dram_safe_fu_218_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_store_matrix_to_dram_safe_fu_218_ap_ready = ap_const_logic_1)) then 
                    grp_store_matrix_to_dram_safe_fu_218_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    M_t_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_greedy_potential_reduce_with_debug_fu_198_M_t_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                M_t <= grp_greedy_potential_reduce_with_debug_fu_198_M_t_o;
            elsif (((grp_load_matrix_from_dram_safe_fu_174_M_t_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                M_t <= grp_load_matrix_from_dram_safe_fu_174_M_t;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                A_dram_read_reg_311 <= A_dram_dout;
                and_ln309_reg_317 <= and_ln309_fu_231_p2;
                cols_read_reg_301 <= cols_dout;
                debug_capacity_read_reg_275 <= debug_capacity_dout;
                debug_dram_read_reg_280 <= debug_dram_dout;
                icmp_ln310_reg_321 <= icmp_ln310_fu_237_p2;
                k1_read_reg_291 <= k1_dout;
                k2_read_reg_286 <= k2_dout;
                p_read_2_reg_270 <= p_read;
                rows_read_reg_306 <= rows_dout;
                t_capacity_read_reg_296 <= t_capacity_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_load_matrix_from_dram_safe_fu_174_M_cols_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                M_cols <= grp_load_matrix_from_dram_safe_fu_174_M_cols;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_load_matrix_from_dram_safe_fu_174_M_rows_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                M_rows <= grp_load_matrix_from_dram_safe_fu_174_M_rows;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_load_matrix_from_dram_safe_fu_174_M_t_capacity_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                M_t_capacity <= grp_load_matrix_from_dram_safe_fu_174_M_t_capacity;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (m_axi_gmem2_0_AWREADY = ap_const_logic_1))) then
                    select_ln311_reg_325(2 downto 0) <= select_ln311_fu_243_p3(2 downto 0);
            end if;
        end if;
    end process;
    select_ln311_reg_325(31 downto 3) <= "11111111111111111111110001111";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, m_axi_gmem2_0_AWREADY, m_axi_gmem2_0_WREADY, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_block_state1, and_ln309_fu_231_p2, icmp_ln310_fu_237_p2, grp_load_matrix_from_dram_safe_fu_174_ap_done, grp_greedy_potential_reduce_with_debug_fu_198_ap_done, grp_store_matrix_to_dram_safe_fu_218_ap_done, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_block_state8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((icmp_ln310_fu_237_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv1_0 = and_ln309_fu_231_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                elsif (((icmp_ln310_fu_237_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv1_0 = and_ln309_fu_231_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                elsif (((ap_const_boolean_0 = ap_block_state1) and (ap_const_lv1_1 = and_ln309_fu_231_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (m_axi_gmem2_0_AWREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (m_axi_gmem2_0_WREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_boolean_0 = ap_block_state8) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((grp_load_matrix_from_dram_safe_fu_174_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_greedy_potential_reduce_with_debug_fu_198_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((grp_store_matrix_to_dram_safe_fu_218_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXX";
        end case;
    end process;

    A_dram_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, A_dram_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            A_dram_blk_n <= A_dram_empty_n;
        else 
            A_dram_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    A_dram_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            A_dram_read <= ap_const_logic_1;
        else 
            A_dram_read <= ap_const_logic_0;
        end if; 
    end process;


    M_e_address0_assign_proc : process(grp_load_matrix_from_dram_safe_fu_174_M_e_address0, grp_greedy_potential_reduce_with_debug_fu_198_M_e_address0, grp_store_matrix_to_dram_safe_fu_218_M_e_address0, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            M_e_address0 <= grp_store_matrix_to_dram_safe_fu_218_M_e_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            M_e_address0 <= grp_greedy_potential_reduce_with_debug_fu_198_M_e_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            M_e_address0 <= grp_load_matrix_from_dram_safe_fu_174_M_e_address0;
        else 
            M_e_address0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    M_e_ce0_assign_proc : process(grp_load_matrix_from_dram_safe_fu_174_M_e_ce0, grp_greedy_potential_reduce_with_debug_fu_198_M_e_ce0, grp_store_matrix_to_dram_safe_fu_218_M_e_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            M_e_ce0 <= grp_store_matrix_to_dram_safe_fu_218_M_e_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            M_e_ce0 <= grp_greedy_potential_reduce_with_debug_fu_198_M_e_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            M_e_ce0 <= grp_load_matrix_from_dram_safe_fu_174_M_e_ce0;
        else 
            M_e_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    M_e_ce1_assign_proc : process(grp_greedy_potential_reduce_with_debug_fu_198_M_e_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            M_e_ce1 <= grp_greedy_potential_reduce_with_debug_fu_198_M_e_ce1;
        else 
            M_e_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    M_e_d0_assign_proc : process(grp_load_matrix_from_dram_safe_fu_174_M_e_d0, grp_greedy_potential_reduce_with_debug_fu_198_M_e_d0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            M_e_d0 <= grp_greedy_potential_reduce_with_debug_fu_198_M_e_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            M_e_d0 <= grp_load_matrix_from_dram_safe_fu_174_M_e_d0;
        else 
            M_e_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    M_e_we0_assign_proc : process(grp_load_matrix_from_dram_safe_fu_174_M_e_we0, grp_greedy_potential_reduce_with_debug_fu_198_M_e_we0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            M_e_we0 <= grp_greedy_potential_reduce_with_debug_fu_198_M_e_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            M_e_we0 <= grp_load_matrix_from_dram_safe_fu_174_M_e_we0;
        else 
            M_e_we0 <= ap_const_logic_0;
        end if; 
    end process;


    M_e_we1_assign_proc : process(grp_greedy_potential_reduce_with_debug_fu_198_M_e_we1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            M_e_we1 <= grp_greedy_potential_reduce_with_debug_fu_198_M_e_we1;
        else 
            M_e_we1 <= ap_const_logic_0;
        end if; 
    end process;

    and_ln309_fu_231_p2 <= (p_read1 and p_read);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_greedy_potential_reduce_with_debug_fu_198_ap_done)
    begin
        if ((grp_greedy_potential_reduce_with_debug_fu_198_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_store_matrix_to_dram_safe_fu_218_ap_done)
    begin
        if ((grp_store_matrix_to_dram_safe_fu_218_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(m_axi_gmem2_0_AWREADY)
    begin
        if ((m_axi_gmem2_0_AWREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state3_blk_assign_proc : process(m_axi_gmem2_0_WREADY)
    begin
        if ((m_axi_gmem2_0_WREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(ap_block_state8)
    begin
        if ((ap_const_boolean_1 = ap_block_state8)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state9_blk_assign_proc : process(grp_load_matrix_from_dram_safe_fu_174_ap_done)
    begin
        if ((grp_load_matrix_from_dram_safe_fu_174_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, A_dram_empty_n, rows_empty_n, cols_empty_n, t_capacity_empty_n, k1_empty_n, k2_empty_n, debug_dram_empty_n, debug_capacity_empty_n)
    begin
                ap_block_state1 <= ((rows_empty_n = ap_const_logic_0) or (ap_const_logic_0 = A_dram_empty_n) or (ap_done_reg = ap_const_logic_1) or (debug_capacity_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (debug_dram_empty_n = ap_const_logic_0) or (k2_empty_n = ap_const_logic_0) or (k1_empty_n = ap_const_logic_0) or (t_capacity_empty_n = ap_const_logic_0) or (cols_empty_n = ap_const_logic_0));
    end process;


    ap_block_state1_ignore_call0_assign_proc : process(ap_start, ap_done_reg, A_dram_empty_n, rows_empty_n, cols_empty_n, t_capacity_empty_n, k1_empty_n, k2_empty_n, debug_dram_empty_n, debug_capacity_empty_n)
    begin
                ap_block_state1_ignore_call0 <= ((rows_empty_n = ap_const_logic_0) or (ap_const_logic_0 = A_dram_empty_n) or (ap_done_reg = ap_const_logic_1) or (debug_capacity_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (debug_dram_empty_n = ap_const_logic_0) or (k2_empty_n = ap_const_logic_0) or (k1_empty_n = ap_const_logic_0) or (t_capacity_empty_n = ap_const_logic_0) or (cols_empty_n = ap_const_logic_0));
    end process;


    ap_block_state8_assign_proc : process(m_axi_gmem2_0_BVALID, ap_predicate_op49_writeresp_state8)
    begin
                ap_block_state8 <= ((ap_predicate_op49_writeresp_state8 = ap_const_boolean_1) and (m_axi_gmem2_0_BVALID = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state8, ap_block_state8)
    begin
        if (((ap_const_boolean_0 = ap_block_state8) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op49_writeresp_state8_assign_proc : process(and_ln309_reg_317, icmp_ln310_reg_321)
    begin
                ap_predicate_op49_writeresp_state8 <= ((icmp_ln310_reg_321 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln309_reg_317));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state8, ap_block_state8)
    begin
        if (((ap_const_boolean_0 = ap_block_state8) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    cols_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cols_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cols_blk_n <= cols_empty_n;
        else 
            cols_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cols_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cols_read <= ap_const_logic_1;
        else 
            cols_read <= ap_const_logic_0;
        end if; 
    end process;


    debug_capacity_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, debug_capacity_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            debug_capacity_blk_n <= debug_capacity_empty_n;
        else 
            debug_capacity_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    debug_capacity_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            debug_capacity_read <= ap_const_logic_1;
        else 
            debug_capacity_read <= ap_const_logic_0;
        end if; 
    end process;


    debug_dram_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, debug_dram_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            debug_dram_blk_n <= debug_dram_empty_n;
        else 
            debug_dram_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    debug_dram_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            debug_dram_read <= ap_const_logic_1;
        else 
            debug_dram_read <= ap_const_logic_0;
        end if; 
    end process;


    gmem2_blk_n_AW_assign_proc : process(m_axi_gmem2_0_AWREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            gmem2_blk_n_AW <= m_axi_gmem2_0_AWREADY;
        else 
            gmem2_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem2_blk_n_B_assign_proc : process(m_axi_gmem2_0_BVALID, ap_CS_fsm_state8, and_ln309_reg_317, icmp_ln310_reg_321)
    begin
        if (((icmp_ln310_reg_321 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_lv1_0 = and_ln309_reg_317))) then 
            gmem2_blk_n_B <= m_axi_gmem2_0_BVALID;
        else 
            gmem2_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    gmem2_blk_n_W_assign_proc : process(m_axi_gmem2_0_WREADY, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            gmem2_blk_n_W <= m_axi_gmem2_0_WREADY;
        else 
            gmem2_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;

    grp_greedy_potential_reduce_with_debug_fu_198_ap_start <= grp_greedy_potential_reduce_with_debug_fu_198_ap_start_reg;
    grp_load_matrix_from_dram_safe_fu_174_ap_start <= grp_load_matrix_from_dram_safe_fu_174_ap_start_reg;
    grp_store_matrix_to_dram_safe_fu_218_ap_start <= grp_store_matrix_to_dram_safe_fu_218_ap_start_reg;
    icmp_ln310_fu_237_p2 <= "1" when (signed(debug_capacity_dout) > signed(ap_const_lv32_0)) else "0";

    k1_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, k1_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            k1_blk_n <= k1_empty_n;
        else 
            k1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    k1_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            k1_read <= ap_const_logic_1;
        else 
            k1_read <= ap_const_logic_0;
        end if; 
    end process;


    k2_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, k2_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            k2_blk_n <= k2_empty_n;
        else 
            k2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    k2_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            k2_read <= ap_const_logic_1;
        else 
            k2_read <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem2_0_ARADDR <= ap_const_lv64_0;
    m_axi_gmem2_0_ARBURST <= ap_const_lv2_0;
    m_axi_gmem2_0_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem2_0_ARID <= ap_const_lv1_0;
    m_axi_gmem2_0_ARLEN <= ap_const_lv32_0;
    m_axi_gmem2_0_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem2_0_ARPROT <= ap_const_lv3_0;
    m_axi_gmem2_0_ARQOS <= ap_const_lv4_0;
    m_axi_gmem2_0_ARREGION <= ap_const_lv4_0;
    m_axi_gmem2_0_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem2_0_ARUSER <= ap_const_lv1_0;
    m_axi_gmem2_0_ARVALID <= ap_const_logic_0;

    m_axi_gmem2_0_AWADDR_assign_proc : process(m_axi_gmem2_0_AWREADY, ap_CS_fsm_state2, grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWADDR, ap_CS_fsm_state10, ap_CS_fsm_state11, sext_ln311_fu_259_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (m_axi_gmem2_0_AWREADY = ap_const_logic_1))) then 
            m_axi_gmem2_0_AWADDR <= sext_ln311_fu_259_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_gmem2_0_AWADDR <= grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWADDR;
        else 
            m_axi_gmem2_0_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem2_0_AWBURST_assign_proc : process(grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWBURST, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_gmem2_0_AWBURST <= grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWBURST;
        else 
            m_axi_gmem2_0_AWBURST <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_gmem2_0_AWCACHE_assign_proc : process(grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWCACHE, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_gmem2_0_AWCACHE <= grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWCACHE;
        else 
            m_axi_gmem2_0_AWCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem2_0_AWID_assign_proc : process(grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWID, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_gmem2_0_AWID <= grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWID;
        else 
            m_axi_gmem2_0_AWID <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_gmem2_0_AWLEN_assign_proc : process(m_axi_gmem2_0_AWREADY, ap_CS_fsm_state2, grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWLEN, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (m_axi_gmem2_0_AWREADY = ap_const_logic_1))) then 
            m_axi_gmem2_0_AWLEN <= ap_const_lv64_1(32 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_gmem2_0_AWLEN <= grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWLEN;
        else 
            m_axi_gmem2_0_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem2_0_AWLOCK_assign_proc : process(grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWLOCK, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_gmem2_0_AWLOCK <= grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWLOCK;
        else 
            m_axi_gmem2_0_AWLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_gmem2_0_AWPROT_assign_proc : process(grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWPROT, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_gmem2_0_AWPROT <= grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWPROT;
        else 
            m_axi_gmem2_0_AWPROT <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_gmem2_0_AWQOS_assign_proc : process(grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWQOS, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_gmem2_0_AWQOS <= grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWQOS;
        else 
            m_axi_gmem2_0_AWQOS <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem2_0_AWREGION_assign_proc : process(grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWREGION, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_gmem2_0_AWREGION <= grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWREGION;
        else 
            m_axi_gmem2_0_AWREGION <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem2_0_AWSIZE_assign_proc : process(grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWSIZE, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_gmem2_0_AWSIZE <= grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWSIZE;
        else 
            m_axi_gmem2_0_AWSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_gmem2_0_AWUSER_assign_proc : process(grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWUSER, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_gmem2_0_AWUSER <= grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWUSER;
        else 
            m_axi_gmem2_0_AWUSER <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_gmem2_0_AWVALID_assign_proc : process(m_axi_gmem2_0_AWREADY, ap_CS_fsm_state2, grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWVALID, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (m_axi_gmem2_0_AWREADY = ap_const_logic_1))) then 
            m_axi_gmem2_0_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_gmem2_0_AWVALID <= grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_AWVALID;
        else 
            m_axi_gmem2_0_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem2_0_BREADY_assign_proc : process(ap_CS_fsm_state8, grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_BREADY, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_predicate_op49_writeresp_state8, ap_block_state8)
    begin
        if (((ap_predicate_op49_writeresp_state8 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_state8) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_gmem2_0_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_gmem2_0_BREADY <= grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_BREADY;
        else 
            m_axi_gmem2_0_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem2_0_RREADY <= ap_const_logic_0;

    m_axi_gmem2_0_WDATA_assign_proc : process(ap_CS_fsm_state3, select_ln311_reg_325, grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_WDATA, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            m_axi_gmem2_0_WDATA <= select_ln311_reg_325;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_gmem2_0_WDATA <= grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_WDATA;
        else 
            m_axi_gmem2_0_WDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem2_0_WID_assign_proc : process(grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_WID, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_gmem2_0_WID <= grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_WID;
        else 
            m_axi_gmem2_0_WID <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_gmem2_0_WLAST_assign_proc : process(grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_WLAST, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_gmem2_0_WLAST <= grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_WLAST;
        else 
            m_axi_gmem2_0_WLAST <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem2_0_WSTRB_assign_proc : process(ap_CS_fsm_state3, grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_WSTRB, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            m_axi_gmem2_0_WSTRB <= ap_const_lv4_F;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_gmem2_0_WSTRB <= grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_WSTRB;
        else 
            m_axi_gmem2_0_WSTRB <= "XXXX";
        end if; 
    end process;


    m_axi_gmem2_0_WUSER_assign_proc : process(grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_WUSER, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_gmem2_0_WUSER <= grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_WUSER;
        else 
            m_axi_gmem2_0_WUSER <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_gmem2_0_WVALID_assign_proc : process(m_axi_gmem2_0_WREADY, ap_CS_fsm_state3, grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_WVALID, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (m_axi_gmem2_0_WREADY = ap_const_logic_1))) then 
            m_axi_gmem2_0_WVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_gmem2_0_WVALID <= grp_greedy_potential_reduce_with_debug_fu_198_m_axi_gmem2_0_WVALID;
        else 
            m_axi_gmem2_0_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_0_ARADDR <= grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARADDR;
    m_axi_gmem_0_ARBURST <= grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARBURST;
    m_axi_gmem_0_ARCACHE <= grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARCACHE;
    m_axi_gmem_0_ARID <= grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARID;
    m_axi_gmem_0_ARLEN <= grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARLEN;
    m_axi_gmem_0_ARLOCK <= grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARLOCK;
    m_axi_gmem_0_ARPROT <= grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARPROT;
    m_axi_gmem_0_ARQOS <= grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARQOS;
    m_axi_gmem_0_ARREGION <= grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARREGION;
    m_axi_gmem_0_ARSIZE <= grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARSIZE;
    m_axi_gmem_0_ARUSER <= grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARUSER;

    m_axi_gmem_0_ARVALID_assign_proc : process(ap_CS_fsm_state1, grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARVALID, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_gmem_0_ARVALID <= grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_ARVALID;
        else 
            m_axi_gmem_0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_0_AWADDR <= grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWADDR;
    m_axi_gmem_0_AWBURST <= grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWBURST;
    m_axi_gmem_0_AWCACHE <= grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWCACHE;
    m_axi_gmem_0_AWID <= grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWID;
    m_axi_gmem_0_AWLEN <= grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWLEN;
    m_axi_gmem_0_AWLOCK <= grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWLOCK;
    m_axi_gmem_0_AWPROT <= grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWPROT;
    m_axi_gmem_0_AWQOS <= grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWQOS;
    m_axi_gmem_0_AWREGION <= grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWREGION;
    m_axi_gmem_0_AWSIZE <= grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWSIZE;
    m_axi_gmem_0_AWUSER <= grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWUSER;

    m_axi_gmem_0_AWVALID_assign_proc : process(grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWVALID, ap_CS_fsm_state12, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            m_axi_gmem_0_AWVALID <= grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_AWVALID;
        else 
            m_axi_gmem_0_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem_0_BREADY_assign_proc : process(grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_BREADY, ap_CS_fsm_state12, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            m_axi_gmem_0_BREADY <= grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_BREADY;
        else 
            m_axi_gmem_0_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem_0_RREADY_assign_proc : process(ap_CS_fsm_state1, grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_RREADY, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_gmem_0_RREADY <= grp_load_matrix_from_dram_safe_fu_174_m_axi_gmem_0_RREADY;
        else 
            m_axi_gmem_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_0_WDATA <= grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_WDATA;
    m_axi_gmem_0_WID <= grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_WID;
    m_axi_gmem_0_WLAST <= grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_WLAST;
    m_axi_gmem_0_WSTRB <= grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_WSTRB;
    m_axi_gmem_0_WUSER <= grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_WUSER;

    m_axi_gmem_0_WVALID_assign_proc : process(grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_WVALID, ap_CS_fsm_state12, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            m_axi_gmem_0_WVALID <= grp_store_matrix_to_dram_safe_fu_218_m_axi_gmem_0_WVALID;
        else 
            m_axi_gmem_0_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    rows_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, rows_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            rows_blk_n <= rows_empty_n;
        else 
            rows_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rows_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            rows_read <= ap_const_logic_1;
        else 
            rows_read <= ap_const_logic_0;
        end if; 
    end process;

    select_ln311_fu_243_p3 <= 
        ap_const_lv32_FFFFFC7B when (p_read_2_reg_270(0) = '1') else 
        ap_const_lv32_FFFFFC7C;
        sext_ln311_fu_259_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_250_p4),64));


    t_capacity_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, t_capacity_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            t_capacity_blk_n <= t_capacity_empty_n;
        else 
            t_capacity_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    t_capacity_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            t_capacity_read <= ap_const_logic_1;
        else 
            t_capacity_read <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln_fu_250_p4 <= debug_dram_read_reg_280(63 downto 2);
end behav;
