// Seed: 1231265613
module module_0 (
    input wor id_0,
    output tri1 id_1,
    output wor id_2,
    input uwire id_3,
    input tri1 id_4,
    input supply1 module_0,
    output wor id_6,
    output wor id_7
);
  wire id_9;
  wire id_10;
  assign id_2 = 1;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    input  tri  id_0
    , id_3,
    output wand id_1
);
  wire id_4;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1
  );
  wire id_5, id_6;
endmodule
module module_2 (
    input supply1 id_0,
    output supply1 id_1,
    output wand id_2,
    input wire id_3,
    output wor id_4
    , id_8,
    output supply1 id_5,
    output wand id_6
);
  wire id_9;
  wor  id_10 = 1;
  nand primCall (id_1, id_10, id_9, id_0, id_3, id_8);
  module_0 modCall_1 (
      id_0,
      id_5,
      id_4,
      id_0,
      id_3,
      id_0,
      id_6,
      id_1
  );
endmodule
