
node_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000db0  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000043c  20000000  00080db0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000084  2000043c  000811ec  0002043c  2**2
                  ALLOC
  3 .stack        00000400  200004c0  00081270  0002043c  2**0
                  ALLOC
  4 .heap         00000200  200008c0  00081670  0002043c  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  0002043c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020465  2**0
                  CONTENTS, READONLY
  7 .debug_info   00005a3d  00000000  00000000  000204be  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eea  00000000  00000000  00025efb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00001292  00000000  00000000  00026de5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000001d0  00000000  00000000  00028077  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000190  00000000  00000000  00028247  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00011f74  00000000  00000000  000283d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000349b  00000000  00000000  0003a34b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00055458  00000000  00000000  0003d7e6  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000005c4  00000000  00000000  00092c40  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	c0 08 00 20 71 03 08 00 6d 03 08 00 6d 03 08 00     ... q...m...m...
   80010:	6d 03 08 00 6d 03 08 00 6d 03 08 00 00 00 00 00     m...m...m.......
	...
   8002c:	6d 03 08 00 6d 03 08 00 00 00 00 00 6d 03 08 00     m...m.......m...
   8003c:	6d 03 08 00 6d 03 08 00 6d 03 08 00 6d 03 08 00     m...m...m...m...
   8004c:	6d 03 08 00 6d 03 08 00 6d 03 08 00 6d 03 08 00     m...m...m...m...
   8005c:	6d 03 08 00 dd 0a 08 00 6d 03 08 00 00 00 00 00     m.......m.......
   8006c:	6d 03 08 00 6d 03 08 00 6d 03 08 00 6d 03 08 00     m...m...m...m...
	...
   80084:	6d 03 08 00 6d 03 08 00 6d 03 08 00 6d 03 08 00     m...m...m...m...
   80094:	6d 03 08 00 6d 03 08 00 6d 03 08 00 6d 03 08 00     m...m...m...m...
   800a4:	00 00 00 00 6d 03 08 00 6d 03 08 00 6d 03 08 00     ....m...m...m...
   800b4:	6d 03 08 00 6d 03 08 00 6d 03 08 00 6d 03 08 00     m...m...m...m...
   800c4:	6d 03 08 00 6d 03 08 00 6d 03 08 00 6d 03 08 00     m...m...m...m...
   800d4:	c9 06 08 00 6d 03 08 00 6d 03 08 00 6d 03 08 00     ....m...m...m...
   800e4:	6d 03 08 00 6d 03 08 00 e1 02 08 00 6d 03 08 00     m...m.......m...

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	2000043c 	.word	0x2000043c
   80110:	00000000 	.word	0x00000000
   80114:	00080db0 	.word	0x00080db0

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00080db0 	.word	0x00080db0
   80154:	20000440 	.word	0x20000440
   80158:	00080db0 	.word	0x00080db0
   8015c:	00000000 	.word	0x00000000

00080160 <can_init>:
 * \retval Success(0) or failure(1)
 */


uint8_t can_init(uint32_t can_br, uint8_t num_tx_mb, uint8_t num_rx_mb)
{
   80160:	b4f0      	push	{r4, r5, r6, r7}
	
	//Make sure num_rx_mb and num_tx_mb is valid
	if((num_rx_mb > 8) | (num_tx_mb > 8) | (num_rx_mb + num_tx_mb > 8))
   80162:	1857      	adds	r7, r2, r1
   80164:	2f08      	cmp	r7, #8
   80166:	bfd4      	ite	le
   80168:	2300      	movle	r3, #0
   8016a:	2301      	movgt	r3, #1
   8016c:	2908      	cmp	r1, #8
   8016e:	bf98      	it	ls
   80170:	2a08      	cmpls	r2, #8
   80172:	d85c      	bhi.n	8022e <can_init+0xce>
   80174:	460d      	mov	r5, r1
   80176:	2b00      	cmp	r3, #0
   80178:	d159      	bne.n	8022e <can_init+0xce>


	uint32_t ul_status; 
	
	//Disable can
	CAN0->CAN_MR &= ~CAN_MR_CANEN; 
   8017a:	4a2e      	ldr	r2, [pc, #184]	; (80234 <can_init+0xd4>)
   8017c:	6813      	ldr	r3, [r2, #0]
   8017e:	f023 0301 	bic.w	r3, r3, #1
   80182:	6013      	str	r3, [r2, #0]
	//Clear status register on read
	ul_status = CAN0->CAN_SR; 
   80184:	6913      	ldr	r3, [r2, #16]
	
	// Disable interrupts on CANH and CANL pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80186:	4b2c      	ldr	r3, [pc, #176]	; (80238 <can_init+0xd8>)
   80188:	f44f 7440 	mov.w	r4, #768	; 0x300
   8018c:	645c      	str	r4, [r3, #68]	; 0x44
	
	//Select CAN0 RX and TX in PIOA
	uint32_t ul_sr = PIOA->PIO_ABSR;
   8018e:	6f1c      	ldr	r4, [r3, #112]	; 0x70
	PIOA->PIO_ABSR = ~(PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0) & ul_sr;
   80190:	f024 0403 	bic.w	r4, r4, #3
   80194:	671c      	str	r4, [r3, #112]	; 0x70
	
	// Disable the Parallel IO (PIO) of the Rx and Tx pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0;
   80196:	2403      	movs	r4, #3
   80198:	605c      	str	r4, [r3, #4]
	
	// Enable pull up on CANH and CANL pin
	PIOA->PIO_PUER = (PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0);
   8019a:	665c      	str	r4, [r3, #100]	; 0x64
	
	
	//Enable Clock for CAN0 in PMC
	PMC->PMC_PCR = PMC_PCR_EN | (0 << PMC_PCR_DIV_Pos) | PMC_PCR_CMD | (ID_CAN0 << PMC_PCR_PID_Pos); // DIV = 1(can clk = MCK/2), CMD = 1 (write), PID = 2B (CAN0)
   8019c:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   801a0:	4c26      	ldr	r4, [pc, #152]	; (8023c <can_init+0xdc>)
   801a2:	f8c3 410c 	str.w	r4, [r3, #268]	; 0x10c
	PMC->PMC_PCER1 |= 1 << (ID_CAN0 - 32);
   801a6:	f8d3 4100 	ldr.w	r4, [r3, #256]	; 0x100
   801aa:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
   801ae:	f8c3 4100 	str.w	r4, [r3, #256]	; 0x100
	
	//Set baudrate, Phase1, phase2 and propagation delay for can bus. Must match on all nodes!
	CAN0->CAN_BR = can_br; 
   801b2:	6150      	str	r0, [r2, #20]
	

	/****** Start of mailbox configuration ******/

	uint32_t can_ier = 0;
   801b4:	2400      	movs	r4, #0

	/* Configure receive mailboxes */
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   801b6:	e019      	b.n	801ec <can_init+0x8c>
	{
		CAN0->CAN_MB[n].CAN_MAM = 0; //Accept all messages
   801b8:	481e      	ldr	r0, [pc, #120]	; (80234 <can_init+0xd4>)
   801ba:	f101 0310 	add.w	r3, r1, #16
   801be:	015b      	lsls	r3, r3, #5
   801c0:	18c2      	adds	r2, r0, r3
   801c2:	2600      	movs	r6, #0
   801c4:	6056      	str	r6, [r2, #4]
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   801c6:	eb00 1241 	add.w	r2, r0, r1, lsl #5
   801ca:	f04f 5600 	mov.w	r6, #536870912	; 0x20000000
   801ce:	f8c2 6208 	str.w	r6, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_RX);
   801d2:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
   801d6:	50c6      	str	r6, [r0, r3]
		CAN0->CAN_MB[n].CAN_MCR |= CAN_MCR_MTCR;
   801d8:	f8d2 321c 	ldr.w	r3, [r2, #540]	; 0x21c
   801dc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   801e0:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c

		can_ier |= 1 << n; //Enable interrupt on rx mailbox
   801e4:	2301      	movs	r3, #1
   801e6:	408b      	lsls	r3, r1
   801e8:	431c      	orrs	r4, r3
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   801ea:	3101      	adds	r1, #1
   801ec:	42b9      	cmp	r1, r7
   801ee:	dde3      	ble.n	801b8 <can_init+0x58>
   801f0:	2300      	movs	r3, #0
   801f2:	e00d      	b.n	80210 <can_init+0xb0>
	}
	
	/*Configure transmit mailboxes */
	for (int n = 0; n < num_tx_mb; n++)
	{
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   801f4:	490f      	ldr	r1, [pc, #60]	; (80234 <can_init+0xd4>)
   801f6:	eb01 1243 	add.w	r2, r1, r3, lsl #5
   801fa:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
   801fe:	f8c2 0208 	str.w	r0, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_TX);
   80202:	f103 0210 	add.w	r2, r3, #16
   80206:	0152      	lsls	r2, r2, #5
   80208:	f04f 7040 	mov.w	r0, #50331648	; 0x3000000
   8020c:	5088      	str	r0, [r1, r2]
	for (int n = 0; n < num_tx_mb; n++)
   8020e:	3301      	adds	r3, #1
   80210:	42ab      	cmp	r3, r5
   80212:	dbef      	blt.n	801f4 <can_init+0x94>
	}
	
	/****** End of mailbox configuraion ******/

	//Enable interrupt on receive mailboxes
	CAN0->CAN_IER = can_ier;
   80214:	4b07      	ldr	r3, [pc, #28]	; (80234 <can_init+0xd4>)
   80216:	605c      	str	r4, [r3, #4]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80218:	f44f 6100 	mov.w	r1, #2048	; 0x800
   8021c:	4a08      	ldr	r2, [pc, #32]	; (80240 <can_init+0xe0>)
   8021e:	6051      	str	r1, [r2, #4]

	//Enable interrupt in NVIC 
	NVIC_EnableIRQ(ID_CAN0);

	//enable CAN
	CAN0->CAN_MR |= CAN_MR_CANEN;
   80220:	681a      	ldr	r2, [r3, #0]
   80222:	f042 0201 	orr.w	r2, r2, #1
   80226:	601a      	str	r2, [r3, #0]

	return 0;
   80228:	2000      	movs	r0, #0
}
   8022a:	bcf0      	pop	{r4, r5, r6, r7}
   8022c:	4770      	bx	lr
		return 1; //Too many mailboxes is configured
   8022e:	2001      	movs	r0, #1
   80230:	e7fb      	b.n	8022a <can_init+0xca>
   80232:	bf00      	nop
   80234:	400b4000 	.word	0x400b4000
   80238:	400e0e00 	.word	0x400e0e00
   8023c:	1000102b 	.word	0x1000102b
   80240:	e000e100 	.word	0xe000e100

00080244 <can_init_def_tx_rx_mb>:
{
   80244:	b508      	push	{r3, lr}
	return can_init(0x00290165, 5, 2); // 0x00290165 SMP + BRP + SJW + PRSEG + PHSEG1 + PHSEG2
   80246:	2202      	movs	r2, #2
   80248:	2105      	movs	r1, #5
   8024a:	4802      	ldr	r0, [pc, #8]	; (80254 <can_init_def_tx_rx_mb+0x10>)
   8024c:	4b02      	ldr	r3, [pc, #8]	; (80258 <can_init_def_tx_rx_mb+0x14>)
   8024e:	4798      	blx	r3
}
   80250:	bd08      	pop	{r3, pc}
   80252:	bf00      	nop
   80254:	00290165 	.word	0x00290165
   80258:	00080161 	.word	0x00080161

0008025c <can_receive>:
 * \retval Success(0) or failure(1)
 */
uint8_t can_receive(CAN_MESSAGE* can_msg, uint8_t rx_mb_id)
{
	//Check that mailbox is ready
	if(CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MRDY)
   8025c:	014b      	lsls	r3, r1, #5
   8025e:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   80262:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   80266:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   8026a:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   8026e:	d033      	beq.n	802d8 <can_receive+0x7c>
{
   80270:	b470      	push	{r4, r5, r6}
	{
		//Get data from CAN mailbox
		uint32_t data_low = CAN0->CAN_MB[rx_mb_id].CAN_MDL;
   80272:	014b      	lsls	r3, r1, #5
   80274:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   80278:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   8027c:	f8d3 4214 	ldr.w	r4, [r3, #532]	; 0x214
		uint32_t data_high = CAN0->CAN_MB[rx_mb_id].CAN_MDH;
   80280:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
		
		//Get message ID
		can_msg->id = (uint16_t)((CAN0->CAN_MB[rx_mb_id].CAN_MID & CAN_MID_MIDvA_Msk) >> CAN_MID_MIDvA_Pos);
   80284:	f8d3 5208 	ldr.w	r5, [r3, #520]	; 0x208
   80288:	f3c5 458a 	ubfx	r5, r5, #18, #11
   8028c:	8005      	strh	r5, [r0, #0]
		
		//Get data length
		can_msg->data_length = (uint8_t)((CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MDLC_Msk) >> CAN_MSR_MDLC_Pos);
   8028e:	f8d3 5210 	ldr.w	r5, [r3, #528]	; 0x210
   80292:	f3c5 4503 	ubfx	r5, r5, #16, #4
   80296:	7085      	strb	r5, [r0, #2]
		
		//Put data in CAN_MESSAGE object
		for(int i = 0; i < can_msg->data_length;i++)
   80298:	2300      	movs	r3, #0
   8029a:	e003      	b.n	802a4 <can_receive+0x48>
				can_msg->data[i] = (char)(data_low & 0xff);
				data_low = data_low >> 8;
			}
			else
			{
				can_msg->data[i] = (uint8_t)(data_high & 0xff);
   8029c:	18c6      	adds	r6, r0, r3
   8029e:	70f2      	strb	r2, [r6, #3]
				data_high = data_high >> 8;
   802a0:	0a12      	lsrs	r2, r2, #8
		for(int i = 0; i < can_msg->data_length;i++)
   802a2:	3301      	adds	r3, #1
   802a4:	42ab      	cmp	r3, r5
   802a6:	da05      	bge.n	802b4 <can_receive+0x58>
			if(i < 4)
   802a8:	2b03      	cmp	r3, #3
   802aa:	dcf7      	bgt.n	8029c <can_receive+0x40>
				can_msg->data[i] = (char)(data_low & 0xff);
   802ac:	18c6      	adds	r6, r0, r3
   802ae:	70f4      	strb	r4, [r6, #3]
				data_low = data_low >> 8;
   802b0:	0a24      	lsrs	r4, r4, #8
   802b2:	e7f6      	b.n	802a2 <can_receive+0x46>
			}
		}
		
		//Reset for new receive
		CAN0->CAN_MB[rx_mb_id].CAN_MMR = CAN_MMR_MOT_MB_RX;
   802b4:	4b09      	ldr	r3, [pc, #36]	; (802dc <can_receive+0x80>)
   802b6:	f101 0210 	add.w	r2, r1, #16
   802ba:	0152      	lsls	r2, r2, #5
   802bc:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   802c0:	5098      	str	r0, [r3, r2]
		CAN0->CAN_MB[rx_mb_id].CAN_MCR |= CAN_MCR_MTCR;
   802c2:	eb03 1141 	add.w	r1, r3, r1, lsl #5
   802c6:	f8d1 321c 	ldr.w	r3, [r1, #540]	; 0x21c
   802ca:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   802ce:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
		return 0;
   802d2:	2000      	movs	r0, #0
	}
	else //Mailbox busy
	{
		return 1;
	}
}
   802d4:	bc70      	pop	{r4, r5, r6}
   802d6:	4770      	bx	lr
		return 1;
   802d8:	2001      	movs	r0, #1
   802da:	4770      	bx	lr
   802dc:	400b4000 	.word	0x400b4000

000802e0 <CAN0_Handler>:
 * \param void
 *
 * \retval 
 */
void CAN0_Handler( void )
{
   802e0:	b510      	push	{r4, lr}
   802e2:	b084      	sub	sp, #16
	if(DEBUG_INTERRUPT)printf("CAN0 interrupt\n\r");
	char can_sr = CAN0->CAN_SR; 
   802e4:	4b1a      	ldr	r3, [pc, #104]	; (80350 <CAN0_Handler+0x70>)
   802e6:	691c      	ldr	r4, [r3, #16]
	
	//RX interrupt
	if(can_sr & (CAN_SR_MB1 | CAN_SR_MB2) )//Only mailbox 1 and 2 specified for receiving
   802e8:	f014 0f06 	tst.w	r4, #6
   802ec:	d022      	beq.n	80334 <CAN0_Handler+0x54>
	{
		CAN_MESSAGE message;
		if(can_sr & CAN_SR_MB1)  //Mailbox 1 event
   802ee:	f014 0f02 	tst.w	r4, #2
   802f2:	d111      	bne.n	80318 <CAN0_Handler+0x38>
		{
			can_receive(&message, 1);
		}
		else if(can_sr & CAN_SR_MB2) //Mailbox 2 event
   802f4:	f014 0f04 	tst.w	r4, #4
   802f8:	d013      	beq.n	80322 <CAN0_Handler+0x42>
		
		{
			can_receive(&message, 2);
   802fa:	2102      	movs	r1, #2
   802fc:	a801      	add	r0, sp, #4
   802fe:	4b15      	ldr	r3, [pc, #84]	; (80354 <CAN0_Handler+0x74>)
   80300:	4798      	blx	r3
		}
		else
		{
			printf("CAN0 message arrived in non-used mailbox\n\r");
		}
		printf("joystick: %d (DOWN = 1, UP, RIGHT, LEFT)\n", message.data[0]);
   80302:	f89d 1007 	ldrb.w	r1, [sp, #7]
   80306:	4814      	ldr	r0, [pc, #80]	; (80358 <CAN0_Handler+0x78>)
   80308:	4b14      	ldr	r3, [pc, #80]	; (8035c <CAN0_Handler+0x7c>)
   8030a:	4798      	blx	r3
		pwm_joystick_read(message.data[0]);
   8030c:	f89d 0007 	ldrb.w	r0, [sp, #7]
   80310:	4b13      	ldr	r3, [pc, #76]	; (80360 <CAN0_Handler+0x80>)
   80312:	4798      	blx	r3

		if(DEBUG_INTERRUPT)printf("message id: %d\n\r", message.id);
		if(DEBUG_INTERRUPT)printf("message data length: %d\n\r", message.data_length);
		for (int i = 0; i < message.data_length; i++)
   80314:	2300      	movs	r3, #0
   80316:	e009      	b.n	8032c <CAN0_Handler+0x4c>
			can_receive(&message, 1);
   80318:	2101      	movs	r1, #1
   8031a:	a801      	add	r0, sp, #4
   8031c:	4b0d      	ldr	r3, [pc, #52]	; (80354 <CAN0_Handler+0x74>)
   8031e:	4798      	blx	r3
   80320:	e7ef      	b.n	80302 <CAN0_Handler+0x22>
			printf("CAN0 message arrived in non-used mailbox\n\r");
   80322:	4810      	ldr	r0, [pc, #64]	; (80364 <CAN0_Handler+0x84>)
   80324:	4b0d      	ldr	r3, [pc, #52]	; (8035c <CAN0_Handler+0x7c>)
   80326:	4798      	blx	r3
   80328:	e7eb      	b.n	80302 <CAN0_Handler+0x22>
		for (int i = 0; i < message.data_length; i++)
   8032a:	3301      	adds	r3, #1
   8032c:	f89d 2006 	ldrb.w	r2, [sp, #6]
   80330:	4293      	cmp	r3, r2
   80332:	dbfa      	blt.n	8032a <CAN0_Handler+0x4a>
			if(DEBUG_INTERRUPT)printf("%d ", message.data[i]);
		}
		if(DEBUG_INTERRUPT)printf("\n\r");
	}
	
	if(can_sr & CAN_SR_MB0)
   80334:	f014 0f01 	tst.w	r4, #1
   80338:	d002      	beq.n	80340 <CAN0_Handler+0x60>
	{
		if(DEBUG_INTERRUPT) printf("CAN0 MB0 ready to send \n\r");
		
	//Disable interrupt
		CAN0->CAN_IDR = CAN_IER_MB0;
   8033a:	2201      	movs	r2, #1
   8033c:	4b04      	ldr	r3, [pc, #16]	; (80350 <CAN0_Handler+0x70>)
   8033e:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80340:	f44f 6200 	mov.w	r2, #2048	; 0x800
   80344:	4b08      	ldr	r3, [pc, #32]	; (80368 <CAN0_Handler+0x88>)
   80346:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184

	}
	
	NVIC_ClearPendingIRQ(ID_CAN0);
	//sei();
}
   8034a:	b004      	add	sp, #16
   8034c:	bd10      	pop	{r4, pc}
   8034e:	bf00      	nop
   80350:	400b4000 	.word	0x400b4000
   80354:	0008025d 	.word	0x0008025d
   80358:	00080ce0 	.word	0x00080ce0
   8035c:	00080a2d 	.word	0x00080a2d
   80360:	000805ed 	.word	0x000805ed
   80364:	00080cb4 	.word	0x00080cb4
   80368:	e000e100 	.word	0xe000e100

0008036c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   8036c:	e7fe      	b.n	8036c <Dummy_Handler>
	...

00080370 <Reset_Handler>:
{
   80370:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
   80372:	4b11      	ldr	r3, [pc, #68]	; (803b8 <Reset_Handler+0x48>)
   80374:	4a11      	ldr	r2, [pc, #68]	; (803bc <Reset_Handler+0x4c>)
   80376:	429a      	cmp	r2, r3
   80378:	d009      	beq.n	8038e <Reset_Handler+0x1e>
   8037a:	4b0f      	ldr	r3, [pc, #60]	; (803b8 <Reset_Handler+0x48>)
   8037c:	4a0f      	ldr	r2, [pc, #60]	; (803bc <Reset_Handler+0x4c>)
   8037e:	e003      	b.n	80388 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
   80380:	6811      	ldr	r1, [r2, #0]
   80382:	6019      	str	r1, [r3, #0]
   80384:	3304      	adds	r3, #4
   80386:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
   80388:	490d      	ldr	r1, [pc, #52]	; (803c0 <Reset_Handler+0x50>)
   8038a:	428b      	cmp	r3, r1
   8038c:	d3f8      	bcc.n	80380 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
   8038e:	4b0d      	ldr	r3, [pc, #52]	; (803c4 <Reset_Handler+0x54>)
   80390:	e002      	b.n	80398 <Reset_Handler+0x28>
                *pDest++ = 0;
   80392:	2200      	movs	r2, #0
   80394:	601a      	str	r2, [r3, #0]
   80396:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
   80398:	4a0b      	ldr	r2, [pc, #44]	; (803c8 <Reset_Handler+0x58>)
   8039a:	4293      	cmp	r3, r2
   8039c:	d3f9      	bcc.n	80392 <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   8039e:	4b0b      	ldr	r3, [pc, #44]	; (803cc <Reset_Handler+0x5c>)
   803a0:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   803a4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   803a8:	4a09      	ldr	r2, [pc, #36]	; (803d0 <Reset_Handler+0x60>)
   803aa:	6093      	str	r3, [r2, #8]
        __libc_init_array();
   803ac:	4b09      	ldr	r3, [pc, #36]	; (803d4 <Reset_Handler+0x64>)
   803ae:	4798      	blx	r3
        main();
   803b0:	4b09      	ldr	r3, [pc, #36]	; (803d8 <Reset_Handler+0x68>)
   803b2:	4798      	blx	r3
   803b4:	e7fe      	b.n	803b4 <Reset_Handler+0x44>
   803b6:	bf00      	nop
   803b8:	20000000 	.word	0x20000000
   803bc:	00080db0 	.word	0x00080db0
   803c0:	2000043c 	.word	0x2000043c
   803c4:	2000043c 	.word	0x2000043c
   803c8:	200004c0 	.word	0x200004c0
   803cc:	00080000 	.word	0x00080000
   803d0:	e000ed00 	.word	0xe000ed00
   803d4:	00080b45 	.word	0x00080b45
   803d8:	00080771 	.word	0x00080771

000803dc <SystemInit>:
 * Initialize the System and update the SystemFrequency variable.
 */
void SystemInit( void )
{
  /* Set FWS according to SYS_BOARD_MCKR configuration */
  EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   803dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
   803e0:	4a20      	ldr	r2, [pc, #128]	; (80464 <SystemInit+0x88>)
   803e2:	6013      	str	r3, [r2, #0]
  EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
   803e4:	f502 7200 	add.w	r2, r2, #512	; 0x200
   803e8:	6013      	str	r3, [r2, #0]

  /* Initialize main oscillator */
  if ( !(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) )
   803ea:	4b1f      	ldr	r3, [pc, #124]	; (80468 <SystemInit+0x8c>)
   803ec:	6a1b      	ldr	r3, [r3, #32]
   803ee:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   803f2:	d107      	bne.n	80404 <SystemInit+0x28>
  {
    PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
   803f4:	4a1d      	ldr	r2, [pc, #116]	; (8046c <SystemInit+0x90>)
   803f6:	4b1c      	ldr	r3, [pc, #112]	; (80468 <SystemInit+0x8c>)
   803f8:	621a      	str	r2, [r3, #32]
    while ( !(PMC->PMC_SR & PMC_SR_MOSCXTS) )
   803fa:	4b1b      	ldr	r3, [pc, #108]	; (80468 <SystemInit+0x8c>)
   803fc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   803fe:	f013 0f01 	tst.w	r3, #1
   80402:	d0fa      	beq.n	803fa <SystemInit+0x1e>
    {
    }
  }

  /* Switch to 3-20MHz Xtal oscillator */
  PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;
   80404:	4a1a      	ldr	r2, [pc, #104]	; (80470 <SystemInit+0x94>)
   80406:	4b18      	ldr	r3, [pc, #96]	; (80468 <SystemInit+0x8c>)
   80408:	621a      	str	r2, [r3, #32]

  while ( !(PMC->PMC_SR & PMC_SR_MOSCSELS) )
   8040a:	4b17      	ldr	r3, [pc, #92]	; (80468 <SystemInit+0x8c>)
   8040c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8040e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   80412:	d0fa      	beq.n	8040a <SystemInit+0x2e>
  {
  }
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   80414:	4a14      	ldr	r2, [pc, #80]	; (80468 <SystemInit+0x8c>)
   80416:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80418:	f023 0303 	bic.w	r3, r3, #3
   8041c:	f043 0301 	orr.w	r3, r3, #1
   80420:	6313      	str	r3, [r2, #48]	; 0x30
  while (!(PMC->PMC_SR & PMC_SR_MCKRDY))
   80422:	4b11      	ldr	r3, [pc, #68]	; (80468 <SystemInit+0x8c>)
   80424:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80426:	f013 0f08 	tst.w	r3, #8
   8042a:	d0fa      	beq.n	80422 <SystemInit+0x46>
  {
  }

  /* Initialize PLLA */
  PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
   8042c:	4a11      	ldr	r2, [pc, #68]	; (80474 <SystemInit+0x98>)
   8042e:	4b0e      	ldr	r3, [pc, #56]	; (80468 <SystemInit+0x8c>)
   80430:	629a      	str	r2, [r3, #40]	; 0x28
  while ( !(PMC->PMC_SR & PMC_SR_LOCKA) )
   80432:	4b0d      	ldr	r3, [pc, #52]	; (80468 <SystemInit+0x8c>)
   80434:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80436:	f013 0f02 	tst.w	r3, #2
   8043a:	d0fa      	beq.n	80432 <SystemInit+0x56>
  {
  }

  /* Switch to main clock */
  PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   8043c:	2211      	movs	r2, #17
   8043e:	4b0a      	ldr	r3, [pc, #40]	; (80468 <SystemInit+0x8c>)
   80440:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   80442:	4b09      	ldr	r3, [pc, #36]	; (80468 <SystemInit+0x8c>)
   80444:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80446:	f013 0f08 	tst.w	r3, #8
   8044a:	d0fa      	beq.n	80442 <SystemInit+0x66>
  {
  }

  /* Switch to PLLA */
  PMC->PMC_MCKR = SYS_BOARD_MCKR;
   8044c:	2212      	movs	r2, #18
   8044e:	4b06      	ldr	r3, [pc, #24]	; (80468 <SystemInit+0x8c>)
   80450:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   80452:	4b05      	ldr	r3, [pc, #20]	; (80468 <SystemInit+0x8c>)
   80454:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80456:	f013 0f08 	tst.w	r3, #8
   8045a:	d0fa      	beq.n	80452 <SystemInit+0x76>
  {
  }

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
   8045c:	4a06      	ldr	r2, [pc, #24]	; (80478 <SystemInit+0x9c>)
   8045e:	4b07      	ldr	r3, [pc, #28]	; (8047c <SystemInit+0xa0>)
   80460:	601a      	str	r2, [r3, #0]
   80462:	4770      	bx	lr
   80464:	400e0a00 	.word	0x400e0a00
   80468:	400e0600 	.word	0x400e0600
   8046c:	00370809 	.word	0x00370809
   80470:	01370809 	.word	0x01370809
   80474:	200d3f01 	.word	0x200d3f01
   80478:	0501bd00 	.word	0x0501bd00
   8047c:	20000000 	.word	0x20000000

00080480 <pin_util_set_dir>:

enum PIN_DIR_TYPE{OUTPUT_ENABLE = 1, PIO_ENABLE, PIO_DISABLE};
	
void pin_util_set_dir(char port, uint8_t pin, enum PIN_DIR_TYPE type)
{
	switch (port) {
   80480:	2841      	cmp	r0, #65	; 0x41
   80482:	d002      	beq.n	8048a <pin_util_set_dir+0xa>
   80484:	2842      	cmp	r0, #66	; 0x42
   80486:	d014      	beq.n	804b2 <pin_util_set_dir+0x32>
   80488:	4770      	bx	lr
		case 'A':
		{
			if (type == 1){
   8048a:	2a01      	cmp	r2, #1
   8048c:	d002      	beq.n	80494 <pin_util_set_dir+0x14>
				PIOA->PIO_OER |= 1u << pin;	
			} else if (type == 2){
   8048e:	2a02      	cmp	r2, #2
   80490:	d007      	beq.n	804a2 <pin_util_set_dir+0x22>
   80492:	4770      	bx	lr
				PIOA->PIO_OER |= 1u << pin;	
   80494:	4810      	ldr	r0, [pc, #64]	; (804d8 <pin_util_set_dir+0x58>)
   80496:	6903      	ldr	r3, [r0, #16]
   80498:	fa02 f101 	lsl.w	r1, r2, r1
   8049c:	4319      	orrs	r1, r3
   8049e:	6101      	str	r1, [r0, #16]
   804a0:	4770      	bx	lr
				PIOA->PIO_PER |= 1u << pin;
   804a2:	480d      	ldr	r0, [pc, #52]	; (804d8 <pin_util_set_dir+0x58>)
   804a4:	6803      	ldr	r3, [r0, #0]
   804a6:	2201      	movs	r2, #1
   804a8:	fa02 f101 	lsl.w	r1, r2, r1
   804ac:	4319      	orrs	r1, r3
   804ae:	6001      	str	r1, [r0, #0]
   804b0:	4770      	bx	lr
			}
			break;
		}
		case 'B':
		{
			if (type == 1){
   804b2:	2a01      	cmp	r2, #1
   804b4:	d009      	beq.n	804ca <pin_util_set_dir+0x4a>
				PIOB->PIO_OER |= 1u << pin;
			} else if (type == 2){
   804b6:	2a02      	cmp	r2, #2
   804b8:	d1eb      	bne.n	80492 <pin_util_set_dir+0x12>
				PIOB->PIO_PER |= 1u << pin;
   804ba:	4808      	ldr	r0, [pc, #32]	; (804dc <pin_util_set_dir+0x5c>)
   804bc:	6803      	ldr	r3, [r0, #0]
   804be:	2201      	movs	r2, #1
   804c0:	fa02 f101 	lsl.w	r1, r2, r1
   804c4:	4319      	orrs	r1, r3
   804c6:	6001      	str	r1, [r0, #0]
			}
			break;
		}
		default: break;
	}
}
   804c8:	e7e3      	b.n	80492 <pin_util_set_dir+0x12>
				PIOB->PIO_OER |= 1u << pin;
   804ca:	4804      	ldr	r0, [pc, #16]	; (804dc <pin_util_set_dir+0x5c>)
   804cc:	6903      	ldr	r3, [r0, #16]
   804ce:	fa02 f101 	lsl.w	r1, r2, r1
   804d2:	4319      	orrs	r1, r3
   804d4:	6101      	str	r1, [r0, #16]
   804d6:	4770      	bx	lr
   804d8:	400e0e00 	.word	0x400e0e00
   804dc:	400e1000 	.word	0x400e1000

000804e0 <pin_util_toggle>:

void pin_util_toggle(char port, uint8_t pin)
{
	switch (port) {
   804e0:	2841      	cmp	r0, #65	; 0x41
   804e2:	d109      	bne.n	804f8 <pin_util_toggle+0x18>
		case 'A':
		{
			uint32_t port_data = PIOA->PIO_ODSR;
   804e4:	4b06      	ldr	r3, [pc, #24]	; (80500 <pin_util_toggle+0x20>)
   804e6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
			if (port_data & (1u << pin))	PIOA->PIO_CODR = (1u << pin);
   804e8:	2301      	movs	r3, #1
   804ea:	fa03 f101 	lsl.w	r1, r3, r1
   804ee:	420a      	tst	r2, r1
   804f0:	d103      	bne.n	804fa <pin_util_toggle+0x1a>
			else							PIOA->PIO_SODR = port_data | (1u << pin);
   804f2:	4311      	orrs	r1, r2
   804f4:	4b02      	ldr	r3, [pc, #8]	; (80500 <pin_util_toggle+0x20>)
   804f6:	6319      	str	r1, [r3, #48]	; 0x30
   804f8:	4770      	bx	lr
			if (port_data & (1u << pin))	PIOA->PIO_CODR = (1u << pin);
   804fa:	4b01      	ldr	r3, [pc, #4]	; (80500 <pin_util_toggle+0x20>)
   804fc:	6359      	str	r1, [r3, #52]	; 0x34
   804fe:	4770      	bx	lr
   80500:	400e0e00 	.word	0x400e0e00

00080504 <pwm_config>:
	
	pwm_config(5);
	pwm_config(6);
}

void pwm_config(uint8_t ch_num){
   80504:	b430      	push	{r4, r5}
	
	PWM->PWM_ENA &= ~(1 << ch_num);
   80506:	4b10      	ldr	r3, [pc, #64]	; (80548 <pwm_config+0x44>)
   80508:	6859      	ldr	r1, [r3, #4]
   8050a:	2201      	movs	r2, #1
   8050c:	4082      	lsls	r2, r0
   8050e:	ea21 0102 	bic.w	r1, r1, r2
   80512:	6059      	str	r1, [r3, #4]
	// disable write protect for all register groups to enable configuration of pwm
	PWM->PWM_WPCR = ('P' << 24) + ('W' << 16) + ('M' << 8) + (0b1111111 << 2) + 0b00;
   80514:	490d      	ldr	r1, [pc, #52]	; (8054c <pwm_config+0x48>)
   80516:	f8c3 10e4 	str.w	r1, [r3, #228]	; 0xe4
	
	// clk gen?
	//PWM->PWM_CLK = PWM_CLK_DIVA(1) + PWM_CLK_DIVB(1) + PWM_CLK_PREA(1) + PWM_CLK_PREB(1);
	
	// select clock
	PWM->PWM_CH_NUM[ch_num].PWM_CMR = 0b0101; // select CLKA : 0b1011, select MCLK : 0b0000;
   8051a:	f100 0110 	add.w	r1, r0, #16
   8051e:	0149      	lsls	r1, r1, #5
   80520:	185c      	adds	r4, r3, r1
   80522:	2505      	movs	r5, #5
   80524:	505d      	str	r5, [r3, r1]
	
	// select period
	PWM->PWM_CH_NUM[ch_num].PWM_CPRD = CPRD;
   80526:	490a      	ldr	r1, [pc, #40]	; (80550 <pwm_config+0x4c>)
   80528:	6809      	ldr	r1, [r1, #0]
   8052a:	eb03 1040 	add.w	r0, r3, r0, lsl #5
   8052e:	f8c0 120c 	str.w	r1, [r0, #524]	; 0x20c
	
	// set duty cycle
	PWM->PWM_CH_NUM[ch_num].PWM_CDTY = CPRD - 1500 * 84 / 32;
   80532:	f6a1 7161 	subw	r1, r1, #3937	; 0xf61
   80536:	6061      	str	r1, [r4, #4]
	
	// set cmp mode
	//PWM->PWM_CH_NUM[ch_num].PWM_CMPM =
	
	// enable pwm channel
	PWM->PWM_ENA |= 1 << ch_num;
   80538:	6859      	ldr	r1, [r3, #4]
   8053a:	430a      	orrs	r2, r1
   8053c:	605a      	str	r2, [r3, #4]
	
	// lock write-protect
	PWM->PWM_WPCR = ('P' << 24) + ('W' << 16) + ('M' << 8) + (0b1111111 << 2) + 0b10;
   8053e:	4a05      	ldr	r2, [pc, #20]	; (80554 <pwm_config+0x50>)
   80540:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
   80544:	bc30      	pop	{r4, r5}
   80546:	4770      	bx	lr
   80548:	40094000 	.word	0x40094000
   8054c:	50574efc 	.word	0x50574efc
   80550:	20000004 	.word	0x20000004
   80554:	50574efe 	.word	0x50574efe

00080558 <init_pwm>:
void init_pwm(){
   80558:	b510      	push	{r4, lr}
	PIOC->PIO_PDR |= PIO_PDR_P19;
   8055a:	4b0e      	ldr	r3, [pc, #56]	; (80594 <init_pwm+0x3c>)
   8055c:	685a      	ldr	r2, [r3, #4]
   8055e:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   80562:	605a      	str	r2, [r3, #4]
	PIOC->PIO_PDR |= PIO_PDR_P18;
   80564:	685a      	ldr	r2, [r3, #4]
   80566:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
   8056a:	605a      	str	r2, [r3, #4]
	PIOC->PIO_ABSR |= PIO_ABSR_P19;
   8056c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   8056e:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   80572:	671a      	str	r2, [r3, #112]	; 0x70
	PIOC->PIO_ABSR |= PIO_ABSR_P18;
   80574:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   80576:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
   8057a:	671a      	str	r2, [r3, #112]	; 0x70
	PMC->PMC_PCR = (1 << 28) + (1 << 12) + 36;
   8057c:	4a06      	ldr	r2, [pc, #24]	; (80598 <init_pwm+0x40>)
   8057e:	f5a3 6340 	sub.w	r3, r3, #3072	; 0xc00
   80582:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	pwm_config(5);
   80586:	2005      	movs	r0, #5
   80588:	4c04      	ldr	r4, [pc, #16]	; (8059c <init_pwm+0x44>)
   8058a:	47a0      	blx	r4
	pwm_config(6);
   8058c:	2006      	movs	r0, #6
   8058e:	47a0      	blx	r4
   80590:	bd10      	pop	{r4, pc}
   80592:	bf00      	nop
   80594:	400e1200 	.word	0x400e1200
   80598:	10001024 	.word	0x10001024
   8059c:	00080505 	.word	0x00080505

000805a0 <pwm_set_dc>:

/*
error 1 on invalid us value
*/
uint8_t pwm_set_dc(uint8_t ch_num, uint32_t us_high){
	if (us_high >= 2000 || us_high <= 1000){
   805a0:	f2a1 32e9 	subw	r2, r1, #1001	; 0x3e9
   805a4:	f240 33e6 	movw	r3, #998	; 0x3e6
   805a8:	429a      	cmp	r2, r3
   805aa:	d818      	bhi.n	805de <pwm_set_dc+0x3e>
uint8_t pwm_set_dc(uint8_t ch_num, uint32_t us_high){
   805ac:	b410      	push	{r4}
		return 1;	
	}
	uint32_t period_us = CPRD * 32 / 84; // us
   805ae:	4b0d      	ldr	r3, [pc, #52]	; (805e4 <pwm_set_dc+0x44>)
   805b0:	681a      	ldr	r2, [r3, #0]
   805b2:	0153      	lsls	r3, r2, #5
   805b4:	089b      	lsrs	r3, r3, #2
   805b6:	4c0c      	ldr	r4, [pc, #48]	; (805e8 <pwm_set_dc+0x48>)
   805b8:	fba4 4303 	umull	r4, r3, r4, r3
   805bc:	089b      	lsrs	r3, r3, #2
	uint8_t duty_cycle_divisor = period_us / us_high;
   805be:	fbb3 f1f1 	udiv	r1, r3, r1
	
	//PWM->PWM_WPCR = ('P' << 24) + ('W' << 16) + ('M' << 8) + (0b1111111 << 2) + 0b00;
	//PWM->PWM_CH_NUM[ch_num].PWM_CDTY = CPRD - CPRD / duty_cycle_divisor;
	//PWM->PWM_WPCR = ('P' << 24) + ('W' << 16) + ('M' << 8) + (0b1111111 << 2) + 0b10;
	
	PWM->PWM_CH_NUM[ch_num].PWM_CDTYUPD = CPRD - CPRD / duty_cycle_divisor;
   805c2:	b2c9      	uxtb	r1, r1
   805c4:	fbb2 f1f1 	udiv	r1, r2, r1
   805c8:	1a51      	subs	r1, r2, r1
   805ca:	0140      	lsls	r0, r0, #5
   805cc:	f100 2040 	add.w	r0, r0, #1073758208	; 0x40004000
   805d0:	f500 2010 	add.w	r0, r0, #589824	; 0x90000
   805d4:	f8c0 1208 	str.w	r1, [r0, #520]	; 0x208
	
	return 0;
   805d8:	2000      	movs	r0, #0
}
   805da:	bc10      	pop	{r4}
   805dc:	4770      	bx	lr
		return 1;	
   805de:	2001      	movs	r0, #1
   805e0:	4770      	bx	lr
   805e2:	bf00      	nop
   805e4:	20000004 	.word	0x20000004
   805e8:	30c30c31 	.word	0x30c30c31

000805ec <pwm_joystick_read>:

void pwm_joystick_read(uint8_t dir){
   805ec:	b508      	push	{r3, lr}
	uint8_t joystick_delta = 50;
	
	if (dir == 3){
   805ee:	2803      	cmp	r0, #3
   805f0:	d002      	beq.n	805f8 <pwm_joystick_read+0xc>
		// right
		servo_pos_us += joystick_delta;
		if(pwm_set_dc(5, servo_pos_us) != 0) servo_pos_us -= joystick_delta; // out of bounds correction
	} else if (dir == 4){
   805f2:	2804      	cmp	r0, #4
   805f4:	d00e      	beq.n	80614 <pwm_joystick_read+0x28>
   805f6:	bd08      	pop	{r3, pc}
		servo_pos_us += joystick_delta;
   805f8:	4b0d      	ldr	r3, [pc, #52]	; (80630 <pwm_joystick_read+0x44>)
   805fa:	6859      	ldr	r1, [r3, #4]
   805fc:	3132      	adds	r1, #50	; 0x32
   805fe:	6059      	str	r1, [r3, #4]
		if(pwm_set_dc(5, servo_pos_us) != 0) servo_pos_us -= joystick_delta; // out of bounds correction
   80600:	2005      	movs	r0, #5
   80602:	4b0c      	ldr	r3, [pc, #48]	; (80634 <pwm_joystick_read+0x48>)
   80604:	4798      	blx	r3
   80606:	2800      	cmp	r0, #0
   80608:	d0f5      	beq.n	805f6 <pwm_joystick_read+0xa>
   8060a:	4a09      	ldr	r2, [pc, #36]	; (80630 <pwm_joystick_read+0x44>)
   8060c:	6853      	ldr	r3, [r2, #4]
   8060e:	3b32      	subs	r3, #50	; 0x32
   80610:	6053      	str	r3, [r2, #4]
   80612:	bd08      	pop	{r3, pc}
		// left
		servo_pos_us -= joystick_delta;
   80614:	4b06      	ldr	r3, [pc, #24]	; (80630 <pwm_joystick_read+0x44>)
   80616:	6859      	ldr	r1, [r3, #4]
   80618:	3932      	subs	r1, #50	; 0x32
   8061a:	6059      	str	r1, [r3, #4]
		if(pwm_set_dc(5, servo_pos_us) != 0) servo_pos_us += joystick_delta; // out of bounds correction
   8061c:	2005      	movs	r0, #5
   8061e:	4b05      	ldr	r3, [pc, #20]	; (80634 <pwm_joystick_read+0x48>)
   80620:	4798      	blx	r3
   80622:	2800      	cmp	r0, #0
   80624:	d0e7      	beq.n	805f6 <pwm_joystick_read+0xa>
   80626:	4a02      	ldr	r2, [pc, #8]	; (80630 <pwm_joystick_read+0x44>)
   80628:	6853      	ldr	r3, [r2, #4]
   8062a:	3332      	adds	r3, #50	; 0x32
   8062c:	6053      	str	r3, [r2, #4]
	}
}
   8062e:	e7e2      	b.n	805f6 <pwm_joystick_read+0xa>
   80630:	20000004 	.word	0x20000004
   80634:	000805a1 	.word	0x000805a1

00080638 <adc_config>:
void adc_config(){
	
	uint8_t ch_num = 7;
	
	// disable write protection
	ADC->ADC_WPMR = ('A' << 24) + ('D' << 16) + ('C' << 8) + 0b0;
   80638:	4b08      	ldr	r3, [pc, #32]	; (8065c <adc_config+0x24>)
   8063a:	4a09      	ldr	r2, [pc, #36]	; (80660 <adc_config+0x28>)
   8063c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	ANACH: no change by default
	TRACKTIM: (Tracking time = (TRACKTIM + 1) * adc_clock_periods)
	TRANSFER: (Transfer period = (TRANSFER*2 + 3) * adc_clock_periods)
	USEQ: Normal mode by default
	*/
	ADC->ADC_MR = 1 << 7; // enable free run
   80640:	2280      	movs	r2, #128	; 0x80
   80642:	605a      	str	r2, [r3, #4]
	
	// interrupt on negedge
	if(1){
		// interrupt enable
		ADC->ADC_IER = 1 << 26; // trigger on comparison event
   80644:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
   80648:	6259      	str	r1, [r3, #36]	; 0x24
		
		// enable tag in extended mode register for channel numbers in output
		ADC->ADC_EMR = (1 << 24) + (7 << 4) + 0x3; // tri
   8064a:	4906      	ldr	r1, [pc, #24]	; (80664 <adc_config+0x2c>)
   8064c:	6419      	str	r1, [r3, #64]	; 0x40
		
		// set threshold values
		uint16_t hig_th = 0xffff;
		uint16_t low_th = 0x0050;
		ADC->ADC_CWR = (hig_th << 16) + low_th;	
   8064e:	4906      	ldr	r1, [pc, #24]	; (80668 <adc_config+0x30>)
   80650:	6459      	str	r1, [r3, #68]	; 0x44
	}
	
	// channel enable
	ADC->ADC_CHER = 1 << ch_num;
   80652:	611a      	str	r2, [r3, #16]
	//ADC->ADC_CHDR = ~(1 << ch_num); // disable other channels for freerun mode
	
	// enable write protection
	ADC->ADC_WPMR = ('A' << 24) + ('D' << 16) + ('C' << 8) + 0b1;
   80654:	4a05      	ldr	r2, [pc, #20]	; (8066c <adc_config+0x34>)
   80656:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   8065a:	4770      	bx	lr
   8065c:	400c0000 	.word	0x400c0000
   80660:	41444300 	.word	0x41444300
   80664:	01000073 	.word	0x01000073
   80668:	ffff0050 	.word	0xffff0050
   8066c:	41444301 	.word	0x41444301

00080670 <init_adc>:
void init_adc(){
   80670:	b508      	push	{r3, lr}
	PMC->PMC_PCR = (1 << 28) + (1 << 12) + 37;
   80672:	4a05      	ldr	r2, [pc, #20]	; (80688 <init_adc+0x18>)
   80674:	4b05      	ldr	r3, [pc, #20]	; (8068c <init_adc+0x1c>)
   80676:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	adc_config();
   8067a:	4b05      	ldr	r3, [pc, #20]	; (80690 <init_adc+0x20>)
   8067c:	4798      	blx	r3
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   8067e:	2220      	movs	r2, #32
   80680:	4b04      	ldr	r3, [pc, #16]	; (80694 <init_adc+0x24>)
   80682:	605a      	str	r2, [r3, #4]
   80684:	bd08      	pop	{r3, pc}
   80686:	bf00      	nop
   80688:	10001025 	.word	0x10001025
   8068c:	400e0600 	.word	0x400e0600
   80690:	00080639 	.word	0x00080639
   80694:	e000e100 	.word	0xe000e100

00080698 <adc_read_lcdr>:
}



uint16_t adc_read_lcdr(uint8_t ch_num){
   80698:	b508      	push	{r3, lr}
	// control register: ADC_CR, START bits to begin conversion
	ADC->ADC_CR = 0b10;
   8069a:	4b08      	ldr	r3, [pc, #32]	; (806bc <adc_read_lcdr+0x24>)
   8069c:	2202      	movs	r2, #2
   8069e:	601a      	str	r2, [r3, #0]
	
	// wait?
	// eventually wait for transfer period and conversion period
	
	uint32_t adc_data = ADC->ADC_LCDR;
   806a0:	6a1b      	ldr	r3, [r3, #32]
		
	// channel data check
	uint32_t adc_data_channel = (adc_data & (0b1111 << 12)) >> 12;
   806a2:	f3c3 3203 	ubfx	r2, r3, #12, #4
	if(adc_data_channel != ch_num){
   806a6:	4282      	cmp	r2, r0
   806a8:	d102      	bne.n	806b0 <adc_read_lcdr+0x18>
		printf("\n\rData read from wrong channel (ch_num: %d)", ch_num);
		return 0;
	}
	
	// Last converted data register: ADC_LCDR
	return (adc_data & (0xfff));
   806aa:	f3c3 000b 	ubfx	r0, r3, #0, #12
}
   806ae:	bd08      	pop	{r3, pc}
   806b0:	4601      	mov	r1, r0
		printf("\n\rData read from wrong channel (ch_num: %d)", ch_num);
   806b2:	4803      	ldr	r0, [pc, #12]	; (806c0 <adc_read_lcdr+0x28>)
   806b4:	4b03      	ldr	r3, [pc, #12]	; (806c4 <adc_read_lcdr+0x2c>)
   806b6:	4798      	blx	r3
		return 0;
   806b8:	2000      	movs	r0, #0
   806ba:	bd08      	pop	{r3, pc}
   806bc:	400c0000 	.word	0x400c0000
   806c0:	00080d0c 	.word	0x00080d0c
   806c4:	00080a2d 	.word	0x00080a2d

000806c8 <ADC_Handler>:

uint16_t adc_read(uint8_t ch_num) {
	return ADC->ADC_CDR[ch_num];
}

void ADC_Handler(void){
   806c8:	b508      	push	{r3, lr}
	uint16_t adc_data = adc_read_lcdr(7);
   806ca:	2007      	movs	r0, #7
   806cc:	4b05      	ldr	r3, [pc, #20]	; (806e4 <ADC_Handler+0x1c>)
   806ce:	4798      	blx	r3
	printf("INTERRIPt, adc: %x\n\r", adc_data);
   806d0:	4601      	mov	r1, r0
   806d2:	4805      	ldr	r0, [pc, #20]	; (806e8 <ADC_Handler+0x20>)
   806d4:	4b05      	ldr	r3, [pc, #20]	; (806ec <ADC_Handler+0x24>)
   806d6:	4798      	blx	r3
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   806d8:	2220      	movs	r2, #32
   806da:	4b05      	ldr	r3, [pc, #20]	; (806f0 <ADC_Handler+0x28>)
   806dc:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
   806e0:	bd08      	pop	{r3, pc}
   806e2:	bf00      	nop
   806e4:	00080699 	.word	0x00080699
   806e8:	00080d38 	.word	0x00080d38
   806ec:	00080a2d 	.word	0x00080a2d
   806f0:	e000e100 	.word	0xe000e100

000806f4 <delay>:
#include "adc_driver.h"

#define F_CPU 4000

void delay(uint32_t ms){
	for(uint32_t i=0; i<F_CPU * ms / 4; i++){__NOP();}
   806f4:	2200      	movs	r2, #0
   806f6:	e001      	b.n	806fc <delay+0x8>
   806f8:	bf00      	nop
   806fa:	3201      	adds	r2, #1
   806fc:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
   80700:	fb03 f300 	mul.w	r3, r3, r0
   80704:	ebb2 0f93 	cmp.w	r2, r3, lsr #2
   80708:	d3f6      	bcc.n	806f8 <delay+0x4>
}
   8070a:	4770      	bx	lr

0008070c <init>:

void init()
{
   8070c:	b510      	push	{r4, lr}
	SystemInit();
   8070e:	4b0f      	ldr	r3, [pc, #60]	; (8074c <init+0x40>)
   80710:	4798      	blx	r3
	WDT->WDT_MR = WDT_MR_WDDIS;
   80712:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80716:	4b0e      	ldr	r3, [pc, #56]	; (80750 <init+0x44>)
   80718:	605a      	str	r2, [r3, #4]
	pin_util_set_dir('A', 19, OUTPUT_ENABLE);
   8071a:	2201      	movs	r2, #1
   8071c:	2113      	movs	r1, #19
   8071e:	2041      	movs	r0, #65	; 0x41
   80720:	4c0c      	ldr	r4, [pc, #48]	; (80754 <init+0x48>)
   80722:	47a0      	blx	r4
	pin_util_set_dir('A', 20, OUTPUT_ENABLE);
   80724:	2201      	movs	r2, #1
   80726:	2114      	movs	r1, #20
   80728:	2041      	movs	r0, #65	; 0x41
   8072a:	47a0      	blx	r4
	configure_uart();
   8072c:	4b0a      	ldr	r3, [pc, #40]	; (80758 <init+0x4c>)
   8072e:	4798      	blx	r3
	uint8_t ret = can_init_def_tx_rx_mb();
   80730:	4b0a      	ldr	r3, [pc, #40]	; (8075c <init+0x50>)
   80732:	4798      	blx	r3
	if(ret == 1) printf("can init failed");
   80734:	2801      	cmp	r0, #1
   80736:	d004      	beq.n	80742 <init+0x36>
	init_pwm();
   80738:	4b09      	ldr	r3, [pc, #36]	; (80760 <init+0x54>)
   8073a:	4798      	blx	r3
	init_adc();
   8073c:	4b09      	ldr	r3, [pc, #36]	; (80764 <init+0x58>)
   8073e:	4798      	blx	r3
   80740:	bd10      	pop	{r4, pc}
	if(ret == 1) printf("can init failed");
   80742:	4809      	ldr	r0, [pc, #36]	; (80768 <init+0x5c>)
   80744:	4b09      	ldr	r3, [pc, #36]	; (8076c <init+0x60>)
   80746:	4798      	blx	r3
   80748:	e7f6      	b.n	80738 <init+0x2c>
   8074a:	bf00      	nop
   8074c:	000803dd 	.word	0x000803dd
   80750:	400e1a50 	.word	0x400e1a50
   80754:	00080481 	.word	0x00080481
   80758:	00080a51 	.word	0x00080a51
   8075c:	00080245 	.word	0x00080245
   80760:	00080559 	.word	0x00080559
   80764:	00080671 	.word	0x00080671
   80768:	00080d50 	.word	0x00080d50
   8076c:	00080a2d 	.word	0x00080a2d

00080770 <main>:
}

int main(void)
{
   80770:	b508      	push	{r3, lr}
	init();
   80772:	4b07      	ldr	r3, [pc, #28]	; (80790 <main+0x20>)
   80774:	4798      	blx	r3
	
    while (1) 
    {
		pin_util_toggle('A', 19);
   80776:	2113      	movs	r1, #19
   80778:	2041      	movs	r0, #65	; 0x41
   8077a:	4c06      	ldr	r4, [pc, #24]	; (80794 <main+0x24>)
   8077c:	47a0      	blx	r4
		pin_util_toggle('A', 20);
   8077e:	2114      	movs	r1, #20
   80780:	2041      	movs	r0, #65	; 0x41
   80782:	47a0      	blx	r4
		msg.data[3] = 0x44;
		int ret = can_send(&msg, 0);
		//if (ret != 0) printf(" can tx mb busy");
		*/
		//pwm_set_dc(5, 1999);
		delay(500);
   80784:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
   80788:	4b03      	ldr	r3, [pc, #12]	; (80798 <main+0x28>)
   8078a:	4798      	blx	r3
   8078c:	e7f3      	b.n	80776 <main+0x6>
   8078e:	bf00      	nop
   80790:	0008070d 	.word	0x0008070d
   80794:	000804e1 	.word	0x000804e1
   80798:	000806f5 	.word	0x000806f5

0008079c <printchar>:
#include "uart.h"


//insert function to print to here
static void printchar(char **str, int c)
{
   8079c:	b508      	push	{r3, lr}
	(void) uart_putchar(c);  //Send characters to uart
   8079e:	b2c8      	uxtb	r0, r1
   807a0:	4b01      	ldr	r3, [pc, #4]	; (807a8 <printchar+0xc>)
   807a2:	4798      	blx	r3
   807a4:	bd08      	pop	{r3, pc}
   807a6:	bf00      	nop
   807a8:	00080ab9 	.word	0x00080ab9

000807ac <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
   807ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   807b0:	4607      	mov	r7, r0
   807b2:	460e      	mov	r6, r1
	register int pc = 0, padchar = ' ';

	if (width > 0) {
   807b4:	1e15      	subs	r5, r2, #0
   807b6:	dd02      	ble.n	807be <prints+0x12>
   807b8:	460a      	mov	r2, r1
   807ba:	2100      	movs	r1, #0
   807bc:	e004      	b.n	807c8 <prints+0x1c>
	register int pc = 0, padchar = ' ';
   807be:	f04f 0820 	mov.w	r8, #32
   807c2:	e00e      	b.n	807e2 <prints+0x36>
		register int len = 0;
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
   807c4:	3101      	adds	r1, #1
   807c6:	3201      	adds	r2, #1
   807c8:	7810      	ldrb	r0, [r2, #0]
   807ca:	2800      	cmp	r0, #0
   807cc:	d1fa      	bne.n	807c4 <prints+0x18>
		if (len >= width) width = 0;
   807ce:	42a9      	cmp	r1, r5
   807d0:	da01      	bge.n	807d6 <prints+0x2a>
		else width -= len;
   807d2:	1a6d      	subs	r5, r5, r1
   807d4:	e000      	b.n	807d8 <prints+0x2c>
		if (len >= width) width = 0;
   807d6:	2500      	movs	r5, #0
		if (pad & PAD_ZERO) padchar = '0';
   807d8:	f013 0f02 	tst.w	r3, #2
   807dc:	d106      	bne.n	807ec <prints+0x40>
	register int pc = 0, padchar = ' ';
   807de:	f04f 0820 	mov.w	r8, #32
	}
	if (!(pad & PAD_RIGHT)) {
   807e2:	f013 0401 	ands.w	r4, r3, #1
   807e6:	d00a      	beq.n	807fe <prints+0x52>
	register int pc = 0, padchar = ' ';
   807e8:	2400      	movs	r4, #0
   807ea:	e010      	b.n	8080e <prints+0x62>
		if (pad & PAD_ZERO) padchar = '0';
   807ec:	f04f 0830 	mov.w	r8, #48	; 0x30
   807f0:	e7f7      	b.n	807e2 <prints+0x36>
		for ( ; width > 0; --width) {
			printchar (out, padchar);
   807f2:	4641      	mov	r1, r8
   807f4:	4638      	mov	r0, r7
   807f6:	4b0d      	ldr	r3, [pc, #52]	; (8082c <prints+0x80>)
   807f8:	4798      	blx	r3
			++pc;
   807fa:	3401      	adds	r4, #1
		for ( ; width > 0; --width) {
   807fc:	3d01      	subs	r5, #1
   807fe:	2d00      	cmp	r5, #0
   80800:	dcf7      	bgt.n	807f2 <prints+0x46>
   80802:	e004      	b.n	8080e <prints+0x62>
		}
	}
	for ( ; *string ; ++string) {
		printchar (out, *string);
   80804:	4638      	mov	r0, r7
   80806:	4b09      	ldr	r3, [pc, #36]	; (8082c <prints+0x80>)
   80808:	4798      	blx	r3
		++pc;
   8080a:	3401      	adds	r4, #1
	for ( ; *string ; ++string) {
   8080c:	3601      	adds	r6, #1
   8080e:	7831      	ldrb	r1, [r6, #0]
   80810:	2900      	cmp	r1, #0
   80812:	d1f7      	bne.n	80804 <prints+0x58>
   80814:	e005      	b.n	80822 <prints+0x76>
	}
	for ( ; width > 0; --width) {
		printchar (out, padchar);
   80816:	4641      	mov	r1, r8
   80818:	4638      	mov	r0, r7
   8081a:	4b04      	ldr	r3, [pc, #16]	; (8082c <prints+0x80>)
   8081c:	4798      	blx	r3
		++pc;
   8081e:	3401      	adds	r4, #1
	for ( ; width > 0; --width) {
   80820:	3d01      	subs	r5, #1
   80822:	2d00      	cmp	r5, #0
   80824:	dcf7      	bgt.n	80816 <prints+0x6a>
	}

	return pc;
}
   80826:	4620      	mov	r0, r4
   80828:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8082c:	0008079d 	.word	0x0008079d

00080830 <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
   80830:	b5f0      	push	{r4, r5, r6, r7, lr}
   80832:	b085      	sub	sp, #20
   80834:	4607      	mov	r7, r0
   80836:	980c      	ldr	r0, [sp, #48]	; 0x30
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
	register unsigned int u = i;

	if (i == 0) {
   80838:	b151      	cbz	r1, 80850 <printi+0x20>
   8083a:	461e      	mov	r6, r3
   8083c:	460c      	mov	r4, r1
		print_buf[0] = '0';
		print_buf[1] = '\0';
		return prints (out, print_buf, width, pad);
	}

	if (sg && b == 10 && i < 0) {
   8083e:	b113      	cbz	r3, 80846 <printi+0x16>
   80840:	2a0a      	cmp	r2, #10
   80842:	d012      	beq.n	8086a <printi+0x3a>
	register int t, neg = 0, pc = 0;
   80844:	2600      	movs	r6, #0
		neg = 1;
		u = -i;
	}

	s = print_buf + PRINT_BUF_LEN-1;
	*s = '\0';
   80846:	ad04      	add	r5, sp, #16
   80848:	2300      	movs	r3, #0
   8084a:	f805 3d01 	strb.w	r3, [r5, #-1]!

	while (u) {
   8084e:	e018      	b.n	80882 <printi+0x52>
		print_buf[0] = '0';
   80850:	2330      	movs	r3, #48	; 0x30
   80852:	f88d 3004 	strb.w	r3, [sp, #4]
		print_buf[1] = '\0';
   80856:	2300      	movs	r3, #0
   80858:	f88d 3005 	strb.w	r3, [sp, #5]
		return prints (out, print_buf, width, pad);
   8085c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8085e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   80860:	a901      	add	r1, sp, #4
   80862:	4638      	mov	r0, r7
   80864:	4c1b      	ldr	r4, [pc, #108]	; (808d4 <printi+0xa4>)
   80866:	47a0      	blx	r4
   80868:	e029      	b.n	808be <printi+0x8e>
	if (sg && b == 10 && i < 0) {
   8086a:	2900      	cmp	r1, #0
   8086c:	db01      	blt.n	80872 <printi+0x42>
	register int t, neg = 0, pc = 0;
   8086e:	2600      	movs	r6, #0
   80870:	e7e9      	b.n	80846 <printi+0x16>
		u = -i;
   80872:	424c      	negs	r4, r1
		neg = 1;
   80874:	2601      	movs	r6, #1
   80876:	e7e6      	b.n	80846 <printi+0x16>
		t = u % b;
		if( t >= 10 )
			t += letbase - '0' - 10;
		*--s = t + '0';
   80878:	3330      	adds	r3, #48	; 0x30
   8087a:	f805 3d01 	strb.w	r3, [r5, #-1]!
		u /= b;
   8087e:	fbb4 f4f2 	udiv	r4, r4, r2
	while (u) {
   80882:	b14c      	cbz	r4, 80898 <printi+0x68>
		t = u % b;
   80884:	fbb4 f3f2 	udiv	r3, r4, r2
   80888:	fb02 4313 	mls	r3, r2, r3, r4
		if( t >= 10 )
   8088c:	2b09      	cmp	r3, #9
   8088e:	ddf3      	ble.n	80878 <printi+0x48>
			t += letbase - '0' - 10;
   80890:	f1a0 013a 	sub.w	r1, r0, #58	; 0x3a
   80894:	440b      	add	r3, r1
   80896:	e7ef      	b.n	80878 <printi+0x48>
	}

	if (neg) {
   80898:	b156      	cbz	r6, 808b0 <printi+0x80>
		if( width && (pad & PAD_ZERO) ) {
   8089a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   8089c:	b11b      	cbz	r3, 808a6 <printi+0x76>
   8089e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   808a0:	f013 0f02 	tst.w	r3, #2
   808a4:	d10d      	bne.n	808c2 <printi+0x92>
			printchar (out, '-');
			++pc;
			--width;
		}
		else {
			*--s = '-';
   808a6:	232d      	movs	r3, #45	; 0x2d
   808a8:	f805 3c01 	strb.w	r3, [r5, #-1]
   808ac:	3d01      	subs	r5, #1
	register int t, neg = 0, pc = 0;
   808ae:	2600      	movs	r6, #0
		}
	}

	return pc + prints (out, s, width, pad);
   808b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   808b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   808b4:	4629      	mov	r1, r5
   808b6:	4638      	mov	r0, r7
   808b8:	4c06      	ldr	r4, [pc, #24]	; (808d4 <printi+0xa4>)
   808ba:	47a0      	blx	r4
   808bc:	4430      	add	r0, r6
}
   808be:	b005      	add	sp, #20
   808c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
			printchar (out, '-');
   808c2:	212d      	movs	r1, #45	; 0x2d
   808c4:	4638      	mov	r0, r7
   808c6:	4b04      	ldr	r3, [pc, #16]	; (808d8 <printi+0xa8>)
   808c8:	4798      	blx	r3
			--width;
   808ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   808cc:	3b01      	subs	r3, #1
   808ce:	930a      	str	r3, [sp, #40]	; 0x28
   808d0:	e7ee      	b.n	808b0 <printi+0x80>
   808d2:	bf00      	nop
   808d4:	000807ad 	.word	0x000807ad
   808d8:	0008079d 	.word	0x0008079d

000808dc <print>:

static int print( char **out, const char *format, va_list args )
{
   808dc:	b5f0      	push	{r4, r5, r6, r7, lr}
   808de:	b089      	sub	sp, #36	; 0x24
   808e0:	4606      	mov	r6, r0
   808e2:	460c      	mov	r4, r1
   808e4:	9205      	str	r2, [sp, #20]
	register int width, pad;
	register int pc = 0;
   808e6:	2500      	movs	r5, #0
	char scr[2];

	for (; *format != 0; ++format) {
   808e8:	e081      	b.n	809ee <print+0x112>
			++format;
			width = pad = 0;
			if (*format == '\0') break;
			if (*format == '%') goto out;
			if (*format == '-') {
				++format;
   808ea:	1ca2      	adds	r2, r4, #2
				pad = PAD_RIGHT;
   808ec:	2301      	movs	r3, #1
   808ee:	e08b      	b.n	80a08 <print+0x12c>
			}
			while (*format == '0') {
				++format;
   808f0:	3401      	adds	r4, #1
				pad |= PAD_ZERO;
   808f2:	f043 0302 	orr.w	r3, r3, #2
			while (*format == '0') {
   808f6:	7822      	ldrb	r2, [r4, #0]
   808f8:	2a30      	cmp	r2, #48	; 0x30
   808fa:	d0f9      	beq.n	808f0 <print+0x14>
   808fc:	2200      	movs	r2, #0
   808fe:	e006      	b.n	8090e <print+0x32>
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
				width *= 10;
   80900:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   80904:	0050      	lsls	r0, r2, #1
				width += *format - '0';
   80906:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   8090a:	4402      	add	r2, r0
			for ( ; *format >= '0' && *format <= '9'; ++format) {
   8090c:	3401      	adds	r4, #1
   8090e:	7821      	ldrb	r1, [r4, #0]
   80910:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
   80914:	b2c0      	uxtb	r0, r0
   80916:	2809      	cmp	r0, #9
   80918:	d9f2      	bls.n	80900 <print+0x24>
			}
			if( *format == 's' ) {
   8091a:	2973      	cmp	r1, #115	; 0x73
   8091c:	d018      	beq.n	80950 <print+0x74>
				register char *s = (char *)va_arg( args, int );
				pc += prints (out, s?s:"(null)", width, pad);
				continue;
			}
			if( *format == 'd' ) {
   8091e:	2964      	cmp	r1, #100	; 0x64
   80920:	d022      	beq.n	80968 <print+0x8c>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
				continue;
			}
			if( *format == 'x' ) {
   80922:	2978      	cmp	r1, #120	; 0x78
   80924:	d02f      	beq.n	80986 <print+0xaa>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
				continue;
			}
			if( *format == 'X' ) {
   80926:	2958      	cmp	r1, #88	; 0x58
   80928:	d03c      	beq.n	809a4 <print+0xc8>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
				continue;
			}
			if( *format == 'u' ) {
   8092a:	2975      	cmp	r1, #117	; 0x75
   8092c:	d049      	beq.n	809c2 <print+0xe6>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
				continue;
			}
			if( *format == 'c' ) {
   8092e:	2963      	cmp	r1, #99	; 0x63
   80930:	d15c      	bne.n	809ec <print+0x110>
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
   80932:	9905      	ldr	r1, [sp, #20]
   80934:	1d08      	adds	r0, r1, #4
   80936:	9005      	str	r0, [sp, #20]
   80938:	7809      	ldrb	r1, [r1, #0]
   8093a:	f88d 101c 	strb.w	r1, [sp, #28]
				scr[1] = '\0';
   8093e:	2100      	movs	r1, #0
   80940:	f88d 101d 	strb.w	r1, [sp, #29]
				pc += prints (out, scr, width, pad);
   80944:	a907      	add	r1, sp, #28
   80946:	4630      	mov	r0, r6
   80948:	4f34      	ldr	r7, [pc, #208]	; (80a1c <print+0x140>)
   8094a:	47b8      	blx	r7
   8094c:	4405      	add	r5, r0
				continue;
   8094e:	e04d      	b.n	809ec <print+0x110>
				register char *s = (char *)va_arg( args, int );
   80950:	9905      	ldr	r1, [sp, #20]
   80952:	1d08      	adds	r0, r1, #4
   80954:	9005      	str	r0, [sp, #20]
   80956:	6809      	ldr	r1, [r1, #0]
				pc += prints (out, s?s:"(null)", width, pad);
   80958:	b121      	cbz	r1, 80964 <print+0x88>
   8095a:	4630      	mov	r0, r6
   8095c:	4f2f      	ldr	r7, [pc, #188]	; (80a1c <print+0x140>)
   8095e:	47b8      	blx	r7
   80960:	4405      	add	r5, r0
				continue;
   80962:	e043      	b.n	809ec <print+0x110>
				pc += prints (out, s?s:"(null)", width, pad);
   80964:	492e      	ldr	r1, [pc, #184]	; (80a20 <print+0x144>)
   80966:	e7f8      	b.n	8095a <print+0x7e>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
   80968:	9905      	ldr	r1, [sp, #20]
   8096a:	1d08      	adds	r0, r1, #4
   8096c:	9005      	str	r0, [sp, #20]
   8096e:	6809      	ldr	r1, [r1, #0]
   80970:	2061      	movs	r0, #97	; 0x61
   80972:	9002      	str	r0, [sp, #8]
   80974:	9301      	str	r3, [sp, #4]
   80976:	9200      	str	r2, [sp, #0]
   80978:	2301      	movs	r3, #1
   8097a:	220a      	movs	r2, #10
   8097c:	4630      	mov	r0, r6
   8097e:	4f29      	ldr	r7, [pc, #164]	; (80a24 <print+0x148>)
   80980:	47b8      	blx	r7
   80982:	4405      	add	r5, r0
				continue;
   80984:	e032      	b.n	809ec <print+0x110>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
   80986:	9905      	ldr	r1, [sp, #20]
   80988:	1d08      	adds	r0, r1, #4
   8098a:	9005      	str	r0, [sp, #20]
   8098c:	6809      	ldr	r1, [r1, #0]
   8098e:	2061      	movs	r0, #97	; 0x61
   80990:	9002      	str	r0, [sp, #8]
   80992:	9301      	str	r3, [sp, #4]
   80994:	9200      	str	r2, [sp, #0]
   80996:	2300      	movs	r3, #0
   80998:	2210      	movs	r2, #16
   8099a:	4630      	mov	r0, r6
   8099c:	4f21      	ldr	r7, [pc, #132]	; (80a24 <print+0x148>)
   8099e:	47b8      	blx	r7
   809a0:	4405      	add	r5, r0
				continue;
   809a2:	e023      	b.n	809ec <print+0x110>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
   809a4:	9905      	ldr	r1, [sp, #20]
   809a6:	1d08      	adds	r0, r1, #4
   809a8:	9005      	str	r0, [sp, #20]
   809aa:	6809      	ldr	r1, [r1, #0]
   809ac:	2041      	movs	r0, #65	; 0x41
   809ae:	9002      	str	r0, [sp, #8]
   809b0:	9301      	str	r3, [sp, #4]
   809b2:	9200      	str	r2, [sp, #0]
   809b4:	2300      	movs	r3, #0
   809b6:	2210      	movs	r2, #16
   809b8:	4630      	mov	r0, r6
   809ba:	4f1a      	ldr	r7, [pc, #104]	; (80a24 <print+0x148>)
   809bc:	47b8      	blx	r7
   809be:	4405      	add	r5, r0
				continue;
   809c0:	e014      	b.n	809ec <print+0x110>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
   809c2:	9905      	ldr	r1, [sp, #20]
   809c4:	1d08      	adds	r0, r1, #4
   809c6:	9005      	str	r0, [sp, #20]
   809c8:	6809      	ldr	r1, [r1, #0]
   809ca:	2061      	movs	r0, #97	; 0x61
   809cc:	9002      	str	r0, [sp, #8]
   809ce:	9301      	str	r3, [sp, #4]
   809d0:	9200      	str	r2, [sp, #0]
   809d2:	2300      	movs	r3, #0
   809d4:	220a      	movs	r2, #10
   809d6:	4630      	mov	r0, r6
   809d8:	4f12      	ldr	r7, [pc, #72]	; (80a24 <print+0x148>)
   809da:	47b8      	blx	r7
   809dc:	4405      	add	r5, r0
				continue;
   809de:	e005      	b.n	809ec <print+0x110>
			++format;
   809e0:	4614      	mov	r4, r2
			}
		}
		else {
		out:
			printchar (out, *format);
   809e2:	7821      	ldrb	r1, [r4, #0]
   809e4:	4630      	mov	r0, r6
   809e6:	4b10      	ldr	r3, [pc, #64]	; (80a28 <print+0x14c>)
   809e8:	4798      	blx	r3
			++pc;
   809ea:	3501      	adds	r5, #1
	for (; *format != 0; ++format) {
   809ec:	3401      	adds	r4, #1
   809ee:	7823      	ldrb	r3, [r4, #0]
   809f0:	b163      	cbz	r3, 80a0c <print+0x130>
		if (*format == '%') {
   809f2:	2b25      	cmp	r3, #37	; 0x25
   809f4:	d1f5      	bne.n	809e2 <print+0x106>
			++format;
   809f6:	1c62      	adds	r2, r4, #1
			if (*format == '\0') break;
   809f8:	7863      	ldrb	r3, [r4, #1]
   809fa:	b13b      	cbz	r3, 80a0c <print+0x130>
			if (*format == '%') goto out;
   809fc:	2b25      	cmp	r3, #37	; 0x25
   809fe:	d0ef      	beq.n	809e0 <print+0x104>
			if (*format == '-') {
   80a00:	2b2d      	cmp	r3, #45	; 0x2d
   80a02:	f43f af72 	beq.w	808ea <print+0xe>
			width = pad = 0;
   80a06:	2300      	movs	r3, #0
   80a08:	4614      	mov	r4, r2
   80a0a:	e774      	b.n	808f6 <print+0x1a>
		}
	}
	if (out) **out = '\0';
   80a0c:	b116      	cbz	r6, 80a14 <print+0x138>
   80a0e:	6833      	ldr	r3, [r6, #0]
   80a10:	2200      	movs	r2, #0
   80a12:	701a      	strb	r2, [r3, #0]
	va_end( args );
	return pc;
}
   80a14:	4628      	mov	r0, r5
   80a16:	b009      	add	sp, #36	; 0x24
   80a18:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80a1a:	bf00      	nop
   80a1c:	000807ad 	.word	0x000807ad
   80a20:	00080d60 	.word	0x00080d60
   80a24:	00080831 	.word	0x00080831
   80a28:	0008079d 	.word	0x0008079d

00080a2c <printf>:

int printf(const char *format, ...)
{
   80a2c:	b40f      	push	{r0, r1, r2, r3}
   80a2e:	b500      	push	{lr}
   80a30:	b083      	sub	sp, #12
   80a32:	aa04      	add	r2, sp, #16
   80a34:	f852 1b04 	ldr.w	r1, [r2], #4
        va_list args;
        
        va_start( args, format );
   80a38:	9201      	str	r2, [sp, #4]
        return print( 0, format, args );
   80a3a:	2000      	movs	r0, #0
   80a3c:	4b03      	ldr	r3, [pc, #12]	; (80a4c <printf+0x20>)
   80a3e:	4798      	blx	r3
}
   80a40:	b003      	add	sp, #12
   80a42:	f85d eb04 	ldr.w	lr, [sp], #4
   80a46:	b004      	add	sp, #16
   80a48:	4770      	bx	lr
   80a4a:	bf00      	nop
   80a4c:	000808dd 	.word	0x000808dd

00080a50 <configure_uart>:
	uint32_t ul_sr;

/*
Initialize UART ring buffer as empty
*/
rx_buffer.head=0;
   80a50:	4b16      	ldr	r3, [pc, #88]	; (80aac <configure_uart+0x5c>)
   80a52:	2200      	movs	r2, #0
   80a54:	701a      	strb	r2, [r3, #0]
rx_buffer.tail=0;
   80a56:	705a      	strb	r2, [r3, #1]
/*
Initialize UART communication
*/
	// Pin configuration
	// Disable interrupts on Uart receive (URXD) and transmit (UTXD) pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80a58:	4b15      	ldr	r3, [pc, #84]	; (80ab0 <configure_uart+0x60>)
   80a5a:	f44f 7140 	mov.w	r1, #768	; 0x300
   80a5e:	6459      	str	r1, [r3, #68]	; 0x44

	// Disable the Parallel IO (PIO) of the URXD and UTXD pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80a60:	6059      	str	r1, [r3, #4]

	// Read current peripheral AB select register and set the UTXD and URXD pins to 0 (UART is connected as peripheral A)
	ul_sr = PIOA->PIO_ABSR;
   80a62:	6f1a      	ldr	r2, [r3, #112]	; 0x70
	PIOA->PIO_ABSR &= ~(PIO_PA8A_URXD | PIO_PA9A_UTXD) & ul_sr;
   80a64:	6f18      	ldr	r0, [r3, #112]	; 0x70
   80a66:	4002      	ands	r2, r0
   80a68:	f422 7240 	bic.w	r2, r2, #768	; 0x300
   80a6c:	671a      	str	r2, [r3, #112]	; 0x70

	// Enable pull up resistor on URXD and UTXD pin
	PIOA->PIO_PUER = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80a6e:	6659      	str	r1, [r3, #100]	; 0x64

	// Uart configuration
	
	// Enable the peripheral UART controller in Power Management Controller (PMC)
	PMC->PMC_PCER0 = 1 << ID_UART;
   80a70:	f44f 7280 	mov.w	r2, #256	; 0x100
   80a74:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   80a78:	611a      	str	r2, [r3, #16]

	// Reset and disable receiver and transmitter
	UART->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX | UART_CR_RXDIS | UART_CR_TXDIS;
   80a7a:	f503 7300 	add.w	r3, r3, #512	; 0x200
   80a7e:	21ac      	movs	r1, #172	; 0xac
   80a80:	6019      	str	r1, [r3, #0]

	// Set the baudrate
	//UART->UART_BRGR = 547; // MCK / 16 * x = BaudRate (write x into UART_BRGR)  
	//UART->UART_BRGR = 547; // MCK = 12 MHz, => BaudRate = 9612
	UART->UART_BRGR = 547;
   80a82:	f240 2123 	movw	r1, #547	; 0x223
   80a86:	6219      	str	r1, [r3, #32]

	// No parity bits
	UART->UART_MR = UART_MR_PAR_NO | UART_MR_CHMODE_NORMAL;	
   80a88:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80a8c:	6059      	str	r1, [r3, #4]

	// Disable PDC channel
	UART->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80a8e:	f240 2102 	movw	r1, #514	; 0x202
   80a92:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120

	// Configure interrupts on receive ready and errors
	UART->UART_IDR = 0xFFFFFFFF;
   80a96:	f04f 31ff 	mov.w	r1, #4294967295
   80a9a:	60d9      	str	r1, [r3, #12]
	UART->UART_IER = UART_IER_RXRDY | UART_IER_OVRE | UART_IER_FRAME | UART_IER_PARE;
   80a9c:	21e1      	movs	r1, #225	; 0xe1
   80a9e:	6099      	str	r1, [r3, #8]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80aa0:	4904      	ldr	r1, [pc, #16]	; (80ab4 <configure_uart+0x64>)
   80aa2:	600a      	str	r2, [r1, #0]

	// Enable UART interrupt in the Nested Vectored Interrupt Controller(NVIC)
	NVIC_EnableIRQ((IRQn_Type) ID_UART);

	// Enable UART receiver and transmitter
	UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80aa4:	2250      	movs	r2, #80	; 0x50
   80aa6:	601a      	str	r2, [r3, #0]
   80aa8:	4770      	bx	lr
   80aaa:	bf00      	nop
   80aac:	20000458 	.word	0x20000458
   80ab0:	400e0e00 	.word	0x400e0e00
   80ab4:	e000e100 	.word	0xe000e100

00080ab8 <uart_putchar>:
 * \retval Success(0) or failure(1).
 */
int uart_putchar(const uint8_t c)
{
	// Check if the transmitter is ready
	if((UART->UART_SR & UART_SR_TXRDY) != UART_SR_TXRDY)
   80ab8:	4b07      	ldr	r3, [pc, #28]	; (80ad8 <uart_putchar+0x20>)
   80aba:	695b      	ldr	r3, [r3, #20]
   80abc:	f013 0f02 	tst.w	r3, #2
   80ac0:	d008      	beq.n	80ad4 <uart_putchar+0x1c>
	return 1;

	// Send the character
	UART->UART_THR = c;
   80ac2:	4b05      	ldr	r3, [pc, #20]	; (80ad8 <uart_putchar+0x20>)
   80ac4:	61d8      	str	r0, [r3, #28]
	while(!((UART->UART_SR) & UART_SR_TXEMPTY)); // Wait for the character to be sent, can implement ring buffer to remove the wait
   80ac6:	4b04      	ldr	r3, [pc, #16]	; (80ad8 <uart_putchar+0x20>)
   80ac8:	695b      	ldr	r3, [r3, #20]
   80aca:	f413 7f00 	tst.w	r3, #512	; 0x200
   80ace:	d0fa      	beq.n	80ac6 <uart_putchar+0xe>
	return 0;
   80ad0:	2000      	movs	r0, #0
   80ad2:	4770      	bx	lr
	return 1;
   80ad4:	2001      	movs	r0, #1
}
   80ad6:	4770      	bx	lr
   80ad8:	400e0800 	.word	0x400e0800

00080adc <UART_Handler>:

void UART_Handler(void)
{
   80adc:	b508      	push	{r3, lr}
	uint32_t status = UART->UART_SR;
   80ade:	4b15      	ldr	r3, [pc, #84]	; (80b34 <UART_Handler+0x58>)
   80ae0:	695b      	ldr	r3, [r3, #20]
	
	//Reset UART at overflow error and frame error
	if(status & (UART_SR_OVRE | UART_SR_FRAME | UART_SR_PARE))
   80ae2:	f013 0fe0 	tst.w	r3, #224	; 0xe0
   80ae6:	d003      	beq.n	80af0 <UART_Handler+0x14>
	{
		UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN | UART_CR_RSTSTA;
   80ae8:	f44f 71a8 	mov.w	r1, #336	; 0x150
   80aec:	4a11      	ldr	r2, [pc, #68]	; (80b34 <UART_Handler+0x58>)
   80aee:	6011      	str	r1, [r2, #0]
	}
	
	//Check if message is ready to be received
	if(status & UART_SR_RXRDY)
   80af0:	f013 0f01 	tst.w	r3, #1
   80af4:	d012      	beq.n	80b1c <UART_Handler+0x40>
	{
		//Check if receive ring buffer is full and 
		if((rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE == rx_buffer.head)
   80af6:	4810      	ldr	r0, [pc, #64]	; (80b38 <UART_Handler+0x5c>)
   80af8:	7842      	ldrb	r2, [r0, #1]
   80afa:	1c53      	adds	r3, r2, #1
   80afc:	4259      	negs	r1, r3
   80afe:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   80b02:	f001 013f 	and.w	r1, r1, #63	; 0x3f
   80b06:	bf58      	it	pl
   80b08:	424b      	negpl	r3, r1
   80b0a:	7801      	ldrb	r1, [r0, #0]
   80b0c:	428b      	cmp	r3, r1
   80b0e:	d006      	beq.n	80b1e <UART_Handler+0x42>
		{
			printf("ERR: UART RX buffer is full\n\r");
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
			return;
		}
		rx_buffer.data[rx_buffer.tail] = UART->UART_RHR;
   80b10:	4908      	ldr	r1, [pc, #32]	; (80b34 <UART_Handler+0x58>)
   80b12:	6988      	ldr	r0, [r1, #24]
   80b14:	4908      	ldr	r1, [pc, #32]	; (80b38 <UART_Handler+0x5c>)
   80b16:	440a      	add	r2, r1
   80b18:	7090      	strb	r0, [r2, #2]
		rx_buffer.tail = (rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE;
   80b1a:	704b      	strb	r3, [r1, #1]
   80b1c:	bd08      	pop	{r3, pc}
			printf("ERR: UART RX buffer is full\n\r");
   80b1e:	4807      	ldr	r0, [pc, #28]	; (80b3c <UART_Handler+0x60>)
   80b20:	4b07      	ldr	r3, [pc, #28]	; (80b40 <UART_Handler+0x64>)
   80b22:	4798      	blx	r3
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
   80b24:	4b04      	ldr	r3, [pc, #16]	; (80b38 <UART_Handler+0x5c>)
   80b26:	7859      	ldrb	r1, [r3, #1]
   80b28:	4a02      	ldr	r2, [pc, #8]	; (80b34 <UART_Handler+0x58>)
   80b2a:	6992      	ldr	r2, [r2, #24]
   80b2c:	440b      	add	r3, r1
   80b2e:	709a      	strb	r2, [r3, #2]
			return;
   80b30:	bd08      	pop	{r3, pc}
   80b32:	bf00      	nop
   80b34:	400e0800 	.word	0x400e0800
   80b38:	20000458 	.word	0x20000458
   80b3c:	00080d68 	.word	0x00080d68
   80b40:	00080a2d 	.word	0x00080a2d

00080b44 <__libc_init_array>:
   80b44:	b570      	push	{r4, r5, r6, lr}
   80b46:	4e0f      	ldr	r6, [pc, #60]	; (80b84 <__libc_init_array+0x40>)
   80b48:	4d0f      	ldr	r5, [pc, #60]	; (80b88 <__libc_init_array+0x44>)
   80b4a:	1b76      	subs	r6, r6, r5
   80b4c:	10b6      	asrs	r6, r6, #2
   80b4e:	bf18      	it	ne
   80b50:	2400      	movne	r4, #0
   80b52:	d005      	beq.n	80b60 <__libc_init_array+0x1c>
   80b54:	3401      	adds	r4, #1
   80b56:	f855 3b04 	ldr.w	r3, [r5], #4
   80b5a:	4798      	blx	r3
   80b5c:	42a6      	cmp	r6, r4
   80b5e:	d1f9      	bne.n	80b54 <__libc_init_array+0x10>
   80b60:	4e0a      	ldr	r6, [pc, #40]	; (80b8c <__libc_init_array+0x48>)
   80b62:	4d0b      	ldr	r5, [pc, #44]	; (80b90 <__libc_init_array+0x4c>)
   80b64:	f000 f912 	bl	80d8c <_init>
   80b68:	1b76      	subs	r6, r6, r5
   80b6a:	10b6      	asrs	r6, r6, #2
   80b6c:	bf18      	it	ne
   80b6e:	2400      	movne	r4, #0
   80b70:	d006      	beq.n	80b80 <__libc_init_array+0x3c>
   80b72:	3401      	adds	r4, #1
   80b74:	f855 3b04 	ldr.w	r3, [r5], #4
   80b78:	4798      	blx	r3
   80b7a:	42a6      	cmp	r6, r4
   80b7c:	d1f9      	bne.n	80b72 <__libc_init_array+0x2e>
   80b7e:	bd70      	pop	{r4, r5, r6, pc}
   80b80:	bd70      	pop	{r4, r5, r6, pc}
   80b82:	bf00      	nop
   80b84:	00080d98 	.word	0x00080d98
   80b88:	00080d98 	.word	0x00080d98
   80b8c:	00080da0 	.word	0x00080da0
   80b90:	00080d98 	.word	0x00080d98

00080b94 <register_fini>:
   80b94:	4b02      	ldr	r3, [pc, #8]	; (80ba0 <register_fini+0xc>)
   80b96:	b113      	cbz	r3, 80b9e <register_fini+0xa>
   80b98:	4802      	ldr	r0, [pc, #8]	; (80ba4 <register_fini+0x10>)
   80b9a:	f000 b805 	b.w	80ba8 <atexit>
   80b9e:	4770      	bx	lr
   80ba0:	00000000 	.word	0x00000000
   80ba4:	00080bb5 	.word	0x00080bb5

00080ba8 <atexit>:
   80ba8:	2300      	movs	r3, #0
   80baa:	4601      	mov	r1, r0
   80bac:	461a      	mov	r2, r3
   80bae:	4618      	mov	r0, r3
   80bb0:	f000 b81e 	b.w	80bf0 <__register_exitproc>

00080bb4 <__libc_fini_array>:
   80bb4:	b538      	push	{r3, r4, r5, lr}
   80bb6:	4c0a      	ldr	r4, [pc, #40]	; (80be0 <__libc_fini_array+0x2c>)
   80bb8:	4d0a      	ldr	r5, [pc, #40]	; (80be4 <__libc_fini_array+0x30>)
   80bba:	1b64      	subs	r4, r4, r5
   80bbc:	10a4      	asrs	r4, r4, #2
   80bbe:	d00a      	beq.n	80bd6 <__libc_fini_array+0x22>
   80bc0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   80bc4:	3b01      	subs	r3, #1
   80bc6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   80bca:	3c01      	subs	r4, #1
   80bcc:	f855 3904 	ldr.w	r3, [r5], #-4
   80bd0:	4798      	blx	r3
   80bd2:	2c00      	cmp	r4, #0
   80bd4:	d1f9      	bne.n	80bca <__libc_fini_array+0x16>
   80bd6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   80bda:	f000 b8e1 	b.w	80da0 <_fini>
   80bde:	bf00      	nop
   80be0:	00080db0 	.word	0x00080db0
   80be4:	00080dac 	.word	0x00080dac

00080be8 <__retarget_lock_acquire_recursive>:
   80be8:	4770      	bx	lr
   80bea:	bf00      	nop

00080bec <__retarget_lock_release_recursive>:
   80bec:	4770      	bx	lr
   80bee:	bf00      	nop

00080bf0 <__register_exitproc>:
   80bf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   80bf4:	4d2c      	ldr	r5, [pc, #176]	; (80ca8 <__register_exitproc+0xb8>)
   80bf6:	4606      	mov	r6, r0
   80bf8:	6828      	ldr	r0, [r5, #0]
   80bfa:	4698      	mov	r8, r3
   80bfc:	460f      	mov	r7, r1
   80bfe:	4691      	mov	r9, r2
   80c00:	f7ff fff2 	bl	80be8 <__retarget_lock_acquire_recursive>
   80c04:	4b29      	ldr	r3, [pc, #164]	; (80cac <__register_exitproc+0xbc>)
   80c06:	681c      	ldr	r4, [r3, #0]
   80c08:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   80c0c:	2b00      	cmp	r3, #0
   80c0e:	d03e      	beq.n	80c8e <__register_exitproc+0x9e>
   80c10:	685a      	ldr	r2, [r3, #4]
   80c12:	2a1f      	cmp	r2, #31
   80c14:	dc1c      	bgt.n	80c50 <__register_exitproc+0x60>
   80c16:	f102 0e01 	add.w	lr, r2, #1
   80c1a:	b176      	cbz	r6, 80c3a <__register_exitproc+0x4a>
   80c1c:	2101      	movs	r1, #1
   80c1e:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   80c22:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   80c26:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   80c2a:	4091      	lsls	r1, r2
   80c2c:	4308      	orrs	r0, r1
   80c2e:	2e02      	cmp	r6, #2
   80c30:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   80c34:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   80c38:	d023      	beq.n	80c82 <__register_exitproc+0x92>
   80c3a:	3202      	adds	r2, #2
   80c3c:	f8c3 e004 	str.w	lr, [r3, #4]
   80c40:	6828      	ldr	r0, [r5, #0]
   80c42:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   80c46:	f7ff ffd1 	bl	80bec <__retarget_lock_release_recursive>
   80c4a:	2000      	movs	r0, #0
   80c4c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80c50:	4b17      	ldr	r3, [pc, #92]	; (80cb0 <__register_exitproc+0xc0>)
   80c52:	b30b      	cbz	r3, 80c98 <__register_exitproc+0xa8>
   80c54:	f44f 70c8 	mov.w	r0, #400	; 0x190
   80c58:	f3af 8000 	nop.w
   80c5c:	4603      	mov	r3, r0
   80c5e:	b1d8      	cbz	r0, 80c98 <__register_exitproc+0xa8>
   80c60:	2000      	movs	r0, #0
   80c62:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   80c66:	f04f 0e01 	mov.w	lr, #1
   80c6a:	6058      	str	r0, [r3, #4]
   80c6c:	6019      	str	r1, [r3, #0]
   80c6e:	4602      	mov	r2, r0
   80c70:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   80c74:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   80c78:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   80c7c:	2e00      	cmp	r6, #0
   80c7e:	d0dc      	beq.n	80c3a <__register_exitproc+0x4a>
   80c80:	e7cc      	b.n	80c1c <__register_exitproc+0x2c>
   80c82:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   80c86:	4301      	orrs	r1, r0
   80c88:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   80c8c:	e7d5      	b.n	80c3a <__register_exitproc+0x4a>
   80c8e:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   80c92:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   80c96:	e7bb      	b.n	80c10 <__register_exitproc+0x20>
   80c98:	6828      	ldr	r0, [r5, #0]
   80c9a:	f7ff ffa7 	bl	80bec <__retarget_lock_release_recursive>
   80c9e:	f04f 30ff 	mov.w	r0, #4294967295
   80ca2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80ca6:	bf00      	nop
   80ca8:	20000438 	.word	0x20000438
   80cac:	00080d88 	.word	0x00080d88
   80cb0:	00000000 	.word	0x00000000
   80cb4:	304e4143 	.word	0x304e4143
   80cb8:	73656d20 	.word	0x73656d20
   80cbc:	65676173 	.word	0x65676173
   80cc0:	72726120 	.word	0x72726120
   80cc4:	64657669 	.word	0x64657669
   80cc8:	206e6920 	.word	0x206e6920
   80ccc:	2d6e6f6e 	.word	0x2d6e6f6e
   80cd0:	64657375 	.word	0x64657375
   80cd4:	69616d20 	.word	0x69616d20
   80cd8:	786f626c 	.word	0x786f626c
   80cdc:	00000d0a 	.word	0x00000d0a
   80ce0:	73796f6a 	.word	0x73796f6a
   80ce4:	6b636974 	.word	0x6b636974
   80ce8:	6425203a 	.word	0x6425203a
   80cec:	4f442820 	.word	0x4f442820
   80cf0:	3d204e57 	.word	0x3d204e57
   80cf4:	202c3120 	.word	0x202c3120
   80cf8:	202c5055 	.word	0x202c5055
   80cfc:	48474952 	.word	0x48474952
   80d00:	4c202c54 	.word	0x4c202c54
   80d04:	29544645 	.word	0x29544645
   80d08:	0000000a 	.word	0x0000000a
   80d0c:	61440d0a 	.word	0x61440d0a
   80d10:	72206174 	.word	0x72206174
   80d14:	20646165 	.word	0x20646165
   80d18:	6d6f7266 	.word	0x6d6f7266
   80d1c:	6f727720 	.word	0x6f727720
   80d20:	6320676e 	.word	0x6320676e
   80d24:	6e6e6168 	.word	0x6e6e6168
   80d28:	28206c65 	.word	0x28206c65
   80d2c:	6e5f6863 	.word	0x6e5f6863
   80d30:	203a6d75 	.word	0x203a6d75
   80d34:	00296425 	.word	0x00296425
   80d38:	45544e49 	.word	0x45544e49
   80d3c:	50495252 	.word	0x50495252
   80d40:	61202c74 	.word	0x61202c74
   80d44:	203a6364 	.word	0x203a6364
   80d48:	0d0a7825 	.word	0x0d0a7825
   80d4c:	00000000 	.word	0x00000000
   80d50:	206e6163 	.word	0x206e6163
   80d54:	74696e69 	.word	0x74696e69
   80d58:	69616620 	.word	0x69616620
   80d5c:	0064656c 	.word	0x0064656c
   80d60:	6c756e28 	.word	0x6c756e28
   80d64:	0000296c 	.word	0x0000296c
   80d68:	3a525245 	.word	0x3a525245
   80d6c:	52415520 	.word	0x52415520
   80d70:	58522054 	.word	0x58522054
   80d74:	66756220 	.word	0x66756220
   80d78:	20726566 	.word	0x20726566
   80d7c:	66207369 	.word	0x66207369
   80d80:	0a6c6c75 	.word	0x0a6c6c75
   80d84:	0000000d 	.word	0x0000000d

00080d88 <_global_impure_ptr>:
   80d88:	20000010                                ... 

00080d8c <_init>:
   80d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80d8e:	bf00      	nop
   80d90:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80d92:	bc08      	pop	{r3}
   80d94:	469e      	mov	lr, r3
   80d96:	4770      	bx	lr

00080d98 <__init_array_start>:
   80d98:	00080b95 	.word	0x00080b95

00080d9c <__frame_dummy_init_array_entry>:
   80d9c:	00080119                                ....

00080da0 <_fini>:
   80da0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80da2:	bf00      	nop
   80da4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80da6:	bc08      	pop	{r3}
   80da8:	469e      	mov	lr, r3
   80daa:	4770      	bx	lr

00080dac <__fini_array_start>:
   80dac:	000800f5 	.word	0x000800f5
