#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 30 20:16:13 2025
# Process ID: 48696
# Current directory: C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28832 C:\Users\dell\Desktop\xilinx_DLP\decimation_adaptive_vivado\decimation_adaptive_vivado.xpr
# Log file: C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/vivado.log
# Journal file: C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1139.344 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MDV_LMS_Algorithm_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.sim/sim_1/behav/xsim/decimation_1ch_d128_20_fir_compiler_v7_2_i0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.sim/sim_1/behav/xsim/decimation_1ch_d128_20_fir_compiler_v7_2_i1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.sim/sim_1/behav/xsim/decimation_1ch_d128_20_fir_compiler_v7_2_i2.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.sim/sim_1/behav/xsim/decimation_1ch_d128_20_fir_compiler_v7_2_i3.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.sim/sim_1/behav/xsim/decimation_1ch_d128_20_fir_compiler_v7_2_i4.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.sim/sim_1/behav/xsim/decimation_1ch_d128_20_fir_compiler_v7_2_i5.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.sim/sim_1/behav/xsim/decimation_1ch_d128_20_fir_compiler_v7_2_i6.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MDV_LMS_Algorithm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sources_1/new/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sources_1/new/Address_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sources_1/new/Coeff_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Coeff_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sources_1/new/Coefficient_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Coefficient_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sources_1/new/Coefficient_Update.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Coefficient_Update
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sources_1/new/Controller_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sources_1/new/DataType_Conversion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataType_Conversion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sources_1/new/Data_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sources_1/new/Data_Conversion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Conversion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sources_1/new/Data_Conversion_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Conversion_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sources_1/new/Data_Type_Conversion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Type_Conversion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sources_1/new/Data_Type_Conversion_Inherited.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Type_Conversion_Inherited
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sources_1/new/DelayLine_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayLine_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sources_1/new/Enb_Delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Enb_Delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sources_1/new/Enb_Delay2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Enb_Delay2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sources_1/new/Filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Filter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sources_1/new/Filter_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Filter_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sources_1/new/Input_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Input_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sources_1/new/MATLAB_Function1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MATLAB_Function1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sources_1/new/MDV_LMS_Algorithm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDV_LMS_Algorithm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sources_1/new/Multiplier1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sources_1/new/Multiplier2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sources_1/new/Multiplier_block1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier_block1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sources_1/new/Reset_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reset_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sources_1/new/Reset_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reset_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sources_1/new/SimpleDualPortRAM_generic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleDualPortRAM_generic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sources_1/new/SimpleDualPortRAM_generic_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleDualPortRAM_generic_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sources_1/new/Tapped_Delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tapped_Delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sources_1/new/multiplier_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sources_1/new/resetControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resetControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sim_1/new/MDV_LMS_Algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDV_LMS_Algorithm_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1162.621 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.sim/sim_1/behav/xsim'
"xelab -wto 28f4a5457e9845cb9d4d2f78d9c22e78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MDV_LMS_Algorithm_tb_behav xil_defaultlib.MDV_LMS_Algorithm_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/software/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 28f4a5457e9845cb9d4d2f78d9c22e78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MDV_LMS_Algorithm_tb_behav xil_defaultlib.MDV_LMS_Algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Input_Control
Compiling module xil_defaultlib.Data_Control
Compiling module xil_defaultlib.Data_Type_Conversion_Inherited
Compiling module xil_defaultlib.Data_Type_Conversion
Compiling module xil_defaultlib.Controller_block
Compiling module xil_defaultlib.DelayLine_Controller
Compiling module xil_defaultlib.Address_Generator
Compiling module xil_defaultlib.SimpleDualPortRAM_generic_block(...
Compiling module xil_defaultlib.Tapped_Delay
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Coeff_Controller
Compiling module xil_defaultlib.SimpleDualPortRAM_generic(AddrWi...
Compiling module xil_defaultlib.MATLAB_Function1
Compiling module xil_defaultlib.Coefficient_Memory
Compiling module xil_defaultlib.resetControl
Compiling module xil_defaultlib.Reset_Control
Compiling module xil_defaultlib.Reset_Data
Compiling module xil_defaultlib.multiplier_block
Compiling module xil_defaultlib.Multiplier_block1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.Filter
Compiling module xil_defaultlib.Enb_Delay2
Compiling module xil_defaultlib.DataType_Conversion
Compiling module xil_defaultlib.Filter_Error
Compiling module xil_defaultlib.Data_Conversion
Compiling module xil_defaultlib.Multiplier1
Compiling module xil_defaultlib.Data_Conversion_block
Compiling module xil_defaultlib.Enb_Delay
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.Multiplier2
Compiling module xil_defaultlib.Coefficient_Update
Compiling module xil_defaultlib.MDV_LMS_Algorithm
Compiling module xil_defaultlib.MDV_LMS_Algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MDV_LMS_Algorithm_tb_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1162.621 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MDV_LMS_Algorithm_tb_behav -key {Behavioral:sim_1:Functional:MDV_LMS_Algorithm_tb} -tclbatch {MDV_LMS_Algorithm_tb.tcl} -view {C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/MDV_LMS_Algorithm_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/MDV_LMS_Algorithm_tb_behav.wcfg
source MDV_LMS_Algorithm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1181.547 ; gain = 18.926
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MDV_LMS_Algorithm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1181.547 ; gain = 37.098
run all
**************TEST COMPLETED (PASSED)**************
$stop called at time : 700320 ns : File "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sim_1/new/MDV_LMS_Algorithm_tb.v" Line 595
current_wave_config {MDV_LMS_Algorithm_tb_behav.wcfg}
MDV_LMS_Algorithm_tb_behav.wcfg
add_wave {{/MDV_LMS_Algorithm_tb/reset_1_1}} 
current_wave_config {MDV_LMS_Algorithm_tb_behav.wcfg}
MDV_LMS_Algorithm_tb_behav.wcfg
add_wave {{/MDV_LMS_Algorithm_tb/ready}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
**************TEST COMPLETED (PASSED)**************
$stop called at time : 700320 ns : File "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sim_1/new/MDV_LMS_Algorithm_tb.v" Line 595
current_wave_config {MDV_LMS_Algorithm_tb_behav.wcfg}
MDV_LMS_Algorithm_tb_behav.wcfg
add_wave {{/MDV_LMS_Algorithm_tb/reset}} 
current_wave_config {MDV_LMS_Algorithm_tb_behav.wcfg}
MDV_LMS_Algorithm_tb_behav.wcfg
add_wave {{/MDV_LMS_Algorithm_tb/resetn}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
**************TEST COMPLETED (PASSED)**************
$stop called at time : 700320 ns : File "C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sim_1/new/MDV_LMS_Algorithm_tb.v" Line 595
close [ open C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sources_1/new/Digital_To_Physical_Conversion.v w ]
add_files C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/decimation_adaptive_vivado.srcs/sources_1/new/Digital_To_Physical_Conversion.v
update_compile_order -fileset sources_1
save_wave_config {C:/Users/dell/Desktop/xilinx_DLP/decimation_adaptive_vivado/MDV_LMS_Algorithm_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 30 21:12:25 2025...
