<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro (R) R-2021.03L-SP1, Build 093R, Aug 10 2021
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: EDAWIN

# Sun Dec 10 18:23:26 2023

#Implementation: impl1


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
Synopsys HDL Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
Synopsys Verilog Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Duncan\git\ForthCPU\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\registerSequencer\source\registerSequencer.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\registerSequencer\source\registerSequencer.v":"C:/Users/Duncan/git/ForthCPU\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\busController\source\busSequencer.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\busController\source\busSequencer.v":"C:\Users\Duncan\git\ForthCPU\busController\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\programCounter\source\programCounter.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registerFile.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\alu.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\aluAMux.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\aluBMux.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\ccRegisters.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\fullALU.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v":"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v":"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\branchLogic\source\branchLogic.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\busController\source\busController.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v" (library work)
@W: CG1337 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":60:7:60:14|Net UART_RXD is not declared.
@I::"C:\Users\Duncan\git\ForthCPU\bootROM\source\rom.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\memoryMapper\source\memoryMapper.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\memoryMapper\source\memoryMapper.v":"C:\Users\Duncan\git\ForthCPU\memoryMapper\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v":"C:\Users\Duncan\git\ForthCPU\mcuResources\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\RAM\source\RAM.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\UART\source\receiver.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v":"C:\Users\Duncan\git\ForthCPU\UART\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\devBoard\source\devBoard.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v":"C:\Users\Duncan\git\ForthCPU\impl1\test\../..\constants.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v":"C:\Users\Duncan\git\ForthCPU\impl1\test\../..\testSetup.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v" (library work)
@W: CG1337 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":61:7:61:19|Net DEBUG_DIN_REQ is not declared.
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\oneOfEightDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\register.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\requestGenerator.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\upCounter.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\processorCore\source\transparentLatch.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\instructionLatch\source\instructionLatch.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\synchronizedCounter.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\synchronizer.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugSequencer.v" (library work)
Verilog syntax check successful!
Selecting top level module mcu
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1032:7:1032:9|Synthesizing module PUR in library work.
Running optimization stage 1 on PUR .......
Finished optimization stage 1 on PUR (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 95MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":494:7:494:9|Synthesizing module GSR in library work.
Running optimization stage 1 on GSR .......
Finished optimization stage 1 on GSR (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 95MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\register.v":3:7:3:14|Synthesizing module register in library work.

	BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = register_16s
Running optimization stage 1 on register_16s .......
Finished optimization stage 1 on register_16s (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\oneOfEightDecoder.v":3:7:3:23|Synthesizing module oneOfEightDecoder in library work.
Running optimization stage 1 on oneOfEightDecoder .......
Finished optimization stage 1 on oneOfEightDecoder (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\synchronizer.v":3:7:3:18|Synthesizing module synchronizer in library work.

	BUS_WIDTH=32'b00000000000000000000000000000001
   Generated name = synchronizer_1s
Running optimization stage 1 on synchronizer_1s .......
Finished optimization stage 1 on synchronizer_1s (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\requestGenerator.v":10:7:10:22|Synthesizing module requestGenerator in library work.
Running optimization stage 1 on requestGenerator .......
Finished optimization stage 1 on requestGenerator (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\synchronizedCounter.v":9:7:9:25|Synthesizing module synchronizedCounter in library work.

	BUS_WIDTH=32'b00000000000000000000000000000111
   Generated name = synchronizedCounter_7s
Running optimization stage 1 on synchronizedCounter_7s .......
Finished optimization stage 1 on synchronizedCounter_7s (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\synchronizedCounter.v":9:7:9:25|Synthesizing module synchronizedCounter in library work.

	BUS_WIDTH=32'b00000000000000000000000000001000
   Generated name = synchronizedCounter_8s
Running optimization stage 1 on synchronizedCounter_8s .......
Finished optimization stage 1 on synchronizedCounter_8s (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\synchronizer.v":3:7:3:18|Synthesizing module synchronizer in library work.

	BUS_WIDTH=32'b00000000000000000000000000001000
   Generated name = synchronizer_8s
Running optimization stage 1 on synchronizer_8s .......
Finished optimization stage 1 on synchronizer_8s (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\register.v":3:7:3:14|Synthesizing module register in library work.

	BUS_WIDTH=32'b00000000000000000000000000000100
   Generated name = register_4s
Running optimization stage 1 on register_4s .......
Finished optimization stage 1 on register_4s (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\register.v":3:7:3:14|Synthesizing module register in library work.

	BUS_WIDTH=32'b00000000000000000000000000000010
   Generated name = register_2s
Running optimization stage 1 on register_2s .......
Finished optimization stage 1 on register_2s (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":19:7:19:15|Synthesizing module debugPort in library work.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":66:5:66:14|Removing wire EN_INC_REQ, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":73:12:73:29|Removing wire DEBUG_READ_MUX_OUT, as there is no assignment to it.
Running optimization stage 1 on debugPort .......
Finished optimization stage 1 on debugPort (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v":7:7:7:18|Synthesizing module debugDecoder in library work.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v":12:19:12:32|Object DEBUG_LD_DATAX is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on debugDecoder .......
Finished optimization stage 1 on debugDecoder (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugSequencer.v":8:7:8:20|Synthesizing module debugSequencer in library work.
Running optimization stage 1 on debugSequencer .......
Finished optimization stage 1 on debugSequencer (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v":21:7:21:29|Synthesizing module instructionPhaseDecoder in library work.
Running optimization stage 1 on instructionPhaseDecoder .......
@W: CL113 :"C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v":108:0:108:5|Feedback mux created for signal DEBUG_ACTIVE. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v":108:0:108:5|All reachable assignments to DEBUG_ACTIVE assign 0, register removed by optimization
Finished optimization stage 1 on instructionPhaseDecoder (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\instructionLatch\source\instructionLatch.v":3:7:3:22|Synthesizing module instructionLatch in library work.
Running optimization stage 1 on instructionLatch .......
Finished optimization stage 1 on instructionLatch (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\aluB\source\alu.v":3:7:3:9|Synthesizing module alu in library work.
Running optimization stage 1 on alu .......
Finished optimization stage 1 on alu (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\aluB\source\aluAMux.v":6:7:6:13|Synthesizing module aluAMux in library work.
Running optimization stage 1 on aluAMux .......
Finished optimization stage 1 on aluAMux (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\aluB\source\aluBMux.v":6:7:6:13|Synthesizing module aluBMux in library work.
Running optimization stage 1 on aluBMux .......
Finished optimization stage 1 on aluBMux (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\aluB\source\ccRegisters.v":7:7:7:17|Synthesizing module ccRegisters in library work.
Running optimization stage 1 on ccRegisters .......
Finished optimization stage 1 on ccRegisters (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\aluB\source\fullALU.v":9:7:9:13|Synthesizing module fullALU in library work.
Running optimization stage 1 on fullALU .......
Finished optimization stage 1 on fullALU (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1291:7:1291:11|Synthesizing module DP8KC in library work.
Running optimization stage 1 on DP8KC .......
Finished optimization stage 1 on DP8KC (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1124:7:1124:9|Synthesizing module VLO in library work.
Running optimization stage 1 on VLO .......
Finished optimization stage 1 on VLO (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v":8:7:8:15|Synthesizing module registers in library work.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v":27:9:27:17|Removing wire scuba_vhi, as there is no assignment to it.
Running optimization stage 1 on registers .......
Finished optimization stage 1 on registers (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registerFile.v":3:7:3:18|Synthesizing module registerFile in library work.
Running optimization stage 1 on registerFile .......
Finished optimization stage 1 on registerFile (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\busController\source\busSequencer.v":7:7:7:18|Synthesizing module busSequencer in library work.
Running optimization stage 1 on busSequencer .......
Finished optimization stage 1 on busSequencer (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\busController\source\busController.v":9:7:9:19|Synthesizing module busController in library work.
Running optimization stage 1 on busController .......
Finished optimization stage 1 on busController (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\programCounter\source\programCounter.v":16:7:16:20|Synthesizing module programCounter in library work.
Running optimization stage 1 on programCounter .......
Finished optimization stage 1 on programCounter (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v":17:7:17:27|Synthesizing module interruptStateMachine in library work.
Running optimization stage 1 on interruptStateMachine .......
Finished optimization stage 1 on interruptStateMachine (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":34:7:34:21|Synthesizing module aluGroupDecoder in library work.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":73:11:73:17|Object REGA_OP is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on aluGroupDecoder .......
Finished optimization stage 1 on aluGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":77:7:77:27|Synthesizing module loadStoreGroupDecoder in library work.
Running optimization stage 1 on loadStoreGroupDecoder .......
Finished optimization stage 1 on loadStoreGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v":29:7:29:22|Synthesizing module jumpGroupDecoder in library work.
Running optimization stage 1 on jumpGroupDecoder .......
Finished optimization stage 1 on jumpGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v":12:7:12:25|Synthesizing module generalGroupDecoder in library work.
Running optimization stage 1 on generalGroupDecoder .......
Finished optimization stage 1 on generalGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v":27:7:27:20|Synthesizing module opxMultiplexer in library work.
Running optimization stage 1 on opxMultiplexer .......
Finished optimization stage 1 on opxMultiplexer (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\registerSequencer\source\registerSequencer.v":33:7:33:23|Synthesizing module registerSequencer in library work.
Running optimization stage 1 on registerSequencer .......
Finished optimization stage 1 on registerSequencer (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":6:7:6:10|Synthesizing module core in library work.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":61:13:61:23|Removing wire DEBUG_STOPX, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":98:12:98:21|Removing wire ALU_ARGB_X, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":126:13:126:19|Removing wire LDS_RDX, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":131:13:131:19|Removing wire LDS_WRX, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":137:13:137:19|Removing wire JMP_RDX, as there is no assignment to it.
Running optimization stage 1 on core .......
Finished optimization stage 1 on core (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\memoryMapper\source\memoryMapper.v":11:7:11:18|Synthesizing module memoryMapper in library work.
Running optimization stage 1 on memoryMapper .......
Finished optimization stage 1 on memoryMapper (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1120:7:1120:9|Synthesizing module VHI in library work.
Running optimization stage 1 on VHI .......
Finished optimization stage 1 on VHI (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\bootROM\source\rom.v":8:7:8:9|Synthesizing module rom in library work.
Running optimization stage 1 on rom .......
Finished optimization stage 1 on rom (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":187:7:187:13|Synthesizing module FD1P3DX in library work.
Running optimization stage 1 on FD1P3DX .......
Finished optimization stage 1 on FD1P3DX (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":772:7:772:11|Synthesizing module MUX41 in library work.
Running optimization stage 1 on MUX41 .......
Finished optimization stage 1 on MUX41 (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\RAM\source\RAM.v":8:7:8:9|Synthesizing module RAM in library work.
Running optimization stage 1 on RAM .......
Finished optimization stage 1 on RAM (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\UART\source\receiver.v":14:7:14:13|Synthesizing module UART_RX in library work.
Running optimization stage 1 on UART_RX .......
Finished optimization stage 1 on UART_RX (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 101MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v":14:7:14:13|Synthesizing module UART_TX in library work.
Running optimization stage 1 on UART_TX .......
@A: CL282 :"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v":38:2:38:7|Feedback mux created for signal r_TX_Data[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v":38:2:38:7|Feedback mux created for signal r_Clock_Count[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v":38:2:38:7|Feedback mux created for signal r_Bit_Index[2:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on UART_TX (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v":26:7:26:10|Synthesizing module UART in library work.
@N: CG793 :"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v":154:5:154:12|Ignoring system task $display
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v":54:4:54:8|Object RXI_R is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on UART .......
@A: CL282 :"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v":96:0:96:5|Feedback mux created for signal DOUT[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on UART (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v":7:7:7:27|Synthesizing module interruptMaskRegister in library work.
Running optimization stage 1 on interruptMaskRegister .......
@W: CL208 :"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v":60:0:60:5|All reachable assignments to bit 0 of INTS_REG[7:0] assign 0, register removed by optimization.
Finished optimization stage 1 on interruptMaskRegister (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v":3:7:3:18|Synthesizing module mcuResources in library work.
@W: CS263 :"C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v":107:11:107:27|Port-width mismatch for port Address. The port definition is 12 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on mcuResources .......
Finished optimization stage 1 on mcuResources (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":7:7:7:9|Synthesizing module mcu in library work.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":14:20:14:31|Removing wire PIN_ADDR_BUS, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":25:13:25:19|Removing wire PIN_RDN, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":26:13:26:20|Removing wire PIN_WR0N, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":27:13:27:20|Removing wire PIN_WR1N, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":33:19:33:25|Removing wire PIN_LED, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":36:13:36:21|Removing wire DEBUG_WRN, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":37:13:37:21|Removing wire DEBUG_RDN, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":38:19:38:28|Removing wire DEBUG_ADDR, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":47:12:47:18|Removing wire DIN_BUS, as there is no assignment to it.
Running optimization stage 1 on mcu .......
@W: CL318 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":14:20:14:31|*Output PIN_ADDR_BUS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":25:13:25:19|*Output PIN_RDN has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":26:13:26:20|*Output PIN_WR0N has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":27:13:27:20|*Output PIN_WR1N has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":33:19:33:25|*Output PIN_LED has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":36:13:36:21|*Output DEBUG_WRN has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":37:13:37:21|*Output DEBUG_RDN has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":38:19:38:28|*Output DEBUG_ADDR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on mcu (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on mcu .......
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":38:19:38:28|*Input DEBUG_ADDR[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":37:13:37:21|*Input DEBUG_RDN to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":36:13:36:21|*Input DEBUG_WRN to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":47:12:47:18|*Input DIN_BUS[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":53:7:53:20|*Input DIN_GPIO[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":108:8:108:12|*Input INTS0 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":109:8:109:12|*Input INTS1 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":110:8:110:12|*Input INTS2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":111:8:111:12|*Input INTS3 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":112:8:112:12|*Input INTS4 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":113:8:113:12|*Input INTS5 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":114:8:114:12|*Input INTS6 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":37:13:37:21|*Input DEBUG_RDN to expression [not] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL158 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":15:20:15:31|Inout PIN_DATA_BUS is unused
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":17:7:17:14|Input PIN_INT0 is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":18:7:18:14|Input PIN_INT1 is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":19:7:19:14|Input PIN_INT2 is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":20:7:20:14|Input PIN_INT3 is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":21:7:21:14|Input PIN_INT4 is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":22:7:22:14|Input PIN_INT5 is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":23:7:23:14|Input PIN_INT6 is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":32:13:32:21|Input PIN_DIPSW is unused.
Finished optimization stage 2 on mcu (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on mcuResources .......
Finished optimization stage 2 on mcuResources (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on interruptMaskRegister .......
Finished optimization stage 2 on interruptMaskRegister (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on UART .......
Finished optimization stage 2 on UART (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on UART_TX .......
@N: CL201 :"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v":38:2:38:7|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
Finished optimization stage 2 on UART_TX (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on UART_RX .......
@N: CL201 :"C:\Users\Duncan\git\ForthCPU\UART\source\receiver.v":37:2:37:7|Trying to extract state machine for register r_SM_Main.
Finished optimization stage 2 on UART_RX (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on RAM .......
Finished optimization stage 2 on RAM (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on MUX41 .......
Finished optimization stage 2 on MUX41 (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on FD1P3DX .......
Finished optimization stage 2 on FD1P3DX (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on rom .......
Finished optimization stage 2 on rom (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on VHI .......
Finished optimization stage 2 on VHI (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on memoryMapper .......
Finished optimization stage 2 on memoryMapper (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on core .......
Finished optimization stage 2 on core (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on registerSequencer .......
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\registerSequencer\source\registerSequencer.v":38:7:38:12|Input DECODE is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\registerSequencer\source\registerSequencer.v":41:7:41:13|Input STOPPED is unused.
Finished optimization stage 2 on registerSequencer (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on opxMultiplexer .......
Finished optimization stage 2 on opxMultiplexer (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on generalGroupDecoder .......
Finished optimization stage 2 on generalGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on jumpGroupDecoder .......
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v":33:7:33:12|Input DECODE is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v":34:7:34:13|Input EXECUTE is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v":35:7:35:12|Input COMMIT is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v":37:13:37:18|Input GROUPF is unused.
Finished optimization stage 2 on jumpGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on loadStoreGroupDecoder .......
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":79:7:79:9|Input CLK is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":80:7:80:11|Input RESET is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":85:7:85:11|Input FETCH is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":86:7:86:12|Input DECODE is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":87:7:87:13|Input EXECUTE is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":88:7:88:12|Input COMMIT is unused.
Finished optimization stage 2 on loadStoreGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on aluGroupDecoder .......
@W: CL246 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":38:14:38:24|Input port bits 7 to 0 of INSTRUCTION[13:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":36:7:36:9|Input CLK is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":37:7:37:11|Input RESET is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":40:7:40:11|Input FETCH is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":41:7:41:12|Input DECODE is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":42:7:42:13|Input EXECUTE is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":43:7:43:12|Input COMMIT is unused.
Finished optimization stage 2 on aluGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on interruptStateMachine .......
@N: CL201 :"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v":264:0:264:5|Trying to extract state machine for register STATE.
Extracted state machine for register STATE
State machine has 10 reachable states with original encodings of:
   0000
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
Finished optimization stage 2 on interruptStateMachine (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on programCounter .......
Finished optimization stage 2 on programCounter (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on busController .......
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\busController\source\busController.v":58:8:58:12|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Finished optimization stage 2 on busController (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on busSequencer .......
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\busController\source\busSequencer.v":14:7:14:13|Input EXECUTE is unused.
Finished optimization stage 2 on busSequencer (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on registerFile .......
Finished optimization stage 2 on registerFile (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on registers .......
Finished optimization stage 2 on registers (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on VLO .......
Finished optimization stage 2 on VLO (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on DP8KC .......
Finished optimization stage 2 on DP8KC (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on fullALU .......
Finished optimization stage 2 on fullALU (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on ccRegisters .......
Finished optimization stage 2 on ccRegisters (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on aluBMux .......
Finished optimization stage 2 on aluBMux (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on aluAMux .......
Finished optimization stage 2 on aluAMux (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on alu .......
Finished optimization stage 2 on alu (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Running optimization stage 2 on instructionLatch .......
Finished optimization stage 2 on instructionLatch (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Running optimization stage 2 on instructionPhaseDecoder .......
@W: CL118 :"C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v":57:1:57:4|Latch generated from always block for signal PHASE_NEXT[3:0]; possible missing assignment in an if or case statement.
@N: CL201 :"C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v":123:0:123:5|Trying to extract state machine for register PHASE_R.
Finished optimization stage 2 on instructionPhaseDecoder (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Running optimization stage 2 on debugSequencer .......
Finished optimization stage 2 on debugSequencer (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Running optimization stage 2 on debugDecoder .......
@W: CL247 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v":9:19:9:35|Input port bit 7 of DEBUG_INSTRUCTION[7:0] is unused

@A: CL153 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v":12:19:12:32|*Unassigned bits of DEBUG_LD_DATAX are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on debugDecoder (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Running optimization stage 2 on debugPort .......
Finished optimization stage 2 on debugPort (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Running optimization stage 2 on register_2s .......
Finished optimization stage 2 on register_2s (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Running optimization stage 2 on register_4s .......
Finished optimization stage 2 on register_4s (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Running optimization stage 2 on synchronizer_8s .......
Finished optimization stage 2 on synchronizer_8s (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Running optimization stage 2 on synchronizedCounter_8s .......
Finished optimization stage 2 on synchronizedCounter_8s (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Running optimization stage 2 on synchronizedCounter_7s .......
Finished optimization stage 2 on synchronizedCounter_7s (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Running optimization stage 2 on requestGenerator .......
Finished optimization stage 2 on requestGenerator (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Running optimization stage 2 on synchronizer_1s .......
Finished optimization stage 2 on synchronizer_1s (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Running optimization stage 2 on oneOfEightDecoder .......
Finished optimization stage 2 on oneOfEightDecoder (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Running optimization stage 2 on register_16s .......
Finished optimization stage 2 on register_16s (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Running optimization stage 2 on GSR .......
Finished optimization stage 2 on GSR (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Running optimization stage 2 on PUR .......
Finished optimization stage 2 on PUR (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\Duncan\git\ForthCPU\impl1\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 106MB peak: 108MB)

Process took 0h:00m:14s realtime, 0h:00m:14s cputime

Process completed successfully.
# Sun Dec 10 18:23:41 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
File C:\Users\Duncan\git\ForthCPU\impl1\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 94MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 10 18:23:41 2023

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\Duncan\git\ForthCPU\impl1\synwork\ForthCPU_impl1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 23MB peak: 23MB)

Process took 0h:00m:14s realtime, 0h:00m:14s cputime

Process completed successfully.
# Sun Dec 10 18:23:41 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
File C:\Users\Duncan\git\ForthCPU\impl1\synwork\ForthCPU_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 95MB peak: 95MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 10 18:23:43 2023

###########################################################]
# Sun Dec 10 18:23:43 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
Synopsys Lattice Technology Pre-mapping, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 129MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Duncan\git\ForthCPU\impl1\ForthCPU_impl1_scck.rpt 
See clock summary report "C:\Users\Duncan\git\ForthCPU\impl1\ForthCPU_impl1_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 131MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 131MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 143MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)

@N: FX493 |Applying initial value "00000000" on instance r_RX_Byte[7:0].
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "0" on instance r_RX_DV.
@N: FX493 |Applying initial value "000" on instance r_SM_Main[2:0].
@N: MO111 :"c:\users\duncan\git\forthcpu\buscontroller\source\buscontroller.v":58:8:58:12|Tristate driver RESET (in view: work.busController(verilog)) on net RESET (in view: work.busController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":35:18:35:27|Tristate driver DEBUG_ADDR_1 (in view: work.mcu(verilog)) on net DEBUG_ADDR_1 (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":38:19:38:28|Tristate driver DEBUG_ADDR_2 (in view: work.mcu(verilog)) on net DEBUG_ADDR[2] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":38:19:38:28|Tristate driver DEBUG_ADDR_3 (in view: work.mcu(verilog)) on net DEBUG_ADDR[1] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":38:19:38:28|Tristate driver DEBUG_ADDR_4 (in view: work.mcu(verilog)) on net DEBUG_ADDR[0] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:13:37:21|Tristate driver DEBUG_RDN (in view: work.mcu(verilog)) on net DEBUG_RDN (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:13:37:21|Tristate driver DEBUG_RDN_1 (in view: work.mcu(verilog)) on net DEBUG_RDN_1 (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":36:13:36:21|Tristate driver DEBUG_WRN (in view: work.mcu(verilog)) on net DEBUG_WRN (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":36:13:36:21|Tristate driver DEBUG_WRN_1 (in view: work.mcu(verilog)) on net DEBUG_WRN_1 (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":35:18:35:27|Tristate driver DIN_BUS (in view: work.mcu(verilog)) on net DIN_BUS (in view: work.mcu(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\register.v":14:0:14:5|Removing sequential instance DOUT[15:0] (in view: work.register_16s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\users\duncan\git\forthcpu\debugport\source\debugport.v":174:27:174:31|Removing instance dataR (in view: work.debugPort(verilog)) of type view:work.register_16s_0(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Removing sequential instance RO (in view: work.synchronizedCounter_8s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :"c:\users\duncan\git\forthcpu\debugport\source\debugport.v":149:30:149:34|Removing instance dataL (in view: work.debugPort(verilog)) of type view:work.synchronizer_8s_1(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\duncan\git\forthcpu\debugport\source\debugport.v":161:30:161:34|Removing instance dataH (in view: work.debugPort(verilog)) of type view:work.synchronizer_8s_0(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Removing sequential instance DEBUG_MODEX (in view: work.instructionLatch(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Removing sequential instance Q[7:0] (in view: work.synchronizer_8s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Removing sequential instance Q[7:0] (in view: work.synchronizer_8s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :"c:\users\duncan\git\forthcpu\processorcore\source\core.v":161:27:161:34|Removing instance dinLatch (in view: work.core(verilog)) of type view:work.register_16s_1(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Removing sequential instance Q_PHI0[7:0] (in view: work.synchronizer_8s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Removing sequential instance Q_PHI0[7:0] (in view: work.synchronizer_8s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\register.v":14:0:14:5|Removing sequential instance DOUT[15:0] (in view: work.register_16s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":25:0:25:5|Removing sequential instance Q_R[7:0] (in view: work.synchronizer_8s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":25:0:25:5|Removing sequential instance Q_R[7:0] (in view: work.synchronizer_8s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
Encoding state machine STATE[9:0] (in view: work.interruptStateMachine(verilog))
original code -> new code
   0000 -> 0000000001
   0010 -> 0000000010
   0011 -> 0000000100
   0100 -> 0000001000
   0101 -> 0000010000
   0110 -> 0000100000
   0111 -> 0001000000
   1000 -> 0010000000
   1001 -> 0100000000
   1010 -> 1000000000
Encoding state machine r_SM_Main[3:0] (in view: work.UART_TX(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\duncan\git\forthcpu\uart\source\transmitter.v":38:2:38:7|There are no possible illegal states for state machine r_SM_Main[3:0] (in view: work.UART_TX(verilog)); safe FSM implementation is not required.

Starting clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 179MB)

@N: MF578 |Incompatible asynchronous control logic preventing generated clock conversion.

Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 179MB)

@W: BZ101 |Potential glitch can occur at the output of 9 instances  

Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 180MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 180MB peak: 180MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=240 on top level netlist mcu 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 180MB peak: 180MB)



Clock Summary
******************

          Start                              Requested     Requested     Clock        Clock                   Clock
Level     Clock                              Frequency     Period        Type         Group                   Load 
-------------------------------------------------------------------------------------------------------------------
0 -       System                             100.0 MHz     10.000        system       system_clkgroup         4    
                                                                                                                   
0 -       mcu|PIN_CLK_X1                     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     349  
                                                                                                                   
0 -       mcu|DEBUG_WRN_1_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     25   
===================================================================================================================



Clock Load Summary
***********************

                                   Clock     Source                      Clock Pin                                                      Non-clock Pin     Non-clock Pin                                       
Clock                              Load      Pin                         Seq Example                                                    Seq Example       Comb Example                                        
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                             4         -                           coreInst.instructionPhaseDecoderInst.PHASE_NEXT[0].C           -                 -                                                   
                                                                                                                                                                                                              
mcu|PIN_CLK_X1                     349       PIN_CLK_X1(port)            mcuResourcesInst.interruptMaskRegisterInst.INTS_REG[7:1].C     -                 mcuResourcesInst.un1_CLK.I[0](inv)                  
                                                                                                                                                                                                              
mcu|DEBUG_WRN_1_inferred_clock     25        DEBUG_WRN_1.OUT[0](tri)     coreInst.debugger.modeReg.DOUT[1:0].C                          -                 coreInst.debugger.requestGen.un1_DEBUG_WRN.I[1](and)
==============================================================================================================================================================================================================

@W: MT531 :"c:\users\duncan\git\forthcpu\instructionphasedecoder\source\instructionphasedecoder.v":57:1:57:4|Found signal identified as System clock which controls 4 sequential elements including coreInst.instructionPhaseDecoderInst.PHASE_NEXT[3].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Found inferred clock mcu|PIN_CLK_X1 which controls 349 sequential elements including coreInst.debugger.requestGen.modeReqReg.Q[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":25:0:25:5|Found inferred clock mcu|DEBUG_WRN_1_inferred_clock which controls 25 sequential elements including coreInst.debugger.requestGen.modeReqReg.Q_R[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0
For details review file gcc_ICG_report.rpt


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 350 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
0 instances converted, 4 sequential instances remain driven by gated/generated clocks

=============================================================== Non-Gated/Non-Generated Clocks ===============================================================
Clock Tree ID     Driving Element                                    Drive Element Type     Fanout     Sample Instance                                        
--------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       PIN_CLK_X1                                         port                   349        mcuResourcesInst.interruptMaskRegisterInst.PRI_REG[2:0]
@KP:ckid0_2       coreInst.debugger.requestGen.un1_DEBUG_WRN.OUT     and                    1          coreInst.debugger.requestGen.dhReqReg.Q_R[0]           
==============================================================================================================================================================
================================================================================================= Gated/Generated Clocks ==================================================================================================
Clock Tree ID     Driving Element                                                      Drive Element Type     Unconverted Fanout     Sample Instance                                        Explanation                    
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       coreInst.instructionPhaseDecoderInst.un1_PHASE_NEXT_1_sqmuxa.OUT     or                     4                      coreInst.instructionPhaseDecoderInst.PHASE_NEXT[3]     Clock source is invalid for GCC
===========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 180MB peak: 180MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 180MB peak: 180MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 181MB peak: 181MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 95MB peak: 181MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sun Dec 10 18:23:45 2023

###########################################################]
# Sun Dec 10 18:23:45 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
Synopsys Lattice Technology Mapper, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 132MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 171MB peak: 171MB)

@N: MO111 :"c:\users\duncan\git\forthcpu\buscontroller\source\buscontroller.v":58:8:58:12|Tristate driver RESET (in view: work.busController(verilog)) on net RESET (in view: work.busController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":35:18:35:27|Tristate driver DIN_BUS (in view: work.mcu(verilog)) on net DIN_BUS (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":35:18:35:27|Tristate driver DEBUG_ADDR_1 (in view: work.mcu(verilog)) on net DEBUG_ADDR_1 (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":38:19:38:28|Tristate driver DEBUG_ADDR_2 (in view: work.mcu(verilog)) on net DEBUG_ADDR[2] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":38:19:38:28|Tristate driver DEBUG_ADDR_3 (in view: work.mcu(verilog)) on net DEBUG_ADDR[1] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":38:19:38:28|Tristate driver DEBUG_ADDR_4 (in view: work.mcu(verilog)) on net DEBUG_ADDR[0] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:13:37:21|Tristate driver DEBUG_RDN (in view: work.mcu(verilog)) on net DEBUG_RDN (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":36:13:36:21|Tristate driver DEBUG_WRN (in view: work.mcu(verilog)) on net DEBUG_WRN (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":33:19:33:25|Tristate driver PIN_LED_1 (in view: work.mcu(verilog)) on net PIN_LED[7] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":33:19:33:25|Tristate driver PIN_LED_2 (in view: work.mcu(verilog)) on net PIN_LED[6] (in view: work.mcu(verilog)) has its enable tied to GND.
@W: BN132 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v":264:0:264:5|Removing sequential instance coreInst.interruptStateMachineInst.PC_LD_INT1 because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FA239 :"c:\users\duncan\git\forthcpu\alub\source\alu.v":34:3:34:6|ROM arithmetic (in view: work.alu(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\duncan\git\forthcpu\alub\source\alu.v":34:3:34:6|Found ROM arithmetic (in view: work.alu(verilog)) with 16 words by 1 bit.
@W: FA239 :"c:\users\duncan\git\forthcpu\registersequencer\source\registersequencer.v":61:1:61:4|ROM REGA_EN_R[3:0] (in view: work.registerSequencer(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\duncan\git\forthcpu\registersequencer\source\registersequencer.v":61:1:61:4|Found ROM REGA_EN_R[3:0] (in view: work.registerSequencer(verilog)) with 10 words by 4 bits.
@W: MO129 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Sequential instance coreInst.debugger.requestGen.dhReqReg.Q_PHI0[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Sequential instance coreInst.debugger.addrL.PL_PHI0 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Sequential instance coreInst.debugger.addrH.PL_PHI0 is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\register.v":14:0:14:5|Removing sequential instance debugger.opReg.DOUT[3:0] (in view: work.core(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@A: BN291 :"c:\users\duncan\git\forthcpu\debugport\source\register.v":14:0:14:5|Boundary register debugger.opReg.DOUT[3:0] (in view: work.core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":35:0:35:5|Removing sequential instance debugger.addrH.Q_R[7:0] (in view: work.core(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@A: BN291 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":35:0:35:5|Boundary register debugger.addrH.Q_R[7:0] (in view: work.core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":35:0:35:5|Removing sequential instance debugger.addrL.Q_R[6:0] (in view: work.core(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@A: BN291 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":35:0:35:5|Boundary register debugger.addrL.Q_R[6:0] (in view: work.core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 177MB)

@N: BN362 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Removing sequential instance instructionLatchInst.DEBUG_INSTRUCTION[7] (in view: work.core(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Boundary register instructionLatchInst.DEBUG_INSTRUCTION[7] (in view: work.core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: BN132 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Removing instance coreInst.instructionLatchInst.DEBUG_INSTRUCTION[3] because it is equivalent to instance coreInst.instructionLatchInst.DEBUG_INSTRUCTION[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Removing instance coreInst.instructionLatchInst.DEBUG_INSTRUCTION[2] because it is equivalent to instance coreInst.instructionLatchInst.DEBUG_INSTRUCTION[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Removing instance coreInst.instructionLatchInst.DEBUG_INSTRUCTION[1] because it is equivalent to instance coreInst.instructionLatchInst.DEBUG_INSTRUCTION[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Found counter in view:work.core(verilog) instance debugger.addrH.Q[7:0] 
@N: MO231 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Found counter in view:work.core(verilog) instance debugger.addrL.Q[6:0] 
@W: MO129 :"c:\users\duncan\git\forthcpu\jumpgroupdecoder\source\jumpgroupdecoder.v":198:0:198:5|Sequential instance coreInst.jumpGroupDecoderInst.BUS_SEQX[0] is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Removing sequential instance instructionLatchInst.DEBUG_INSTRUCTION[0] (in view: work.core(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Boundary register instructionLatchInst.DEBUG_INSTRUCTION[0] (in view: work.core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: BN132 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v":264:0:264:5|Removing instance coreInst.interruptStateMachineInst.PC_NEXTX[2] because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: MF179 :"c:\users\duncan\git\forthcpu\uart\source\receiver.v":56:14:56:49|Found 17 by 17 bit equality operator ('==') r_Clock_Count17 (in view: work.UART_RX(verilog))

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 188MB peak: 188MB)

@W: BN132 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptmaskregister.v":60:0:60:5|Removing instance mcuResourcesInst.interruptMaskRegisterInst.PRI_REG[2] because it is equivalent to instance mcuResourcesInst.interruptMaskRegisterInst.INT1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptmaskregister.v":60:0:60:5|Removing instance mcuResourcesInst.interruptMaskRegisterInst.PRI_REG[1] because it is equivalent to instance mcuResourcesInst.interruptMaskRegisterInst.INT1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptmaskregister.v":60:0:60:5|Removing instance mcuResourcesInst.interruptMaskRegisterInst.PRI_REG[0] because it is equivalent to instance mcuResourcesInst.interruptMaskRegisterInst.INT1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptmaskregister.v":60:0:60:5|Removing instance mcuResourcesInst.interruptMaskRegisterInst.INTS_REG[7] because it is equivalent to instance mcuResourcesInst.interruptMaskRegisterInst.INT1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptmaskregister.v":60:0:60:5|Removing instance mcuResourcesInst.interruptMaskRegisterInst.INTS_REG[6] because it is equivalent to instance mcuResourcesInst.interruptMaskRegisterInst.INTS_REG[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptmaskregister.v":60:0:60:5|Removing instance mcuResourcesInst.interruptMaskRegisterInst.INTS_REG[5] because it is equivalent to instance mcuResourcesInst.interruptMaskRegisterInst.INTS_REG[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptmaskregister.v":60:0:60:5|Removing instance mcuResourcesInst.interruptMaskRegisterInst.INTS_REG[4] because it is equivalent to instance mcuResourcesInst.interruptMaskRegisterInst.INTS_REG[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptmaskregister.v":60:0:60:5|Removing instance mcuResourcesInst.interruptMaskRegisterInst.INTS_REG[3] because it is equivalent to instance mcuResourcesInst.interruptMaskRegisterInst.INTS_REG[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptmaskregister.v":60:0:60:5|Removing instance mcuResourcesInst.interruptMaskRegisterInst.INTS_REG[2] because it is equivalent to instance mcuResourcesInst.interruptMaskRegisterInst.INTS_REG[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptmaskregister.v":60:0:60:5|Removing instance mcuResourcesInst.interruptMaskRegisterInst.INTS_REG[1] because it is equivalent to instance coreInst.debugSequencerInst.DEBUG_ADDR_INC_EN. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v":264:0:264:5|Removing instance coreInst.interruptStateMachineInst.PC_LD_INT0 because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v":264:0:264:5|Removing instance coreInst.interruptStateMachineInst.STATE[3] because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\duncan\git\forthcpu\debugport\source\register.v":14:0:14:5|Removing instance coreInst.debugger.modeReg.DOUT[1] because it is equivalent to instance coreInst.debugger.modeReg.DOUT[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Removing sequential instance coreInst.instructionLatchInst.DEBUG_INSTRUCTION[6] (in view: work.mcu(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Boundary register coreInst.instructionLatchInst.DEBUG_INSTRUCTION[6] (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Removing sequential instance coreInst.instructionLatchInst.DEBUG_INSTRUCTION[5] (in view: work.mcu(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Boundary register coreInst.instructionLatchInst.DEBUG_INSTRUCTION[5] (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Removing sequential instance coreInst.instructionLatchInst.DEBUG_INSTRUCTION[4] (in view: work.mcu(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Boundary register coreInst.instructionLatchInst.DEBUG_INSTRUCTION[4] (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\debugsequencer.v":19:0:19:5|Removing sequential instance coreInst.debugSequencerInst.DEBUG_ADDR_INC_EN (in view: work.mcu(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":25:0:25:5|Removing sequential instance coreInst.debugger.requestGen.modeReqReg.Q_R[0] (in view: work.mcu(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":25:0:25:5|Boundary register coreInst.debugger.requestGen.modeReqReg.Q_R[0] (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\register.v":14:0:14:5|Removing sequential instance coreInst.debugger.modeReg.DOUT[0] (in view: work.mcu(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\duncan\git\forthcpu\debugport\source\register.v":14:0:14:5|Boundary register coreInst.debugger.modeReg.DOUT[0] (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v":264:0:264:5|Removing sequential instance coreInst.interruptStateMachineInst.STATE[2] (in view: work.mcu(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Removing sequential instance coreInst.debugger.requestGen.modeReqReg.Q_PHI0[0] (in view: work.mcu(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Boundary register coreInst.debugger.requestGen.modeReqReg.Q_PHI0[0] (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Removing sequential instance coreInst.debugger.requestGen.modeReqReg.Q[0] (in view: work.mcu(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 199MB peak: 199MB)


Available hyper_sources - for debug and ip models
	None Found

@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Removing sequential instance coreInst.debugger.addrL.RO (in view: work.mcu(verilog)) because it does not drive other instances.
@W: BN132 :"c:\users\duncan\git\forthcpu\programcounter\source\programcounter.v":89:0:89:5|Removing instance coreInst.programCounterInst.INTR0[15] because it is equivalent to instance coreInst.programCounterInst.INTR0[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\duncan\git\forthcpu\programcounter\source\programcounter.v":89:0:89:5|Removing instance coreInst.programCounterInst.INTR0[14] because it is equivalent to instance coreInst.programCounterInst.INTR0[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\duncan\git\forthcpu\programcounter\source\programcounter.v":89:0:89:5|Removing instance coreInst.programCounterInst.INTR0[13] because it is equivalent to instance coreInst.programCounterInst.INTR0[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\duncan\git\forthcpu\programcounter\source\programcounter.v":89:0:89:5|Removing instance coreInst.programCounterInst.INTR0[12] because it is equivalent to instance coreInst.programCounterInst.INTR0[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\duncan\git\forthcpu\programcounter\source\programcounter.v":89:0:89:5|Removing instance coreInst.programCounterInst.INTR0[11] because it is equivalent to instance coreInst.programCounterInst.INTR0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\duncan\git\forthcpu\programcounter\source\programcounter.v":89:0:89:5|Removing instance coreInst.programCounterInst.INTR0[9] because it is equivalent to instance coreInst.programCounterInst.INTR0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\duncan\git\forthcpu\programcounter\source\programcounter.v":89:0:89:5|Removing instance coreInst.programCounterInst.INTR0[8] because it is equivalent to instance coreInst.programCounterInst.INTR0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\duncan\git\forthcpu\programcounter\source\programcounter.v":89:0:89:5|Removing instance coreInst.programCounterInst.INTR0[7] because it is equivalent to instance coreInst.programCounterInst.INTR0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\duncan\git\forthcpu\programcounter\source\programcounter.v":89:0:89:5|Removing instance coreInst.programCounterInst.INTR0[6] because it is equivalent to instance coreInst.programCounterInst.INTR0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\duncan\git\forthcpu\programcounter\source\programcounter.v":89:0:89:5|Removing instance coreInst.programCounterInst.INTR0[5] because it is equivalent to instance coreInst.programCounterInst.INTR0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\duncan\git\forthcpu\programcounter\source\programcounter.v":89:0:89:5|Removing instance coreInst.programCounterInst.INTR0[4] because it is equivalent to instance coreInst.programCounterInst.INTR0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\duncan\git\forthcpu\programcounter\source\programcounter.v":89:0:89:5|Removing instance coreInst.programCounterInst.INTR0[3] because it is equivalent to instance coreInst.programCounterInst.INTR0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\duncan\git\forthcpu\programcounter\source\programcounter.v":89:0:89:5|Removing instance coreInst.programCounterInst.INTR0[2] because it is equivalent to instance coreInst.programCounterInst.INTR0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\duncan\git\forthcpu\programcounter\source\programcounter.v":89:0:89:5|Removing instance coreInst.programCounterInst.INTR0[1] because it is equivalent to instance coreInst.programCounterInst.INTR0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\duncan\git\forthcpu\programcounter\source\programcounter.v":89:0:89:5|Removing instance coreInst.programCounterInst.INTR0[10] because it is equivalent to instance coreInst.programCounterInst.INTR0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\duncan\git\forthcpu\buscontroller\source\bussequencer.v":62:0:62:5|Removing sequential instance coreInst.busControllerInst.sequencer.ADDR_BUSX_R[2] (in view: work.mcu(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\duncan\git\forthcpu\buscontroller\source\bussequencer.v":62:0:62:5|Boundary register coreInst.busControllerInst.sequencer.ADDR_BUSX_R[2] (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Removing sequential instance coreInst.debugger.addrL.Q[6:0] (in view: work.mcu(verilog)) of type view:PrimLib.counter(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Removing sequential instance coreInst.debugger.addrH.Q[7:0] (in view: work.mcu(verilog)) of type view:PrimLib.counter(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\programcounter\source\programcounter.v":89:0:89:5|Removing sequential instance coreInst.programCounterInst.INTR0[0] (in view: work.mcu(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\duncan\git\forthcpu\programcounter\source\programcounter.v":89:0:89:5|Boundary register coreInst.programCounterInst.INTR0[0] (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 194MB peak: 202MB)

@W: BN132 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v":264:0:264:5|Removing instance coreInst.interruptStateMachineInst.STATE[6] because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v":264:0:264:5|Removing instance coreInst.interruptStateMachineInst.STATE[9] because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v":264:0:264:5|Removing instance coreInst.interruptStateMachineInst.PC_NEXTX[0] because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v":264:0:264:5|Removing sequential instance coreInst.interruptStateMachineInst.STATE[5] (in view: work.mcu(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v":264:0:264:5|Removing sequential instance coreInst.interruptStateMachineInst.STATE[8] (in view: work.mcu(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 197MB peak: 202MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 201MB peak: 202MB)

@W: BN132 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v":264:0:264:5|Removing instance coreInst.interruptStateMachineInst.PC_NEXTX[1] because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 201MB peak: 202MB)


Finished preparing to map (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 201MB peak: 202MB)


Finished technology mapping (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 260MB peak: 260MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:13s		   -29.43ns		1164 /       232
   2		0h:00m:13s		   -29.43ns		1156 /       232
   3		0h:00m:13s		   -29.10ns		1156 /       232
   4		0h:00m:13s		   -29.10ns		1156 /       232
   5		0h:00m:13s		   -28.88ns		1156 /       232
   6		0h:00m:13s		   -29.10ns		1156 /       232
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Replicating instance coreInst.instructionLatchInst.INSTRUCTION[11] (in view: work.mcu(verilog)) with 25 loads 1 time to improve timing.
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Replicating instance coreInst.instructionLatchInst.INSTRUCTION[10] (in view: work.mcu(verilog)) with 31 loads 2 times to improve timing.
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Replicating instance coreInst.instructionLatchInst.GROUPX[1] (in view: work.mcu(verilog)) with 59 loads 2 times to improve timing.
Timing driven replication report
Added 5 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   7		0h:00m:16s		   -28.95ns		1158 /       237
   8		0h:00m:16s		   -28.38ns		1162 /       237
   9		0h:00m:16s		   -26.99ns		1165 /       237
  10		0h:00m:17s		   -27.41ns		1170 /       237
  11		0h:00m:17s		   -27.04ns		1170 /       237
  12		0h:00m:17s		   -27.27ns		1172 /       237
  13		0h:00m:17s		   -27.33ns		1176 /       237
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Replicating instance coreInst.instructionLatchInst.GROUPX[0] (in view: work.mcu(verilog)) with 57 loads 2 times to improve timing.
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Replicating instance coreInst.instructionLatchInst.INSTRUCTION[12] (in view: work.mcu(verilog)) with 30 loads 2 times to improve timing.
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Replicating instance coreInst.instructionLatchInst.INSTRUCTION[13] (in view: work.mcu(verilog)) with 22 loads 2 times to improve timing.
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Replicating instance coreInst.instructionLatchInst.INSTRUCTION[9] (in view: work.mcu(verilog)) with 38 loads 2 times to improve timing.
Added 8 Registers via timing driven replication
Added 0 LUTs via timing driven replication


  14		0h:00m:18s		   -26.44ns		1180 /       245
  15		0h:00m:18s		   -26.29ns		1185 /       245
  16		0h:00m:18s		   -26.44ns		1186 /       245
  17		0h:00m:18s		   -26.29ns		1187 /       245
  18		0h:00m:18s		   -26.30ns		1188 /       245

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:19s; Memory used current: 261MB peak: 262MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@A: BN291 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":96:0:96:5|Boundary register mcuResourcesInst.UARTInst.DOUT_15_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":96:0:96:5|Boundary register mcuResourcesInst.UARTInst.DOUT_13_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":96:0:96:5|Boundary register mcuResourcesInst.UARTInst.DOUT_12_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":96:0:96:5|Boundary register mcuResourcesInst.UARTInst.DOUT_11_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":96:0:96:5|Boundary register mcuResourcesInst.UARTInst.DOUT_10_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":96:0:96:5|Boundary register mcuResourcesInst.UARTInst.DOUT_9_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":96:0:96:5|Boundary register mcuResourcesInst.UARTInst.DOUT_8_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":96:0:96:5|Boundary register mcuResourcesInst.UARTInst.DOUT_14_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":96:0:96:5|Boundary register mcuResourcesInst.UARTInst.DOUT_7_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":96:0:96:5|Boundary register mcuResourcesInst.UARTInst.DOUT_5_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":96:0:96:5|Boundary register mcuResourcesInst.UARTInst.DOUT_4_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":96:0:96:5|Boundary register mcuResourcesInst.UARTInst.DOUT_3_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":96:0:96:5|Boundary register mcuResourcesInst.UARTInst.DOUT_2_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":96:0:96:5|Boundary register mcuResourcesInst.UARTInst.DOUT_1_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":96:0:96:5|Boundary register mcuResourcesInst.UARTInst.DOUT_0_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:20s; Memory used current: 262MB peak: 262MB)

@N: MT611 :|Automatically generated clock mcu|DEBUG_WRN_1_inferred_clock is not used and is being removed

Start Writing Netlists (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:20s; Memory used current: 220MB peak: 263MB)

Writing Analyst data base C:\Users\Duncan\git\ForthCPU\impl1\synwork\ForthCPU_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:21s; Memory used current: 261MB peak: 263MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\Duncan\git\ForthCPU\impl1\ForthCPU_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:22s; Memory used current: 266MB peak: 266MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:22s; Memory used current: 266MB peak: 266MB)


Start final timing analysis (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:22s; Memory used current: 260MB peak: 266MB)

@W: MT420 |Found inferred clock mcu|PIN_CLK_X1 with period 10.00ns. Please declare a user-defined clock on port PIN_CLK_X1.


##### START OF TIMING REPORT #####[
# Timing report written on Sun Dec 10 18:24:10 2023
#


Top view:               mcu
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -27.983

                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group              
-----------------------------------------------------------------------------------------------------------------------
mcu|PIN_CLK_X1     100.0 MHz     15.2 MHz      10.000        65.965        -27.983     inferred     Inferred_clkgroup_0
System             100.0 MHz     568.8 MHz     10.000        1.758         8.242       system       system_clkgroup    
=======================================================================================================================





Clock Relationships
*******************

Clocks                          |    rise  to  rise     |    fall  to  fall     |    rise  to  fall     |    fall  to  rise   
------------------------------------------------------------------------------------------------------------------------------
Starting        Ending          |  constraint  slack    |  constraint  slack    |  constraint  slack    |  constraint  slack  
------------------------------------------------------------------------------------------------------------------------------
System          mcu|PIN_CLK_X1  |  10.000      8.242    |  No paths    -        |  No paths    -        |  No paths    -      
mcu|PIN_CLK_X1  System          |  10.000      5.715    |  No paths    -        |  No paths    -        |  No paths    -      
mcu|PIN_CLK_X1  mcu|PIN_CLK_X1  |  10.000      -24.012  |  10.000      -17.648  |  5.000       -23.677  |  5.000       -27.983
==============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mcu|PIN_CLK_X1
====================================



Starting Points with Worst Slack
********************************

                                                       Starting                                                        Arrival            
Instance                                               Reference          Type        Pin     Net                      Time        Slack  
                                                       Clock                                                                              
------------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionLatchInst.INSTRUCTION_fast[11]     mcu|PIN_CLK_X1     FD1P3DX     Q       INSTRUCTION_fast[11]     1.148       -27.983
coreInst.instructionLatchInst.GROUPX_fast[0]           mcu|PIN_CLK_X1     FD1P3DX     Q       GROUPX_fast[0]           1.188       -27.155
coreInst.instructionLatchInst.INSTRUCTION_fast[12]     mcu|PIN_CLK_X1     FD1P3DX     Q       ALU_ALU_OPX_fast[2]      1.108       -27.075
coreInst.instructionLatchInst.INSTRUCTION_fast[13]     mcu|PIN_CLK_X1     FD1P3DX     Q       ALU_ALU_OPX_fast[3]      1.108       -27.075
coreInst.instructionLatchInst.INSTRUCTION[8]           mcu|PIN_CLK_X1     FD1P3DX     Q       INSTRUCTION[8]           1.305       -26.481
coreInst.instructionLatchInst.GROUPX_0_rep1            mcu|PIN_CLK_X1     FD1P3DX     Q       GROUPX_0_rep1            1.228       -26.404
coreInst.instructionLatchInst.INSTRUCTION_fast[10]     mcu|PIN_CLK_X1     FD1P3DX     Q       ALU_ALU_OPX_fast[0]      0.972       -26.400
coreInst.instructionLatchInst.INSTRUCTION_10_rep1      mcu|PIN_CLK_X1     FD1P3DX     Q       ALU_ALU_OPX_0_rep1       1.232       -26.254
coreInst.instructionLatchInst.GROUPX_1_rep1            mcu|PIN_CLK_X1     FD1P3DX     Q       GROUPX_1_rep1            1.220       -26.242
coreInst.instructionLatchInst.INSTRUCTION_fast[9]      mcu|PIN_CLK_X1     FD1P3DX     Q       INSTRUCTION_fast[9]      1.044       -26.220
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                 Required            
Instance                                  Reference          Type        Pin     Net               Time         Slack  
                                          Clock                                                                        
-----------------------------------------------------------------------------------------------------------------------
coreInst.programCounterInst.PC_A[15]      mcu|PIN_CLK_X1     FD1P3BX     D       PC_A_3[15]        5.089        -27.983
coreInst.programCounterInst.PC_A[13]      mcu|PIN_CLK_X1     FD1P3BX     D       PC_A_3[13]        5.089        -27.840
coreInst.programCounterInst.PC_A[14]      mcu|PIN_CLK_X1     FD1P3BX     D       PC_A_3[14]        5.089        -27.840
coreInst.programCounterInst.PC_A[11]      mcu|PIN_CLK_X1     FD1P3BX     D       PC_A_3[11]        5.089        -27.697
coreInst.programCounterInst.PC_A[12]      mcu|PIN_CLK_X1     FD1P3BX     D       PC_A_3[12]        5.089        -27.697
coreInst.programCounterInst.HERE[15]      mcu|PIN_CLK_X1     FD1P3DX     D       PC_A_NEXT[15]     4.894        -27.560
coreInst.programCounterInst.INTR1[15]     mcu|PIN_CLK_X1     FD1P3DX     D       PC_A_NEXT[15]     4.894        -27.560
coreInst.programCounterInst.PC_A[9]       mcu|PIN_CLK_X1     FD1P3BX     D       PC_A_3[9]         5.089        -27.554
coreInst.programCounterInst.PC_A[10]      mcu|PIN_CLK_X1     FD1P3BX     D       PC_A_3[10]        5.089        -27.554
coreInst.programCounterInst.HERE[13]      mcu|PIN_CLK_X1     FD1P3DX     D       PC_A_NEXT[13]     4.894        -27.417
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.089

    - Propagation time:                      33.071
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -27.983

    Number of logic level(s):                37
    Starting point:                          coreInst.instructionLatchInst.INSTRUCTION_fast[11] / Q
    Ending point:                            coreInst.programCounterInst.PC_A[15] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                                           Pin      Pin               Arrival      No. of    
Name                                                                        Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionLatchInst.INSTRUCTION_fast[11]                          FD1P3DX      Q        Out     1.148     1.148 r      -         
INSTRUCTION_fast[11]                                                        Net          -        -       -         -            4         
coreInst.jumpGroupDecoderInst.CC_1_i_m2_am                                  ORCALUT4     C        In      0.000     1.148 r      -         
coreInst.jumpGroupDecoderInst.CC_1_i_m2_am                                  ORCALUT4     Z        Out     1.017     2.165 r      -         
CC_1_i_m2_am                                                                Net          -        -       -         -            1         
coreInst.jumpGroupDecoderInst.CC_1_i_m2                                     PFUMX        BLUT     In      0.000     2.165 r      -         
coreInst.jumpGroupDecoderInst.CC_1_i_m2                                     PFUMX        Z        Out     0.390     2.555 r      -         
N_311                                                                       Net          -        -       -         -            4         
coreInst.fullALUInst.muxB.g0_0                                              ORCALUT4     A        In      0.000     2.555 r      -         
coreInst.fullALUInst.muxB.g0_0                                              ORCALUT4     Z        Out     1.233     3.788 r      -         
N_310                                                                       Net          -        -       -         -            6         
coreInst.fullALUInst.muxB.ALUB_m10_i_a4                                     ORCALUT4     A        In      0.000     3.788 r      -         
coreInst.fullALUInst.muxB.ALUB_m10_i_a4                                     ORCALUT4     Z        Out     1.317     5.104 r      -         
ALUB_N_17                                                                   Net          -        -       -         -            18        
coreInst.fullALUInst.muxB.ALUB_DATA_5_xx_mm[1]                              ORCALUT4     D        In      0.000     5.104 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_5_xx_mm[1]                              ORCALUT4     Z        Out     1.297     6.401 r      -         
N_66                                                                        Net          -        -       -         -            13        
coreInst.fullALUInst.muxB.ALUB_DATA_6_mb[1]                                 ORCALUT4     C        In      0.000     6.401 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_6_mb[1]                                 ORCALUT4     Z        Out     0.449     6.850 r      -         
N_173                                                                       Net          -        -       -         -            79        
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        A0       In      0.000     6.850 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        COUT     Out     1.544     8.395 r      -         
un47_RESULT_cry_2                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        CIN      In      0.000     8.395 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        COUT     Out     0.143     8.537 r      -         
un47_RESULT_cry_4                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        CIN      In      0.000     8.537 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        S0       Out     1.549     10.086 r     -         
un47_RESULT_cry_5_0_S0                                                      Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNII1TH       ORCALUT4     B        In      0.000     10.086 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNII1TH       ORCALUT4     Z        Out     1.017     11.103 f     -         
OVER_i_1_a2_0                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNIU6E01     ORCALUT4     A        In      0.000     11.103 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNIU6E01     ORCALUT4     Z        Out     1.017     12.120 f     -         
OVER_i_1_a2_8                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI3MEL1     ORCALUT4     A        In      0.000     12.120 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI3MEL1     ORCALUT4     Z        Out     1.017     13.137 f     -         
OVER_i_1_a2_10                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     B        In      0.000     13.137 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     Z        Out     1.313     14.450 f     -         
OVER_i                                                                      Net          -        -       -         -            16        
coreInst.fullALUInst.aluInst.un53_RESULT_77                                 ORCALUT4     C        In      0.000     14.450 f     -         
coreInst.fullALUInst.aluInst.un53_RESULT_77                                 ORCALUT4     Z        Out     1.017     15.466 f     -         
un53_RESULT[8]                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_7_0[8]                                  ORCALUT4     D        In      0.000     15.466 f     -         
coreInst.fullALUInst.aluInst.RESULT_7_0[8]                                  ORCALUT4     Z        Out     1.017     16.483 f     -         
N_195                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11[8]                                   PFUMX        ALUT     In      0.000     16.483 f     -         
coreInst.fullALUInst.aluInst.RESULT_11[8]                                   PFUMX        Z        Out     0.214     16.697 f     -         
N_259                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_12_0_d[8]                               ORCALUT4     B        In      0.000     16.697 f     -         
coreInst.fullALUInst.aluInst.RESULT_12_0_d[8]                               ORCALUT4     Z        Out     1.017     17.714 f     -         
RESULT_12_0_d[8]                                                            Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d[8]                                    ORCALUT4     A        In      0.000     17.714 f     -         
coreInst.fullALUInst.aluInst.RESULT_d[8]                                    ORCALUT4     Z        Out     1.017     18.731 f     -         
RESULT_d[8]                                                                 Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d_0[8]                                  ORCALUT4     B        In      0.000     18.731 f     -         
coreInst.fullALUInst.aluInst.RESULT_d_0[8]                                  ORCALUT4     Z        Out     1.017     19.748 f     -         
RESULT_d_0[8]                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT[8]                                      ORCALUT4     B        In      0.000     19.748 f     -         
coreInst.fullALUInst.aluInst.RESULT[8]                                      ORCALUT4     Z        Out     1.225     20.973 f     -         
ALU_R[8]                                                                    Net          -        -       -         -            5         
coreInst.busControllerInst.ADDR_BUF_d_RNI7M7U[8]                            ORCALUT4     A        In      0.000     20.973 f     -         
coreInst.busControllerInst.ADDR_BUF_d_RNI7M7U[8]                            ORCALUT4     Z        Out     0.449     21.421 f     -         
ADDR_BUF[8]                                                                 Net          -        -       -         -            29        
mcuResourcesInst.memoryMapperInst.un3_INT_MAPlto15_3                        ORCALUT4     C        In      0.000     21.421 f     -         
mcuResourcesInst.memoryMapperInst.un3_INT_MAPlto15_3                        ORCALUT4     Z        Out     1.153     22.574 r     -         
un3_INT_MAPlto15_3                                                          Net          -        -       -         -            3         
mcuResourcesInst.memoryMapperInst.UART_MAP_a0_N_3L3                         ORCALUT4     D        In      0.000     22.574 r     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_a0_N_3L3                         ORCALUT4     Z        Out     1.089     23.663 f     -         
UART_MAP_a0_N_3L3                                                           Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.UART_MAP_a0_N_3L3_RNI99SJ                 ORCALUT4     D        In      0.000     23.663 f     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_a0_N_3L3_RNI99SJ                 ORCALUT4     Z        Out     1.017     24.680 r     -         
CPU_DIN_sn_m3_sx                                                            Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.UART_MAP_a0_N_3L3_RNIFBAN2                ORCALUT4     A        In      0.000     24.680 r     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_a0_N_3L3_RNIFBAN2                ORCALUT4     Z        Out     1.305     25.985 f     -         
CPU_DIN_sn_N_4                                                              Net          -        -       -         -            15        
mcuResourcesInst.memoryMapperInst.CPU_DIN_bm[2]                             ORCALUT4     D        In      0.000     25.985 f     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_bm[2]                             ORCALUT4     Z        Out     1.017     27.001 r     -         
CPU_DIN_bm[2]                                                               Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_DIN[2]                                PFUMX        ALUT     In      0.000     27.001 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN[2]                                PFUMX        Z        Out     0.350     27.352 r     -         
CPU_DIN[2]                                                                  Net          -        -       -         -            3         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO                           ORCALUT4     A        In      0.000     27.352 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO                           ORCALUT4     Z        Out     1.017     28.368 f     -         
N_185_0                                                                     Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                               CCU2D        C1       In      0.000     28.368 f     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                               CCU2D        COUT     Out     1.544     29.913 r     -         
PC_A_NEXT_cry_2                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                               CCU2D        CIN      In      0.000     29.913 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                               CCU2D        COUT     Out     0.143     30.056 r     -         
PC_A_NEXT_cry_4                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_5_0                               CCU2D        CIN      In      0.000     30.056 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_5_0                               CCU2D        COUT     Out     0.143     30.198 r     -         
PC_A_NEXT_cry_6                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_7_0                               CCU2D        CIN      In      0.000     30.198 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_7_0                               CCU2D        COUT     Out     0.143     30.341 r     -         
PC_A_NEXT_cry_8                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_9_0                               CCU2D        CIN      In      0.000     30.341 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_9_0                               CCU2D        COUT     Out     0.143     30.484 r     -         
PC_A_NEXT_cry_10                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_11_0                              CCU2D        CIN      In      0.000     30.484 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_11_0                              CCU2D        COUT     Out     0.143     30.627 r     -         
PC_A_NEXT_cry_12                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_13_0                              CCU2D        CIN      In      0.000     30.627 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_13_0                              CCU2D        COUT     Out     0.143     30.770 r     -         
PC_A_NEXT_cry_14                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_s_15_0                                CCU2D        CIN      In      0.000     30.770 r     -         
coreInst.programCounterInst.PC_A_NEXT_s_15_0                                CCU2D        S0       Out     1.685     32.455 r     -         
PC_A_NEXT[15]                                                               Net          -        -       -         -            3         
coreInst.programCounterInst.PC_A_3_6_0[15]                                  ORCALUT4     D        In      0.000     32.455 r     -         
coreInst.programCounterInst.PC_A_3_6_0[15]                                  ORCALUT4     Z        Out     0.617     33.071 r     -         
PC_A_3[15]                                                                  Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A[15]                                        FD1P3BX      D        In      0.000     33.071 r     -         
===========================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.089

    - Propagation time:                      33.071
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -27.983

    Number of logic level(s):                37
    Starting point:                          coreInst.instructionLatchInst.INSTRUCTION_fast[11] / Q
    Ending point:                            coreInst.programCounterInst.PC_A[15] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                                           Pin      Pin               Arrival      No. of    
Name                                                                        Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionLatchInst.INSTRUCTION_fast[11]                          FD1P3DX      Q        Out     1.148     1.148 r      -         
INSTRUCTION_fast[11]                                                        Net          -        -       -         -            4         
coreInst.jumpGroupDecoderInst.CC_2_i_m2_bm                                  ORCALUT4     C        In      0.000     1.148 r      -         
coreInst.jumpGroupDecoderInst.CC_2_i_m2_bm                                  ORCALUT4     Z        Out     1.017     2.165 r      -         
CC_2_i_m2_bm                                                                Net          -        -       -         -            1         
coreInst.jumpGroupDecoderInst.CC_2_i_m2                                     PFUMX        ALUT     In      0.000     2.165 r      -         
coreInst.jumpGroupDecoderInst.CC_2_i_m2                                     PFUMX        Z        Out     0.390     2.555 r      -         
N_312                                                                       Net          -        -       -         -            4         
coreInst.fullALUInst.muxB.g0_0                                              ORCALUT4     B        In      0.000     2.555 r      -         
coreInst.fullALUInst.muxB.g0_0                                              ORCALUT4     Z        Out     1.233     3.788 r      -         
N_310                                                                       Net          -        -       -         -            6         
coreInst.fullALUInst.muxB.ALUB_m10_i_a4                                     ORCALUT4     A        In      0.000     3.788 r      -         
coreInst.fullALUInst.muxB.ALUB_m10_i_a4                                     ORCALUT4     Z        Out     1.317     5.104 r      -         
ALUB_N_17                                                                   Net          -        -       -         -            18        
coreInst.fullALUInst.muxB.ALUB_DATA_5_xx_mm[1]                              ORCALUT4     D        In      0.000     5.104 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_5_xx_mm[1]                              ORCALUT4     Z        Out     1.297     6.401 r      -         
N_66                                                                        Net          -        -       -         -            13        
coreInst.fullALUInst.muxB.ALUB_DATA_6_mb[1]                                 ORCALUT4     C        In      0.000     6.401 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_6_mb[1]                                 ORCALUT4     Z        Out     0.449     6.850 r      -         
N_173                                                                       Net          -        -       -         -            79        
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        A0       In      0.000     6.850 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        COUT     Out     1.544     8.395 r      -         
un47_RESULT_cry_2                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        CIN      In      0.000     8.395 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        COUT     Out     0.143     8.537 r      -         
un47_RESULT_cry_4                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        CIN      In      0.000     8.537 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        S0       Out     1.549     10.086 r     -         
un47_RESULT_cry_5_0_S0                                                      Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNII1TH       ORCALUT4     B        In      0.000     10.086 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNII1TH       ORCALUT4     Z        Out     1.017     11.103 f     -         
OVER_i_1_a2_0                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNIU6E01     ORCALUT4     A        In      0.000     11.103 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNIU6E01     ORCALUT4     Z        Out     1.017     12.120 f     -         
OVER_i_1_a2_8                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI3MEL1     ORCALUT4     A        In      0.000     12.120 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI3MEL1     ORCALUT4     Z        Out     1.017     13.137 f     -         
OVER_i_1_a2_10                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     B        In      0.000     13.137 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     Z        Out     1.313     14.450 f     -         
OVER_i                                                                      Net          -        -       -         -            16        
coreInst.fullALUInst.aluInst.un53_RESULT_77                                 ORCALUT4     C        In      0.000     14.450 f     -         
coreInst.fullALUInst.aluInst.un53_RESULT_77                                 ORCALUT4     Z        Out     1.017     15.466 f     -         
un53_RESULT[8]                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_7_0[8]                                  ORCALUT4     D        In      0.000     15.466 f     -         
coreInst.fullALUInst.aluInst.RESULT_7_0[8]                                  ORCALUT4     Z        Out     1.017     16.483 f     -         
N_195                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11[8]                                   PFUMX        ALUT     In      0.000     16.483 f     -         
coreInst.fullALUInst.aluInst.RESULT_11[8]                                   PFUMX        Z        Out     0.214     16.697 f     -         
N_259                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_12_0_d[8]                               ORCALUT4     B        In      0.000     16.697 f     -         
coreInst.fullALUInst.aluInst.RESULT_12_0_d[8]                               ORCALUT4     Z        Out     1.017     17.714 f     -         
RESULT_12_0_d[8]                                                            Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d[8]                                    ORCALUT4     A        In      0.000     17.714 f     -         
coreInst.fullALUInst.aluInst.RESULT_d[8]                                    ORCALUT4     Z        Out     1.017     18.731 f     -         
RESULT_d[8]                                                                 Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d_0[8]                                  ORCALUT4     B        In      0.000     18.731 f     -         
coreInst.fullALUInst.aluInst.RESULT_d_0[8]                                  ORCALUT4     Z        Out     1.017     19.748 f     -         
RESULT_d_0[8]                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT[8]                                      ORCALUT4     B        In      0.000     19.748 f     -         
coreInst.fullALUInst.aluInst.RESULT[8]                                      ORCALUT4     Z        Out     1.225     20.973 f     -         
ALU_R[8]                                                                    Net          -        -       -         -            5         
coreInst.busControllerInst.ADDR_BUF_d_RNI7M7U[8]                            ORCALUT4     A        In      0.000     20.973 f     -         
coreInst.busControllerInst.ADDR_BUF_d_RNI7M7U[8]                            ORCALUT4     Z        Out     0.449     21.421 f     -         
ADDR_BUF[8]                                                                 Net          -        -       -         -            29        
mcuResourcesInst.memoryMapperInst.un3_INT_MAPlto15_3                        ORCALUT4     C        In      0.000     21.421 f     -         
mcuResourcesInst.memoryMapperInst.un3_INT_MAPlto15_3                        ORCALUT4     Z        Out     1.153     22.574 r     -         
un3_INT_MAPlto15_3                                                          Net          -        -       -         -            3         
mcuResourcesInst.memoryMapperInst.UART_MAP_a0_N_3L3                         ORCALUT4     D        In      0.000     22.574 r     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_a0_N_3L3                         ORCALUT4     Z        Out     1.089     23.663 f     -         
UART_MAP_a0_N_3L3                                                           Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.UART_MAP_a0_N_3L3_RNI99SJ                 ORCALUT4     D        In      0.000     23.663 f     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_a0_N_3L3_RNI99SJ                 ORCALUT4     Z        Out     1.017     24.680 r     -         
CPU_DIN_sn_m3_sx                                                            Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.UART_MAP_a0_N_3L3_RNIFBAN2                ORCALUT4     A        In      0.000     24.680 r     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_a0_N_3L3_RNIFBAN2                ORCALUT4     Z        Out     1.305     25.985 f     -         
CPU_DIN_sn_N_4                                                              Net          -        -       -         -            15        
mcuResourcesInst.memoryMapperInst.CPU_DIN_bm[2]                             ORCALUT4     D        In      0.000     25.985 f     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_bm[2]                             ORCALUT4     Z        Out     1.017     27.001 r     -         
CPU_DIN_bm[2]                                                               Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_DIN[2]                                PFUMX        ALUT     In      0.000     27.001 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN[2]                                PFUMX        Z        Out     0.350     27.352 r     -         
CPU_DIN[2]                                                                  Net          -        -       -         -            3         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO                           ORCALUT4     A        In      0.000     27.352 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO                           ORCALUT4     Z        Out     1.017     28.368 f     -         
N_185_0                                                                     Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                               CCU2D        C1       In      0.000     28.368 f     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                               CCU2D        COUT     Out     1.544     29.913 r     -         
PC_A_NEXT_cry_2                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                               CCU2D        CIN      In      0.000     29.913 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                               CCU2D        COUT     Out     0.143     30.056 r     -         
PC_A_NEXT_cry_4                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_5_0                               CCU2D        CIN      In      0.000     30.056 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_5_0                               CCU2D        COUT     Out     0.143     30.198 r     -         
PC_A_NEXT_cry_6                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_7_0                               CCU2D        CIN      In      0.000     30.198 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_7_0                               CCU2D        COUT     Out     0.143     30.341 r     -         
PC_A_NEXT_cry_8                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_9_0                               CCU2D        CIN      In      0.000     30.341 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_9_0                               CCU2D        COUT     Out     0.143     30.484 r     -         
PC_A_NEXT_cry_10                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_11_0                              CCU2D        CIN      In      0.000     30.484 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_11_0                              CCU2D        COUT     Out     0.143     30.627 r     -         
PC_A_NEXT_cry_12                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_13_0                              CCU2D        CIN      In      0.000     30.627 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_13_0                              CCU2D        COUT     Out     0.143     30.770 r     -         
PC_A_NEXT_cry_14                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_s_15_0                                CCU2D        CIN      In      0.000     30.770 r     -         
coreInst.programCounterInst.PC_A_NEXT_s_15_0                                CCU2D        S0       Out     1.685     32.455 r     -         
PC_A_NEXT[15]                                                               Net          -        -       -         -            3         
coreInst.programCounterInst.PC_A_3_6_0[15]                                  ORCALUT4     D        In      0.000     32.455 r     -         
coreInst.programCounterInst.PC_A_3_6_0[15]                                  ORCALUT4     Z        Out     0.617     33.071 r     -         
PC_A_3[15]                                                                  Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A[15]                                        FD1P3BX      D        In      0.000     33.071 r     -         
===========================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.089

    - Propagation time:                      33.071
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -27.983

    Number of logic level(s):                37
    Starting point:                          coreInst.instructionLatchInst.INSTRUCTION_fast[11] / Q
    Ending point:                            coreInst.programCounterInst.PC_A[15] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                                           Pin      Pin               Arrival      No. of    
Name                                                                        Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionLatchInst.INSTRUCTION_fast[11]                          FD1P3DX      Q        Out     1.148     1.148 r      -         
INSTRUCTION_fast[11]                                                        Net          -        -       -         -            4         
coreInst.jumpGroupDecoderInst.CC_2_i_m2_am                                  ORCALUT4     C        In      0.000     1.148 r      -         
coreInst.jumpGroupDecoderInst.CC_2_i_m2_am                                  ORCALUT4     Z        Out     1.017     2.165 r      -         
CC_2_i_m2_am                                                                Net          -        -       -         -            1         
coreInst.jumpGroupDecoderInst.CC_2_i_m2                                     PFUMX        BLUT     In      0.000     2.165 r      -         
coreInst.jumpGroupDecoderInst.CC_2_i_m2                                     PFUMX        Z        Out     0.390     2.555 r      -         
N_312                                                                       Net          -        -       -         -            4         
coreInst.fullALUInst.muxB.g0_0                                              ORCALUT4     B        In      0.000     2.555 r      -         
coreInst.fullALUInst.muxB.g0_0                                              ORCALUT4     Z        Out     1.233     3.788 r      -         
N_310                                                                       Net          -        -       -         -            6         
coreInst.fullALUInst.muxB.ALUB_m10_i_a4                                     ORCALUT4     A        In      0.000     3.788 r      -         
coreInst.fullALUInst.muxB.ALUB_m10_i_a4                                     ORCALUT4     Z        Out     1.317     5.104 r      -         
ALUB_N_17                                                                   Net          -        -       -         -            18        
coreInst.fullALUInst.muxB.ALUB_DATA_5_xx_mm[1]                              ORCALUT4     D        In      0.000     5.104 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_5_xx_mm[1]                              ORCALUT4     Z        Out     1.297     6.401 r      -         
N_66                                                                        Net          -        -       -         -            13        
coreInst.fullALUInst.muxB.ALUB_DATA_6_mb[1]                                 ORCALUT4     C        In      0.000     6.401 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_6_mb[1]                                 ORCALUT4     Z        Out     0.449     6.850 r      -         
N_173                                                                       Net          -        -       -         -            79        
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        A0       In      0.000     6.850 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        COUT     Out     1.544     8.395 r      -         
un47_RESULT_cry_2                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        CIN      In      0.000     8.395 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        COUT     Out     0.143     8.537 r      -         
un47_RESULT_cry_4                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        CIN      In      0.000     8.537 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        S0       Out     1.549     10.086 r     -         
un47_RESULT_cry_5_0_S0                                                      Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNII1TH       ORCALUT4     B        In      0.000     10.086 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNII1TH       ORCALUT4     Z        Out     1.017     11.103 f     -         
OVER_i_1_a2_0                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNIU6E01     ORCALUT4     A        In      0.000     11.103 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNIU6E01     ORCALUT4     Z        Out     1.017     12.120 f     -         
OVER_i_1_a2_8                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI3MEL1     ORCALUT4     A        In      0.000     12.120 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI3MEL1     ORCALUT4     Z        Out     1.017     13.137 f     -         
OVER_i_1_a2_10                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     B        In      0.000     13.137 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     Z        Out     1.313     14.450 f     -         
OVER_i                                                                      Net          -        -       -         -            16        
coreInst.fullALUInst.aluInst.un53_RESULT_77                                 ORCALUT4     C        In      0.000     14.450 f     -         
coreInst.fullALUInst.aluInst.un53_RESULT_77                                 ORCALUT4     Z        Out     1.017     15.466 f     -         
un53_RESULT[8]                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_7_0[8]                                  ORCALUT4     D        In      0.000     15.466 f     -         
coreInst.fullALUInst.aluInst.RESULT_7_0[8]                                  ORCALUT4     Z        Out     1.017     16.483 f     -         
N_195                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11[8]                                   PFUMX        ALUT     In      0.000     16.483 f     -         
coreInst.fullALUInst.aluInst.RESULT_11[8]                                   PFUMX        Z        Out     0.214     16.697 f     -         
N_259                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_12_0_d[8]                               ORCALUT4     B        In      0.000     16.697 f     -         
coreInst.fullALUInst.aluInst.RESULT_12_0_d[8]                               ORCALUT4     Z        Out     1.017     17.714 f     -         
RESULT_12_0_d[8]                                                            Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d[8]                                    ORCALUT4     A        In      0.000     17.714 f     -         
coreInst.fullALUInst.aluInst.RESULT_d[8]                                    ORCALUT4     Z        Out     1.017     18.731 f     -         
RESULT_d[8]                                                                 Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d_0[8]                                  ORCALUT4     B        In      0.000     18.731 f     -         
coreInst.fullALUInst.aluInst.RESULT_d_0[8]                                  ORCALUT4     Z        Out     1.017     19.748 f     -         
RESULT_d_0[8]                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT[8]                                      ORCALUT4     B        In      0.000     19.748 f     -         
coreInst.fullALUInst.aluInst.RESULT[8]                                      ORCALUT4     Z        Out     1.225     20.973 f     -         
ALU_R[8]                                                                    Net          -        -       -         -            5         
coreInst.busControllerInst.ADDR_BUF_d_RNI7M7U[8]                            ORCALUT4     A        In      0.000     20.973 f     -         
coreInst.busControllerInst.ADDR_BUF_d_RNI7M7U[8]                            ORCALUT4     Z        Out     0.449     21.421 f     -         
ADDR_BUF[8]                                                                 Net          -        -       -         -            29        
mcuResourcesInst.memoryMapperInst.un3_INT_MAPlto15_3                        ORCALUT4     C        In      0.000     21.421 f     -         
mcuResourcesInst.memoryMapperInst.un3_INT_MAPlto15_3                        ORCALUT4     Z        Out     1.153     22.574 r     -         
un3_INT_MAPlto15_3                                                          Net          -        -       -         -            3         
mcuResourcesInst.memoryMapperInst.UART_MAP_a0_N_3L3                         ORCALUT4     D        In      0.000     22.574 r     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_a0_N_3L3                         ORCALUT4     Z        Out     1.089     23.663 f     -         
UART_MAP_a0_N_3L3                                                           Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.UART_MAP_a0_N_3L3_RNI99SJ                 ORCALUT4     D        In      0.000     23.663 f     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_a0_N_3L3_RNI99SJ                 ORCALUT4     Z        Out     1.017     24.680 r     -         
CPU_DIN_sn_m3_sx                                                            Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.UART_MAP_a0_N_3L3_RNIFBAN2                ORCALUT4     A        In      0.000     24.680 r     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_a0_N_3L3_RNIFBAN2                ORCALUT4     Z        Out     1.305     25.985 f     -         
CPU_DIN_sn_N_4                                                              Net          -        -       -         -            15        
mcuResourcesInst.memoryMapperInst.CPU_DIN_bm[2]                             ORCALUT4     D        In      0.000     25.985 f     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_bm[2]                             ORCALUT4     Z        Out     1.017     27.001 r     -         
CPU_DIN_bm[2]                                                               Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_DIN[2]                                PFUMX        ALUT     In      0.000     27.001 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN[2]                                PFUMX        Z        Out     0.350     27.352 r     -         
CPU_DIN[2]                                                                  Net          -        -       -         -            3         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO                           ORCALUT4     A        In      0.000     27.352 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO                           ORCALUT4     Z        Out     1.017     28.368 f     -         
N_185_0                                                                     Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                               CCU2D        C1       In      0.000     28.368 f     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                               CCU2D        COUT     Out     1.544     29.913 r     -         
PC_A_NEXT_cry_2                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                               CCU2D        CIN      In      0.000     29.913 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                               CCU2D        COUT     Out     0.143     30.056 r     -         
PC_A_NEXT_cry_4                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_5_0                               CCU2D        CIN      In      0.000     30.056 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_5_0                               CCU2D        COUT     Out     0.143     30.198 r     -         
PC_A_NEXT_cry_6                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_7_0                               CCU2D        CIN      In      0.000     30.198 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_7_0                               CCU2D        COUT     Out     0.143     30.341 r     -         
PC_A_NEXT_cry_8                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_9_0                               CCU2D        CIN      In      0.000     30.341 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_9_0                               CCU2D        COUT     Out     0.143     30.484 r     -         
PC_A_NEXT_cry_10                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_11_0                              CCU2D        CIN      In      0.000     30.484 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_11_0                              CCU2D        COUT     Out     0.143     30.627 r     -         
PC_A_NEXT_cry_12                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_13_0                              CCU2D        CIN      In      0.000     30.627 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_13_0                              CCU2D        COUT     Out     0.143     30.770 r     -         
PC_A_NEXT_cry_14                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_s_15_0                                CCU2D        CIN      In      0.000     30.770 r     -         
coreInst.programCounterInst.PC_A_NEXT_s_15_0                                CCU2D        S0       Out     1.685     32.455 r     -         
PC_A_NEXT[15]                                                               Net          -        -       -         -            3         
coreInst.programCounterInst.PC_A_3_6_0[15]                                  ORCALUT4     D        In      0.000     32.455 r     -         
coreInst.programCounterInst.PC_A_3_6_0[15]                                  ORCALUT4     Z        Out     0.617     33.071 r     -         
PC_A_3[15]                                                                  Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A[15]                                        FD1P3BX      D        In      0.000     33.071 r     -         
===========================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.089

    - Propagation time:                      33.071
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -27.983

    Number of logic level(s):                37
    Starting point:                          coreInst.instructionLatchInst.INSTRUCTION_fast[11] / Q
    Ending point:                            coreInst.programCounterInst.PC_A[15] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                                           Pin      Pin               Arrival      No. of    
Name                                                                        Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionLatchInst.INSTRUCTION_fast[11]                          FD1P3DX      Q        Out     1.148     1.148 r      -         
INSTRUCTION_fast[11]                                                        Net          -        -       -         -            4         
coreInst.jumpGroupDecoderInst.CC_1_i_m2_bm                                  ORCALUT4     C        In      0.000     1.148 r      -         
coreInst.jumpGroupDecoderInst.CC_1_i_m2_bm                                  ORCALUT4     Z        Out     1.017     2.165 r      -         
CC_1_i_m2_bm                                                                Net          -        -       -         -            1         
coreInst.jumpGroupDecoderInst.CC_1_i_m2                                     PFUMX        ALUT     In      0.000     2.165 r      -         
coreInst.jumpGroupDecoderInst.CC_1_i_m2                                     PFUMX        Z        Out     0.390     2.555 r      -         
N_311                                                                       Net          -        -       -         -            4         
coreInst.fullALUInst.muxB.g0_0                                              ORCALUT4     A        In      0.000     2.555 r      -         
coreInst.fullALUInst.muxB.g0_0                                              ORCALUT4     Z        Out     1.233     3.788 r      -         
N_310                                                                       Net          -        -       -         -            6         
coreInst.fullALUInst.muxB.ALUB_m10_i_a4                                     ORCALUT4     A        In      0.000     3.788 r      -         
coreInst.fullALUInst.muxB.ALUB_m10_i_a4                                     ORCALUT4     Z        Out     1.317     5.104 r      -         
ALUB_N_17                                                                   Net          -        -       -         -            18        
coreInst.fullALUInst.muxB.ALUB_DATA_5_xx_mm[1]                              ORCALUT4     D        In      0.000     5.104 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_5_xx_mm[1]                              ORCALUT4     Z        Out     1.297     6.401 r      -         
N_66                                                                        Net          -        -       -         -            13        
coreInst.fullALUInst.muxB.ALUB_DATA_6_mb[1]                                 ORCALUT4     C        In      0.000     6.401 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_6_mb[1]                                 ORCALUT4     Z        Out     0.449     6.850 r      -         
N_173                                                                       Net          -        -       -         -            79        
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        A0       In      0.000     6.850 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        COUT     Out     1.544     8.395 r      -         
un47_RESULT_cry_2                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        CIN      In      0.000     8.395 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        COUT     Out     0.143     8.537 r      -         
un47_RESULT_cry_4                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        CIN      In      0.000     8.537 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        S0       Out     1.549     10.086 r     -         
un47_RESULT_cry_5_0_S0                                                      Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNII1TH       ORCALUT4     B        In      0.000     10.086 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNII1TH       ORCALUT4     Z        Out     1.017     11.103 f     -         
OVER_i_1_a2_0                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNIU6E01     ORCALUT4     A        In      0.000     11.103 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNIU6E01     ORCALUT4     Z        Out     1.017     12.120 f     -         
OVER_i_1_a2_8                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI3MEL1     ORCALUT4     A        In      0.000     12.120 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI3MEL1     ORCALUT4     Z        Out     1.017     13.137 f     -         
OVER_i_1_a2_10                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     B        In      0.000     13.137 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     Z        Out     1.313     14.450 f     -         
OVER_i                                                                      Net          -        -       -         -            16        
coreInst.fullALUInst.aluInst.un53_RESULT_77                                 ORCALUT4     C        In      0.000     14.450 f     -         
coreInst.fullALUInst.aluInst.un53_RESULT_77                                 ORCALUT4     Z        Out     1.017     15.466 f     -         
un53_RESULT[8]                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_7_0[8]                                  ORCALUT4     D        In      0.000     15.466 f     -         
coreInst.fullALUInst.aluInst.RESULT_7_0[8]                                  ORCALUT4     Z        Out     1.017     16.483 f     -         
N_195                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11[8]                                   PFUMX        ALUT     In      0.000     16.483 f     -         
coreInst.fullALUInst.aluInst.RESULT_11[8]                                   PFUMX        Z        Out     0.214     16.697 f     -         
N_259                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_12_0_d[8]                               ORCALUT4     B        In      0.000     16.697 f     -         
coreInst.fullALUInst.aluInst.RESULT_12_0_d[8]                               ORCALUT4     Z        Out     1.017     17.714 f     -         
RESULT_12_0_d[8]                                                            Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d[8]                                    ORCALUT4     A        In      0.000     17.714 f     -         
coreInst.fullALUInst.aluInst.RESULT_d[8]                                    ORCALUT4     Z        Out     1.017     18.731 f     -         
RESULT_d[8]                                                                 Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d_0[8]                                  ORCALUT4     B        In      0.000     18.731 f     -         
coreInst.fullALUInst.aluInst.RESULT_d_0[8]                                  ORCALUT4     Z        Out     1.017     19.748 f     -         
RESULT_d_0[8]                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT[8]                                      ORCALUT4     B        In      0.000     19.748 f     -         
coreInst.fullALUInst.aluInst.RESULT[8]                                      ORCALUT4     Z        Out     1.225     20.973 f     -         
ALU_R[8]                                                                    Net          -        -       -         -            5         
coreInst.busControllerInst.ADDR_BUF_d_RNI7M7U[8]                            ORCALUT4     A        In      0.000     20.973 f     -         
coreInst.busControllerInst.ADDR_BUF_d_RNI7M7U[8]                            ORCALUT4     Z        Out     0.449     21.421 f     -         
ADDR_BUF[8]                                                                 Net          -        -       -         -            29        
mcuResourcesInst.memoryMapperInst.un3_INT_MAPlto15_3                        ORCALUT4     C        In      0.000     21.421 f     -         
mcuResourcesInst.memoryMapperInst.un3_INT_MAPlto15_3                        ORCALUT4     Z        Out     1.153     22.574 r     -         
un3_INT_MAPlto15_3                                                          Net          -        -       -         -            3         
mcuResourcesInst.memoryMapperInst.UART_MAP_a0_N_3L3                         ORCALUT4     D        In      0.000     22.574 r     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_a0_N_3L3                         ORCALUT4     Z        Out     1.089     23.663 f     -         
UART_MAP_a0_N_3L3                                                           Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.UART_MAP_a0_N_3L3_RNI99SJ                 ORCALUT4     D        In      0.000     23.663 f     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_a0_N_3L3_RNI99SJ                 ORCALUT4     Z        Out     1.017     24.680 r     -         
CPU_DIN_sn_m3_sx                                                            Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.UART_MAP_a0_N_3L3_RNIFBAN2                ORCALUT4     A        In      0.000     24.680 r     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_a0_N_3L3_RNIFBAN2                ORCALUT4     Z        Out     1.305     25.985 f     -         
CPU_DIN_sn_N_4                                                              Net          -        -       -         -            15        
mcuResourcesInst.memoryMapperInst.CPU_DIN_bm[2]                             ORCALUT4     D        In      0.000     25.985 f     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_bm[2]                             ORCALUT4     Z        Out     1.017     27.001 r     -         
CPU_DIN_bm[2]                                                               Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_DIN[2]                                PFUMX        ALUT     In      0.000     27.001 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN[2]                                PFUMX        Z        Out     0.350     27.352 r     -         
CPU_DIN[2]                                                                  Net          -        -       -         -            3         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO                           ORCALUT4     A        In      0.000     27.352 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO                           ORCALUT4     Z        Out     1.017     28.368 f     -         
N_185_0                                                                     Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                               CCU2D        C1       In      0.000     28.368 f     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                               CCU2D        COUT     Out     1.544     29.913 r     -         
PC_A_NEXT_cry_2                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                               CCU2D        CIN      In      0.000     29.913 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                               CCU2D        COUT     Out     0.143     30.056 r     -         
PC_A_NEXT_cry_4                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_5_0                               CCU2D        CIN      In      0.000     30.056 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_5_0                               CCU2D        COUT     Out     0.143     30.198 r     -         
PC_A_NEXT_cry_6                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_7_0                               CCU2D        CIN      In      0.000     30.198 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_7_0                               CCU2D        COUT     Out     0.143     30.341 r     -         
PC_A_NEXT_cry_8                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_9_0                               CCU2D        CIN      In      0.000     30.341 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_9_0                               CCU2D        COUT     Out     0.143     30.484 r     -         
PC_A_NEXT_cry_10                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_11_0                              CCU2D        CIN      In      0.000     30.484 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_11_0                              CCU2D        COUT     Out     0.143     30.627 r     -         
PC_A_NEXT_cry_12                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_13_0                              CCU2D        CIN      In      0.000     30.627 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_13_0                              CCU2D        COUT     Out     0.143     30.770 r     -         
PC_A_NEXT_cry_14                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_s_15_0                                CCU2D        CIN      In      0.000     30.770 r     -         
coreInst.programCounterInst.PC_A_NEXT_s_15_0                                CCU2D        S0       Out     1.685     32.455 r     -         
PC_A_NEXT[15]                                                               Net          -        -       -         -            3         
coreInst.programCounterInst.PC_A_3_6_0[15]                                  ORCALUT4     D        In      0.000     32.455 r     -         
coreInst.programCounterInst.PC_A_3_6_0[15]                                  ORCALUT4     Z        Out     0.617     33.071 r     -         
PC_A_3[15]                                                                  Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A[15]                                        FD1P3BX      D        In      0.000     33.071 r     -         
===========================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.089

    - Propagation time:                      33.051
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -27.963

    Number of logic level(s):                37
    Starting point:                          coreInst.instructionLatchInst.INSTRUCTION_fast[11] / Q
    Ending point:                            coreInst.programCounterInst.PC_A[15] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                                           Pin      Pin               Arrival      No. of    
Name                                                                        Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionLatchInst.INSTRUCTION_fast[11]                          FD1P3DX      Q        Out     1.148     1.148 r      -         
INSTRUCTION_fast[11]                                                        Net          -        -       -         -            4         
coreInst.jumpGroupDecoderInst.CC_1_i_m2_am                                  ORCALUT4     C        In      0.000     1.148 r      -         
coreInst.jumpGroupDecoderInst.CC_1_i_m2_am                                  ORCALUT4     Z        Out     1.017     2.165 r      -         
CC_1_i_m2_am                                                                Net          -        -       -         -            1         
coreInst.jumpGroupDecoderInst.CC_1_i_m2                                     PFUMX        BLUT     In      0.000     2.165 r      -         
coreInst.jumpGroupDecoderInst.CC_1_i_m2                                     PFUMX        Z        Out     0.390     2.555 r      -         
N_311                                                                       Net          -        -       -         -            4         
coreInst.fullALUInst.muxB.g0_0                                              ORCALUT4     A        In      0.000     2.555 r      -         
coreInst.fullALUInst.muxB.g0_0                                              ORCALUT4     Z        Out     1.233     3.788 r      -         
N_310                                                                       Net          -        -       -         -            6         
coreInst.fullALUInst.muxB.ALUB_m10_i_a4                                     ORCALUT4     A        In      0.000     3.788 r      -         
coreInst.fullALUInst.muxB.ALUB_m10_i_a4                                     ORCALUT4     Z        Out     1.317     5.104 r      -         
ALUB_N_17                                                                   Net          -        -       -         -            18        
coreInst.fullALUInst.muxB.ALUB_DATA_5_xx_mm[2]                              ORCALUT4     D        In      0.000     5.104 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_5_xx_mm[2]                              ORCALUT4     Z        Out     1.277     6.381 r      -         
N_67                                                                        Net          -        -       -         -            10        
coreInst.fullALUInst.muxB.ALUB_DATA_6[2]                                    ORCALUT4     C        In      0.000     6.381 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_6[2]                                    ORCALUT4     Z        Out     0.449     6.830 r      -         
N_174                                                                       Net          -        -       -         -            78        
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        A1       In      0.000     6.830 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        COUT     Out     1.544     8.374 r      -         
un47_RESULT_cry_2                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        CIN      In      0.000     8.374 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        COUT     Out     0.143     8.517 r      -         
un47_RESULT_cry_4                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        CIN      In      0.000     8.517 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        S0       Out     1.549     10.066 r     -         
un47_RESULT_cry_5_0_S0                                                      Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNII1TH       ORCALUT4     B        In      0.000     10.066 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNII1TH       ORCALUT4     Z        Out     1.017     11.083 f     -         
OVER_i_1_a2_0                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNIU6E01     ORCALUT4     A        In      0.000     11.083 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNIU6E01     ORCALUT4     Z        Out     1.017     12.100 f     -         
OVER_i_1_a2_8                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI3MEL1     ORCALUT4     A        In      0.000     12.100 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI3MEL1     ORCALUT4     Z        Out     1.017     13.117 f     -         
OVER_i_1_a2_10                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     B        In      0.000     13.117 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     Z        Out     1.313     14.430 f     -         
OVER_i                                                                      Net          -        -       -         -            16        
coreInst.fullALUInst.aluInst.un53_RESULT_77                                 ORCALUT4     C        In      0.000     14.430 f     -         
coreInst.fullALUInst.aluInst.un53_RESULT_77                                 ORCALUT4     Z        Out     1.017     15.446 f     -         
un53_RESULT[8]                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_7_0[8]                                  ORCALUT4     D        In      0.000     15.446 f     -         
coreInst.fullALUInst.aluInst.RESULT_7_0[8]                                  ORCALUT4     Z        Out     1.017     16.463 f     -         
N_195                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11[8]                                   PFUMX        ALUT     In      0.000     16.463 f     -         
coreInst.fullALUInst.aluInst.RESULT_11[8]                                   PFUMX        Z        Out     0.214     16.677 f     -         
N_259                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_12_0_d[8]                               ORCALUT4     B        In      0.000     16.677 f     -         
coreInst.fullALUInst.aluInst.RESULT_12_0_d[8]                               ORCALUT4     Z        Out     1.017     17.694 f     -         
RESULT_12_0_d[8]                                                            Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d[8]                                    ORCALUT4     A        In      0.000     17.694 f     -         
coreInst.fullALUInst.aluInst.RESULT_d[8]                                    ORCALUT4     Z        Out     1.017     18.711 f     -         
RESULT_d[8]                                                                 Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d_0[8]                                  ORCALUT4     B        In      0.000     18.711 f     -         
coreInst.fullALUInst.aluInst.RESULT_d_0[8]                                  ORCALUT4     Z        Out     1.017     19.728 f     -         
RESULT_d_0[8]                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT[8]                                      ORCALUT4     B        In      0.000     19.728 f     -         
coreInst.fullALUInst.aluInst.RESULT[8]                                      ORCALUT4     Z        Out     1.225     20.953 f     -         
ALU_R[8]                                                                    Net          -        -       -         -            5         
coreInst.busControllerInst.ADDR_BUF_d_RNI7M7U[8]                            ORCALUT4     A        In      0.000     20.953 f     -         
coreInst.busControllerInst.ADDR_BUF_d_RNI7M7U[8]                            ORCALUT4     Z        Out     0.449     21.401 f     -         
ADDR_BUF[8]                                                                 Net          -        -       -         -            29        
mcuResourcesInst.memoryMapperInst.un3_INT_MAPlto15_3                        ORCALUT4     C        In      0.000     21.401 f     -         
mcuResourcesInst.memoryMapperInst.un3_INT_MAPlto15_3                        ORCALUT4     Z        Out     1.153     22.554 r     -         
un3_INT_MAPlto15_3                                                          Net          -        -       -         -            3         
mcuResourcesInst.memoryMapperInst.UART_MAP_a0_N_3L3                         ORCALUT4     D        In      0.000     22.554 r     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_a0_N_3L3                         ORCALUT4     Z        Out     1.089     23.643 f     -         
UART_MAP_a0_N_3L3                                                           Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.UART_MAP_a0_N_3L3_RNI99SJ                 ORCALUT4     D        In      0.000     23.643 f     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_a0_N_3L3_RNI99SJ                 ORCALUT4     Z        Out     1.017     24.660 r     -         
CPU_DIN_sn_m3_sx                                                            Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.UART_MAP_a0_N_3L3_RNIFBAN2                ORCALUT4     A        In      0.000     24.660 r     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_a0_N_3L3_RNIFBAN2                ORCALUT4     Z        Out     1.305     25.965 f     -         
CPU_DIN_sn_N_4                                                              Net          -        -       -         -            15        
mcuResourcesInst.memoryMapperInst.CPU_DIN_bm[2]                             ORCALUT4     D        In      0.000     25.965 f     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_bm[2]                             ORCALUT4     Z        Out     1.017     26.981 r     -         
CPU_DIN_bm[2]                                                               Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_DIN[2]                                PFUMX        ALUT     In      0.000     26.981 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN[2]                                PFUMX        Z        Out     0.350     27.331 r     -         
CPU_DIN[2]                                                                  Net          -        -       -         -            3         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO                           ORCALUT4     A        In      0.000     27.331 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO                           ORCALUT4     Z        Out     1.017     28.348 f     -         
N_185_0                                                                     Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                               CCU2D        C1       In      0.000     28.348 f     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                               CCU2D        COUT     Out     1.544     29.893 r     -         
PC_A_NEXT_cry_2                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                               CCU2D        CIN      In      0.000     29.893 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                               CCU2D        COUT     Out     0.143     30.036 r     -         
PC_A_NEXT_cry_4                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_5_0                               CCU2D        CIN      In      0.000     30.036 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_5_0                               CCU2D        COUT     Out     0.143     30.178 r     -         
PC_A_NEXT_cry_6                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_7_0                               CCU2D        CIN      In      0.000     30.178 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_7_0                               CCU2D        COUT     Out     0.143     30.321 r     -         
PC_A_NEXT_cry_8                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_9_0                               CCU2D        CIN      In      0.000     30.321 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_9_0                               CCU2D        COUT     Out     0.143     30.464 r     -         
PC_A_NEXT_cry_10                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_11_0                              CCU2D        CIN      In      0.000     30.464 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_11_0                              CCU2D        COUT     Out     0.143     30.607 r     -         
PC_A_NEXT_cry_12                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_13_0                              CCU2D        CIN      In      0.000     30.607 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_13_0                              CCU2D        COUT     Out     0.143     30.750 r     -         
PC_A_NEXT_cry_14                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_s_15_0                                CCU2D        CIN      In      0.000     30.750 r     -         
coreInst.programCounterInst.PC_A_NEXT_s_15_0                                CCU2D        S0       Out     1.685     32.435 r     -         
PC_A_NEXT[15]                                                               Net          -        -       -         -            3         
coreInst.programCounterInst.PC_A_3_6_0[15]                                  ORCALUT4     D        In      0.000     32.435 r     -         
coreInst.programCounterInst.PC_A_3_6_0[15]                                  ORCALUT4     Z        Out     0.617     33.051 r     -         
PC_A_3[15]                                                                  Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A[15]                                        FD1P3BX      D        In      0.000     33.051 r     -         
===========================================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                       Starting                                            Arrival          
Instance                                               Reference     Type        Pin     Net               Time        Slack
                                                       Clock                                                                
----------------------------------------------------------------------------------------------------------------------------
coreInst.instructionPhaseDecoderInst.PHASE_NEXT[0]     System        FD1S1AY     Q       PHASE_NEXT[0]     1.204       8.242
coreInst.instructionPhaseDecoderInst.PHASE_NEXT[1]     System        FD1S1AY     Q       PHASE_NEXT[1]     1.204       8.242
coreInst.instructionPhaseDecoderInst.PHASE_NEXT[2]     System        FD1S1AY     Q       PHASE_NEXT[2]     1.204       8.242
coreInst.instructionPhaseDecoderInst.PHASE_NEXT[3]     System        FD1S1AY     Q       PHASE_NEXT[3]     1.108       8.338
============================================================================================================================


Ending Points with Worst Slack
******************************

                                                        Starting                                                                              Required          
Instance                                                Reference     Type         Pin     Net                                                Time         Slack
                                                        Clock                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------
coreInst_instructionPhaseDecoderInst_STOPPEDio          System        OFS1P3BX     D       coreInst.instructionPhaseDecoderInst.STOPPED_2     9.894        8.242
coreInst.instructionPhaseDecoderInst.COMMIT             System        FD1S3DX      D       un27_COMMIT                                        10.089       8.268
coreInst.instructionPhaseDecoderInst.DEBUG_STEP_ACK     System        FD1S3DX      D       DEBUG_STEP_ACK_2                                   10.089       8.268
coreInst.instructionPhaseDecoderInst.DECODE             System        FD1S3DX      D       un27_DECODE                                        10.089       8.268
coreInst.instructionPhaseDecoderInst.EXECUTE            System        FD1S3DX      D       un27_EXECUTE                                       10.089       8.268
coreInst.instructionPhaseDecoderInst.FETCH              System        FD1S3DX      D       un27_FETCH                                         10.089       8.268
coreInst.instructionPhaseDecoderInst.PHASE_R[0]         System        FD1S3DX      D       PHASE_NEXT[0]                                      9.894        8.691
coreInst.instructionPhaseDecoderInst.PHASE_R[1]         System        FD1S3DX      D       PHASE_NEXT[1]                                      9.894        8.691
coreInst.instructionPhaseDecoderInst.PHASE_R[2]         System        FD1S3DX      D       PHASE_NEXT[2]                                      9.894        8.691
coreInst.instructionPhaseDecoderInst.PHASE_R[3]         System        FD1S3DX      D       PHASE_NEXT[3]                                      9.894        8.787
================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.894

    - Propagation time:                      1.653
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.242

    Number of logic level(s):                1
    Starting point:                          coreInst.instructionPhaseDecoderInst.PHASE_NEXT[0] / Q
    Ending point:                            coreInst_instructionPhaseDecoderInst_STOPPEDio / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin SCLK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
coreInst.instructionPhaseDecoderInst.PHASE_NEXT[0]     FD1S1AY      Q        Out     1.204     1.204 r     -         
PHASE_NEXT[0]                                          Net          -        -       -         -           7         
coreInst.instructionPhaseDecoderInst.STOPPED_2         ORCALUT4     C        In      0.000     1.204 r     -         
coreInst.instructionPhaseDecoderInst.STOPPED_2         ORCALUT4     Z        Out     0.449     1.653 r     -         
STOPPED_2                                              Net          -        -       -         -           1         
coreInst_instructionPhaseDecoderInst_STOPPEDio         OFS1P3BX     D        In      0.000     1.653 r     -         
=====================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:22s; Memory used current: 261MB peak: 266MB)


Finished timing report (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:22s; Memory used current: 261MB peak: 266MB)

---------------------------------------
Resource Usage Report
Part: lcmxo3l_6900c-5

Register bits: 247 of 54912 (0%)
Latch bits:      4
PIC Latch:       0
I/O cells:       49
Block Rams : 26 of 240 (10%)


Details:
CCU2D:          272
DP8KC:          26
FD1P3AX:        16
FD1P3BX:        23
FD1P3DX:        122
FD1P3IX:        15
FD1S1AY:        4
FD1S3AX:        8
FD1S3BX:        2
FD1S3DX:        19
FD1S3IX:        39
GSR:            1
IB:             3
IFS1P3DX:       1
INV:            4
L6MUX21:        16
MUX41:          16
OB:             14
OBZ:            32
OFS1P3BX:       2
ORCALUT4:       1170
PFUMX:          141
PUR:            1
VHI:            29
VLO:            29
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:22s; Memory used current: 76MB peak: 266MB)

Process took 0h:00m:25s realtime, 0h:00m:22s cputime
# Sun Dec 10 18:24:10 2023

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
