module lab3part3(SW, KEY, LEDR, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5);

	input [7:0] SW;
	input [2:0] KEY;
	output [7:0] LEDR;
	
	always @(*)
	begin
		case(KEY[2:0]
			3'b000:
			3'b001:
			3'b010:
			3'b011:
			3'b100:
			
			default:
		endcase
	end
	
endmodule

	