# compile vhdl design source files
vhdl xil_defaultlib  "../../../spi_mastwer_slave.srcs/sources_1/new/spi_master_slave.vhd"
