block/OUT_PS:
  description: no description available.
  items:
    - name: ULC
      description: Layer Upper Left Corner Register.
      byte_offset: 0
      fieldset: ULC
    - name: LRC
      description: Layer Lower Right Corner Register.
      byte_offset: 4
      fieldset: LRC
block/PDMA:
  description: PDMA.
  items:
    - name: CTRL
      description: Control Register.
      byte_offset: 0
      fieldset: PDMA_CTRL
    - name: STAT
      description: Status Register.
      byte_offset: 4
      fieldset: STAT
    - name: OUT_CTRL
      description: Out Layer Control Register.
      byte_offset: 8
      fieldset: OUT_CTRL
    - name: OUT_BUF
      description: Output buffer address.
      byte_offset: 12
      fieldset: OUT_BUF
    - name: OUT_PITCH
      description: Outlayer Pitch Register.
      byte_offset: 20
      fieldset: OUT_PITCH
    - name: OUT_LRC
      description: Output Lower Right Corner Register.
      byte_offset: 24
      fieldset: OUT_LRC
    - name: OUT_PS
      description: no description available.
      array:
        len: 2
        stride: 8
      byte_offset: 28
      block: OUT_PS
    - name: PS
      description: no description available.
      array:
        len: 2
        stride: 48
      byte_offset: 48
      block: PS
    - name: YUV2RGB_COEF0
      description: YUV2RGB coefficients register 0.
      byte_offset: 160
      fieldset: YUV2RGB_COEF0
    - name: YUV2RGB_COEF1
      description: YUV2RGB coefficients register 1.
      byte_offset: 164
      fieldset: YUV2RGB_COEF1
    - name: YUV2RGB_COEF2
      description: YUV2RGB coefficients register 2.
      byte_offset: 168
      fieldset: YUV2RGB_COEF2
    - name: RGB2YUV_COEF0
      description: RGB2YUV coefficients register 0.
      byte_offset: 172
      fieldset: RGB2YUV_COEF0
    - name: RGB2YUV_COEF1
      description: RGB2YUV coefficients register 1.
      byte_offset: 176
      fieldset: RGB2YUV_COEF1
    - name: RGB2YUV_COEF2
      description: RGB2YUV coefficients register 2.
      byte_offset: 180
      fieldset: RGB2YUV_COEF2
    - name: RGB2YUV_COEF3
      description: RGB2YUV coefficients register 3.
      byte_offset: 184
      fieldset: RGB2YUV_COEF3
    - name: RGB2YUV_COEF4
      description: RGB2YUV coefficients register 4.
      byte_offset: 188
      fieldset: RGB2YUV_COEF4
block/PS:
  description: no description available.
  items:
    - name: CTRL
      description: Layer Control Register.
      byte_offset: 0
      fieldset: PS_CTRL
    - name: BUF
      description: Layer data buffer address.
      byte_offset: 4
      fieldset: BUF
    - name: PITCH
      description: Layer data pitch register.
      byte_offset: 16
      fieldset: PITCH
    - name: BKGD
      description: Layer background color register.
      byte_offset: 20
      fieldset: BKGD
    - name: SCALE
      description: Layer scale register.
      byte_offset: 24
      fieldset: SCALE
    - name: OFFSET
      description: Layer offset register.
      byte_offset: 28
      fieldset: OFFSET
    - name: CLRKEY_LOW
      description: Layer low color key register.
      byte_offset: 32
      fieldset: CLRKEY_LOW
    - name: CLRKEY_HIGH
      description: Layer high color key register.
      byte_offset: 36
      fieldset: CLRKEY_HIGH
    - name: ORG
      description: Layer original size register.
      byte_offset: 40
      fieldset: ORG
fieldset/BKGD:
  description: Layer background color register.
  fields:
    - name: COLOR
      description: Background color (in 32bpp format) for any pixels not within the scaled range of the picture, but within the buffer range specified by the PS ULC/LRC. The top 8-bit is the alpha channel.
      bit_offset: 0
      bit_size: 32
fieldset/BUF:
  description: Layer data buffer address.
  fields:
    - name: ADDR
      description: Address pointer for the PS RGB or Y (luma) input buffer.
      bit_offset: 0
      bit_size: 32
fieldset/CLRKEY_HIGH:
  description: Layer high color key register.
  fields:
    - name: LIMIT
      description: High range of color key applied to PS buffer. To disable PS colorkeying, set the low colorkey to 0xFFFFFF and the high colorkey to 0x000000.
      bit_offset: 0
      bit_size: 24
fieldset/CLRKEY_LOW:
  description: Layer low color key register.
  fields:
    - name: LIMIT
      description: Low range of color key applied to PS buffer. To disable PS colorkeying, set the low colorkey to 0xFFFFFF and the high colorkey to 0x000000.
      bit_offset: 0
      bit_size: 24
fieldset/LRC:
  description: Layer Lower Right Corner Register.
  fields:
    - name: X
      description: This field indicates the lower right X-coordinate (in pixels) of the processed surface in the output frame buffer.
      bit_offset: 0
      bit_size: 14
    - name: Y
      description: This field indicates the lower right Y-coordinate (in pixels) of the processed surface in the output frame buffer.
      bit_offset: 16
      bit_size: 14
fieldset/OFFSET:
  description: Layer offset register.
  fields:
    - name: X
      description: This is a 12 bit fractional representation (0.####_####_####) of the X scaling offset. This represents a fixed pixel offset which gets added to the scaled address to determine source data for the scaling engine. It is applied after the decimation filter stage, and before the bilinear filter stage.
      bit_offset: 0
      bit_size: 12
    - name: Y
      description: This is a 12 bit fractional representation (0.####_####_####) of the Y scaling offset. This represents a fixed pixel offset which gets added to the scaled address to determine source data for the scaling engine. It is applied after the decimation filter stage, and before the bilinear filter stage.
      bit_offset: 16
      bit_size: 12
fieldset/ORG:
  description: Layer original size register.
  fields:
    - name: WIDTH
      description: The number of horizontal pixels of the original frame (not -1).
      bit_offset: 0
      bit_size: 14
    - name: HIGHT
      description: The number of vertical pixels of the original frame (not -1).
      bit_offset: 16
      bit_size: 14
fieldset/OUT_BUF:
  description: Output buffer address.
  fields:
    - name: ADDR
      description: Current address pointer for the output frame buffer. The address can have any byte alignment. 64B alignment is recommended for optimal performance.
      bit_offset: 0
      bit_size: 32
fieldset/OUT_CTRL:
  description: Out Layer Control Register.
  fields:
    - name: FORMAT
      description: Output buffer format. 0x0 ARGB8888 - 32-bit pixles, byte sequence as B,G,R,A 0xE RGB565 - 16-bit pixels, byte sequence as B,R 0x12 UYVY1P422 - 16-bit pixels (1-plane , byte sequence as U0,Y0,V0,Y1).
      bit_offset: 0
      bit_size: 6
    - name: ABLEND_MODE
      description: "Alpha Blending Mode 0: SKBlendMode_Clear (If PS1_CTRL[BKGNDCL4CLR] is asserted, use PS1_BKGRND color to fill the range determined by PS1, else fill the range determined by PS1 with zero); 1: SKBlendMode_Src ; 2: SKBlendMode_Dst 3: SKBlendMode_SrcOver 4: SKBlendMode_DstOver 5: SKBlendMode_SrcIn 6: SKBlendMode_DstIn 7: SKBlendMode_SrcOut 8: SKBlendMode_DstOut 9: SKBlendMode_SrcATop 10: SKBlendMode_DstATop 11: SKBlendMode_Xor 12: SKBlendMode_Plus (The conventional belding mode) 13: SKBlendMode_Modulate 14: SRC org 15: DST org Others: Reserved."
      bit_offset: 8
      bit_size: 4
    - name: SRCALPHA_OP
      description: "The usage of the SRCALPHA[7:0]: (The system alpha value is not the data valid mask, the non-zero alpha value per pixel embedded in the stream indicates a valid pixel. If no such per pixel alpha value, it means all the pixels are valid) 0: the SRCALPHA[7:0] is invalid, use the alpha value embedded in the stream 1: the SRCALPHA[7:0] is used to override the alpha value embedded in the stream . (useful when the corresponding data stream has no alpha info) 2: the SRCALPHA[7:0] is used to scale the alpha value embedded in the stream Others: Reserved."
      bit_offset: 12
      bit_size: 2
    - name: DSTALPHA_OP
      description: "The usage of the DSTALPHA[7:0]: (The system alpha value is not the data valid mask, the non-zero alpha value per pixel embedded in the stream indicates a valid pixel. If no such per pixel alpha value, it means all the pixels are valid) 0: the DSTALPHA[7:0] is invalid, use the alpha value embedded in the stream 1: the DSTALPHA[7:0] is used to override the alpha value embedded in the stream. (useful when the corresponding data stream has no alpha info) 2: the DSTALPHA[7:0] is used to scale the alpha value embedded in the stream Others: Reserved."
      bit_offset: 14
      bit_size: 2
    - name: SRCALPHA
      description: The source (P0) system ALPHA value.
      bit_offset: 16
      bit_size: 8
    - name: DSTALPHA
      description: The destination (P1) system ALPHA value.
      bit_offset: 24
      bit_size: 8
fieldset/OUT_LRC:
  description: Output Lower Right Corner Register.
  fields:
    - name: X
      description: This field indicates the lower right X-coordinate (in pixels) of the output frame buffer. Should be the width of the output image size.
      bit_offset: 0
      bit_size: 14
    - name: Y
      description: This field indicates the lower right Y-coordinate (in pixels) of the output frame buffer. The value is the height of the output image size.
      bit_offset: 16
      bit_size: 14
fieldset/OUT_PITCH:
  description: Outlayer Pitch Register.
  fields:
    - name: BYTELEN
      description: Indicates the number of bytes in memory between two vertically adjacent pixels.
      bit_offset: 0
      bit_size: 16
fieldset/PDMA_CTRL:
  description: Control Register.
  fields:
    - name: PDMA_EN
      description: 1b - Enabled.
      bit_offset: 0
      bit_size: 1
    - name: PDMA_SFTRST
      description: Software Reset. Write 1 to clear PDMA internal logic. Write 0 to exit software reset mode.
      bit_offset: 1
      bit_size: 1
    - name: P0_EN
      description: Plane 0 Enable.
      bit_offset: 3
      bit_size: 1
    - name: P1_EN
      description: Plane 1 Enable.
      bit_offset: 4
      bit_size: 1
    - name: BS16
      description: Asserted when the Block Size is 16x16, else 8x8.
      bit_offset: 5
      bit_size: 1
    - name: IRQ_EN
      description: Enable normal interrupt.
      bit_offset: 6
      bit_size: 1
    - name: CLKGATE
      description: Assert this bit to gate off clock when the module is not working. If reset to zero, the internal clock is always on.
      bit_offset: 9
      bit_size: 1
    - name: PDMA_DONE_IRQ_EN
      description: Enable interrupt of PDMA_DONE.
      bit_offset: 11
      bit_size: 1
    - name: AXIERR_IRQ_EN
      description: Enable interrupt of AXI bus error.
      bit_offset: 12
      bit_size: 1
    - name: PACK_DIR
      description: "Decide the byte sequence of the 32-bit output word {A3, A2, A1, A0}. The bit sequence ina byte is not changed. 2'b00: no change {A3, A2, A1, A0} 2'b01: {A2, A3, A0, A1} 2'b10: {A1, A0, A3, A2} 2'b11: {A0, A1, A2, A3}."
      bit_offset: 13
      bit_size: 2
    - name: AWQOS
      description: QoS for AXI write bus.
      bit_offset: 15
      bit_size: 4
    - name: ARQOS
      description: QoS for AXI read bus.
      bit_offset: 19
      bit_size: 4
fieldset/PITCH:
  description: Layer data pitch register.
  fields:
    - name: BYTELEN
      description: Indicates the number of bytes in memory between two vertically adjacent pixels.
      bit_offset: 0
      bit_size: 16
fieldset/PS_CTRL:
  description: Layer Control Register.
  fields:
    - name: FORMAT
      description: PS buffer format. To select between YUV and YCbCr formats, see bit 16 of this register. 0x0 ARGB888 - 32-bit pixels, byte sequence as B,G,R,A 0xE RGB565 - 16-bit pixels, byte sequence as B,R 0x13 YUYV1P422 - 16-bit pixels (1-plane byte sequence Y0,U0,Y1,V0 interleaved bytes).
      bit_offset: 0
      bit_size: 6
    - name: HW_BYTE_SWAP
      description: Swap bytes in half-words. For each 16 bit half-word, the two bytes will be swapped.
      bit_offset: 6
      bit_size: 1
    - name: DECX
      description: Horizontal pre decimation filter control. 0x0 DISABLE - Disable pre-decimation filter. 0x1 DECX2 - Decimate PS by 2. 0x2 DECX4 - Decimate PS by 4. 0x3 DECX8 - Decimate PS by 8.
      bit_offset: 7
      bit_size: 2
    - name: DECY
      description: Verticle pre decimation filter control. 0x0 DISABLE - Disable pre-decimation filter. 0x1 DECY2 - Decimate PS by 2. 0x2 DECY4 - Decimate PS by 4. 0x3 DECY8 - Decimate PS by 8.
      bit_offset: 9
      bit_size: 2
    - name: ROTATE
      description: Indicates the clockwise rotation to be applied at the input buffer. The rotation effect is defined as occurring after the FLIP_X and FLIP_Y permutation. 0x0 ROT_0 0x1 ROT_90 0x2 ROT_180 0x3 ROT_270.
      bit_offset: 11
      bit_size: 2
    - name: HFLIP
      description: Indicates that the input should be flipped horizontally (effect applied before rotation).
      bit_offset: 13
      bit_size: 1
    - name: VFLIP
      description: Indicates that the input should be flipped vertically (effect applied before rotation).
      bit_offset: 14
      bit_size: 1
    - name: BYPASS
      description: Asserted to bypass the CSC stage.
      bit_offset: 15
      bit_size: 1
    - name: YCBCR_MODE
      description: YCbCr mode or YUV mode.
      bit_offset: 16
      bit_size: 1
    - name: BKGCL4CLR
      description: Enable to use background color for clear area.
      bit_offset: 17
      bit_size: 1
    - name: PACK_DIR
      description: "Decide the byte sequence of the 32-bit word {A3, A2, A1, A0}. The bit sequence ina byte is not changed. 2'b00: no change {A3, A2, A1, A0} 2'b01: {A2, A3, A0, A1} 2'b10: {A1, A0, A3, A2} 2'b11: {A0, A1, A2, A3}."
      bit_offset: 18
      bit_size: 2
    - name: INB13_SWAP
      description: Swap bit[31:24] and bit [15:8] before pack_dir operation.
      bit_offset: 20
      bit_size: 1
fieldset/RGB2YUV_COEF0:
  description: RGB2YUV coefficients register 0.
  fields:
    - name: Y_OFFSET
      description: CSC parameters Y_OFFSET.
      bit_offset: 0
      bit_size: 9
    - name: UV_OFFSET
      description: CSC parameters UV_OFFSET.
      bit_offset: 9
      bit_size: 9
    - name: C0
      description: CSC parameters C0.
      bit_offset: 18
      bit_size: 11
    - name: ENABLE
      description: Asserted to enable this RGB2YUV CSC stage.
      bit_offset: 30
      bit_size: 1
    - name: YCBCR_MODE
      description: Asserted to use YCrCb mode.
      bit_offset: 31
      bit_size: 1
fieldset/RGB2YUV_COEF1:
  description: RGB2YUV coefficients register 1.
  fields:
    - name: C4
      description: CSC parameters C4.
      bit_offset: 0
      bit_size: 11
    - name: C1
      description: CSC parameters C1.
      bit_offset: 16
      bit_size: 11
fieldset/RGB2YUV_COEF2:
  description: RGB2YUV coefficients register 2.
  fields:
    - name: C3
      description: CSC parameters C3.
      bit_offset: 0
      bit_size: 11
    - name: C2
      description: CSC parameters C2.
      bit_offset: 16
      bit_size: 11
fieldset/RGB2YUV_COEF3:
  description: RGB2YUV coefficients register 3.
  fields:
    - name: C5
      description: CSC parameters C5.
      bit_offset: 0
      bit_size: 11
    - name: C6
      description: CSC parameters C6.
      bit_offset: 16
      bit_size: 11
fieldset/RGB2YUV_COEF4:
  description: RGB2YUV coefficients register 4.
  fields:
    - name: C7
      description: CSC parameters C7.
      bit_offset: 0
      bit_size: 11
    - name: C8
      description: CSC parameters C8.
      bit_offset: 16
      bit_size: 11
fieldset/SCALE:
  description: Layer scale register.
  fields:
    - name: X
      description: This is a two bit integer and 12 bit fractional representation (##.####_####_####) of the Y scaling factor for the PS source buffer. The maximum value programmed should be 2 since scaling down by a factor greater than 2 is not supported with the bilinear filter. Decimation and the bilinear filter should be used together to achieve scaling by more than a factor of 2.
      bit_offset: 0
      bit_size: 15
    - name: Y
      description: This is a two bit integer and 12 bit fractional representation (##.####_####_####) of the X scaling factor for the PS source buffer. The maximum value programmed should be 2 since scaling down by a factor greater than 2 is not supported with the bilinear filter. Decimation and the bilinear filter should be used together to achieve scaling by more than a factor of 2.
      bit_offset: 16
      bit_size: 15
fieldset/STAT:
  description: Status Register.
  fields:
    - name: IRQ
      description: Asserted to indicate a IRQ event.
      bit_offset: 0
      bit_size: 1
    - name: AXI_0_READ_ERR
      description: AXI0 read err.
      bit_offset: 2
      bit_size: 1
    - name: AXI_1_READ_ERR
      description: AXI1 read err.
      bit_offset: 3
      bit_size: 1
    - name: AXI_0_WRITE_ERR
      description: AXI0 write err.
      bit_offset: 4
      bit_size: 1
    - name: AXI_ERR_ID
      description: AXI error ID.
      bit_offset: 5
      bit_size: 4
    - name: PDMA_DONE
      description: PDMA one image done.
      bit_offset: 9
      bit_size: 1
    - name: BLOCKX
      description: X block that is processing.
      bit_offset: 16
      bit_size: 8
    - name: BLOCKY
      description: Y block that is processing.
      bit_offset: 24
      bit_size: 8
fieldset/ULC:
  description: Layer Upper Left Corner Register.
  fields:
    - name: X
      description: This field indicates the upper left X-coordinate (in pixels) of the processed surface in the output frame buffer.
      bit_offset: 0
      bit_size: 14
    - name: Y
      description: This field indicates the upper left Y-coordinate (in pixels) of the processed surface in the output frame buffer.
      bit_offset: 16
      bit_size: 14
fieldset/YUV2RGB_COEF0:
  description: YUV2RGB coefficients register 0.
  fields:
    - name: Y_OFFSET
      description: Two's compliment amplitude offset implicit in the Y data Y_OFFSET. For YUV, this is typically 0 and for YCbCr, this is typically -16 (0x1F0).
      bit_offset: 0
      bit_size: 9
    - name: UV_OFFSET
      description: Two's compliment phase offset implicit for CbCr data UV_OFFSET. Generally used for YCbCr to RGB conversion. YCbCr=0x180, YUV=0x000 (typically -128 or 0x180 to indicate normalized -0.5 to 0.5 range).
      bit_offset: 9
      bit_size: 9
    - name: C0
      description: Two's compliment Y multiplier coefficient C0. YUV=0x100 (1.000) YCbCr=0x12A (1.164).
      bit_offset: 18
      bit_size: 11
fieldset/YUV2RGB_COEF1:
  description: YUV2RGB coefficients register 1.
  fields:
    - name: C4
      description: Two's compliment Blue U/Cb multiplier coefficient C4. YUV=0x208 (2.032) YCbCr=0x204 (2.017).
      bit_offset: 0
      bit_size: 11
    - name: C1
      description: Two's compliment Red V/Cr multiplier coefficient C1. YUV=0x123 (1.140) YCbCr=0x198 (1.596).
      bit_offset: 16
      bit_size: 11
fieldset/YUV2RGB_COEF2:
  description: YUV2RGB coefficients register 2.
  fields:
    - name: C3
      description: Two's compliment Green U/Cb multiplier coefficient C3. YUV=0x79C (-0.394) YCbCr=0x79C (-0.392).
      bit_offset: 0
      bit_size: 11
    - name: C2
      description: Two's compliment Green V/Cr multiplier coefficient C2. YUV=0x76B (-0.581) YCbCr=0x730 (-0.813).
      bit_offset: 16
      bit_size: 11
