# 0 引用

>`qemu-8.1.0`：[Qemu source code (v8.1.0) - Bootlin](https://elixir.bootlin.com/qemu/v8.1.0/source)
>
>`linux-6.8`：[kvm_main.c - virt/kvm/kvm_main.c - Linux source code (v6.8) - Bootlin](https://elixir.bootlin.com/linux/v6.8/source/virt/kvm/kvm_main.c)
>
>



# 1 QEMU







# 2 KVM

## 2.1 key-function

`arch/riscv/kvm/mmu.c`

```c
//helper
static inline unsigned long gstage_pte_index(gpa_t addr, u32 level);
static inline unsigned long gstage_pte_page_vaddr(pte_t pte);
static int gstage_page_size_to_level(unsigned long page_size, u32 *out_level);
static int gstage_level_to_page_order(u32 level, unsigned long *out_pgorder);
static int gstage_level_to_page_size(u32 level, unsigned long *out_pgsize);
static bool gstage_get_leaf_entry(struct kvm *kvm, gpa_t addr,
				  pte_t **ptepp, u32 *ptep_level);
static int gstage_set_pte(struct kvm *kvm, u32 level,
			   struct kvm_mmu_memory_cache *pcache,
			   gpa_t addr, const pte_t *new_pte)
static int gstage_map_page(struct kvm *kvm,
			   struct kvm_mmu_memory_cache *pcache,
			   gpa_t gpa, phys_addr_t hpa,
			   unsigned long page_size,
			   bool page_rdonly, bool page_exec)
static void gstage_op_pte(struct kvm *kvm, gpa_t addr,
			  pte_t *ptep, u32 ptep_level, enum gstage_op op);
static void gstage_unmap_range(struct kvm *kvm, gpa_t start,
			       gpa_t size, bool may_block)
void kvm_arch_mmu_enable_log_dirty_pt_masked(struct kvm *kvm,
					     struct kvm_memory_slot *slot,
					     gfn_t gfn_offset,
					     unsigned long mask);
    
    
//??? => wp
static void gstage_wp_range(struct kvm *kvm, gpa_t start, gpa_t end);
static void gstage_wp_memory_region(struct kvm *kvm, int slot)
    

//tlb
static void gstage_remote_tlb_flush(struct kvm *kvm, u32 level, gpa_t addr);

//mmio
int kvm_riscv_gstage_ioremap(struct kvm *kvm, gpa_t gpa,
			     phys_addr_t hpa, unsigned long size,
			     bool writable, bool in_atomic);
kvm_riscv_vcpu_aia_imsic_update
    +-> kvm_riscv_gstage_ioremap
---
void kvm_riscv_gstage_iounmap(struct kvm *kvm, gpa_t gpa, unsigned long size)

//MMU Notifier
void kvm_arch_flush_shadow_all(struct kvm *kvm)
void kvm_arch_flush_shadow_memslot(struct kvm *kvm,
				   struct kvm_memory_slot *slot);   

//kvm_init: memory_region
void kvm_arch_commit_memory_region(struct kvm *kvm,
				struct kvm_memory_slot *old,
				const struct kvm_memory_slot *new,
				enum kvm_mr_change change);
int kvm_arch_prepare_memory_region(struct kvm *kvm,
				const struct kvm_memory_slot *old,
				struct kvm_memory_slot *new,
				enum kvm_mr_change change);

// include/linux/kvm_host.h
#ifdef CONFIG_KVM_GENERIC_MMU_NOTIFIER
union kvm_mmu_notifier_arg {
	pte_t pte;
	unsigned long attributes;
};

struct kvm_gfn_range {
	struct kvm_memory_slot *slot;
	gfn_t start;
	gfn_t end;
	union kvm_mmu_notifier_arg arg;
	bool may_block;
};
bool kvm_unmap_gfn_range(struct kvm *kvm, struct kvm_gfn_range *range);
bool kvm_age_gfn(struct kvm *kvm, struct kvm_gfn_range *range);
bool kvm_test_age_gfn(struct kvm *kvm, struct kvm_gfn_range *range);
bool kvm_set_spte_gfn(struct kvm *kvm, struct kvm_gfn_range *range);
#endif

//NULL
void kvm_arch_sync_dirty_log(struct kvm *kvm, struct kvm_memory_slot *memslot) //{arm64/riscv}未实现，x86实现
{
}

void kvm_arch_free_memslot(struct kvm *kvm, struct kvm_memory_slot *free) //
{
}

void kvm_arch_memslots_updated(struct kvm *kvm, u64 gen)
{
}
---------------------------
//arch/riscv/kvm/main.c
void __init kvm_riscv_gstage_mode_detect(void);
unsigned long __init kvm_riscv_gstage_mode(void);
 
//arch/riscv/kvm/vm.c
int kvm_riscv_gstage_alloc_pgd(struct kvm *kvm);
void kvm_riscv_gstage_free_pgd(struct kvm *kvm);

//arch/riscv/kvm/vcpu.c
void kvm_riscv_gstage_update_hgatp(struct kvm_vcpu *vcpu);

//arch/riscv/kvm/vcpu_exit.c
int kvm_riscv_gstage_map(struct kvm_vcpu *vcpu,
			 struct kvm_memory_slot *memslot,
			 gpa_t gpa, unsigned long hva, bool is_write);
```

---

```markdown
edf955647269    2023-12-13      Alexandre Ghiti    riscv: Use accessors to page table entries instead of direct dereference
0d15bf966d7d    2023-08-31      Paolo Bonzini    Merge tag 'kvm-x86-generic-6.6' of https://github.com/kvm-x86/linux into HEAD
3e1efe2b67d3    2023-07-28      Sean Christopherson    KVM: Wrap kvm_{gfn,hva}_range.pte in a per-action union
619b5072443c    2023-08-11      David Matlack    KVM: Move kvm_arch_flush_remote_tlbs_memslot() to common code
e290dbb7f736    2023-01-09      Anup Patel    RISC-V: KVM: Drop the _MASK suffix from hgatp.VMID mask defines
2ed90cb0938a    2023-03-17      David Matlack    KVM: RISC-V: Retry fault if vma_lookup() results become invalid
33436335e93a    2023-02-15      Paolo Bonzini    Merge tag 'kvm-riscv-6.3-1' of https://github.com/kvm-riscv/linux into HEAD
c25a6dddc62c    2023-01-23      Alexandre Ghiti    KVM: RISC-V: Fix wrong usage of PGDIR_SIZE to check page sizes
45b66dc139e3    2022-11-30      Sean Christopherson    KVM: RISC-V: Tag init functions and data with __init, __ro_after_init
3e2d4756e2e5    2022-12-07      Christophe JAILLET    RISC-V: KVM: Simplify kvm_arch_prepare_memory_region()
b3f2575a9934    2022-12-07      Bo Liu    RISC-V: KVM: use vma_lookup() instead of find_vma_intersection()
20ec3ebd707c    2022-08-16      Chao Peng    KVM: Rename mmu_notifier_* to mmu_invalidate_*
63f4b210414b    2022-07-29      Paolo Bonzini    Merge remote-tracking branch 'kvm/next' into kvm-next-5.20
659ad6d82c31    2022-07-29      Anup Patel    RISC-V: KVM: Use PAGE_KERNEL_IO in kvm_riscv_gstage_ioremap()
c9d57373fc87    2022-07-29      Anup Patel    RISC-V: KVM: Add G-stage ioremap() and iounmap() functions
6259d2f834f2    2022-07-29      Zhang Jiaming    RISC-V: KVM: Fix variable spelling mistake
88573389aaa3    2022-07-11      Alexandre Ghiti    riscv: Fix missing PAGE_PFN_MASK
837f66c71207    2022-06-22      David Matlack    KVM: Allow for different capacities in kvm_mmu_memory_cache structs
13acfec2dbcc    2022-05-09      Anup Patel    RISC-V: KVM: Add remote HFENCE functions based on VCPU requests
2415e46e3a9a    2022-05-09      Anup Patel    RISC-V: KVM: Introduce range based local HFENCE functions
b4bbb95ea6c4    2022-05-09      Anup Patel    RISC-V: KVM: Add Sv57x4 mode support for G-stage
26708234eb12    2022-05-09      Anup Patel    RISC-V: KVM: Use G-stage name for hypervisor page table
26fb751ca378    2022-01-20      Atish Patra    RISC-V: Do not use cpumask data structure for hartid bitmap
a457fd5660ef    2021-11-26      Anup Patel    RISC-V: KVM: Add VM capability to allow userspace get GPA bits
cc4f602bc436    2021-11-04      Sean Christopherson    KVM: RISC-V: Use common KVM implementation of MMU memory caches
6a99c6e3f52a    2021-12-06      Sean Christopherson    KVM: Stop passing kvm_userspace_memory_region to arch memslot hooks
d01495d4cffb    2021-12-06      Sean Christopherson    KVM: RISC-V: Use "new" memslot instead of userspace memory region
537a17b31493    2021-12-06      Sean Christopherson    KVM: Let/force architectures to deal with arch specific memslot data
756e1fc16505    2021-11-04      Sean Christopherson    KVM: RISC-V: Unmap stage2 mapping when deleting/moving a memslot
bbd5ba8db766    2021-10-27      Bixuan Cui    RISC-V: KVM: fix boolreturn.cocci warnings
9955371cc014    2021-09-27      Anup Patel    RISC-V: KVM: Implement MMU notifiers
9d05c1fee837    2021-09-27      Anup Patel    RISC-V: KVM: Implement stage2 page table programming
9f7013265112    2021-09-27      Anup Patel    RISC-V: KVM: Handle MMIO exits for VCPU
99cdc6c18c2d    2021-09-27      Anup Patel    RISC-V: Add initial skeletal KVM support
```





# N. riscv-mem-virt lab

## 1 qemu: 打印MemoryRegion











## 2 GVA->HPA两阶段翻译

### VS-Stage: GVA->GPA







### G-Stage: GPA->HPA