****************************************
Report : Averaged Power
	-hierarchy
	-nosplit
Design : pe_tile_new_unq1
Version: Q-2019.12-SP2
Date   : Tue Mar 16 02:27:00 2021
****************************************



                                      Int      Switch   Leak      Total
Hierarchy                             Power    Power    Power     Power    %
--------------------------------------------------------------------------------
pe_tile_new_unq1                      3.36e-04 3.09e-04 8.91e-07  6.46e-04 100.0
  sb_1b (pe_tile_new_unq1_sb_unq2_0)  1.31e-05 2.06e-07 6.53e-08  1.33e-05   2.1
    clk_gate_config_sb_reg_0 (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq2_2) 5.07e-07    0.000 7.28e-10 5.07e-07   0.1
    clk_gate_config_sb_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq2_0) 5.07e-07    0.000 7.28e-10 5.07e-07   0.1
    clk_gate_config_ungate_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq2_1) 5.07e-07    0.000 7.28e-10 5.07e-07   0.1
  cb_bit0 (pe_tile_new_unq1_cb_unq2_3) 5.09e-07 3.27e-09 1.55e-08 5.28e-07   0.1
    clk_gate_config_cb_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_cb_unq2_0_0) 5.07e-07    0.000 7.28e-10 5.07e-07   0.1
  cb_bit1 (pe_tile_new_unq1_cb_unq2_2) 5.08e-07 1.44e-09 1.54e-08 5.25e-07   0.1
    clk_gate_config_cb_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_cb_unq2_0_3) 5.07e-07    0.000 7.28e-10 5.07e-07   0.1
  cb_bit2 (pe_tile_new_unq1_cb_unq2_1) 5.09e-07 6.55e-10 1.54e-08 5.25e-07   0.1
    clk_gate_config_cb_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_cb_unq2_0_2) 5.08e-07    0.000 6.07e-10 5.09e-07   0.1
  sb_wide (pe_tile_new_unq1_sb_unq1_0) 2.49e-04 1.03e-04 3.55e-07 3.53e-04  54.6
    clk_gate_out_2_4_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_6) 1.30e-06 2.75e-06 5.20e-10 4.05e-06   0.6
    sb_decoder_4to1_mux_0_0 (pe_tile_new_unq1_sb_decoder_4to1_mux_0)    0.000    0.000 5.21e-10 5.21e-10   0.0
    sb_decoder_4to1_mux_0_1 (pe_tile_new_unq1_sb_decoder_4to1_mux_19)    0.000    0.000 5.07e-10 5.07e-10   0.0
    sb_decoder_4to1_mux_0_2 (pe_tile_new_unq1_sb_decoder_4to1_mux_18)    0.000    0.000 5.04e-10 5.04e-10   0.0
    sb_decoder_4to1_mux_0_3 (pe_tile_new_unq1_sb_decoder_4to1_mux_17)    0.000    0.000 4.98e-10 4.98e-10   0.0
    sb_decoder_4to1_mux_0_4 (pe_tile_new_unq1_sb_decoder_4to1_mux_16)    0.000    0.000 4.98e-10 4.98e-10   0.0
    clk_gate_out_1_1_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_14) 1.29e-06 2.45e-06 5.20e-10 3.75e-06   0.6
    clk_gate_out_0_3_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_17) 1.30e-06 2.87e-06 5.20e-10 4.17e-06   0.6
    clk_gate_out_3_0_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_5) 1.29e-06 2.43e-06 5.20e-10 3.72e-06   0.6
    clk_gate_out_2_2_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_8) 1.30e-06 2.77e-06 5.20e-10 4.07e-06   0.6
    clk_gate_out_1_4_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_11) 1.30e-06 2.41e-06 5.20e-10 3.71e-06   0.6
    sb_decoder_4to1_mux_3_0 (pe_tile_new_unq1_sb_decoder_4to1_mux_5)    0.000    0.000 6.26e-10 6.26e-10   0.0
    sb_decoder_4to1_mux_3_1 (pe_tile_new_unq1_sb_decoder_4to1_mux_4)    0.000    0.000 6.50e-10 6.50e-10   0.0
    sb_decoder_4to1_mux_3_2 (pe_tile_new_unq1_sb_decoder_4to1_mux_3)    0.000    0.000 6.49e-10 6.49e-10   0.0
    sb_decoder_4to1_mux_3_3 (pe_tile_new_unq1_sb_decoder_4to1_mux_2)    0.000    0.000 6.48e-10 6.48e-10   0.0
    sb_decoder_4to1_mux_3_4 (pe_tile_new_unq1_sb_decoder_4to1_mux_1)    0.000    0.000 6.48e-10 6.48e-10   0.0
    clk_gate_out_0_1_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_19) 1.29e-06 2.48e-06 5.20e-10 3.78e-06   0.6
    clk_gate_out_3_3_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_2) 1.30e-06 2.69e-06 5.20e-10 3.99e-06   0.6
    clk_gate_out_2_0_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_10) 1.29e-06 2.61e-06 5.20e-10 3.90e-06   0.6
    clk_gate_out_1_2_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_13) 1.29e-06 2.57e-06 5.20e-10 3.86e-06   0.6
    clk_gate_out_0_4_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_16) 1.30e-06 2.28e-06 5.20e-10 3.58e-06   0.6
    sb_decoder_4to1_mux_2_0 (pe_tile_new_unq1_sb_decoder_4to1_mux_10)    0.000    0.000 6.25e-10 6.25e-10   0.0
    sb_decoder_4to1_mux_2_1 (pe_tile_new_unq1_sb_decoder_4to1_mux_9)    0.000    0.000 6.17e-10 6.17e-10   0.0
    sb_decoder_4to1_mux_2_2 (pe_tile_new_unq1_sb_decoder_4to1_mux_8)    0.000    0.000 6.12e-10 6.12e-10   0.0
    sb_decoder_4to1_mux_2_3 (pe_tile_new_unq1_sb_decoder_4to1_mux_7)    0.000    0.000 6.11e-10 6.11e-10   0.0
    sb_decoder_4to1_mux_2_4 (pe_tile_new_unq1_sb_decoder_4to1_mux_6)    0.000    0.000 6.10e-10 6.10e-10   0.0
    clk_gate_out_3_1_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_4) 1.29e-06 2.58e-06 5.20e-10 3.87e-06   0.6
    clk_gate_config_sb_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_0) 5.07e-07    0.000 7.28e-10 5.07e-07   0.1
    clk_gate_out_2_3_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_7) 1.30e-06 2.49e-06 5.20e-10 3.79e-06   0.6
    clk_gate_out_1_0_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_15) 1.29e-06 2.26e-06 5.20e-10 3.56e-06   0.6
    clk_gate_config_ungate_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_21) 5.17e-07    0.000 9.75e-10 5.18e-07   0.1
    clk_gate_out_0_2_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_18) 1.29e-06 2.51e-06 5.20e-10 3.81e-06   0.6
    clk_gate_out_3_4_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_1) 1.30e-06 2.57e-06 5.20e-10 3.87e-06   0.6
    sb_decoder_4to1_mux_1_0 (pe_tile_new_unq1_sb_decoder_4to1_mux_15)    0.000    0.000 5.09e-10 5.09e-10   0.0
    sb_decoder_4to1_mux_1_1 (pe_tile_new_unq1_sb_decoder_4to1_mux_14)    0.000    0.000 5.06e-10 5.06e-10   0.0
    sb_decoder_4to1_mux_1_2 (pe_tile_new_unq1_sb_decoder_4to1_mux_13)    0.000    0.000 4.98e-10 4.98e-10   0.0
    sb_decoder_4to1_mux_1_3 (pe_tile_new_unq1_sb_decoder_4to1_mux_12)    0.000    0.000 6.09e-10 6.09e-10   0.0
    sb_decoder_4to1_mux_1_4 (pe_tile_new_unq1_sb_decoder_4to1_mux_11)    0.000    0.000 6.10e-10 6.10e-10   0.0
    clk_gate_out_2_1_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_9) 1.29e-06 2.20e-06 5.20e-10 3.49e-06   0.5
    clk_gate_out_1_3_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_12) 1.29e-06 2.51e-06 5.20e-10 3.80e-06   0.6
    sb_decoder_2to1_mux_40 (pe_tile_new_unq1_sb_decoder_2to1_mux_0)    0.000    0.000 5.61e-11 5.61e-11   0.0
    sb_decoder_2to1_mux_41 (pe_tile_new_unq1_sb_decoder_2to1_mux_19)    0.000    0.000 5.61e-11 5.61e-11   0.0
    sb_decoder_2to1_mux_42 (pe_tile_new_unq1_sb_decoder_2to1_mux_18)    0.000    0.000 1.31e-10 1.31e-10   0.0
    sb_decoder_2to1_mux_43 (pe_tile_new_unq1_sb_decoder_2to1_mux_17)    0.000    0.000 5.62e-11 5.62e-11   0.0
    sb_decoder_2to1_mux_44 (pe_tile_new_unq1_sb_decoder_2to1_mux_16)    0.000    0.000 5.62e-11 5.62e-11   0.0
    sb_decoder_2to1_mux_45 (pe_tile_new_unq1_sb_decoder_2to1_mux_15)    0.000    0.000 5.62e-11 5.62e-11   0.0
    sb_decoder_2to1_mux_46 (pe_tile_new_unq1_sb_decoder_2to1_mux_14)    0.000    0.000 5.61e-11 5.61e-11   0.0
    sb_decoder_2to1_mux_47 (pe_tile_new_unq1_sb_decoder_2to1_mux_13)    0.000    0.000 5.61e-11 5.61e-11   0.0
    sb_decoder_2to1_mux_48 (pe_tile_new_unq1_sb_decoder_2to1_mux_12)    0.000    0.000 5.62e-11 5.62e-11   0.0
    sb_decoder_2to1_mux_49 (pe_tile_new_unq1_sb_decoder_2to1_mux_11)    0.000    0.000 5.61e-11 5.61e-11   0.0
    sb_decoder_2to1_mux_50 (pe_tile_new_unq1_sb_decoder_2to1_mux_10)    0.000    0.000 5.62e-11 5.62e-11   0.0
    sb_decoder_2to1_mux_51 (pe_tile_new_unq1_sb_decoder_2to1_mux_9)    0.000    0.000 5.61e-11 5.61e-11   0.0
    sb_decoder_2to1_mux_52 (pe_tile_new_unq1_sb_decoder_2to1_mux_8)    0.000    0.000 5.62e-11 5.62e-11   0.0
    sb_decoder_2to1_mux_53 (pe_tile_new_unq1_sb_decoder_2to1_mux_7)    0.000    0.000 5.62e-11 5.62e-11   0.0
    clk_gate_config_sb_reg_0 (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_22) 5.17e-07    0.000 9.75e-10 5.18e-07   0.1
    sb_decoder_2to1_mux_54 (pe_tile_new_unq1_sb_decoder_2to1_mux_6)    0.000    0.000 5.62e-11 5.62e-11   0.0
    sb_decoder_2to1_mux_55 (pe_tile_new_unq1_sb_decoder_2to1_mux_5)    0.000    0.000 2.49e-10 2.49e-10   0.0
    sb_decoder_2to1_mux_56 (pe_tile_new_unq1_sb_decoder_2to1_mux_4)    0.000    0.000 2.49e-10 2.49e-10   0.0
    sb_decoder_2to1_mux_57 (pe_tile_new_unq1_sb_decoder_2to1_mux_3)    0.000    0.000 5.62e-11 5.62e-11   0.0
    sb_decoder_2to1_mux_58 (pe_tile_new_unq1_sb_decoder_2to1_mux_2)    0.000    0.000 5.61e-11 5.61e-11   0.0
    clk_gate_out_0_0_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_20) 1.30e-06 2.81e-06 5.20e-10 4.10e-06   0.6
    sb_decoder_2to1_mux_59 (pe_tile_new_unq1_sb_decoder_2to1_mux_1)    0.000    0.000 5.62e-11 5.62e-11   0.0
    clk_gate_out_3_2_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_3) 1.30e-06 2.75e-06 5.20e-10 4.05e-06   0.6
  test_pe (pe_tile_new_unq1_test_pe_unq1_0) 4.29e-05 6.64e-05 2.02e-07 1.10e-04  17.0
    test_opt_reg_file (pe_tile_new_unq1_test_opt_reg_file_DataWidth16_0) 1.73e-06 2.58e-06 1.18e-08 4.32e-06   0.7
      clk_gate_data_in_reg_reg_0_ (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_test_opt_reg_file_DataWidth16_0) 5.23e-07 7.83e-08 4.36e-10 6.01e-07   0.1
    clk_gate_op_code_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_test_pe_unq1_0) 5.17e-07    0.000 9.75e-10 5.18e-07   0.1
    test_opt_reg_a (pe_tile_new_unq1_test_opt_reg_DataWidth16_0) 2.56e-06 2.88e-06 1.02e-08 5.44e-06   0.8
      clk_gate_data_in_reg_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0) 5.62e-07 1.76e-07 4.40e-10 7.39e-07   0.1
    test_opt_reg_d (pe_tile_new_unq1_test_opt_reg_DataWidth1_0) 6.11e-07 5.20e-09 8.63e-10 6.17e-07   0.1
    test_opt_reg_e (pe_tile_new_unq1_test_opt_reg_DataWidth1_2) 6.09e-07 2.14e-10 8.48e-10 6.11e-07   0.1
    test_opt_reg_f (pe_tile_new_unq1_test_opt_reg_DataWidth1_1) 6.09e-07    0.000 8.39e-10 6.10e-07   0.1
    test_lut (pe_tile_new_unq1_test_lut_DataWidth1_0) 4.85e-07 2.51e-09 4.06e-09 4.92e-07   0.1
      clk_gate_GEN_LUT_0__lut_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_test_lut_DataWidth1_0) 4.83e-07    0.000 3.82e-10 4.83e-07   0.1
    test_pe_comp (pe_tile_new_unq1_test_pe_comp_unq1_0) 3.14e-05 3.57e-05 1.28e-07 6.72e-05  10.4
      test_shifter (pe_tile_new_unq1_test_shifter_unq1_DataWidth16_0) 1.33e-06 2.27e-06 9.49e-09 3.61e-06   0.6
      cmpr (pe_tile_new_unq1_test_cmpr_0) 1.47e-09 1.03e-09 6.33e-10 3.14e-09   0.0
      GEN_ADD_0__full_add (pe_tile_new_unq1_test_full_add_DataWidth16_0) 1.25e-06 6.53e-07 6.38e-09 1.91e-06   0.3
        DP_OP_5J2_122_5729 (pe_tile_new_unq1_test_full_add_DataWidth16_DP_OP_5J2_122_5729_J2_0_0) 1.25e-06 6.53e-07 6.38e-09 1.91e-06   0.3
      test_mult_add (pe_tile_new_unq1_test_mult_add_DataWidth16_0) 2.60e-05 2.68e-05 8.95e-08 5.29e-05   8.2
        mult_x_1 (pe_tile_new_unq1_test_mult_add_DataWidth16_DW_mult_tc_1_0) 2.60e-05 2.68e-05 8.94e-08 5.29e-05   8.2
    test_debug_data (pe_tile_new_unq1_test_debug_reg_DataWidth16_0) 7.63e-07 1.55e-07 8.33e-09 9.27e-07   0.1
      clk_gate_debug_val_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_test_debug_reg_DataWidth16_0) 4.82e-07    0.000 4.33e-10 4.83e-07   0.1
    test_debug_bit (pe_tile_new_unq1_test_debug_reg_DataWidth1_0) 6.11e-07 7.47e-10 5.25e-10 6.12e-07   0.1
  cb_data0 (pe_tile_new_unq1_cb_unq1_0) 6.17e-07 1.33e-06 1.96e-08 1.97e-06   0.3
    cb_unq1_decoder (pe_tile_new_unq1_cb_unq1_decoder_0)    0.000    0.000 1.62e-09 1.62e-09   0.0
    clk_gate_config_cb_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_cb_unq1_0_0) 5.07e-07    0.000 7.28e-10 5.07e-07   0.1
  cb_data1 (pe_tile_new_unq1_cb_unq1_1) 5.83e-07 4.87e-07 1.91e-08 1.09e-06   0.2
    cb_unq1_decoder (pe_tile_new_unq1_cb_unq1_decoder_1)    0.000    0.000 1.05e-09 1.05e-09   0.0
    clk_gate_config_cb_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_cb_unq1_0_1) 5.08e-07    0.000 6.07e-10 5.09e-07   0.1
  cb_cg_en (pe_tile_new_unq1_cb_unq2_0) 5.07e-07 1.22e-09 1.54e-08 5.24e-07   0.1
    clk_gate_config_cb_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_cb_unq2_0_1) 5.07e-07    0.000 7.28e-10 5.07e-07   0.1
1
