0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/simaj/Documents/School/ADD/Lab_1/Lab_1.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,,,,,,
C:/Users/simaj/Documents/School/ADD/Lab_1/Lab_1.srcs/sources_1/imports/Lab_1_1.srcs/sim_1/imports/new/Fadder_tb.vhd,1674663667,vhdl,,,,fadder_tb,,,,,,,,
C:/Users/simaj/Documents/School/ADD/Lab_1/Lab_1.srcs/sources_1/imports/Lab_1_1.srcs/sources_1/imports/new/Fadder.vhd,1665089270,vhdl,,,,fadder,,,,,,,,
C:/Users/simaj/Documents/School/ADD/Lab_1/Lab_1.srcs/sources_1/imports/Lab_1_1.srcs/sources_1/imports/new/onebitAdder.vhd,1665088441,vhdl,,,,onebitadder,,,,,,,,
