shared cache -> contention and access time caused by the big cache size

lower level caches may be shared among more processors, for the contention for the bus will be shorter (less frequent access)

dunnington - 6 cores, l2 p/ cada 2 cores; l3 para todos