[13:40:22.935] <TB2>     INFO: *** Welcome to pxar ***
[13:40:22.935] <TB2>     INFO: *** Today: 2016/04/29
[13:40:22.941] <TB2>     INFO: *** Version: b2a7-dirty
[13:40:22.942] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C15.dat
[13:40:22.942] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:40:22.942] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//defaultMaskFile.dat
[13:40:22.942] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters_C15.dat
[13:40:23.019] <TB2>     INFO:         clk: 4
[13:40:23.019] <TB2>     INFO:         ctr: 4
[13:40:23.019] <TB2>     INFO:         sda: 19
[13:40:23.019] <TB2>     INFO:         tin: 9
[13:40:23.019] <TB2>     INFO:         level: 15
[13:40:23.019] <TB2>     INFO:         triggerdelay: 0
[13:40:23.019] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:40:23.019] <TB2>     INFO: Log level: DEBUG
[13:40:23.033] <TB2>     INFO: Found DTB DTB_WWXLHF
[13:40:23.040] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[13:40:23.043] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[13:40:23.046] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[13:40:24.603] <TB2>     INFO: DUT info: 
[13:40:24.603] <TB2>     INFO: The DUT currently contains the following objects:
[13:40:24.603] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:40:24.603] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[13:40:24.603] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[13:40:24.603] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:40:24.603] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:24.603] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:24.603] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:24.603] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:24.603] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:24.603] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:24.603] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:24.603] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:24.603] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:24.603] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:24.603] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:24.603] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:24.603] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:24.603] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:24.603] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:24.603] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:40:24.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:40:24.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:40:24.606] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:40:24.608] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29777920
[13:40:24.608] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xd2af90
[13:40:24.608] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xc9f770
[13:40:24.608] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7effe9d94010
[13:40:24.608] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7effeffff510
[13:40:24.608] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29843456 fPxarMemory = 0x7effe9d94010
[13:40:24.610] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 377mA
[13:40:24.611] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 468.7mA
[13:40:24.611] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.3 C
[13:40:24.611] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:40:25.011] <TB2>     INFO: enter 'restricted' command line mode
[13:40:25.011] <TB2>     INFO: enter test to run
[13:40:25.011] <TB2>     INFO:   test: FPIXTest no parameter change
[13:40:25.011] <TB2>     INFO:   running: fpixtest
[13:40:25.011] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:40:25.014] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:40:25.015] <TB2>     INFO: ######################################################################
[13:40:25.015] <TB2>     INFO: PixTestFPIXTest::doTest()
[13:40:25.015] <TB2>     INFO: ######################################################################
[13:40:25.018] <TB2>     INFO: ######################################################################
[13:40:25.018] <TB2>     INFO: PixTestPretest::doTest()
[13:40:25.018] <TB2>     INFO: ######################################################################
[13:40:25.021] <TB2>     INFO:    ----------------------------------------------------------------------
[13:40:25.021] <TB2>     INFO:    PixTestPretest::programROC() 
[13:40:25.021] <TB2>     INFO:    ----------------------------------------------------------------------
[13:40:43.041] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:40:43.041] <TB2>     INFO: IA differences per ROC:  17.7 20.1 16.9 17.7 17.7 17.7 21.7 17.7 20.1 19.3 19.3 17.7 19.3 18.5 18.5 17.7
[13:40:43.113] <TB2>     INFO:    ----------------------------------------------------------------------
[13:40:43.113] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:40:43.113] <TB2>     INFO:    ----------------------------------------------------------------------
[13:40:43.216] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 69.2812 mA
[13:40:43.318] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.3188 mA
[13:40:43.418] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  88 Ia 24.7188 mA
[13:40:43.519] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  85 Ia 23.9188 mA
[13:40:43.622] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 24.7188 mA
[13:40:43.723] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  75 Ia 24.7188 mA
[13:40:43.823] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  72 Ia 23.1188 mA
[13:40:43.924] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  77 Ia 24.7188 mA
[13:40:44.025] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  74 Ia 23.9188 mA
[13:40:44.126] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 21.5188 mA
[13:40:44.227] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  93 Ia 23.9188 mA
[13:40:44.329] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.1188 mA
[13:40:44.430] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  83 Ia 23.9188 mA
[13:40:44.531] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.3188 mA
[13:40:44.632] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  88 Ia 24.7188 mA
[13:40:44.732] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  85 Ia 24.7188 mA
[13:40:44.836] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  82 Ia 23.9188 mA
[13:40:44.938] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.3188 mA
[13:40:45.038] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  88 Ia 23.9188 mA
[13:40:45.140] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 26.3188 mA
[13:40:45.241] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  65 Ia 23.1188 mA
[13:40:45.342] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  70 Ia 23.9188 mA
[13:40:45.444] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.3188 mA
[13:40:45.544] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  88 Ia 24.7188 mA
[13:40:45.650] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  85 Ia 23.9188 mA
[13:40:45.752] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 24.7188 mA
[13:40:45.856] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  75 Ia 23.9188 mA
[13:40:45.957] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.9188 mA
[13:40:46.059] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.9188 mA
[13:40:46.160] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.3188 mA
[13:40:46.260] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  88 Ia 24.7188 mA
[13:40:46.361] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  85 Ia 24.7188 mA
[13:40:46.462] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  82 Ia 23.9188 mA
[13:40:46.563] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.9188 mA
[13:40:46.665] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.3188 mA
[13:40:46.765] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  88 Ia 24.7188 mA
[13:40:46.866] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  85 Ia 24.7188 mA
[13:40:46.967] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  82 Ia 24.7188 mA
[13:40:47.067] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  79 Ia 23.1188 mA
[13:40:47.169] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  84 Ia 24.7188 mA
[13:40:47.269] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  81 Ia 23.9188 mA
[13:40:47.371] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.1188 mA
[13:40:47.472] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  83 Ia 23.9188 mA
[13:40:47.573] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.3188 mA
[13:40:47.674] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  88 Ia 24.7188 mA
[13:40:47.775] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  85 Ia 24.7188 mA
[13:40:47.876] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  82 Ia 23.9188 mA
[13:40:47.905] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  85
[13:40:47.906] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  74
[13:40:47.906] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  93
[13:40:47.906] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  83
[13:40:47.906] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  82
[13:40:47.906] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  88
[13:40:47.907] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  70
[13:40:47.907] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  85
[13:40:47.907] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  75
[13:40:47.907] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  78
[13:40:47.907] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  78
[13:40:47.907] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  82
[13:40:47.907] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  78
[13:40:47.908] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  81
[13:40:47.908] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  83
[13:40:47.908] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  82
[13:40:49.735] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 390.7 mA = 24.4187 mA/ROC
[13:40:49.735] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  19.3  20.1  20.1  19.3  19.3  20.1  19.3  20.1  19.3  19.3  19.3  19.3  19.3  20.1  19.3
[13:40:49.768] <TB2>     INFO:    ----------------------------------------------------------------------
[13:40:49.768] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[13:40:49.768] <TB2>     INFO:    ----------------------------------------------------------------------
[13:40:49.905] <TB2>     INFO: Expecting 231680 events.
[13:40:58.085] <TB2>     INFO: 231680 events read in total (7462ms).
[13:40:58.238] <TB2>     INFO: Test took 8467ms.
[13:40:58.440] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 99 and Delta(CalDel) = 57
[13:40:58.443] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 113 and Delta(CalDel) = 64
[13:40:58.446] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 92 and Delta(CalDel) = 58
[13:40:58.450] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 109 and Delta(CalDel) = 61
[13:40:58.454] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 92 and Delta(CalDel) = 57
[13:40:58.457] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 76 and Delta(CalDel) = 61
[13:40:58.461] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 93 and Delta(CalDel) = 62
[13:40:58.465] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 59
[13:40:58.469] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 94 and Delta(CalDel) = 61
[13:40:58.472] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 91 and Delta(CalDel) = 63
[13:40:58.476] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 84 and Delta(CalDel) = 66
[13:40:58.479] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 104 and Delta(CalDel) = 59
[13:40:58.483] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 88 and Delta(CalDel) = 58
[13:40:58.486] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 93 and Delta(CalDel) = 60
[13:40:58.493] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 106 and Delta(CalDel) = 64
[13:40:58.496] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 106 and Delta(CalDel) = 57
[13:40:58.538] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:40:58.571] <TB2>     INFO:    ----------------------------------------------------------------------
[13:40:58.571] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:40:58.571] <TB2>     INFO:    ----------------------------------------------------------------------
[13:40:58.707] <TB2>     INFO: Expecting 231680 events.
[13:41:06.932] <TB2>     INFO: 231680 events read in total (7510ms).
[13:41:06.938] <TB2>     INFO: Test took 8363ms.
[13:41:06.964] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 113 +/- 29.5
[13:41:07.278] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31.5
[13:41:07.282] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30.5
[13:41:07.286] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 31
[13:41:07.294] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 114 +/- 29.5
[13:41:07.297] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 30.5
[13:41:07.301] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 30.5
[13:41:07.304] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 29
[13:41:07.309] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 122 +/- 30.5
[13:41:07.313] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 150 +/- 30.5
[13:41:07.317] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 160 +/- 32
[13:41:07.321] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 29.5
[13:41:07.324] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 29
[13:41:07.328] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 29.5
[13:41:07.332] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 32
[13:41:07.335] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 29
[13:41:07.378] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:41:07.378] <TB2>     INFO: CalDel:      113   137   129   133   114   127   142   132   122   150   160   123   125   123   138   124
[13:41:07.379] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:41:07.383] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C0.dat
[13:41:07.383] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C1.dat
[13:41:07.383] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C2.dat
[13:41:07.384] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C3.dat
[13:41:07.384] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C4.dat
[13:41:07.384] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C5.dat
[13:41:07.384] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C6.dat
[13:41:07.384] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C7.dat
[13:41:07.384] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C8.dat
[13:41:07.385] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C9.dat
[13:41:07.385] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C10.dat
[13:41:07.385] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C11.dat
[13:41:07.385] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C12.dat
[13:41:07.385] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C13.dat
[13:41:07.385] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C14.dat
[13:41:07.385] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C15.dat
[13:41:07.386] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:41:07.386] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:41:07.386] <TB2>     INFO: PixTestPretest::doTest() done, duration: 42 seconds
[13:41:07.386] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:41:07.474] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:41:07.474] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:41:07.474] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:41:07.474] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:41:07.476] <TB2>     INFO: ######################################################################
[13:41:07.476] <TB2>     INFO: PixTestTiming::doTest()
[13:41:07.477] <TB2>     INFO: ######################################################################
[13:41:07.477] <TB2>     INFO:    ----------------------------------------------------------------------
[13:41:07.477] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[13:41:07.477] <TB2>     INFO:    ----------------------------------------------------------------------
[13:41:07.477] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:41:09.373] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:41:11.655] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:41:13.929] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:41:16.202] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:41:18.475] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:41:20.748] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:41:23.032] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:41:25.311] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:41:26.830] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:41:29.109] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:41:31.395] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:41:33.670] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:41:35.942] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:41:38.216] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:41:40.490] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:41:42.763] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:41:44.283] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:41:45.803] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:41:47.324] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:41:48.844] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:41:50.364] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:41:51.884] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:41:53.404] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:41:54.924] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:41:56.446] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:41:57.966] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:41:59.486] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:42:01.007] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:42:02.526] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:42:04.048] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:42:05.568] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:42:07.087] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:42:08.608] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:42:10.129] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:42:11.651] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:42:13.171] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:42:14.691] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:42:16.212] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:42:17.733] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:42:19.253] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:42:21.527] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:42:23.801] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:42:26.074] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:42:28.346] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:42:30.620] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:42:32.894] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:42:35.166] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:42:37.440] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:42:39.714] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:42:41.989] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:42:44.262] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:42:46.535] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:42:48.808] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:42:51.083] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:42:53.356] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:42:55.630] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:42:57.903] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:43:00.176] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:43:02.449] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:43:04.723] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:43:06.996] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:43:09.270] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:43:11.543] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:43:13.817] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:43:16.090] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:43:18.363] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:43:21.762] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:43:24.037] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:43:26.311] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:43:28.584] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:43:30.858] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:43:33.132] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:43:35.405] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:43:37.678] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:43:39.951] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:43:42.226] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:43:44.498] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:43:46.771] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:43:49.044] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:43:51.317] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:43:56.409] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:44:01.593] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:44:06.406] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:44:11.030] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:44:16.032] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:44:20.375] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:44:25.193] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:44:30.005] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:44:31.526] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:44:33.046] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:44:34.565] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:44:36.085] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:44:37.605] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:44:39.125] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:44:40.645] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:44:42.164] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:44:43.686] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:44:45.207] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:44:46.728] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:44:48.250] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:44:49.771] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:44:51.292] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:44:52.813] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:44:54.334] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:44:56.607] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:44:58.880] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:45:01.155] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:45:03.427] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:45:05.702] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:45:07.976] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:45:10.249] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:45:12.522] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:45:14.796] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:45:17.070] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:45:19.344] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:45:21.617] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:45:23.890] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:45:26.163] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:45:28.437] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:45:30.711] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:45:32.985] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:45:35.258] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:45:37.531] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:45:39.806] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:45:42.078] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:45:44.351] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:45:46.624] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:45:49.282] <TB2>     INFO: TBM Phase Settings: 216
[13:45:49.282] <TB2>     INFO: 400MHz Phase: 6
[13:45:49.282] <TB2>     INFO: 160MHz Phase: 6
[13:45:49.282] <TB2>     INFO: Functional Phase Area: 4
[13:45:49.285] <TB2>     INFO: Test took 281808 ms.
[13:45:49.285] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:45:49.285] <TB2>     INFO:    ----------------------------------------------------------------------
[13:45:49.285] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[13:45:49.285] <TB2>     INFO:    ----------------------------------------------------------------------
[13:45:49.285] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:45:55.210] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:46:01.330] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:46:07.449] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:46:13.767] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:46:19.615] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:46:25.941] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:46:32.257] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:46:39.229] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:46:40.750] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:46:42.268] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:46:44.542] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:46:46.061] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:46:48.335] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:46:49.854] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:46:51.373] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:46:52.894] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:46:54.414] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:46:56.687] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:46:58.960] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:47:01.233] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:47:03.507] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:47:05.780] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:47:08.053] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:47:09.574] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:47:11.094] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:47:13.368] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:47:15.642] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:47:17.915] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:47:20.188] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:47:22.461] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:47:24.734] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:47:26.254] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:47:27.775] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:47:30.048] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:47:32.321] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:47:34.595] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:47:36.868] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:47:39.141] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:47:41.415] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:47:42.936] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:47:44.455] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:47:46.729] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:47:48.002] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:47:51.276] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:47:53.551] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:47:55.824] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:47:58.098] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:47:59.618] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:48:01.139] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:48:02.661] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:48:04.182] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:48:05.702] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:48:07.223] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:48:08.743] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:48:10.263] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:48:11.783] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:48:16.314] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:48:20.845] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:48:25.375] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:48:29.905] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:48:34.436] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:48:38.967] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:48:43.498] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:48:48.411] <TB2>     INFO: ROC Delay Settings: 219
[13:48:48.411] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[13:48:48.411] <TB2>     INFO: ROC Port 0 Delay: 3
[13:48:48.411] <TB2>     INFO: ROC Port 1 Delay: 3
[13:48:48.411] <TB2>     INFO: Functional ROC Area: 4
[13:48:48.414] <TB2>     INFO: Test took 179129 ms.
[13:48:48.414] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[13:48:48.414] <TB2>     INFO:    ----------------------------------------------------------------------
[13:48:48.414] <TB2>     INFO:    PixTestTiming::TimingTest()
[13:48:48.414] <TB2>     INFO:    ----------------------------------------------------------------------
[13:48:49.553] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4209 420b 4209 4209 4208 4209 420b 4208 e062 c000 a101 8000 4209 4209 4209 4209 4209 420b 420b 420b e062 c000 
[13:48:49.553] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 420b 4208 420b 420b 4209 420b 4208 4209 e022 c000 a102 8040 420b 420b 420b 420b 420b 4209 4209 4209 e022 c000 
[13:48:49.553] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4208 4208 4208 4208 4208 4208 4209 4209 e022 c000 a103 80b1 4209 4209 4209 4209 4209 4209 4209 4209 e022 c000 
[13:48:49.553] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:49:03.679] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:03.679] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:49:17.786] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:17.786] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:49:31.830] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:31.830] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:49:45.916] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:45.916] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:49:59.963] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:59.963] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:50:14.017] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:14.018] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:50:28.036] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:28.036] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:50:42.077] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:42.077] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:50:56.139] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:56.139] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:51:10.207] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:10.592] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:10.605] <TB2>     INFO: Decoding statistics:
[13:51:10.605] <TB2>     INFO:   General information:
[13:51:10.605] <TB2>     INFO: 	 16bit words read:         240000000
[13:51:10.605] <TB2>     INFO: 	 valid events total:       20000000
[13:51:10.605] <TB2>     INFO: 	 empty events:             20000000
[13:51:10.605] <TB2>     INFO: 	 valid events with pixels: 0
[13:51:10.605] <TB2>     INFO: 	 valid pixel hits:         0
[13:51:10.605] <TB2>     INFO:   Event errors: 	           0
[13:51:10.605] <TB2>     INFO: 	 start marker:             0
[13:51:10.605] <TB2>     INFO: 	 stop marker:              0
[13:51:10.605] <TB2>     INFO: 	 overflow:                 0
[13:51:10.605] <TB2>     INFO: 	 invalid 5bit words:       0
[13:51:10.605] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[13:51:10.605] <TB2>     INFO:   TBM errors: 		           0
[13:51:10.605] <TB2>     INFO: 	 flawed TBM headers:       0
[13:51:10.605] <TB2>     INFO: 	 flawed TBM trailers:      0
[13:51:10.606] <TB2>     INFO: 	 event ID mismatches:      0
[13:51:10.606] <TB2>     INFO:   ROC errors: 		           0
[13:51:10.606] <TB2>     INFO: 	 missing ROC header(s):    0
[13:51:10.606] <TB2>     INFO: 	 misplaced readback start: 0
[13:51:10.606] <TB2>     INFO:   Pixel decoding errors:	   0
[13:51:10.606] <TB2>     INFO: 	 pixel data incomplete:    0
[13:51:10.606] <TB2>     INFO: 	 pixel address:            0
[13:51:10.606] <TB2>     INFO: 	 pulse height fill bit:    0
[13:51:10.606] <TB2>     INFO: 	 buffer corruption:        0
[13:51:10.606] <TB2>     INFO:    ----------------------------------------------------------------------
[13:51:10.606] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:51:10.606] <TB2>     INFO:    ----------------------------------------------------------------------
[13:51:10.606] <TB2>     INFO:    ----------------------------------------------------------------------
[13:51:10.606] <TB2>     INFO:    Read back bit status: 1
[13:51:10.606] <TB2>     INFO:    ----------------------------------------------------------------------
[13:51:10.606] <TB2>     INFO:    ----------------------------------------------------------------------
[13:51:10.606] <TB2>     INFO:    Timings are good!
[13:51:10.606] <TB2>     INFO:    ----------------------------------------------------------------------
[13:51:10.606] <TB2>     INFO: Test took 142192 ms.
[13:51:10.606] <TB2>     INFO: PixTestTiming::TimingTest() done.
[13:51:10.606] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:51:10.606] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:51:10.606] <TB2>     INFO: PixTestTiming::doTest took 603132 ms.
[13:51:10.606] <TB2>     INFO: PixTestTiming::doTest() done
[13:51:10.606] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:51:10.606] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[13:51:10.606] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[13:51:10.607] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[13:51:10.607] <TB2>     INFO: Write out ROCDelayScan3_V0
[13:51:10.607] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:51:10.607] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:51:10.957] <TB2>     INFO: ######################################################################
[13:51:10.957] <TB2>     INFO: PixTestAlive::doTest()
[13:51:10.957] <TB2>     INFO: ######################################################################
[13:51:10.960] <TB2>     INFO:    ----------------------------------------------------------------------
[13:51:10.960] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:51:10.960] <TB2>     INFO:    ----------------------------------------------------------------------
[13:51:10.961] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:51:11.305] <TB2>     INFO: Expecting 41600 events.
[13:51:15.395] <TB2>     INFO: 41600 events read in total (3375ms).
[13:51:15.395] <TB2>     INFO: Test took 4434ms.
[13:51:15.403] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:15.403] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:51:15.403] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:51:15.781] <TB2>     INFO: PixTestAlive::aliveTest() done
[13:51:15.781] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
[13:51:15.781] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
[13:51:15.784] <TB2>     INFO:    ----------------------------------------------------------------------
[13:51:15.784] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:51:15.784] <TB2>     INFO:    ----------------------------------------------------------------------
[13:51:15.785] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:51:16.128] <TB2>     INFO: Expecting 41600 events.
[13:51:19.109] <TB2>     INFO: 41600 events read in total (2266ms).
[13:51:19.109] <TB2>     INFO: Test took 3324ms.
[13:51:19.109] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:19.109] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:51:19.109] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:51:19.110] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:51:19.514] <TB2>     INFO: PixTestAlive::maskTest() done
[13:51:19.514] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:51:19.517] <TB2>     INFO:    ----------------------------------------------------------------------
[13:51:19.517] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:51:19.517] <TB2>     INFO:    ----------------------------------------------------------------------
[13:51:19.519] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:51:19.863] <TB2>     INFO: Expecting 41600 events.
[13:51:23.988] <TB2>     INFO: 41600 events read in total (3410ms).
[13:51:23.989] <TB2>     INFO: Test took 4470ms.
[13:51:23.997] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:23.997] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:51:23.997] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:51:24.374] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[13:51:24.374] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:51:24.374] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:51:24.374] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:51:24.382] <TB2>     INFO: ######################################################################
[13:51:24.382] <TB2>     INFO: PixTestTrim::doTest()
[13:51:24.382] <TB2>     INFO: ######################################################################
[13:51:24.386] <TB2>     INFO:    ----------------------------------------------------------------------
[13:51:24.386] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:51:24.386] <TB2>     INFO:    ----------------------------------------------------------------------
[13:51:24.465] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:51:24.465] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:51:24.478] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:51:24.478] <TB2>     INFO:     run 1 of 1
[13:51:24.478] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:51:24.820] <TB2>     INFO: Expecting 5025280 events.
[13:52:09.393] <TB2>     INFO: 1393000 events read in total (43858ms).
[13:52:53.053] <TB2>     INFO: 2767336 events read in total (87519ms).
[13:53:36.943] <TB2>     INFO: 4150128 events read in total (131409ms).
[13:54:04.945] <TB2>     INFO: 5025280 events read in total (159410ms).
[13:54:04.987] <TB2>     INFO: Test took 160509ms.
[13:54:05.051] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:05.196] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:54:06.638] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:54:08.055] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:54:09.407] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:54:10.793] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:54:12.137] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:54:13.451] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:54:14.828] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:54:16.189] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:54:17.555] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:54:18.841] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:54:20.122] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:54:21.459] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:54:22.780] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:54:24.188] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:54:25.540] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:54:26.896] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 226537472
[13:54:26.901] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.0789 minThrLimit = 97.06 minThrNLimit = 123.397 -> result = 97.0789 -> 97
[13:54:26.901] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.548 minThrLimit = 104.508 minThrNLimit = 132.083 -> result = 104.548 -> 104
[13:54:26.902] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.9476 minThrLimit = 90.9224 minThrNLimit = 113.933 -> result = 90.9476 -> 90
[13:54:26.902] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.5954 minThrLimit = 98.5881 minThrNLimit = 125.059 -> result = 98.5954 -> 98
[13:54:26.903] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.3079 minThrLimit = 93.2934 minThrNLimit = 118.061 -> result = 93.3079 -> 93
[13:54:26.903] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.7396 minThrLimit = 96.7355 minThrNLimit = 116.552 -> result = 96.7396 -> 96
[13:54:26.904] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.7753 minThrLimit = 89.7742 minThrNLimit = 119.663 -> result = 89.7753 -> 89
[13:54:26.904] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.1077 minThrLimit = 87.0536 minThrNLimit = 116.144 -> result = 87.1077 -> 87
[13:54:26.904] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.2254 minThrLimit = 99.2055 minThrNLimit = 122.482 -> result = 99.2254 -> 99
[13:54:26.905] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.1398 minThrLimit = 87.1296 minThrNLimit = 106.981 -> result = 87.1398 -> 87
[13:54:26.905] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.1331 minThrLimit = 86.954 minThrNLimit = 104.609 -> result = 87.1331 -> 87
[13:54:26.906] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.7284 minThrLimit = 91.669 minThrNLimit = 114.486 -> result = 91.7284 -> 91
[13:54:26.906] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.3899 minThrLimit = 88.3745 minThrNLimit = 111.688 -> result = 88.3899 -> 88
[13:54:26.907] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.77 minThrLimit = 103.757 minThrNLimit = 128.809 -> result = 103.77 -> 103
[13:54:26.907] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.8388 minThrLimit = 94.8325 minThrNLimit = 119.216 -> result = 94.8388 -> 94
[13:54:26.907] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.6245 minThrLimit = 94.6235 minThrNLimit = 117.527 -> result = 94.6245 -> 94
[13:54:26.908] <TB2>     INFO: ROC 0 VthrComp = 97
[13:54:26.908] <TB2>     INFO: ROC 1 VthrComp = 104
[13:54:26.908] <TB2>     INFO: ROC 2 VthrComp = 90
[13:54:26.908] <TB2>     INFO: ROC 3 VthrComp = 98
[13:54:26.908] <TB2>     INFO: ROC 4 VthrComp = 93
[13:54:26.908] <TB2>     INFO: ROC 5 VthrComp = 96
[13:54:26.908] <TB2>     INFO: ROC 6 VthrComp = 89
[13:54:26.908] <TB2>     INFO: ROC 7 VthrComp = 87
[13:54:26.909] <TB2>     INFO: ROC 8 VthrComp = 99
[13:54:26.909] <TB2>     INFO: ROC 9 VthrComp = 87
[13:54:26.909] <TB2>     INFO: ROC 10 VthrComp = 87
[13:54:26.909] <TB2>     INFO: ROC 11 VthrComp = 91
[13:54:26.909] <TB2>     INFO: ROC 12 VthrComp = 88
[13:54:26.910] <TB2>     INFO: ROC 13 VthrComp = 103
[13:54:26.910] <TB2>     INFO: ROC 14 VthrComp = 94
[13:54:26.910] <TB2>     INFO: ROC 15 VthrComp = 94
[13:54:26.910] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:54:26.910] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:54:26.923] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:54:26.923] <TB2>     INFO:     run 1 of 1
[13:54:26.923] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:54:27.271] <TB2>     INFO: Expecting 5025280 events.
[13:55:03.533] <TB2>     INFO: 888672 events read in total (35547ms).
[13:55:39.433] <TB2>     INFO: 1775344 events read in total (71447ms).
[13:56:14.899] <TB2>     INFO: 2660912 events read in total (106913ms).
[13:56:50.042] <TB2>     INFO: 3536520 events read in total (142056ms).
[13:57:25.277] <TB2>     INFO: 4406536 events read in total (177291ms).
[13:57:50.631] <TB2>     INFO: 5025280 events read in total (202645ms).
[13:57:50.741] <TB2>     INFO: Test took 203818ms.
[13:57:50.931] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:51.315] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:57:52.936] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:57:54.570] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:57:56.210] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:57:57.818] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:57:59.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:01.072] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:02.708] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:04.343] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:05.002] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:07.682] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:09.294] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:10.878] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:12.460] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:14.040] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:15.624] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:17.233] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238821376
[13:58:17.236] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.2297 for pixel 16/4 mean/min/max = 43.9427/31.5995/56.2859
[13:58:17.236] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 60.8216 for pixel 21/0 mean/min/max = 47.5454/34.2502/60.8406
[13:58:17.237] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 64.5808 for pixel 24/5 mean/min/max = 48.6659/32.6995/64.6324
[13:58:17.237] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.5054 for pixel 0/2 mean/min/max = 44.2992/31.9958/56.6026
[13:58:17.237] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.7882 for pixel 23/24 mean/min/max = 44.5287/32.9951/56.0624
[13:58:17.238] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 60.3225 for pixel 15/11 mean/min/max = 46.1135/31.8786/60.3484
[13:58:17.238] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.7274 for pixel 5/27 mean/min/max = 45.2444/34.6497/55.8391
[13:58:17.239] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 52.6072 for pixel 25/5 mean/min/max = 42.4154/31.9182/52.9125
[13:58:17.239] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 58.5352 for pixel 0/24 mean/min/max = 44.9533/31.3265/58.58
[13:58:17.239] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.4262 for pixel 0/4 mean/min/max = 44.8021/31.942/57.6621
[13:58:17.240] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 62.317 for pixel 3/3 mean/min/max = 46.6224/30.9133/62.3315
[13:58:17.240] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.7522 for pixel 0/10 mean/min/max = 45.7974/33.7679/57.8268
[13:58:17.240] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.4554 for pixel 5/72 mean/min/max = 45.4353/33.2211/57.6495
[13:58:17.241] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.9942 for pixel 14/6 mean/min/max = 45.1111/33.2165/57.0056
[13:58:17.241] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.0051 for pixel 20/11 mean/min/max = 44.5973/33.1662/56.0283
[13:58:17.241] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.7 for pixel 7/2 mean/min/max = 45.5491/33.1175/57.9807
[13:58:17.242] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:58:17.374] <TB2>     INFO: Expecting 411648 events.
[13:58:24.940] <TB2>     INFO: 411648 events read in total (6852ms).
[13:58:24.946] <TB2>     INFO: Expecting 411648 events.
[13:58:32.466] <TB2>     INFO: 411648 events read in total (6849ms).
[13:58:32.474] <TB2>     INFO: Expecting 411648 events.
[13:58:40.007] <TB2>     INFO: 411648 events read in total (6867ms).
[13:58:40.020] <TB2>     INFO: Expecting 411648 events.
[13:58:47.557] <TB2>     INFO: 411648 events read in total (6880ms).
[13:58:47.571] <TB2>     INFO: Expecting 411648 events.
[13:58:55.178] <TB2>     INFO: 411648 events read in total (6945ms).
[13:58:55.194] <TB2>     INFO: Expecting 411648 events.
[13:59:02.762] <TB2>     INFO: 411648 events read in total (6912ms).
[13:59:02.781] <TB2>     INFO: Expecting 411648 events.
[13:59:10.419] <TB2>     INFO: 411648 events read in total (6986ms).
[13:59:10.441] <TB2>     INFO: Expecting 411648 events.
[13:59:18.016] <TB2>     INFO: 411648 events read in total (6929ms).
[13:59:18.041] <TB2>     INFO: Expecting 411648 events.
[13:59:25.639] <TB2>     INFO: 411648 events read in total (6955ms).
[13:59:25.665] <TB2>     INFO: Expecting 411648 events.
[13:59:33.186] <TB2>     INFO: 411648 events read in total (6874ms).
[13:59:33.214] <TB2>     INFO: Expecting 411648 events.
[13:59:40.789] <TB2>     INFO: 411648 events read in total (6925ms).
[13:59:40.819] <TB2>     INFO: Expecting 411648 events.
[13:59:48.414] <TB2>     INFO: 411648 events read in total (6948ms).
[13:59:48.448] <TB2>     INFO: Expecting 411648 events.
[13:59:56.019] <TB2>     INFO: 411648 events read in total (6928ms).
[13:59:56.055] <TB2>     INFO: Expecting 411648 events.
[14:00:03.671] <TB2>     INFO: 411648 events read in total (6979ms).
[14:00:03.710] <TB2>     INFO: Expecting 411648 events.
[14:00:11.348] <TB2>     INFO: 411648 events read in total (7006ms).
[14:00:11.392] <TB2>     INFO: Expecting 411648 events.
[14:00:18.951] <TB2>     INFO: 411648 events read in total (6938ms).
[14:00:18.994] <TB2>     INFO: Test took 121753ms.
[14:00:19.498] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6378 < 35 for itrim+1 = 95; old thr = 34.4595 ... break
[14:00:19.535] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6455 < 35 for itrim+1 = 112; old thr = 34.3908 ... break
[14:00:19.578] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1241 < 35 for itrim = 143; old thr = 34.7727 ... break
[14:00:19.612] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5382 < 35 for itrim = 89; old thr = 34.4073 ... break
[14:00:19.654] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2967 < 35 for itrim+1 = 104; old thr = 34.84 ... break
[14:00:19.683] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.0508 < 35 for itrim+1 = 104; old thr = 34.9848 ... break
[14:00:19.725] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0777 < 35 for itrim = 105; old thr = 33.2974 ... break
[14:00:19.771] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0976 < 35 for itrim = 92; old thr = 34.1473 ... break
[14:00:19.803] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2424 < 35 for itrim+1 = 108; old thr = 34.808 ... break
[14:00:19.830] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3279 < 35 for itrim = 90; old thr = 33.5965 ... break
[14:00:19.856] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2847 < 35 for itrim = 102; old thr = 33.501 ... break
[14:00:19.884] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0938 < 35 for itrim = 96; old thr = 34.2966 ... break
[14:00:19.918] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.53 < 35 for itrim+1 = 97; old thr = 34.793 ... break
[14:00:19.954] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3516 < 35 for itrim+1 = 99; old thr = 34.7954 ... break
[14:00:19.001] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8076 < 35 for itrim+1 = 114; old thr = 34.9592 ... break
[14:00:20.037] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2563 < 35 for itrim = 102; old thr = 34.1303 ... break
[14:00:20.114] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:00:20.124] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:00:20.125] <TB2>     INFO:     run 1 of 1
[14:00:20.125] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:00:20.470] <TB2>     INFO: Expecting 5025280 events.
[14:00:55.779] <TB2>     INFO: 871552 events read in total (34594ms).
[14:01:30.876] <TB2>     INFO: 1742304 events read in total (69691ms).
[14:02:05.860] <TB2>     INFO: 2612632 events read in total (104675ms).
[14:02:40.587] <TB2>     INFO: 3472224 events read in total (139402ms).
[14:03:15.361] <TB2>     INFO: 4326648 events read in total (174176ms).
[14:03:44.361] <TB2>     INFO: 5025280 events read in total (203176ms).
[14:03:44.442] <TB2>     INFO: Test took 204317ms.
[14:03:44.639] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:45.013] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:03:46.615] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:03:48.214] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:03:49.823] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:03:51.397] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:03:52.966] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:03:54.567] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:03:56.119] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:03:57.704] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:03:59.342] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:04:01.010] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:04:02.728] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:04:04.383] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:04:05.988] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:04:07.544] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:04:09.072] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:04:10.630] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 295587840
[14:04:10.633] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 6.773889 .. 75.211517
[14:04:10.711] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 6 .. 85 (-1/-1) hits flags = 528 (plus default)
[14:04:10.721] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:04:10.721] <TB2>     INFO:     run 1 of 1
[14:04:10.721] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:11.070] <TB2>     INFO: Expecting 2662400 events.
[14:04:48.600] <TB2>     INFO: 974008 events read in total (36815ms).
[14:05:25.815] <TB2>     INFO: 1945344 events read in total (74030ms).
[14:05:53.187] <TB2>     INFO: 2662400 events read in total (101402ms).
[14:05:53.233] <TB2>     INFO: Test took 102512ms.
[14:05:53.312] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:53.469] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:05:54.669] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:05:55.866] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:05:57.066] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:05:58.273] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:05:59.477] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:06:00.685] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:06:01.890] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:06:03.095] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:06:04.294] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:06:05.494] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:06:06.693] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:06:07.895] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:06:09.094] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:06:10.299] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:06:11.510] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:06:12.731] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 272338944
[14:06:12.811] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.431051 .. 58.968199
[14:06:12.887] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 68 (-1/-1) hits flags = 528 (plus default)
[14:06:12.897] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:06:12.897] <TB2>     INFO:     run 1 of 1
[14:06:12.897] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:06:13.244] <TB2>     INFO: Expecting 2030080 events.
[14:06:53.148] <TB2>     INFO: 1031552 events read in total (39189ms).
[14:07:30.604] <TB2>     INFO: 2030080 events read in total (76646ms).
[14:07:30.646] <TB2>     INFO: Test took 77749ms.
[14:07:30.711] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:30.833] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:31.921] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:07:32.002] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:07:34.079] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:07:35.166] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:07:36.246] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:37.326] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:38.409] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:07:39.499] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:07:40.591] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:07:41.663] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:07:42.735] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:07:43.814] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:07:44.887] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:07:45.959] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:07:47.036] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:07:48.110] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 248270848
[14:07:48.192] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.898886 .. 49.637678
[14:07:48.268] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 59 (-1/-1) hits flags = 528 (plus default)
[14:07:48.277] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:07:48.277] <TB2>     INFO:     run 1 of 1
[14:07:48.277] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:07:48.621] <TB2>     INFO: Expecting 1630720 events.
[14:08:27.726] <TB2>     INFO: 1073984 events read in total (38390ms).
[14:08:48.065] <TB2>     INFO: 1630720 events read in total (58729ms).
[14:08:48.083] <TB2>     INFO: Test took 59806ms.
[14:08:48.124] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:48.213] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:49.222] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:50.229] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:51.251] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:52.266] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:53.284] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:54.652] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:55.827] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:56.887] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:57.941] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:58.988] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:00.037] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:01.096] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:02.151] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:03.203] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:04.262] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:05.292] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 288468992
[14:09:05.376] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.282310 .. 49.637678
[14:09:05.488] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 59 (-1/-1) hits flags = 528 (plus default)
[14:09:05.510] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:09:05.510] <TB2>     INFO:     run 1 of 1
[14:09:05.510] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:05.886] <TB2>     INFO: Expecting 1530880 events.
[14:09:45.547] <TB2>     INFO: 1048640 events read in total (38946ms).
[14:10:03.719] <TB2>     INFO: 1530880 events read in total (57118ms).
[14:10:03.753] <TB2>     INFO: Test took 58241ms.
[14:10:03.828] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:03.927] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:05.095] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:06.148] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:07.214] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:08.278] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:09.328] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:10.383] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:11.441] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:12.493] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:13.548] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:10:14.603] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:10:15.661] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:10:16.711] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:10:17.759] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:10:18.805] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:10:19.851] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:10:20.896] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238587904
[14:10:20.979] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:10:20.979] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:10:20.989] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:10:20.989] <TB2>     INFO:     run 1 of 1
[14:10:20.989] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:10:21.336] <TB2>     INFO: Expecting 1364480 events.
[14:11:01.098] <TB2>     INFO: 1075776 events read in total (39047ms).
[14:11:11.731] <TB2>     INFO: 1364480 events read in total (49680ms).
[14:11:11.747] <TB2>     INFO: Test took 50759ms.
[14:11:11.782] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:11.854] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:11:12.824] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:11:13.794] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:11:14.758] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:11:15.727] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:11:16.697] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:11:17.662] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:11:18.633] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:11:19.601] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:11:20.569] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:21.530] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:22.487] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:23.454] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:24.419] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:25.382] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:26.347] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:27.320] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 257294336
[14:11:27.355] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C0.dat
[14:11:27.355] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C1.dat
[14:11:27.355] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C2.dat
[14:11:27.355] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C3.dat
[14:11:27.356] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C4.dat
[14:11:27.356] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C5.dat
[14:11:27.356] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C6.dat
[14:11:27.356] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C7.dat
[14:11:27.356] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C8.dat
[14:11:27.356] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C9.dat
[14:11:27.356] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C10.dat
[14:11:27.356] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C11.dat
[14:11:27.356] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C12.dat
[14:11:27.356] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C13.dat
[14:11:27.357] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C14.dat
[14:11:27.357] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C15.dat
[14:11:27.357] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C0.dat
[14:11:27.364] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C1.dat
[14:11:27.371] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C2.dat
[14:11:27.378] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C3.dat
[14:11:27.385] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C4.dat
[14:11:27.392] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C5.dat
[14:11:27.398] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C6.dat
[14:11:27.405] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C7.dat
[14:11:27.412] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C8.dat
[14:11:27.418] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C9.dat
[14:11:27.425] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C10.dat
[14:11:27.432] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C11.dat
[14:11:27.439] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C12.dat
[14:11:27.445] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C13.dat
[14:11:27.452] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C14.dat
[14:11:27.459] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C15.dat
[14:11:27.465] <TB2>     INFO: PixTestTrim::trimTest() done
[14:11:27.465] <TB2>     INFO: vtrim:      95 112 143  89 104 104 105  92 108  90 102  96  97  99 114 102 
[14:11:27.465] <TB2>     INFO: vthrcomp:   97 104  90  98  93  96  89  87  99  87  87  91  88 103  94  94 
[14:11:27.465] <TB2>     INFO: vcal mean:  34.97  35.02  34.97  35.02  34.99  34.97  35.02  34.96  34.93  34.96  35.00  35.02  34.99  34.95  34.98  35.00 
[14:11:27.465] <TB2>     INFO: vcal RMS:    0.85   0.80   0.91   0.80   0.78   0.85   0.76   0.76   0.87   0.82   0.89   0.77   0.77   0.81   0.83   0.85 
[14:11:27.465] <TB2>     INFO: bits mean:  10.05   8.58   9.19   9.10   9.83   9.28   9.29  10.60   9.45   9.10   9.06   8.50   9.24   9.48   9.91   9.34 
[14:11:27.465] <TB2>     INFO: bits RMS:    2.61   2.61   2.55   2.96   2.43   2.75   2.50   2.39   2.87   3.00   2.94   2.87   2.64   2.62   2.43   2.67 
[14:11:27.479] <TB2>     INFO:    ----------------------------------------------------------------------
[14:11:27.479] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:11:27.479] <TB2>     INFO:    ----------------------------------------------------------------------
[14:11:27.482] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:11:27.482] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:11:27.492] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:11:27.492] <TB2>     INFO:     run 1 of 1
[14:11:27.493] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:27.835] <TB2>     INFO: Expecting 4160000 events.
[14:12:14.901] <TB2>     INFO: 1146605 events read in total (46351ms).
[14:12:59.663] <TB2>     INFO: 2278990 events read in total (91113ms).
[14:13:45.106] <TB2>     INFO: 3394775 events read in total (136557ms).
[14:14:16.703] <TB2>     INFO: 4160000 events read in total (168153ms).
[14:14:16.778] <TB2>     INFO: Test took 169285ms.
[14:14:16.912] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:17.178] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:19.045] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:20.925] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:14:22.805] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:14:24.876] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:14:26.718] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:14:28.646] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:30.573] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:14:32.502] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:14:34.436] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:14:36.357] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:14:38.289] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:40.188] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:42.088] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:14:44.009] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:14:45.913] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:14:47.828] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 271814656
[14:14:47.829] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:14:47.903] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:14:47.903] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 171 (-1/-1) hits flags = 528 (plus default)
[14:14:47.913] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:14:47.913] <TB2>     INFO:     run 1 of 1
[14:14:47.913] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:14:48.260] <TB2>     INFO: Expecting 3577600 events.
[14:15:36.613] <TB2>     INFO: 1187970 events read in total (47639ms).
[14:16:23.844] <TB2>     INFO: 2354615 events read in total (94870ms).
[14:17:09.987] <TB2>     INFO: 3504405 events read in total (141014ms).
[14:17:13.213] <TB2>     INFO: 3577600 events read in total (144239ms).
[14:17:13.273] <TB2>     INFO: Test took 145361ms.
[14:17:13.381] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:13.589] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:17:15.325] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:17:17.049] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:17:18.796] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:17:20.533] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:17:22.287] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:17:23.002] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:17:25.736] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:17:27.489] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:17:29.190] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:17:30.926] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:17:32.668] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:17:34.419] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:17:36.181] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:17:37.902] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:17:39.666] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:41.418] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294322176
[14:17:41.419] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:17:41.494] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:17:41.494] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[14:17:41.504] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:17:41.505] <TB2>     INFO:     run 1 of 1
[14:17:41.505] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:41.847] <TB2>     INFO: Expecting 3307200 events.
[14:18:31.088] <TB2>     INFO: 1244135 events read in total (48526ms).
[14:19:18.982] <TB2>     INFO: 2458705 events read in total (96420ms).
[14:19:52.617] <TB2>     INFO: 3307200 events read in total (130056ms).
[14:19:52.659] <TB2>     INFO: Test took 131154ms.
[14:19:52.742] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:52.910] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:54.635] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:56.253] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:57.905] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:59.541] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:01.208] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:02.805] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:04.466] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:06.149] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:07.746] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:09.405] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:11.046] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:12.704] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:14.370] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:15.977] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:17.630] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:19.281] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 341553152
[14:20:19.282] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:20:19.355] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:20:19.355] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[14:20:19.365] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:20:19.365] <TB2>     INFO:     run 1 of 1
[14:20:19.365] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:19.708] <TB2>     INFO: Expecting 3328000 events.
[14:21:09.056] <TB2>     INFO: 1239025 events read in total (48633ms).
[14:21:56.679] <TB2>     INFO: 2448775 events read in total (96256ms).
[14:22:31.172] <TB2>     INFO: 3328000 events read in total (130749ms).
[14:22:31.213] <TB2>     INFO: Test took 131848ms.
[14:22:31.307] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:31.474] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:33.256] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:34.870] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:36.518] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:38.184] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:39.891] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:22:41.515] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:22:43.192] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:44.890] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:46.501] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:48.156] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:49.812] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:51.488] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:53.169] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:54.791] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:56.443] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:58.095] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296103936
[14:22:58.096] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:22:58.170] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:22:58.170] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[14:22:58.180] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:22:58.180] <TB2>     INFO:     run 1 of 1
[14:22:58.180] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:58.523] <TB2>     INFO: Expecting 3307200 events.
[14:23:47.647] <TB2>     INFO: 1243120 events read in total (48409ms).
[14:24:34.202] <TB2>     INFO: 2456520 events read in total (94964ms).
[14:25:08.675] <TB2>     INFO: 3307200 events read in total (129437ms).
[14:25:08.720] <TB2>     INFO: Test took 130541ms.
[14:25:08.807] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:08.972] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:10.675] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:12.348] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:14.058] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:15.767] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:25:17.490] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:19.147] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:20.857] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:22.592] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:24.253] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:25.963] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:27.679] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:25:29.406] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:25:31.145] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:25:32.822] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:25:34.549] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:25:36.275] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 291311616
[14:25:36.276] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.63057, thr difference RMS: 1.60159
[14:25:36.276] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.8445, thr difference RMS: 1.33296
[14:25:36.277] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.27095, thr difference RMS: 1.78203
[14:25:36.277] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.27718, thr difference RMS: 1.66552
[14:25:36.277] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.92352, thr difference RMS: 1.31906
[14:25:36.277] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.744, thr difference RMS: 1.44635
[14:25:36.278] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.61589, thr difference RMS: 1.33094
[14:25:36.278] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.84566, thr difference RMS: 1.10878
[14:25:36.278] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.16398, thr difference RMS: 1.65285
[14:25:36.278] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.46886, thr difference RMS: 1.57803
[14:25:36.279] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.85506, thr difference RMS: 1.56447
[14:25:36.279] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.19337, thr difference RMS: 1.58952
[14:25:36.279] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.11098, thr difference RMS: 1.33783
[14:25:36.279] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 10.8204, thr difference RMS: 1.33035
[14:25:36.279] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 7.59217, thr difference RMS: 1.63438
[14:25:36.280] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.43965, thr difference RMS: 1.68004
[14:25:36.280] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.71694, thr difference RMS: 1.60909
[14:25:36.280] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 10.7577, thr difference RMS: 1.30408
[14:25:36.280] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.1695, thr difference RMS: 1.77405
[14:25:36.281] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.36336, thr difference RMS: 1.6715
[14:25:36.285] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.83434, thr difference RMS: 1.33053
[14:25:36.285] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.6653, thr difference RMS: 1.43388
[14:25:36.285] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.6341, thr difference RMS: 1.32647
[14:25:36.285] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.84425, thr difference RMS: 1.13004
[14:25:36.285] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.10171, thr difference RMS: 1.68901
[14:25:36.286] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.33327, thr difference RMS: 1.55252
[14:25:36.286] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.77626, thr difference RMS: 1.54692
[14:25:36.286] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.14059, thr difference RMS: 1.59787
[14:25:36.286] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.11948, thr difference RMS: 1.33552
[14:25:36.287] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.8616, thr difference RMS: 1.33764
[14:25:36.287] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 7.4879, thr difference RMS: 1.63842
[14:25:36.287] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.43623, thr difference RMS: 1.65161
[14:25:36.287] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.91065, thr difference RMS: 1.58391
[14:25:36.287] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.6866, thr difference RMS: 1.3208
[14:25:36.288] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.09485, thr difference RMS: 1.77278
[14:25:36.288] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.56065, thr difference RMS: 1.64738
[14:25:36.288] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.85807, thr difference RMS: 1.32763
[14:25:36.288] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.69, thr difference RMS: 1.42737
[14:25:36.289] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.71986, thr difference RMS: 1.32275
[14:25:36.289] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.91028, thr difference RMS: 1.11918
[14:25:36.289] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.96089, thr difference RMS: 1.6607
[14:25:36.289] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.36452, thr difference RMS: 1.54825
[14:25:36.289] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.80186, thr difference RMS: 1.56769
[14:25:36.290] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.21464, thr difference RMS: 1.57445
[14:25:36.290] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.18002, thr difference RMS: 1.33263
[14:25:36.290] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 11.0357, thr difference RMS: 1.33283
[14:25:36.290] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 7.48802, thr difference RMS: 1.63217
[14:25:36.291] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.54331, thr difference RMS: 1.65217
[14:25:36.291] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.06506, thr difference RMS: 1.5851
[14:25:36.291] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.5981, thr difference RMS: 1.32095
[14:25:36.291] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.09082, thr difference RMS: 1.77497
[14:25:36.291] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.74489, thr difference RMS: 1.65667
[14:25:36.292] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.92783, thr difference RMS: 1.30875
[14:25:36.292] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.7594, thr difference RMS: 1.45669
[14:25:36.292] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.75454, thr difference RMS: 1.32574
[14:25:36.292] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.05809, thr difference RMS: 1.11977
[14:25:36.292] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.97967, thr difference RMS: 1.68074
[14:25:36.293] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.37944, thr difference RMS: 1.54518
[14:25:36.293] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.80547, thr difference RMS: 1.56763
[14:25:36.293] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.25772, thr difference RMS: 1.55103
[14:25:36.293] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.28295, thr difference RMS: 1.34305
[14:25:36.293] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 11.1598, thr difference RMS: 1.35336
[14:25:36.294] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 7.45002, thr difference RMS: 1.60938
[14:25:36.294] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.65882, thr difference RMS: 1.64614
[14:25:36.408] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:25:36.411] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2052 seconds
[14:25:36.412] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:25:37.119] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:25:37.119] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:25:37.122] <TB2>     INFO: ######################################################################
[14:25:37.122] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:25:37.122] <TB2>     INFO: ######################################################################
[14:25:37.122] <TB2>     INFO:    ----------------------------------------------------------------------
[14:25:37.122] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:25:37.122] <TB2>     INFO:    ----------------------------------------------------------------------
[14:25:37.123] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:25:37.132] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:25:37.132] <TB2>     INFO:     run 1 of 1
[14:25:37.132] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:25:37.475] <TB2>     INFO: Expecting 59072000 events.
[14:26:06.537] <TB2>     INFO: 1072600 events read in total (28346ms).
[14:26:35.255] <TB2>     INFO: 2140600 events read in total (57064ms).
[14:27:03.115] <TB2>     INFO: 3209000 events read in total (84924ms).
[14:27:31.635] <TB2>     INFO: 4281600 events read in total (113444ms).
[14:28:00.120] <TB2>     INFO: 5350400 events read in total (141929ms).
[14:28:28.592] <TB2>     INFO: 6419600 events read in total (170401ms).
[14:28:57.103] <TB2>     INFO: 7491000 events read in total (198912ms).
[14:29:25.723] <TB2>     INFO: 8559200 events read in total (227532ms).
[14:29:54.198] <TB2>     INFO: 9627800 events read in total (256007ms).
[14:30:22.699] <TB2>     INFO: 10700400 events read in total (284508ms).
[14:30:51.255] <TB2>     INFO: 11768600 events read in total (313064ms).
[14:31:19.757] <TB2>     INFO: 12837400 events read in total (341566ms).
[14:31:48.224] <TB2>     INFO: 13909400 events read in total (370033ms).
[14:32:16.690] <TB2>     INFO: 14978000 events read in total (398499ms).
[14:32:45.201] <TB2>     INFO: 16047000 events read in total (427010ms).
[14:33:13.774] <TB2>     INFO: 17118800 events read in total (455583ms).
[14:33:42.280] <TB2>     INFO: 18187200 events read in total (484089ms).
[14:34:10.684] <TB2>     INFO: 19255200 events read in total (512493ms).
[14:34:39.247] <TB2>     INFO: 20328000 events read in total (541056ms).
[14:35:07.802] <TB2>     INFO: 21396400 events read in total (569611ms).
[14:35:36.311] <TB2>     INFO: 22464800 events read in total (598120ms).
[14:36:04.788] <TB2>     INFO: 23537200 events read in total (626597ms).
[14:36:33.222] <TB2>     INFO: 24605600 events read in total (655031ms).
[14:37:01.659] <TB2>     INFO: 25674800 events read in total (683468ms).
[14:37:30.150] <TB2>     INFO: 26746600 events read in total (711959ms).
[14:37:58.660] <TB2>     INFO: 27815000 events read in total (740469ms).
[14:38:27.176] <TB2>     INFO: 28884600 events read in total (768985ms).
[14:38:55.734] <TB2>     INFO: 29956400 events read in total (797543ms).
[14:39:24.189] <TB2>     INFO: 31025000 events read in total (825998ms).
[14:39:52.606] <TB2>     INFO: 32096000 events read in total (854415ms).
[14:40:21.116] <TB2>     INFO: 33166400 events read in total (882925ms).
[14:40:49.661] <TB2>     INFO: 34234600 events read in total (911471ms).
[14:41:18.292] <TB2>     INFO: 35305000 events read in total (940101ms).
[14:41:46.821] <TB2>     INFO: 36375200 events read in total (968630ms).
[14:42:15.313] <TB2>     INFO: 37443600 events read in total (997122ms).
[14:42:43.900] <TB2>     INFO: 38513800 events read in total (1025709ms).
[14:43:12.520] <TB2>     INFO: 39584000 events read in total (1054329ms).
[14:43:41.113] <TB2>     INFO: 40652000 events read in total (1082922ms).
[14:44:09.676] <TB2>     INFO: 41721000 events read in total (1111485ms).
[14:44:38.248] <TB2>     INFO: 42792600 events read in total (1140057ms).
[14:45:06.894] <TB2>     INFO: 43860600 events read in total (1168703ms).
[14:45:35.525] <TB2>     INFO: 44928600 events read in total (1197334ms).
[14:46:04.200] <TB2>     INFO: 46001200 events read in total (1226009ms).
[14:46:32.777] <TB2>     INFO: 47069600 events read in total (1254586ms).
[14:47:01.345] <TB2>     INFO: 48137600 events read in total (1283154ms).
[14:47:30.030] <TB2>     INFO: 49209600 events read in total (1311839ms).
[14:47:58.583] <TB2>     INFO: 50277400 events read in total (1340392ms).
[14:48:27.239] <TB2>     INFO: 51345800 events read in total (1369048ms).
[14:48:55.779] <TB2>     INFO: 52416200 events read in total (1397588ms).
[14:49:24.359] <TB2>     INFO: 53485400 events read in total (1426168ms).
[14:49:52.937] <TB2>     INFO: 54552600 events read in total (1454746ms).
[14:50:21.488] <TB2>     INFO: 55620200 events read in total (1483297ms).
[14:50:50.026] <TB2>     INFO: 56688800 events read in total (1511835ms).
[14:51:18.361] <TB2>     INFO: 57759200 events read in total (1540170ms).
[14:51:46.154] <TB2>     INFO: 58827000 events read in total (1567963ms).
[14:51:52.691] <TB2>     INFO: 59072000 events read in total (1574500ms).
[14:51:52.712] <TB2>     INFO: Test took 1575580ms.
[14:51:52.769] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:51:52.898] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:51:52.898] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:54.073] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:51:54.073] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:55.261] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:51:55.261] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:56.450] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:51:56.450] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:57.616] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:51:57.617] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:58.793] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:51:58.793] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:59.977] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:51:59.977] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:01.143] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:52:01.143] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:02.335] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:52:02.335] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:03.526] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:52:03.526] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:04.712] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:52:04.712] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:05.908] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:52:05.908] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:07.080] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:52:07.080] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:08.273] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:52:08.273] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:09.472] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:52:09.472] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:10.639] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:52:10.640] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:11.836] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 501157888
[14:52:11.867] <TB2>     INFO: PixTestScurves::scurves() done 
[14:52:11.867] <TB2>     INFO: Vcal mean:  35.13  35.06  35.09  35.09  35.09  35.10  35.12  35.03  35.00  35.12  35.08  35.11  35.07  35.00  35.08  35.11 
[14:52:11.867] <TB2>     INFO: Vcal RMS:    0.74   0.68   0.80   0.68   0.71   0.74   0.63   0.63   0.75   0.68   0.76   0.63   0.65   0.69   0.68   0.73 
[14:52:11.867] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:52:11.939] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:52:11.939] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:52:11.939] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:52:11.939] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:52:11.939] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:52:11.940] <TB2>     INFO: ######################################################################
[14:52:11.940] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:52:11.940] <TB2>     INFO: ######################################################################
[14:52:11.944] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:52:12.287] <TB2>     INFO: Expecting 41600 events.
[14:52:16.352] <TB2>     INFO: 41600 events read in total (3332ms).
[14:52:16.353] <TB2>     INFO: Test took 4409ms.
[14:52:16.362] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:16.362] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:52:16.362] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:52:16.372] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[14:52:16.372] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:52:16.372] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:52:16.372] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:52:16.710] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:52:17.055] <TB2>     INFO: Expecting 41600 events.
[14:52:21.175] <TB2>     INFO: 41600 events read in total (3405ms).
[14:52:21.176] <TB2>     INFO: Test took 4466ms.
[14:52:21.184] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:21.184] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:52:21.184] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:52:21.189] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 157.187
[14:52:21.189] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 158
[14:52:21.189] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.84
[14:52:21.189] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 176
[14:52:21.189] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.072
[14:52:21.189] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 174
[14:52:21.189] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 161.691
[14:52:21.189] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 162
[14:52:21.189] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.796
[14:52:21.189] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 176
[14:52:21.189] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.32
[14:52:21.189] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 169
[14:52:21.190] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.249
[14:52:21.190] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[14:52:21.190] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.3
[14:52:21.190] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [7 ,5] phvalue 183
[14:52:21.190] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.223
[14:52:21.190] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 170
[14:52:21.190] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 160.89
[14:52:21.190] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 160
[14:52:21.190] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.328
[14:52:21.190] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [19 ,15] phvalue 167
[14:52:21.190] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.393
[14:52:21.190] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 169
[14:52:21.191] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.351
[14:52:21.191] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 191
[14:52:21.191] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.145
[14:52:21.191] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,5] phvalue 170
[14:52:21.191] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.717
[14:52:21.191] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 182
[14:52:21.191] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.244
[14:52:21.191] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [7 ,16] phvalue 163
[14:52:21.191] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:52:21.191] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:52:21.191] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:52:21.282] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:52:21.626] <TB2>     INFO: Expecting 41600 events.
[14:52:25.749] <TB2>     INFO: 41600 events read in total (3408ms).
[14:52:25.750] <TB2>     INFO: Test took 4468ms.
[14:52:25.758] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:25.758] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:52:25.758] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:52:25.762] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:52:25.763] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 48minph_roc = 8
[14:52:25.763] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.9483
[14:52:25.763] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,50] phvalue 58
[14:52:25.763] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.176
[14:52:25.763] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 76
[14:52:25.763] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.8724
[14:52:25.763] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 69
[14:52:25.763] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 52.5557
[14:52:25.763] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,60] phvalue 53
[14:52:25.764] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.9779
[14:52:25.764] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 77
[14:52:25.764] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.8184
[14:52:25.764] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 69
[14:52:25.764] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.4144
[14:52:25.764] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 76
[14:52:25.764] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.5104
[14:52:25.764] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 86
[14:52:25.764] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.308
[14:52:25.764] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 54
[14:52:25.764] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 52.8829
[14:52:25.764] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 53
[14:52:25.765] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.6988
[14:52:25.765] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,7] phvalue 63
[14:52:25.765] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.6222
[14:52:25.765] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 69
[14:52:25.765] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.8431
[14:52:25.765] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,32] phvalue 77
[14:52:25.765] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.8395
[14:52:25.765] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 71
[14:52:25.765] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.2505
[14:52:25.765] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,7] phvalue 70
[14:52:25.765] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.7188
[14:52:25.765] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 59
[14:52:25.768] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 50, 0 0
[14:52:26.171] <TB2>     INFO: Expecting 2560 events.
[14:52:27.129] <TB2>     INFO: 2560 events read in total (243ms).
[14:52:27.130] <TB2>     INFO: Test took 1362ms.
[14:52:27.130] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:52:27.130] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 1 1
[14:52:27.637] <TB2>     INFO: Expecting 2560 events.
[14:52:28.595] <TB2>     INFO: 2560 events read in total (243ms).
[14:52:28.595] <TB2>     INFO: Test took 1465ms.
[14:52:28.595] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:52:28.596] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 2 2
[14:52:29.103] <TB2>     INFO: Expecting 2560 events.
[14:52:30.060] <TB2>     INFO: 2560 events read in total (242ms).
[14:52:30.060] <TB2>     INFO: Test took 1464ms.
[14:52:30.061] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:52:30.061] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 60, 3 3
[14:52:30.569] <TB2>     INFO: Expecting 2560 events.
[14:52:31.528] <TB2>     INFO: 2560 events read in total (243ms).
[14:52:31.528] <TB2>     INFO: Test took 1467ms.
[14:52:31.529] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:52:31.529] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 4 4
[14:52:32.036] <TB2>     INFO: Expecting 2560 events.
[14:52:32.995] <TB2>     INFO: 2560 events read in total (245ms).
[14:52:32.995] <TB2>     INFO: Test took 1466ms.
[14:52:32.996] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:52:32.996] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 5 5
[14:52:33.503] <TB2>     INFO: Expecting 2560 events.
[14:52:34.462] <TB2>     INFO: 2560 events read in total (244ms).
[14:52:34.462] <TB2>     INFO: Test took 1466ms.
[14:52:34.463] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:52:34.463] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 6 6
[14:52:34.970] <TB2>     INFO: Expecting 2560 events.
[14:52:35.930] <TB2>     INFO: 2560 events read in total (245ms).
[14:52:35.931] <TB2>     INFO: Test took 1468ms.
[14:52:35.931] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:52:35.931] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 7 7
[14:52:36.438] <TB2>     INFO: Expecting 2560 events.
[14:52:37.396] <TB2>     INFO: 2560 events read in total (243ms).
[14:52:37.396] <TB2>     INFO: Test took 1465ms.
[14:52:37.397] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:52:37.397] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 8 8
[14:52:37.904] <TB2>     INFO: Expecting 2560 events.
[14:52:38.862] <TB2>     INFO: 2560 events read in total (242ms).
[14:52:38.862] <TB2>     INFO: Test took 1465ms.
[14:52:38.863] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:52:38.863] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 9 9
[14:52:39.370] <TB2>     INFO: Expecting 2560 events.
[14:52:40.329] <TB2>     INFO: 2560 events read in total (244ms).
[14:52:40.329] <TB2>     INFO: Test took 1466ms.
[14:52:40.330] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:52:40.330] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 7, 10 10
[14:52:40.838] <TB2>     INFO: Expecting 2560 events.
[14:52:41.795] <TB2>     INFO: 2560 events read in total (243ms).
[14:52:41.795] <TB2>     INFO: Test took 1465ms.
[14:52:41.795] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:52:41.796] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 11 11
[14:52:42.303] <TB2>     INFO: Expecting 2560 events.
[14:52:43.260] <TB2>     INFO: 2560 events read in total (242ms).
[14:52:43.260] <TB2>     INFO: Test took 1464ms.
[14:52:43.261] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:52:43.261] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 32, 12 12
[14:52:43.768] <TB2>     INFO: Expecting 2560 events.
[14:52:44.727] <TB2>     INFO: 2560 events read in total (244ms).
[14:52:44.727] <TB2>     INFO: Test took 1466ms.
[14:52:44.727] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:52:44.727] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 13 13
[14:52:45.235] <TB2>     INFO: Expecting 2560 events.
[14:52:46.193] <TB2>     INFO: 2560 events read in total (243ms).
[14:52:46.194] <TB2>     INFO: Test took 1467ms.
[14:52:46.195] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:52:46.195] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 7, 14 14
[14:52:46.701] <TB2>     INFO: Expecting 2560 events.
[14:52:47.660] <TB2>     INFO: 2560 events read in total (244ms).
[14:52:47.660] <TB2>     INFO: Test took 1465ms.
[14:52:47.660] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:52:47.660] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 15 15
[14:52:48.168] <TB2>     INFO: Expecting 2560 events.
[14:52:49.129] <TB2>     INFO: 2560 events read in total (246ms).
[14:52:49.130] <TB2>     INFO: Test took 1470ms.
[14:52:49.130] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:52:49.130] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[14:52:49.130] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC1
[14:52:49.130] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[14:52:49.130] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[14:52:49.130] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[14:52:49.130] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[14:52:49.130] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:52:49.130] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[14:52:49.130] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:52:49.130] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[14:52:49.130] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[14:52:49.130] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[14:52:49.130] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:52:49.130] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC13
[14:52:49.130] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[14:52:49.130] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[14:52:49.133] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:49.638] <TB2>     INFO: Expecting 655360 events.
[14:53:01.372] <TB2>     INFO: 655360 events read in total (11019ms).
[14:53:01.385] <TB2>     INFO: Expecting 655360 events.
[14:53:12.863] <TB2>     INFO: 655360 events read in total (10925ms).
[14:53:12.878] <TB2>     INFO: Expecting 655360 events.
[14:53:24.345] <TB2>     INFO: 655360 events read in total (10908ms).
[14:53:24.372] <TB2>     INFO: Expecting 655360 events.
[14:53:35.932] <TB2>     INFO: 655360 events read in total (11021ms).
[14:53:35.957] <TB2>     INFO: Expecting 655360 events.
[14:53:47.551] <TB2>     INFO: 655360 events read in total (11045ms).
[14:53:47.579] <TB2>     INFO: Expecting 655360 events.
[14:53:59.215] <TB2>     INFO: 655360 events read in total (11085ms).
[14:53:59.247] <TB2>     INFO: Expecting 655360 events.
[14:54:10.863] <TB2>     INFO: 655360 events read in total (11071ms).
[14:54:10.901] <TB2>     INFO: Expecting 655360 events.
[14:54:22.482] <TB2>     INFO: 655360 events read in total (11049ms).
[14:54:22.524] <TB2>     INFO: Expecting 655360 events.
[14:54:34.175] <TB2>     INFO: 655360 events read in total (11114ms).
[14:54:34.223] <TB2>     INFO: Expecting 655360 events.
[14:54:45.854] <TB2>     INFO: 655360 events read in total (11100ms).
[14:54:45.903] <TB2>     INFO: Expecting 655360 events.
[14:54:57.552] <TB2>     INFO: 655360 events read in total (11118ms).
[14:54:57.605] <TB2>     INFO: Expecting 655360 events.
[14:55:09.231] <TB2>     INFO: 655360 events read in total (11099ms).
[14:55:09.289] <TB2>     INFO: Expecting 655360 events.
[14:55:20.941] <TB2>     INFO: 655360 events read in total (11126ms).
[14:55:21.008] <TB2>     INFO: Expecting 655360 events.
[14:55:32.662] <TB2>     INFO: 655360 events read in total (11128ms).
[14:55:32.728] <TB2>     INFO: Expecting 655360 events.
[14:55:44.442] <TB2>     INFO: 655360 events read in total (11188ms).
[14:55:44.513] <TB2>     INFO: Expecting 655360 events.
[14:55:56.158] <TB2>     INFO: 655360 events read in total (11119ms).
[14:55:56.250] <TB2>     INFO: Test took 187117ms.
[14:55:56.351] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:56.656] <TB2>     INFO: Expecting 655360 events.
[14:56:08.385] <TB2>     INFO: 655360 events read in total (11014ms).
[14:56:08.396] <TB2>     INFO: Expecting 655360 events.
[14:56:20.013] <TB2>     INFO: 655360 events read in total (11051ms).
[14:56:20.029] <TB2>     INFO: Expecting 655360 events.
[14:56:31.684] <TB2>     INFO: 655360 events read in total (11096ms).
[14:56:31.705] <TB2>     INFO: Expecting 655360 events.
[14:56:43.329] <TB2>     INFO: 655360 events read in total (11066ms).
[14:56:43.357] <TB2>     INFO: Expecting 655360 events.
[14:56:54.000] <TB2>     INFO: 655360 events read in total (11098ms).
[14:56:55.033] <TB2>     INFO: Expecting 655360 events.
[14:57:06.625] <TB2>     INFO: 655360 events read in total (11049ms).
[14:57:06.657] <TB2>     INFO: Expecting 655360 events.
[14:57:18.235] <TB2>     INFO: 655360 events read in total (11031ms).
[14:57:18.271] <TB2>     INFO: Expecting 655360 events.
[14:57:29.873] <TB2>     INFO: 655360 events read in total (11056ms).
[14:57:29.918] <TB2>     INFO: Expecting 655360 events.
[14:57:41.573] <TB2>     INFO: 655360 events read in total (11123ms).
[14:57:41.617] <TB2>     INFO: Expecting 655360 events.
[14:57:53.251] <TB2>     INFO: 655360 events read in total (11107ms).
[14:57:53.300] <TB2>     INFO: Expecting 655360 events.
[14:58:04.936] <TB2>     INFO: 655360 events read in total (11105ms).
[14:58:04.989] <TB2>     INFO: Expecting 655360 events.
[14:58:16.625] <TB2>     INFO: 655360 events read in total (11109ms).
[14:58:16.686] <TB2>     INFO: Expecting 655360 events.
[14:58:28.401] <TB2>     INFO: 655360 events read in total (11188ms).
[14:58:28.469] <TB2>     INFO: Expecting 655360 events.
[14:58:40.172] <TB2>     INFO: 655360 events read in total (11176ms).
[14:58:40.239] <TB2>     INFO: Expecting 655360 events.
[14:58:51.956] <TB2>     INFO: 655360 events read in total (11191ms).
[14:58:52.027] <TB2>     INFO: Expecting 655360 events.
[14:59:03.728] <TB2>     INFO: 655360 events read in total (11174ms).
[14:59:03.841] <TB2>     INFO: Test took 187490ms.
[14:59:04.018] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:04.018] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:59:04.018] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:04.019] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:59:04.019] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:04.019] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:59:04.019] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:04.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:59:04.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:04.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:59:04.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:04.021] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:59:04.021] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:04.021] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:59:04.021] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:04.021] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:59:04.021] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:04.022] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:59:04.022] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:04.022] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:59:04.022] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:04.023] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:59:04.023] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:04.023] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:59:04.023] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:04.024] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:59:04.024] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:04.024] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:59:04.024] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:04.024] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:59:04.024] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:04.025] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:59:04.025] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:04.032] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:04.039] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:59:04.047] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:59:04.054] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:59:04.061] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:04.068] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:04.075] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:04.082] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:04.089] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:04.096] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:04.103] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:04.110] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:59:04.117] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:59:04.124] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:59:04.131] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:59:04.137] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:59:04.144] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:04.151] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:04.158] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:04.165] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:04.172] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:04.180] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:04.186] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:04.194] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:59:04.224] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C0.dat
[14:59:04.225] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C1.dat
[14:59:04.225] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C2.dat
[14:59:04.225] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C3.dat
[14:59:04.225] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C4.dat
[14:59:04.225] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C5.dat
[14:59:04.225] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C6.dat
[14:59:04.225] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C7.dat
[14:59:04.226] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C8.dat
[14:59:04.226] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C9.dat
[14:59:04.226] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C10.dat
[14:59:04.226] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C11.dat
[14:59:04.226] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C12.dat
[14:59:04.226] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C13.dat
[14:59:04.226] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C14.dat
[14:59:04.226] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C15.dat
[14:59:04.572] <TB2>     INFO: Expecting 41600 events.
[14:59:08.398] <TB2>     INFO: 41600 events read in total (3111ms).
[14:59:08.399] <TB2>     INFO: Test took 4170ms.
[14:59:09.061] <TB2>     INFO: Expecting 41600 events.
[14:59:12.922] <TB2>     INFO: 41600 events read in total (3146ms).
[14:59:12.922] <TB2>     INFO: Test took 4212ms.
[14:59:13.574] <TB2>     INFO: Expecting 41600 events.
[14:59:17.398] <TB2>     INFO: 41600 events read in total (3109ms).
[14:59:17.399] <TB2>     INFO: Test took 4171ms.
[14:59:17.710] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:17.841] <TB2>     INFO: Expecting 2560 events.
[14:59:18.801] <TB2>     INFO: 2560 events read in total (245ms).
[14:59:18.801] <TB2>     INFO: Test took 1091ms.
[14:59:18.804] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:19.310] <TB2>     INFO: Expecting 2560 events.
[14:59:20.270] <TB2>     INFO: 2560 events read in total (245ms).
[14:59:20.270] <TB2>     INFO: Test took 1466ms.
[14:59:20.273] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:20.779] <TB2>     INFO: Expecting 2560 events.
[14:59:21.738] <TB2>     INFO: 2560 events read in total (244ms).
[14:59:21.739] <TB2>     INFO: Test took 1466ms.
[14:59:21.740] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:22.247] <TB2>     INFO: Expecting 2560 events.
[14:59:23.207] <TB2>     INFO: 2560 events read in total (245ms).
[14:59:23.207] <TB2>     INFO: Test took 1467ms.
[14:59:23.209] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:23.716] <TB2>     INFO: Expecting 2560 events.
[14:59:24.675] <TB2>     INFO: 2560 events read in total (244ms).
[14:59:24.675] <TB2>     INFO: Test took 1466ms.
[14:59:24.679] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:25.184] <TB2>     INFO: Expecting 2560 events.
[14:59:26.144] <TB2>     INFO: 2560 events read in total (245ms).
[14:59:26.144] <TB2>     INFO: Test took 1465ms.
[14:59:26.146] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:26.652] <TB2>     INFO: Expecting 2560 events.
[14:59:27.610] <TB2>     INFO: 2560 events read in total (243ms).
[14:59:27.611] <TB2>     INFO: Test took 1465ms.
[14:59:27.614] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:28.119] <TB2>     INFO: Expecting 2560 events.
[14:59:29.079] <TB2>     INFO: 2560 events read in total (245ms).
[14:59:29.079] <TB2>     INFO: Test took 1465ms.
[14:59:29.081] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:29.588] <TB2>     INFO: Expecting 2560 events.
[14:59:30.547] <TB2>     INFO: 2560 events read in total (244ms).
[14:59:30.547] <TB2>     INFO: Test took 1466ms.
[14:59:30.549] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:31.056] <TB2>     INFO: Expecting 2560 events.
[14:59:32.015] <TB2>     INFO: 2560 events read in total (244ms).
[14:59:32.016] <TB2>     INFO: Test took 1467ms.
[14:59:32.018] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:32.524] <TB2>     INFO: Expecting 2560 events.
[14:59:33.481] <TB2>     INFO: 2560 events read in total (242ms).
[14:59:33.482] <TB2>     INFO: Test took 1464ms.
[14:59:33.484] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:33.990] <TB2>     INFO: Expecting 2560 events.
[14:59:34.950] <TB2>     INFO: 2560 events read in total (245ms).
[14:59:34.951] <TB2>     INFO: Test took 1467ms.
[14:59:34.954] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:35.459] <TB2>     INFO: Expecting 2560 events.
[14:59:36.419] <TB2>     INFO: 2560 events read in total (245ms).
[14:59:36.419] <TB2>     INFO: Test took 1466ms.
[14:59:36.421] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:36.928] <TB2>     INFO: Expecting 2560 events.
[14:59:37.887] <TB2>     INFO: 2560 events read in total (246ms).
[14:59:37.888] <TB2>     INFO: Test took 1467ms.
[14:59:37.890] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:38.396] <TB2>     INFO: Expecting 2560 events.
[14:59:39.355] <TB2>     INFO: 2560 events read in total (244ms).
[14:59:39.356] <TB2>     INFO: Test took 1466ms.
[14:59:39.359] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:39.864] <TB2>     INFO: Expecting 2560 events.
[14:59:40.821] <TB2>     INFO: 2560 events read in total (242ms).
[14:59:40.821] <TB2>     INFO: Test took 1462ms.
[14:59:40.823] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:41.330] <TB2>     INFO: Expecting 2560 events.
[14:59:42.291] <TB2>     INFO: 2560 events read in total (246ms).
[14:59:42.291] <TB2>     INFO: Test took 1468ms.
[14:59:42.293] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:42.800] <TB2>     INFO: Expecting 2560 events.
[14:59:43.759] <TB2>     INFO: 2560 events read in total (244ms).
[14:59:43.759] <TB2>     INFO: Test took 1466ms.
[14:59:43.761] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:44.267] <TB2>     INFO: Expecting 2560 events.
[14:59:45.227] <TB2>     INFO: 2560 events read in total (245ms).
[14:59:45.228] <TB2>     INFO: Test took 1467ms.
[14:59:45.229] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:45.737] <TB2>     INFO: Expecting 2560 events.
[14:59:46.696] <TB2>     INFO: 2560 events read in total (244ms).
[14:59:46.697] <TB2>     INFO: Test took 1468ms.
[14:59:46.699] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:47.205] <TB2>     INFO: Expecting 2560 events.
[14:59:48.165] <TB2>     INFO: 2560 events read in total (245ms).
[14:59:48.165] <TB2>     INFO: Test took 1466ms.
[14:59:48.167] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:48.674] <TB2>     INFO: Expecting 2560 events.
[14:59:49.634] <TB2>     INFO: 2560 events read in total (245ms).
[14:59:49.634] <TB2>     INFO: Test took 1467ms.
[14:59:49.637] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:50.144] <TB2>     INFO: Expecting 2560 events.
[14:59:51.103] <TB2>     INFO: 2560 events read in total (244ms).
[14:59:51.103] <TB2>     INFO: Test took 1467ms.
[14:59:51.107] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:51.612] <TB2>     INFO: Expecting 2560 events.
[14:59:52.571] <TB2>     INFO: 2560 events read in total (244ms).
[14:59:52.571] <TB2>     INFO: Test took 1465ms.
[14:59:52.574] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:53.082] <TB2>     INFO: Expecting 2560 events.
[14:59:54.041] <TB2>     INFO: 2560 events read in total (244ms).
[14:59:54.041] <TB2>     INFO: Test took 1468ms.
[14:59:54.043] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:54.550] <TB2>     INFO: Expecting 2560 events.
[14:59:55.509] <TB2>     INFO: 2560 events read in total (244ms).
[14:59:55.510] <TB2>     INFO: Test took 1467ms.
[14:59:55.512] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:56.019] <TB2>     INFO: Expecting 2560 events.
[14:59:56.976] <TB2>     INFO: 2560 events read in total (243ms).
[14:59:56.977] <TB2>     INFO: Test took 1465ms.
[14:59:56.979] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:57.485] <TB2>     INFO: Expecting 2560 events.
[14:59:58.444] <TB2>     INFO: 2560 events read in total (244ms).
[14:59:58.444] <TB2>     INFO: Test took 1465ms.
[14:59:58.447] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:58.953] <TB2>     INFO: Expecting 2560 events.
[14:59:59.913] <TB2>     INFO: 2560 events read in total (245ms).
[14:59:59.914] <TB2>     INFO: Test took 1467ms.
[14:59:59.916] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:00.423] <TB2>     INFO: Expecting 2560 events.
[15:00:01.381] <TB2>     INFO: 2560 events read in total (243ms).
[15:00:01.381] <TB2>     INFO: Test took 1465ms.
[15:00:01.384] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:01.889] <TB2>     INFO: Expecting 2560 events.
[15:00:02.849] <TB2>     INFO: 2560 events read in total (244ms).
[15:00:02.850] <TB2>     INFO: Test took 1467ms.
[15:00:02.853] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:03.358] <TB2>     INFO: Expecting 2560 events.
[15:00:04.316] <TB2>     INFO: 2560 events read in total (243ms).
[15:00:04.317] <TB2>     INFO: Test took 1464ms.
[15:00:05.348] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[15:00:05.348] <TB2>     INFO: PH scale (per ROC):    73  74  79  79  77  65  80  85  80  73  68  76  87  70  86  76
[15:00:05.348] <TB2>     INFO: PH offset (per ROC):  192 176 177 191 174 184 172 159 191 195 190 178 167 180 174 190
[15:00:05.525] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:00:05.528] <TB2>     INFO: ######################################################################
[15:00:05.528] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:00:05.528] <TB2>     INFO: ######################################################################
[15:00:05.528] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:00:05.539] <TB2>     INFO: scanning low vcal = 10
[15:00:05.888] <TB2>     INFO: Expecting 41600 events.
[15:00:09.613] <TB2>     INFO: 41600 events read in total (3010ms).
[15:00:09.613] <TB2>     INFO: Test took 4073ms.
[15:00:09.615] <TB2>     INFO: scanning low vcal = 20
[15:00:10.121] <TB2>     INFO: Expecting 41600 events.
[15:00:13.842] <TB2>     INFO: 41600 events read in total (3006ms).
[15:00:13.842] <TB2>     INFO: Test took 4227ms.
[15:00:13.844] <TB2>     INFO: scanning low vcal = 30
[15:00:14.350] <TB2>     INFO: Expecting 41600 events.
[15:00:18.080] <TB2>     INFO: 41600 events read in total (3015ms).
[15:00:18.080] <TB2>     INFO: Test took 4236ms.
[15:00:18.082] <TB2>     INFO: scanning low vcal = 40
[15:00:18.586] <TB2>     INFO: Expecting 41600 events.
[15:00:22.831] <TB2>     INFO: 41600 events read in total (3530ms).
[15:00:22.832] <TB2>     INFO: Test took 4750ms.
[15:00:22.836] <TB2>     INFO: scanning low vcal = 50
[15:00:23.249] <TB2>     INFO: Expecting 41600 events.
[15:00:27.509] <TB2>     INFO: 41600 events read in total (3545ms).
[15:00:27.510] <TB2>     INFO: Test took 4674ms.
[15:00:27.513] <TB2>     INFO: scanning low vcal = 60
[15:00:27.933] <TB2>     INFO: Expecting 41600 events.
[15:00:32.185] <TB2>     INFO: 41600 events read in total (3537ms).
[15:00:32.185] <TB2>     INFO: Test took 4672ms.
[15:00:32.188] <TB2>     INFO: scanning low vcal = 70
[15:00:32.610] <TB2>     INFO: Expecting 41600 events.
[15:00:36.866] <TB2>     INFO: 41600 events read in total (3541ms).
[15:00:36.866] <TB2>     INFO: Test took 4678ms.
[15:00:36.869] <TB2>     INFO: scanning low vcal = 80
[15:00:37.293] <TB2>     INFO: Expecting 41600 events.
[15:00:41.550] <TB2>     INFO: 41600 events read in total (3542ms).
[15:00:41.550] <TB2>     INFO: Test took 4681ms.
[15:00:41.561] <TB2>     INFO: scanning low vcal = 90
[15:00:41.975] <TB2>     INFO: Expecting 41600 events.
[15:00:46.241] <TB2>     INFO: 41600 events read in total (3551ms).
[15:00:46.241] <TB2>     INFO: Test took 4680ms.
[15:00:46.246] <TB2>     INFO: scanning low vcal = 100
[15:00:46.664] <TB2>     INFO: Expecting 41600 events.
[15:00:51.040] <TB2>     INFO: 41600 events read in total (3661ms).
[15:00:51.041] <TB2>     INFO: Test took 4795ms.
[15:00:51.043] <TB2>     INFO: scanning low vcal = 110
[15:00:51.466] <TB2>     INFO: Expecting 41600 events.
[15:00:55.707] <TB2>     INFO: 41600 events read in total (3526ms).
[15:00:55.708] <TB2>     INFO: Test took 4665ms.
[15:00:55.711] <TB2>     INFO: scanning low vcal = 120
[15:00:56.132] <TB2>     INFO: Expecting 41600 events.
[15:01:00.377] <TB2>     INFO: 41600 events read in total (3530ms).
[15:01:00.378] <TB2>     INFO: Test took 4667ms.
[15:01:00.383] <TB2>     INFO: scanning low vcal = 130
[15:01:00.803] <TB2>     INFO: Expecting 41600 events.
[15:01:05.051] <TB2>     INFO: 41600 events read in total (3533ms).
[15:01:05.051] <TB2>     INFO: Test took 4668ms.
[15:01:05.055] <TB2>     INFO: scanning low vcal = 140
[15:01:05.473] <TB2>     INFO: Expecting 41600 events.
[15:01:09.724] <TB2>     INFO: 41600 events read in total (3536ms).
[15:01:09.724] <TB2>     INFO: Test took 4669ms.
[15:01:09.729] <TB2>     INFO: scanning low vcal = 150
[15:01:10.147] <TB2>     INFO: Expecting 41600 events.
[15:01:14.395] <TB2>     INFO: 41600 events read in total (3533ms).
[15:01:14.396] <TB2>     INFO: Test took 4667ms.
[15:01:14.399] <TB2>     INFO: scanning low vcal = 160
[15:01:14.820] <TB2>     INFO: Expecting 41600 events.
[15:01:19.075] <TB2>     INFO: 41600 events read in total (3541ms).
[15:01:19.076] <TB2>     INFO: Test took 4677ms.
[15:01:19.079] <TB2>     INFO: scanning low vcal = 170
[15:01:19.502] <TB2>     INFO: Expecting 41600 events.
[15:01:23.744] <TB2>     INFO: 41600 events read in total (3528ms).
[15:01:23.745] <TB2>     INFO: Test took 4666ms.
[15:01:23.750] <TB2>     INFO: scanning low vcal = 180
[15:01:24.172] <TB2>     INFO: Expecting 41600 events.
[15:01:28.416] <TB2>     INFO: 41600 events read in total (3529ms).
[15:01:28.416] <TB2>     INFO: Test took 4666ms.
[15:01:28.420] <TB2>     INFO: scanning low vcal = 190
[15:01:28.842] <TB2>     INFO: Expecting 41600 events.
[15:01:33.099] <TB2>     INFO: 41600 events read in total (3542ms).
[15:01:33.100] <TB2>     INFO: Test took 4680ms.
[15:01:33.104] <TB2>     INFO: scanning low vcal = 200
[15:01:33.525] <TB2>     INFO: Expecting 41600 events.
[15:01:37.769] <TB2>     INFO: 41600 events read in total (3529ms).
[15:01:37.770] <TB2>     INFO: Test took 4666ms.
[15:01:37.774] <TB2>     INFO: scanning low vcal = 210
[15:01:38.194] <TB2>     INFO: Expecting 41600 events.
[15:01:42.426] <TB2>     INFO: 41600 events read in total (3518ms).
[15:01:42.427] <TB2>     INFO: Test took 4653ms.
[15:01:42.430] <TB2>     INFO: scanning low vcal = 220
[15:01:42.855] <TB2>     INFO: Expecting 41600 events.
[15:01:47.097] <TB2>     INFO: 41600 events read in total (3526ms).
[15:01:47.098] <TB2>     INFO: Test took 4668ms.
[15:01:47.101] <TB2>     INFO: scanning low vcal = 230
[15:01:47.526] <TB2>     INFO: Expecting 41600 events.
[15:01:51.762] <TB2>     INFO: 41600 events read in total (3521ms).
[15:01:51.763] <TB2>     INFO: Test took 4662ms.
[15:01:51.766] <TB2>     INFO: scanning low vcal = 240
[15:01:52.191] <TB2>     INFO: Expecting 41600 events.
[15:01:56.431] <TB2>     INFO: 41600 events read in total (3525ms).
[15:01:56.431] <TB2>     INFO: Test took 4665ms.
[15:01:56.434] <TB2>     INFO: scanning low vcal = 250
[15:01:56.858] <TB2>     INFO: Expecting 41600 events.
[15:02:01.084] <TB2>     INFO: 41600 events read in total (3511ms).
[15:02:01.085] <TB2>     INFO: Test took 4651ms.
[15:02:01.089] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:02:01.514] <TB2>     INFO: Expecting 41600 events.
[15:02:05.754] <TB2>     INFO: 41600 events read in total (3526ms).
[15:02:05.755] <TB2>     INFO: Test took 4665ms.
[15:02:05.758] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:02:06.179] <TB2>     INFO: Expecting 41600 events.
[15:02:10.435] <TB2>     INFO: 41600 events read in total (3541ms).
[15:02:10.436] <TB2>     INFO: Test took 4678ms.
[15:02:10.446] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:02:10.856] <TB2>     INFO: Expecting 41600 events.
[15:02:15.104] <TB2>     INFO: 41600 events read in total (3533ms).
[15:02:15.106] <TB2>     INFO: Test took 4659ms.
[15:02:15.110] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:02:15.524] <TB2>     INFO: Expecting 41600 events.
[15:02:19.744] <TB2>     INFO: 41600 events read in total (3504ms).
[15:02:19.745] <TB2>     INFO: Test took 4634ms.
[15:02:19.748] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:02:20.172] <TB2>     INFO: Expecting 41600 events.
[15:02:24.387] <TB2>     INFO: 41600 events read in total (3500ms).
[15:02:24.388] <TB2>     INFO: Test took 4639ms.
[15:02:24.917] <TB2>     INFO: PixTestGainPedestal::measure() done 
[15:02:24.921] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:02:24.921] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:02:24.922] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:02:24.922] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:02:24.922] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:02:24.922] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:02:24.923] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:02:24.923] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:02:24.923] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:02:24.923] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:02:24.923] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:02:24.924] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:02:24.924] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:02:24.924] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:02:24.924] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:02:24.924] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:03:02.627] <TB2>     INFO: PixTestGainPedestal::fit() done
[15:03:02.627] <TB2>     INFO: non-linearity mean:  0.953 0.960 0.956 0.958 0.963 0.952 0.946 0.960 0.964 0.948 0.959 0.960 0.954 0.957 0.959 0.964
[15:03:02.628] <TB2>     INFO: non-linearity RMS:   0.005 0.004 0.005 0.006 0.005 0.007 0.006 0.007 0.004 0.006 0.006 0.006 0.006 0.006 0.005 0.006
[15:03:02.628] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:03:02.651] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:03:02.674] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:03:02.696] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:03:02.718] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:03:02.740] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:03:02.762] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:03:02.784] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:03:02.806] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:03:02.828] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:03:02.850] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:03:02.872] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:03:02.895] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:03:02.917] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:03:02.939] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:03:02.961] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-35_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:03:02.983] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[15:03:02.983] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:03:02.990] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:03:02.990] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:03:02.997] <TB2>     INFO: ######################################################################
[15:03:02.997] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:03:02.997] <TB2>     INFO: ######################################################################
[15:03:03.009] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:03:03.020] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:03:03.020] <TB2>     INFO:     run 1 of 1
[15:03:03.021] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:03:03.371] <TB2>     INFO: Expecting 3120000 events.
[15:03:53.442] <TB2>     INFO: 1285170 events read in total (49356ms).
[15:04:41.724] <TB2>     INFO: 2565640 events read in total (97639ms).
[15:05:03.010] <TB2>     INFO: 3120000 events read in total (118925ms).
[15:05:03.058] <TB2>     INFO: Test took 120038ms.
[15:05:03.140] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:05:03.270] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:05:04.764] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:05:06.262] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:05:07.675] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:05:09.182] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:05:10.633] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:05:12.053] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:05:13.499] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:05:14.975] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:05:16.447] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:05:17.807] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:05:19.163] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:05:20.555] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:05:21.935] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:05:23.413] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:05:24.867] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:05:26.289] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 409919488
[15:05:26.318] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:05:26.318] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.5233, RMS = 1.66964
[15:05:26.318] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:05:26.318] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:05:26.318] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.926, RMS = 1.72357
[15:05:26.318] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:05:26.320] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:05:26.320] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.6868, RMS = 1.87786
[15:05:26.320] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[15:05:26.320] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:05:26.320] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.4402, RMS = 2.09031
[15:05:26.320] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:05:26.321] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:05:26.321] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.9705, RMS = 2.10192
[15:05:26.321] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:05:26.321] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:05:26.321] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.1576, RMS = 3.42074
[15:05:26.321] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:05:26.322] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:05:26.322] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.2088, RMS = 2.01062
[15:05:26.322] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:05:26.322] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:05:26.322] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.4062, RMS = 1.90369
[15:05:26.322] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:05:26.323] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:05:26.323] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8542, RMS = 1.06424
[15:05:26.323] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:05:26.323] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:05:26.323] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.4213, RMS = 1.14869
[15:05:26.323] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:05:26.325] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:05:26.325] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.5218, RMS = 1.29315
[15:05:26.325] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:05:26.325] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:05:26.325] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.6309, RMS = 1.26354
[15:05:26.325] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:05:26.326] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:05:26.326] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0937, RMS = 1.21758
[15:05:26.326] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:05:26.326] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:05:26.326] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.0669, RMS = 1.27669
[15:05:26.326] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:05:26.327] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:05:26.327] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.9292, RMS = 1.11523
[15:05:26.327] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:05:26.327] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:05:26.327] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.2493, RMS = 1.20493
[15:05:26.327] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:05:26.328] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:05:26.328] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.272, RMS = 1.51037
[15:05:26.328] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:05:26.328] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:05:26.328] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.7682, RMS = 1.43718
[15:05:26.328] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:05:26.329] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:05:26.329] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.7258, RMS = 1.26441
[15:05:26.329] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:05:26.329] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:05:26.329] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.6235, RMS = 1.43552
[15:05:26.329] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:05:26.330] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:05:26.330] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.4552, RMS = 1.67765
[15:05:26.330] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:05:26.330] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:05:26.330] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.9848, RMS = 2.10642
[15:05:26.330] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:05:26.331] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:05:26.331] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9137, RMS = 1.39633
[15:05:26.332] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:05:26.332] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:05:26.332] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.5871, RMS = 1.47125
[15:05:26.332] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:05:26.333] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:05:26.333] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.913, RMS = 1.45234
[15:05:26.333] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:05:26.333] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:05:26.333] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.5693, RMS = 1.50438
[15:05:26.333] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:05:26.334] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:05:26.334] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.5198, RMS = 1.58596
[15:05:26.334] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[15:05:26.334] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:05:26.334] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 91.0047, RMS = 1.66739
[15:05:26.334] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[15:05:26.335] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:05:26.335] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.6554, RMS = 1.22079
[15:05:26.335] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:05:26.335] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:05:26.335] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5015, RMS = 1.20405
[15:05:26.335] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:05:26.336] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:05:26.336] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3929, RMS = 0.966932
[15:05:26.336] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:05:26.336] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:05:26.336] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.685, RMS = 1.20535
[15:05:26.336] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:05:26.339] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 143 seconds
[15:05:26.339] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
[15:05:26.339] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:05:26.437] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:05:26.438] <TB2>     INFO: enter test to run
[15:05:26.438] <TB2>     INFO:   test:  no parameter change
[15:05:26.438] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 393.9mA
[15:05:26.439] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 471.1mA
[15:05:26.439] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.8 C
[15:05:26.439] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:05:26.927] <TB2>    QUIET: Connection to board 141 closed.
[15:05:26.928] <TB2>     INFO: pXar: this is the end, my friend
[15:05:26.928] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
