head	1.6;
access;
symbols
	binutils-2_24-branch:1.6.0.2
	binutils-2_24-branchpoint:1.6
	binutils-2_21_1:1.5
	binutils-2_23_2:1.5
	binutils-2_23_1:1.5
	binutils-2_23:1.5
	binutils-2_23-branch:1.5.0.8
	binutils-2_23-branchpoint:1.5
	binutils-2_22_branch:1.5.0.6
	binutils-2_22:1.5
	binutils-2_22-branch:1.5.0.4
	binutils-2_22-branchpoint:1.5
	binutils-2_21:1.5
	binutils-2_21-branch:1.5.0.2
	binutils-2_21-branchpoint:1.5
	binutils-2_20_1:1.4
	binutils-2_20:1.4
	binutils-arc-20081103-branch:1.3.0.10
	binutils-arc-20081103-branchpoint:1.3
	binutils-2_20-branch:1.4.0.2
	binutils-2_20-branchpoint:1.4
	dje-cgen-play1-branch:1.3.0.8
	dje-cgen-play1-branchpoint:1.3
	arc-20081103-branch:1.3.0.6
	arc-20081103-branchpoint:1.3
	binutils-2_19_1:1.3
	binutils-2_19:1.3
	binutils-2_19-branch:1.3.0.4
	binutils-2_19-branchpoint:1.3
	binutils-2_18:1.3
	binutils-2_18-branch:1.3.0.2
	binutils-2_18-branchpoint:1.3
	binutils-csl-coldfire-4_1-32:1.1.4.1
	binutils-csl-sourcerygxx-4_1-32:1.1.4.1
	binutils-csl-innovasic-fido-3_4_4-33:1.1.4.1
	binutils-csl-coldfire-4_1-30:1.1.4.1
	binutils-csl-sourcerygxx-4_1-30:1.1.4.1
	binutils-csl-coldfire-4_1-28:1.1.4.1
	binutils-csl-sourcerygxx-4_1-29:1.1.4.1
	binutils-csl-sourcerygxx-4_1-28:1.1.4.1
	binutils-csl-arm-2006q3-27:1.1.4.1
	binutils-csl-sourcerygxx-4_1-27:1.1.4.1
	binutils-csl-arm-2006q3-26:1.1.4.1
	binutils-csl-sourcerygxx-4_1-26:1.1.4.1
	binutils-csl-sourcerygxx-4_1-25:1.1.4.1
	binutils-csl-sourcerygxx-4_1-24:1.1.4.1
	binutils-csl-sourcerygxx-4_1-23:1.1.4.1
	binutils-csl-sourcerygxx-4_1-21:1.1.4.1
	binutils-csl-arm-2006q3-21:1.1.4.1
	binutils-csl-sourcerygxx-4_1-22:1.1.4.1
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.1.4.1
	binutils-csl-sourcerygxx-4_1-20:1.1.4.1
	binutils-csl-arm-2006q3-19:1.1.4.1
	binutils-csl-sourcerygxx-4_1-19:1.1.4.1
	binutils-csl-sourcerygxx-4_1-18:1.1.4.1
	binutils-csl-renesas-4_1-9:1.1.4.1
	binutils-csl-renesas-4_1-8:1.1.4.1
	binutils-csl-renesas-4_1-7:1.1.4.1
	binutils-csl-renesas-4_1-6:1.1.4.1
	binutils-csl-sourcerygxx-4_1-17:1.1.4.1
	binutils-csl-sourcerygxx-4_1-14:1.1
	binutils-csl-sourcerygxx-4_1-15:1.1
	binutils-csl-sourcerygxx-4_1-13:1.1
	binutils-2_17:1.1
	binutils-csl-sourcerygxx-4_1-12:1.1
	binutils-csl-sourcerygxx-3_4_4-21:1.1
	binutils-csl-wrs-linux-3_4_4-24:1.1.2.1
	binutils-csl-wrs-linux-3_4_4-23:1.1.2.1
	binutils-csl-sourcerygxx-4_1-9:1.1
	binutils-csl-sourcerygxx-4_1-8:1.1
	binutils-csl-sourcerygxx-4_1-7:1.1
	binutils-csl-arm-2006q1-6:1.1
	binutils-csl-sourcerygxx-4_1-6:1.1
	binutils-csl-wrs-linux-3_4_4-22:1.1.2.1
	binutils-csl-coldfire-4_1-11:1.1
	binutils-csl-sourcerygxx-3_4_4-19:1.1
	binutils-csl-coldfire-4_1-10:1.1
	binutils-csl-sourcerygxx-4_1-5:1.1
	binutils-csl-sourcerygxx-4_1-4:1.1
	binutils-csl-wrs-linux-3_4_4-21:1.1.2.1
	binutils-csl-morpho-4_1-4:1.1
	binutils-csl-sourcerygxx-3_4_4-17:1.1
	binutils-csl-wrs-linux-3_4_4-20:1.1.2.1
	binutils-2_17-branch:1.1.0.6
	binutils-2_17-branchpoint:1.1
	binutils-csl-2_17-branch:1.1.0.4
	binutils-csl-2_17-branchpoint:1.1
	binutils-csl-arm-2005q1b:1.1.2.1
	binutils-csl-arm-2005q1a:1.1.2.1
	binutils-csl-arm-2005q1-branch:1.1.0.2
	binutils_latest_snapshot:1.6;
locks; strict;
comment	@# @;


1.6
date	2013.02.11.10.15.52;	author rearnsha;	state Exp;
branches;
next	1.5;

1.5
date	2009.11.17.17.20.25;	author nickc;	state Exp;
branches;
next	1.4;

1.4
date	2009.06.30.11.57.05;	author nickc;	state Exp;
branches;
next	1.3;

1.3
date	2007.04.21.19.45.05;	author rearnsha;	state Exp;
branches;
next	1.2;

1.2
date	2006.07.19.12.53.33;	author pbrook;	state Exp;
branches;
next	1.1;

1.1
date	2005.03.15.20.38.00;	author zack;	state Exp;
branches
	1.1.2.1
	1.1.4.1;
next	;

1.1.2.1
date	2005.03.28.15.30.08;	author drow;	state Exp;
branches;
next	;

1.1.4.1
date	2006.07.19.13.08.21;	author pbrook;	state Exp;
branches;
next	;


desc
@@


1.6
log
@2013-02-11  Kyrylo Tkachov  <kyrylo.tkachov@@arm.com>

	* arm-dis.c: Update strht pattern.

	* gas/arm/archv6t2.s: Add strht and ldrht tests.
	* gas/arm/archv6t2.d: Add disassembly patterns for the above.
@
text
@#name: ARM V6T2 instructions
#as: -march=armv6t2
#objdump: -dr --prefix-addresses --show-raw-insn

.*: +file format .*arm.*

Disassembly of section .text:
0+00 <[^>]+> e7c00010 	bfi	r0, r0, #0, #1
0+04 <[^>]+> 17c00010 	bfine	r0, r0, #0, #1
0+08 <[^>]+> e7c09010 	bfi	r9, r0, #0, #1
0+0c <[^>]+> e7c00019 	bfi	r0, r9, #0, #1
0+10 <[^>]+> e7d10010 	bfi	r0, r0, #0, #18
0+14 <[^>]+> e7d10890 	bfi	r0, r0, #17, #1
0+18 <[^>]+> e7c0001f 	bfc	r0, #0, #1
0+1c <[^>]+> e7c0001f 	bfc	r0, #0, #1
0+20 <[^>]+> 17c0001f 	bfcne	r0, #0, #1
0+24 <[^>]+> e7c0901f 	bfc	r9, #0, #1
0+28 <[^>]+> e7d1001f 	bfc	r0, #0, #18
0+2c <[^>]+> e7d1089f 	bfc	r0, #17, #1
0+30 <[^>]+> e7a00050 	sbfx	r0, r0, #0, #1
0+34 <[^>]+> 17a00050 	sbfxne	r0, r0, #0, #1
0+38 <[^>]+> e7e00050 	ubfx	r0, r0, #0, #1
0+3c <[^>]+> e7a09050 	sbfx	r9, r0, #0, #1
0+40 <[^>]+> e7a00059 	sbfx	r0, r9, #0, #1
0+44 <[^>]+> e7a008d0 	sbfx	r0, r0, #17, #1
0+48 <[^>]+> e7b10050 	sbfx	r0, r0, #0, #18
0+4c <[^>]+> e6ff0f30 	rbit	r0, r0
0+50 <[^>]+> 16ff0f30 	rbitne	r0, r0
0+54 <[^>]+> e6ff9f30 	rbit	r9, r0
0+58 <[^>]+> e6ff0f39 	rbit	r0, r9
0+5c <[^>]+> e0600090 	mls	r0, r0, r0, r0
0+60 <[^>]+> 10600090 	mlsne	r0, r0, r0, r0
0+64 <[^>]+> e0690090 	mls	r9, r0, r0, r0
0+68 <[^>]+> e0600099 	mls	r0, r9, r0, r0
0+6c <[^>]+> e0600990 	mls	r0, r0, r9, r0
0+70 <[^>]+> e0609090 	mls	r0, r0, r0, r9
0+74 <[^>]+> e3000000 	movw	r0, #0
0+78 <[^>]+> e3400000 	movt	r0, #0
0+7c <[^>]+> 13000000 	movwne	r0, #0
0+80 <[^>]+> e3009000 	movw	r9, #0
0+84 <[^>]+> e3000999 	movw	r0, #2457	; 0x999
0+88 <[^>]+> e3090000 	movw	r0, #36864	; 0x9000
0+8c <[^>]+> e0f900b0 	ldrht	r0, \[r9\], #0
0+90 <[^>]+> e0f900f0 	ldrsht	r0, \[r9\], #0
0+94 <[^>]+> e0f900d0 	ldrsbt	r0, \[r9\], #0
0+98 <[^>]+> e0e900b0 	strht	r0, \[r9\], #0
0+9c <[^>]+> 10f900b0 	ldrhtne	r0, \[r9\], #0
0+a0 <[^>]+> e0b090b9 	ldrht	r9, \[r0\], r9
0+a4 <[^>]+> e03090b9 	ldrht	r9, \[r0\], -r9
0+a8 <[^>]+> e0f099b9 	ldrht	r9, \[r0\], #153.*
0+ac <[^>]+> e07099b9 	ldrht	r9, \[r0\], #-153.*
0+b0 <[^>]+> 10b090b9 	ldrhtne	r9, \[r0\], r9
0+b4 <[^>]+> 103090b9 	ldrhtne	r9, \[r0\], -r9
0+b8 <[^>]+> 10f099b9 	ldrhtne	r9, \[r0\], #153	; 0x99
0+bc <[^>]+> 107099b9 	ldrhtne	r9, \[r0\], #-153	; 0xffffff67
0+c0 <[^>]+> e02100b2 	strht	r0, \[r1\], -r2
0+c4 <[^>]+> 102100b2 	strhtne	r0, \[r1\], -r2
0+c8 <[^>]+> e0a100b2 	strht	r0, \[r1\], r2
0+cc <[^>]+> 10a100b2 	strhtne	r0, \[r1\], r2
0+d0 <[^>]+> e0e100b2 	strht	r0, \[r1\], #2
0+d4 <[^>]+> e06100b2 	strht	r0, \[r1\], #-2
0+d8 <[^>]+> 10e100b2 	strhtne	r0, \[r1\], #2
0+dc <[^>]+> 106100b2 	strhtne	r0, \[r1\], #-2
@


1.5
log
@        * gas/arm/vfma1.d: Only run on ELF based targets.

        PR binutils/10924
        * gas/arm/arch4t-eabi.d: Update expected disassembly.
        * gas/arm/arch4t.d: Likewise.
        * gas/arm/archv6t2.d: Likewise.
        * gas/arm/arm7t.d: Likewise.
        * gas/arm/inst.d: Likewise.
        * gas/arm/xscale.d: Likewise.

        PR binutils/10924
        * arm-dis.c (arm_opcodes): Add patterns to match undefined LDRB
        instruction variants.  Add pattern for MRS variant that was being
        confused with CMP.
        (arm_decode_shift): Place error message in a comment.
        (print_insn_arm): Note that writing back to the PC is
        unpredictable.
        Only print 'p' variants of cmp/cmn/teq/tst instructions if
        decoding for pre-V6 architectures.
@
text
@d52 12
@


1.4
log
@        PR 10288
        * arm-dis.c (coprocessor): Print the LDC and STC versions of the
        LFM and SFM instructions as comments,.
        Improve consistency of formatting for instructions displayed as
        comments and decimal values displayed with their hexadecimal
        equivalents.
        Formatting tidy ups.

        Updated expected disassembler regexps.
@
text
@d43 5
a47 5
0+8c <[^>]+> e0f900b0 	ldrht	r0, \[r9\]
0+90 <[^>]+> e0f900f0 	ldrsht	r0, \[r9\]
0+94 <[^>]+> e0f900d0 	ldrsbt	r0, \[r9\]
0+98 <[^>]+> e0e900b0 	strht	r0, \[r9\]
0+9c <[^>]+> 10f900b0 	ldrhtne	r0, \[r9\]
@


1.3
log
@	* gas/arm/arch4t.d: Convert to unified syntax.
	* gas/arm/archv6.d: Likewise.
	* gas/arm/archv6t2.d: Likewise.
	* gas/arm/arch3.d: Likewise.
	* gas/arm/arch7dm.d: Likewise.
	* gas/arm/arch7t.d: Likewise.
	* gas/arm/archv1.d: Likewise.
	* gas/arm/copro.d: Likewise.
	* gas/arm/inst.d: Likewise.
	* gas/arm/macro1.d: Likewise.
	* gas/arm/tcompat.d: Likewise.
	* gas/arm/wince_inst.d: Likewise.
	* gas/arm/xscale.d: Likewise.

	* gas/arm/thumb.d: White space cleanup.
	* gas/arm/thumb2_relax.d: Likewise.
	* gas/arm/thumb32.d: Likewise.
@
text
@d37 4
a40 4
0+74 <[^>]+> e3000000 	movw	r0, #0	; 0x0
0+78 <[^>]+> e3400000 	movt	r0, #0	; 0x0
0+7c <[^>]+> 13000000 	movwne	r0, #0	; 0x0
0+80 <[^>]+> e3009000 	movw	r9, #0	; 0x0
d50 2
a51 2
0+a8 <[^>]+> e0f099b9 	ldrht	r9, \[r0\], #153
0+ac <[^>]+> e07099b9 	ldrht	r9, \[r0\], #-153
@


1.2
log
@2006-07-19  Paul Brook  <paul@@codesourcery.com>

	gas/
	* config/tc-arm.c (insns): Fix rbit Arm opcode.
	gas/testsuite/
	* gas/arm/archv6t2.d: Adjust expected output for rbit.
	opcodes/
	* armd-dis.c (arm_opcodes): Fix rbit opcode.
@
text
@d47 1
a47 1
0+9c <[^>]+> 10f900b0 	ldrneht	r0, \[r9\]
@


1.1
log
@	* config/tc-arm.c (do_mla): Rename to do_mlas, take second
	is_mls parameter; do not diagnose Rm==Rd when is_mls.
	(do_mla, do_mls, five_bit_unsigned_immediate, bfci_lsb_and_width)
	(do_bfc, do_bfi, do_bfx, do_rbit, do_mov16, do_ldsttv4): New functions.
	(insns): Add ARMv6T2 instructions:
	bfc bfi mls movw movt rbit sbfx ubfx ldrht ldrsht ldrsbt strht.
	(arm_archs): Add V6T2 variants.
testsuite:
	* gas/arm/archv6t2.d, gas/arm/archv6t2.s: New dump test.
	* gas/arm/archv6t2-bad.l, gas/arm/archv6t2-bad.l: New errors test.
	* gas/arm/arm.exp: Run them.
@
text
@d27 4
a30 4
0+4c <[^>]+> e3ff0f30 	rbit	r0, r0
0+50 <[^>]+> 13ff0f30 	rbitne	r0, r0
0+54 <[^>]+> e3ff9f30 	rbit	r9, r0
0+58 <[^>]+> e3ff0f39 	rbit	r0, r9
@


1.1.4.1
log
@2006-07-19  Paul Brook  <paul@@codesourcery.com>

	Backport from mainline.
	gas/
	* config/tc-arm.c (insns): Fix rbit Arm opcode.
	gas/testsuite/
	* gas/arm/archv6t2.d: Adjust expected output for rbit.
	opcodes/
	* armd-dis.c (arm_opcodes): Fix rbit opcode.
@
text
@d27 4
a30 4
0+4c <[^>]+> e6ff0f30 	rbit	r0, r0
0+50 <[^>]+> 16ff0f30 	rbitne	r0, r0
0+54 <[^>]+> e6ff9f30 	rbit	r9, r0
0+58 <[^>]+> e6ff0f39 	rbit	r0, r9
@


1.1.2.1
log
@Backport ARM patches from HEAD to binutils-csl-arm-2005q1-branch.
@
text
@@

