Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /edatools/Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 87da305ade8b42509df358ca3b0e2e27 --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_8 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_0_1 -L axi_data_fifo_v2_1_6 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_7 -L axi_protocol_converter_v2_1_7 -L axi_clock_converter_v2_1_6 -L blk_mem_gen_v8_3_1 -L axi_dwidth_converter_v2_1_7 -L unisims_ver -L unimacro_ver -L secureip --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/fifo_buffer.v" Line 2. Module fifo_buffer(stack_width=34) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/fft_wrapper.v" Line 1. Module fft_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/fifo_buffer.v" Line 2. Module fifo_buffer(stack_height=32,AF_level=30,HF_level=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 229. Module dft_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 502. Module rc79718 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 616. Module perm79716 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 982. Module nextReg(depth=31,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 982. Module nextReg(depth=32,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3,width=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 541. Module swNet79716 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1013. Module codeBlock79720 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1086. Module rc79802 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1170. Module perm79800 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=4,width=16,logDepth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=4,width=16,logDepth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=4,width=16,logDepth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=4,width=16,logDepth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1125. Module swNet79800 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1350. Module DirSum_79983 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1436. Module codeBlock79805 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1394. Module D18_79973 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1414. Module D20_79981 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1583. Module codeBlock79986 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1656. Module rc80068 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1742. Module perm80066 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=8,width=16,logDepth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=8,width=16,logDepth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3,width=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=8,width=16,logDepth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=8,width=16,logDepth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1695. Module swNet80066 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1930. Module DirSum_80257 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2020. Module codeBlock80071 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1974. Module D14_80243 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1996. Module D16_80255 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2167. Module codeBlock80260 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2240. Module rc80342 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2330. Module perm80340 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=16,width=16,logDepth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=16,width=16,logDepth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3,width=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=16,width=16,logDepth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=16,width=16,logDepth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2279. Module swNet80340 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2534. Module DirSum_80547 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2632. Module codeBlock80345 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2578. Module D10_80525 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2604. Module D12_80545 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2779. Module codeBlock80550 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2852. Module rc80632 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2950. Module perm80630 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=32,width=16,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=32,width=16,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 982. Module nextReg(depth=15,logDepth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 982. Module nextReg(depth=16,logDepth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=15) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3,width=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=32,width=16,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=32,width=16,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2891. Module swNet80630 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3186. Module DirSum_80869 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3300. Module codeBlock80635 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3230. Module D6_80831 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3264. Module D8_80867 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3447. Module codeBlock80872 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3520. Module rc80954 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3634. Module perm80952 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 982. Module nextReg(depth=31,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 982. Module nextReg(depth=32,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3,width=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3559. Module swNet80952 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3934. Module DirSum_81254 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4080. Module codeBlock80956 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3978. Module D2_81184 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4028. Module D4_81252 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4227. Module codeBlock81257 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4300. Module rc81339 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4414. Module perm81337 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 982. Module nextReg(depth=31,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 982. Module nextReg(depth=32,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3,width=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4339. Module swNet81337 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/fifo_buffer.v" Line 2. Module fifo_buffer(stack_height=32,AE_level=1,AF_level=30,HF_level=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/fifo_buffer.v" Line 2. Module fifo_buffer(stack_width=34) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/fft_wrapper.v" Line 1. Module fft_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/fifo_buffer.v" Line 2. Module fifo_buffer(stack_height=32,AF_level=30,HF_level=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 229. Module dft_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 502. Module rc79718 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 616. Module perm79716 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 982. Module nextReg(depth=31,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 982. Module nextReg(depth=32,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3,width=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 541. Module swNet79716 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1013. Module codeBlock79720 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1086. Module rc79802 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1170. Module perm79800 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=4,width=16,logDepth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=4,width=16,logDepth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=4,width=16,logDepth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=4,width=16,logDepth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1125. Module swNet79800 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1350. Module DirSum_79983 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1436. Module codeBlock79805 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1394. Module D18_79973 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1414. Module D20_79981 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1583. Module codeBlock79986 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1656. Module rc80068 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1742. Module perm80066 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=8,width=16,logDepth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=8,width=16,logDepth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3,width=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=8,width=16,logDepth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=8,width=16,logDepth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1695. Module swNet80066 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1930. Module DirSum_80257 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2020. Module codeBlock80071 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1974. Module D14_80243 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1996. Module D16_80255 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2167. Module codeBlock80260 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2240. Module rc80342 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2330. Module perm80340 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=16,width=16,logDepth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=16,width=16,logDepth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3,width=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=16,width=16,logDepth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=16,width=16,logDepth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2279. Module swNet80340 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2534. Module DirSum_80547 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2632. Module codeBlock80345 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2578. Module D10_80525 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2604. Module D12_80545 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2779. Module codeBlock80550 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2852. Module rc80632 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2950. Module perm80630 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=32,width=16,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=32,width=16,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 982. Module nextReg(depth=15,logDepth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 982. Module nextReg(depth=16,logDepth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=15) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3,width=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=32,width=16,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=32,width=16,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2891. Module swNet80630 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3186. Module DirSum_80869 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3300. Module codeBlock80635 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3230. Module D6_80831 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3264. Module D8_80867 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3447. Module codeBlock80872 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3520. Module rc80954 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3634. Module perm80952 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 982. Module nextReg(depth=31,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 982. Module nextReg(depth=32,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3,width=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3559. Module swNet80952 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3934. Module DirSum_81254 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4080. Module codeBlock80956 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3978. Module D2_81184 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4028. Module D4_81252 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4227. Module codeBlock81257 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4300. Module rc81339 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4414. Module perm81337 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 982. Module nextReg(depth=31,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 982. Module nextReg(depth=32,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3,width=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4339. Module swNet81337 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/fifo_buffer.v" Line 2. Module fifo_buffer(stack_height=32,AE_level=1,AF_level=30,HF_level=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package std.textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1_bhv_ss [\fifo_generator_v13_0_1_bhv_ss("...]
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1_bhv_preload0 [\fifo_generator_v13_0_1_bhv_prel...]
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1_conv [\fifo_generator_v13_0_1_conv(1,0...]
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(1,0,6,"...]
Compiling architecture xilinx of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1 [\fifo_generator_v13_0_1(1,0,6,"B...]
Compiling module axi_data_fifo_v2_1_6.axi_data_fifo_v2_1_6_fifo_gen(C_...
Compiling module axi_data_fifo_v2_1_6.axi_data_fifo_v2_1_6_axic_fifo(C...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_a_...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_w_...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_b_...
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1_bhv_ss [\fifo_generator_v13_0_1_bhv_ss("...]
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1_bhv_preload0 [\fifo_generator_v13_0_1_bhv_prel...]
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1_conv [\fifo_generator_v13_0_1_conv(1,0...]
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(1,0,6,"...]
Compiling architecture xilinx of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1 [\fifo_generator_v13_0_1(1,0,6,"B...]
Compiling module axi_data_fifo_v2_1_6.axi_data_fifo_v2_1_6_fifo_gen(C_...
Compiling module axi_data_fifo_v2_1_6.axi_data_fifo_v2_1_6_axic_fifo(C...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_a_...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_r_...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_ax...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_ax...
Compiling module xil_defaultlib.design_1_auto_pc_1
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axic_r...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axic_r...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axic_r...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axic_r...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axi_re...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comman...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comman...
Compiling module axi_dwidth_converter_v2_1_7.axi_dwidth_converter_v2_1_7_a_up...
Compiling module axi_dwidth_converter_v2_1_7.axi_dwidth_converter_v2_1_7_w_up...
Compiling module axi_dwidth_converter_v2_1_7.axi_dwidth_converter_v2_1_7_a_up...
Compiling module axi_dwidth_converter_v2_1_7.axi_dwidth_converter_v2_1_7_r_up...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axic_r...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axic_r...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axic_r...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axi_re...
Compiling module axi_dwidth_converter_v2_1_7.axi_dwidth_converter_v2_1_7_axi_...
Compiling module axi_dwidth_converter_v2_1_7.axi_dwidth_converter_v2_1_7_top(...
Compiling module xil_defaultlib.design_1_auto_us_0
Compiling module xil_defaultlib.s00_couplers_imp_7HNO1D
Compiling module xil_defaultlib.design_1_axi_mem_intercon_0
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_ax...
Compiling module xil_defaultlib.design_1_auto_pc_2
Compiling module xil_defaultlib.s00_couplers_imp_1FI55ZU
Compiling module xil_defaultlib.design_1_axi_mem_intercon_1_0
Compiling module xil_defaultlib.myip_v1_0_S00_AXI_LITE(C_S_AXI_D...
Compiling module xil_defaultlib.myip_v1_0_M00_AXI_LITE(C_M_START...
Compiling module xil_defaultlib.fifo_buffer(stack_width=34)
Compiling module xil_defaultlib.myip_v1_0_M01_AXI(C_M_TARGET_SLA...
Compiling module xil_defaultlib.fifo_buffer(stack_height=32,AF_l...
Compiling module xil_defaultlib.shiftRegFIFO(depth=3)
Compiling module xil_defaultlib.shiftRegFIFO
Compiling module xil_defaultlib.memMod_dist(depth=64,width=16,lo...
Compiling module xil_defaultlib.nextReg(depth=31,logDepth=5)
Compiling module xil_defaultlib.shiftRegFIFO(depth=4)
Compiling module xil_defaultlib.nextReg(depth=32,logDepth=5)
Compiling module xil_defaultlib.shiftRegFIFO(depth=31)
Compiling module xil_defaultlib.shiftRegFIFO(depth=3,width=5)
Compiling module xil_defaultlib.swNet79716
Compiling module xil_defaultlib.perm79716
Compiling module xil_defaultlib.rc79718
Compiling module xil_defaultlib.addfxp(width=8)
Compiling module xil_defaultlib.subfxp(width=8)
Compiling module xil_defaultlib.codeBlock79720
Compiling module xil_defaultlib.memMod_dist(depth=4,width=16,log...
Compiling module xil_defaultlib.shiftRegFIFO(depth=2)
Compiling module xil_defaultlib.swNet79800
Compiling module xil_defaultlib.perm79800
Compiling module xil_defaultlib.rc79802
Compiling module xil_defaultlib.shiftRegFIFO(depth=7)
Compiling module xil_defaultlib.D18_79973
Compiling module xil_defaultlib.D20_79981
Compiling module xil_defaultlib.multfix(WIDTH=8,CYCLES=2)
Compiling module xil_defaultlib.codeBlock79805
Compiling module xil_defaultlib.DirSum_79983
Compiling module xil_defaultlib.codeBlock79986
Compiling module xil_defaultlib.memMod_dist(depth=8,width=16,log...
Compiling module xil_defaultlib.shiftRegFIFO(depth=3,width=2)
Compiling module xil_defaultlib.swNet80066
Compiling module xil_defaultlib.perm80066
Compiling module xil_defaultlib.rc80068
Compiling module xil_defaultlib.D14_80243
Compiling module xil_defaultlib.D16_80255
Compiling module xil_defaultlib.codeBlock80071
Compiling module xil_defaultlib.DirSum_80257
Compiling module xil_defaultlib.codeBlock80260
Compiling module xil_defaultlib.memMod_dist(depth=16,width=16,lo...
Compiling module xil_defaultlib.shiftRegFIFO(depth=8)
Compiling module xil_defaultlib.shiftRegFIFO(depth=3,width=3)
Compiling module xil_defaultlib.swNet80340
Compiling module xil_defaultlib.perm80340
Compiling module xil_defaultlib.rc80342
Compiling module xil_defaultlib.D10_80525
Compiling module xil_defaultlib.D12_80545
Compiling module xil_defaultlib.codeBlock80345
Compiling module xil_defaultlib.DirSum_80547
Compiling module xil_defaultlib.codeBlock80550
Compiling module xil_defaultlib.memMod_dist(depth=32,width=16,lo...
Compiling module xil_defaultlib.nextReg(depth=15,logDepth=4)
Compiling module xil_defaultlib.nextReg(depth=16,logDepth=4)
Compiling module xil_defaultlib.shiftRegFIFO(depth=15)
Compiling module xil_defaultlib.shiftRegFIFO(depth=3,width=4)
Compiling module xil_defaultlib.swNet80630
Compiling module xil_defaultlib.perm80630
Compiling module xil_defaultlib.rc80632
Compiling module xil_defaultlib.D6_80831
Compiling module xil_defaultlib.D8_80867
Compiling module xil_defaultlib.codeBlock80635
Compiling module xil_defaultlib.DirSum_80869
Compiling module xil_defaultlib.codeBlock80872
Compiling module xil_defaultlib.swNet80952
Compiling module xil_defaultlib.perm80952
Compiling module xil_defaultlib.rc80954
Compiling module xil_defaultlib.D2_81184
Compiling module xil_defaultlib.D4_81252
Compiling module xil_defaultlib.codeBlock80956
Compiling module xil_defaultlib.DirSum_81254
Compiling module xil_defaultlib.codeBlock81257
Compiling module xil_defaultlib.swNet81337
Compiling module xil_defaultlib.perm81337
Compiling module xil_defaultlib.rc81339
Compiling module xil_defaultlib.dft_top
Compiling module xil_defaultlib.fifo_buffer(stack_height=32,AE_l...
Compiling module xil_defaultlib.fft_wrapper
Compiling module xil_defaultlib.myip_v1_0(C_M01_AXI_AWUSER_WIDTH...
Compiling module xil_defaultlib.design_1_myip_0_0
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ge...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ge...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ar...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ar...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_fm...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ar...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ar...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ar...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ar...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ss...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_in...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_sp...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_dd...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_oc...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_oc...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_re...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_re...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ax...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ax...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ax...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ax...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_in...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_in...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_af...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_af...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_af...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_af...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ax...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_pr...
Compiling module xil_defaultlib.design_1_processing_system7_0_0
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axic_r...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axic_r...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axic_r...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axic_r...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axi_re...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_b2...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_b2...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_b2...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_b2...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_b2...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_b2...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_b2...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_b2...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_b2...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_b2...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_b2...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_b2...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_b2...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axic_r...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axic_r...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axic_r...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axic_r...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axi_re...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_b2...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_ax...
Compiling module xil_defaultlib.design_1_auto_pc_0
Compiling module xil_defaultlib.s00_couplers_imp_1CFO1MB
Compiling module xil_defaultlib.design_1_processing_system7_0_ax...
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE('0','0','0','0')\]
Compiling architecture fdr_v of entity unisim.FDR [\FDR('0')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(1,0,1,0,2,4)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E("1111111111111111",'0')(...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16("1111111111111111")(0,15)...]
Compiling architecture imp of entity proc_sys_reset_v5_0_8.lpf [\lpf(4,4,'0','0')\]
Compiling architecture imp of entity proc_sys_reset_v5_0_8.upcnt_n [\upcnt_n(6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_8.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_8.proc_sys_reset [\proc_sys_reset("zynq",4,4,'0','...]
Compiling architecture design_1_rst_processing_system7_0_50m_0_arch of entity xil_defaultlib.design_1_rst_processing_system7_0_50M_0 [design_1_rst_processing_system7_...]
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b1)
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xil_defaultlib.design_1_xlconstant_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav
