git clone --depth 1 --no-tags https://github.com/Shazarulislam/100-days-of-coding.git f:/verilog_sva_gh_scraper/data/full_repos/643908871
git clone --depth 1 --no-tags https://github.com/Mariam-Taher409/Greatest-Common-Divisor-GCD-.git f:/verilog_sva_gh_scraper/data/full_repos/644064548
git clone --depth 1 --no-tags https://github.com/Akarsh-Gupta/IRIS_Labs.git f:/verilog_sva_gh_scraper/data/full_repos/645520601
git clone --depth 1 --no-tags https://github.com/MohammadJavadN/Council.git f:/verilog_sva_gh_scraper/data/full_repos/643230821
git clone --depth 1 --no-tags https://github.com/PiyumaliSandunika/Memory-Heirarchy.git f:/verilog_sva_gh_scraper/data/full_repos/646208539
git clone --depth 1 --no-tags https://github.com/rawanalaa/Pipelined-CPU-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/646763369
git clone --depth 1 --no-tags https://github.com/TheYash27/vending_machine.git f:/verilog_sva_gh_scraper/data/full_repos/647120536
git clone --depth 1 --no-tags https://github.com/sayoojkj/Automatic-washing-machine-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/647147294
git clone --depth 1 --no-tags https://github.com/TheYash27/automatic_washing_machine.git f:/verilog_sva_gh_scraper/data/full_repos/646069601
git clone --depth 1 --no-tags https://github.com/amanluth03/test.git f:/verilog_sva_gh_scraper/data/full_repos/647237940
git clone --depth 1 --no-tags https://github.com/Nullbeer/axi_stream_insert_header.git f:/verilog_sva_gh_scraper/data/full_repos/647255571
git clone --depth 1 --no-tags https://github.com/liu-bruce/CPE-4020.git f:/verilog_sva_gh_scraper/data/full_repos/645130043
git clone --depth 1 --no-tags https://github.com/NouranAbdelaziz/user_proj_mul32.git f:/verilog_sva_gh_scraper/data/full_repos/644785430
git clone --depth 1 --no-tags https://github.com/poseidon078/CS220.git f:/verilog_sva_gh_scraper/data/full_repos/648511648
git clone --depth 1 --no-tags https://github.com/mariamaliezzat/vlsi_project.git f:/verilog_sva_gh_scraper/data/full_repos/646520102
git clone --depth 1 --no-tags https://github.com/jalakjk13/IRIS_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/646534793
git clone --depth 1 --no-tags https://github.com/dwisehart/tt03p5-greycode.git f:/verilog_sva_gh_scraper/data/full_repos/648457281
git clone --depth 1 --no-tags https://github.com/TaniaRahmanKhan99/VLSI-Design.git f:/verilog_sva_gh_scraper/data/full_repos/648270921
git clone --depth 1 --no-tags https://github.com/AhmedHany1212/FFT-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/642707019
git clone --depth 1 --no-tags https://github.com/AhmedHany1212/Stop-watch-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/642702850
git clone --depth 1 --no-tags https://github.com/shivamkundan/MIPS-on-Artix-7-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/642681250
git clone --depth 1 --no-tags https://github.com/MoAminPourzare/Digital-Logic-Design-Course.git f:/verilog_sva_gh_scraper/data/full_repos/643665467
git clone --depth 1 --no-tags https://github.com/jchin2/OpenLane_designs.git f:/verilog_sva_gh_scraper/data/full_repos/642911215
git clone --depth 1 --no-tags https://github.com/pramathk2002/adld.git f:/verilog_sva_gh_scraper/data/full_repos/643787025
git clone --depth 1 --no-tags https://github.com/vishnu-05-03/IRIS-LABs-Rec-Task.git f:/verilog_sva_gh_scraper/data/full_repos/644314143
git clone --depth 1 --no-tags https://github.com/Beautlin29/fault_tolerant_satellite_fsm.git f:/verilog_sva_gh_scraper/data/full_repos/642420496
git clone --depth 1 --no-tags https://github.com/kevinchou0518/2022-FALL-NYCU-DLAB.git f:/verilog_sva_gh_scraper/data/full_repos/642399260
git clone --depth 1 --no-tags https://github.com/vedika-saravanan/Power-and-Speed-Efficiency-of-Multipliers.git f:/verilog_sva_gh_scraper/data/full_repos/644202887
git clone --depth 1 --no-tags https://github.com/DanutAldea/SOC-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/646813930
git clone --depth 1 --no-tags https://github.com/YBatuhan07/ParkSistemi.git f:/verilog_sva_gh_scraper/data/full_repos/646729031
git clone --depth 1 --no-tags https://github.com/Ylidox/proc.git f:/verilog_sva_gh_scraper/data/full_repos/646958400
git clone --depth 1 --no-tags https://github.com/imchetan9/Verilog-codes.git f:/verilog_sva_gh_scraper/data/full_repos/644994623
git clone --depth 1 --no-tags https://github.com/Kieran-Du/Open_MIPS_simple.git f:/verilog_sva_gh_scraper/data/full_repos/644981690
git clone --depth 1 --no-tags https://github.com/Dedorou/core_RISC_V.git f:/verilog_sva_gh_scraper/data/full_repos/647481797
git clone --depth 1 --no-tags https://github.com/aferolkay/pipelineProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/649090331
git clone --depth 1 --no-tags https://github.com/riccardofusari/leakpowerminimization_pt.git f:/verilog_sva_gh_scraper/data/full_repos/649072795
git clone --depth 1 --no-tags https://github.com/LyraN66/HDL---VHDL.git f:/verilog_sva_gh_scraper/data/full_repos/646968042
git clone --depth 1 --no-tags https://github.com/ayush-62/MTP.git f:/verilog_sva_gh_scraper/data/full_repos/646819933
git clone --depth 1 --no-tags https://github.com/garimaa-goyal/Pipelined-Design-of-32-bit-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/647177369
git clone --depth 1 --no-tags https://github.com/Pal-A-Patel/CME-433.git f:/verilog_sva_gh_scraper/data/full_repos/644050918
git clone --depth 1 --no-tags https://github.com/Crina20/pipoBuggy.git f:/verilog_sva_gh_scraper/data/full_repos/646493031
git clone --depth 1 --no-tags https://github.com/Di-viner/RISCV-Pipeline-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/643397567
git clone --depth 1 --no-tags https://github.com/Nausheen200/ADLD.git f:/verilog_sva_gh_scraper/data/full_repos/642466717
git clone --depth 1 --no-tags https://github.com/Harsha-Jangamani/ADLD_CODES.git f:/verilog_sva_gh_scraper/data/full_repos/642345178
git clone --depth 1 --no-tags https://github.com/khofesh/fpga-go-board.git f:/verilog_sva_gh_scraper/data/full_repos/642413132
git clone --depth 1 --no-tags https://github.com/CuriousGeorgiy/mipt-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/642692171
git clone --depth 1 --no-tags https://github.com/AhmedHany1212/interface-verification-using-cocotb.git f:/verilog_sva_gh_scraper/data/full_repos/642661921
git clone --depth 1 --no-tags https://github.com/PoornimaSB/PoornimaBendigerimath.git f:/verilog_sva_gh_scraper/data/full_repos/642807818
git clone --depth 1 --no-tags https://github.com/sneha129/ADLD.git f:/verilog_sva_gh_scraper/data/full_repos/642819063
git clone --depth 1 --no-tags https://github.com/MostafaBelo/DD1_Project2.git f:/verilog_sva_gh_scraper/data/full_repos/645492150
git clone --depth 1 --no-tags https://github.com/NororonaZoro/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/645576491
git clone --depth 1 --no-tags https://github.com/hong2589/computer-organization-cache.git f:/verilog_sva_gh_scraper/data/full_repos/643253408
git clone --depth 1 --no-tags https://github.com/kunnu210697/Tic-Tac-Toe.git f:/verilog_sva_gh_scraper/data/full_repos/643356232
git clone --depth 1 --no-tags https://github.com/divc13/CSE-Bubble.git f:/verilog_sva_gh_scraper/data/full_repos/643472901
git clone --depth 1 --no-tags https://github.com/elmaxxo/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/644939105
git clone --depth 1 --no-tags https://github.com/cheshtapathak/Digital-Alarm-Clock-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/646151568
git clone --depth 1 --no-tags https://github.com/RITApragya/IRIS-Labs-Assignment.git f:/verilog_sva_gh_scraper/data/full_repos/645809677
git clone --depth 1 --no-tags https://github.com/nujaadeen/Single-Cycle-CPU-Design-with-Direct-Mapped-Cache-having-functionality.git f:/verilog_sva_gh_scraper/data/full_repos/644689885
git clone --depth 1 --no-tags https://github.com/emincilm/RV32I-5stage.git f:/verilog_sva_gh_scraper/data/full_repos/644710544
git clone --depth 1 --no-tags https://github.com/omerdurmaz2/reaction-game.git f:/verilog_sva_gh_scraper/data/full_repos/647775598
git clone --depth 1 --no-tags https://github.com/CoditaV22/UART.git f:/verilog_sva_gh_scraper/data/full_repos/647873986
git clone --depth 1 --no-tags https://github.com/uludaqilker/Park_sensor.git f:/verilog_sva_gh_scraper/data/full_repos/647724147
git clone --depth 1 --no-tags https://github.com/psychogenic/tt03p5-verilog-demo.git f:/verilog_sva_gh_scraper/data/full_repos/647720265
git clone --depth 1 --no-tags https://github.com/TheYash27/dual_port_RAM.git f:/verilog_sva_gh_scraper/data/full_repos/647715318
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-days-of-RTL-DAY-07.git f:/verilog_sva_gh_scraper/data/full_repos/649202953
git clone --depth 1 --no-tags https://github.com/Shanzaywasim/Combinational-Circuit-Design.git f:/verilog_sva_gh_scraper/data/full_repos/647102138
git clone --depth 1 --no-tags https://github.com/ahmetkaankara/Embedded-systems-project-pomodoro.git f:/verilog_sva_gh_scraper/data/full_repos/647376521
git clone --depth 1 --no-tags https://github.com/bala5213/BCD-adder.git f:/verilog_sva_gh_scraper/data/full_repos/647399818
git clone --depth 1 --no-tags https://github.com/CHIDAUCF/CHIDA-RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/649111663
git clone --depth 1 --no-tags https://github.com/kadlub/qemusykt.git f:/verilog_sva_gh_scraper/data/full_repos/649147942
git clone --depth 1 --no-tags https://github.com/nittvlsi/verilog-1-12-code.git f:/verilog_sva_gh_scraper/data/full_repos/648972078
git clone --depth 1 --no-tags https://github.com/Hardwar2023/VerilogPredictor.git f:/verilog_sva_gh_scraper/data/full_repos/648056341
git clone --depth 1 --no-tags https://github.com/EmadEJ/Mohandes_Dre.git f:/verilog_sva_gh_scraper/data/full_repos/648070162
git clone --depth 1 --no-tags https://github.com/PedroRonzani18/LAOC-Processador-8-bits.git f:/verilog_sva_gh_scraper/data/full_repos/649471053
git clone --depth 1 --no-tags https://github.com/rajitha0119/100DAYS-OF-RTL-DAY-08-DECODER.git f:/verilog_sva_gh_scraper/data/full_repos/649271145
git clone --depth 1 --no-tags https://github.com/Asma-Mohsin/Model-Predictive-Controller_AI-based-chip-design.git f:/verilog_sva_gh_scraper/data/full_repos/643798189
git clone --depth 1 --no-tags https://github.com/Pacuraru-Alex-Marius/Traffic-Lights-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/645309706
git clone --depth 1 --no-tags https://github.com/france1995cx/VerilogCodeGenerator.git f:/verilog_sva_gh_scraper/data/full_repos/646079933
git clone --depth 1 --no-tags https://github.com/sasi-kiran123/dadda_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/645881008
git clone --depth 1 --no-tags https://github.com/ozlemyalciner/7segmentdisplay-ROMmemory.git f:/verilog_sva_gh_scraper/data/full_repos/648415530
git clone --depth 1 --no-tags https://github.com/Sushma-Soni/mux.git f:/verilog_sva_gh_scraper/data/full_repos/646054378
git clone --depth 1 --no-tags https://github.com/NouranAbdelaziz/Design_integration_into_Caravel_tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/644349451
git clone --depth 1 --no-tags https://github.com/TheYash27/traffic_light_controller.git f:/verilog_sva_gh_scraper/data/full_repos/644530523
git clone --depth 1 --no-tags https://github.com/malikshanaah1999/my_test.git f:/verilog_sva_gh_scraper/data/full_repos/646558389
git clone --depth 1 --no-tags https://github.com/Crina20/ALU_Reg.git f:/verilog_sva_gh_scraper/data/full_repos/646493935
git clone --depth 1 --no-tags https://github.com/orhunaka/VerySimpleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/646803736
git clone --depth 1 --no-tags https://github.com/lihm21/com.git f:/verilog_sva_gh_scraper/data/full_repos/646386464
git clone --depth 1 --no-tags https://github.com/LeeChunHei/ov_ftdi-de0-nano-port.git f:/verilog_sva_gh_scraper/data/full_repos/647805243
git clone --depth 1 --no-tags https://github.com/Navya20011982/100-days-of-rtl.git f:/verilog_sva_gh_scraper/data/full_repos/645650146
git clone --depth 1 --no-tags https://github.com/alishahali1382/hardwar2023.git f:/verilog_sva_gh_scraper/data/full_repos/648071030
git clone --depth 1 --no-tags https://github.com/NikiSP/verilog_hardwar.git f:/verilog_sva_gh_scraper/data/full_repos/648071137
git clone --depth 1 --no-tags https://github.com/farbodhma/roztwoo.git f:/verilog_sva_gh_scraper/data/full_repos/648074224
git clone --depth 1 --no-tags https://github.com/WillisHuang/prj_verilogboy.git f:/verilog_sva_gh_scraper/data/full_repos/648924333
git clone --depth 1 --no-tags https://github.com/HarithaGunarathna/8bit-Single-Cycle-Processor-in-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/648692156
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-06.git f:/verilog_sva_gh_scraper/data/full_repos/648732139
git clone --depth 1 --no-tags https://github.com/Sunmq1995/Underlying-data.git f:/verilog_sva_gh_scraper/data/full_repos/648633203
git clone --depth 1 --no-tags https://github.com/yogeshk0126/Count_clock-HDLbits-Solution.git f:/verilog_sva_gh_scraper/data/full_repos/648219750
git clone --depth 1 --no-tags https://github.com/GaryChen886/ICC-script.git f:/verilog_sva_gh_scraper/data/full_repos/648542986
git clone --depth 1 --no-tags https://github.com/rupak10987/Graphics-Processor-Using-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/642651094
git clone --depth 1 --no-tags https://github.com/Sarvesh1452/ADLD.git f:/verilog_sva_gh_scraper/data/full_repos/642772384
