-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Thu Jul 01 13:22:57 EDT 2021                        

Solution Settings: inPlaceNTT_DIT.v44
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt_tb.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $MGC_HOME/shared/include/ac_int.h
        $PROJECT_HOME/include/config.h
      $MGC_HOME/shared/include/ac_math.h
        $MGC_HOME/shared/include/ac_math/ac_abs.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_shift.h
            $MGC_HOME/shared/include/ac_math/ac_normalize.h
        $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
        $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_div.h
        $MGC_HOME/shared/include/ac_math/ac_hcordic.h
        $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
        $MGC_HOME/shared/include/ac_math/ac_sqrt.h
        $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
  
  Processes/Blocks in Design
    Process              Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIT/core                    2723  490200     490205            0  0        ? 
    Design Total:                           2723  490200     490205            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 12.200             20.00    0.000000 /inPlaceNTT_DIT/core     
    
  I/O Data Ranges
    Port                     Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ------------------------ ---- -------- --------- --------- ------- -------- --------
    clk                      IN   Unsigned         1                                     
    rst                      IN   Unsigned         1                                     
    vec:rsc(0)(0).qa         IN   Unsigned        64                                     
    vec:rsc(0)(1).qa         IN   Unsigned        64                                     
    vec:rsc(0)(2).qa         IN   Unsigned        64                                     
    vec:rsc(0)(3).qa         IN   Unsigned        64                                     
    vec:rsc(0)(4).qa         IN   Unsigned        64                                     
    vec:rsc(0)(5).qa         IN   Unsigned        64                                     
    vec:rsc(0)(6).qa         IN   Unsigned        64                                     
    vec:rsc(0)(7).qa         IN   Unsigned        64                                     
    vec:rsc(0)(8).qa         IN   Unsigned        64                                     
    vec:rsc(0)(9).qa         IN   Unsigned        64                                     
    vec:rsc(0)(10).qa        IN   Unsigned        64                                     
    vec:rsc(0)(11).qa        IN   Unsigned        64                                     
    vec:rsc(0)(12).qa        IN   Unsigned        64                                     
    vec:rsc(0)(13).qa        IN   Unsigned        64                                     
    vec:rsc(0)(14).qa        IN   Unsigned        64                                     
    vec:rsc(0)(15).qa        IN   Unsigned        64                                     
    p:rsc.dat                IN   Unsigned        64                                     
    r:rsc.dat                IN   Unsigned        64                                     
    vec:rsc(0)(0).adra       OUT  Unsigned         8                                     
    vec:rsc(0)(0).da         OUT  Unsigned        64                                     
    vec:rsc(0)(0).wea        OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(0).lz  OUT  Unsigned         1                                     
    vec:rsc(0)(1).adra       OUT  Unsigned         8                                     
    vec:rsc(0)(1).da         OUT  Unsigned        64                                     
    vec:rsc(0)(1).wea        OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(1).lz  OUT  Unsigned         1                                     
    vec:rsc(0)(2).adra       OUT  Unsigned         8                                     
    vec:rsc(0)(2).da         OUT  Unsigned        64                                     
    vec:rsc(0)(2).wea        OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(2).lz  OUT  Unsigned         1                                     
    vec:rsc(0)(3).adra       OUT  Unsigned         8                                     
    vec:rsc(0)(3).da         OUT  Unsigned        64                                     
    vec:rsc(0)(3).wea        OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(3).lz  OUT  Unsigned         1                                     
    vec:rsc(0)(4).adra       OUT  Unsigned         8                                     
    vec:rsc(0)(4).da         OUT  Unsigned        64                                     
    vec:rsc(0)(4).wea        OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(4).lz  OUT  Unsigned         1                                     
    vec:rsc(0)(5).adra       OUT  Unsigned         8                                     
    vec:rsc(0)(5).da         OUT  Unsigned        64                                     
    vec:rsc(0)(5).wea        OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(5).lz  OUT  Unsigned         1                                     
    vec:rsc(0)(6).adra       OUT  Unsigned         8                                     
    vec:rsc(0)(6).da         OUT  Unsigned        64                                     
    vec:rsc(0)(6).wea        OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(6).lz  OUT  Unsigned         1                                     
    vec:rsc(0)(7).adra       OUT  Unsigned         8                                     
    vec:rsc(0)(7).da         OUT  Unsigned        64                                     
    vec:rsc(0)(7).wea        OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(7).lz  OUT  Unsigned         1                                     
    vec:rsc(0)(8).adra       OUT  Unsigned         8                                     
    vec:rsc(0)(8).da         OUT  Unsigned        64                                     
    vec:rsc(0)(8).wea        OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(8).lz  OUT  Unsigned         1                                     
    vec:rsc(0)(9).adra       OUT  Unsigned         8                                     
    vec:rsc(0)(9).da         OUT  Unsigned        64                                     
    vec:rsc(0)(9).wea        OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(9).lz  OUT  Unsigned         1                                     
    vec:rsc(0)(10).adra      OUT  Unsigned         8                                     
    vec:rsc(0)(10).da        OUT  Unsigned        64                                     
    vec:rsc(0)(10).wea       OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(10).lz OUT  Unsigned         1                                     
    vec:rsc(0)(11).adra      OUT  Unsigned         8                                     
    vec:rsc(0)(11).da        OUT  Unsigned        64                                     
    vec:rsc(0)(11).wea       OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(11).lz OUT  Unsigned         1                                     
    vec:rsc(0)(12).adra      OUT  Unsigned         8                                     
    vec:rsc(0)(12).da        OUT  Unsigned        64                                     
    vec:rsc(0)(12).wea       OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(12).lz OUT  Unsigned         1                                     
    vec:rsc(0)(13).adra      OUT  Unsigned         8                                     
    vec:rsc(0)(13).da        OUT  Unsigned        64                                     
    vec:rsc(0)(13).wea       OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(13).lz OUT  Unsigned         1                                     
    vec:rsc(0)(14).adra      OUT  Unsigned         8                                     
    vec:rsc(0)(14).da        OUT  Unsigned        64                                     
    vec:rsc(0)(14).wea       OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(14).lz OUT  Unsigned         1                                     
    vec:rsc(0)(15).adra      OUT  Unsigned         8                                     
    vec:rsc(0)(15).da        OUT  Unsigned        64                                     
    vec:rsc(0)(15).wea       OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(15).lz OUT  Unsigned         1                                     
    p:rsc.triosy.lz          OUT  Unsigned         1                                     
    r:rsc.triosy.lz          OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /inPlaceNTT_DIT/vec:rsc
      Memory Component: BLOCK_2R1W_RBW_DUAL          Size:         4096 x 64
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable            Indices Phys Memory Address        
      ------------------- ------- --------------------------
      /inPlaceNTT_DIT/vec    0:63 00000fff-00000000 (4095-0) 
      
      Splitting: 
      Block          Original Addresses  
      -------------- -------------------
      vec:rsc(0)(0)    0, 16, ..., 4080  
      vec:rsc(0)(1)    1, 17, ..., 4081  
      vec:rsc(0)(2)    2, 18, ..., 4082  
      vec:rsc(0)(3)    3, 19, ..., 4083  
      vec:rsc(0)(4)    4, 20, ..., 4084  
      vec:rsc(0)(5)    5, 21, ..., 4085  
      vec:rsc(0)(6)    6, 22, ..., 4086  
      vec:rsc(0)(7)    7, 23, ..., 4087  
      vec:rsc(0)(8)    8, 24, ..., 4088  
      vec:rsc(0)(9)    9, 25, ..., 4089  
      vec:rsc(0)(10)   10, 26, ..., 4090 
      vec:rsc(0)(11)   11, 27, ..., 4091 
      vec:rsc(0)(12)   12, 28, ..., 4092 
      vec:rsc(0)(13)   13, 29, ..., 4093 
      vec:rsc(0)(14)   14, 30, ..., 4094 
      vec:rsc(0)(15)   15, 31, ..., 4095 
      
    Resource Name: /inPlaceNTT_DIT/p:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable          Indices Phys Memory Address     
      ----------------- ------- -----------------------
      /inPlaceNTT_DIT/p    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIT/r:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable          Indices Phys Memory Address     
      ----------------- ------- -----------------------
      /inPlaceNTT_DIT/r    0:63 00000000-00000000 (0-0) 
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process              Loop                             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    -------------------- -------------------------------- ---------- ------- ------------- ---------- ------ ---- --------
    /inPlaceNTT_DIT/core core:rlp                           Infinite       0     490205 ?    5.98 ms                       
    /inPlaceNTT_DIT/core  main                              Infinite       2     490205 ?    5.98 ms                       
    /inPlaceNTT_DIT/core   STAGE_LOOP                              9      10     490203 ?    5.98 ms                       
    /inPlaceNTT_DIT/core    modExp:while                           ?      39         39 ?  475.80 ns                       
    /inPlaceNTT_DIT/core    VEC_LOOP                               ?       1      54418 ?  663.90 us                       
    /inPlaceNTT_DIT/core     COMP_LOOP                            33    1025      54417 ?  663.89 us      16               
    /inPlaceNTT_DIT/core      COMP_LOOP-1:modExp#1:while           ?      39         39 ?  475.80 ns                       
    /inPlaceNTT_DIT/core      COMP_LOOP-2:modExp#1:while           ?      39         39 ?  475.80 ns                       
    /inPlaceNTT_DIT/core      COMP_LOOP-3:modExp#1:while           ?      39         39 ?  475.80 ns                       
    /inPlaceNTT_DIT/core      COMP_LOOP-4:modExp#1:while           ?      39         39 ?  475.80 ns                       
    /inPlaceNTT_DIT/core      COMP_LOOP-5:modExp#1:while           ?      39         39 ?  475.80 ns                       
    /inPlaceNTT_DIT/core      COMP_LOOP-6:modExp#1:while           ?      39         39 ?  475.80 ns                       
    /inPlaceNTT_DIT/core      COMP_LOOP-7:modExp#1:while           ?      39         39 ?  475.80 ns                       
    /inPlaceNTT_DIT/core      COMP_LOOP-8:modExp#1:while           ?      39         39 ?  475.80 ns                       
    /inPlaceNTT_DIT/core      COMP_LOOP-9:modExp#1:while           ?      39         39 ?  475.80 ns                       
    /inPlaceNTT_DIT/core      COMP_LOOP-10:modExp#1:while          ?      39         39 ?  475.80 ns                       
    /inPlaceNTT_DIT/core      COMP_LOOP-11:modExp#1:while          ?      39         39 ?  475.80 ns                       
    /inPlaceNTT_DIT/core      COMP_LOOP-12:modExp#1:while          ?      39         39 ?  475.80 ns                       
    /inPlaceNTT_DIT/core      COMP_LOOP-13:modExp#1:while          ?      39         39 ?  475.80 ns                       
    /inPlaceNTT_DIT/core      COMP_LOOP-14:modExp#1:while          ?      39         39 ?  475.80 ns                       
    /inPlaceNTT_DIT/core      COMP_LOOP-15:modExp#1:while          ?      39         39 ?  475.80 ns                       
    /inPlaceNTT_DIT/core      COMP_LOOP-16:modExp#1:while          ?      39         39 ?  475.80 ns                       
    
  Loop Execution Profile
    Process              Loop                             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    -------------------- -------------------------------- ------------ -------------------------- ----------------- --------
    /inPlaceNTT_DIT/core core:rlp                                 0 ?                        0.00         490205 ?           
    /inPlaceNTT_DIT/core  main                                    2 ?                        0.00         490205 ?           
    /inPlaceNTT_DIT/core   STAGE_LOOP                            90 ?                        0.02         490203 ?           
    /inPlaceNTT_DIT/core    modExp:while                        351 ?                        0.07            351 ?           
    /inPlaceNTT_DIT/core    VEC_LOOP                              9 ?                        0.00         489762 ?           
    /inPlaceNTT_DIT/core     COMP_LOOP                       304425 ?                       62.10         489753 ?           
    /inPlaceNTT_DIT/core      COMP_LOOP-1:modExp#1:while      11583 ?                        2.36          11583 ?           
    /inPlaceNTT_DIT/core      COMP_LOOP-2:modExp#1:while      11583 ?                        2.36          11583 ?           
    /inPlaceNTT_DIT/core      COMP_LOOP-3:modExp#1:while      11583 ?                        2.36          11583 ?           
    /inPlaceNTT_DIT/core      COMP_LOOP-4:modExp#1:while      11583 ?                        2.36          11583 ?           
    /inPlaceNTT_DIT/core      COMP_LOOP-5:modExp#1:while      11583 ?                        2.36          11583 ?           
    /inPlaceNTT_DIT/core      COMP_LOOP-6:modExp#1:while      11583 ?                        2.36          11583 ?           
    /inPlaceNTT_DIT/core      COMP_LOOP-7:modExp#1:while      11583 ?                        2.36          11583 ?           
    /inPlaceNTT_DIT/core      COMP_LOOP-8:modExp#1:while      11583 ?                        2.36          11583 ?           
    /inPlaceNTT_DIT/core      COMP_LOOP-9:modExp#1:while      11583 ?                        2.36          11583 ?           
    /inPlaceNTT_DIT/core      COMP_LOOP-10:modExp#1:while     11583 ?                        2.36          11583 ?           
    /inPlaceNTT_DIT/core      COMP_LOOP-11:modExp#1:while     11583 ?                        2.36          11583 ?           
    /inPlaceNTT_DIT/core      COMP_LOOP-12:modExp#1:while     11583 ?                        2.36          11583 ?           
    /inPlaceNTT_DIT/core      COMP_LOOP-13:modExp#1:while     11583 ?                        2.36          11583 ?           
    /inPlaceNTT_DIT/core      COMP_LOOP-14:modExp#1:while     11583 ?                        2.36          11583 ?           
    /inPlaceNTT_DIT/core      COMP_LOOP-15:modExp#1:while     11583 ?                        2.36          11583 ?           
    /inPlaceNTT_DIT/core      COMP_LOOP-16:modExp#1:while     11583 ?                        2.36          11583 ?           
    
  End of Report
