{"platformName":"mb0","sprVersion":"2.0","mode":"gui","dsaType":"Fixed","platformDesc":"MicroBlaze0 - main soft processor - Started after external PLL is configured by mb_mcs and DDR-RAM is ready.","platHandOff":"C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/msys_wrapper.xsa","platIntHandOff":"<platformDir>/hw/msys_wrapper.xsa","deviceType":"FPGA","platIsPrebuiltAutogen":"false","platIsNoBootBsp":"false","hasFsblMakeHasChanges":"false","hasPmufwMakeHasChanges":"false","platPreBuiltFlag":false,"platformSamplesDir":"","platActiveSys":"mb0","systems":[{"systemName":"mb0","systemDesc":"mb0","sysIsBootAutoGen":"true","systemDispName":"mb0","sysActiveDom":"freertos10_xilinx_domain","sysDefaultDom":"freertos10_xilinx_domain","domains":[{"domainName":"freertos10_xilinx_domain","domainDispName":"freertos10_xilinx on microblaze_0","domainDesc":"freertos10_xilinx_domain","processors":"microblaze_0","os":"freertos10_xilinx","sdxOs":"freertos10_xilinx","debugEnable":"False","domRuntimes":["cpp"],"swRepo":"","mssOsVer":"1.6","mssFile":"","md5Digest":"d6a9e84b12de1c9aa00db6e42b27f642","compatibleApp":"","domType":"mssDomain","arch":"32-bit","appSettings":{"appCompilerFlags":"","appLinkerFlags":""},"addedLibs":["lwip211:1.2"],"libOptions":{"freertos10_xilinx":{"clocking":"true","max_task_name_len":"32","queue_registry_size":"32","tick_setup":"false","libOptionNames":["clocking","max_task_name_len","queue_registry_size","tick_setup"]},"libsContainingOptions":["freertos10_xilinx"]},"prebuiltLibs":{"prebuiltIncPath":[],"prebuiltLibPath":[]},"isolation":{}}]}]}
