#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000fd6740 .scope module, "CLK" "CLK" 2 32;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "internal_clk"
    .port_info 1 /OUTPUT 1 "clock_play"
    .port_info 2 /OUTPUT 1 "clock_pwn"
    .port_info 3 /OUTPUT 8 "rand_num"
L_00000000027ce830 .functor BUFZ 1, v00000000028246b0_0, C4<0>, C4<0>, C4<0>;
L_00000000027c6be0 .functor BUFZ 1, v00000000028249d0_0, C4<0>, C4<0>, C4<0>;
v0000000002823f30_0 .net "clock_play", 0 0, L_00000000027ce830;  1 drivers
v00000000028244d0_0 .net "clock_pwn", 0 0, L_00000000027c6be0;  1 drivers
v00000000028246b0_0 .var "elapsed", 0 0;
v00000000028249d0_0 .var "elapsed2", 0 0;
o00000000027d33a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028241b0_0 .net "internal_clk", 0 0, o00000000027d33a8;  0 drivers
v0000000002824b10_0 .net "rand_num", 7 0, v0000000002824390_0;  1 drivers
v0000000002824250_0 .var "state", 19 0;
v0000000002824570_0 .var "state2", 19 0;
E_00000000027cff80 .event edge, v0000000002824570_0;
E_00000000027d0100 .event edge, v0000000002824250_0;
E_00000000027d02c0 .event posedge, v00000000028241b0_0;
S_00000000027c6a60 .scope module, "L1" "LFSR" 2 38, 2 1 0, S_0000000000fd6740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
L_00000000027cee90 .functor XOR 1, L_0000000002824110, L_0000000002824a70, C4<0>, C4<0>;
v0000000000fd68c0_0 .net *"_s1", 0 0, L_0000000002824110;  1 drivers
v0000000000fd6960_0 .net *"_s3", 0 0, L_0000000002824a70;  1 drivers
v0000000002823da0_0 .net *"_s4", 0 0, L_00000000027cee90;  1 drivers
v0000000002823e40_0 .net "clk", 0 0, v00000000028249d0_0;  1 drivers
o00000000027d3168 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000002824430_0 .net "data", 7 0, o00000000027d3168;  0 drivers
L_0000000002824ef8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002824890_0 .net "enable", 0 0, L_0000000002824ef8;  1 drivers
v00000000028242f0_0 .net "linear_feedback", 0 0, L_0000000002824610;  1 drivers
v0000000002824390_0 .var "out", 7 0;
L_0000000002824f40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002824930_0 .net "reset", 0 0, L_0000000002824f40;  1 drivers
E_00000000027d0240 .event posedge, v0000000002823e40_0;
L_0000000002824110 .part v0000000002824390_0, 7, 1;
L_0000000002824a70 .part v0000000002824390_0, 3, 1;
L_0000000002824610 .reduce/nor L_00000000027cee90;
    .scope S_00000000027c6a60;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000002824390_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_00000000027c6a60;
T_1 ;
    %wait E_00000000027d0240;
    %load/vec4 v0000000002824930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000002824390_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000002824890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000000002824390_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0000000002824390_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002824390_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002824390_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002824390_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002824390_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002824390_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000028242f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002824390_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000fd6740;
T_2 ;
    %wait E_00000000027d02c0;
    %load/vec4 v0000000002824250_0;
    %pad/u 32;
    %cmpi/e 1000000, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000000002824250_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000002824250_0;
    %addi 1, 0, 20;
    %assign/vec4 v0000000002824250_0, 0;
T_2.1 ;
    %load/vec4 v0000000002824570_0;
    %pad/u 32;
    %cmpi/e 12500000, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000000002824570_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000000002824570_0;
    %addi 1, 0, 20;
    %assign/vec4 v0000000002824570_0, 0;
T_2.3 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000fd6740;
T_3 ;
    %wait E_00000000027d0100;
    %pushi/vec4 500000, 0, 32;
    %load/vec4 v0000000002824250_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_3.0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028246b0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028246b0_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000fd6740;
T_4 ;
    %wait E_00000000027cff80;
    %pushi/vec4 6250000, 0, 32;
    %load/vec4 v0000000002824570_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028249d0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028249d0_0, 0, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "CLK.v";
