#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jan  5 14:14:23 2023
# Process ID: 16589
# Current directory: /home/portable014/Documents/Xilinx/entrees_1/testcalc.runs/synth_1
# Command line: vivado -log PmodKYPD.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PmodKYPD.tcl
# Log file: /home/portable014/Documents/Xilinx/entrees_1/testcalc.runs/synth_1/PmodKYPD.vds
# Journal file: /home/portable014/Documents/Xilinx/entrees_1/testcalc.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source PmodKYPD.tcl -notrace
Command: synth_design -top PmodKYPD -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16794 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1835.301 ; gain = 202.715 ; free physical = 2270 ; free virtual = 41587
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PmodKYPD' [/home/portable014/Documents/Xilinx/entrees_1/testcalc.srcs/sources_1/imports/PmodKYPD_Source/PmodKYPD.vhd:29]
INFO: [Synth 8-3491] module 'Decoder' declared at '/home/portable014/Documents/Xilinx/entrees_1/testcalc.srcs/sources_1/imports/PmodKYPD_Source/Decoder.vhd:24' bound to instance 'C0' of component 'Decoder' [/home/portable014/Documents/Xilinx/entrees_1/testcalc.srcs/sources_1/imports/PmodKYPD_Source/PmodKYPD.vhd:50]
INFO: [Synth 8-638] synthesizing module 'Decoder' [/home/portable014/Documents/Xilinx/entrees_1/testcalc.srcs/sources_1/imports/PmodKYPD_Source/Decoder.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (1#1) [/home/portable014/Documents/Xilinx/entrees_1/testcalc.srcs/sources_1/imports/PmodKYPD_Source/Decoder.vhd:32]
INFO: [Synth 8-3491] module 'DisplayController' declared at '/home/portable014/Documents/Xilinx/entrees_1/testcalc.srcs/sources_1/imports/PmodKYPD_Source/DisplayController.vhd:23' bound to instance 'C1' of component 'DisplayController' [/home/portable014/Documents/Xilinx/entrees_1/testcalc.srcs/sources_1/imports/PmodKYPD_Source/PmodKYPD.vhd:51]
INFO: [Synth 8-638] synthesizing module 'DisplayController' [/home/portable014/Documents/Xilinx/entrees_1/testcalc.srcs/sources_1/imports/PmodKYPD_Source/DisplayController.vhd:33]
INFO: [Synth 8-226] default block is never used [/home/portable014/Documents/Xilinx/entrees_1/testcalc.srcs/sources_1/imports/PmodKYPD_Source/DisplayController.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'DisplayController' (2#1) [/home/portable014/Documents/Xilinx/entrees_1/testcalc.srcs/sources_1/imports/PmodKYPD_Source/DisplayController.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'PmodKYPD' (3#1) [/home/portable014/Documents/Xilinx/entrees_1/testcalc.srcs/sources_1/imports/PmodKYPD_Source/PmodKYPD.vhd:29]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1898.051 ; gain = 265.465 ; free physical = 2298 ; free virtual = 41618
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1901.020 ; gain = 268.434 ; free physical = 2297 ; free virtual = 41622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1901.020 ; gain = 268.434 ; free physical = 2297 ; free virtual = 41622
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1901.020 ; gain = 0.000 ; free physical = 2290 ; free virtual = 41615
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/portable014/Documents/Xilinx/entrees_1/testcalc.srcs/constrs_1/imports/new/basys3.xdc]
Finished Parsing XDC File [/home/portable014/Documents/Xilinx/entrees_1/testcalc.srcs/constrs_1/imports/new/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/portable014/Documents/Xilinx/entrees_1/testcalc.srcs/constrs_1/imports/new/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PmodKYPD_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PmodKYPD_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2060.801 ; gain = 0.000 ; free physical = 2181 ; free virtual = 41518
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2060.801 ; gain = 0.000 ; free physical = 2181 ; free virtual = 41518
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2060.801 ; gain = 428.215 ; free physical = 2240 ; free virtual = 41576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2060.801 ; gain = 428.215 ; free physical = 2240 ; free virtual = 41576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2060.801 ; gain = 428.215 ; free physical = 2240 ; free virtual = 41576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 2060.801 ; gain = 428.215 ; free physical = 2223 ; free virtual = 41560
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 8     
	  11 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Decoder 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 8     
	  11 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design PmodKYPD has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design PmodKYPD has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design PmodKYPD has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design PmodKYPD has port an[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 2060.801 ; gain = 428.215 ; free physical = 2193 ; free virtual = 41538
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 2060.801 ; gain = 428.215 ; free physical = 2089 ; free virtual = 41440
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 2060.801 ; gain = 428.215 ; free physical = 2079 ; free virtual = 41436
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 2060.801 ; gain = 428.215 ; free physical = 2078 ; free virtual = 41436
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2060.801 ; gain = 428.215 ; free physical = 2084 ; free virtual = 41434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2060.801 ; gain = 428.215 ; free physical = 2084 ; free virtual = 41434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2060.801 ; gain = 428.215 ; free physical = 2084 ; free virtual = 41434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2060.801 ; gain = 428.215 ; free physical = 2084 ; free virtual = 41434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2060.801 ; gain = 428.215 ; free physical = 2084 ; free virtual = 41434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2060.801 ; gain = 428.215 ; free physical = 2084 ; free virtual = 41434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     3|
|4     |LUT2   |     2|
|5     |LUT3   |     4|
|6     |LUT4   |    23|
|7     |LUT5   |    10|
|8     |LUT6   |    25|
|9     |FDRE   |    28|
|10    |IBUF   |     5|
|11    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |   121|
|2     |  C0     |Decoder           |    93|
|3     |  C1     |DisplayController |     7|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2060.801 ; gain = 428.215 ; free physical = 2084 ; free virtual = 41434
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 2060.801 ; gain = 268.434 ; free physical = 2135 ; free virtual = 41485
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 2060.801 ; gain = 428.215 ; free physical = 2136 ; free virtual = 41486
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2060.801 ; gain = 0.000 ; free physical = 2201 ; free virtual = 41554
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2060.801 ; gain = 0.000 ; free physical = 2143 ; free virtual = 41496
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 2060.801 ; gain = 622.414 ; free physical = 2275 ; free virtual = 41628
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2060.801 ; gain = 0.000 ; free physical = 2275 ; free virtual = 41628
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/portable014/Documents/Xilinx/entrees_1/testcalc.runs/synth_1/PmodKYPD.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PmodKYPD_utilization_synth.rpt -pb PmodKYPD_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan  5 14:15:30 2023...
