{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737889033519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737889033525 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 26 16:27:13 2025 " "Processing started: Sun Jan 26 16:27:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737889033525 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737889033525 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Very_Half_SAM -c Very_Half_SAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off Very_Half_SAM -c Very_Half_SAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737889033525 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737889034008 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737889034008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_8.v 1 1 " "Found 1 design units, including 1 entities, in source file and_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_8 " "Found entity 1: AND_8" {  } { { "AND_8.v" "" { Text "C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/AND_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737889045015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737889045015 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Testbench.v(122) " "Verilog HDL information at Testbench.v(122): always construct contains both blocking and non-blocking assignments" {  } { { "Testbench.v" "" { Text "C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/Testbench.v" 122 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1737889045021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.v" "" { Text "C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/Testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737889045024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737889045024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_8.v 2 2 " "Found 2 design units, including 2 entities, in source file adder_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Adder_8.v" "" { Text "C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/Adder_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737889045045 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder_8 " "Found entity 2: Adder_8" {  } { { "Adder_8.v" "" { Text "C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/Adder_8.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737889045045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737889045045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2x1_8_bit " "Found entity 1: Mux_2x1_8_bit" {  } { { "Mux_2x1_8_bit.v" "" { Text "C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/Mux_2x1_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737889045053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737889045053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_1_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_1_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2x1_1_bit " "Found entity 1: Mux_2x1_1_bit" {  } { { "Mux_2x1_1_bit.v" "" { Text "C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/Mux_2x1_1_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737889045057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737889045057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4x1_8_bit " "Found entity 1: Mux_4x1_8_bit" {  } { { "Mux_4x1_8_bit.v" "" { Text "C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/Mux_4x1_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737889045064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737889045064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_Flip_Flop.v" "" { Text "C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/D_Flip_Flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737889045069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737889045069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipo_register.v 1 1 " "Found 1 design units, including 1 entities, in source file pipo_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pipo_Register " "Found entity 1: Pipo_Register" {  } { { "Pipo_Register.v" "" { Text "C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/Pipo_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737889045076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737889045076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737889045088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737889045088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737889045097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737889045097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "CPU.v" "" { Text "C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737889045111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737889045111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 Toplevel " "Found entity 1: Toplevel" {  } { { "Toplevel.v" "" { Text "C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/Toplevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737889045123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737889045123 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ref CPU.v(83) " "Verilog HDL error at CPU.v(83): object \"ref\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU.v" "" { Text "C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/CPU.v" 83 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1737889045132 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ref CPU.v(84) " "Verilog HDL error at CPU.v(84): object \"ref\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU.v" "" { Text "C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/CPU.v" 84 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1737889045132 ""}
{ "Error" "EVRFX_VERI_INCORRECT_NUM_ARGUMENTS" "wrapup 1 CPU.v(136) " "Verilog HDL error at CPU.v(136): function or task \"wrapup\" must have 1 arguments" {  } { { "CPU.v" "" { Text "C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/CPU.v" 136 0 0 } }  } 0 10212 "Verilog HDL error at %3!s!: function or task \"%1!s!\" must have %2!d! arguments" 0 0 "Analysis & Synthesis" 0 -1 1737889045133 ""}
{ "Error" "EVRFX_VERI_INCORRECT_NUM_ARGUMENTS" "wrapup 1 CPU.v(142) " "Verilog HDL error at CPU.v(142): function or task \"wrapup\" must have 1 arguments" {  } { { "CPU.v" "" { Text "C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/CPU.v" 142 0 0 } }  } 0 10212 "Verilog HDL error at %3!s!: function or task \"%1!s!\" must have %2!d! arguments" 0 0 "Analysis & Synthesis" 0 -1 1737889045133 ""}
{ "Error" "EVRFX_VERI_INCORRECT_NUM_ARGUMENTS" "wrapup 1 CPU.v(148) " "Verilog HDL error at CPU.v(148): function or task \"wrapup\" must have 1 arguments" {  } { { "CPU.v" "" { Text "C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/CPU.v" 148 0 0 } }  } 0 10212 "Verilog HDL error at %3!s!: function or task \"%1!s!\" must have %2!d! arguments" 0 0 "Analysis & Synthesis" 0 -1 1737889045133 ""}
{ "Error" "EVRFX_VERI_INCORRECT_NUM_ARGUMENTS" "wrapup 1 CPU.v(154) " "Verilog HDL error at CPU.v(154): function or task \"wrapup\" must have 1 arguments" {  } { { "CPU.v" "" { Text "C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/CPU.v" 154 0 0 } }  } 0 10212 "Verilog HDL error at %3!s!: function or task \"%1!s!\" must have %2!d! arguments" 0 0 "Analysis & Synthesis" 0 -1 1737889045135 ""}
{ "Error" "EVRFX_VERI_INCORRECT_NUM_ARGUMENTS" "wrapup 1 CPU.v(161) " "Verilog HDL error at CPU.v(161): function or task \"wrapup\" must have 1 arguments" {  } { { "CPU.v" "" { Text "C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/CPU.v" 161 0 0 } }  } 0 10212 "Verilog HDL error at %3!s!: function or task \"%1!s!\" must have %2!d! arguments" 0 0 "Analysis & Synthesis" 0 -1 1737889045135 ""}
{ "Error" "EVRFX_VERI_INCORRECT_NUM_ARGUMENTS" "wrapup 1 CPU.v(168) " "Verilog HDL error at CPU.v(168): function or task \"wrapup\" must have 1 arguments" {  } { { "CPU.v" "" { Text "C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/CPU.v" 168 0 0 } }  } 0 10212 "Verilog HDL error at %3!s!: function or task \"%1!s!\" must have %2!d! arguments" 0 0 "Analysis & Synthesis" 0 -1 1737889045135 ""}
{ "Error" "EVRFX_VERI_INCORRECT_NUM_ARGUMENTS" "wrapup 1 CPU.v(174) " "Verilog HDL error at CPU.v(174): function or task \"wrapup\" must have 1 arguments" {  } { { "CPU.v" "" { Text "C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/CPU.v" 174 0 0 } }  } 0 10212 "Verilog HDL error at %3!s!: function or task \"%1!s!\" must have %2!d! arguments" 0 0 "Analysis & Synthesis" 0 -1 1737889045135 ""}
{ "Error" "EVRFX_VERI_INCORRECT_NUM_ARGUMENTS" "wrapup 1 CPU.v(182) " "Verilog HDL error at CPU.v(182): function or task \"wrapup\" must have 1 arguments" {  } { { "CPU.v" "" { Text "C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/CPU.v" 182 0 0 } }  } 0 10212 "Verilog HDL error at %3!s!: function or task \"%1!s!\" must have %2!d! arguments" 0 0 "Analysis & Synthesis" 0 -1 1737889045135 ""}
{ "Error" "EVRFX_VERI_INCORRECT_NUM_ARGUMENTS" "wrapup 1 CPU.v(185) " "Verilog HDL error at CPU.v(185): function or task \"wrapup\" must have 1 arguments" {  } { { "CPU.v" "" { Text "C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/CPU.v" 185 0 0 } }  } 0 10212 "Verilog HDL error at %3!s!: function or task \"%1!s!\" must have %2!d! arguments" 0 0 "Analysis & Synthesis" 0 -1 1737889045135 ""}
{ "Error" "EVRFX_VERI_INCORRECT_NUM_ARGUMENTS" "wrapup 1 CPU.v(189) " "Verilog HDL error at CPU.v(189): function or task \"wrapup\" must have 1 arguments" {  } { { "CPU.v" "" { Text "C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/CPU.v" 189 0 0 } }  } 0 10212 "Verilog HDL error at %3!s!: function or task \"%1!s!\" must have %2!d! arguments" 0 0 "Analysis & Synthesis" 0 -1 1737889045136 ""}
{ "Error" "EVRFX_VERI_INCORRECT_NUM_ARGUMENTS" "wrapup 1 CPU.v(195) " "Verilog HDL error at CPU.v(195): function or task \"wrapup\" must have 1 arguments" {  } { { "CPU.v" "" { Text "C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/CPU.v" 195 0 0 } }  } 0 10212 "Verilog HDL error at %3!s!: function or task \"%1!s!\" must have %2!d! arguments" 0 0 "Analysis & Synthesis" 0 -1 1737889045136 ""}
{ "Error" "EVRFX_VERI_INCORRECT_NUM_ARGUMENTS" "wrapup 1 CPU.v(201) " "Verilog HDL error at CPU.v(201): function or task \"wrapup\" must have 1 arguments" {  } { { "CPU.v" "" { Text "C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/CPU.v" 201 0 0 } }  } 0 10212 "Verilog HDL error at %3!s!: function or task \"%1!s!\" must have %2!d! arguments" 0 0 "Analysis & Synthesis" 0 -1 1737889045136 ""}
{ "Error" "EVRFX_VERI_INCORRECT_NUM_ARGUMENTS" "wrapup 1 CPU.v(207) " "Verilog HDL error at CPU.v(207): function or task \"wrapup\" must have 1 arguments" {  } { { "CPU.v" "" { Text "C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/CPU.v" 207 0 0 } }  } 0 10212 "Verilog HDL error at %3!s!: function or task \"%1!s!\" must have %2!d! arguments" 0 0 "Analysis & Synthesis" 0 -1 1737889045138 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/output_files/Very_Half_SAM.map.smsg " "Generated suppressed messages file C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/output_files/Very_Half_SAM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737889045216 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 15 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 15 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737889045339 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jan 26 16:27:25 2025 " "Processing ended: Sun Jan 26 16:27:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737889045339 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737889045339 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737889045339 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737889045339 ""}
