# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-MMD --build -cc -O3 --x-assign fast --x-initial fast --noassert --top-module top /home/dante/ysyx-workbench/digital_circuit/ex3/vsrc/compare.v /home/dante/ysyx-workbench/digital_circuit/ex3/vsrc/equal.v /home/dante/ysyx-workbench/digital_circuit/ex3/vsrc/adder.v /home/dante/ysyx-workbench/digital_circuit/ex3/vsrc/MuxKeyWithDefault.v /home/dante/ysyx-workbench/digital_circuit/ex3/vsrc/top.v /home/dante/ysyx-workbench/digital_circuit/ex3/csrc/main.cpp /home/dante/ysyx-workbench/digital_circuit/ex3/build/auto_bind.cpp /home/dante/ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -MMD -CFLAGS -O3 -CFLAGS -I/usr/include/SDL2 -CFLAGS -D_REENTRANT -CFLAGS -I/home/dante/ysyx-workbench/nvboard/usr/include -CFLAGS -DTOP_NAME=_Vtop_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image -LDFLAGS -lSDL2_ttf --Mdir ./build/obj_dir --exe -o /home/dante/ysyx-workbench/digital_circuit/ex3/build/top"
T      3200  1317103  1733741624   950562822  1733741624   950562822 "./build/obj_dir/Vtop.cpp"
T      2854  1317061  1733741624   950562822  1733741624   950562822 "./build/obj_dir/Vtop.h"
T      2455  1317120  1733741624   951562796  1733741624   951562796 "./build/obj_dir/Vtop.mk"
T       738  1317039  1733741624   949562847  1733741624   949562847 "./build/obj_dir/Vtop__Syms.cpp"
T       921  1317040  1733741624   949562847  1733741624   949562847 "./build/obj_dir/Vtop__Syms.h"
T      1294  1317108  1733741624   950562822  1733741624   950562822 "./build/obj_dir/Vtop___024root.h"
T      1357  1317116  1733741624   951562796  1733741624   951562796 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0.cpp"
T       833  1317112  1733741624   950562822  1733741624   950562822 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     15185  1317117  1733741624   951562796  1733741624   951562796 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      6518  1317113  1733741624   951562796  1733741624   951562796 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       614  1317111  1733741624   950562822  1733741624   950562822 "./build/obj_dir/Vtop___024root__Slow.cpp"
T       928  1317121  1733741624   951562796  1733741624   951562796 "./build/obj_dir/Vtop__ver.d"
T         0        0  1733741624   951562796  1733741624   951562796 "./build/obj_dir/Vtop__verFiles.dat"
T      1621  1317118  1733741624   951562796  1733741624   951562796 "./build/obj_dir/Vtop_classes.mk"
S      1338  1310958  1733586042   110245126  1733586013   123540345 "/home/dante/ysyx-workbench/digital_circuit/ex3/vsrc/MuxKeyWithDefault.v"
S       292  1316853  1733586042   110245126  1733585931   556379107 "/home/dante/ysyx-workbench/digital_circuit/ex3/vsrc/adder.v"
S       373  1317125  1733741244   179946713  1733741244   177946728 "/home/dante/ysyx-workbench/digital_circuit/ex3/vsrc/compare.v"
S       345  1317101  1733728154   992774377  1733728154   990774395 "/home/dante/ysyx-workbench/digital_circuit/ex3/vsrc/equal.v"
S       782  1317124  1733741310   532453275  1733741310   530453289 "/home/dante/ysyx-workbench/digital_circuit/ex3/vsrc/top.v"
S  20938328   420661  1732545460   172051458  1732545460   172051458 "/usr/local/bin/verilator_bin"
S      3275   421210  1732545460   591047564  1732545460   591047564 "/usr/local/share/verilator/include/verilated_std.sv"
