Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed May 31 19:46:27 2023
| Host         : Latitude-3410 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Game_Shell_timing_summary_routed.rpt -pb Game_Shell_timing_summary_routed.pb -rpx Game_Shell_timing_summary_routed.rpx -warn_on_violation
| Design       : Game_Shell
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    68          
TIMING-18  Warning           Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (68)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (165)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (68)
-------------------------
 There are 68 register/latch pins with no clock driven by root clock pin: VGA_proc/VGA_Logic/clocking/system_clk_tog_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (165)
--------------------------------------------------
 There are 165 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.161        0.000                      0                    4        0.157        0.000                      0                    4        4.500        0.000                       0                     6  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.161        0.000                      0                    4        0.157        0.000                      0                    4        4.500        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.161ns  (required time - arrival time)
  Source:                 VGA_proc/VGA_Logic/clocking/system_clk_divider_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_proc/VGA_Logic/clocking/system_clk_divider_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.580ns (31.645%)  route 1.253ns (68.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ext_clock (IN)
                         net (fo=0)                   0.000     0.000    ext_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ext_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ext_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ext_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.565     5.086    VGA_proc/VGA_Logic/clocking/clka
    SLICE_X36Y46         FDRE                                         r  VGA_proc/VGA_Logic/clocking/system_clk_divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  VGA_proc/VGA_Logic/clocking/system_clk_divider_counter_reg[0]/Q
                         net (fo=2, routed)           1.253     6.795    VGA_proc/VGA_Logic/clocking/system_clk_divider_counter
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.919 r  VGA_proc/VGA_Logic/clocking/system_clk_divider_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     6.919    VGA_proc/VGA_Logic/clocking/system_clk_divider_counter[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  VGA_proc/VGA_Logic/clocking/system_clk_divider_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ext_clock (IN)
                         net (fo=0)                   0.000    10.000    ext_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ext_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ext_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ext_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.445    14.786    VGA_proc/VGA_Logic/clocking/clka
    SLICE_X36Y46         FDRE                                         r  VGA_proc/VGA_Logic/clocking/system_clk_divider_counter_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    VGA_proc/VGA_Logic/clocking/system_clk_divider_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.919    
  -------------------------------------------------------------------
                         slack                                  8.161    

Slack (MET) :             8.179ns  (required time - arrival time)
  Source:                 VGA_proc/VGA_Logic/clocking/system_clk_divider_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_proc/VGA_Logic/clocking/system_clk_tog_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.608ns (32.673%)  route 1.253ns (67.327%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ext_clock (IN)
                         net (fo=0)                   0.000     0.000    ext_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ext_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ext_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ext_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.565     5.086    VGA_proc/VGA_Logic/clocking/clka
    SLICE_X36Y46         FDRE                                         r  VGA_proc/VGA_Logic/clocking/system_clk_divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  VGA_proc/VGA_Logic/clocking/system_clk_divider_counter_reg[0]/Q
                         net (fo=2, routed)           1.253     6.795    VGA_proc/VGA_Logic/clocking/system_clk_divider_counter
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152     6.947 r  VGA_proc/VGA_Logic/clocking/system_clk_tog_i_1/O
                         net (fo=1, routed)           0.000     6.947    VGA_proc/VGA_Logic/clocking/system_clk_tog_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  VGA_proc/VGA_Logic/clocking/system_clk_tog_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ext_clock (IN)
                         net (fo=0)                   0.000    10.000    ext_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ext_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ext_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ext_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.445    14.786    VGA_proc/VGA_Logic/clocking/clka
    SLICE_X36Y46         FDRE                                         r  VGA_proc/VGA_Logic/clocking/system_clk_tog_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.075    15.126    VGA_proc/VGA_Logic/clocking/system_clk_tog_reg
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -6.947    
  -------------------------------------------------------------------
                         slack                                  8.179    

Slack (MET) :             8.716ns  (required time - arrival time)
  Source:                 Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.456ns (55.862%)  route 0.360ns (44.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ext_clock (IN)
                         net (fo=0)                   0.000     0.000    ext_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ext_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ext_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ext_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.565     5.086    Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X9Y37          FDCE                                         r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456     5.542 r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=2, routed)           0.360     5.903    Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_sig_1
    RAMB36_X0Y7          RAMB36E1                                     r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ext_clock (IN)
                         net (fo=0)                   0.000    10.000    ext_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ext_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ext_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ext_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.482    14.823    Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    15.097    
                         clock uncertainty           -0.035    15.061    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.618    Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                          -5.903    
  -------------------------------------------------------------------
                         slack                                  8.716    

Slack (MET) :             8.719ns  (required time - arrival time)
  Source:                 Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.456ns (55.862%)  route 0.360ns (44.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ext_clock (IN)
                         net (fo=0)                   0.000     0.000    ext_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ext_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ext_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ext_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.565     5.086    Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X9Y37          FDCE                                         r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456     5.542 r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=2, routed)           0.360     5.903    Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_sig_1
    RAMB36_X0Y7          RAMB36E1                                     r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ext_clock (IN)
                         net (fo=0)                   0.000    10.000    ext_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ext_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ext_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ext_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.485    14.826    Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    15.100    
                         clock uncertainty           -0.035    15.064    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.621    Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -5.903    
  -------------------------------------------------------------------
                         slack                                  8.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.149%)  route 0.171ns (54.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ext_clock (IN)
                         net (fo=0)                   0.000     0.000    ext_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ext_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ext_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ext_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.563     1.446    Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X9Y37          FDCE                                         r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=2, routed)           0.171     1.758    Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_sig_1
    RAMB36_X0Y7          RAMB36E1                                     r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ext_clock (IN)
                         net (fo=0)                   0.000     0.000    ext_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ext_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ext_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ext_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.876     2.004    Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.506    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.602    Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.149%)  route 0.171ns (54.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ext_clock (IN)
                         net (fo=0)                   0.000     0.000    ext_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ext_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ext_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ext_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.563     1.446    Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X9Y37          FDCE                                         r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=2, routed)           0.171     1.758    Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_sig_1
    RAMB36_X0Y7          RAMB36E1                                     r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ext_clock (IN)
                         net (fo=0)                   0.000     0.000    ext_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ext_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ext_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ext_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.873     2.001    Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     1.599    Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 VGA_proc/VGA_Logic/clocking/system_clk_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_proc/VGA_Logic/clocking/system_clk_tog_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.228ns (41.713%)  route 0.319ns (58.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ext_clock (IN)
                         net (fo=0)                   0.000     0.000    ext_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ext_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ext_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ext_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.563     1.446    VGA_proc/VGA_Logic/clocking/clka
    SLICE_X36Y46         FDRE                                         r  VGA_proc/VGA_Logic/clocking/system_clk_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  VGA_proc/VGA_Logic/clocking/system_clk_tog_reg/Q
                         net (fo=2, routed)           0.319     1.893    VGA_proc/VGA_Logic/clocking/I
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.993 r  VGA_proc/VGA_Logic/clocking/system_clk_tog_i_1/O
                         net (fo=1, routed)           0.000     1.993    VGA_proc/VGA_Logic/clocking/system_clk_tog_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  VGA_proc/VGA_Logic/clocking/system_clk_tog_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ext_clock (IN)
                         net (fo=0)                   0.000     0.000    ext_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ext_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ext_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ext_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.832     1.959    VGA_proc/VGA_Logic/clocking/clka
    SLICE_X36Y46         FDRE                                         r  VGA_proc/VGA_Logic/clocking/system_clk_tog_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    VGA_proc/VGA_Logic/clocking/system_clk_tog_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 VGA_proc/VGA_Logic/clocking/system_clk_divider_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_proc/VGA_Logic/clocking/system_clk_divider_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.186ns (28.844%)  route 0.459ns (71.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ext_clock (IN)
                         net (fo=0)                   0.000     0.000    ext_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ext_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ext_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ext_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.563     1.446    VGA_proc/VGA_Logic/clocking/clka
    SLICE_X36Y46         FDRE                                         r  VGA_proc/VGA_Logic/clocking/system_clk_divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  VGA_proc/VGA_Logic/clocking/system_clk_divider_counter_reg[0]/Q
                         net (fo=2, routed)           0.459     2.046    VGA_proc/VGA_Logic/clocking/system_clk_divider_counter
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.091 r  VGA_proc/VGA_Logic/clocking/system_clk_divider_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.091    VGA_proc/VGA_Logic/clocking/system_clk_divider_counter[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  VGA_proc/VGA_Logic/clocking/system_clk_divider_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ext_clock (IN)
                         net (fo=0)                   0.000     0.000    ext_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ext_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ext_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ext_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.832     1.959    VGA_proc/VGA_Logic/clocking/clka
    SLICE_X36Y46         FDRE                                         r  VGA_proc/VGA_Logic/clocking/system_clk_divider_counter_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    VGA_proc/VGA_Logic/clocking/system_clk_divider_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.554    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ext_clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7    Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7    Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  ext_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y37    Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y46   VGA_proc/VGA_Logic/clocking/system_clk_divider_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y46   VGA_proc/VGA_Logic/clocking/system_clk_tog_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y37    Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y37    Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46   VGA_proc/VGA_Logic/clocking/system_clk_divider_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46   VGA_proc/VGA_Logic/clocking/system_clk_divider_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46   VGA_proc/VGA_Logic/clocking/system_clk_tog_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46   VGA_proc/VGA_Logic/clocking/system_clk_tog_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y37    Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y37    Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46   VGA_proc/VGA_Logic/clocking/system_clk_divider_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46   VGA_proc/VGA_Logic/clocking/system_clk_divider_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46   VGA_proc/VGA_Logic/clocking/system_clk_tog_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46   VGA_proc/VGA_Logic/clocking/system_clk_tog_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           173 Endpoints
Min Delay           173 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_proc/VGA_Logic/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.112ns  (logic 4.544ns (40.899%)  route 6.567ns (59.101%))
  Logic Levels:           6  (FDRE=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE                         0.000     0.000 r  VGA_proc/VGA_Logic/v_count_reg[4]/C
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA_proc/VGA_Logic/v_count_reg[4]/Q
                         net (fo=29, routed)          1.310     1.828    VGA_proc/VGA_Logic/sel0[0]
    SLICE_X10Y39         LUT6 (Prop_lut6_I4_O)        0.124     1.952 r  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.656     2.608    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_35_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124     2.732 f  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           1.043     3.775    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_19_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.899 f  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.807     4.706    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.830 r  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           2.752     7.581    vgaBlue_OBUF[2]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.112 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.112    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_proc/VGA_Logic/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.737ns  (logic 4.516ns (42.064%)  route 6.221ns (57.936%))
  Logic Levels:           6  (FDRE=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE                         0.000     0.000 r  VGA_proc/VGA_Logic/v_count_reg[4]/C
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA_proc/VGA_Logic/v_count_reg[4]/Q
                         net (fo=29, routed)          1.310     1.828    VGA_proc/VGA_Logic/sel0[0]
    SLICE_X10Y39         LUT6 (Prop_lut6_I4_O)        0.124     1.952 r  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.656     2.608    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_35_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124     2.732 f  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           1.043     3.775    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_19_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.899 f  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.807     4.706    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.830 r  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           2.405     7.235    vgaBlue_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    10.737 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.737    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_proc/VGA_Logic/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.632ns  (logic 4.543ns (42.732%)  route 6.088ns (57.268%))
  Logic Levels:           6  (FDRE=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE                         0.000     0.000 r  VGA_proc/VGA_Logic/v_count_reg[4]/C
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA_proc/VGA_Logic/v_count_reg[4]/Q
                         net (fo=29, routed)          1.310     1.828    VGA_proc/VGA_Logic/sel0[0]
    SLICE_X10Y39         LUT6 (Prop_lut6_I4_O)        0.124     1.952 r  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.656     2.608    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_35_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124     2.732 f  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           1.043     3.775    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_19_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.899 f  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.807     4.706    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.830 r  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           2.273     7.102    vgaBlue_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.632 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.632    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_proc/VGA_Logic/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.610ns  (logic 4.533ns (42.720%)  route 6.078ns (57.280%))
  Logic Levels:           6  (FDRE=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE                         0.000     0.000 r  VGA_proc/VGA_Logic/v_count_reg[4]/C
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA_proc/VGA_Logic/v_count_reg[4]/Q
                         net (fo=29, routed)          1.310     1.828    VGA_proc/VGA_Logic/sel0[0]
    SLICE_X10Y39         LUT6 (Prop_lut6_I4_O)        0.124     1.952 r  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.656     2.608    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_35_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124     2.732 f  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           1.043     3.775    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_19_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.899 f  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.807     4.706    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.830 r  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           2.262     7.092    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    10.610 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.610    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_proc/VGA_Logic/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.475ns  (logic 4.538ns (43.321%)  route 5.937ns (56.679%))
  Logic Levels:           6  (FDRE=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE                         0.000     0.000 r  VGA_proc/VGA_Logic/v_count_reg[4]/C
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA_proc/VGA_Logic/v_count_reg[4]/Q
                         net (fo=29, routed)          1.310     1.828    VGA_proc/VGA_Logic/sel0[0]
    SLICE_X10Y39         LUT6 (Prop_lut6_I4_O)        0.124     1.952 r  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.656     2.608    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_35_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124     2.732 f  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           1.043     3.775    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_19_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.899 f  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.807     4.706    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.830 r  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           2.122     6.951    vgaBlue_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    10.475 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.475    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_proc/VGA_Logic/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.324ns  (logic 4.539ns (43.961%)  route 5.786ns (56.039%))
  Logic Levels:           6  (FDRE=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE                         0.000     0.000 r  VGA_proc/VGA_Logic/v_count_reg[4]/C
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA_proc/VGA_Logic/v_count_reg[4]/Q
                         net (fo=29, routed)          1.310     1.828    VGA_proc/VGA_Logic/sel0[0]
    SLICE_X10Y39         LUT6 (Prop_lut6_I4_O)        0.124     1.952 r  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.656     2.608    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_35_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124     2.732 f  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           1.043     3.775    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_19_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.899 f  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.807     4.706    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.830 r  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           1.970     6.800    vgaBlue_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.525    10.324 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.324    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_proc/VGA_Logic/V_sync_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            vsync_sig
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.121ns  (logic 3.959ns (64.686%)  route 2.162ns (35.314%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDSE                         0.000     0.000 r  VGA_proc/VGA_Logic/V_sync_reg/C
    SLICE_X9Y38          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  VGA_proc/VGA_Logic/V_sync_reg/Q
                         net (fo=1, routed)           2.162     2.618    vsync_sig_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503     6.121 r  vsync_sig_OBUF_inst/O
                         net (fo=0)                   0.000     6.121    vsync_sig
    R19                                                               r  vsync_sig (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_proc/VGA_Logic/H_sync_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            hsync_sig
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.048ns  (logic 4.015ns (66.383%)  route 2.033ns (33.617%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDSE                         0.000     0.000 r  VGA_proc/VGA_Logic/H_sync_reg/C
    SLICE_X6Y36          FDSE (Prop_fdse_C_Q)         0.518     0.518 r  VGA_proc/VGA_Logic/H_sync_reg/Q
                         net (fo=1, routed)           2.033     2.551    hsync_sig_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     6.048 r  hsync_sig_OBUF_inst/O
                         net (fo=0)                   0.000     6.048    hsync_sig
    P19                                                               r  hsync_sig (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_proc/VGA_Logic/v_count_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_proc/VGA_Logic/V_sync_reg/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.268ns  (logic 1.014ns (19.247%)  route 4.254ns (80.753%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE                         0.000     0.000 r  VGA_proc/VGA_Logic/v_count_reg[16]/C
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA_proc/VGA_Logic/v_count_reg[16]/Q
                         net (fo=4, routed)           1.017     1.535    VGA_proc/VGA_Logic/v_count_reg_n_0_[16]
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124     1.659 f  VGA_proc/VGA_Logic/V_sync_i_12/O
                         net (fo=1, routed)           0.639     2.298    VGA_proc/VGA_Logic/V_sync_i_12_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I0_O)        0.124     2.422 f  VGA_proc/VGA_Logic/V_sync_i_8/O
                         net (fo=1, routed)           0.960     3.382    VGA_proc/VGA_Logic/V_sync_i_8_n_0
    SLICE_X10Y39         LUT5 (Prop_lut5_I4_O)        0.124     3.506 r  VGA_proc/VGA_Logic/V_sync_i_3/O
                         net (fo=2, routed)           0.840     4.346    VGA_proc/VGA_Logic/V_sync_i_3_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I0_O)        0.124     4.470 r  VGA_proc/VGA_Logic/V_sync_i_1/O
                         net (fo=1, routed)           0.798     5.268    VGA_proc/VGA_Logic/V_sync6_out
    SLICE_X9Y38          FDSE                                         r  VGA_proc/VGA_Logic/V_sync_reg/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_proc/VGA_Logic/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_proc/VGA_Logic/H_sync_reg/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.221ns  (logic 0.976ns (18.695%)  route 4.245ns (81.305%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE                         0.000     0.000 r  VGA_proc/VGA_Logic/h_count_reg[8]/C
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  VGA_proc/VGA_Logic/h_count_reg[8]/Q
                         net (fo=7, routed)           1.391     1.847    VGA_proc/VGA_Logic/pixelx_sig[8]
    SLICE_X5Y38          LUT4 (Prop_lut4_I1_O)        0.124     1.971 f  VGA_proc/VGA_Logic/H_sync_i_12/O
                         net (fo=1, routed)           0.799     2.770    VGA_proc/VGA_Logic/H_sync_i_12_n_0
    SLICE_X5Y37          LUT5 (Prop_lut5_I4_O)        0.124     2.894 f  VGA_proc/VGA_Logic/H_sync_i_7/O
                         net (fo=1, routed)           0.808     3.702    VGA_proc/VGA_Logic/H_sync_i_7_n_0
    SLICE_X5Y36          LUT5 (Prop_lut5_I3_O)        0.124     3.826 r  VGA_proc/VGA_Logic/H_sync_i_3/O
                         net (fo=3, routed)           0.667     4.493    VGA_proc/VGA_Logic/H_sync_i_3_n_0
    SLICE_X6Y36          LUT5 (Prop_lut5_I0_O)        0.148     4.641 r  VGA_proc/VGA_Logic/H_sync_i_1/O
                         net (fo=1, routed)           0.580     5.221    VGA_proc/VGA_Logic/H_sync_i_1_n_0
    SLICE_X6Y36          FDSE                                         r  VGA_proc/VGA_Logic/H_sync_reg/S
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_proc/VGA_Logic/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_proc/VGA_Logic/v_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.525%)  route 0.179ns (49.475%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE                         0.000     0.000 r  VGA_proc/VGA_Logic/v_count_reg[0]/C
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  VGA_proc/VGA_Logic/v_count_reg[0]/Q
                         net (fo=5, routed)           0.179     0.320    VGA_proc/VGA_Logic/v_count_reg_n_0_[0]
    SLICE_X9Y36          LUT1 (Prop_lut1_I0_O)        0.042     0.362 r  VGA_proc/VGA_Logic/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.362    VGA_proc/VGA_Logic/v_count[0]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  VGA_proc/VGA_Logic/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_proc/VGA_Logic/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_proc/VGA_Logic/h_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE                         0.000     0.000 r  VGA_proc/VGA_Logic/h_count_reg[0]/C
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  VGA_proc/VGA_Logic/h_count_reg[0]/Q
                         net (fo=4, routed)           0.179     0.320    VGA_proc/VGA_Logic/h_count_reg_n_0_[0]
    SLICE_X5Y35          LUT1 (Prop_lut1_I0_O)        0.042     0.362 r  VGA_proc/VGA_Logic/h_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.362    VGA_proc/VGA_Logic/h_count[0]
    SLICE_X5Y35          FDRE                                         r  VGA_proc/VGA_Logic/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_proc/VGA_Logic/hsync_sig_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_proc/VGA_Logic/prev_hsync_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.164ns (45.230%)  route 0.199ns (54.770%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE                         0.000     0.000 r  VGA_proc/VGA_Logic/hsync_sig_reg/C
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VGA_proc/VGA_Logic/hsync_sig_reg/Q
                         net (fo=5, routed)           0.199     0.363    VGA_proc/VGA_Logic/hsync_sig_0
    SLICE_X9Y39          FDRE                                         r  VGA_proc/VGA_Logic/prev_hsync_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_proc/VGA_Logic/h_count_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_proc/VGA_Logic/h_count_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE                         0.000     0.000 r  VGA_proc/VGA_Logic/h_count_reg[27]/C
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA_proc/VGA_Logic/h_count_reg[27]/Q
                         net (fo=3, routed)           0.134     0.275    VGA_proc/VGA_Logic/h_count_reg_n_0_[27]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  VGA_proc/VGA_Logic/h_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    VGA_proc/VGA_Logic/h_count_reg[28]_i_1_n_5
    SLICE_X4Y39          FDRE                                         r  VGA_proc/VGA_Logic/h_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_proc/VGA_Logic/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_proc/VGA_Logic/h_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE                         0.000     0.000 r  VGA_proc/VGA_Logic/h_count_reg[7]/C
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA_proc/VGA_Logic/h_count_reg[7]/Q
                         net (fo=7, routed)           0.134     0.275    VGA_proc/VGA_Logic/pixelx_sig[7]
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  VGA_proc/VGA_Logic/h_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    VGA_proc/VGA_Logic/h_count_reg[8]_i_1_n_5
    SLICE_X4Y34          FDRE                                         r  VGA_proc/VGA_Logic/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_proc/VGA_Logic/h_count_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_proc/VGA_Logic/h_count_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE                         0.000     0.000 r  VGA_proc/VGA_Logic/h_count_reg[31]/C
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA_proc/VGA_Logic/h_count_reg[31]/Q
                         net (fo=3, routed)           0.134     0.275    VGA_proc/VGA_Logic/h_count_reg_n_0_[31]
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  VGA_proc/VGA_Logic/h_count_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.386    VGA_proc/VGA_Logic/h_count_reg[31]_i_2_n_5
    SLICE_X4Y40          FDRE                                         r  VGA_proc/VGA_Logic/h_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_proc/VGA_Logic/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_proc/VGA_Logic/h_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE                         0.000     0.000 r  VGA_proc/VGA_Logic/h_count_reg[3]/C
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA_proc/VGA_Logic/h_count_reg[3]/Q
                         net (fo=3, routed)           0.134     0.275    VGA_proc/VGA_Logic/h_count_reg_n_0_[3]
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  VGA_proc/VGA_Logic/h_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    VGA_proc/VGA_Logic/h_count_reg[4]_i_1_n_5
    SLICE_X4Y33          FDRE                                         r  VGA_proc/VGA_Logic/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_proc/VGA_Logic/hsync_sig_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_proc/VGA_Logic/hsync_sig_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.209ns (52.711%)  route 0.188ns (47.289%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE                         0.000     0.000 r  VGA_proc/VGA_Logic/hsync_sig_reg/C
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VGA_proc/VGA_Logic/hsync_sig_reg/Q
                         net (fo=5, routed)           0.188     0.352    VGA_proc/VGA_Logic/hsync_sig_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.045     0.397 r  VGA_proc/VGA_Logic/hsync_sig_i_1/O
                         net (fo=1, routed)           0.000     0.397    VGA_proc/VGA_Logic/hsync_sig_i_1_n_0
    SLICE_X10Y36         FDRE                                         r  VGA_proc/VGA_Logic/hsync_sig_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_proc/VGA_Logic/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_proc/VGA_Logic/h_count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.252ns (63.525%)  route 0.145ns (36.475%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE                         0.000     0.000 r  VGA_proc/VGA_Logic/h_count_reg[11]/C
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA_proc/VGA_Logic/h_count_reg[11]/Q
                         net (fo=4, routed)           0.145     0.286    VGA_proc/VGA_Logic/h_count_reg_n_0_[11]
    SLICE_X4Y35          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.397 r  VGA_proc/VGA_Logic/h_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.397    VGA_proc/VGA_Logic/h_count_reg[12]_i_1_n_5
    SLICE_X4Y35          FDRE                                         r  VGA_proc/VGA_Logic/h_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_proc/VGA_Logic/h_count_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_proc/VGA_Logic/h_count_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.252ns (63.515%)  route 0.145ns (36.485%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE                         0.000     0.000 r  VGA_proc/VGA_Logic/h_count_reg[23]/C
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA_proc/VGA_Logic/h_count_reg[23]/Q
                         net (fo=3, routed)           0.145     0.286    VGA_proc/VGA_Logic/h_count_reg_n_0_[23]
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.397 r  VGA_proc/VGA_Logic/h_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.397    VGA_proc/VGA_Logic/h_count_reg[24]_i_1_n_5
    SLICE_X4Y38          FDRE                                         r  VGA_proc/VGA_Logic/h_count_reg[23]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.376ns  (logic 4.908ns (43.146%)  route 6.468ns (56.854%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ext_clock (IN)
                         net (fo=0)                   0.000     0.000    ext_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ext_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ext_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ext_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.609     5.130    Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      0.882     6.012 r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOADO[30]
                         net (fo=1, routed)           1.311     7.323    VGA_proc/VGA_Logic/douta[30]
    SLICE_X9Y36          LUT5 (Prop_lut5_I2_O)        0.124     7.447 r  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           1.030     8.477    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_33_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124     8.601 f  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.573     9.174    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_17_n_0
    SLICE_X11Y36         LUT5 (Prop_lut5_I4_O)        0.124     9.298 f  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.802    10.100    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I3_O)        0.124    10.224 r  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           2.752    12.976    vgaBlue_OBUF[2]
    D17                  OBUF (Prop_obuf_I_O)         3.530    16.506 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.506    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.002ns  (logic 4.880ns (44.360%)  route 6.122ns (55.640%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ext_clock (IN)
                         net (fo=0)                   0.000     0.000    ext_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ext_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ext_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ext_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.609     5.130    Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      0.882     6.012 r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOADO[30]
                         net (fo=1, routed)           1.311     7.323    VGA_proc/VGA_Logic/douta[30]
    SLICE_X9Y36          LUT5 (Prop_lut5_I2_O)        0.124     7.447 r  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           1.030     8.477    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_33_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124     8.601 f  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.573     9.174    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_17_n_0
    SLICE_X11Y36         LUT5 (Prop_lut5_I4_O)        0.124     9.298 f  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.802    10.100    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I3_O)        0.124    10.224 r  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           2.405    12.629    vgaBlue_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    16.132 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.132    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.896ns  (logic 4.907ns (45.035%)  route 5.989ns (54.965%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ext_clock (IN)
                         net (fo=0)                   0.000     0.000    ext_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ext_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ext_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ext_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.609     5.130    Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      0.882     6.012 r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOADO[30]
                         net (fo=1, routed)           1.311     7.323    VGA_proc/VGA_Logic/douta[30]
    SLICE_X9Y36          LUT5 (Prop_lut5_I2_O)        0.124     7.447 r  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           1.030     8.477    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_33_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124     8.601 f  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.573     9.174    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_17_n_0
    SLICE_X11Y36         LUT5 (Prop_lut5_I4_O)        0.124     9.298 f  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.802    10.100    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I3_O)        0.124    10.224 r  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           2.273    12.497    vgaBlue_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    16.026 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.026    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.875ns  (logic 4.897ns (45.027%)  route 5.978ns (54.973%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ext_clock (IN)
                         net (fo=0)                   0.000     0.000    ext_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ext_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ext_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ext_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.609     5.130    Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      0.882     6.012 r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOADO[30]
                         net (fo=1, routed)           1.311     7.323    VGA_proc/VGA_Logic/douta[30]
    SLICE_X9Y36          LUT5 (Prop_lut5_I2_O)        0.124     7.447 r  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           1.030     8.477    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_33_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124     8.601 f  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.573     9.174    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_17_n_0
    SLICE_X11Y36         LUT5 (Prop_lut5_I4_O)        0.124     9.298 f  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.802    10.100    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I3_O)        0.124    10.224 r  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           2.262    12.486    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    16.005 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.005    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.740ns  (logic 4.902ns (45.643%)  route 5.838ns (54.357%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ext_clock (IN)
                         net (fo=0)                   0.000     0.000    ext_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ext_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ext_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ext_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.609     5.130    Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      0.882     6.012 r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOADO[30]
                         net (fo=1, routed)           1.311     7.323    VGA_proc/VGA_Logic/douta[30]
    SLICE_X9Y36          LUT5 (Prop_lut5_I2_O)        0.124     7.447 r  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           1.030     8.477    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_33_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124     8.601 f  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.573     9.174    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_17_n_0
    SLICE_X11Y36         LUT5 (Prop_lut5_I4_O)        0.124     9.298 f  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.802    10.100    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I3_O)        0.124    10.224 r  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           2.122    12.346    vgaBlue_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    15.870 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.870    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.589ns  (logic 4.903ns (46.299%)  route 5.687ns (53.701%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ext_clock (IN)
                         net (fo=0)                   0.000     0.000    ext_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ext_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ext_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ext_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.609     5.130    Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      0.882     6.012 r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOADO[30]
                         net (fo=1, routed)           1.311     7.323    VGA_proc/VGA_Logic/douta[30]
    SLICE_X9Y36          LUT5 (Prop_lut5_I2_O)        0.124     7.447 r  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           1.030     8.477    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_33_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124     8.601 f  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.573     9.174    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_17_n_0
    SLICE_X11Y36         LUT5 (Prop_lut5_I4_O)        0.124     9.298 f  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.802    10.100    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I3_O)        0.124    10.224 r  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           1.970    12.194    vgaBlue_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.525    15.719 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.719    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.585ns  (logic 1.565ns (60.539%)  route 1.020ns (39.461%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ext_clock (IN)
                         net (fo=0)                   0.000     0.000    ext_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ext_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ext_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ext_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.598     1.481    Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.204     1.685 r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[25]
                         net (fo=1, routed)           0.231     1.917    VGA_proc/VGA_Logic/douta[57]
    SLICE_X9Y37          LUT6 (Prop_lut6_I3_O)        0.045     1.962 f  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.209     2.171    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_13_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I5_O)        0.045     2.216 r  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.056     2.272    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I1_O)        0.045     2.317 r  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           0.523     2.840    vgaBlue_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         1.226     4.066 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.066    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.653ns  (logic 1.564ns (58.945%)  route 1.089ns (41.055%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ext_clock (IN)
                         net (fo=0)                   0.000     0.000    ext_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ext_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ext_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ext_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.598     1.481    Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.204     1.685 r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[25]
                         net (fo=1, routed)           0.231     1.917    VGA_proc/VGA_Logic/douta[57]
    SLICE_X9Y37          LUT6 (Prop_lut6_I3_O)        0.045     1.962 f  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.209     2.171    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_13_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I5_O)        0.045     2.216 r  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.056     2.272    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I1_O)        0.045     2.317 r  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           0.593     2.910    vgaBlue_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     4.135 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.135    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.698ns  (logic 1.559ns (57.786%)  route 1.139ns (42.214%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ext_clock (IN)
                         net (fo=0)                   0.000     0.000    ext_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ext_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ext_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ext_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.598     1.481    Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.204     1.685 r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[25]
                         net (fo=1, routed)           0.231     1.917    VGA_proc/VGA_Logic/douta[57]
    SLICE_X9Y37          LUT6 (Prop_lut6_I3_O)        0.045     1.962 f  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.209     2.171    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_13_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I5_O)        0.045     2.216 r  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.056     2.272    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I1_O)        0.045     2.317 r  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           0.642     2.959    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     4.179 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.179    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.728ns  (logic 1.569ns (57.524%)  route 1.159ns (42.476%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ext_clock (IN)
                         net (fo=0)                   0.000     0.000    ext_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ext_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ext_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ext_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.598     1.481    Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.204     1.685 r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[25]
                         net (fo=1, routed)           0.231     1.917    VGA_proc/VGA_Logic/douta[57]
    SLICE_X9Y37          LUT6 (Prop_lut6_I3_O)        0.045     1.962 f  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.209     2.171    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_13_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I5_O)        0.045     2.216 r  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.056     2.272    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I1_O)        0.045     2.317 r  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           0.662     2.979    vgaBlue_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     4.209 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.209    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.741ns  (logic 1.543ns (56.289%)  route 1.198ns (43.711%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ext_clock (IN)
                         net (fo=0)                   0.000     0.000    ext_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ext_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ext_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ext_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.598     1.481    Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.204     1.685 r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[25]
                         net (fo=1, routed)           0.231     1.917    VGA_proc/VGA_Logic/douta[57]
    SLICE_X9Y37          LUT6 (Prop_lut6_I3_O)        0.045     1.962 f  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.209     2.171    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_13_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I5_O)        0.045     2.216 r  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.056     2.272    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I1_O)        0.045     2.317 r  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           0.701     3.018    vgaBlue_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         1.204     4.222 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.222    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.931ns  (logic 1.570ns (53.585%)  route 1.360ns (46.415%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ext_clock (IN)
                         net (fo=0)                   0.000     0.000    ext_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ext_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ext_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ext_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.598     1.481    Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.204     1.685 r  Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[25]
                         net (fo=1, routed)           0.231     1.917    VGA_proc/VGA_Logic/douta[57]
    SLICE_X9Y37          LUT6 (Prop_lut6_I3_O)        0.045     1.962 f  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.209     2.171    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_13_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I5_O)        0.045     2.216 r  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.056     2.272    VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I1_O)        0.045     2.317 r  VGA_proc/VGA_Logic/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           0.864     3.181    vgaBlue_OBUF[2]
    D17                  OBUF (Prop_obuf_I_O)         1.231     4.412 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.412    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------





