

================================================================
== Vitis HLS Report for 'llama_layer'
================================================================
* Date:           Thu Oct  2 22:23:59 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.906 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+---------------------------------------+----------+----------+-----------+-----------+----------+----------+------------------------------------------------+
        |                                                   |                                       |   Latency (cycles)  |   Latency (absolute)  |       Interval      |                    Pipeline                    |
        |                      Instance                     |                 Module                |    min   |    max   |    min    |    max    |    min   |    max   |                      Type                      |
        +---------------------------------------------------+---------------------------------------+----------+----------+-----------+-----------+----------+----------+------------------------------------------------+
        |grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390   |llama_layer_Pipeline_VITIS_LOOP_100_1  |       770|       770|   3.080 us|   3.080 us|       769|       769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429    |llama_layer_Pipeline_VITIS_LOOP_19_1   |       772|       772|   3.088 us|   3.088 us|       769|       769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466   |llama_layer_Pipeline_VITIS_LOOP_19_13  |       772|       772|   3.088 us|   3.088 us|       769|       769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503    |llama_layer_Pipeline_VITIS_LOOP_27_2   |       774|       774|   3.096 us|   3.096 us|       769|       769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575   |llama_layer_Pipeline_VITIS_LOOP_124_2  |       771|       771|   3.084 us|   3.084 us|       769|       769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_kernel_mhsa_1_fu_643                           |kernel_mhsa_1                          |         ?|         ?|          ?|          ?|         ?|         ?|                                        dataflow|
        |grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725   |llama_layer_Pipeline_VITIS_LOOP_132_3  |       772|       772|   3.088 us|   3.088 us|       769|       769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780   |llama_layer_Pipeline_VITIS_LOOP_19_11  |       772|       772|   3.088 us|   3.088 us|       769|       769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801   |llama_layer_Pipeline_VITIS_LOOP_27_22  |       774|       774|   3.096 us|   3.096 us|       769|       769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_FFN_1_fu_841                                   |FFN_1                                  |  21241426|  21241426|  84.966 ms|  84.966 ms|  21241427|  21241427|                                        dataflow|
        |grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898   |llama_layer_Pipeline_VITIS_LOOP_144_4  |       772|       772|   3.088 us|   3.088 us|       769|       769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982   |llama_layer_Pipeline_VITIS_LOOP_150_5  |       770|       770|   3.080 us|   3.080 us|       769|       769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021  |llama_layer_Pipeline_VITIS_LOOP_27_24  |       774|       774|   3.096 us|   3.096 us|       769|       769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_matmul_1_fu_1093                               |matmul_1                               |    590629|    590629|   2.363 ms|   2.363 ms|    590604|    590604|                                        dataflow|
        +---------------------------------------------------+---------------------------------------+----------+----------+-----------+-----------+----------+----------+------------------------------------------------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LAYER_LOOP  |        ?|        ?|         ?|          -|          -|    12|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      981|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |      279|     96|    52411|    76924|    11|
|Memory               |       32|      -|      512|     1552|     0|
|Multiplexer          |        -|      -|        0|     4680|     -|
|Register             |        -|      -|     1647|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |      311|     96|    54570|    84137|    11|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       12|      2|        3|        9|     1|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        4|     ~0|        1|        3|    ~0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+---------------------------------------+---------+----+-------+-------+-----+
    |                      Instance                     |                 Module                | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +---------------------------------------------------+---------------------------------------+---------+----+-------+-------+-----+
    |grp_FFN_1_fu_841                                   |FFN_1                                  |        0|   9|   2931|   5461|    3|
    |control_r_s_axi_U                                  |control_r_s_axi                        |        0|   0|    380|    680|    0|
    |control_s_axi_U                                    |control_s_axi                          |        0|   0|     74|    104|    0|
    |fadd_32ns_32ns_32_1_primitive_dsp_1_U1778          |fadd_32ns_32ns_32_1_primitive_dsp_1    |        0|   1|      0|      0|    0|
    |fdiv_32ns_32ns_32_11_no_dsp_1_U1779                |fdiv_32ns_32ns_32_11_no_dsp_1          |        0|   0|      0|      0|    0|
    |fmul_32ns_32ns_32_1_primitive_dsp_1_U1781          |fmul_32ns_32ns_32_1_primitive_dsp_1    |        0|   1|      0|      0|    0|
    |fmul_32ns_32ns_32_1_primitive_dsp_1_U1782          |fmul_32ns_32ns_32_1_primitive_dsp_1    |        0|   1|      0|      0|    0|
    |fsqrt_32ns_32ns_32_15_no_dsp_1_U1780               |fsqrt_32ns_32ns_32_15_no_dsp_1         |        0|   0|      0|      0|    0|
    |gmem0_m_axi_U                                      |gmem0_m_axi                            |        8|   0|   2769|   1746|    0|
    |gmem1_m_axi_U                                      |gmem1_m_axi                            |        1|   0|   1518|    988|    0|
    |gmem2_m_axi_U                                      |gmem2_m_axi                            |        8|   0|   1266|    759|    0|
    |gmem3_m_axi_U                                      |gmem3_m_axi                            |        9|   0|   2784|   1747|    0|
    |gmem4_m_axi_U                                      |gmem4_m_axi                            |        9|   0|   2784|   1747|    0|
    |grp_kernel_mhsa_1_fu_643                           |kernel_mhsa_1                          |      227|  75|  33573|  55864|    8|
    |grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390   |llama_layer_Pipeline_VITIS_LOOP_100_1  |        0|   0|     23|     53|    0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575   |llama_layer_Pipeline_VITIS_LOOP_124_2  |        0|   0|     67|    210|    0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725   |llama_layer_Pipeline_VITIS_LOOP_132_3  |        0|   1|    149|    217|    0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898   |llama_layer_Pipeline_VITIS_LOOP_144_4  |        0|   1|    150|    318|    0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982   |llama_layer_Pipeline_VITIS_LOOP_150_5  |        0|   0|     17|    213|    0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429    |llama_layer_Pipeline_VITIS_LOOP_19_1   |        0|   1|     96|    317|    0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780   |llama_layer_Pipeline_VITIS_LOOP_19_11  |        0|   1|     95|    253|    0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466   |llama_layer_Pipeline_VITIS_LOOP_19_13  |        0|   1|     96|    317|    0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503    |llama_layer_Pipeline_VITIS_LOOP_27_2   |        0|   2|    224|    225|    0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801   |llama_layer_Pipeline_VITIS_LOOP_27_22  |        0|   0|    273|    345|    0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021  |llama_layer_Pipeline_VITIS_LOOP_27_24  |        0|   0|    224|    353|    0|
    |grp_matmul_1_fu_1093                               |matmul_1                               |       17|   2|   2918|   5007|    0|
    +---------------------------------------------------+---------------------------------------+---------+----+-------+-------+-----+
    |Total                                              |                                       |      279|  96|  52411|  76924|   11|
    +---------------------------------------------------+---------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------------------+--------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |                 Memory                 |             Module             | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------------------+--------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |current_token_U                         |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |current_token_19_U                      |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |current_token_20_U                      |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |current_token_21_U                      |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |current_token_22_U                      |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |current_token_23_U                      |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |current_token_24_U                      |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |current_token_25_U                      |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |current_token_26_U                      |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |current_token_27_U                      |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |p_ZZ11llama_layerE13current_token_10_U  |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |p_ZZ11llama_layerE13current_token_11_U  |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |p_ZZ11llama_layerE13current_token_12_U  |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |p_ZZ11llama_layerE13current_token_13_U  |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |p_ZZ11llama_layerE13current_token_14_U  |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |p_ZZ11llama_layerE13current_token_15_U  |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |norm_output_U                           |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |norm_output_35_U                        |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |norm_output_36_U                        |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |norm_output_37_U                        |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |norm_output_38_U                        |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |norm_output_39_U                        |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |norm_output_40_U                        |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |norm_output_41_U                        |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |norm_output_42_U                        |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |norm_output_43_U                        |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |p_ZZ11llama_layerE11norm_output_10_U    |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |p_ZZ11llama_layerE11norm_output_11_U    |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |p_ZZ11llama_layerE11norm_output_12_U    |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |p_ZZ11llama_layerE11norm_output_13_U    |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |p_ZZ11llama_layerE11norm_output_14_U    |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |p_ZZ11llama_layerE11norm_output_15_U    |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |layer_output_U                          |layer_output_RAM_AUTO_1R1W      |        0|  32|  97|    0|    96|   32|     1|         3072|
    |layer_output_28_U                       |layer_output_RAM_AUTO_1R1W      |        0|  32|  97|    0|    96|   32|     1|         3072|
    |layer_output_29_U                       |layer_output_RAM_AUTO_1R1W      |        0|  32|  97|    0|    96|   32|     1|         3072|
    |layer_output_30_U                       |layer_output_RAM_AUTO_1R1W      |        0|  32|  97|    0|    96|   32|     1|         3072|
    |layer_output_31_U                       |layer_output_RAM_AUTO_1R1W      |        0|  32|  97|    0|    96|   32|     1|         3072|
    |layer_output_32_U                       |layer_output_RAM_AUTO_1R1W      |        0|  32|  97|    0|    96|   32|     1|         3072|
    |layer_output_33_U                       |layer_output_RAM_AUTO_1R1W      |        0|  32|  97|    0|    96|   32|     1|         3072|
    |layer_output_34_U                       |layer_output_RAM_AUTO_1R1W      |        0|  32|  97|    0|    96|   32|     1|         3072|
    |ffn_input_U                             |layer_output_RAM_AUTO_1R1W      |        0|  32|  97|    0|    96|   32|     1|         3072|
    |ffn_input_44_U                          |layer_output_RAM_AUTO_1R1W      |        0|  32|  97|    0|    96|   32|     1|         3072|
    |ffn_input_45_U                          |layer_output_RAM_AUTO_1R1W      |        0|  32|  97|    0|    96|   32|     1|         3072|
    |ffn_input_46_U                          |layer_output_RAM_AUTO_1R1W      |        0|  32|  97|    0|    96|   32|     1|         3072|
    |ffn_input_47_U                          |layer_output_RAM_AUTO_1R1W      |        0|  32|  97|    0|    96|   32|     1|         3072|
    |ffn_input_48_U                          |layer_output_RAM_AUTO_1R1W      |        0|  32|  97|    0|    96|   32|     1|         3072|
    |ffn_input_49_U                          |layer_output_RAM_AUTO_1R1W      |        0|  32|  97|    0|    96|   32|     1|         3072|
    |ffn_input_50_U                          |layer_output_RAM_AUTO_1R1W      |        0|  32|  97|    0|    96|   32|     1|         3072|
    +----------------------------------------+--------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                                   |                                |       32| 512|1552|    0|  3072| 1536|    48|        98304|
    +----------------------------------------+--------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln107_1_fu_1250_p2                     |         +|   0|  0|  29|          29|          26|
    |add_ln107_fu_1244_p2                       |         +|   0|  0|   6|           4|           1|
    |add_ln27_fu_1470_p2                        |         +|   0|  0|  64|          64|          29|
    |add_ln37_1_fu_1378_p2                      |         +|   0|  0|  29|          29|          24|
    |add_ln37_2_fu_1387_p2                      |         +|   0|  0|  64|          64|          64|
    |add_ln37_fu_1282_p2                        |         +|   0|  0|  64|          64|          64|
    |add_ln47_fu_1315_p2                        |         +|   0|  0|  29|          29|          12|
    |add_ln48_fu_1329_p2                        |         +|   0|  0|  29|          29|          22|
    |add_ln49_fu_1343_p2                        |         +|   0|  0|  29|          29|          23|
    |add_ln50_fu_1357_p2                        |         +|   0|  0|  29|          29|          23|
    |add_ln52_fu_1416_p2                        |         +|   0|  0|  29|          29|          24|
    |add_ln53_fu_1431_p2                        |         +|   0|  0|  29|          29|          25|
    |add_ln54_fu_1446_p2                        |         +|   0|  0|  29|          29|          25|
    |lm_head_weight_fu_1499_p2                  |         +|   0|  0|  64|          64|          29|
    |w1_fu_1425_p2                              |         +|   0|  0|  64|          64|          64|
    |w2_fu_1440_p2                              |         +|   0|  0|  64|          64|          64|
    |w3_fu_1455_p2                              |         +|   0|  0|  64|          64|          64|
    |wk_fu_1338_p2                              |         +|   0|  0|  64|          64|          64|
    |wo_fu_1366_p2                              |         +|   0|  0|  64|          64|          64|
    |wq_fu_1324_p2                              |         +|   0|  0|  64|          64|          64|
    |wv_fu_1352_p2                              |         +|   0|  0|  64|          64|          64|
    |icmp_ln107_fu_1256_p2                      |      icmp|   0|  0|   2|           4|           4|
    |ap_block_state42_io                        |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_FFN_1_fu_841_ap_ready          |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_kernel_mhsa_1_fu_643_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_matmul_1_fu_1093_ap_ready      |        or|   0|  0|   2|           1|           1|
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                      |          |   0|  0| 981|         977|         847|
    +-------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |                      Name                     | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                      |   85|        161|    1|        161|
    |current_token_19_address0                      |   24|          8|    6|         48|
    |current_token_19_address1                      |   24|          5|    6|         30|
    |current_token_19_ce0                           |    3|          8|    1|          8|
    |current_token_19_ce1                           |    3|          5|    1|          5|
    |current_token_19_d1                            |   96|          5|   32|        160|
    |current_token_19_we1                           |    3|          5|    1|          5|
    |current_token_20_address0                      |   24|          8|    6|         48|
    |current_token_20_address1                      |   24|          5|    6|         30|
    |current_token_20_ce0                           |    3|          8|    1|          8|
    |current_token_20_ce1                           |    3|          5|    1|          5|
    |current_token_20_d1                            |   96|          5|   32|        160|
    |current_token_20_we1                           |    3|          5|    1|          5|
    |current_token_21_address0                      |   24|          8|    6|         48|
    |current_token_21_address1                      |   24|          5|    6|         30|
    |current_token_21_ce0                           |    3|          8|    1|          8|
    |current_token_21_ce1                           |    3|          5|    1|          5|
    |current_token_21_d1                            |   96|          5|   32|        160|
    |current_token_21_we1                           |    3|          5|    1|          5|
    |current_token_22_address0                      |   24|          8|    6|         48|
    |current_token_22_address1                      |   24|          5|    6|         30|
    |current_token_22_ce0                           |    3|          8|    1|          8|
    |current_token_22_ce1                           |    3|          5|    1|          5|
    |current_token_22_d1                            |   96|          5|   32|        160|
    |current_token_22_we1                           |    3|          5|    1|          5|
    |current_token_23_address0                      |   24|          8|    6|         48|
    |current_token_23_address1                      |   24|          5|    6|         30|
    |current_token_23_ce0                           |    3|          8|    1|          8|
    |current_token_23_ce1                           |    3|          5|    1|          5|
    |current_token_23_d1                            |   96|          5|   32|        160|
    |current_token_23_we1                           |    3|          5|    1|          5|
    |current_token_24_address0                      |   24|          8|    6|         48|
    |current_token_24_address1                      |   24|          5|    6|         30|
    |current_token_24_ce0                           |    3|          8|    1|          8|
    |current_token_24_ce1                           |    3|          5|    1|          5|
    |current_token_24_d1                            |   96|          5|   32|        160|
    |current_token_24_we1                           |    3|          5|    1|          5|
    |current_token_25_address0                      |   24|          8|    6|         48|
    |current_token_25_address1                      |   24|          5|    6|         30|
    |current_token_25_ce0                           |    3|          8|    1|          8|
    |current_token_25_ce1                           |    3|          5|    1|          5|
    |current_token_25_d1                            |   96|          5|   32|        160|
    |current_token_25_we1                           |    3|          5|    1|          5|
    |current_token_26_address0                      |   24|          8|    6|         48|
    |current_token_26_address1                      |   24|          5|    6|         30|
    |current_token_26_ce0                           |    3|          8|    1|          8|
    |current_token_26_ce1                           |    3|          5|    1|          5|
    |current_token_26_d1                            |   96|          5|   32|        160|
    |current_token_26_we1                           |    3|          5|    1|          5|
    |current_token_27_address0                      |   24|          8|    6|         48|
    |current_token_27_address1                      |   24|          5|    6|         30|
    |current_token_27_ce0                           |    3|          8|    1|          8|
    |current_token_27_ce1                           |    3|          5|    1|          5|
    |current_token_27_d1                            |   96|          5|   32|        160|
    |current_token_27_we1                           |    3|          5|    1|          5|
    |current_token_address0                         |   24|          8|    6|         48|
    |current_token_address1                         |   24|          5|    6|         30|
    |current_token_ce0                              |    3|          8|    1|          8|
    |current_token_ce1                              |    3|          5|    1|          5|
    |current_token_d1                               |   96|          5|   32|        160|
    |current_token_we1                              |    3|          5|    1|          5|
    |ffn_input_44_address0                          |    8|          3|    7|         21|
    |ffn_input_44_ce0                               |    1|          3|    1|          3|
    |ffn_input_44_we0                               |    1|          2|    1|          2|
    |ffn_input_45_address0                          |    8|          3|    7|         21|
    |ffn_input_45_ce0                               |    1|          3|    1|          3|
    |ffn_input_45_we0                               |    1|          2|    1|          2|
    |ffn_input_46_address0                          |    8|          3|    7|         21|
    |ffn_input_46_ce0                               |    1|          3|    1|          3|
    |ffn_input_46_we0                               |    1|          2|    1|          2|
    |ffn_input_47_address0                          |    8|          3|    7|         21|
    |ffn_input_47_ce0                               |    1|          3|    1|          3|
    |ffn_input_47_we0                               |    1|          2|    1|          2|
    |ffn_input_48_address0                          |    8|          3|    7|         21|
    |ffn_input_48_ce0                               |    1|          3|    1|          3|
    |ffn_input_48_we0                               |    1|          2|    1|          2|
    |ffn_input_49_address0                          |    8|          3|    7|         21|
    |ffn_input_49_ce0                               |    1|          3|    1|          3|
    |ffn_input_49_we0                               |    1|          2|    1|          2|
    |ffn_input_50_address0                          |    8|          3|    7|         21|
    |ffn_input_50_ce0                               |    1|          3|    1|          3|
    |ffn_input_50_we0                               |    1|          2|    1|          2|
    |ffn_input_address0                             |    8|          3|    7|         21|
    |ffn_input_ce0                                  |    1|          3|    1|          3|
    |ffn_input_we0                                  |    1|          2|    1|          2|
    |gmem0_0_ARADDR                                 |  191|          5|   64|        320|
    |gmem0_0_ARLEN                                  |   32|          4|   32|        128|
    |gmem0_0_ARVALID                                |    1|          4|    1|          4|
    |gmem0_0_AWADDR                                 |   64|          3|   64|        192|
    |gmem0_0_AWLEN                                  |   32|          3|   32|         96|
    |gmem0_0_AWVALID                                |    1|          3|    1|          3|
    |gmem0_0_BREADY                                 |    1|          3|    1|          3|
    |gmem0_0_RREADY                                 |    1|          3|    1|          3|
    |gmem0_0_WVALID                                 |    1|          2|    1|          2|
    |gmem0_blk_n_AR                                 |    1|          2|    1|          2|
    |gmem0_blk_n_AW                                 |    1|          2|    1|          2|
    |gmem0_blk_n_B                                  |    1|          2|    1|          2|
    |gmem1_0_AWVALID                                |    1|          2|    1|          2|
    |gmem1_0_BREADY                                 |    1|          2|    1|          2|
    |gmem1_0_WVALID                                 |    1|          2|    1|          2|
    |gmem2_0_ARADDR                                 |  320|         10|   64|        640|
    |gmem2_0_ARLEN                                  |   96|          8|   32|        256|
    |gmem2_0_ARVALID                                |    3|          8|    1|          8|
    |gmem2_0_RREADY                                 |    3|          7|    1|          7|
    |gmem2_blk_n_AR                                 |    1|          2|    1|          2|
    |gmem3_0_ARVALID                                |    1|          2|    1|          2|
    |gmem3_0_AWVALID                                |    1|          2|    1|          2|
    |gmem3_0_BREADY                                 |    1|          2|    1|          2|
    |gmem3_0_RREADY                                 |    1|          2|    1|          2|
    |gmem3_0_WVALID                                 |    1|          2|    1|          2|
    |gmem4_0_ARVALID                                |    1|          2|    1|          2|
    |gmem4_0_AWVALID                                |    1|          2|    1|          2|
    |gmem4_0_BREADY                                 |    1|          2|    1|          2|
    |gmem4_0_RREADY                                 |    1|          2|    1|          2|
    |gmem4_0_WVALID                                 |    1|          2|    1|          2|
    |grp_fu_1140_p0                                 |   32|          4|   32|        128|
    |grp_fu_1140_p1                                 |   32|          2|   32|         64|
    |grp_fu_1140_p2                                 |   32|          2|   32|         64|
    |grp_fu_1690_p0                                 |   32|          2|   32|         64|
    |grp_fu_1690_p1                                 |   32|          2|   32|         64|
    |grp_fu_1694_p0                                 |   32|          2|   32|         64|
    |grp_fu_1694_p1                                 |   32|          2|   32|         64|
    |layer_fu_312                                   |    8|          2|    4|          8|
    |layer_output_28_address0                       |   24|          5|    7|         35|
    |layer_output_28_ce0                            |    3|          5|    1|          5|
    |layer_output_28_we0                            |    1|          2|    1|          2|
    |layer_output_29_address0                       |   24|          5|    7|         35|
    |layer_output_29_ce0                            |    3|          5|    1|          5|
    |layer_output_29_we0                            |    1|          2|    1|          2|
    |layer_output_30_address0                       |   24|          5|    7|         35|
    |layer_output_30_ce0                            |    3|          5|    1|          5|
    |layer_output_30_we0                            |    1|          2|    1|          2|
    |layer_output_31_address0                       |   24|          5|    7|         35|
    |layer_output_31_ce0                            |    3|          5|    1|          5|
    |layer_output_31_we0                            |    1|          2|    1|          2|
    |layer_output_32_address0                       |   24|          5|    7|         35|
    |layer_output_32_ce0                            |    3|          5|    1|          5|
    |layer_output_32_we0                            |    1|          2|    1|          2|
    |layer_output_33_address0                       |   24|          5|    7|         35|
    |layer_output_33_ce0                            |    3|          5|    1|          5|
    |layer_output_33_we0                            |    1|          2|    1|          2|
    |layer_output_34_address0                       |   24|          5|    7|         35|
    |layer_output_34_ce0                            |    3|          5|    1|          5|
    |layer_output_34_we0                            |    1|          2|    1|          2|
    |layer_output_address0                          |   24|          5|    7|         35|
    |layer_output_ce0                               |    3|          5|    1|          5|
    |layer_output_we0                               |    1|          2|    1|          2|
    |norm_output_35_address0                        |    8|          4|    6|         24|
    |norm_output_35_address1                        |    8|          4|    6|         24|
    |norm_output_35_ce0                             |    1|          4|    1|          4|
    |norm_output_35_ce1                             |    1|          4|    1|          4|
    |norm_output_35_d1                              |   32|          4|   32|        128|
    |norm_output_35_we1                             |    1|          4|    1|          4|
    |norm_output_36_address0                        |    8|          4|    6|         24|
    |norm_output_36_address1                        |    8|          4|    6|         24|
    |norm_output_36_ce0                             |    1|          4|    1|          4|
    |norm_output_36_ce1                             |    1|          4|    1|          4|
    |norm_output_36_d1                              |   32|          4|   32|        128|
    |norm_output_36_we1                             |    1|          4|    1|          4|
    |norm_output_37_address0                        |    8|          4|    6|         24|
    |norm_output_37_address1                        |    8|          4|    6|         24|
    |norm_output_37_ce0                             |    1|          4|    1|          4|
    |norm_output_37_ce1                             |    1|          4|    1|          4|
    |norm_output_37_d1                              |   32|          4|   32|        128|
    |norm_output_37_we1                             |    1|          4|    1|          4|
    |norm_output_38_address0                        |    8|          4|    6|         24|
    |norm_output_38_address1                        |    8|          4|    6|         24|
    |norm_output_38_ce0                             |    1|          4|    1|          4|
    |norm_output_38_ce1                             |    1|          4|    1|          4|
    |norm_output_38_d1                              |   32|          4|   32|        128|
    |norm_output_38_we1                             |    1|          4|    1|          4|
    |norm_output_39_address0                        |    8|          4|    6|         24|
    |norm_output_39_address1                        |    8|          4|    6|         24|
    |norm_output_39_ce0                             |    1|          4|    1|          4|
    |norm_output_39_ce1                             |    1|          4|    1|          4|
    |norm_output_39_d1                              |   32|          4|   32|        128|
    |norm_output_39_we1                             |    1|          4|    1|          4|
    |norm_output_40_address0                        |    8|          4|    6|         24|
    |norm_output_40_address1                        |    8|          4|    6|         24|
    |norm_output_40_ce0                             |    1|          4|    1|          4|
    |norm_output_40_ce1                             |    1|          4|    1|          4|
    |norm_output_40_d1                              |   32|          4|   32|        128|
    |norm_output_40_we1                             |    1|          4|    1|          4|
    |norm_output_41_address0                        |    8|          4|    6|         24|
    |norm_output_41_address1                        |    8|          4|    6|         24|
    |norm_output_41_ce0                             |    1|          4|    1|          4|
    |norm_output_41_ce1                             |    1|          4|    1|          4|
    |norm_output_41_d1                              |   32|          4|   32|        128|
    |norm_output_41_we1                             |    1|          4|    1|          4|
    |norm_output_42_address0                        |    8|          4|    6|         24|
    |norm_output_42_address1                        |    8|          4|    6|         24|
    |norm_output_42_ce0                             |    1|          4|    1|          4|
    |norm_output_42_ce1                             |    1|          4|    1|          4|
    |norm_output_42_d1                              |   32|          4|   32|        128|
    |norm_output_42_we1                             |    1|          4|    1|          4|
    |norm_output_43_address0                        |    8|          4|    6|         24|
    |norm_output_43_address1                        |    8|          4|    6|         24|
    |norm_output_43_ce0                             |    1|          4|    1|          4|
    |norm_output_43_ce1                             |    1|          4|    1|          4|
    |norm_output_43_d1                              |   32|          4|   32|        128|
    |norm_output_43_we1                             |    1|          4|    1|          4|
    |norm_output_address0                           |    8|          4|    6|         24|
    |norm_output_address1                           |    8|          4|    6|         24|
    |norm_output_ce0                                |    1|          4|    1|          4|
    |norm_output_ce1                                |    1|          4|    1|          4|
    |norm_output_d1                                 |   32|          4|   32|        128|
    |norm_output_we1                                |    1|          4|    1|          4|
    |p_ZZ11llama_layerE11norm_output_10_address0    |    8|          4|    6|         24|
    |p_ZZ11llama_layerE11norm_output_10_address1    |    8|          4|    6|         24|
    |p_ZZ11llama_layerE11norm_output_10_ce0         |    1|          4|    1|          4|
    |p_ZZ11llama_layerE11norm_output_10_ce1         |    1|          4|    1|          4|
    |p_ZZ11llama_layerE11norm_output_10_d1          |   32|          4|   32|        128|
    |p_ZZ11llama_layerE11norm_output_10_we1         |    1|          4|    1|          4|
    |p_ZZ11llama_layerE11norm_output_11_address0    |    8|          4|    6|         24|
    |p_ZZ11llama_layerE11norm_output_11_address1    |    8|          4|    6|         24|
    |p_ZZ11llama_layerE11norm_output_11_ce0         |    1|          4|    1|          4|
    |p_ZZ11llama_layerE11norm_output_11_ce1         |    1|          4|    1|          4|
    |p_ZZ11llama_layerE11norm_output_11_d1          |   32|          4|   32|        128|
    |p_ZZ11llama_layerE11norm_output_11_we1         |    1|          4|    1|          4|
    |p_ZZ11llama_layerE11norm_output_12_address0    |    8|          4|    6|         24|
    |p_ZZ11llama_layerE11norm_output_12_address1    |    8|          4|    6|         24|
    |p_ZZ11llama_layerE11norm_output_12_ce0         |    1|          4|    1|          4|
    |p_ZZ11llama_layerE11norm_output_12_ce1         |    1|          4|    1|          4|
    |p_ZZ11llama_layerE11norm_output_12_d1          |   32|          4|   32|        128|
    |p_ZZ11llama_layerE11norm_output_12_we1         |    1|          4|    1|          4|
    |p_ZZ11llama_layerE11norm_output_13_address0    |    8|          4|    6|         24|
    |p_ZZ11llama_layerE11norm_output_13_address1    |    8|          4|    6|         24|
    |p_ZZ11llama_layerE11norm_output_13_ce0         |    1|          4|    1|          4|
    |p_ZZ11llama_layerE11norm_output_13_ce1         |    1|          4|    1|          4|
    |p_ZZ11llama_layerE11norm_output_13_d1          |   32|          4|   32|        128|
    |p_ZZ11llama_layerE11norm_output_13_we1         |    1|          4|    1|          4|
    |p_ZZ11llama_layerE11norm_output_14_address0    |    8|          4|    6|         24|
    |p_ZZ11llama_layerE11norm_output_14_address1    |    8|          4|    6|         24|
    |p_ZZ11llama_layerE11norm_output_14_ce0         |    1|          4|    1|          4|
    |p_ZZ11llama_layerE11norm_output_14_ce1         |    1|          4|    1|          4|
    |p_ZZ11llama_layerE11norm_output_14_d1          |   32|          4|   32|        128|
    |p_ZZ11llama_layerE11norm_output_14_we1         |    1|          4|    1|          4|
    |p_ZZ11llama_layerE11norm_output_15_address0    |    8|          4|    6|         24|
    |p_ZZ11llama_layerE11norm_output_15_address1    |    8|          4|    6|         24|
    |p_ZZ11llama_layerE11norm_output_15_ce0         |    1|          4|    1|          4|
    |p_ZZ11llama_layerE11norm_output_15_ce1         |    1|          4|    1|          4|
    |p_ZZ11llama_layerE11norm_output_15_d1          |   32|          4|   32|        128|
    |p_ZZ11llama_layerE11norm_output_15_we1         |    1|          4|    1|          4|
    |p_ZZ11llama_layerE13current_token_10_address0  |   24|          8|    6|         48|
    |p_ZZ11llama_layerE13current_token_10_address1  |   24|          5|    6|         30|
    |p_ZZ11llama_layerE13current_token_10_ce0       |    3|          8|    1|          8|
    |p_ZZ11llama_layerE13current_token_10_ce1       |    3|          5|    1|          5|
    |p_ZZ11llama_layerE13current_token_10_d1        |   96|          5|   32|        160|
    |p_ZZ11llama_layerE13current_token_10_we1       |    3|          5|    1|          5|
    |p_ZZ11llama_layerE13current_token_11_address0  |   24|          8|    6|         48|
    |p_ZZ11llama_layerE13current_token_11_address1  |   24|          5|    6|         30|
    |p_ZZ11llama_layerE13current_token_11_ce0       |    3|          8|    1|          8|
    |p_ZZ11llama_layerE13current_token_11_ce1       |    3|          5|    1|          5|
    |p_ZZ11llama_layerE13current_token_11_d1        |   96|          5|   32|        160|
    |p_ZZ11llama_layerE13current_token_11_we1       |    3|          5|    1|          5|
    |p_ZZ11llama_layerE13current_token_12_address0  |   24|          8|    6|         48|
    |p_ZZ11llama_layerE13current_token_12_address1  |   24|          5|    6|         30|
    |p_ZZ11llama_layerE13current_token_12_ce0       |    3|          8|    1|          8|
    |p_ZZ11llama_layerE13current_token_12_ce1       |    3|          5|    1|          5|
    |p_ZZ11llama_layerE13current_token_12_d1        |   96|          5|   32|        160|
    |p_ZZ11llama_layerE13current_token_12_we1       |    3|          5|    1|          5|
    |p_ZZ11llama_layerE13current_token_13_address0  |   24|          8|    6|         48|
    |p_ZZ11llama_layerE13current_token_13_address1  |   24|          5|    6|         30|
    |p_ZZ11llama_layerE13current_token_13_ce0       |    3|          8|    1|          8|
    |p_ZZ11llama_layerE13current_token_13_ce1       |    3|          5|    1|          5|
    |p_ZZ11llama_layerE13current_token_13_d1        |   96|          5|   32|        160|
    |p_ZZ11llama_layerE13current_token_13_we1       |    3|          5|    1|          5|
    |p_ZZ11llama_layerE13current_token_14_address0  |   24|          8|    6|         48|
    |p_ZZ11llama_layerE13current_token_14_address1  |   24|          5|    6|         30|
    |p_ZZ11llama_layerE13current_token_14_ce0       |    3|          8|    1|          8|
    |p_ZZ11llama_layerE13current_token_14_ce1       |    3|          5|    1|          5|
    |p_ZZ11llama_layerE13current_token_14_d1        |   96|          5|   32|        160|
    |p_ZZ11llama_layerE13current_token_14_we1       |    3|          5|    1|          5|
    |p_ZZ11llama_layerE13current_token_15_address0  |   24|          8|    6|         48|
    |p_ZZ11llama_layerE13current_token_15_address1  |   24|          5|    6|         30|
    |p_ZZ11llama_layerE13current_token_15_ce0       |    3|          8|    1|          8|
    |p_ZZ11llama_layerE13current_token_15_ce1       |    3|          5|    1|          5|
    |p_ZZ11llama_layerE13current_token_15_d1        |   96|          5|   32|        160|
    |p_ZZ11llama_layerE13current_token_15_we1       |    3|          5|    1|          5|
    |phi_mul_fu_308                                 |   32|          2|   29|         58|
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |Total                                          | 4680|       1398| 2218|      10083|
    +-----------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |                              Name                              |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |all_weights_read_reg_1534                                       |   64|   0|   64|          0|
    |ap_CS_fsm                                                       |  160|   0|  160|          0|
    |ap_sync_reg_grp_FFN_1_fu_841_ap_done                            |    1|   0|    1|          0|
    |ap_sync_reg_grp_FFN_1_fu_841_ap_ready                           |    1|   0|    1|          0|
    |ap_sync_reg_grp_kernel_mhsa_1_fu_643_ap_done                    |    1|   0|    1|          0|
    |ap_sync_reg_grp_kernel_mhsa_1_fu_643_ap_ready                   |    1|   0|    1|          0|
    |ap_sync_reg_grp_matmul_1_fu_1093_ap_done                        |    1|   0|    1|          0|
    |ap_sync_reg_grp_matmul_1_fu_1093_ap_ready                       |    1|   0|    1|          0|
    |gmem0_addr_reg_1579                                             |   64|   0|   64|          0|
    |grp_FFN_1_fu_841_ap_start_reg                                   |    1|   0|    1|          0|
    |grp_fu_1140_ce                                                  |    1|   0|    1|          0|
    |grp_fu_1140_p0                                                  |   32|   0|   32|          0|
    |grp_fu_1140_p1                                                  |   32|   0|   32|          0|
    |grp_fu_1690_p0                                                  |   32|   0|   32|          0|
    |grp_fu_1690_p1                                                  |   32|   0|   32|          0|
    |grp_fu_1694_p0                                                  |   32|   0|   32|          0|
    |grp_fu_1694_p1                                                  |   32|   0|   32|          0|
    |grp_kernel_mhsa_1_fu_643_ap_start_reg                           |    1|   0|    1|          0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_ap_start_reg   |    1|   0|    1|          0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_ap_start_reg   |    1|   0|    1|          0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_ap_start_reg   |    1|   0|    1|          0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_ap_start_reg   |    1|   0|    1|          0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_ap_start_reg   |    1|   0|    1|          0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_ap_start_reg   |    1|   0|    1|          0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_ap_start_reg   |    1|   0|    1|          0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_ap_start_reg    |    1|   0|    1|          0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ap_start_reg   |    1|   0|    1|          0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_ap_start_reg  |    1|   0|    1|          0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_ap_start_reg    |    1|   0|    1|          0|
    |grp_matmul_1_fu_1093_ap_start_reg                               |    1|   0|    1|          0|
    |key_cache_read_reg_1529                                         |   64|   0|   64|          0|
    |layer_1_reg_1600                                                |    4|   0|    4|          0|
    |layer_fu_312                                                    |    4|   0|    4|          0|
    |lm_head_weight_reg_1685                                         |   64|   0|   64|          0|
    |output_logits_read_reg_1549                                     |   64|   0|   64|          0|
    |phi_mul_fu_308                                                  |   29|   0|   29|          0|
    |phi_mul_load_reg_1587                                           |   29|   0|   29|          0|
    |position_read_reg_1519                                          |   32|   0|   32|          0|
    |pre_grp_fu_1140_p2_reg                                          |   32|   0|   32|          0|
    |reg_1182                                                        |   32|   0|   32|          0|
    |reg_1192                                                        |   32|   0|   32|          0|
    |trunc_ln27_1_reg_1611                                           |   62|   0|   62|          0|
    |trunc_ln27_4_reg_1645                                           |   62|   0|   62|          0|
    |trunc_ln3_reg_1674                                              |   62|   0|   62|          0|
    |trunc_ln_reg_1572                                               |   62|   0|   62|          0|
    |value_cache_read_reg_1524                                       |   64|   0|   64|          0|
    |w1_reg_1656                                                     |   64|   0|   64|          0|
    |w2_reg_1661                                                     |   64|   0|   64|          0|
    |w3_reg_1666                                                     |   64|   0|   64|          0|
    |wk_reg_1627                                                     |   64|   0|   64|          0|
    |wo_reg_1637                                                     |   64|   0|   64|          0|
    |wq_reg_1622                                                     |   64|   0|   64|          0|
    |wv_reg_1632                                                     |   64|   0|   64|          0|
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                           | 1647|   0| 1647|          0|
    +----------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR     |   in|    5|       s_axi|       control|        scalar|
|s_axi_control_WVALID     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA      |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB      |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR     |   in|    5|       s_axi|       control|        scalar|
|s_axi_control_RVALID     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA      |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP      |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP      |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_r_AWVALID  |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_AWREADY  |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_AWADDR   |   in|    7|       s_axi|     control_r|        scalar|
|s_axi_control_r_WVALID   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_WREADY   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_WDATA    |   in|   32|       s_axi|     control_r|        scalar|
|s_axi_control_r_WSTRB    |   in|    4|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARVALID  |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARREADY  |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARADDR   |   in|    7|       s_axi|     control_r|        scalar|
|s_axi_control_r_RVALID   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_RREADY   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_RDATA    |  out|   32|       s_axi|     control_r|        scalar|
|s_axi_control_r_RRESP    |  out|    2|       s_axi|     control_r|        scalar|
|s_axi_control_r_BVALID   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_BREADY   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_BRESP    |  out|    2|       s_axi|     control_r|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|   llama_layer|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|   llama_layer|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|   llama_layer|  return value|
|m_axi_gmem0_AWVALID      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR       |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID         |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN        |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE       |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST      |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK       |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT       |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS        |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION     |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY       |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA        |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB        |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID          |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR       |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID         |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN        |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE       |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST      |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK       |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT       |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS        |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION     |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID       |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA        |   in|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID          |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP        |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID       |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP        |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID          |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem1_AWVALID      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR       |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID         |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN        |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE       |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST      |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK       |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT       |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS        |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION     |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY       |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA        |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB        |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID          |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR       |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID         |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN        |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE       |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST      |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK       |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT       |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS        |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION     |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID       |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA        |   in|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID          |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP        |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID       |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP        |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID          |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem2_AWVALID      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREADY      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWADDR       |  out|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWID         |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLEN        |  out|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWSIZE       |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWBURST      |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLOCK       |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWCACHE      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWPROT       |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWQOS        |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREGION     |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWUSER       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WVALID       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WREADY       |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WDATA        |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WSTRB        |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WLAST        |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WID          |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WUSER        |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARVALID      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREADY      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARADDR       |  out|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARID         |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLEN        |  out|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARSIZE       |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARBURST      |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLOCK       |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARCACHE      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARPROT       |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARQOS        |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREGION     |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARUSER       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RVALID       |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RREADY       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RDATA        |   in|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RLAST        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RID          |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RUSER        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RRESP        |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BVALID       |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BREADY       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BRESP        |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BID          |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BUSER        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem3_AWVALID      |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWREADY      |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWADDR       |  out|   64|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWID         |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWLEN        |  out|    8|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWSIZE       |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWBURST      |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWLOCK       |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWCACHE      |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWPROT       |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWQOS        |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWREGION     |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWUSER       |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WVALID       |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WREADY       |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WDATA        |  out|   32|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WSTRB        |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WLAST        |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WID          |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WUSER        |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARVALID      |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARREADY      |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARADDR       |  out|   64|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARID         |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARLEN        |  out|    8|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARSIZE       |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARBURST      |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARLOCK       |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARCACHE      |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARPROT       |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARQOS        |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARREGION     |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARUSER       |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RVALID       |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RREADY       |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RDATA        |   in|   32|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RLAST        |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RID          |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RUSER        |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RRESP        |   in|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BVALID       |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BREADY       |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BRESP        |   in|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BID          |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BUSER        |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem4_AWVALID      |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWREADY      |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWADDR       |  out|   64|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWID         |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWLEN        |  out|    8|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWSIZE       |  out|    3|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWBURST      |  out|    2|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWLOCK       |  out|    2|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWCACHE      |  out|    4|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWPROT       |  out|    3|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWQOS        |  out|    4|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWREGION     |  out|    4|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWUSER       |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_WVALID       |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_WREADY       |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_WDATA        |  out|   32|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_WSTRB        |  out|    4|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_WLAST        |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_WID          |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_WUSER        |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARVALID      |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARREADY      |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARADDR       |  out|   64|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARID         |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARLEN        |  out|    8|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARSIZE       |  out|    3|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARBURST      |  out|    2|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARLOCK       |  out|    2|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARCACHE      |  out|    4|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARPROT       |  out|    3|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARQOS        |  out|    4|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARREGION     |  out|    4|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARUSER       |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RVALID       |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RREADY       |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RDATA        |   in|   32|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RLAST        |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RID          |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RUSER        |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RRESP        |   in|    2|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_BVALID       |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_BREADY       |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_BRESP        |   in|    2|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_BID          |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_BUSER        |   in|    1|       m_axi|         gmem4|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 160
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 119 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 14 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.41>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 161 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%layer = alloca i32 1" [llama_layer.cpp:107]   --->   Operation 162 'alloca' 'layer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (1.00ns)   --->   "%position_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %position"   --->   Operation 163 'read' 'position_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 164 [1/1] (1.00ns)   --->   "%value_cache_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %value_cache"   --->   Operation 164 'read' 'value_cache_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 165 [1/1] (1.00ns)   --->   "%key_cache_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %key_cache"   --->   Operation 165 'read' 'key_cache_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 166 [1/1] (1.00ns)   --->   "%all_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %all_weights"   --->   Operation 166 'read' 'all_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 167 [1/1] (1.00ns)   --->   "%output_logits_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_logits"   --->   Operation 167 'read' 'output_logits_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 168 [1/1] (1.00ns)   --->   "%token_embed_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %token_embed"   --->   Operation 168 'read' 'token_embed_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%sum_local_loc = alloca i64 1"   --->   Operation 169 'alloca' 'sum_local_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%sum_local_4_loc = alloca i64 1"   --->   Operation 170 'alloca' 'sum_local_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%sum_local_2_loc = alloca i64 1"   --->   Operation 171 'alloca' 'sum_local_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %token_embed_read, i32 2, i32 63" [llama_layer.cpp:100]   --->   Operation 172 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i62 %trunc_ln" [llama_layer.cpp:100]   --->   Operation 173 'sext' 'sext_ln100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln100" [llama_layer.cpp:100]   --->   Operation 174 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicAXIMAddr_to_empty = muxlogic i64 %gmem0_addr"   --->   Operation 175 'muxlogic' 'muxLogicAXIMAddr_to_empty' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 176 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicAXIMBurst_to_empty = muxlogic i64 768"   --->   Operation 176 'muxlogic' 'muxLogicAXIMBurst_to_empty' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 177 [11/11] (0.99ns) (share mux size 2)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 768" [llama_layer.cpp:100]   --->   Operation 177 'readreq' 'empty' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 178 [1/1] (0.36ns)   --->   "%store_ln107 = store i4 0, i4 %layer" [llama_layer.cpp:107]   --->   Operation 178 'store' 'store_ln107' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 179 [1/1] (0.42ns)   --->   "%store_ln0 = store i29 0, i29 %phi_mul"   --->   Operation 179 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 180 [10/11] (2.92ns) (share mux size 2)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 768" [llama_layer.cpp:100]   --->   Operation 180 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 181 [9/11] (2.92ns) (share mux size 2)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 768" [llama_layer.cpp:100]   --->   Operation 181 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 182 [8/11] (2.92ns) (share mux size 2)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 768" [llama_layer.cpp:100]   --->   Operation 182 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 183 [7/11] (2.92ns) (share mux size 2)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 768" [llama_layer.cpp:100]   --->   Operation 183 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 184 [6/11] (2.92ns) (share mux size 2)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 768" [llama_layer.cpp:100]   --->   Operation 184 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 185 [5/11] (2.92ns) (share mux size 2)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 768" [llama_layer.cpp:100]   --->   Operation 185 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 186 [4/11] (2.92ns) (share mux size 2)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 768" [llama_layer.cpp:100]   --->   Operation 186 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 187 [3/11] (2.92ns) (share mux size 2)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 768" [llama_layer.cpp:100]   --->   Operation 187 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 188 [2/11] (2.92ns) (share mux size 2)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 768" [llama_layer.cpp:100]   --->   Operation 188 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 0.99>
ST_11 : Operation 189 [1/11] (0.99ns) (share mux size 2)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 768" [llama_layer.cpp:100]   --->   Operation 189 'readreq' 'empty' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 190 [2/2] (0.00ns)   --->   "%call_ln100 = call void @llama_layer_Pipeline_VITIS_LOOP_100_1, i32 %gmem0, i62 %trunc_ln, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15" [llama_layer.cpp:100]   --->   Operation 190 'call' 'call_ln100' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 1.28>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%spectopmodule_ln73 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_70" [llama_layer.cpp:73]   --->   Operation 191 'spectopmodule' 'spectopmodule_ln73' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_52, void @empty_53, void @empty_107, i32 16, i32 16, i32 256, i32 16, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 193 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_54, void @empty_53, void @empty_107, i32 16, i32 16, i32 16, i32 256, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 195 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_55, void @empty_53, void @empty_107, i32 16, i32 16, i32 256, i32 16, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2"   --->   Operation 197 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_56, void @empty_53, void @empty_107, i32 16, i32 16, i32 256, i32 256, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem3"   --->   Operation 199 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem4, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_57, void @empty_53, void @empty_107, i32 16, i32 16, i32 256, i32 256, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem4"   --->   Operation 201 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %token_embed, void @empty_58, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_59, void @empty_60, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_61, i32 4294967295, i32 0, i32 0"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %token_embed, void @empty_62, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_61, i32 4294967295, i32 0, i32 0"   --->   Operation 203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_logits, void @empty_58, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_59, void @empty_63, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_61, i32 4294967295, i32 0, i32 0"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_logits, void @empty_62, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_61, i32 4294967295, i32 0, i32 0"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %all_weights, void @empty_58, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_59, void @empty_64, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_61, i32 4294967295, i32 0, i32 0"   --->   Operation 206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %all_weights, void @empty_62, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_61, i32 4294967295, i32 0, i32 0"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %key_cache, void @empty_58, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_59, void @empty_65, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_61, i32 4294967295, i32 0, i32 0"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %key_cache, void @empty_62, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_61, i32 4294967295, i32 0, i32 0"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %value_cache, void @empty_58, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_59, void @empty_66, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_61, i32 4294967295, i32 0, i32 0"   --->   Operation 210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %value_cache, void @empty_62, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_61, i32 4294967295, i32 0, i32 0"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %position"   --->   Operation 212 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %position, void @empty_58, i32 4294967295, i32 4294967295, void @empty_67, i32 0, i32 0, void @empty_68, void @empty_60, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %position, void @empty_62, i32 4294967295, i32 4294967295, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_58, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_68, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 215 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 216 [1/2] (1.28ns)   --->   "%call_ln100 = call void @llama_layer_Pipeline_VITIS_LOOP_100_1, i32 %gmem0, i62 %trunc_ln, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15" [llama_layer.cpp:100]   --->   Operation 216 'call' 'call_ln100' <Predicate = true> <Delay = 1.28> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_15, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 217 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_14, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 218 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_13, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 219 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_12, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 220 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_11, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 221 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 222 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_10, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 222 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 223 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_27, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 223 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 224 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_26, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 224 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 225 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_25, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 225 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 226 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_24, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 226 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 227 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_23, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 227 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 228 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_22, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 228 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 229 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_21, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 229 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 230 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_20, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 230 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 231 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_19, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 231 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 232 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 232 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 233 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_15, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 233 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 234 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_14, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 234 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 235 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_13, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 235 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 236 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_12, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 236 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_11, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 237 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 238 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_10, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 238 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 239 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_27, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 239 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 240 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_26, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 240 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 241 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_25, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 241 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 242 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_24, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 242 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 243 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_23, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 243 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 244 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_22, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 244 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 245 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_21, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 245 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 246 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_20, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 246 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 247 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_19, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 247 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 248 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 248 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 249 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_15, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 249 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 250 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_14, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 250 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 251 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_13, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 251 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 252 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_12, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 252 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 253 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_11, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 253 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 254 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_10, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 254 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 255 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_27, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 255 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 256 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_26, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 256 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 257 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_25, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 257 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 258 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_24, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 258 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 259 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_23, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 259 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 260 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_22, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 260 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 261 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_21, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 261 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 262 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_20, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 262 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 263 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_19, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 263 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 264 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:129]   --->   Operation 264 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln107 = br void %VITIS_LOOP_124_2" [llama_layer.cpp:107]   --->   Operation 265 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 1.27>
ST_14 : Operation 266 [1/1] (0.00ns)   --->   "%phi_mul_load = load i29 %phi_mul" [llama_layer.cpp:54->llama_layer.cpp:118]   --->   Operation 266 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 267 [1/1] (0.00ns)   --->   "%layer_1 = load i4 %layer" [llama_layer.cpp:107]   --->   Operation 267 'load' 'layer_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 268 [1/1] (0.66ns)   --->   "%add_ln107 = add i4 %layer_1, i4 1" [llama_layer.cpp:107]   --->   Operation 268 'add' 'add_ln107' <Predicate = true> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 269 [1/1] (0.85ns)   --->   "%add_ln107_1 = add i29 %phi_mul_load, i29 37754880" [llama_layer.cpp:107]   --->   Operation 269 'add' 'add_ln107_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 270 [1/1] (0.43ns)   --->   "%icmp_ln107 = icmp_eq  i4 %layer_1, i4 12" [llama_layer.cpp:107]   --->   Operation 270 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 0.43> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %VITIS_LOOP_124_2.split, void %for.inc.i71.preheader" [llama_layer.cpp:107]   --->   Operation 271 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 272 [2/2] (0.00ns)   --->   "%call_ln0 = call void @llama_layer_Pipeline_VITIS_LOOP_19_1, i32 %sum_local_2_loc, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15"   --->   Operation 272 'call' 'call_ln0' <Predicate = (!icmp_ln107)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 273 [1/1] (0.36ns)   --->   "%store_ln107 = store i4 %add_ln107, i4 %layer" [llama_layer.cpp:107]   --->   Operation 273 'store' 'store_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.36>
ST_14 : Operation 274 [1/1] (0.42ns)   --->   "%store_ln107 = store i29 %add_ln107_1, i29 %phi_mul" [llama_layer.cpp:107]   --->   Operation 274 'store' 'store_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.42>
ST_14 : Operation 275 [2/2] (0.00ns)   --->   "%call_ln0 = call void @llama_layer_Pipeline_VITIS_LOOP_19_13, i32 %sum_local_loc, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15"   --->   Operation 275 'call' 'call_ln0' <Predicate = (icmp_ln107)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 276 [1/2] (0.00ns)   --->   "%call_ln0 = call void @llama_layer_Pipeline_VITIS_LOOP_19_1, i32 %sum_local_2_loc, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15"   --->   Operation 276 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 0.70>
ST_16 : Operation 277 [1/1] (0.00ns)   --->   "%sum_local_2_loc_load = load i32 %sum_local_2_loc"   --->   Operation 277 'load' 'sum_local_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 278 [1/1] (0.70ns) (share mux size 6)   --->   "%muxLogicI0_to_div_i = muxlogic i32 %sum_local_2_loc_load"   --->   Operation 278 'muxlogic' 'muxLogicI0_to_div_i' <Predicate = true> <Delay = 0.70>
ST_16 : Operation 279 [1/1] (0.70ns) (share mux size 6)   --->   "%muxLogicI1_to_div_i = muxlogic i32 768"   --->   Operation 279 'muxlogic' 'muxLogicI1_to_div_i' <Predicate = true> <Delay = 0.70>

State 17 <SV = 16> <Delay = 2.91>
ST_17 : Operation 280 [11/11] (2.91ns) (share mux size 6)   --->   "%div_i = fdiv i32 %sum_local_2_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 280 'fdiv' 'div_i' <Predicate = true> <Delay = 2.91> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.79>
ST_18 : Operation 281 [10/11] (2.79ns) (share mux size 6)   --->   "%div_i = fdiv i32 %sum_local_2_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 281 'fdiv' 'div_i' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.79>
ST_19 : Operation 282 [9/11] (2.79ns) (share mux size 6)   --->   "%div_i = fdiv i32 %sum_local_2_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 282 'fdiv' 'div_i' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.79>
ST_20 : Operation 283 [8/11] (2.79ns) (share mux size 6)   --->   "%div_i = fdiv i32 %sum_local_2_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 283 'fdiv' 'div_i' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.79>
ST_21 : Operation 284 [7/11] (2.79ns) (share mux size 6)   --->   "%div_i = fdiv i32 %sum_local_2_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 284 'fdiv' 'div_i' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.79>
ST_22 : Operation 285 [6/11] (2.79ns) (share mux size 6)   --->   "%div_i = fdiv i32 %sum_local_2_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 285 'fdiv' 'div_i' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.79>
ST_23 : Operation 286 [5/11] (2.79ns) (share mux size 6)   --->   "%div_i = fdiv i32 %sum_local_2_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 286 'fdiv' 'div_i' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.79>
ST_24 : Operation 287 [4/11] (2.79ns) (share mux size 6)   --->   "%div_i = fdiv i32 %sum_local_2_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 287 'fdiv' 'div_i' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.79>
ST_25 : Operation 288 [3/11] (2.79ns) (share mux size 6)   --->   "%div_i = fdiv i32 %sum_local_2_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 288 'fdiv' 'div_i' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.79>
ST_26 : Operation 289 [2/11] (2.79ns) (share mux size 6)   --->   "%div_i = fdiv i32 %sum_local_2_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 289 'fdiv' 'div_i' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.72>
ST_27 : Operation 290 [1/11] (0.09ns) (share mux size 6)   --->   "%div_i = fdiv i32 %sum_local_2_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 290 'fdiv' 'div_i' <Predicate = true> <Delay = 0.09> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 291 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI0_to_p_x_assign_1 = muxlogic i32 %div_i"   --->   Operation 291 'muxlogic' 'muxLogicI0_to_p_x_assign_1' <Predicate = true> <Delay = 0.70>
ST_27 : Operation 292 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI1_to_p_x_assign_1 = muxlogic i32 1e-06"   --->   Operation 292 'muxlogic' 'muxLogicI1_to_p_x_assign_1' <Predicate = true> <Delay = 0.70>
ST_27 : Operation 293 [1/1] (1.92ns) (share mux size 5)   --->   "%p_x_assign_1 = fadd i32 %div_i, i32 1e-06" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 293 'fadd' 'p_x_assign_1' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.82>
ST_28 : Operation 294 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicI0_to_tmp_s = muxlogic i32 %p_x_assign_1"   --->   Operation 294 'muxlogic' 'muxLogicI0_to_tmp_s' <Predicate = true> <Delay = 0.43>
ST_28 : Operation 295 [15/15] (1.38ns) (share mux size 3)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 295 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 1.38> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.09>
ST_29 : Operation 296 [14/15] (2.09ns) (share mux size 3)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 296 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.09>
ST_30 : Operation 297 [13/15] (2.09ns) (share mux size 3)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 297 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.09>
ST_31 : Operation 298 [12/15] (2.09ns) (share mux size 3)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 298 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.09>
ST_32 : Operation 299 [11/15] (2.09ns) (share mux size 3)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 299 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.09>
ST_33 : Operation 300 [10/15] (2.09ns) (share mux size 3)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 300 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.09>
ST_34 : Operation 301 [9/15] (2.09ns) (share mux size 3)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 301 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.09>
ST_35 : Operation 302 [8/15] (2.09ns) (share mux size 3)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 302 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.09>
ST_36 : Operation 303 [7/15] (2.09ns) (share mux size 3)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 303 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.09>
ST_37 : Operation 304 [6/15] (2.09ns) (share mux size 3)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 304 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.09>
ST_38 : Operation 305 [5/15] (2.09ns) (share mux size 3)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 305 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.09>
ST_39 : Operation 306 [4/15] (2.09ns) (share mux size 3)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 306 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.09>
ST_40 : Operation 307 [3/15] (2.09ns) (share mux size 3)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 307 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.09>
ST_41 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i29 %phi_mul_load" [llama_layer.cpp:37->llama_layer.cpp:43->llama_layer.cpp:110]   --->   Operation 308 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 309 [1/1] (1.01ns)   --->   "%add_ln37 = add i64 %zext_ln37, i64 %all_weights_read" [llama_layer.cpp:37->llama_layer.cpp:43->llama_layer.cpp:110]   --->   Operation 309 'add' 'add_ln37' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 310 [2/15] (2.09ns) (share mux size 3)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 310 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln37, i32 2, i32 63" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:121]   --->   Operation 311 'partselect' 'trunc_ln27_1' <Predicate = true> <Delay = 0.00>

State 42 <SV = 41> <Delay = 2.34>
ST_42 : Operation 312 [1/15] (0.09ns) (share mux size 3)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 312 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 0.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 313 [1/1] (0.70ns) (share mux size 6)   --->   "%muxLogicI0_to_norm_1 = muxlogic i32 1"   --->   Operation 313 'muxlogic' 'muxLogicI0_to_norm_1' <Predicate = true> <Delay = 0.70>
ST_42 : Operation 314 [1/1] (0.70ns) (share mux size 6)   --->   "%muxLogicI1_to_norm_1 = muxlogic i32 %tmp_s"   --->   Operation 314 'muxlogic' 'muxLogicI1_to_norm_1' <Predicate = true> <Delay = 0.70>
ST_42 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln27_1 = sext i62 %trunc_ln27_1" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:121]   --->   Operation 315 'sext' 'sext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 316 [1/1] (0.00ns)   --->   "%gmem2_addr_76 = getelementptr i32 %gmem2, i64 %sext_ln27_1" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:121]   --->   Operation 316 'getelementptr' 'gmem2_addr_76' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 317 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMAddr_to_empty_254 = muxlogic i64 %gmem2_addr_76"   --->   Operation 317 'muxlogic' 'muxLogicAXIMAddr_to_empty_254' <Predicate = true> <Delay = 1.35>
ST_42 : Operation 318 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMBurst_to_empty_254 = muxlogic i64 768"   --->   Operation 318 'muxlogic' 'muxLogicAXIMBurst_to_empty_254' <Predicate = true> <Delay = 1.35>
ST_42 : Operation 319 [11/11] (0.99ns) (share mux size 86)   --->   "%empty_254 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr_76, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:121]   --->   Operation 319 'readreq' 'empty_254' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 320 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicAXIMAddr_to_empty_255 = muxlogic i64 %gmem0_addr"   --->   Operation 320 'muxlogic' 'muxLogicAXIMAddr_to_empty_255' <Predicate = true> <Delay = 0.42>
ST_42 : Operation 321 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicAXIMBurst_to_empty_255 = muxlogic i64 768"   --->   Operation 321 'muxlogic' 'muxLogicAXIMBurst_to_empty_255' <Predicate = true> <Delay = 0.42>
ST_42 : Operation 322 [11/11] (0.99ns) (share mux size 2)   --->   "%empty_255 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 768" [llama_layer.cpp:132]   --->   Operation 322 'readreq' 'empty_255' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.92>
ST_43 : Operation 323 [11/11] (2.91ns) (share mux size 6)   --->   "%norm_1 = fdiv i32 1, i32 %tmp_s" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 323 'fdiv' 'norm_1' <Predicate = true> <Delay = 2.91> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 324 [10/11] (2.92ns) (share mux size 86)   --->   "%empty_254 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr_76, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:121]   --->   Operation 324 'readreq' 'empty_254' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 325 [10/11] (2.92ns) (share mux size 2)   --->   "%empty_255 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 768" [llama_layer.cpp:132]   --->   Operation 325 'readreq' 'empty_255' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.92>
ST_44 : Operation 326 [10/11] (2.79ns) (share mux size 6)   --->   "%norm_1 = fdiv i32 1, i32 %tmp_s" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 326 'fdiv' 'norm_1' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 327 [9/11] (2.92ns) (share mux size 86)   --->   "%empty_254 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr_76, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:121]   --->   Operation 327 'readreq' 'empty_254' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 328 [9/11] (2.92ns) (share mux size 2)   --->   "%empty_255 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 768" [llama_layer.cpp:132]   --->   Operation 328 'readreq' 'empty_255' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.92>
ST_45 : Operation 329 [9/11] (2.79ns) (share mux size 6)   --->   "%norm_1 = fdiv i32 1, i32 %tmp_s" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 329 'fdiv' 'norm_1' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 330 [8/11] (2.92ns) (share mux size 86)   --->   "%empty_254 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr_76, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:121]   --->   Operation 330 'readreq' 'empty_254' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 331 [8/11] (2.92ns) (share mux size 2)   --->   "%empty_255 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 768" [llama_layer.cpp:132]   --->   Operation 331 'readreq' 'empty_255' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.92>
ST_46 : Operation 332 [8/11] (2.79ns) (share mux size 6)   --->   "%norm_1 = fdiv i32 1, i32 %tmp_s" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 332 'fdiv' 'norm_1' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 333 [7/11] (2.92ns) (share mux size 86)   --->   "%empty_254 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr_76, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:121]   --->   Operation 333 'readreq' 'empty_254' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 334 [7/11] (2.92ns) (share mux size 2)   --->   "%empty_255 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 768" [llama_layer.cpp:132]   --->   Operation 334 'readreq' 'empty_255' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.92>
ST_47 : Operation 335 [7/11] (2.79ns) (share mux size 6)   --->   "%norm_1 = fdiv i32 1, i32 %tmp_s" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 335 'fdiv' 'norm_1' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 336 [6/11] (2.92ns) (share mux size 86)   --->   "%empty_254 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr_76, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:121]   --->   Operation 336 'readreq' 'empty_254' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 337 [6/11] (2.92ns) (share mux size 2)   --->   "%empty_255 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 768" [llama_layer.cpp:132]   --->   Operation 337 'readreq' 'empty_255' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.92>
ST_48 : Operation 338 [6/11] (2.79ns) (share mux size 6)   --->   "%norm_1 = fdiv i32 1, i32 %tmp_s" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 338 'fdiv' 'norm_1' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 339 [5/11] (2.92ns) (share mux size 86)   --->   "%empty_254 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr_76, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:121]   --->   Operation 339 'readreq' 'empty_254' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 340 [5/11] (2.92ns) (share mux size 2)   --->   "%empty_255 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 768" [llama_layer.cpp:132]   --->   Operation 340 'readreq' 'empty_255' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.92>
ST_49 : Operation 341 [5/11] (2.79ns) (share mux size 6)   --->   "%norm_1 = fdiv i32 1, i32 %tmp_s" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 341 'fdiv' 'norm_1' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 342 [4/11] (2.92ns) (share mux size 86)   --->   "%empty_254 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr_76, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:121]   --->   Operation 342 'readreq' 'empty_254' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 343 [4/11] (2.92ns) (share mux size 2)   --->   "%empty_255 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 768" [llama_layer.cpp:132]   --->   Operation 343 'readreq' 'empty_255' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.92>
ST_50 : Operation 344 [4/11] (2.79ns) (share mux size 6)   --->   "%norm_1 = fdiv i32 1, i32 %tmp_s" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 344 'fdiv' 'norm_1' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 345 [3/11] (2.92ns) (share mux size 86)   --->   "%empty_254 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr_76, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:121]   --->   Operation 345 'readreq' 'empty_254' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 346 [3/11] (2.92ns) (share mux size 2)   --->   "%empty_255 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 768" [llama_layer.cpp:132]   --->   Operation 346 'readreq' 'empty_255' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.92>
ST_51 : Operation 347 [3/11] (2.79ns) (share mux size 6)   --->   "%norm_1 = fdiv i32 1, i32 %tmp_s" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 347 'fdiv' 'norm_1' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 348 [2/11] (2.92ns) (share mux size 86)   --->   "%empty_254 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr_76, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:121]   --->   Operation 348 'readreq' 'empty_254' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 349 [2/11] (2.92ns) (share mux size 2)   --->   "%empty_255 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 768" [llama_layer.cpp:132]   --->   Operation 349 'readreq' 'empty_255' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.79>
ST_52 : Operation 350 [2/11] (2.79ns) (share mux size 6)   --->   "%norm_1 = fdiv i32 1, i32 %tmp_s" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 350 'fdiv' 'norm_1' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 351 [1/11] (0.99ns) (share mux size 86)   --->   "%empty_254 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr_76, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:121]   --->   Operation 351 'readreq' 'empty_254' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 352 [1/11] (0.99ns) (share mux size 2)   --->   "%empty_255 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 768" [llama_layer.cpp:132]   --->   Operation 352 'readreq' 'empty_255' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 0.09>
ST_53 : Operation 353 [1/11] (0.09ns) (share mux size 6)   --->   "%norm_1 = fdiv i32 1, i32 %tmp_s" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:121]   --->   Operation 353 'fdiv' 'norm_1' <Predicate = true> <Delay = 0.09> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 354 [2/2] (0.00ns)   --->   "%call_ln27 = call void @llama_layer_Pipeline_VITIS_LOOP_27_2, i32 %gmem2, i62 %trunc_ln27_1, i32 %norm_1, i32 %norm_output, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15, i32 %norm_output_35, i32 %norm_output_36, i32 %norm_output_37, i32 %norm_output_38, i32 %norm_output_39, i32 %norm_output_40, i32 %norm_output_41, i32 %norm_output_42, i32 %norm_output_43, i32 %p_ZZ11llama_layerE11norm_output_10, i32 %p_ZZ11llama_layerE11norm_output_11, i32 %p_ZZ11llama_layerE11norm_output_12, i32 %p_ZZ11llama_layerE11norm_output_13, i32 %p_ZZ11llama_layerE11norm_output_14, i32 %p_ZZ11llama_layerE11norm_output_15" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:121]   --->   Operation 354 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 54 <SV = 53> <Delay = 0.00>
ST_54 : Operation 355 [1/2] (0.00ns)   --->   "%call_ln27 = call void @llama_layer_Pipeline_VITIS_LOOP_27_2, i32 %gmem2, i62 %trunc_ln27_1, i32 %norm_1, i32 %norm_output, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15, i32 %norm_output_35, i32 %norm_output_36, i32 %norm_output_37, i32 %norm_output_38, i32 %norm_output_39, i32 %norm_output_40, i32 %norm_output_41, i32 %norm_output_42, i32 %norm_output_43, i32 %p_ZZ11llama_layerE11norm_output_10, i32 %p_ZZ11llama_layerE11norm_output_11, i32 %p_ZZ11llama_layerE11norm_output_12, i32 %p_ZZ11llama_layerE11norm_output_13, i32 %p_ZZ11llama_layerE11norm_output_14, i32 %p_ZZ11llama_layerE11norm_output_15" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:121]   --->   Operation 355 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 55 <SV = 54> <Delay = 0.00>
ST_55 : Operation 356 [2/2] (0.00ns)   --->   "%call_ln0 = call void @llama_layer_Pipeline_VITIS_LOOP_124_2, i32 %current_token, i32 %norm_output, i32 %norm_output_35, i32 %norm_output_36, i32 %norm_output_37, i32 %norm_output_38, i32 %norm_output_39, i32 %norm_output_40, i32 %norm_output_41, i32 %norm_output_42, i32 %norm_output_43, i32 %p_ZZ11llama_layerE11norm_output_10, i32 %p_ZZ11llama_layerE11norm_output_11, i32 %p_ZZ11llama_layerE11norm_output_12, i32 %p_ZZ11llama_layerE11norm_output_13, i32 %p_ZZ11llama_layerE11norm_output_14, i32 %p_ZZ11llama_layerE11norm_output_15, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15"   --->   Operation 356 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 56 <SV = 55> <Delay = 1.86>
ST_56 : Operation 357 [1/2] (0.00ns)   --->   "%call_ln0 = call void @llama_layer_Pipeline_VITIS_LOOP_124_2, i32 %current_token, i32 %norm_output, i32 %norm_output_35, i32 %norm_output_36, i32 %norm_output_37, i32 %norm_output_38, i32 %norm_output_39, i32 %norm_output_40, i32 %norm_output_41, i32 %norm_output_42, i32 %norm_output_43, i32 %p_ZZ11llama_layerE11norm_output_10, i32 %p_ZZ11llama_layerE11norm_output_11, i32 %p_ZZ11llama_layerE11norm_output_12, i32 %p_ZZ11llama_layerE11norm_output_13, i32 %p_ZZ11llama_layerE11norm_output_14, i32 %p_ZZ11llama_layerE11norm_output_15, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15"   --->   Operation 357 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_56 : Operation 358 [1/1] (0.85ns)   --->   "%add_ln47 = add i29 %phi_mul_load, i29 3072" [llama_layer.cpp:47->llama_layer.cpp:111]   --->   Operation 358 'add' 'add_ln47' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i29 %add_ln47" [llama_layer.cpp:47->llama_layer.cpp:111]   --->   Operation 359 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 360 [1/1] (1.01ns)   --->   "%wq = add i64 %zext_ln47, i64 %all_weights_read" [llama_layer.cpp:47->llama_layer.cpp:111]   --->   Operation 360 'add' 'wq' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 361 [1/1] (0.85ns)   --->   "%add_ln48 = add i29 %phi_mul_load, i29 2362368" [llama_layer.cpp:48->llama_layer.cpp:112]   --->   Operation 361 'add' 'add_ln48' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i29 %add_ln48" [llama_layer.cpp:48->llama_layer.cpp:112]   --->   Operation 362 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 363 [1/1] (1.01ns)   --->   "%wk = add i64 %zext_ln48, i64 %all_weights_read" [llama_layer.cpp:48->llama_layer.cpp:112]   --->   Operation 363 'add' 'wk' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 364 [1/1] (0.85ns)   --->   "%add_ln49 = add i29 %phi_mul_load, i29 4721664" [llama_layer.cpp:49->llama_layer.cpp:113]   --->   Operation 364 'add' 'add_ln49' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i29 %add_ln49" [llama_layer.cpp:49->llama_layer.cpp:113]   --->   Operation 365 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 366 [1/1] (1.01ns)   --->   "%wv = add i64 %zext_ln49, i64 %all_weights_read" [llama_layer.cpp:49->llama_layer.cpp:113]   --->   Operation 366 'add' 'wv' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 367 [1/1] (0.85ns)   --->   "%add_ln50 = add i29 %phi_mul_load, i29 7080960" [llama_layer.cpp:50->llama_layer.cpp:114]   --->   Operation 367 'add' 'add_ln50' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i29 %add_ln50" [llama_layer.cpp:50->llama_layer.cpp:114]   --->   Operation 368 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 369 [1/1] (1.01ns)   --->   "%wo = add i64 %zext_ln50, i64 %all_weights_read" [llama_layer.cpp:50->llama_layer.cpp:114]   --->   Operation 369 'add' 'wo' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.89>
ST_57 : Operation 370 [2/2] (2.89ns)   --->   "%call_ln129 = call void @kernel_mhsa.1, i32 %position_read, i32 %gmem2, i64 %wq, i64 %wk, i64 %wv, i64 %wo, i32 %gmem3, i64 %key_cache_read, i32 %gmem4, i64 %value_cache_read, i4 %layer_1, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i100 %ref_4oPi_table_100, i28 %second_order_float_cos_K0, i22 %second_order_float_cos_K1, i14 %second_order_float_cos_K2, i29 %second_order_float_sin_K0, i21 %second_order_float_sin_K1, i13 %second_order_float_sin_K2, i100 %ref_4oPi_table_1001, i28 %cos_K02, i22 %cos_K13, i14 %cos_K24, i29 %sin_K05, i21 %sin_K16, i13 %sin_K27" [llama_layer.cpp:129]   --->   Operation 370 'call' 'call_ln129' <Predicate = true> <Delay = 2.89> <CoreType = "Generic">   --->   Generic Core

State 58 <SV = 57> <Delay = 0.00>
ST_58 : Operation 371 [1/2] (0.00ns)   --->   "%call_ln129 = call void @kernel_mhsa.1, i32 %position_read, i32 %gmem2, i64 %wq, i64 %wk, i64 %wv, i64 %wo, i32 %gmem3, i64 %key_cache_read, i32 %gmem4, i64 %value_cache_read, i4 %layer_1, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i100 %ref_4oPi_table_100, i28 %second_order_float_cos_K0, i22 %second_order_float_cos_K1, i14 %second_order_float_cos_K2, i29 %second_order_float_sin_K0, i21 %second_order_float_sin_K1, i13 %second_order_float_sin_K2, i100 %ref_4oPi_table_1001, i28 %cos_K02, i22 %cos_K13, i14 %cos_K24, i29 %sin_K05, i21 %sin_K16, i13 %sin_K27" [llama_layer.cpp:129]   --->   Operation 371 'call' 'call_ln129' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 59 <SV = 58> <Delay = 0.00>
ST_59 : Operation 372 [2/2] (0.00ns)   --->   "%call_ln100 = call void @llama_layer_Pipeline_VITIS_LOOP_132_3, i32 %gmem0, i62 %trunc_ln, i32 %layer_output, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15, i32 %layer_output_28, i32 %layer_output_29, i32 %layer_output_30, i32 %layer_output_31, i32 %layer_output_32, i32 %layer_output_33, i32 %layer_output_34" [llama_layer.cpp:100]   --->   Operation 372 'call' 'call_ln100' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 60 <SV = 59> <Delay = 0.00>
ST_60 : Operation 373 [1/2] (0.00ns)   --->   "%call_ln100 = call void @llama_layer_Pipeline_VITIS_LOOP_132_3, i32 %gmem0, i62 %trunc_ln, i32 %layer_output, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15, i32 %layer_output_28, i32 %layer_output_29, i32 %layer_output_30, i32 %layer_output_31, i32 %layer_output_32, i32 %layer_output_33, i32 %layer_output_34" [llama_layer.cpp:100]   --->   Operation 373 'call' 'call_ln100' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 61 <SV = 60> <Delay = 0.99>
ST_61 : Operation 374 [2/2] (0.00ns)   --->   "%call_ln0 = call void @llama_layer_Pipeline_VITIS_LOOP_19_11, i32 %sum_local_4_loc, i32 %layer_output, i32 %layer_output_28, i32 %layer_output_29, i32 %layer_output_30, i32 %layer_output_31, i32 %layer_output_32, i32 %layer_output_33, i32 %layer_output_34"   --->   Operation 374 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_61 : Operation 375 [1/1] (0.00ns)   --->   "%muxLogicAXIMAddr_to_empty_257 = muxlogic i64 %gmem0_addr"   --->   Operation 375 'muxlogic' 'muxLogicAXIMAddr_to_empty_257' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 376 [1/1] (0.00ns)   --->   "%muxLogicAXIMBurst_to_empty_257 = muxlogic i64 768"   --->   Operation 376 'muxlogic' 'muxLogicAXIMBurst_to_empty_257' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 377 [1/1] (0.99ns)   --->   "%empty_257 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem0_addr, i64 768" [llama_layer.cpp:150]   --->   Operation 377 'writereq' 'empty_257' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 0.00>
ST_62 : Operation 378 [1/2] (0.00ns)   --->   "%call_ln0 = call void @llama_layer_Pipeline_VITIS_LOOP_19_11, i32 %sum_local_4_loc, i32 %layer_output, i32 %layer_output_28, i32 %layer_output_29, i32 %layer_output_30, i32 %layer_output_31, i32 %layer_output_32, i32 %layer_output_33, i32 %layer_output_34"   --->   Operation 378 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 63 <SV = 62> <Delay = 0.70>
ST_63 : Operation 379 [1/1] (0.00ns)   --->   "%sum_local_4_loc_load = load i32 %sum_local_4_loc"   --->   Operation 379 'load' 'sum_local_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 380 [1/1] (0.70ns) (share mux size 6)   --->   "%muxLogicI0_to_div_i2 = muxlogic i32 %sum_local_4_loc_load"   --->   Operation 380 'muxlogic' 'muxLogicI0_to_div_i2' <Predicate = true> <Delay = 0.70>
ST_63 : Operation 381 [1/1] (0.70ns) (share mux size 6)   --->   "%muxLogicI1_to_div_i2 = muxlogic i32 768"   --->   Operation 381 'muxlogic' 'muxLogicI1_to_div_i2' <Predicate = true> <Delay = 0.70>

State 64 <SV = 63> <Delay = 2.91>
ST_64 : Operation 382 [11/11] (2.91ns) (share mux size 6)   --->   "%div_i2 = fdiv i32 %sum_local_4_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 382 'fdiv' 'div_i2' <Predicate = true> <Delay = 2.91> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.79>
ST_65 : Operation 383 [10/11] (2.79ns) (share mux size 6)   --->   "%div_i2 = fdiv i32 %sum_local_4_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 383 'fdiv' 'div_i2' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.79>
ST_66 : Operation 384 [9/11] (2.79ns) (share mux size 6)   --->   "%div_i2 = fdiv i32 %sum_local_4_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 384 'fdiv' 'div_i2' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 2.79>
ST_67 : Operation 385 [8/11] (2.79ns) (share mux size 6)   --->   "%div_i2 = fdiv i32 %sum_local_4_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 385 'fdiv' 'div_i2' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 2.79>
ST_68 : Operation 386 [7/11] (2.79ns) (share mux size 6)   --->   "%div_i2 = fdiv i32 %sum_local_4_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 386 'fdiv' 'div_i2' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 2.79>
ST_69 : Operation 387 [6/11] (2.79ns) (share mux size 6)   --->   "%div_i2 = fdiv i32 %sum_local_4_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 387 'fdiv' 'div_i2' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 2.79>
ST_70 : Operation 388 [5/11] (2.79ns) (share mux size 6)   --->   "%div_i2 = fdiv i32 %sum_local_4_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 388 'fdiv' 'div_i2' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.79>
ST_71 : Operation 389 [4/11] (2.79ns) (share mux size 6)   --->   "%div_i2 = fdiv i32 %sum_local_4_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 389 'fdiv' 'div_i2' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 2.79>
ST_72 : Operation 390 [3/11] (2.79ns) (share mux size 6)   --->   "%div_i2 = fdiv i32 %sum_local_4_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 390 'fdiv' 'div_i2' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 2.79>
ST_73 : Operation 391 [2/11] (2.79ns) (share mux size 6)   --->   "%div_i2 = fdiv i32 %sum_local_4_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 391 'fdiv' 'div_i2' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 2.72>
ST_74 : Operation 392 [1/11] (0.09ns) (share mux size 6)   --->   "%div_i2 = fdiv i32 %sum_local_4_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 392 'fdiv' 'div_i2' <Predicate = true> <Delay = 0.09> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 393 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI0_to_p_x_assign_2 = muxlogic i32 %div_i2"   --->   Operation 393 'muxlogic' 'muxLogicI0_to_p_x_assign_2' <Predicate = true> <Delay = 0.70>
ST_74 : Operation 394 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI1_to_p_x_assign_2 = muxlogic i32 1e-06"   --->   Operation 394 'muxlogic' 'muxLogicI1_to_p_x_assign_2' <Predicate = true> <Delay = 0.70>
ST_74 : Operation 395 [1/1] (1.92ns) (share mux size 5)   --->   "%p_x_assign_2 = fadd i32 %div_i2, i32 1e-06" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 395 'fadd' 'p_x_assign_2' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 1.82>
ST_75 : Operation 396 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicI0_to_tmp_6 = muxlogic i32 %p_x_assign_2"   --->   Operation 396 'muxlogic' 'muxLogicI0_to_tmp_6' <Predicate = true> <Delay = 0.43>
ST_75 : Operation 397 [15/15] (1.38ns) (share mux size 3)   --->   "%tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_2" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 397 'fsqrt' 'tmp_6' <Predicate = true> <Delay = 1.38> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 75> <Delay = 2.09>
ST_76 : Operation 398 [14/15] (2.09ns) (share mux size 3)   --->   "%tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_2" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 398 'fsqrt' 'tmp_6' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 76> <Delay = 2.09>
ST_77 : Operation 399 [13/15] (2.09ns) (share mux size 3)   --->   "%tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_2" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 399 'fsqrt' 'tmp_6' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 78 <SV = 77> <Delay = 2.09>
ST_78 : Operation 400 [12/15] (2.09ns) (share mux size 3)   --->   "%tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_2" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 400 'fsqrt' 'tmp_6' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 79 <SV = 78> <Delay = 2.09>
ST_79 : Operation 401 [11/15] (2.09ns) (share mux size 3)   --->   "%tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_2" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 401 'fsqrt' 'tmp_6' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 80 <SV = 79> <Delay = 2.09>
ST_80 : Operation 402 [10/15] (2.09ns) (share mux size 3)   --->   "%tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_2" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 402 'fsqrt' 'tmp_6' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 81 <SV = 80> <Delay = 2.09>
ST_81 : Operation 403 [9/15] (2.09ns) (share mux size 3)   --->   "%tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_2" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 403 'fsqrt' 'tmp_6' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 82 <SV = 81> <Delay = 2.09>
ST_82 : Operation 404 [8/15] (2.09ns) (share mux size 3)   --->   "%tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_2" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 404 'fsqrt' 'tmp_6' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 83 <SV = 82> <Delay = 2.09>
ST_83 : Operation 405 [7/15] (2.09ns) (share mux size 3)   --->   "%tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_2" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 405 'fsqrt' 'tmp_6' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 84 <SV = 83> <Delay = 2.09>
ST_84 : Operation 406 [6/15] (2.09ns) (share mux size 3)   --->   "%tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_2" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 406 'fsqrt' 'tmp_6' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 85 <SV = 84> <Delay = 2.09>
ST_85 : Operation 407 [5/15] (2.09ns) (share mux size 3)   --->   "%tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_2" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 407 'fsqrt' 'tmp_6' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 86 <SV = 85> <Delay = 2.09>
ST_86 : Operation 408 [4/15] (2.09ns) (share mux size 3)   --->   "%tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_2" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 408 'fsqrt' 'tmp_6' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 87 <SV = 86> <Delay = 2.09>
ST_87 : Operation 409 [3/15] (2.09ns) (share mux size 3)   --->   "%tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_2" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 409 'fsqrt' 'tmp_6' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 88 <SV = 87> <Delay = 2.09>
ST_88 : Operation 410 [1/1] (0.85ns)   --->   "%add_ln37_1 = add i29 %phi_mul_load, i29 9440256" [llama_layer.cpp:37->llama_layer.cpp:43->llama_layer.cpp:110]   --->   Operation 410 'add' 'add_ln37_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i29 %add_ln37_1" [llama_layer.cpp:37->llama_layer.cpp:43->llama_layer.cpp:110]   --->   Operation 411 'zext' 'zext_ln37_1' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 412 [1/1] (1.01ns)   --->   "%add_ln37_2 = add i64 %zext_ln37_1, i64 %all_weights_read" [llama_layer.cpp:37->llama_layer.cpp:43->llama_layer.cpp:110]   --->   Operation 412 'add' 'add_ln37_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 413 [2/15] (2.09ns) (share mux size 3)   --->   "%tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_2" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 413 'fsqrt' 'tmp_6' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_88 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln27_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln37_2, i32 2, i32 63" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 414 'partselect' 'trunc_ln27_4' <Predicate = true> <Delay = 0.00>

State 89 <SV = 88> <Delay = 2.34>
ST_89 : Operation 415 [1/15] (0.09ns) (share mux size 3)   --->   "%tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_2" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 415 'fsqrt' 'tmp_6' <Predicate = true> <Delay = 0.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 416 [1/1] (0.70ns) (share mux size 6)   --->   "%muxLogicI0_to_norm_2 = muxlogic i32 1"   --->   Operation 416 'muxlogic' 'muxLogicI0_to_norm_2' <Predicate = true> <Delay = 0.70>
ST_89 : Operation 417 [1/1] (0.70ns) (share mux size 6)   --->   "%muxLogicI1_to_norm_2 = muxlogic i32 %tmp_6"   --->   Operation 417 'muxlogic' 'muxLogicI1_to_norm_2' <Predicate = true> <Delay = 0.70>
ST_89 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln27_2 = sext i62 %trunc_ln27_4" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 418 'sext' 'sext_ln27_2' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 419 [1/1] (0.00ns)   --->   "%gmem2_addr_77 = getelementptr i32 %gmem2, i64 %sext_ln27_2" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 419 'getelementptr' 'gmem2_addr_77' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 420 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMAddr_to_empty_256 = muxlogic i64 %gmem2_addr_77"   --->   Operation 420 'muxlogic' 'muxLogicAXIMAddr_to_empty_256' <Predicate = true> <Delay = 1.35>
ST_89 : Operation 421 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMBurst_to_empty_256 = muxlogic i64 768"   --->   Operation 421 'muxlogic' 'muxLogicAXIMBurst_to_empty_256' <Predicate = true> <Delay = 1.35>
ST_89 : Operation 422 [11/11] (0.99ns) (share mux size 86)   --->   "%empty_256 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr_77, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 422 'readreq' 'empty_256' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 89> <Delay = 2.92>
ST_90 : Operation 423 [11/11] (2.91ns) (share mux size 6)   --->   "%norm_2 = fdiv i32 1, i32 %tmp_6" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 423 'fdiv' 'norm_2' <Predicate = true> <Delay = 2.91> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 424 [10/11] (2.92ns) (share mux size 86)   --->   "%empty_256 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr_77, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 424 'readreq' 'empty_256' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 90> <Delay = 2.92>
ST_91 : Operation 425 [10/11] (2.79ns) (share mux size 6)   --->   "%norm_2 = fdiv i32 1, i32 %tmp_6" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 425 'fdiv' 'norm_2' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 426 [9/11] (2.92ns) (share mux size 86)   --->   "%empty_256 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr_77, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 426 'readreq' 'empty_256' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 91> <Delay = 2.92>
ST_92 : Operation 427 [9/11] (2.79ns) (share mux size 6)   --->   "%norm_2 = fdiv i32 1, i32 %tmp_6" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 427 'fdiv' 'norm_2' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 428 [8/11] (2.92ns) (share mux size 86)   --->   "%empty_256 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr_77, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 428 'readreq' 'empty_256' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 92> <Delay = 2.92>
ST_93 : Operation 429 [8/11] (2.79ns) (share mux size 6)   --->   "%norm_2 = fdiv i32 1, i32 %tmp_6" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 429 'fdiv' 'norm_2' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 430 [7/11] (2.92ns) (share mux size 86)   --->   "%empty_256 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr_77, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 430 'readreq' 'empty_256' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 93> <Delay = 2.92>
ST_94 : Operation 431 [7/11] (2.79ns) (share mux size 6)   --->   "%norm_2 = fdiv i32 1, i32 %tmp_6" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 431 'fdiv' 'norm_2' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 432 [6/11] (2.92ns) (share mux size 86)   --->   "%empty_256 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr_77, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 432 'readreq' 'empty_256' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 94> <Delay = 2.92>
ST_95 : Operation 433 [6/11] (2.79ns) (share mux size 6)   --->   "%norm_2 = fdiv i32 1, i32 %tmp_6" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 433 'fdiv' 'norm_2' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 434 [5/11] (2.92ns) (share mux size 86)   --->   "%empty_256 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr_77, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 434 'readreq' 'empty_256' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 95> <Delay = 2.92>
ST_96 : Operation 435 [5/11] (2.79ns) (share mux size 6)   --->   "%norm_2 = fdiv i32 1, i32 %tmp_6" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 435 'fdiv' 'norm_2' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 436 [4/11] (2.92ns) (share mux size 86)   --->   "%empty_256 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr_77, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 436 'readreq' 'empty_256' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 96> <Delay = 2.92>
ST_97 : Operation 437 [4/11] (2.79ns) (share mux size 6)   --->   "%norm_2 = fdiv i32 1, i32 %tmp_6" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 437 'fdiv' 'norm_2' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 438 [3/11] (2.92ns) (share mux size 86)   --->   "%empty_256 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr_77, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 438 'readreq' 'empty_256' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 97> <Delay = 2.92>
ST_98 : Operation 439 [3/11] (2.79ns) (share mux size 6)   --->   "%norm_2 = fdiv i32 1, i32 %tmp_6" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 439 'fdiv' 'norm_2' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 440 [2/11] (2.92ns) (share mux size 86)   --->   "%empty_256 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr_77, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 440 'readreq' 'empty_256' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 98> <Delay = 2.79>
ST_99 : Operation 441 [2/11] (2.79ns) (share mux size 6)   --->   "%norm_2 = fdiv i32 1, i32 %tmp_6" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 441 'fdiv' 'norm_2' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 442 [1/11] (0.99ns) (share mux size 86)   --->   "%empty_256 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr_77, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 442 'readreq' 'empty_256' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 99> <Delay = 0.09>
ST_100 : Operation 443 [1/11] (0.09ns) (share mux size 6)   --->   "%norm_2 = fdiv i32 1, i32 %tmp_6" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:138]   --->   Operation 443 'fdiv' 'norm_2' <Predicate = true> <Delay = 0.09> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 444 [2/2] (0.00ns)   --->   "%call_ln27 = call void @llama_layer_Pipeline_VITIS_LOOP_27_22, i32 %gmem2, i62 %trunc_ln27_4, i32 %norm_2, i32 %ffn_input, i32 %layer_output, i32 %layer_output_28, i32 %layer_output_29, i32 %layer_output_30, i32 %layer_output_31, i32 %layer_output_32, i32 %layer_output_33, i32 %layer_output_34, i32 %ffn_input_44, i32 %ffn_input_45, i32 %ffn_input_46, i32 %ffn_input_47, i32 %ffn_input_48, i32 %ffn_input_49, i32 %ffn_input_50" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 444 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 101 <SV = 100> <Delay = 0.00>
ST_101 : Operation 445 [1/2] (0.00ns)   --->   "%call_ln27 = call void @llama_layer_Pipeline_VITIS_LOOP_27_22, i32 %gmem2, i62 %trunc_ln27_4, i32 %norm_2, i32 %ffn_input, i32 %layer_output, i32 %layer_output_28, i32 %layer_output_29, i32 %layer_output_30, i32 %layer_output_31, i32 %layer_output_32, i32 %layer_output_33, i32 %layer_output_34, i32 %ffn_input_44, i32 %ffn_input_45, i32 %ffn_input_46, i32 %ffn_input_47, i32 %ffn_input_48, i32 %ffn_input_49, i32 %ffn_input_50" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 445 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 102 <SV = 101> <Delay = 1.86>
ST_102 : Operation 446 [1/1] (0.85ns)   --->   "%add_ln52 = add i29 %phi_mul_load, i29 9443328" [llama_layer.cpp:52->llama_layer.cpp:116]   --->   Operation 446 'add' 'add_ln52' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i29 %add_ln52" [llama_layer.cpp:52->llama_layer.cpp:116]   --->   Operation 447 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 448 [1/1] (1.01ns)   --->   "%w1 = add i64 %zext_ln52, i64 %all_weights_read" [llama_layer.cpp:52->llama_layer.cpp:116]   --->   Operation 448 'add' 'w1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 449 [1/1] (0.85ns)   --->   "%add_ln53 = add i29 %phi_mul_load, i29 18880512" [llama_layer.cpp:53->llama_layer.cpp:117]   --->   Operation 449 'add' 'add_ln53' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i29 %add_ln53" [llama_layer.cpp:53->llama_layer.cpp:117]   --->   Operation 450 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 451 [1/1] (1.01ns)   --->   "%w2 = add i64 %zext_ln53, i64 %all_weights_read" [llama_layer.cpp:53->llama_layer.cpp:117]   --->   Operation 451 'add' 'w2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 452 [1/1] (0.85ns)   --->   "%add_ln54 = add i29 %phi_mul_load, i29 28317696" [llama_layer.cpp:54->llama_layer.cpp:118]   --->   Operation 452 'add' 'add_ln54' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i29 %add_ln54" [llama_layer.cpp:54->llama_layer.cpp:118]   --->   Operation 453 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 454 [1/1] (1.01ns)   --->   "%w3 = add i64 %zext_ln54, i64 %all_weights_read" [llama_layer.cpp:54->llama_layer.cpp:118]   --->   Operation 454 'add' 'w3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 455 [2/2] (0.00ns)   --->   "%call_ln141 = call void @FFN.1, i32 %gmem2, i64 %w1, i64 %w2, i64 %w3, i32 %ffn_input, i32 %ffn_input_44, i32 %ffn_input_45, i32 %ffn_input_46, i32 %ffn_input_47, i32 %ffn_input_48, i32 %ffn_input_49, i32 %ffn_input_50, i32 %p_ZZ11llama_layerE11norm_output_10, i32 %p_ZZ11llama_layerE11norm_output_11, i32 %p_ZZ11llama_layerE11norm_output_12, i32 %p_ZZ11llama_layerE11norm_output_13, i32 %p_ZZ11llama_layerE11norm_output_14, i32 %p_ZZ11llama_layerE11norm_output_15, i32 %norm_output, i32 %norm_output_35, i32 %norm_output_36, i32 %norm_output_37, i32 %norm_output_38, i32 %norm_output_39, i32 %norm_output_40, i32 %norm_output_41, i32 %norm_output_42, i32 %norm_output_43" [llama_layer.cpp:141]   --->   Operation 455 'call' 'call_ln141' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 103 <SV = 102> <Delay = 0.00>
ST_103 : Operation 456 [1/2] (0.00ns)   --->   "%call_ln141 = call void @FFN.1, i32 %gmem2, i64 %w1, i64 %w2, i64 %w3, i32 %ffn_input, i32 %ffn_input_44, i32 %ffn_input_45, i32 %ffn_input_46, i32 %ffn_input_47, i32 %ffn_input_48, i32 %ffn_input_49, i32 %ffn_input_50, i32 %p_ZZ11llama_layerE11norm_output_10, i32 %p_ZZ11llama_layerE11norm_output_11, i32 %p_ZZ11llama_layerE11norm_output_12, i32 %p_ZZ11llama_layerE11norm_output_13, i32 %p_ZZ11llama_layerE11norm_output_14, i32 %p_ZZ11llama_layerE11norm_output_15, i32 %norm_output, i32 %norm_output_35, i32 %norm_output_36, i32 %norm_output_37, i32 %norm_output_38, i32 %norm_output_39, i32 %norm_output_40, i32 %norm_output_41, i32 %norm_output_42, i32 %norm_output_43" [llama_layer.cpp:141]   --->   Operation 456 'call' 'call_ln141' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 104 <SV = 103> <Delay = 0.00>
ST_104 : Operation 457 [2/2] (0.00ns)   --->   "%call_ln0 = call void @llama_layer_Pipeline_VITIS_LOOP_144_4, i32 %current_token, i32 %layer_output, i32 %layer_output_28, i32 %layer_output_29, i32 %layer_output_30, i32 %layer_output_31, i32 %layer_output_32, i32 %layer_output_33, i32 %layer_output_34, i32 %norm_output, i32 %norm_output_35, i32 %norm_output_36, i32 %norm_output_37, i32 %norm_output_38, i32 %norm_output_39, i32 %norm_output_40, i32 %norm_output_41, i32 %norm_output_42, i32 %norm_output_43, i32 %p_ZZ11llama_layerE11norm_output_10, i32 %p_ZZ11llama_layerE11norm_output_11, i32 %p_ZZ11llama_layerE11norm_output_12, i32 %p_ZZ11llama_layerE11norm_output_13, i32 %p_ZZ11llama_layerE11norm_output_14, i32 %p_ZZ11llama_layerE11norm_output_15, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15"   --->   Operation 457 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 105 <SV = 104> <Delay = 0.00>
ST_105 : Operation 458 [1/2] (0.00ns)   --->   "%call_ln0 = call void @llama_layer_Pipeline_VITIS_LOOP_144_4, i32 %current_token, i32 %layer_output, i32 %layer_output_28, i32 %layer_output_29, i32 %layer_output_30, i32 %layer_output_31, i32 %layer_output_32, i32 %layer_output_33, i32 %layer_output_34, i32 %norm_output, i32 %norm_output_35, i32 %norm_output_36, i32 %norm_output_37, i32 %norm_output_38, i32 %norm_output_39, i32 %norm_output_40, i32 %norm_output_41, i32 %norm_output_42, i32 %norm_output_43, i32 %p_ZZ11llama_layerE11norm_output_10, i32 %p_ZZ11llama_layerE11norm_output_11, i32 %p_ZZ11llama_layerE11norm_output_12, i32 %p_ZZ11llama_layerE11norm_output_13, i32 %p_ZZ11llama_layerE11norm_output_14, i32 %p_ZZ11llama_layerE11norm_output_15, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15"   --->   Operation 458 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 106 <SV = 105> <Delay = 0.00>
ST_106 : Operation 459 [2/2] (0.00ns)   --->   "%call_ln100 = call void @llama_layer_Pipeline_VITIS_LOOP_150_5, i32 %gmem0, i62 %trunc_ln, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15" [llama_layer.cpp:100]   --->   Operation 459 'call' 'call_ln100' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 107 <SV = 106> <Delay = 1.28>
ST_107 : Operation 460 [1/2] (1.28ns)   --->   "%call_ln100 = call void @llama_layer_Pipeline_VITIS_LOOP_150_5, i32 %gmem0, i62 %trunc_ln, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15" [llama_layer.cpp:100]   --->   Operation 460 'call' 'call_ln100' <Predicate = true> <Delay = 1.28> <CoreType = "Generic">   --->   Generic Core

State 108 <SV = 107> <Delay = 0.99>
ST_108 : Operation 461 [1/1] (0.00ns)   --->   "%muxLogicAXIMCE_to_empty_258 = muxlogic"   --->   Operation 461 'muxlogic' 'muxLogicAXIMCE_to_empty_258' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 462 [11/11] (0.99ns)   --->   "%empty_258 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr" [llama_layer.cpp:107]   --->   Operation 462 'writeresp' 'empty_258' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 108> <Delay = 2.92>
ST_109 : Operation 463 [10/11] (2.92ns)   --->   "%empty_258 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr" [llama_layer.cpp:107]   --->   Operation 463 'writeresp' 'empty_258' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 109> <Delay = 2.92>
ST_110 : Operation 464 [9/11] (2.92ns)   --->   "%empty_258 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr" [llama_layer.cpp:107]   --->   Operation 464 'writeresp' 'empty_258' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 110> <Delay = 2.92>
ST_111 : Operation 465 [8/11] (2.92ns)   --->   "%empty_258 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr" [llama_layer.cpp:107]   --->   Operation 465 'writeresp' 'empty_258' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 111> <Delay = 2.92>
ST_112 : Operation 466 [7/11] (2.92ns)   --->   "%empty_258 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr" [llama_layer.cpp:107]   --->   Operation 466 'writeresp' 'empty_258' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 112> <Delay = 2.92>
ST_113 : Operation 467 [6/11] (2.92ns)   --->   "%empty_258 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr" [llama_layer.cpp:107]   --->   Operation 467 'writeresp' 'empty_258' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 113> <Delay = 2.92>
ST_114 : Operation 468 [5/11] (2.92ns)   --->   "%empty_258 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr" [llama_layer.cpp:107]   --->   Operation 468 'writeresp' 'empty_258' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 114> <Delay = 2.92>
ST_115 : Operation 469 [4/11] (2.92ns)   --->   "%empty_258 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr" [llama_layer.cpp:107]   --->   Operation 469 'writeresp' 'empty_258' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 115> <Delay = 2.92>
ST_116 : Operation 470 [3/11] (2.92ns)   --->   "%empty_258 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr" [llama_layer.cpp:107]   --->   Operation 470 'writeresp' 'empty_258' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 116> <Delay = 2.92>
ST_117 : Operation 471 [2/11] (2.92ns)   --->   "%empty_258 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr" [llama_layer.cpp:107]   --->   Operation 471 'writeresp' 'empty_258' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 117> <Delay = 0.89>
ST_118 : Operation 472 [1/1] (0.00ns)   --->   "%speclooptripcount_ln108 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12" [llama_layer.cpp:108]   --->   Operation 472 'speclooptripcount' 'speclooptripcount_ln108' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 473 [1/1] (0.00ns)   --->   "%specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_77" [llama_layer.cpp:107]   --->   Operation 473 'specloopname' 'specloopname_ln107' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 474 [1/11] (0.89ns)   --->   "%empty_258 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr" [llama_layer.cpp:107]   --->   Operation 474 'writeresp' 'empty_258' <Predicate = true> <Delay = 0.89> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 475 [1/1] (0.00ns)   --->   "%br_ln107 = br void %VITIS_LOOP_124_2" [llama_layer.cpp:107]   --->   Operation 475 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>

State 119 <SV = 14> <Delay = 0.00>
ST_119 : Operation 476 [1/2] (0.00ns)   --->   "%call_ln0 = call void @llama_layer_Pipeline_VITIS_LOOP_19_13, i32 %sum_local_loc, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15"   --->   Operation 476 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 120 <SV = 15> <Delay = 0.70>
ST_120 : Operation 477 [1/1] (0.00ns)   --->   "%sum_local_loc_load = load i32 %sum_local_loc"   --->   Operation 477 'load' 'sum_local_loc_load' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 478 [1/1] (0.70ns) (share mux size 6)   --->   "%muxLogicI0_to_div_i1 = muxlogic i32 %sum_local_loc_load"   --->   Operation 478 'muxlogic' 'muxLogicI0_to_div_i1' <Predicate = true> <Delay = 0.70>
ST_120 : Operation 479 [1/1] (0.70ns) (share mux size 6)   --->   "%muxLogicI1_to_div_i1 = muxlogic i32 768"   --->   Operation 479 'muxlogic' 'muxLogicI1_to_div_i1' <Predicate = true> <Delay = 0.70>

State 121 <SV = 16> <Delay = 2.91>
ST_121 : Operation 480 [11/11] (2.91ns) (share mux size 6)   --->   "%div_i1 = fdiv i32 %sum_local_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 480 'fdiv' 'div_i1' <Predicate = true> <Delay = 2.91> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 17> <Delay = 2.79>
ST_122 : Operation 481 [10/11] (2.79ns) (share mux size 6)   --->   "%div_i1 = fdiv i32 %sum_local_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 481 'fdiv' 'div_i1' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 18> <Delay = 2.79>
ST_123 : Operation 482 [9/11] (2.79ns) (share mux size 6)   --->   "%div_i1 = fdiv i32 %sum_local_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 482 'fdiv' 'div_i1' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 19> <Delay = 2.79>
ST_124 : Operation 483 [8/11] (2.79ns) (share mux size 6)   --->   "%div_i1 = fdiv i32 %sum_local_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 483 'fdiv' 'div_i1' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 20> <Delay = 2.79>
ST_125 : Operation 484 [7/11] (2.79ns) (share mux size 6)   --->   "%div_i1 = fdiv i32 %sum_local_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 484 'fdiv' 'div_i1' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 21> <Delay = 2.79>
ST_126 : Operation 485 [6/11] (2.79ns) (share mux size 6)   --->   "%div_i1 = fdiv i32 %sum_local_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 485 'fdiv' 'div_i1' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 22> <Delay = 2.79>
ST_127 : Operation 486 [5/11] (2.79ns) (share mux size 6)   --->   "%div_i1 = fdiv i32 %sum_local_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 486 'fdiv' 'div_i1' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 23> <Delay = 2.79>
ST_128 : Operation 487 [4/11] (2.79ns) (share mux size 6)   --->   "%div_i1 = fdiv i32 %sum_local_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 487 'fdiv' 'div_i1' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 24> <Delay = 2.79>
ST_129 : Operation 488 [3/11] (2.79ns) (share mux size 6)   --->   "%div_i1 = fdiv i32 %sum_local_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 488 'fdiv' 'div_i1' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 25> <Delay = 2.79>
ST_130 : Operation 489 [2/11] (2.79ns) (share mux size 6)   --->   "%div_i1 = fdiv i32 %sum_local_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 489 'fdiv' 'div_i1' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 26> <Delay = 2.72>
ST_131 : Operation 490 [1/11] (0.09ns) (share mux size 6)   --->   "%div_i1 = fdiv i32 %sum_local_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 490 'fdiv' 'div_i1' <Predicate = true> <Delay = 0.09> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 491 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI0_to_p_x_assign = muxlogic i32 %div_i1"   --->   Operation 491 'muxlogic' 'muxLogicI0_to_p_x_assign' <Predicate = true> <Delay = 0.70>
ST_131 : Operation 492 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI1_to_p_x_assign = muxlogic i32 1e-06"   --->   Operation 492 'muxlogic' 'muxLogicI1_to_p_x_assign' <Predicate = true> <Delay = 0.70>
ST_131 : Operation 493 [1/1] (1.92ns) (share mux size 5)   --->   "%p_x_assign = fadd i32 %div_i1, i32 1e-06" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 493 'fadd' 'p_x_assign' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 27> <Delay = 1.82>
ST_132 : Operation 494 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicI0_to_tmp = muxlogic i32 %p_x_assign"   --->   Operation 494 'muxlogic' 'muxLogicI0_to_tmp' <Predicate = true> <Delay = 0.43>
ST_132 : Operation 495 [15/15] (1.38ns) (share mux size 3)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 495 'fsqrt' 'tmp' <Predicate = true> <Delay = 1.38> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 133 <SV = 28> <Delay = 2.09>
ST_133 : Operation 496 [14/15] (2.09ns) (share mux size 3)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 496 'fsqrt' 'tmp' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 134 <SV = 29> <Delay = 2.09>
ST_134 : Operation 497 [13/15] (2.09ns) (share mux size 3)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 497 'fsqrt' 'tmp' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 135 <SV = 30> <Delay = 2.09>
ST_135 : Operation 498 [12/15] (2.09ns) (share mux size 3)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 498 'fsqrt' 'tmp' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 136 <SV = 31> <Delay = 2.09>
ST_136 : Operation 499 [11/15] (2.09ns) (share mux size 3)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 499 'fsqrt' 'tmp' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 137 <SV = 32> <Delay = 2.09>
ST_137 : Operation 500 [10/15] (2.09ns) (share mux size 3)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 500 'fsqrt' 'tmp' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 138 <SV = 33> <Delay = 2.09>
ST_138 : Operation 501 [9/15] (2.09ns) (share mux size 3)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 501 'fsqrt' 'tmp' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 139 <SV = 34> <Delay = 2.09>
ST_139 : Operation 502 [8/15] (2.09ns) (share mux size 3)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 502 'fsqrt' 'tmp' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 140 <SV = 35> <Delay = 2.09>
ST_140 : Operation 503 [7/15] (2.09ns) (share mux size 3)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 503 'fsqrt' 'tmp' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 141 <SV = 36> <Delay = 2.09>
ST_141 : Operation 504 [6/15] (2.09ns) (share mux size 3)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 504 'fsqrt' 'tmp' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 142 <SV = 37> <Delay = 2.09>
ST_142 : Operation 505 [5/15] (2.09ns) (share mux size 3)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 505 'fsqrt' 'tmp' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 143 <SV = 38> <Delay = 2.09>
ST_143 : Operation 506 [4/15] (2.09ns) (share mux size 3)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 506 'fsqrt' 'tmp' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 144 <SV = 39> <Delay = 2.09>
ST_144 : Operation 507 [3/15] (2.09ns) (share mux size 3)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 507 'fsqrt' 'tmp' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 145 <SV = 40> <Delay = 2.09>
ST_145 : Operation 508 [2/15] (2.09ns) (share mux size 3)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 508 'fsqrt' 'tmp' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_145 : Operation 509 [1/1] (1.01ns)   --->   "%add_ln27 = add i64 %all_weights_read, i64 453058560" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:160]   --->   Operation 509 'add' 'add_ln27' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 510 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln27, i32 2, i32 63" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:160]   --->   Operation 510 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>

State 146 <SV = 41> <Delay = 2.34>
ST_146 : Operation 511 [1/15] (0.09ns) (share mux size 3)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 511 'fsqrt' 'tmp' <Predicate = true> <Delay = 0.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_146 : Operation 512 [1/1] (0.70ns) (share mux size 6)   --->   "%muxLogicI0_to_norm = muxlogic i32 1"   --->   Operation 512 'muxlogic' 'muxLogicI0_to_norm' <Predicate = true> <Delay = 0.70>
ST_146 : Operation 513 [1/1] (0.70ns) (share mux size 6)   --->   "%muxLogicI1_to_norm = muxlogic i32 %tmp"   --->   Operation 513 'muxlogic' 'muxLogicI1_to_norm' <Predicate = true> <Delay = 0.70>
ST_146 : Operation 514 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i62 %trunc_ln3" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:160]   --->   Operation 514 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 515 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln27" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:160]   --->   Operation 515 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 516 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMAddr_to_empty_253 = muxlogic i64 %gmem2_addr"   --->   Operation 516 'muxlogic' 'muxLogicAXIMAddr_to_empty_253' <Predicate = true> <Delay = 1.35>
ST_146 : Operation 517 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMBurst_to_empty_253 = muxlogic i64 768"   --->   Operation 517 'muxlogic' 'muxLogicAXIMBurst_to_empty_253' <Predicate = true> <Delay = 1.35>
ST_146 : Operation 518 [11/11] (0.99ns) (share mux size 86)   --->   "%empty_253 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:160]   --->   Operation 518 'readreq' 'empty_253' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 147 <SV = 42> <Delay = 2.92>
ST_147 : Operation 519 [11/11] (2.91ns) (share mux size 6)   --->   "%norm = fdiv i32 1, i32 %tmp" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 519 'fdiv' 'norm' <Predicate = true> <Delay = 2.91> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 520 [10/11] (2.92ns) (share mux size 86)   --->   "%empty_253 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:160]   --->   Operation 520 'readreq' 'empty_253' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 148 <SV = 43> <Delay = 2.92>
ST_148 : Operation 521 [10/11] (2.79ns) (share mux size 6)   --->   "%norm = fdiv i32 1, i32 %tmp" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 521 'fdiv' 'norm' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 522 [9/11] (2.92ns) (share mux size 86)   --->   "%empty_253 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:160]   --->   Operation 522 'readreq' 'empty_253' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 149 <SV = 44> <Delay = 2.92>
ST_149 : Operation 523 [9/11] (2.79ns) (share mux size 6)   --->   "%norm = fdiv i32 1, i32 %tmp" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 523 'fdiv' 'norm' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 524 [8/11] (2.92ns) (share mux size 86)   --->   "%empty_253 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:160]   --->   Operation 524 'readreq' 'empty_253' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 150 <SV = 45> <Delay = 2.92>
ST_150 : Operation 525 [8/11] (2.79ns) (share mux size 6)   --->   "%norm = fdiv i32 1, i32 %tmp" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 525 'fdiv' 'norm' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 526 [7/11] (2.92ns) (share mux size 86)   --->   "%empty_253 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:160]   --->   Operation 526 'readreq' 'empty_253' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 151 <SV = 46> <Delay = 2.92>
ST_151 : Operation 527 [7/11] (2.79ns) (share mux size 6)   --->   "%norm = fdiv i32 1, i32 %tmp" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 527 'fdiv' 'norm' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 528 [6/11] (2.92ns) (share mux size 86)   --->   "%empty_253 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:160]   --->   Operation 528 'readreq' 'empty_253' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 152 <SV = 47> <Delay = 2.92>
ST_152 : Operation 529 [6/11] (2.79ns) (share mux size 6)   --->   "%norm = fdiv i32 1, i32 %tmp" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 529 'fdiv' 'norm' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 530 [5/11] (2.92ns) (share mux size 86)   --->   "%empty_253 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:160]   --->   Operation 530 'readreq' 'empty_253' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 153 <SV = 48> <Delay = 2.92>
ST_153 : Operation 531 [5/11] (2.79ns) (share mux size 6)   --->   "%norm = fdiv i32 1, i32 %tmp" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 531 'fdiv' 'norm' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 532 [4/11] (2.92ns) (share mux size 86)   --->   "%empty_253 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:160]   --->   Operation 532 'readreq' 'empty_253' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 154 <SV = 49> <Delay = 2.92>
ST_154 : Operation 533 [4/11] (2.79ns) (share mux size 6)   --->   "%norm = fdiv i32 1, i32 %tmp" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 533 'fdiv' 'norm' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 534 [3/11] (2.92ns) (share mux size 86)   --->   "%empty_253 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:160]   --->   Operation 534 'readreq' 'empty_253' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 155 <SV = 50> <Delay = 2.92>
ST_155 : Operation 535 [3/11] (2.79ns) (share mux size 6)   --->   "%norm = fdiv i32 1, i32 %tmp" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 535 'fdiv' 'norm' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 536 [2/11] (2.92ns) (share mux size 86)   --->   "%empty_253 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:160]   --->   Operation 536 'readreq' 'empty_253' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 156 <SV = 51> <Delay = 2.79>
ST_156 : Operation 537 [2/11] (2.79ns) (share mux size 6)   --->   "%norm = fdiv i32 1, i32 %tmp" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 537 'fdiv' 'norm' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 538 [1/11] (0.99ns) (share mux size 86)   --->   "%empty_253 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:160]   --->   Operation 538 'readreq' 'empty_253' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 157 <SV = 52> <Delay = 0.09>
ST_157 : Operation 539 [1/11] (0.09ns) (share mux size 6)   --->   "%norm = fdiv i32 1, i32 %tmp" [kernel_RMS_Norm.cpp:25->llama_layer.cpp:160]   --->   Operation 539 'fdiv' 'norm' <Predicate = true> <Delay = 0.09> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 540 [2/2] (0.00ns)   --->   "%call_ln27 = call void @llama_layer_Pipeline_VITIS_LOOP_27_24, i32 %gmem2, i62 %trunc_ln3, i32 %norm, i32 %norm_output, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15, i32 %norm_output_35, i32 %norm_output_36, i32 %norm_output_37, i32 %norm_output_38, i32 %norm_output_39, i32 %norm_output_40, i32 %norm_output_41, i32 %norm_output_42, i32 %norm_output_43, i32 %p_ZZ11llama_layerE11norm_output_10, i32 %p_ZZ11llama_layerE11norm_output_11, i32 %p_ZZ11llama_layerE11norm_output_12, i32 %p_ZZ11llama_layerE11norm_output_13, i32 %p_ZZ11llama_layerE11norm_output_14, i32 %p_ZZ11llama_layerE11norm_output_15" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:160]   --->   Operation 540 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 158 <SV = 53> <Delay = 0.00>
ST_158 : Operation 541 [1/2] (0.00ns)   --->   "%call_ln27 = call void @llama_layer_Pipeline_VITIS_LOOP_27_24, i32 %gmem2, i62 %trunc_ln3, i32 %norm, i32 %norm_output, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15, i32 %norm_output_35, i32 %norm_output_36, i32 %norm_output_37, i32 %norm_output_38, i32 %norm_output_39, i32 %norm_output_40, i32 %norm_output_41, i32 %norm_output_42, i32 %norm_output_43, i32 %p_ZZ11llama_layerE11norm_output_10, i32 %p_ZZ11llama_layerE11norm_output_11, i32 %p_ZZ11llama_layerE11norm_output_12, i32 %p_ZZ11llama_layerE11norm_output_13, i32 %p_ZZ11llama_layerE11norm_output_14, i32 %p_ZZ11llama_layerE11norm_output_15" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:160]   --->   Operation 541 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 159 <SV = 54> <Delay = 2.09>
ST_159 : Operation 542 [1/1] (1.01ns)   --->   "%lm_head_weight = add i64 %all_weights_read, i64 453061632" [llama_layer.cpp:66->llama_layer.cpp:157]   --->   Operation 542 'add' 'lm_head_weight' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 543 [2/2] (1.08ns)   --->   "%call_ln163 = call void @matmul.1, i32 %gmem1, i64 %output_logits_read, i32 %gmem2, i64 %lm_head_weight, i32 %p_ZZ11llama_layerE11norm_output_10, i32 %p_ZZ11llama_layerE11norm_output_11, i32 %p_ZZ11llama_layerE11norm_output_12, i32 %p_ZZ11llama_layerE11norm_output_13, i32 %p_ZZ11llama_layerE11norm_output_14, i32 %p_ZZ11llama_layerE11norm_output_15, i32 %norm_output, i32 %norm_output_35, i32 %norm_output_36, i32 %norm_output_37, i32 %norm_output_38, i32 %norm_output_39, i32 %norm_output_40, i32 %norm_output_41, i32 %norm_output_42, i32 %norm_output_43" [llama_layer.cpp:163]   --->   Operation 543 'call' 'call_ln163' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Generic Core

State 160 <SV = 55> <Delay = 0.00>
ST_160 : Operation 544 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_15, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:163]   --->   Operation 544 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 545 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_14, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:163]   --->   Operation 545 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 546 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_13, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:163]   --->   Operation 546 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 547 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_12, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:163]   --->   Operation 547 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 548 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_11, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:163]   --->   Operation 548 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 549 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_10, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:163]   --->   Operation 549 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 550 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_43, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:163]   --->   Operation 550 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 551 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_42, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:163]   --->   Operation 551 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 552 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_41, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:163]   --->   Operation 552 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 553 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_40, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:163]   --->   Operation 553 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 554 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_39, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:163]   --->   Operation 554 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 555 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_38, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:163]   --->   Operation 555 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 556 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_37, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:163]   --->   Operation 556 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 557 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_36, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:163]   --->   Operation 557 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 558 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_35, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:163]   --->   Operation 558 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 559 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output, i64 666, i64 22, i64 18446744073709551615" [llama_layer.cpp:163]   --->   Operation 559 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 560 [1/2] (0.00ns)   --->   "%call_ln163 = call void @matmul.1, i32 %gmem1, i64 %output_logits_read, i32 %gmem2, i64 %lm_head_weight, i32 %p_ZZ11llama_layerE11norm_output_10, i32 %p_ZZ11llama_layerE11norm_output_11, i32 %p_ZZ11llama_layerE11norm_output_12, i32 %p_ZZ11llama_layerE11norm_output_13, i32 %p_ZZ11llama_layerE11norm_output_14, i32 %p_ZZ11llama_layerE11norm_output_15, i32 %norm_output, i32 %norm_output_35, i32 %norm_output_36, i32 %norm_output_37, i32 %norm_output_38, i32 %norm_output_39, i32 %norm_output_40, i32 %norm_output_41, i32 %norm_output_42, i32 %norm_output_43" [llama_layer.cpp:163]   --->   Operation 560 'call' 'call_ln163' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_160 : Operation 561 [1/1] (0.00ns)   --->   "%ret_ln164 = ret" [llama_layer.cpp:164]   --->   Operation 561 'ret' 'ret_ln164' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ token_embed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_logits]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ all_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ key_cache]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ value_cache]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ position]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ current_token]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ current_token_19]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ current_token_20]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ current_token_21]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ current_token_22]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ current_token_23]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ current_token_24]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ current_token_25]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ current_token_26]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ current_token_27]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE13current_token_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE13current_token_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE13current_token_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE13current_token_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE13current_token_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE13current_token_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ norm_output]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ norm_output_35]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ norm_output_36]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ norm_output_37]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ norm_output_38]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ norm_output_39]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ norm_output_40]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ norm_output_41]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ norm_output_42]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ norm_output_43]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_100]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_cos_K0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_cos_K1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_cos_K2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_sin_K0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_sin_K1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_sin_K2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_1001]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ cos_K02]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ cos_K13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ cos_K24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sin_K05]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sin_K16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sin_K27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer_output]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ layer_output_28]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ layer_output_29]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ layer_output_30]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ layer_output_31]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ layer_output_32]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ layer_output_33]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ layer_output_34]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ ffn_input]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ ffn_input_44]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ ffn_input_45]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ ffn_input_46]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ ffn_input_47]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ ffn_input_48]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ ffn_input_49]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ ffn_input_50]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul                        (alloca           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000]
layer                          (alloca           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000]
position_read                  (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000]
value_cache_read               (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000]
key_cache_read                 (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000]
all_weights_read               (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
output_logits_read             (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
token_embed_read               (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_local_loc                  (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000]
sum_local_4_loc                (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000]
sum_local_2_loc                (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000]
trunc_ln                       (partselect       ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000]
sext_ln100                     (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem0_addr                     (getelementptr    ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000]
muxLogicAXIMAddr_to_empty      (muxlogic         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
muxLogicAXIMBurst_to_empty     (muxlogic         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln107                    (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                      (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                          (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln73             (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln100                     (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln129              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln107                       (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_mul_load                   (load             ) [ 00000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000]
layer_1                        (load             ) [ 00000000000000011111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln107                      (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln107_1                    (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln107                     (icmp             ) [ 00000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000]
br_ln107                       (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln107                    (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln107                    (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0                       (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_local_2_loc_load           (load             ) [ 00000000000000000111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
muxLogicI0_to_div_i            (muxlogic         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
muxLogicI1_to_div_i            (muxlogic         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
div_i                          (fdiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
muxLogicI0_to_p_x_assign_1     (muxlogic         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
muxLogicI1_to_p_x_assign_1     (muxlogic         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_x_assign_1                   (fadd             ) [ 00000000000000000000000000001111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
muxLogicI0_to_tmp_s            (muxlogic         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln37                      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln37                       (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln27_1                   (partselect       ) [ 00000000000000000000000000000000000000000011111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                          (fsqrt            ) [ 00000000000000000000000000000000000000000001111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
muxLogicI0_to_norm_1           (muxlogic         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
muxLogicI1_to_norm_1           (muxlogic         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln27_1                    (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr_76                  (getelementptr    ) [ 00000000000000000000000000000000000000000001111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
muxLogicAXIMAddr_to_empty_254  (muxlogic         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
muxLogicAXIMBurst_to_empty_254 (muxlogic         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
muxLogicAXIMAddr_to_empty_255  (muxlogic         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
muxLogicAXIMBurst_to_empty_255 (muxlogic         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_254                      (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_255                      (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
norm_1                         (fdiv             ) [ 00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln27                      (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0                       (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln47                       (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln47                      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wq                             (add              ) [ 00000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln48                       (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln48                      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wk                             (add              ) [ 00000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln49                       (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln49                      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wv                             (add              ) [ 00000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln50                       (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln50                      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wo                             (add              ) [ 00000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln129                     (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln100                     (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
muxLogicAXIMAddr_to_empty_257  (muxlogic         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
muxLogicAXIMBurst_to_empty_257 (muxlogic         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_257                      (writereq         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0                       (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_local_4_loc_load           (load             ) [ 00000000000000000000000000000000000000000000000000000000000000001111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
muxLogicI0_to_div_i2           (muxlogic         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
muxLogicI1_to_div_i2           (muxlogic         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
div_i2                         (fdiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
muxLogicI0_to_p_x_assign_2     (muxlogic         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
muxLogicI1_to_p_x_assign_2     (muxlogic         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_x_assign_2                   (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000011111111111111100000000000000000000000000000000000000000000000000000000000000000000000]
muxLogicI0_to_tmp_6            (muxlogic         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln37_1                     (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln37_1                    (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln37_2                     (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln27_4                   (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111100000000000000000000000000000000000000000000000000000000000]
tmp_6                          (fsqrt            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111000000000000000000000000000000000000000000000000000000000000]
muxLogicI0_to_norm_2           (muxlogic         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
muxLogicI1_to_norm_2           (muxlogic         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln27_2                    (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr_77                  (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110000000000000000000000000000000000000000000000000000000000000]
muxLogicAXIMAddr_to_empty_256  (muxlogic         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
muxLogicAXIMBurst_to_empty_256 (muxlogic         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_256                      (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
norm_2                         (fdiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000]
call_ln27                      (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln52                       (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln52                      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
w1                             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000]
add_ln53                       (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln53                      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
w2                             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000]
add_ln54                       (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln54                      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
w3                             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000]
call_ln141                     (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0                       (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln100                     (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
muxLogicAXIMCE_to_empty_258    (muxlogic         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln108        (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln107             (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_258                      (writeresp        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln107                       (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0                       (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_local_loc_load             (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111100000000000000000000000000000]
muxLogicI0_to_div_i1           (muxlogic         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
muxLogicI1_to_div_i1           (muxlogic         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
div_i1                         (fdiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
muxLogicI0_to_p_x_assign       (muxlogic         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
muxLogicI1_to_p_x_assign       (muxlogic         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_x_assign                     (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111100000000000000]
muxLogicI0_to_tmp              (muxlogic         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln27                       (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln3                      (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111100]
tmp                            (fsqrt            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111000]
muxLogicI0_to_norm             (muxlogic         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
muxLogicI1_to_norm             (muxlogic         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln27                      (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr                     (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110000]
muxLogicAXIMAddr_to_empty_253  (muxlogic         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
muxLogicAXIMBurst_to_empty_253 (muxlogic         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_253                      (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
norm                           (fdiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
call_ln27                      (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lm_head_weight                 (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
specmemcore_ln163              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln163              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln163              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln163              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln163              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln163              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln163              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln163              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln163              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln163              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln163              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln163              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln163              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln163              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln163              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln163              (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln163                     (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln164                      (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="token_embed">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="token_embed"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_logits">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_logits"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="all_weights">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="all_weights"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="key_cache">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_cache"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="value_cache">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="value_cache"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="position">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="position"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="current_token">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="current_token_19">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_19"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="current_token_20">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_20"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="current_token_21">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_21"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="current_token_22">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_22"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="current_token_23">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_23"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="current_token_24">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_24"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="current_token_25">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_25"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="current_token_26">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_26"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="current_token_27">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_27"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZ11llama_layerE13current_token_10">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_10"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZ11llama_layerE13current_token_11">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_11"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZ11llama_layerE13current_token_12">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_12"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZ11llama_layerE13current_token_13">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_13"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZ11llama_layerE13current_token_14">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_14"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZZ11llama_layerE13current_token_15">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_15"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="norm_output">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="norm_output_35">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_35"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="norm_output_36">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_36"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="norm_output_37">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_37"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="norm_output_38">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_38"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="norm_output_39">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_39"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="norm_output_40">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_40"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="norm_output_41">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_41"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="norm_output_42">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_42"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="norm_output_43">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_43"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="p_ZZ11llama_layerE11norm_output_10">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_10"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="p_ZZ11llama_layerE11norm_output_11">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_11"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="p_ZZ11llama_layerE11norm_output_12">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_12"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="p_ZZ11llama_layerE11norm_output_13">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_13"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="p_ZZ11llama_layerE11norm_output_14">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_14"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="p_ZZ11llama_layerE11norm_output_15">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_15"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="ref_4oPi_table_100">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_100"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="second_order_float_cos_K0">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_cos_K0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="second_order_float_cos_K1">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_cos_K1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="second_order_float_cos_K2">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_cos_K2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="second_order_float_sin_K0">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_K0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="second_order_float_sin_K1">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_K1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="second_order_float_sin_K2">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_K2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="ref_4oPi_table_1001">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_1001"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="cos_K02">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_K02"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="cos_K13">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_K13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="cos_K24">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_K24"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="sin_K05">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_K05"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="sin_K16">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_K16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="sin_K27">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_K27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="layer_output">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_output"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="layer_output_28">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_output_28"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="layer_output_29">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_output_29"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="layer_output_30">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_output_30"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="layer_output_31">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_output_31"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="layer_output_32">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_output_32"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="layer_output_33">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_output_33"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="layer_output_34">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_output_34"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="ffn_input">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ffn_input"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="ffn_input_44">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ffn_input_44"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="ffn_input_45">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ffn_input_45"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="ffn_input_46">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ffn_input_46"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="ffn_input_47">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ffn_input_47"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="ffn_input_48">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ffn_input_48"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="ffn_input_49">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ffn_input_49"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="ffn_input_50">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ffn_input_50"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llama_layer_Pipeline_VITIS_LOOP_100_1"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_70"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_51"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_107"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_52"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_53"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_55"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_56"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_57"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_58"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_59"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_60"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_61"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_62"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_63"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_64"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_65"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_66"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_67"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_68"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llama_layer_Pipeline_VITIS_LOOP_19_1"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llama_layer_Pipeline_VITIS_LOOP_19_13"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f32"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llama_layer_Pipeline_VITIS_LOOP_27_2"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llama_layer_Pipeline_VITIS_LOOP_124_2"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_mhsa.1"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llama_layer_Pipeline_VITIS_LOOP_132_3"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llama_layer_Pipeline_VITIS_LOOP_19_11"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llama_layer_Pipeline_VITIS_LOOP_27_22"/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFN.1"/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llama_layer_Pipeline_VITIS_LOOP_144_4"/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llama_layer_Pipeline_VITIS_LOOP_150_5"/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_77"/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llama_layer_Pipeline_VITIS_LOOP_27_24"/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matmul.1"/></StgValue>
</bind>
</comp>

<comp id="308" class="1004" name="phi_mul_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="layer_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="sum_local_loc_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_local_loc/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="sum_local_4_loc_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="32" slack="60"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_local_4_loc/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sum_local_2_loc_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_local_2_loc/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="position_read_read_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="1" index="2" bw="32" slack="56"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="position_read/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="value_cache_read_read_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="0"/>
<pin id="336" dir="0" index="1" bw="64" slack="0"/>
<pin id="337" dir="1" index="2" bw="64" slack="56"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="value_cache_read/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="key_cache_read_read_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="0"/>
<pin id="342" dir="0" index="1" bw="64" slack="0"/>
<pin id="343" dir="1" index="2" bw="64" slack="56"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="key_cache_read/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="all_weights_read_read_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="0"/>
<pin id="348" dir="0" index="1" bw="64" slack="0"/>
<pin id="349" dir="1" index="2" bw="64" slack="40"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="all_weights_read/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="output_logits_read_read_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="0"/>
<pin id="354" dir="0" index="1" bw="64" slack="0"/>
<pin id="355" dir="1" index="2" bw="64" slack="54"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_logits_read/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="token_embed_read_read_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="0"/>
<pin id="360" dir="0" index="1" bw="64" slack="0"/>
<pin id="361" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="token_embed_read/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_readreq_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="0" index="2" bw="11" slack="0"/>
<pin id="368" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/1 empty_255/42 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_readreq_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="0" index="2" bw="11" slack="0"/>
<pin id="375" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_254/42 empty_256/89 empty_253/146 "/>
</bind>
</comp>

<comp id="378" class="1004" name="empty_257_writereq_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="60"/>
<pin id="381" dir="0" index="2" bw="11" slack="0"/>
<pin id="382" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="empty_257/61 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_writeresp_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="107"/>
<pin id="388" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="empty_258/108 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="0" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="0" index="2" bw="62" slack="11"/>
<pin id="394" dir="0" index="3" bw="32" slack="0"/>
<pin id="395" dir="0" index="4" bw="32" slack="0"/>
<pin id="396" dir="0" index="5" bw="32" slack="0"/>
<pin id="397" dir="0" index="6" bw="32" slack="0"/>
<pin id="398" dir="0" index="7" bw="32" slack="0"/>
<pin id="399" dir="0" index="8" bw="32" slack="0"/>
<pin id="400" dir="0" index="9" bw="32" slack="0"/>
<pin id="401" dir="0" index="10" bw="32" slack="0"/>
<pin id="402" dir="0" index="11" bw="32" slack="0"/>
<pin id="403" dir="0" index="12" bw="32" slack="0"/>
<pin id="404" dir="0" index="13" bw="32" slack="0"/>
<pin id="405" dir="0" index="14" bw="32" slack="0"/>
<pin id="406" dir="0" index="15" bw="32" slack="0"/>
<pin id="407" dir="0" index="16" bw="32" slack="0"/>
<pin id="408" dir="0" index="17" bw="32" slack="0"/>
<pin id="409" dir="0" index="18" bw="32" slack="0"/>
<pin id="410" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln100/12 "/>
</bind>
</comp>

<comp id="429" class="1004" name="grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="0" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="13"/>
<pin id="432" dir="0" index="2" bw="32" slack="0"/>
<pin id="433" dir="0" index="3" bw="32" slack="0"/>
<pin id="434" dir="0" index="4" bw="32" slack="0"/>
<pin id="435" dir="0" index="5" bw="32" slack="0"/>
<pin id="436" dir="0" index="6" bw="32" slack="0"/>
<pin id="437" dir="0" index="7" bw="32" slack="0"/>
<pin id="438" dir="0" index="8" bw="32" slack="0"/>
<pin id="439" dir="0" index="9" bw="32" slack="0"/>
<pin id="440" dir="0" index="10" bw="32" slack="0"/>
<pin id="441" dir="0" index="11" bw="32" slack="0"/>
<pin id="442" dir="0" index="12" bw="32" slack="0"/>
<pin id="443" dir="0" index="13" bw="32" slack="0"/>
<pin id="444" dir="0" index="14" bw="32" slack="0"/>
<pin id="445" dir="0" index="15" bw="32" slack="0"/>
<pin id="446" dir="0" index="16" bw="32" slack="0"/>
<pin id="447" dir="0" index="17" bw="32" slack="0"/>
<pin id="448" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/14 "/>
</bind>
</comp>

<comp id="466" class="1004" name="grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="0" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="13"/>
<pin id="469" dir="0" index="2" bw="32" slack="0"/>
<pin id="470" dir="0" index="3" bw="32" slack="0"/>
<pin id="471" dir="0" index="4" bw="32" slack="0"/>
<pin id="472" dir="0" index="5" bw="32" slack="0"/>
<pin id="473" dir="0" index="6" bw="32" slack="0"/>
<pin id="474" dir="0" index="7" bw="32" slack="0"/>
<pin id="475" dir="0" index="8" bw="32" slack="0"/>
<pin id="476" dir="0" index="9" bw="32" slack="0"/>
<pin id="477" dir="0" index="10" bw="32" slack="0"/>
<pin id="478" dir="0" index="11" bw="32" slack="0"/>
<pin id="479" dir="0" index="12" bw="32" slack="0"/>
<pin id="480" dir="0" index="13" bw="32" slack="0"/>
<pin id="481" dir="0" index="14" bw="32" slack="0"/>
<pin id="482" dir="0" index="15" bw="32" slack="0"/>
<pin id="483" dir="0" index="16" bw="32" slack="0"/>
<pin id="484" dir="0" index="17" bw="32" slack="0"/>
<pin id="485" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/14 "/>
</bind>
</comp>

<comp id="503" class="1004" name="grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="0" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="0"/>
<pin id="506" dir="0" index="2" bw="62" slack="12"/>
<pin id="507" dir="0" index="3" bw="32" slack="0"/>
<pin id="508" dir="0" index="4" bw="32" slack="0"/>
<pin id="509" dir="0" index="5" bw="32" slack="0"/>
<pin id="510" dir="0" index="6" bw="32" slack="0"/>
<pin id="511" dir="0" index="7" bw="32" slack="0"/>
<pin id="512" dir="0" index="8" bw="32" slack="0"/>
<pin id="513" dir="0" index="9" bw="32" slack="0"/>
<pin id="514" dir="0" index="10" bw="32" slack="0"/>
<pin id="515" dir="0" index="11" bw="32" slack="0"/>
<pin id="516" dir="0" index="12" bw="32" slack="0"/>
<pin id="517" dir="0" index="13" bw="32" slack="0"/>
<pin id="518" dir="0" index="14" bw="32" slack="0"/>
<pin id="519" dir="0" index="15" bw="32" slack="0"/>
<pin id="520" dir="0" index="16" bw="32" slack="0"/>
<pin id="521" dir="0" index="17" bw="32" slack="0"/>
<pin id="522" dir="0" index="18" bw="32" slack="0"/>
<pin id="523" dir="0" index="19" bw="32" slack="0"/>
<pin id="524" dir="0" index="20" bw="32" slack="0"/>
<pin id="525" dir="0" index="21" bw="32" slack="0"/>
<pin id="526" dir="0" index="22" bw="32" slack="0"/>
<pin id="527" dir="0" index="23" bw="32" slack="0"/>
<pin id="528" dir="0" index="24" bw="32" slack="0"/>
<pin id="529" dir="0" index="25" bw="32" slack="0"/>
<pin id="530" dir="0" index="26" bw="32" slack="0"/>
<pin id="531" dir="0" index="27" bw="32" slack="0"/>
<pin id="532" dir="0" index="28" bw="32" slack="0"/>
<pin id="533" dir="0" index="29" bw="32" slack="0"/>
<pin id="534" dir="0" index="30" bw="32" slack="0"/>
<pin id="535" dir="0" index="31" bw="32" slack="0"/>
<pin id="536" dir="0" index="32" bw="32" slack="0"/>
<pin id="537" dir="0" index="33" bw="32" slack="0"/>
<pin id="538" dir="0" index="34" bw="32" slack="0"/>
<pin id="539" dir="0" index="35" bw="32" slack="0"/>
<pin id="540" dir="1" index="36" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln27/53 "/>
</bind>
</comp>

<comp id="575" class="1004" name="grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="0" slack="0"/>
<pin id="577" dir="0" index="1" bw="32" slack="0"/>
<pin id="578" dir="0" index="2" bw="32" slack="0"/>
<pin id="579" dir="0" index="3" bw="32" slack="0"/>
<pin id="580" dir="0" index="4" bw="32" slack="0"/>
<pin id="581" dir="0" index="5" bw="32" slack="0"/>
<pin id="582" dir="0" index="6" bw="32" slack="0"/>
<pin id="583" dir="0" index="7" bw="32" slack="0"/>
<pin id="584" dir="0" index="8" bw="32" slack="0"/>
<pin id="585" dir="0" index="9" bw="32" slack="0"/>
<pin id="586" dir="0" index="10" bw="32" slack="0"/>
<pin id="587" dir="0" index="11" bw="32" slack="0"/>
<pin id="588" dir="0" index="12" bw="32" slack="0"/>
<pin id="589" dir="0" index="13" bw="32" slack="0"/>
<pin id="590" dir="0" index="14" bw="32" slack="0"/>
<pin id="591" dir="0" index="15" bw="32" slack="0"/>
<pin id="592" dir="0" index="16" bw="32" slack="0"/>
<pin id="593" dir="0" index="17" bw="32" slack="0"/>
<pin id="594" dir="0" index="18" bw="32" slack="0"/>
<pin id="595" dir="0" index="19" bw="32" slack="0"/>
<pin id="596" dir="0" index="20" bw="32" slack="0"/>
<pin id="597" dir="0" index="21" bw="32" slack="0"/>
<pin id="598" dir="0" index="22" bw="32" slack="0"/>
<pin id="599" dir="0" index="23" bw="32" slack="0"/>
<pin id="600" dir="0" index="24" bw="32" slack="0"/>
<pin id="601" dir="0" index="25" bw="32" slack="0"/>
<pin id="602" dir="0" index="26" bw="32" slack="0"/>
<pin id="603" dir="0" index="27" bw="32" slack="0"/>
<pin id="604" dir="0" index="28" bw="32" slack="0"/>
<pin id="605" dir="0" index="29" bw="32" slack="0"/>
<pin id="606" dir="0" index="30" bw="32" slack="0"/>
<pin id="607" dir="0" index="31" bw="32" slack="0"/>
<pin id="608" dir="0" index="32" bw="32" slack="0"/>
<pin id="609" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/55 "/>
</bind>
</comp>

<comp id="643" class="1004" name="grp_kernel_mhsa_1_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="0" slack="0"/>
<pin id="645" dir="0" index="1" bw="32" slack="56"/>
<pin id="646" dir="0" index="2" bw="32" slack="0"/>
<pin id="647" dir="0" index="3" bw="64" slack="1"/>
<pin id="648" dir="0" index="4" bw="64" slack="1"/>
<pin id="649" dir="0" index="5" bw="64" slack="1"/>
<pin id="650" dir="0" index="6" bw="64" slack="1"/>
<pin id="651" dir="0" index="7" bw="32" slack="0"/>
<pin id="652" dir="0" index="8" bw="64" slack="56"/>
<pin id="653" dir="0" index="9" bw="32" slack="0"/>
<pin id="654" dir="0" index="10" bw="64" slack="56"/>
<pin id="655" dir="0" index="11" bw="4" slack="43"/>
<pin id="656" dir="0" index="12" bw="32" slack="0"/>
<pin id="657" dir="0" index="13" bw="32" slack="0"/>
<pin id="658" dir="0" index="14" bw="32" slack="0"/>
<pin id="659" dir="0" index="15" bw="32" slack="0"/>
<pin id="660" dir="0" index="16" bw="32" slack="0"/>
<pin id="661" dir="0" index="17" bw="32" slack="0"/>
<pin id="662" dir="0" index="18" bw="32" slack="0"/>
<pin id="663" dir="0" index="19" bw="32" slack="0"/>
<pin id="664" dir="0" index="20" bw="32" slack="0"/>
<pin id="665" dir="0" index="21" bw="32" slack="0"/>
<pin id="666" dir="0" index="22" bw="32" slack="0"/>
<pin id="667" dir="0" index="23" bw="32" slack="0"/>
<pin id="668" dir="0" index="24" bw="32" slack="0"/>
<pin id="669" dir="0" index="25" bw="32" slack="0"/>
<pin id="670" dir="0" index="26" bw="32" slack="0"/>
<pin id="671" dir="0" index="27" bw="32" slack="0"/>
<pin id="672" dir="0" index="28" bw="27" slack="0"/>
<pin id="673" dir="0" index="29" bw="8" slack="0"/>
<pin id="674" dir="0" index="30" bw="100" slack="0"/>
<pin id="675" dir="0" index="31" bw="28" slack="0"/>
<pin id="676" dir="0" index="32" bw="22" slack="0"/>
<pin id="677" dir="0" index="33" bw="14" slack="0"/>
<pin id="678" dir="0" index="34" bw="29" slack="0"/>
<pin id="679" dir="0" index="35" bw="21" slack="0"/>
<pin id="680" dir="0" index="36" bw="13" slack="0"/>
<pin id="681" dir="0" index="37" bw="100" slack="0"/>
<pin id="682" dir="0" index="38" bw="28" slack="0"/>
<pin id="683" dir="0" index="39" bw="22" slack="0"/>
<pin id="684" dir="0" index="40" bw="14" slack="0"/>
<pin id="685" dir="0" index="41" bw="29" slack="0"/>
<pin id="686" dir="0" index="42" bw="21" slack="0"/>
<pin id="687" dir="0" index="43" bw="13" slack="0"/>
<pin id="688" dir="1" index="44" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln129/57 "/>
</bind>
</comp>

<comp id="725" class="1004" name="grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="0" slack="0"/>
<pin id="727" dir="0" index="1" bw="32" slack="0"/>
<pin id="728" dir="0" index="2" bw="62" slack="58"/>
<pin id="729" dir="0" index="3" bw="32" slack="0"/>
<pin id="730" dir="0" index="4" bw="32" slack="0"/>
<pin id="731" dir="0" index="5" bw="32" slack="0"/>
<pin id="732" dir="0" index="6" bw="32" slack="0"/>
<pin id="733" dir="0" index="7" bw="32" slack="0"/>
<pin id="734" dir="0" index="8" bw="32" slack="0"/>
<pin id="735" dir="0" index="9" bw="32" slack="0"/>
<pin id="736" dir="0" index="10" bw="32" slack="0"/>
<pin id="737" dir="0" index="11" bw="32" slack="0"/>
<pin id="738" dir="0" index="12" bw="32" slack="0"/>
<pin id="739" dir="0" index="13" bw="32" slack="0"/>
<pin id="740" dir="0" index="14" bw="32" slack="0"/>
<pin id="741" dir="0" index="15" bw="32" slack="0"/>
<pin id="742" dir="0" index="16" bw="32" slack="0"/>
<pin id="743" dir="0" index="17" bw="32" slack="0"/>
<pin id="744" dir="0" index="18" bw="32" slack="0"/>
<pin id="745" dir="0" index="19" bw="32" slack="0"/>
<pin id="746" dir="0" index="20" bw="32" slack="0"/>
<pin id="747" dir="0" index="21" bw="32" slack="0"/>
<pin id="748" dir="0" index="22" bw="32" slack="0"/>
<pin id="749" dir="0" index="23" bw="32" slack="0"/>
<pin id="750" dir="0" index="24" bw="32" slack="0"/>
<pin id="751" dir="0" index="25" bw="32" slack="0"/>
<pin id="752" dir="0" index="26" bw="32" slack="0"/>
<pin id="753" dir="1" index="27" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln100/59 "/>
</bind>
</comp>

<comp id="780" class="1004" name="grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="0" slack="0"/>
<pin id="782" dir="0" index="1" bw="32" slack="60"/>
<pin id="783" dir="0" index="2" bw="32" slack="0"/>
<pin id="784" dir="0" index="3" bw="32" slack="0"/>
<pin id="785" dir="0" index="4" bw="32" slack="0"/>
<pin id="786" dir="0" index="5" bw="32" slack="0"/>
<pin id="787" dir="0" index="6" bw="32" slack="0"/>
<pin id="788" dir="0" index="7" bw="32" slack="0"/>
<pin id="789" dir="0" index="8" bw="32" slack="0"/>
<pin id="790" dir="0" index="9" bw="32" slack="0"/>
<pin id="791" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/61 "/>
</bind>
</comp>

<comp id="801" class="1004" name="grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="0" slack="0"/>
<pin id="803" dir="0" index="1" bw="32" slack="0"/>
<pin id="804" dir="0" index="2" bw="62" slack="12"/>
<pin id="805" dir="0" index="3" bw="32" slack="0"/>
<pin id="806" dir="0" index="4" bw="32" slack="0"/>
<pin id="807" dir="0" index="5" bw="32" slack="0"/>
<pin id="808" dir="0" index="6" bw="32" slack="0"/>
<pin id="809" dir="0" index="7" bw="32" slack="0"/>
<pin id="810" dir="0" index="8" bw="32" slack="0"/>
<pin id="811" dir="0" index="9" bw="32" slack="0"/>
<pin id="812" dir="0" index="10" bw="32" slack="0"/>
<pin id="813" dir="0" index="11" bw="32" slack="0"/>
<pin id="814" dir="0" index="12" bw="32" slack="0"/>
<pin id="815" dir="0" index="13" bw="32" slack="0"/>
<pin id="816" dir="0" index="14" bw="32" slack="0"/>
<pin id="817" dir="0" index="15" bw="32" slack="0"/>
<pin id="818" dir="0" index="16" bw="32" slack="0"/>
<pin id="819" dir="0" index="17" bw="32" slack="0"/>
<pin id="820" dir="0" index="18" bw="32" slack="0"/>
<pin id="821" dir="0" index="19" bw="32" slack="0"/>
<pin id="822" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln27/100 "/>
</bind>
</comp>

<comp id="841" class="1004" name="grp_FFN_1_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="0" slack="0"/>
<pin id="843" dir="0" index="1" bw="32" slack="0"/>
<pin id="844" dir="0" index="2" bw="64" slack="0"/>
<pin id="845" dir="0" index="3" bw="64" slack="0"/>
<pin id="846" dir="0" index="4" bw="64" slack="0"/>
<pin id="847" dir="0" index="5" bw="32" slack="0"/>
<pin id="848" dir="0" index="6" bw="32" slack="0"/>
<pin id="849" dir="0" index="7" bw="32" slack="0"/>
<pin id="850" dir="0" index="8" bw="32" slack="0"/>
<pin id="851" dir="0" index="9" bw="32" slack="0"/>
<pin id="852" dir="0" index="10" bw="32" slack="0"/>
<pin id="853" dir="0" index="11" bw="32" slack="0"/>
<pin id="854" dir="0" index="12" bw="32" slack="0"/>
<pin id="855" dir="0" index="13" bw="32" slack="0"/>
<pin id="856" dir="0" index="14" bw="32" slack="0"/>
<pin id="857" dir="0" index="15" bw="32" slack="0"/>
<pin id="858" dir="0" index="16" bw="32" slack="0"/>
<pin id="859" dir="0" index="17" bw="32" slack="0"/>
<pin id="860" dir="0" index="18" bw="32" slack="0"/>
<pin id="861" dir="0" index="19" bw="32" slack="0"/>
<pin id="862" dir="0" index="20" bw="32" slack="0"/>
<pin id="863" dir="0" index="21" bw="32" slack="0"/>
<pin id="864" dir="0" index="22" bw="32" slack="0"/>
<pin id="865" dir="0" index="23" bw="32" slack="0"/>
<pin id="866" dir="0" index="24" bw="32" slack="0"/>
<pin id="867" dir="0" index="25" bw="32" slack="0"/>
<pin id="868" dir="0" index="26" bw="32" slack="0"/>
<pin id="869" dir="0" index="27" bw="32" slack="0"/>
<pin id="870" dir="0" index="28" bw="32" slack="0"/>
<pin id="871" dir="1" index="29" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln141/102 "/>
</bind>
</comp>

<comp id="898" class="1004" name="grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="0" slack="0"/>
<pin id="900" dir="0" index="1" bw="32" slack="0"/>
<pin id="901" dir="0" index="2" bw="32" slack="0"/>
<pin id="902" dir="0" index="3" bw="32" slack="0"/>
<pin id="903" dir="0" index="4" bw="32" slack="0"/>
<pin id="904" dir="0" index="5" bw="32" slack="0"/>
<pin id="905" dir="0" index="6" bw="32" slack="0"/>
<pin id="906" dir="0" index="7" bw="32" slack="0"/>
<pin id="907" dir="0" index="8" bw="32" slack="0"/>
<pin id="908" dir="0" index="9" bw="32" slack="0"/>
<pin id="909" dir="0" index="10" bw="32" slack="0"/>
<pin id="910" dir="0" index="11" bw="32" slack="0"/>
<pin id="911" dir="0" index="12" bw="32" slack="0"/>
<pin id="912" dir="0" index="13" bw="32" slack="0"/>
<pin id="913" dir="0" index="14" bw="32" slack="0"/>
<pin id="914" dir="0" index="15" bw="32" slack="0"/>
<pin id="915" dir="0" index="16" bw="32" slack="0"/>
<pin id="916" dir="0" index="17" bw="32" slack="0"/>
<pin id="917" dir="0" index="18" bw="32" slack="0"/>
<pin id="918" dir="0" index="19" bw="32" slack="0"/>
<pin id="919" dir="0" index="20" bw="32" slack="0"/>
<pin id="920" dir="0" index="21" bw="32" slack="0"/>
<pin id="921" dir="0" index="22" bw="32" slack="0"/>
<pin id="922" dir="0" index="23" bw="32" slack="0"/>
<pin id="923" dir="0" index="24" bw="32" slack="0"/>
<pin id="924" dir="0" index="25" bw="32" slack="0"/>
<pin id="925" dir="0" index="26" bw="32" slack="0"/>
<pin id="926" dir="0" index="27" bw="32" slack="0"/>
<pin id="927" dir="0" index="28" bw="32" slack="0"/>
<pin id="928" dir="0" index="29" bw="32" slack="0"/>
<pin id="929" dir="0" index="30" bw="32" slack="0"/>
<pin id="930" dir="0" index="31" bw="32" slack="0"/>
<pin id="931" dir="0" index="32" bw="32" slack="0"/>
<pin id="932" dir="0" index="33" bw="32" slack="0"/>
<pin id="933" dir="0" index="34" bw="32" slack="0"/>
<pin id="934" dir="0" index="35" bw="32" slack="0"/>
<pin id="935" dir="0" index="36" bw="32" slack="0"/>
<pin id="936" dir="0" index="37" bw="32" slack="0"/>
<pin id="937" dir="0" index="38" bw="32" slack="0"/>
<pin id="938" dir="0" index="39" bw="32" slack="0"/>
<pin id="939" dir="0" index="40" bw="32" slack="0"/>
<pin id="940" dir="1" index="41" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/104 "/>
</bind>
</comp>

<comp id="982" class="1004" name="grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="0" slack="0"/>
<pin id="984" dir="0" index="1" bw="32" slack="0"/>
<pin id="985" dir="0" index="2" bw="62" slack="105"/>
<pin id="986" dir="0" index="3" bw="32" slack="0"/>
<pin id="987" dir="0" index="4" bw="32" slack="0"/>
<pin id="988" dir="0" index="5" bw="32" slack="0"/>
<pin id="989" dir="0" index="6" bw="32" slack="0"/>
<pin id="990" dir="0" index="7" bw="32" slack="0"/>
<pin id="991" dir="0" index="8" bw="32" slack="0"/>
<pin id="992" dir="0" index="9" bw="32" slack="0"/>
<pin id="993" dir="0" index="10" bw="32" slack="0"/>
<pin id="994" dir="0" index="11" bw="32" slack="0"/>
<pin id="995" dir="0" index="12" bw="32" slack="0"/>
<pin id="996" dir="0" index="13" bw="32" slack="0"/>
<pin id="997" dir="0" index="14" bw="32" slack="0"/>
<pin id="998" dir="0" index="15" bw="32" slack="0"/>
<pin id="999" dir="0" index="16" bw="32" slack="0"/>
<pin id="1000" dir="0" index="17" bw="32" slack="0"/>
<pin id="1001" dir="0" index="18" bw="32" slack="0"/>
<pin id="1002" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln100/106 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="0" slack="0"/>
<pin id="1023" dir="0" index="1" bw="32" slack="0"/>
<pin id="1024" dir="0" index="2" bw="62" slack="12"/>
<pin id="1025" dir="0" index="3" bw="32" slack="0"/>
<pin id="1026" dir="0" index="4" bw="32" slack="0"/>
<pin id="1027" dir="0" index="5" bw="32" slack="0"/>
<pin id="1028" dir="0" index="6" bw="32" slack="0"/>
<pin id="1029" dir="0" index="7" bw="32" slack="0"/>
<pin id="1030" dir="0" index="8" bw="32" slack="0"/>
<pin id="1031" dir="0" index="9" bw="32" slack="0"/>
<pin id="1032" dir="0" index="10" bw="32" slack="0"/>
<pin id="1033" dir="0" index="11" bw="32" slack="0"/>
<pin id="1034" dir="0" index="12" bw="32" slack="0"/>
<pin id="1035" dir="0" index="13" bw="32" slack="0"/>
<pin id="1036" dir="0" index="14" bw="32" slack="0"/>
<pin id="1037" dir="0" index="15" bw="32" slack="0"/>
<pin id="1038" dir="0" index="16" bw="32" slack="0"/>
<pin id="1039" dir="0" index="17" bw="32" slack="0"/>
<pin id="1040" dir="0" index="18" bw="32" slack="0"/>
<pin id="1041" dir="0" index="19" bw="32" slack="0"/>
<pin id="1042" dir="0" index="20" bw="32" slack="0"/>
<pin id="1043" dir="0" index="21" bw="32" slack="0"/>
<pin id="1044" dir="0" index="22" bw="32" slack="0"/>
<pin id="1045" dir="0" index="23" bw="32" slack="0"/>
<pin id="1046" dir="0" index="24" bw="32" slack="0"/>
<pin id="1047" dir="0" index="25" bw="32" slack="0"/>
<pin id="1048" dir="0" index="26" bw="32" slack="0"/>
<pin id="1049" dir="0" index="27" bw="32" slack="0"/>
<pin id="1050" dir="0" index="28" bw="32" slack="0"/>
<pin id="1051" dir="0" index="29" bw="32" slack="0"/>
<pin id="1052" dir="0" index="30" bw="32" slack="0"/>
<pin id="1053" dir="0" index="31" bw="32" slack="0"/>
<pin id="1054" dir="0" index="32" bw="32" slack="0"/>
<pin id="1055" dir="0" index="33" bw="32" slack="0"/>
<pin id="1056" dir="0" index="34" bw="32" slack="0"/>
<pin id="1057" dir="0" index="35" bw="32" slack="0"/>
<pin id="1058" dir="1" index="36" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln27/157 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="grp_matmul_1_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="0" slack="0"/>
<pin id="1095" dir="0" index="1" bw="32" slack="0"/>
<pin id="1096" dir="0" index="2" bw="64" slack="54"/>
<pin id="1097" dir="0" index="3" bw="32" slack="0"/>
<pin id="1098" dir="0" index="4" bw="64" slack="0"/>
<pin id="1099" dir="0" index="5" bw="32" slack="0"/>
<pin id="1100" dir="0" index="6" bw="32" slack="0"/>
<pin id="1101" dir="0" index="7" bw="32" slack="0"/>
<pin id="1102" dir="0" index="8" bw="32" slack="0"/>
<pin id="1103" dir="0" index="9" bw="32" slack="0"/>
<pin id="1104" dir="0" index="10" bw="32" slack="0"/>
<pin id="1105" dir="0" index="11" bw="32" slack="0"/>
<pin id="1106" dir="0" index="12" bw="32" slack="0"/>
<pin id="1107" dir="0" index="13" bw="32" slack="0"/>
<pin id="1108" dir="0" index="14" bw="32" slack="0"/>
<pin id="1109" dir="0" index="15" bw="32" slack="0"/>
<pin id="1110" dir="0" index="16" bw="32" slack="0"/>
<pin id="1111" dir="0" index="17" bw="32" slack="0"/>
<pin id="1112" dir="0" index="18" bw="32" slack="0"/>
<pin id="1113" dir="0" index="19" bw="32" slack="0"/>
<pin id="1114" dir="0" index="20" bw="32" slack="0"/>
<pin id="1115" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln163/159 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="grp_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="32" slack="0"/>
<pin id="1137" dir="0" index="1" bw="32" slack="0"/>
<pin id="1138" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="p_x_assign_1/27 p_x_assign_2/74 p_x_assign/131 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="grp_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="32" slack="0"/>
<pin id="1142" dir="0" index="1" bw="32" slack="0"/>
<pin id="1143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="div_i/17 norm_1/43 div_i2/64 norm_2/90 div_i1/121 norm/147 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="grp_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="32" slack="0"/>
<pin id="1152" dir="0" index="1" bw="32" slack="1"/>
<pin id="1153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsqrt(503) " fcode="fsqrt"/>
<opset="tmp_s/28 tmp_6/75 tmp/132 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="grp_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="11" slack="0"/>
<pin id="1157" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMBurst_to_empty/1 muxLogicAXIMBurst_to_empty_254/42 muxLogicAXIMBurst_to_empty_257/61 muxLogicAXIMBurst_to_empty_256/89 muxLogicAXIMBurst_to_empty_253/146 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="grp_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="32" slack="0"/>
<pin id="1161" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_div_i/16 muxLogicI1_to_div_i2/63 muxLogicI1_to_div_i1/120 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="grp_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="32" slack="0"/>
<pin id="1165" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_p_x_assign_1/27 muxLogicI0_to_p_x_assign_2/74 muxLogicI0_to_p_x_assign/131 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="grp_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="32" slack="0"/>
<pin id="1169" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_p_x_assign_1/27 muxLogicI1_to_p_x_assign_2/74 muxLogicI1_to_p_x_assign/131 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="grp_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="32" slack="0"/>
<pin id="1173" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_norm_1/42 muxLogicI0_to_norm_2/89 muxLogicI0_to_norm/146 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="grp_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="32" slack="0"/>
<pin id="1177" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_norm_1/42 muxLogicI1_to_norm_2/89 muxLogicI1_to_norm/146 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="grp_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="32" slack="41"/>
<pin id="1181" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMAddr_to_empty_255/42 muxLogicAXIMAddr_to_empty_257/61 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="32" slack="1"/>
<pin id="1184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_x_assign_1 p_x_assign_2 p_x_assign "/>
</bind>
</comp>

<comp id="1187" class="1005" name="reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="32" slack="1"/>
<pin id="1189" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_6 tmp "/>
</bind>
</comp>

<comp id="1192" class="1005" name="reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="32" slack="1"/>
<pin id="1194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="norm_1 norm_2 norm "/>
</bind>
</comp>

<comp id="1199" class="1004" name="grp_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="32" slack="1"/>
<pin id="1201" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_tmp_s/28 muxLogicI0_to_tmp_6/75 muxLogicI0_to_tmp/132 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="trunc_ln_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="62" slack="0"/>
<pin id="1205" dir="0" index="1" bw="64" slack="0"/>
<pin id="1206" dir="0" index="2" bw="3" slack="0"/>
<pin id="1207" dir="0" index="3" bw="7" slack="0"/>
<pin id="1208" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="sext_ln100_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="62" slack="0"/>
<pin id="1215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100/1 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="gmem0_addr_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="64" slack="0"/>
<pin id="1219" dir="0" index="1" bw="64" slack="0"/>
<pin id="1220" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/1 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="muxLogicAXIMAddr_to_empty_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="32" slack="0"/>
<pin id="1226" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMAddr_to_empty/1 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="store_ln107_store_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="1" slack="0"/>
<pin id="1230" dir="0" index="1" bw="4" slack="0"/>
<pin id="1231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/1 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="store_ln0_store_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="1" slack="0"/>
<pin id="1235" dir="0" index="1" bw="29" slack="0"/>
<pin id="1236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="phi_mul_load_load_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="29" slack="13"/>
<pin id="1240" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/14 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="layer_1_load_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="4" slack="13"/>
<pin id="1243" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_1/14 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="add_ln107_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="4" slack="0"/>
<pin id="1246" dir="0" index="1" bw="1" slack="0"/>
<pin id="1247" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107/14 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="add_ln107_1_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="29" slack="0"/>
<pin id="1252" dir="0" index="1" bw="27" slack="0"/>
<pin id="1253" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107_1/14 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="icmp_ln107_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="4" slack="0"/>
<pin id="1258" dir="0" index="1" bw="4" slack="0"/>
<pin id="1259" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/14 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="store_ln107_store_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="4" slack="0"/>
<pin id="1264" dir="0" index="1" bw="4" slack="13"/>
<pin id="1265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/14 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="store_ln107_store_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="29" slack="0"/>
<pin id="1269" dir="0" index="1" bw="29" slack="13"/>
<pin id="1270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/14 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="sum_local_2_loc_load_load_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="32" slack="15"/>
<pin id="1274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_local_2_loc_load/16 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="muxLogicI0_to_div_i_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="32" slack="0"/>
<pin id="1277" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_div_i/16 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="zext_ln37_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="29" slack="27"/>
<pin id="1281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/41 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="add_ln37_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="29" slack="0"/>
<pin id="1284" dir="0" index="1" bw="64" slack="40"/>
<pin id="1285" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/41 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="trunc_ln27_1_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="62" slack="0"/>
<pin id="1289" dir="0" index="1" bw="64" slack="0"/>
<pin id="1290" dir="0" index="2" bw="3" slack="0"/>
<pin id="1291" dir="0" index="3" bw="7" slack="0"/>
<pin id="1292" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_1/41 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="sext_ln27_1_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="62" slack="1"/>
<pin id="1299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_1/42 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="gmem2_addr_76_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="64" slack="0"/>
<pin id="1302" dir="0" index="1" bw="64" slack="0"/>
<pin id="1303" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr_76/42 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="muxLogicAXIMAddr_to_empty_254_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="32" slack="0"/>
<pin id="1309" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMAddr_to_empty_254/42 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="muxLogicAXIMBurst_to_empty_255_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="11" slack="0"/>
<pin id="1313" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMBurst_to_empty_255/42 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="add_ln47_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="29" slack="42"/>
<pin id="1317" dir="0" index="1" bw="13" slack="0"/>
<pin id="1318" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/56 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="zext_ln47_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="29" slack="0"/>
<pin id="1322" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/56 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="wq_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="29" slack="0"/>
<pin id="1326" dir="0" index="1" bw="64" slack="55"/>
<pin id="1327" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wq/56 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="add_ln48_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="29" slack="42"/>
<pin id="1331" dir="0" index="1" bw="23" slack="0"/>
<pin id="1332" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/56 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="zext_ln48_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="29" slack="0"/>
<pin id="1336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/56 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="wk_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="29" slack="0"/>
<pin id="1340" dir="0" index="1" bw="64" slack="55"/>
<pin id="1341" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wk/56 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="add_ln49_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="29" slack="42"/>
<pin id="1345" dir="0" index="1" bw="24" slack="0"/>
<pin id="1346" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/56 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="zext_ln49_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="29" slack="0"/>
<pin id="1350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/56 "/>
</bind>
</comp>

<comp id="1352" class="1004" name="wv_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="29" slack="0"/>
<pin id="1354" dir="0" index="1" bw="64" slack="55"/>
<pin id="1355" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wv/56 "/>
</bind>
</comp>

<comp id="1357" class="1004" name="add_ln50_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="29" slack="42"/>
<pin id="1359" dir="0" index="1" bw="24" slack="0"/>
<pin id="1360" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/56 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="zext_ln50_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="29" slack="0"/>
<pin id="1364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/56 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="wo_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="29" slack="0"/>
<pin id="1368" dir="0" index="1" bw="64" slack="55"/>
<pin id="1369" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wo/56 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="sum_local_4_loc_load_load_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="32" slack="62"/>
<pin id="1373" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_local_4_loc_load/63 "/>
</bind>
</comp>

<comp id="1374" class="1004" name="muxLogicI0_to_div_i2_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="32" slack="0"/>
<pin id="1376" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_div_i2/63 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="add_ln37_1_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="29" slack="74"/>
<pin id="1380" dir="0" index="1" bw="25" slack="0"/>
<pin id="1381" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_1/88 "/>
</bind>
</comp>

<comp id="1383" class="1004" name="zext_ln37_1_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="29" slack="0"/>
<pin id="1385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_1/88 "/>
</bind>
</comp>

<comp id="1387" class="1004" name="add_ln37_2_fu_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="29" slack="0"/>
<pin id="1389" dir="0" index="1" bw="64" slack="87"/>
<pin id="1390" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_2/88 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="trunc_ln27_4_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="62" slack="0"/>
<pin id="1394" dir="0" index="1" bw="64" slack="0"/>
<pin id="1395" dir="0" index="2" bw="3" slack="0"/>
<pin id="1396" dir="0" index="3" bw="7" slack="0"/>
<pin id="1397" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_4/88 "/>
</bind>
</comp>

<comp id="1402" class="1004" name="sext_ln27_2_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="62" slack="1"/>
<pin id="1404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_2/89 "/>
</bind>
</comp>

<comp id="1405" class="1004" name="gmem2_addr_77_fu_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="64" slack="0"/>
<pin id="1407" dir="0" index="1" bw="64" slack="0"/>
<pin id="1408" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr_77/89 "/>
</bind>
</comp>

<comp id="1412" class="1004" name="muxLogicAXIMAddr_to_empty_256_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="32" slack="0"/>
<pin id="1414" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMAddr_to_empty_256/89 "/>
</bind>
</comp>

<comp id="1416" class="1004" name="add_ln52_fu_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="29" slack="88"/>
<pin id="1418" dir="0" index="1" bw="25" slack="0"/>
<pin id="1419" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/102 "/>
</bind>
</comp>

<comp id="1421" class="1004" name="zext_ln52_fu_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="29" slack="0"/>
<pin id="1423" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/102 "/>
</bind>
</comp>

<comp id="1425" class="1004" name="w1_fu_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="29" slack="0"/>
<pin id="1427" dir="0" index="1" bw="64" slack="101"/>
<pin id="1428" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w1/102 "/>
</bind>
</comp>

<comp id="1431" class="1004" name="add_ln53_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="29" slack="88"/>
<pin id="1433" dir="0" index="1" bw="26" slack="0"/>
<pin id="1434" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/102 "/>
</bind>
</comp>

<comp id="1436" class="1004" name="zext_ln53_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="29" slack="0"/>
<pin id="1438" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/102 "/>
</bind>
</comp>

<comp id="1440" class="1004" name="w2_fu_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="29" slack="0"/>
<pin id="1442" dir="0" index="1" bw="64" slack="101"/>
<pin id="1443" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w2/102 "/>
</bind>
</comp>

<comp id="1446" class="1004" name="add_ln54_fu_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="29" slack="88"/>
<pin id="1448" dir="0" index="1" bw="26" slack="0"/>
<pin id="1449" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/102 "/>
</bind>
</comp>

<comp id="1451" class="1004" name="zext_ln54_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="29" slack="0"/>
<pin id="1453" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/102 "/>
</bind>
</comp>

<comp id="1455" class="1004" name="w3_fu_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="29" slack="0"/>
<pin id="1457" dir="0" index="1" bw="64" slack="101"/>
<pin id="1458" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w3/102 "/>
</bind>
</comp>

<comp id="1461" class="1004" name="muxLogicAXIMCE_to_empty_258_fu_1461">
<pin_list>
<pin id="1462" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMCE_to_empty_258/108 "/>
</bind>
</comp>

<comp id="1463" class="1004" name="sum_local_loc_load_load_fu_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="32" slack="15"/>
<pin id="1465" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_local_loc_load/120 "/>
</bind>
</comp>

<comp id="1466" class="1004" name="muxLogicI0_to_div_i1_fu_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="32" slack="0"/>
<pin id="1468" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_div_i1/120 "/>
</bind>
</comp>

<comp id="1470" class="1004" name="add_ln27_fu_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="64" slack="40"/>
<pin id="1472" dir="0" index="1" bw="30" slack="0"/>
<pin id="1473" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/145 "/>
</bind>
</comp>

<comp id="1475" class="1004" name="trunc_ln3_fu_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="62" slack="0"/>
<pin id="1477" dir="0" index="1" bw="64" slack="0"/>
<pin id="1478" dir="0" index="2" bw="3" slack="0"/>
<pin id="1479" dir="0" index="3" bw="7" slack="0"/>
<pin id="1480" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/145 "/>
</bind>
</comp>

<comp id="1485" class="1004" name="sext_ln27_fu_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="62" slack="1"/>
<pin id="1487" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27/146 "/>
</bind>
</comp>

<comp id="1488" class="1004" name="gmem2_addr_fu_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="64" slack="0"/>
<pin id="1490" dir="0" index="1" bw="64" slack="0"/>
<pin id="1491" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/146 "/>
</bind>
</comp>

<comp id="1495" class="1004" name="muxLogicAXIMAddr_to_empty_253_fu_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="32" slack="0"/>
<pin id="1497" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMAddr_to_empty_253/146 "/>
</bind>
</comp>

<comp id="1499" class="1004" name="lm_head_weight_fu_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="64" slack="54"/>
<pin id="1501" dir="0" index="1" bw="30" slack="0"/>
<pin id="1502" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lm_head_weight/159 "/>
</bind>
</comp>

<comp id="1505" class="1005" name="phi_mul_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="29" slack="0"/>
<pin id="1507" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="1512" class="1005" name="layer_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="4" slack="0"/>
<pin id="1514" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="layer "/>
</bind>
</comp>

<comp id="1519" class="1005" name="position_read_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="32" slack="56"/>
<pin id="1521" dir="1" index="1" bw="32" slack="56"/>
</pin_list>
<bind>
<opset="position_read "/>
</bind>
</comp>

<comp id="1524" class="1005" name="value_cache_read_reg_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="64" slack="56"/>
<pin id="1526" dir="1" index="1" bw="64" slack="56"/>
</pin_list>
<bind>
<opset="value_cache_read "/>
</bind>
</comp>

<comp id="1529" class="1005" name="key_cache_read_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="64" slack="56"/>
<pin id="1531" dir="1" index="1" bw="64" slack="56"/>
</pin_list>
<bind>
<opset="key_cache_read "/>
</bind>
</comp>

<comp id="1534" class="1005" name="all_weights_read_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="64" slack="40"/>
<pin id="1536" dir="1" index="1" bw="64" slack="40"/>
</pin_list>
<bind>
<opset="all_weights_read "/>
</bind>
</comp>

<comp id="1549" class="1005" name="output_logits_read_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="64" slack="54"/>
<pin id="1551" dir="1" index="1" bw="64" slack="54"/>
</pin_list>
<bind>
<opset="output_logits_read "/>
</bind>
</comp>

<comp id="1554" class="1005" name="sum_local_loc_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="32" slack="13"/>
<pin id="1556" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="sum_local_loc "/>
</bind>
</comp>

<comp id="1560" class="1005" name="sum_local_4_loc_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="32" slack="60"/>
<pin id="1562" dir="1" index="1" bw="32" slack="60"/>
</pin_list>
<bind>
<opset="sum_local_4_loc "/>
</bind>
</comp>

<comp id="1566" class="1005" name="sum_local_2_loc_reg_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="32" slack="13"/>
<pin id="1568" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="sum_local_2_loc "/>
</bind>
</comp>

<comp id="1572" class="1005" name="trunc_ln_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="62" slack="11"/>
<pin id="1574" dir="1" index="1" bw="62" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1579" class="1005" name="gmem0_addr_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="32" slack="1"/>
<pin id="1581" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="1587" class="1005" name="phi_mul_load_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="29" slack="27"/>
<pin id="1589" dir="1" index="1" bw="29" slack="27"/>
</pin_list>
<bind>
<opset="phi_mul_load "/>
</bind>
</comp>

<comp id="1600" class="1005" name="layer_1_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="4" slack="43"/>
<pin id="1602" dir="1" index="1" bw="4" slack="43"/>
</pin_list>
<bind>
<opset="layer_1 "/>
</bind>
</comp>

<comp id="1611" class="1005" name="trunc_ln27_1_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="62" slack="1"/>
<pin id="1613" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln27_1 "/>
</bind>
</comp>

<comp id="1617" class="1005" name="gmem2_addr_76_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="32" slack="1"/>
<pin id="1619" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr_76 "/>
</bind>
</comp>

<comp id="1622" class="1005" name="wq_reg_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="64" slack="1"/>
<pin id="1624" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wq "/>
</bind>
</comp>

<comp id="1627" class="1005" name="wk_reg_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="64" slack="1"/>
<pin id="1629" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wk "/>
</bind>
</comp>

<comp id="1632" class="1005" name="wv_reg_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="64" slack="1"/>
<pin id="1634" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wv "/>
</bind>
</comp>

<comp id="1637" class="1005" name="wo_reg_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="64" slack="1"/>
<pin id="1639" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wo "/>
</bind>
</comp>

<comp id="1645" class="1005" name="trunc_ln27_4_reg_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="62" slack="1"/>
<pin id="1647" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln27_4 "/>
</bind>
</comp>

<comp id="1651" class="1005" name="gmem2_addr_77_reg_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="32" slack="1"/>
<pin id="1653" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr_77 "/>
</bind>
</comp>

<comp id="1656" class="1005" name="w1_reg_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="64" slack="1"/>
<pin id="1658" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="w1 "/>
</bind>
</comp>

<comp id="1661" class="1005" name="w2_reg_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="64" slack="1"/>
<pin id="1663" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="w2 "/>
</bind>
</comp>

<comp id="1666" class="1005" name="w3_reg_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="64" slack="1"/>
<pin id="1668" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="w3 "/>
</bind>
</comp>

<comp id="1674" class="1005" name="trunc_ln3_reg_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="62" slack="1"/>
<pin id="1676" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="1680" class="1005" name="gmem2_addr_reg_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="32" slack="1"/>
<pin id="1682" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="1685" class="1005" name="lm_head_weight_reg_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="64" slack="1"/>
<pin id="1687" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="lm_head_weight "/>
</bind>
</comp>

<comp id="1690" class="1004" name="grp_fu_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1692" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1693" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul10_i2/3 mul10_i1/3 "/>
</bind>
</comp>

<comp id="1694" class="1004" name="grp_fu_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1696" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1697" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul13_i2/5 mul13_i1/5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="311"><net_src comp="150" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="150" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="156" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="156" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="156" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="152" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="20" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="154" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="18" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="154" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="16" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="154" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="14" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="154" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="12" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="154" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="10" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="369"><net_src comp="166" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="164" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="376"><net_src comp="166" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="164" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="383"><net_src comp="272" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="164" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="389"><net_src comp="290" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="411"><net_src comp="172" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="412"><net_src comp="0" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="413"><net_src comp="22" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="414"><net_src comp="24" pin="0"/><net_sink comp="390" pin=4"/></net>

<net id="415"><net_src comp="26" pin="0"/><net_sink comp="390" pin=5"/></net>

<net id="416"><net_src comp="28" pin="0"/><net_sink comp="390" pin=6"/></net>

<net id="417"><net_src comp="30" pin="0"/><net_sink comp="390" pin=7"/></net>

<net id="418"><net_src comp="32" pin="0"/><net_sink comp="390" pin=8"/></net>

<net id="419"><net_src comp="34" pin="0"/><net_sink comp="390" pin=9"/></net>

<net id="420"><net_src comp="36" pin="0"/><net_sink comp="390" pin=10"/></net>

<net id="421"><net_src comp="38" pin="0"/><net_sink comp="390" pin=11"/></net>

<net id="422"><net_src comp="40" pin="0"/><net_sink comp="390" pin=12"/></net>

<net id="423"><net_src comp="42" pin="0"/><net_sink comp="390" pin=13"/></net>

<net id="424"><net_src comp="44" pin="0"/><net_sink comp="390" pin=14"/></net>

<net id="425"><net_src comp="46" pin="0"/><net_sink comp="390" pin=15"/></net>

<net id="426"><net_src comp="48" pin="0"/><net_sink comp="390" pin=16"/></net>

<net id="427"><net_src comp="50" pin="0"/><net_sink comp="390" pin=17"/></net>

<net id="428"><net_src comp="52" pin="0"/><net_sink comp="390" pin=18"/></net>

<net id="449"><net_src comp="242" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="450"><net_src comp="22" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="451"><net_src comp="24" pin="0"/><net_sink comp="429" pin=3"/></net>

<net id="452"><net_src comp="26" pin="0"/><net_sink comp="429" pin=4"/></net>

<net id="453"><net_src comp="28" pin="0"/><net_sink comp="429" pin=5"/></net>

<net id="454"><net_src comp="30" pin="0"/><net_sink comp="429" pin=6"/></net>

<net id="455"><net_src comp="32" pin="0"/><net_sink comp="429" pin=7"/></net>

<net id="456"><net_src comp="34" pin="0"/><net_sink comp="429" pin=8"/></net>

<net id="457"><net_src comp="36" pin="0"/><net_sink comp="429" pin=9"/></net>

<net id="458"><net_src comp="38" pin="0"/><net_sink comp="429" pin=10"/></net>

<net id="459"><net_src comp="40" pin="0"/><net_sink comp="429" pin=11"/></net>

<net id="460"><net_src comp="42" pin="0"/><net_sink comp="429" pin=12"/></net>

<net id="461"><net_src comp="44" pin="0"/><net_sink comp="429" pin=13"/></net>

<net id="462"><net_src comp="46" pin="0"/><net_sink comp="429" pin=14"/></net>

<net id="463"><net_src comp="48" pin="0"/><net_sink comp="429" pin=15"/></net>

<net id="464"><net_src comp="50" pin="0"/><net_sink comp="429" pin=16"/></net>

<net id="465"><net_src comp="52" pin="0"/><net_sink comp="429" pin=17"/></net>

<net id="486"><net_src comp="244" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="487"><net_src comp="22" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="488"><net_src comp="24" pin="0"/><net_sink comp="466" pin=3"/></net>

<net id="489"><net_src comp="26" pin="0"/><net_sink comp="466" pin=4"/></net>

<net id="490"><net_src comp="28" pin="0"/><net_sink comp="466" pin=5"/></net>

<net id="491"><net_src comp="30" pin="0"/><net_sink comp="466" pin=6"/></net>

<net id="492"><net_src comp="32" pin="0"/><net_sink comp="466" pin=7"/></net>

<net id="493"><net_src comp="34" pin="0"/><net_sink comp="466" pin=8"/></net>

<net id="494"><net_src comp="36" pin="0"/><net_sink comp="466" pin=9"/></net>

<net id="495"><net_src comp="38" pin="0"/><net_sink comp="466" pin=10"/></net>

<net id="496"><net_src comp="40" pin="0"/><net_sink comp="466" pin=11"/></net>

<net id="497"><net_src comp="42" pin="0"/><net_sink comp="466" pin=12"/></net>

<net id="498"><net_src comp="44" pin="0"/><net_sink comp="466" pin=13"/></net>

<net id="499"><net_src comp="46" pin="0"/><net_sink comp="466" pin=14"/></net>

<net id="500"><net_src comp="48" pin="0"/><net_sink comp="466" pin=15"/></net>

<net id="501"><net_src comp="50" pin="0"/><net_sink comp="466" pin=16"/></net>

<net id="502"><net_src comp="52" pin="0"/><net_sink comp="466" pin=17"/></net>

<net id="541"><net_src comp="254" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="542"><net_src comp="4" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="543"><net_src comp="54" pin="0"/><net_sink comp="503" pin=4"/></net>

<net id="544"><net_src comp="22" pin="0"/><net_sink comp="503" pin=5"/></net>

<net id="545"><net_src comp="24" pin="0"/><net_sink comp="503" pin=6"/></net>

<net id="546"><net_src comp="26" pin="0"/><net_sink comp="503" pin=7"/></net>

<net id="547"><net_src comp="28" pin="0"/><net_sink comp="503" pin=8"/></net>

<net id="548"><net_src comp="30" pin="0"/><net_sink comp="503" pin=9"/></net>

<net id="549"><net_src comp="32" pin="0"/><net_sink comp="503" pin=10"/></net>

<net id="550"><net_src comp="34" pin="0"/><net_sink comp="503" pin=11"/></net>

<net id="551"><net_src comp="36" pin="0"/><net_sink comp="503" pin=12"/></net>

<net id="552"><net_src comp="38" pin="0"/><net_sink comp="503" pin=13"/></net>

<net id="553"><net_src comp="40" pin="0"/><net_sink comp="503" pin=14"/></net>

<net id="554"><net_src comp="42" pin="0"/><net_sink comp="503" pin=15"/></net>

<net id="555"><net_src comp="44" pin="0"/><net_sink comp="503" pin=16"/></net>

<net id="556"><net_src comp="46" pin="0"/><net_sink comp="503" pin=17"/></net>

<net id="557"><net_src comp="48" pin="0"/><net_sink comp="503" pin=18"/></net>

<net id="558"><net_src comp="50" pin="0"/><net_sink comp="503" pin=19"/></net>

<net id="559"><net_src comp="52" pin="0"/><net_sink comp="503" pin=20"/></net>

<net id="560"><net_src comp="56" pin="0"/><net_sink comp="503" pin=21"/></net>

<net id="561"><net_src comp="58" pin="0"/><net_sink comp="503" pin=22"/></net>

<net id="562"><net_src comp="60" pin="0"/><net_sink comp="503" pin=23"/></net>

<net id="563"><net_src comp="62" pin="0"/><net_sink comp="503" pin=24"/></net>

<net id="564"><net_src comp="64" pin="0"/><net_sink comp="503" pin=25"/></net>

<net id="565"><net_src comp="66" pin="0"/><net_sink comp="503" pin=26"/></net>

<net id="566"><net_src comp="68" pin="0"/><net_sink comp="503" pin=27"/></net>

<net id="567"><net_src comp="70" pin="0"/><net_sink comp="503" pin=28"/></net>

<net id="568"><net_src comp="72" pin="0"/><net_sink comp="503" pin=29"/></net>

<net id="569"><net_src comp="74" pin="0"/><net_sink comp="503" pin=30"/></net>

<net id="570"><net_src comp="76" pin="0"/><net_sink comp="503" pin=31"/></net>

<net id="571"><net_src comp="78" pin="0"/><net_sink comp="503" pin=32"/></net>

<net id="572"><net_src comp="80" pin="0"/><net_sink comp="503" pin=33"/></net>

<net id="573"><net_src comp="82" pin="0"/><net_sink comp="503" pin=34"/></net>

<net id="574"><net_src comp="84" pin="0"/><net_sink comp="503" pin=35"/></net>

<net id="610"><net_src comp="256" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="611"><net_src comp="22" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="612"><net_src comp="54" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="613"><net_src comp="56" pin="0"/><net_sink comp="575" pin=3"/></net>

<net id="614"><net_src comp="58" pin="0"/><net_sink comp="575" pin=4"/></net>

<net id="615"><net_src comp="60" pin="0"/><net_sink comp="575" pin=5"/></net>

<net id="616"><net_src comp="62" pin="0"/><net_sink comp="575" pin=6"/></net>

<net id="617"><net_src comp="64" pin="0"/><net_sink comp="575" pin=7"/></net>

<net id="618"><net_src comp="66" pin="0"/><net_sink comp="575" pin=8"/></net>

<net id="619"><net_src comp="68" pin="0"/><net_sink comp="575" pin=9"/></net>

<net id="620"><net_src comp="70" pin="0"/><net_sink comp="575" pin=10"/></net>

<net id="621"><net_src comp="72" pin="0"/><net_sink comp="575" pin=11"/></net>

<net id="622"><net_src comp="74" pin="0"/><net_sink comp="575" pin=12"/></net>

<net id="623"><net_src comp="76" pin="0"/><net_sink comp="575" pin=13"/></net>

<net id="624"><net_src comp="78" pin="0"/><net_sink comp="575" pin=14"/></net>

<net id="625"><net_src comp="80" pin="0"/><net_sink comp="575" pin=15"/></net>

<net id="626"><net_src comp="82" pin="0"/><net_sink comp="575" pin=16"/></net>

<net id="627"><net_src comp="84" pin="0"/><net_sink comp="575" pin=17"/></net>

<net id="628"><net_src comp="24" pin="0"/><net_sink comp="575" pin=18"/></net>

<net id="629"><net_src comp="26" pin="0"/><net_sink comp="575" pin=19"/></net>

<net id="630"><net_src comp="28" pin="0"/><net_sink comp="575" pin=20"/></net>

<net id="631"><net_src comp="30" pin="0"/><net_sink comp="575" pin=21"/></net>

<net id="632"><net_src comp="32" pin="0"/><net_sink comp="575" pin=22"/></net>

<net id="633"><net_src comp="34" pin="0"/><net_sink comp="575" pin=23"/></net>

<net id="634"><net_src comp="36" pin="0"/><net_sink comp="575" pin=24"/></net>

<net id="635"><net_src comp="38" pin="0"/><net_sink comp="575" pin=25"/></net>

<net id="636"><net_src comp="40" pin="0"/><net_sink comp="575" pin=26"/></net>

<net id="637"><net_src comp="42" pin="0"/><net_sink comp="575" pin=27"/></net>

<net id="638"><net_src comp="44" pin="0"/><net_sink comp="575" pin=28"/></net>

<net id="639"><net_src comp="46" pin="0"/><net_sink comp="575" pin=29"/></net>

<net id="640"><net_src comp="48" pin="0"/><net_sink comp="575" pin=30"/></net>

<net id="641"><net_src comp="50" pin="0"/><net_sink comp="575" pin=31"/></net>

<net id="642"><net_src comp="52" pin="0"/><net_sink comp="575" pin=32"/></net>

<net id="689"><net_src comp="266" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="690"><net_src comp="4" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="691"><net_src comp="6" pin="0"/><net_sink comp="643" pin=7"/></net>

<net id="692"><net_src comp="8" pin="0"/><net_sink comp="643" pin=9"/></net>

<net id="693"><net_src comp="42" pin="0"/><net_sink comp="643" pin=12"/></net>

<net id="694"><net_src comp="44" pin="0"/><net_sink comp="643" pin=13"/></net>

<net id="695"><net_src comp="46" pin="0"/><net_sink comp="643" pin=14"/></net>

<net id="696"><net_src comp="48" pin="0"/><net_sink comp="643" pin=15"/></net>

<net id="697"><net_src comp="50" pin="0"/><net_sink comp="643" pin=16"/></net>

<net id="698"><net_src comp="52" pin="0"/><net_sink comp="643" pin=17"/></net>

<net id="699"><net_src comp="22" pin="0"/><net_sink comp="643" pin=18"/></net>

<net id="700"><net_src comp="24" pin="0"/><net_sink comp="643" pin=19"/></net>

<net id="701"><net_src comp="26" pin="0"/><net_sink comp="643" pin=20"/></net>

<net id="702"><net_src comp="28" pin="0"/><net_sink comp="643" pin=21"/></net>

<net id="703"><net_src comp="30" pin="0"/><net_sink comp="643" pin=22"/></net>

<net id="704"><net_src comp="32" pin="0"/><net_sink comp="643" pin=23"/></net>

<net id="705"><net_src comp="34" pin="0"/><net_sink comp="643" pin=24"/></net>

<net id="706"><net_src comp="36" pin="0"/><net_sink comp="643" pin=25"/></net>

<net id="707"><net_src comp="38" pin="0"/><net_sink comp="643" pin=26"/></net>

<net id="708"><net_src comp="40" pin="0"/><net_sink comp="643" pin=27"/></net>

<net id="709"><net_src comp="86" pin="0"/><net_sink comp="643" pin=28"/></net>

<net id="710"><net_src comp="88" pin="0"/><net_sink comp="643" pin=29"/></net>

<net id="711"><net_src comp="90" pin="0"/><net_sink comp="643" pin=30"/></net>

<net id="712"><net_src comp="92" pin="0"/><net_sink comp="643" pin=31"/></net>

<net id="713"><net_src comp="94" pin="0"/><net_sink comp="643" pin=32"/></net>

<net id="714"><net_src comp="96" pin="0"/><net_sink comp="643" pin=33"/></net>

<net id="715"><net_src comp="98" pin="0"/><net_sink comp="643" pin=34"/></net>

<net id="716"><net_src comp="100" pin="0"/><net_sink comp="643" pin=35"/></net>

<net id="717"><net_src comp="102" pin="0"/><net_sink comp="643" pin=36"/></net>

<net id="718"><net_src comp="104" pin="0"/><net_sink comp="643" pin=37"/></net>

<net id="719"><net_src comp="106" pin="0"/><net_sink comp="643" pin=38"/></net>

<net id="720"><net_src comp="108" pin="0"/><net_sink comp="643" pin=39"/></net>

<net id="721"><net_src comp="110" pin="0"/><net_sink comp="643" pin=40"/></net>

<net id="722"><net_src comp="112" pin="0"/><net_sink comp="643" pin=41"/></net>

<net id="723"><net_src comp="114" pin="0"/><net_sink comp="643" pin=42"/></net>

<net id="724"><net_src comp="116" pin="0"/><net_sink comp="643" pin=43"/></net>

<net id="754"><net_src comp="268" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="755"><net_src comp="0" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="756"><net_src comp="118" pin="0"/><net_sink comp="725" pin=3"/></net>

<net id="757"><net_src comp="22" pin="0"/><net_sink comp="725" pin=4"/></net>

<net id="758"><net_src comp="24" pin="0"/><net_sink comp="725" pin=5"/></net>

<net id="759"><net_src comp="26" pin="0"/><net_sink comp="725" pin=6"/></net>

<net id="760"><net_src comp="28" pin="0"/><net_sink comp="725" pin=7"/></net>

<net id="761"><net_src comp="30" pin="0"/><net_sink comp="725" pin=8"/></net>

<net id="762"><net_src comp="32" pin="0"/><net_sink comp="725" pin=9"/></net>

<net id="763"><net_src comp="34" pin="0"/><net_sink comp="725" pin=10"/></net>

<net id="764"><net_src comp="36" pin="0"/><net_sink comp="725" pin=11"/></net>

<net id="765"><net_src comp="38" pin="0"/><net_sink comp="725" pin=12"/></net>

<net id="766"><net_src comp="40" pin="0"/><net_sink comp="725" pin=13"/></net>

<net id="767"><net_src comp="42" pin="0"/><net_sink comp="725" pin=14"/></net>

<net id="768"><net_src comp="44" pin="0"/><net_sink comp="725" pin=15"/></net>

<net id="769"><net_src comp="46" pin="0"/><net_sink comp="725" pin=16"/></net>

<net id="770"><net_src comp="48" pin="0"/><net_sink comp="725" pin=17"/></net>

<net id="771"><net_src comp="50" pin="0"/><net_sink comp="725" pin=18"/></net>

<net id="772"><net_src comp="52" pin="0"/><net_sink comp="725" pin=19"/></net>

<net id="773"><net_src comp="120" pin="0"/><net_sink comp="725" pin=20"/></net>

<net id="774"><net_src comp="122" pin="0"/><net_sink comp="725" pin=21"/></net>

<net id="775"><net_src comp="124" pin="0"/><net_sink comp="725" pin=22"/></net>

<net id="776"><net_src comp="126" pin="0"/><net_sink comp="725" pin=23"/></net>

<net id="777"><net_src comp="128" pin="0"/><net_sink comp="725" pin=24"/></net>

<net id="778"><net_src comp="130" pin="0"/><net_sink comp="725" pin=25"/></net>

<net id="779"><net_src comp="132" pin="0"/><net_sink comp="725" pin=26"/></net>

<net id="792"><net_src comp="270" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="793"><net_src comp="118" pin="0"/><net_sink comp="780" pin=2"/></net>

<net id="794"><net_src comp="120" pin="0"/><net_sink comp="780" pin=3"/></net>

<net id="795"><net_src comp="122" pin="0"/><net_sink comp="780" pin=4"/></net>

<net id="796"><net_src comp="124" pin="0"/><net_sink comp="780" pin=5"/></net>

<net id="797"><net_src comp="126" pin="0"/><net_sink comp="780" pin=6"/></net>

<net id="798"><net_src comp="128" pin="0"/><net_sink comp="780" pin=7"/></net>

<net id="799"><net_src comp="130" pin="0"/><net_sink comp="780" pin=8"/></net>

<net id="800"><net_src comp="132" pin="0"/><net_sink comp="780" pin=9"/></net>

<net id="823"><net_src comp="276" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="824"><net_src comp="4" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="825"><net_src comp="134" pin="0"/><net_sink comp="801" pin=4"/></net>

<net id="826"><net_src comp="118" pin="0"/><net_sink comp="801" pin=5"/></net>

<net id="827"><net_src comp="120" pin="0"/><net_sink comp="801" pin=6"/></net>

<net id="828"><net_src comp="122" pin="0"/><net_sink comp="801" pin=7"/></net>

<net id="829"><net_src comp="124" pin="0"/><net_sink comp="801" pin=8"/></net>

<net id="830"><net_src comp="126" pin="0"/><net_sink comp="801" pin=9"/></net>

<net id="831"><net_src comp="128" pin="0"/><net_sink comp="801" pin=10"/></net>

<net id="832"><net_src comp="130" pin="0"/><net_sink comp="801" pin=11"/></net>

<net id="833"><net_src comp="132" pin="0"/><net_sink comp="801" pin=12"/></net>

<net id="834"><net_src comp="136" pin="0"/><net_sink comp="801" pin=13"/></net>

<net id="835"><net_src comp="138" pin="0"/><net_sink comp="801" pin=14"/></net>

<net id="836"><net_src comp="140" pin="0"/><net_sink comp="801" pin=15"/></net>

<net id="837"><net_src comp="142" pin="0"/><net_sink comp="801" pin=16"/></net>

<net id="838"><net_src comp="144" pin="0"/><net_sink comp="801" pin=17"/></net>

<net id="839"><net_src comp="146" pin="0"/><net_sink comp="801" pin=18"/></net>

<net id="840"><net_src comp="148" pin="0"/><net_sink comp="801" pin=19"/></net>

<net id="872"><net_src comp="284" pin="0"/><net_sink comp="841" pin=0"/></net>

<net id="873"><net_src comp="4" pin="0"/><net_sink comp="841" pin=1"/></net>

<net id="874"><net_src comp="134" pin="0"/><net_sink comp="841" pin=5"/></net>

<net id="875"><net_src comp="136" pin="0"/><net_sink comp="841" pin=6"/></net>

<net id="876"><net_src comp="138" pin="0"/><net_sink comp="841" pin=7"/></net>

<net id="877"><net_src comp="140" pin="0"/><net_sink comp="841" pin=8"/></net>

<net id="878"><net_src comp="142" pin="0"/><net_sink comp="841" pin=9"/></net>

<net id="879"><net_src comp="144" pin="0"/><net_sink comp="841" pin=10"/></net>

<net id="880"><net_src comp="146" pin="0"/><net_sink comp="841" pin=11"/></net>

<net id="881"><net_src comp="148" pin="0"/><net_sink comp="841" pin=12"/></net>

<net id="882"><net_src comp="74" pin="0"/><net_sink comp="841" pin=13"/></net>

<net id="883"><net_src comp="76" pin="0"/><net_sink comp="841" pin=14"/></net>

<net id="884"><net_src comp="78" pin="0"/><net_sink comp="841" pin=15"/></net>

<net id="885"><net_src comp="80" pin="0"/><net_sink comp="841" pin=16"/></net>

<net id="886"><net_src comp="82" pin="0"/><net_sink comp="841" pin=17"/></net>

<net id="887"><net_src comp="84" pin="0"/><net_sink comp="841" pin=18"/></net>

<net id="888"><net_src comp="54" pin="0"/><net_sink comp="841" pin=19"/></net>

<net id="889"><net_src comp="56" pin="0"/><net_sink comp="841" pin=20"/></net>

<net id="890"><net_src comp="58" pin="0"/><net_sink comp="841" pin=21"/></net>

<net id="891"><net_src comp="60" pin="0"/><net_sink comp="841" pin=22"/></net>

<net id="892"><net_src comp="62" pin="0"/><net_sink comp="841" pin=23"/></net>

<net id="893"><net_src comp="64" pin="0"/><net_sink comp="841" pin=24"/></net>

<net id="894"><net_src comp="66" pin="0"/><net_sink comp="841" pin=25"/></net>

<net id="895"><net_src comp="68" pin="0"/><net_sink comp="841" pin=26"/></net>

<net id="896"><net_src comp="70" pin="0"/><net_sink comp="841" pin=27"/></net>

<net id="897"><net_src comp="72" pin="0"/><net_sink comp="841" pin=28"/></net>

<net id="941"><net_src comp="286" pin="0"/><net_sink comp="898" pin=0"/></net>

<net id="942"><net_src comp="22" pin="0"/><net_sink comp="898" pin=1"/></net>

<net id="943"><net_src comp="118" pin="0"/><net_sink comp="898" pin=2"/></net>

<net id="944"><net_src comp="120" pin="0"/><net_sink comp="898" pin=3"/></net>

<net id="945"><net_src comp="122" pin="0"/><net_sink comp="898" pin=4"/></net>

<net id="946"><net_src comp="124" pin="0"/><net_sink comp="898" pin=5"/></net>

<net id="947"><net_src comp="126" pin="0"/><net_sink comp="898" pin=6"/></net>

<net id="948"><net_src comp="128" pin="0"/><net_sink comp="898" pin=7"/></net>

<net id="949"><net_src comp="130" pin="0"/><net_sink comp="898" pin=8"/></net>

<net id="950"><net_src comp="132" pin="0"/><net_sink comp="898" pin=9"/></net>

<net id="951"><net_src comp="54" pin="0"/><net_sink comp="898" pin=10"/></net>

<net id="952"><net_src comp="56" pin="0"/><net_sink comp="898" pin=11"/></net>

<net id="953"><net_src comp="58" pin="0"/><net_sink comp="898" pin=12"/></net>

<net id="954"><net_src comp="60" pin="0"/><net_sink comp="898" pin=13"/></net>

<net id="955"><net_src comp="62" pin="0"/><net_sink comp="898" pin=14"/></net>

<net id="956"><net_src comp="64" pin="0"/><net_sink comp="898" pin=15"/></net>

<net id="957"><net_src comp="66" pin="0"/><net_sink comp="898" pin=16"/></net>

<net id="958"><net_src comp="68" pin="0"/><net_sink comp="898" pin=17"/></net>

<net id="959"><net_src comp="70" pin="0"/><net_sink comp="898" pin=18"/></net>

<net id="960"><net_src comp="72" pin="0"/><net_sink comp="898" pin=19"/></net>

<net id="961"><net_src comp="74" pin="0"/><net_sink comp="898" pin=20"/></net>

<net id="962"><net_src comp="76" pin="0"/><net_sink comp="898" pin=21"/></net>

<net id="963"><net_src comp="78" pin="0"/><net_sink comp="898" pin=22"/></net>

<net id="964"><net_src comp="80" pin="0"/><net_sink comp="898" pin=23"/></net>

<net id="965"><net_src comp="82" pin="0"/><net_sink comp="898" pin=24"/></net>

<net id="966"><net_src comp="84" pin="0"/><net_sink comp="898" pin=25"/></net>

<net id="967"><net_src comp="24" pin="0"/><net_sink comp="898" pin=26"/></net>

<net id="968"><net_src comp="26" pin="0"/><net_sink comp="898" pin=27"/></net>

<net id="969"><net_src comp="28" pin="0"/><net_sink comp="898" pin=28"/></net>

<net id="970"><net_src comp="30" pin="0"/><net_sink comp="898" pin=29"/></net>

<net id="971"><net_src comp="32" pin="0"/><net_sink comp="898" pin=30"/></net>

<net id="972"><net_src comp="34" pin="0"/><net_sink comp="898" pin=31"/></net>

<net id="973"><net_src comp="36" pin="0"/><net_sink comp="898" pin=32"/></net>

<net id="974"><net_src comp="38" pin="0"/><net_sink comp="898" pin=33"/></net>

<net id="975"><net_src comp="40" pin="0"/><net_sink comp="898" pin=34"/></net>

<net id="976"><net_src comp="42" pin="0"/><net_sink comp="898" pin=35"/></net>

<net id="977"><net_src comp="44" pin="0"/><net_sink comp="898" pin=36"/></net>

<net id="978"><net_src comp="46" pin="0"/><net_sink comp="898" pin=37"/></net>

<net id="979"><net_src comp="48" pin="0"/><net_sink comp="898" pin=38"/></net>

<net id="980"><net_src comp="50" pin="0"/><net_sink comp="898" pin=39"/></net>

<net id="981"><net_src comp="52" pin="0"/><net_sink comp="898" pin=40"/></net>

<net id="1003"><net_src comp="288" pin="0"/><net_sink comp="982" pin=0"/></net>

<net id="1004"><net_src comp="0" pin="0"/><net_sink comp="982" pin=1"/></net>

<net id="1005"><net_src comp="22" pin="0"/><net_sink comp="982" pin=3"/></net>

<net id="1006"><net_src comp="24" pin="0"/><net_sink comp="982" pin=4"/></net>

<net id="1007"><net_src comp="26" pin="0"/><net_sink comp="982" pin=5"/></net>

<net id="1008"><net_src comp="28" pin="0"/><net_sink comp="982" pin=6"/></net>

<net id="1009"><net_src comp="30" pin="0"/><net_sink comp="982" pin=7"/></net>

<net id="1010"><net_src comp="32" pin="0"/><net_sink comp="982" pin=8"/></net>

<net id="1011"><net_src comp="34" pin="0"/><net_sink comp="982" pin=9"/></net>

<net id="1012"><net_src comp="36" pin="0"/><net_sink comp="982" pin=10"/></net>

<net id="1013"><net_src comp="38" pin="0"/><net_sink comp="982" pin=11"/></net>

<net id="1014"><net_src comp="40" pin="0"/><net_sink comp="982" pin=12"/></net>

<net id="1015"><net_src comp="42" pin="0"/><net_sink comp="982" pin=13"/></net>

<net id="1016"><net_src comp="44" pin="0"/><net_sink comp="982" pin=14"/></net>

<net id="1017"><net_src comp="46" pin="0"/><net_sink comp="982" pin=15"/></net>

<net id="1018"><net_src comp="48" pin="0"/><net_sink comp="982" pin=16"/></net>

<net id="1019"><net_src comp="50" pin="0"/><net_sink comp="982" pin=17"/></net>

<net id="1020"><net_src comp="52" pin="0"/><net_sink comp="982" pin=18"/></net>

<net id="1059"><net_src comp="302" pin="0"/><net_sink comp="1021" pin=0"/></net>

<net id="1060"><net_src comp="4" pin="0"/><net_sink comp="1021" pin=1"/></net>

<net id="1061"><net_src comp="54" pin="0"/><net_sink comp="1021" pin=4"/></net>

<net id="1062"><net_src comp="22" pin="0"/><net_sink comp="1021" pin=5"/></net>

<net id="1063"><net_src comp="24" pin="0"/><net_sink comp="1021" pin=6"/></net>

<net id="1064"><net_src comp="26" pin="0"/><net_sink comp="1021" pin=7"/></net>

<net id="1065"><net_src comp="28" pin="0"/><net_sink comp="1021" pin=8"/></net>

<net id="1066"><net_src comp="30" pin="0"/><net_sink comp="1021" pin=9"/></net>

<net id="1067"><net_src comp="32" pin="0"/><net_sink comp="1021" pin=10"/></net>

<net id="1068"><net_src comp="34" pin="0"/><net_sink comp="1021" pin=11"/></net>

<net id="1069"><net_src comp="36" pin="0"/><net_sink comp="1021" pin=12"/></net>

<net id="1070"><net_src comp="38" pin="0"/><net_sink comp="1021" pin=13"/></net>

<net id="1071"><net_src comp="40" pin="0"/><net_sink comp="1021" pin=14"/></net>

<net id="1072"><net_src comp="42" pin="0"/><net_sink comp="1021" pin=15"/></net>

<net id="1073"><net_src comp="44" pin="0"/><net_sink comp="1021" pin=16"/></net>

<net id="1074"><net_src comp="46" pin="0"/><net_sink comp="1021" pin=17"/></net>

<net id="1075"><net_src comp="48" pin="0"/><net_sink comp="1021" pin=18"/></net>

<net id="1076"><net_src comp="50" pin="0"/><net_sink comp="1021" pin=19"/></net>

<net id="1077"><net_src comp="52" pin="0"/><net_sink comp="1021" pin=20"/></net>

<net id="1078"><net_src comp="56" pin="0"/><net_sink comp="1021" pin=21"/></net>

<net id="1079"><net_src comp="58" pin="0"/><net_sink comp="1021" pin=22"/></net>

<net id="1080"><net_src comp="60" pin="0"/><net_sink comp="1021" pin=23"/></net>

<net id="1081"><net_src comp="62" pin="0"/><net_sink comp="1021" pin=24"/></net>

<net id="1082"><net_src comp="64" pin="0"/><net_sink comp="1021" pin=25"/></net>

<net id="1083"><net_src comp="66" pin="0"/><net_sink comp="1021" pin=26"/></net>

<net id="1084"><net_src comp="68" pin="0"/><net_sink comp="1021" pin=27"/></net>

<net id="1085"><net_src comp="70" pin="0"/><net_sink comp="1021" pin=28"/></net>

<net id="1086"><net_src comp="72" pin="0"/><net_sink comp="1021" pin=29"/></net>

<net id="1087"><net_src comp="74" pin="0"/><net_sink comp="1021" pin=30"/></net>

<net id="1088"><net_src comp="76" pin="0"/><net_sink comp="1021" pin=31"/></net>

<net id="1089"><net_src comp="78" pin="0"/><net_sink comp="1021" pin=32"/></net>

<net id="1090"><net_src comp="80" pin="0"/><net_sink comp="1021" pin=33"/></net>

<net id="1091"><net_src comp="82" pin="0"/><net_sink comp="1021" pin=34"/></net>

<net id="1092"><net_src comp="84" pin="0"/><net_sink comp="1021" pin=35"/></net>

<net id="1116"><net_src comp="306" pin="0"/><net_sink comp="1093" pin=0"/></net>

<net id="1117"><net_src comp="2" pin="0"/><net_sink comp="1093" pin=1"/></net>

<net id="1118"><net_src comp="4" pin="0"/><net_sink comp="1093" pin=3"/></net>

<net id="1119"><net_src comp="74" pin="0"/><net_sink comp="1093" pin=5"/></net>

<net id="1120"><net_src comp="76" pin="0"/><net_sink comp="1093" pin=6"/></net>

<net id="1121"><net_src comp="78" pin="0"/><net_sink comp="1093" pin=7"/></net>

<net id="1122"><net_src comp="80" pin="0"/><net_sink comp="1093" pin=8"/></net>

<net id="1123"><net_src comp="82" pin="0"/><net_sink comp="1093" pin=9"/></net>

<net id="1124"><net_src comp="84" pin="0"/><net_sink comp="1093" pin=10"/></net>

<net id="1125"><net_src comp="54" pin="0"/><net_sink comp="1093" pin=11"/></net>

<net id="1126"><net_src comp="56" pin="0"/><net_sink comp="1093" pin=12"/></net>

<net id="1127"><net_src comp="58" pin="0"/><net_sink comp="1093" pin=13"/></net>

<net id="1128"><net_src comp="60" pin="0"/><net_sink comp="1093" pin=14"/></net>

<net id="1129"><net_src comp="62" pin="0"/><net_sink comp="1093" pin=15"/></net>

<net id="1130"><net_src comp="64" pin="0"/><net_sink comp="1093" pin=16"/></net>

<net id="1131"><net_src comp="66" pin="0"/><net_sink comp="1093" pin=17"/></net>

<net id="1132"><net_src comp="68" pin="0"/><net_sink comp="1093" pin=18"/></net>

<net id="1133"><net_src comp="70" pin="0"/><net_sink comp="1093" pin=19"/></net>

<net id="1134"><net_src comp="72" pin="0"/><net_sink comp="1093" pin=20"/></net>

<net id="1139"><net_src comp="248" pin="0"/><net_sink comp="1135" pin=1"/></net>

<net id="1144"><net_src comp="1140" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1145"><net_src comp="246" pin="0"/><net_sink comp="1140" pin=1"/></net>

<net id="1146"><net_src comp="1140" pin="2"/><net_sink comp="503" pin=3"/></net>

<net id="1147"><net_src comp="252" pin="0"/><net_sink comp="1140" pin=0"/></net>

<net id="1148"><net_src comp="1140" pin="2"/><net_sink comp="801" pin=3"/></net>

<net id="1149"><net_src comp="1140" pin="2"/><net_sink comp="1021" pin=3"/></net>

<net id="1154"><net_src comp="250" pin="0"/><net_sink comp="1150" pin=0"/></net>

<net id="1158"><net_src comp="164" pin="0"/><net_sink comp="1155" pin=0"/></net>

<net id="1162"><net_src comp="246" pin="0"/><net_sink comp="1159" pin=0"/></net>

<net id="1166"><net_src comp="1140" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1170"><net_src comp="248" pin="0"/><net_sink comp="1167" pin=0"/></net>

<net id="1174"><net_src comp="252" pin="0"/><net_sink comp="1171" pin=0"/></net>

<net id="1178"><net_src comp="1150" pin="2"/><net_sink comp="1175" pin=0"/></net>

<net id="1185"><net_src comp="1135" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="1150" pin=1"/></net>

<net id="1190"><net_src comp="1150" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="1140" pin=1"/></net>

<net id="1195"><net_src comp="1140" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="503" pin=3"/></net>

<net id="1197"><net_src comp="1192" pin="1"/><net_sink comp="801" pin=3"/></net>

<net id="1198"><net_src comp="1192" pin="1"/><net_sink comp="1021" pin=3"/></net>

<net id="1202"><net_src comp="1182" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1209"><net_src comp="158" pin="0"/><net_sink comp="1203" pin=0"/></net>

<net id="1210"><net_src comp="358" pin="2"/><net_sink comp="1203" pin=1"/></net>

<net id="1211"><net_src comp="160" pin="0"/><net_sink comp="1203" pin=2"/></net>

<net id="1212"><net_src comp="162" pin="0"/><net_sink comp="1203" pin=3"/></net>

<net id="1216"><net_src comp="1203" pin="4"/><net_sink comp="1213" pin=0"/></net>

<net id="1221"><net_src comp="0" pin="0"/><net_sink comp="1217" pin=0"/></net>

<net id="1222"><net_src comp="1213" pin="1"/><net_sink comp="1217" pin=1"/></net>

<net id="1223"><net_src comp="1217" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="1227"><net_src comp="1217" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1232"><net_src comp="168" pin="0"/><net_sink comp="1228" pin=0"/></net>

<net id="1237"><net_src comp="170" pin="0"/><net_sink comp="1233" pin=0"/></net>

<net id="1248"><net_src comp="1241" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="1249"><net_src comp="236" pin="0"/><net_sink comp="1244" pin=1"/></net>

<net id="1254"><net_src comp="1238" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1255"><net_src comp="238" pin="0"/><net_sink comp="1250" pin=1"/></net>

<net id="1260"><net_src comp="1241" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1261"><net_src comp="240" pin="0"/><net_sink comp="1256" pin=1"/></net>

<net id="1266"><net_src comp="1244" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1271"><net_src comp="1250" pin="2"/><net_sink comp="1267" pin=0"/></net>

<net id="1278"><net_src comp="1272" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1286"><net_src comp="1279" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1293"><net_src comp="158" pin="0"/><net_sink comp="1287" pin=0"/></net>

<net id="1294"><net_src comp="1282" pin="2"/><net_sink comp="1287" pin=1"/></net>

<net id="1295"><net_src comp="160" pin="0"/><net_sink comp="1287" pin=2"/></net>

<net id="1296"><net_src comp="162" pin="0"/><net_sink comp="1287" pin=3"/></net>

<net id="1304"><net_src comp="4" pin="0"/><net_sink comp="1300" pin=0"/></net>

<net id="1305"><net_src comp="1297" pin="1"/><net_sink comp="1300" pin=1"/></net>

<net id="1306"><net_src comp="1300" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="1310"><net_src comp="1300" pin="2"/><net_sink comp="1307" pin=0"/></net>

<net id="1314"><net_src comp="164" pin="0"/><net_sink comp="1311" pin=0"/></net>

<net id="1319"><net_src comp="258" pin="0"/><net_sink comp="1315" pin=1"/></net>

<net id="1323"><net_src comp="1315" pin="2"/><net_sink comp="1320" pin=0"/></net>

<net id="1328"><net_src comp="1320" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="1333"><net_src comp="260" pin="0"/><net_sink comp="1329" pin=1"/></net>

<net id="1337"><net_src comp="1329" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1342"><net_src comp="1334" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1347"><net_src comp="262" pin="0"/><net_sink comp="1343" pin=1"/></net>

<net id="1351"><net_src comp="1343" pin="2"/><net_sink comp="1348" pin=0"/></net>

<net id="1356"><net_src comp="1348" pin="1"/><net_sink comp="1352" pin=0"/></net>

<net id="1361"><net_src comp="264" pin="0"/><net_sink comp="1357" pin=1"/></net>

<net id="1365"><net_src comp="1357" pin="2"/><net_sink comp="1362" pin=0"/></net>

<net id="1370"><net_src comp="1362" pin="1"/><net_sink comp="1366" pin=0"/></net>

<net id="1377"><net_src comp="1371" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="1382"><net_src comp="274" pin="0"/><net_sink comp="1378" pin=1"/></net>

<net id="1386"><net_src comp="1378" pin="2"/><net_sink comp="1383" pin=0"/></net>

<net id="1391"><net_src comp="1383" pin="1"/><net_sink comp="1387" pin=0"/></net>

<net id="1398"><net_src comp="158" pin="0"/><net_sink comp="1392" pin=0"/></net>

<net id="1399"><net_src comp="1387" pin="2"/><net_sink comp="1392" pin=1"/></net>

<net id="1400"><net_src comp="160" pin="0"/><net_sink comp="1392" pin=2"/></net>

<net id="1401"><net_src comp="162" pin="0"/><net_sink comp="1392" pin=3"/></net>

<net id="1409"><net_src comp="4" pin="0"/><net_sink comp="1405" pin=0"/></net>

<net id="1410"><net_src comp="1402" pin="1"/><net_sink comp="1405" pin=1"/></net>

<net id="1411"><net_src comp="1405" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="1415"><net_src comp="1405" pin="2"/><net_sink comp="1412" pin=0"/></net>

<net id="1420"><net_src comp="278" pin="0"/><net_sink comp="1416" pin=1"/></net>

<net id="1424"><net_src comp="1416" pin="2"/><net_sink comp="1421" pin=0"/></net>

<net id="1429"><net_src comp="1421" pin="1"/><net_sink comp="1425" pin=0"/></net>

<net id="1430"><net_src comp="1425" pin="2"/><net_sink comp="841" pin=2"/></net>

<net id="1435"><net_src comp="280" pin="0"/><net_sink comp="1431" pin=1"/></net>

<net id="1439"><net_src comp="1431" pin="2"/><net_sink comp="1436" pin=0"/></net>

<net id="1444"><net_src comp="1436" pin="1"/><net_sink comp="1440" pin=0"/></net>

<net id="1445"><net_src comp="1440" pin="2"/><net_sink comp="841" pin=3"/></net>

<net id="1450"><net_src comp="282" pin="0"/><net_sink comp="1446" pin=1"/></net>

<net id="1454"><net_src comp="1446" pin="2"/><net_sink comp="1451" pin=0"/></net>

<net id="1459"><net_src comp="1451" pin="1"/><net_sink comp="1455" pin=0"/></net>

<net id="1460"><net_src comp="1455" pin="2"/><net_sink comp="841" pin=4"/></net>

<net id="1469"><net_src comp="1463" pin="1"/><net_sink comp="1466" pin=0"/></net>

<net id="1474"><net_src comp="300" pin="0"/><net_sink comp="1470" pin=1"/></net>

<net id="1481"><net_src comp="158" pin="0"/><net_sink comp="1475" pin=0"/></net>

<net id="1482"><net_src comp="1470" pin="2"/><net_sink comp="1475" pin=1"/></net>

<net id="1483"><net_src comp="160" pin="0"/><net_sink comp="1475" pin=2"/></net>

<net id="1484"><net_src comp="162" pin="0"/><net_sink comp="1475" pin=3"/></net>

<net id="1492"><net_src comp="4" pin="0"/><net_sink comp="1488" pin=0"/></net>

<net id="1493"><net_src comp="1485" pin="1"/><net_sink comp="1488" pin=1"/></net>

<net id="1494"><net_src comp="1488" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="1498"><net_src comp="1488" pin="2"/><net_sink comp="1495" pin=0"/></net>

<net id="1503"><net_src comp="304" pin="0"/><net_sink comp="1499" pin=1"/></net>

<net id="1504"><net_src comp="1499" pin="2"/><net_sink comp="1093" pin=4"/></net>

<net id="1508"><net_src comp="308" pin="1"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="1233" pin=1"/></net>

<net id="1510"><net_src comp="1505" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1511"><net_src comp="1505" pin="1"/><net_sink comp="1267" pin=1"/></net>

<net id="1515"><net_src comp="312" pin="1"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="1228" pin=1"/></net>

<net id="1517"><net_src comp="1512" pin="1"/><net_sink comp="1241" pin=0"/></net>

<net id="1518"><net_src comp="1512" pin="1"/><net_sink comp="1262" pin=1"/></net>

<net id="1522"><net_src comp="328" pin="2"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="1527"><net_src comp="334" pin="2"/><net_sink comp="1524" pin=0"/></net>

<net id="1528"><net_src comp="1524" pin="1"/><net_sink comp="643" pin=10"/></net>

<net id="1532"><net_src comp="340" pin="2"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="643" pin=8"/></net>

<net id="1537"><net_src comp="346" pin="2"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1539"><net_src comp="1534" pin="1"/><net_sink comp="1324" pin=1"/></net>

<net id="1540"><net_src comp="1534" pin="1"/><net_sink comp="1338" pin=1"/></net>

<net id="1541"><net_src comp="1534" pin="1"/><net_sink comp="1352" pin=1"/></net>

<net id="1542"><net_src comp="1534" pin="1"/><net_sink comp="1366" pin=1"/></net>

<net id="1543"><net_src comp="1534" pin="1"/><net_sink comp="1387" pin=1"/></net>

<net id="1544"><net_src comp="1534" pin="1"/><net_sink comp="1425" pin=1"/></net>

<net id="1545"><net_src comp="1534" pin="1"/><net_sink comp="1440" pin=1"/></net>

<net id="1546"><net_src comp="1534" pin="1"/><net_sink comp="1455" pin=1"/></net>

<net id="1547"><net_src comp="1534" pin="1"/><net_sink comp="1470" pin=0"/></net>

<net id="1548"><net_src comp="1534" pin="1"/><net_sink comp="1499" pin=0"/></net>

<net id="1552"><net_src comp="352" pin="2"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="1093" pin=2"/></net>

<net id="1557"><net_src comp="316" pin="1"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="1559"><net_src comp="1554" pin="1"/><net_sink comp="1463" pin=0"/></net>

<net id="1563"><net_src comp="320" pin="1"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="1565"><net_src comp="1560" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="1569"><net_src comp="324" pin="1"/><net_sink comp="1566" pin=0"/></net>

<net id="1570"><net_src comp="1566" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="1571"><net_src comp="1566" pin="1"/><net_sink comp="1272" pin=0"/></net>

<net id="1575"><net_src comp="1203" pin="4"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="1577"><net_src comp="1572" pin="1"/><net_sink comp="725" pin=2"/></net>

<net id="1578"><net_src comp="1572" pin="1"/><net_sink comp="982" pin=2"/></net>

<net id="1582"><net_src comp="1217" pin="2"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="1584"><net_src comp="1579" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1585"><net_src comp="1579" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="1586"><net_src comp="1579" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="1590"><net_src comp="1238" pin="1"/><net_sink comp="1587" pin=0"/></net>

<net id="1591"><net_src comp="1587" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1592"><net_src comp="1587" pin="1"/><net_sink comp="1315" pin=0"/></net>

<net id="1593"><net_src comp="1587" pin="1"/><net_sink comp="1329" pin=0"/></net>

<net id="1594"><net_src comp="1587" pin="1"/><net_sink comp="1343" pin=0"/></net>

<net id="1595"><net_src comp="1587" pin="1"/><net_sink comp="1357" pin=0"/></net>

<net id="1596"><net_src comp="1587" pin="1"/><net_sink comp="1378" pin=0"/></net>

<net id="1597"><net_src comp="1587" pin="1"/><net_sink comp="1416" pin=0"/></net>

<net id="1598"><net_src comp="1587" pin="1"/><net_sink comp="1431" pin=0"/></net>

<net id="1599"><net_src comp="1587" pin="1"/><net_sink comp="1446" pin=0"/></net>

<net id="1603"><net_src comp="1241" pin="1"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="643" pin=11"/></net>

<net id="1614"><net_src comp="1287" pin="4"/><net_sink comp="1611" pin=0"/></net>

<net id="1615"><net_src comp="1611" pin="1"/><net_sink comp="1297" pin=0"/></net>

<net id="1616"><net_src comp="1611" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="1620"><net_src comp="1300" pin="2"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="1625"><net_src comp="1324" pin="2"/><net_sink comp="1622" pin=0"/></net>

<net id="1626"><net_src comp="1622" pin="1"/><net_sink comp="643" pin=3"/></net>

<net id="1630"><net_src comp="1338" pin="2"/><net_sink comp="1627" pin=0"/></net>

<net id="1631"><net_src comp="1627" pin="1"/><net_sink comp="643" pin=4"/></net>

<net id="1635"><net_src comp="1352" pin="2"/><net_sink comp="1632" pin=0"/></net>

<net id="1636"><net_src comp="1632" pin="1"/><net_sink comp="643" pin=5"/></net>

<net id="1640"><net_src comp="1366" pin="2"/><net_sink comp="1637" pin=0"/></net>

<net id="1641"><net_src comp="1637" pin="1"/><net_sink comp="643" pin=6"/></net>

<net id="1648"><net_src comp="1392" pin="4"/><net_sink comp="1645" pin=0"/></net>

<net id="1649"><net_src comp="1645" pin="1"/><net_sink comp="1402" pin=0"/></net>

<net id="1650"><net_src comp="1645" pin="1"/><net_sink comp="801" pin=2"/></net>

<net id="1654"><net_src comp="1405" pin="2"/><net_sink comp="1651" pin=0"/></net>

<net id="1655"><net_src comp="1651" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="1659"><net_src comp="1425" pin="2"/><net_sink comp="1656" pin=0"/></net>

<net id="1660"><net_src comp="1656" pin="1"/><net_sink comp="841" pin=2"/></net>

<net id="1664"><net_src comp="1440" pin="2"/><net_sink comp="1661" pin=0"/></net>

<net id="1665"><net_src comp="1661" pin="1"/><net_sink comp="841" pin=3"/></net>

<net id="1669"><net_src comp="1455" pin="2"/><net_sink comp="1666" pin=0"/></net>

<net id="1670"><net_src comp="1666" pin="1"/><net_sink comp="841" pin=4"/></net>

<net id="1677"><net_src comp="1475" pin="4"/><net_sink comp="1674" pin=0"/></net>

<net id="1678"><net_src comp="1674" pin="1"/><net_sink comp="1485" pin=0"/></net>

<net id="1679"><net_src comp="1674" pin="1"/><net_sink comp="1021" pin=2"/></net>

<net id="1683"><net_src comp="1488" pin="2"/><net_sink comp="1680" pin=0"/></net>

<net id="1684"><net_src comp="1680" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="1688"><net_src comp="1499" pin="2"/><net_sink comp="1685" pin=0"/></net>

<net id="1689"><net_src comp="1685" pin="1"/><net_sink comp="1093" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {61 106 107 108 109 110 111 112 113 114 115 116 117 118 }
	Port: gmem1 | {159 160 }
	Port: gmem3 | {57 58 }
	Port: gmem4 | {57 58 }
	Port: current_token | {12 13 55 56 57 58 104 105 }
	Port: current_token_19 | {12 13 55 56 57 58 104 105 }
	Port: current_token_20 | {12 13 55 56 57 58 104 105 }
	Port: current_token_21 | {12 13 55 56 57 58 104 105 }
	Port: current_token_22 | {12 13 55 56 57 58 104 105 }
	Port: current_token_23 | {12 13 55 56 57 58 104 105 }
	Port: current_token_24 | {12 13 55 56 57 58 104 105 }
	Port: current_token_25 | {12 13 55 56 57 58 104 105 }
	Port: current_token_26 | {12 13 55 56 57 58 104 105 }
	Port: current_token_27 | {12 13 55 56 57 58 104 105 }
	Port: p_ZZ11llama_layerE13current_token_10 | {12 13 55 56 57 58 104 105 }
	Port: p_ZZ11llama_layerE13current_token_11 | {12 13 55 56 57 58 104 105 }
	Port: p_ZZ11llama_layerE13current_token_12 | {12 13 55 56 57 58 104 105 }
	Port: p_ZZ11llama_layerE13current_token_13 | {12 13 55 56 57 58 104 105 }
	Port: p_ZZ11llama_layerE13current_token_14 | {12 13 55 56 57 58 104 105 }
	Port: p_ZZ11llama_layerE13current_token_15 | {12 13 55 56 57 58 104 105 }
	Port: norm_output | {53 54 102 103 157 158 }
	Port: norm_output_35 | {53 54 102 103 157 158 }
	Port: norm_output_36 | {53 54 102 103 157 158 }
	Port: norm_output_37 | {53 54 102 103 157 158 }
	Port: norm_output_38 | {53 54 102 103 157 158 }
	Port: norm_output_39 | {53 54 102 103 157 158 }
	Port: norm_output_40 | {53 54 102 103 157 158 }
	Port: norm_output_41 | {53 54 102 103 157 158 }
	Port: norm_output_42 | {53 54 102 103 157 158 }
	Port: norm_output_43 | {53 54 102 103 157 158 }
	Port: p_ZZ11llama_layerE11norm_output_10 | {53 54 102 103 157 158 }
	Port: p_ZZ11llama_layerE11norm_output_11 | {53 54 102 103 157 158 }
	Port: p_ZZ11llama_layerE11norm_output_12 | {53 54 102 103 157 158 }
	Port: p_ZZ11llama_layerE11norm_output_13 | {53 54 102 103 157 158 }
	Port: p_ZZ11llama_layerE11norm_output_14 | {53 54 102 103 157 158 }
	Port: p_ZZ11llama_layerE11norm_output_15 | {53 54 102 103 157 158 }
	Port: layer_output | {59 60 }
	Port: layer_output_28 | {59 60 }
	Port: layer_output_29 | {59 60 }
	Port: layer_output_30 | {59 60 }
	Port: layer_output_31 | {59 60 }
	Port: layer_output_32 | {59 60 }
	Port: layer_output_33 | {59 60 }
	Port: layer_output_34 | {59 60 }
	Port: ffn_input | {100 101 }
	Port: ffn_input_44 | {100 101 }
	Port: ffn_input_45 | {100 101 }
	Port: ffn_input_46 | {100 101 }
	Port: ffn_input_47 | {100 101 }
	Port: ffn_input_48 | {100 101 }
	Port: ffn_input_49 | {100 101 }
	Port: ffn_input_50 | {100 101 }
 - Input state : 
	Port: llama_layer : gmem0 | {1 2 3 4 5 6 7 8 9 10 11 12 13 42 43 44 45 46 47 48 49 50 51 52 59 60 }
	Port: llama_layer : gmem2 | {42 43 44 45 46 47 48 49 50 51 52 53 54 57 58 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 }
	Port: llama_layer : gmem3 | {57 58 }
	Port: llama_layer : gmem4 | {57 58 }
	Port: llama_layer : token_embed | {1 }
	Port: llama_layer : output_logits | {1 }
	Port: llama_layer : all_weights | {1 }
	Port: llama_layer : key_cache | {1 }
	Port: llama_layer : value_cache | {1 }
	Port: llama_layer : position | {1 }
	Port: llama_layer : current_token | {14 15 53 54 57 58 59 60 106 107 119 157 158 }
	Port: llama_layer : current_token_19 | {14 15 53 54 57 58 59 60 106 107 119 157 158 }
	Port: llama_layer : current_token_20 | {14 15 53 54 57 58 59 60 106 107 119 157 158 }
	Port: llama_layer : current_token_21 | {14 15 53 54 57 58 59 60 106 107 119 157 158 }
	Port: llama_layer : current_token_22 | {14 15 53 54 57 58 59 60 106 107 119 157 158 }
	Port: llama_layer : current_token_23 | {14 15 53 54 57 58 59 60 106 107 119 157 158 }
	Port: llama_layer : current_token_24 | {14 15 53 54 57 58 59 60 106 107 119 157 158 }
	Port: llama_layer : current_token_25 | {14 15 53 54 57 58 59 60 106 107 119 157 158 }
	Port: llama_layer : current_token_26 | {14 15 53 54 57 58 59 60 106 107 119 157 158 }
	Port: llama_layer : current_token_27 | {14 15 53 54 57 58 59 60 106 107 119 157 158 }
	Port: llama_layer : p_ZZ11llama_layerE13current_token_10 | {14 15 53 54 57 58 59 60 106 107 119 157 158 }
	Port: llama_layer : p_ZZ11llama_layerE13current_token_11 | {14 15 53 54 57 58 59 60 106 107 119 157 158 }
	Port: llama_layer : p_ZZ11llama_layerE13current_token_12 | {14 15 53 54 57 58 59 60 106 107 119 157 158 }
	Port: llama_layer : p_ZZ11llama_layerE13current_token_13 | {14 15 53 54 57 58 59 60 106 107 119 157 158 }
	Port: llama_layer : p_ZZ11llama_layerE13current_token_14 | {14 15 53 54 57 58 59 60 106 107 119 157 158 }
	Port: llama_layer : p_ZZ11llama_layerE13current_token_15 | {14 15 53 54 57 58 59 60 106 107 119 157 158 }
	Port: llama_layer : norm_output | {55 56 104 105 159 160 }
	Port: llama_layer : norm_output_35 | {55 56 104 105 159 160 }
	Port: llama_layer : norm_output_36 | {55 56 104 105 159 160 }
	Port: llama_layer : norm_output_37 | {55 56 104 105 159 160 }
	Port: llama_layer : norm_output_38 | {55 56 104 105 159 160 }
	Port: llama_layer : norm_output_39 | {55 56 104 105 159 160 }
	Port: llama_layer : norm_output_40 | {55 56 104 105 159 160 }
	Port: llama_layer : norm_output_41 | {55 56 104 105 159 160 }
	Port: llama_layer : norm_output_42 | {55 56 104 105 159 160 }
	Port: llama_layer : norm_output_43 | {55 56 104 105 159 160 }
	Port: llama_layer : p_ZZ11llama_layerE11norm_output_10 | {55 56 104 105 159 160 }
	Port: llama_layer : p_ZZ11llama_layerE11norm_output_11 | {55 56 104 105 159 160 }
	Port: llama_layer : p_ZZ11llama_layerE11norm_output_12 | {55 56 104 105 159 160 }
	Port: llama_layer : p_ZZ11llama_layerE11norm_output_13 | {55 56 104 105 159 160 }
	Port: llama_layer : p_ZZ11llama_layerE11norm_output_14 | {55 56 104 105 159 160 }
	Port: llama_layer : p_ZZ11llama_layerE11norm_output_15 | {55 56 104 105 159 160 }
	Port: llama_layer : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array | {57 58 }
	Port: llama_layer : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array | {57 58 }
	Port: llama_layer : ref_4oPi_table_100 | {57 58 }
	Port: llama_layer : second_order_float_cos_K0 | {57 58 }
	Port: llama_layer : second_order_float_cos_K1 | {57 58 }
	Port: llama_layer : second_order_float_cos_K2 | {57 58 }
	Port: llama_layer : second_order_float_sin_K0 | {57 58 }
	Port: llama_layer : second_order_float_sin_K1 | {57 58 }
	Port: llama_layer : second_order_float_sin_K2 | {57 58 }
	Port: llama_layer : ref_4oPi_table_1001 | {57 58 }
	Port: llama_layer : cos_K02 | {57 58 }
	Port: llama_layer : cos_K13 | {57 58 }
	Port: llama_layer : cos_K24 | {57 58 }
	Port: llama_layer : sin_K05 | {57 58 }
	Port: llama_layer : sin_K16 | {57 58 }
	Port: llama_layer : sin_K27 | {57 58 }
	Port: llama_layer : layer_output | {61 62 100 101 104 105 }
	Port: llama_layer : layer_output_28 | {61 62 100 101 104 105 }
	Port: llama_layer : layer_output_29 | {61 62 100 101 104 105 }
	Port: llama_layer : layer_output_30 | {61 62 100 101 104 105 }
	Port: llama_layer : layer_output_31 | {61 62 100 101 104 105 }
	Port: llama_layer : layer_output_32 | {61 62 100 101 104 105 }
	Port: llama_layer : layer_output_33 | {61 62 100 101 104 105 }
	Port: llama_layer : layer_output_34 | {61 62 100 101 104 105 }
	Port: llama_layer : ffn_input | {102 103 }
	Port: llama_layer : ffn_input_44 | {102 103 }
	Port: llama_layer : ffn_input_45 | {102 103 }
	Port: llama_layer : ffn_input_46 | {102 103 }
	Port: llama_layer : ffn_input_47 | {102 103 }
	Port: llama_layer : ffn_input_48 | {102 103 }
	Port: llama_layer : ffn_input_49 | {102 103 }
	Port: llama_layer : ffn_input_50 | {102 103 }
  - Chain level:
	State 1
		sext_ln100 : 1
		gmem0_addr : 2
		muxLogicAXIMAddr_to_empty : 3
		empty : 3
		store_ln107 : 1
		store_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		add_ln107 : 1
		add_ln107_1 : 1
		icmp_ln107 : 1
		br_ln107 : 2
		store_ln107 : 2
		store_ln107 : 2
	State 15
	State 16
		muxLogicI0_to_div_i : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		muxLogicI0_to_p_x_assign_1 : 1
		p_x_assign_1 : 1
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
		add_ln37 : 1
		trunc_ln27_1 : 2
	State 42
		muxLogicI1_to_norm_1 : 1
		gmem2_addr_76 : 1
		muxLogicAXIMAddr_to_empty_254 : 2
		empty_254 : 2
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
		call_ln27 : 1
	State 54
	State 55
	State 56
		zext_ln47 : 1
		wq : 2
		zext_ln48 : 1
		wk : 2
		zext_ln49 : 1
		wv : 2
		zext_ln50 : 1
		wo : 2
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
		muxLogicI0_to_div_i2 : 1
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
		muxLogicI0_to_p_x_assign_2 : 1
		p_x_assign_2 : 1
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
		zext_ln37_1 : 1
		add_ln37_2 : 2
		trunc_ln27_4 : 3
	State 89
		muxLogicI1_to_norm_2 : 1
		gmem2_addr_77 : 1
		muxLogicAXIMAddr_to_empty_256 : 2
		empty_256 : 2
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
		call_ln27 : 1
	State 101
	State 102
		zext_ln52 : 1
		w1 : 2
		zext_ln53 : 1
		w2 : 2
		zext_ln54 : 1
		w3 : 2
		call_ln141 : 3
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
		muxLogicI0_to_div_i1 : 1
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
		muxLogicI0_to_p_x_assign : 1
		p_x_assign : 1
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
		trunc_ln3 : 1
	State 146
		muxLogicI1_to_norm : 1
		gmem2_addr : 1
		muxLogicAXIMAddr_to_empty_253 : 2
		empty_253 : 2
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
		call_ln27 : 1
	State 158
	State 159
		call_ln163 : 1
	State 160


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                  Functional Unit                  |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |  grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390 |    0    |    0    |    0    |    84   |    14   |    0    |
|          |  grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429  |    0    |    1    |   5.76  |   180   |   310   |    0    |
|          |  grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466 |    0    |    1    |   5.76  |   180   |   310   |    0    |
|          |  grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503  |    0    |    2    |   5.76  |   399   |   302   |    0    |
|          |  grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575 |    0    |    0    |   5.76  |   207   |   302   |    0    |
|          |              grp_kernel_mhsa_1_fu_643             |   222   |   141   | 191.321 |  43153  |  44801  |    8    |
|   call   |  grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725 |    0    |    1    |   5.76  |   287   |   302   |    0    |
|          |  grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780 |    0    |    1    |   2.88  |   139   |   182   |    0    |
|          |  grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801 |    0    |    2    |   2.88  |   350   |   174   |    0    |
|          |                  grp_FFN_1_fu_841                 |    0    |    15   |  11.04  |   3005  |   3930  |    3    |
|          |  grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898 |    0    |    1    |   8.64  |   330   |   462   |    0    |
|          |  grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982 |    0    |    0    |   5.76  |   174   |   302   |    0    |
|          | grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021 |    0    |    2    |   5.76  |   399   |   302   |    0    |
|          |                grp_matmul_1_fu_1093               |    16   |    2    |  17.232 |   3649  |   3501  |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                 add_ln107_fu_1244                 |    0    |    0    |    0    |    0    |    6    |    0    |
|          |                add_ln107_1_fu_1250                |    0    |    0    |    0    |    0    |    29   |    0    |
|          |                  add_ln37_fu_1282                 |    0    |    0    |    0    |    0    |    64   |    0    |
|          |                  add_ln47_fu_1315                 |    0    |    0    |    0    |    0    |    29   |    0    |
|          |                     wq_fu_1324                    |    0    |    0    |    0    |    0    |    64   |    0    |
|          |                  add_ln48_fu_1329                 |    0    |    0    |    0    |    0    |    29   |    0    |
|          |                     wk_fu_1338                    |    0    |    0    |    0    |    0    |    64   |    0    |
|          |                  add_ln49_fu_1343                 |    0    |    0    |    0    |    0    |    29   |    0    |
|          |                     wv_fu_1352                    |    0    |    0    |    0    |    0    |    64   |    0    |
|          |                  add_ln50_fu_1357                 |    0    |    0    |    0    |    0    |    29   |    0    |
|    add   |                     wo_fu_1366                    |    0    |    0    |    0    |    0    |    64   |    0    |
|          |                 add_ln37_1_fu_1378                |    0    |    0    |    0    |    0    |    29   |    0    |
|          |                 add_ln37_2_fu_1387                |    0    |    0    |    0    |    0    |    64   |    0    |
|          |                  add_ln52_fu_1416                 |    0    |    0    |    0    |    0    |    29   |    0    |
|          |                     w1_fu_1425                    |    0    |    0    |    0    |    0    |    64   |    0    |
|          |                  add_ln53_fu_1431                 |    0    |    0    |    0    |    0    |    29   |    0    |
|          |                     w2_fu_1440                    |    0    |    0    |    0    |    0    |    64   |    0    |
|          |                  add_ln54_fu_1446                 |    0    |    0    |    0    |    0    |    29   |    0    |
|          |                     w3_fu_1455                    |    0    |    0    |    0    |    0    |    64   |    0    |
|          |                  add_ln27_fu_1470                 |    0    |    0    |    0    |    0    |    64   |    0    |
|          |               lm_head_weight_fu_1499              |    0    |    0    |    0    |    0    |    64   |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |                 icmp_ln107_fu_1256                |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   fmul   |                    grp_fu_1690                    |    0    |    1    |    0    |    0    |    0    |    0    |
|          |                    grp_fu_1694                    |    0    |    1    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   fadd   |                    grp_fu_1135                    |    0    |    1    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |             position_read_read_fu_328             |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            value_cache_read_read_fu_334           |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |             key_cache_read_read_fu_340            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            all_weights_read_read_fu_346           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           output_logits_read_read_fu_352          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            token_embed_read_read_fu_358           |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|  readreq |                 grp_readreq_fu_364                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 grp_readreq_fu_371                |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
| writereq |             empty_257_writereq_fu_378             |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
| writeresp|                grp_writeresp_fu_385               |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   fdiv   |                    grp_fu_1140                    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   fsqrt  |                    grp_fu_1150                    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                    grp_fu_1155                    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    grp_fu_1159                    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    grp_fu_1163                    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    grp_fu_1167                    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    grp_fu_1171                    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    grp_fu_1175                    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    grp_fu_1179                    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    grp_fu_1199                    |    0    |    0    |    0    |    0    |    0    |    0    |
| muxlogic |         muxLogicAXIMAddr_to_empty_fu_1224         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            muxLogicI0_to_div_i_fu_1275            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       muxLogicAXIMAddr_to_empty_254_fu_1307       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       muxLogicAXIMBurst_to_empty_255_fu_1311      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            muxLogicI0_to_div_i2_fu_1374           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       muxLogicAXIMAddr_to_empty_256_fu_1412       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        muxLogicAXIMCE_to_empty_258_fu_1461        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            muxLogicI0_to_div_i1_fu_1466           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       muxLogicAXIMAddr_to_empty_253_fu_1495       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                  trunc_ln_fu_1203                 |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|                trunc_ln27_1_fu_1287               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                trunc_ln27_4_fu_1392               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 trunc_ln3_fu_1475                 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                 sext_ln100_fu_1213                |    0    |    0    |    0    |    0    |    0    |    0    |
|   sext   |                sext_ln27_1_fu_1297                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                sext_ln27_2_fu_1402                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 sext_ln27_fu_1485                 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                 zext_ln37_fu_1279                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 zext_ln47_fu_1320                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 zext_ln48_fu_1334                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 zext_ln49_fu_1348                 |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |                 zext_ln50_fu_1362                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                zext_ln37_1_fu_1383                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 zext_ln52_fu_1421                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 zext_ln53_fu_1436                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 zext_ln54_fu_1451                 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                   |   238   |   172   | 274.313 |  52536  |  56167  |    11   |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-----------------------------------------------------------+--------+--------+--------+--------+
|                                                           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------------------------------------------------+--------+--------+--------+--------+
|                          cos_K02                          |    -   |   32   |   97   |    -   |
|                          cos_K13                          |    -   |   32   |   97   |    -   |
|                          cos_K24                          |    -   |   16   |   50   |    -   |
|                       current_token                       |    1   |    0   |    0   |    -   |
|                      current_token_19                     |    1   |    0   |    0   |    -   |
|                      current_token_20                     |    1   |    0   |    0   |    -   |
|                      current_token_21                     |    1   |    0   |    0   |    -   |
|                      current_token_22                     |    1   |    0   |    0   |    -   |
|                      current_token_23                     |    1   |    0   |    0   |    -   |
|                      current_token_24                     |    1   |    0   |    0   |    -   |
|                      current_token_25                     |    1   |    0   |    0   |    -   |
|                      current_token_26                     |    1   |    0   |    0   |    -   |
|                      current_token_27                     |    1   |    0   |    0   |    -   |
|                         ffn_input                         |    0   |   32   |   97   |    0   |
|                        ffn_input_44                       |    0   |   32   |   97   |    0   |
|                        ffn_input_45                       |    0   |   32   |   97   |    0   |
|                        ffn_input_46                       |    0   |   32   |   97   |    0   |
|                        ffn_input_47                       |    0   |   32   |   97   |    0   |
|                        ffn_input_48                       |    0   |   32   |   97   |    0   |
|                        ffn_input_49                       |    0   |   32   |   97   |    0   |
|                        ffn_input_50                       |    0   |   32   |   97   |    0   |
|                        layer_output                       |    0   |   32   |   97   |    0   |
|                      layer_output_28                      |    0   |   32   |   97   |    0   |
|                      layer_output_29                      |    0   |   32   |   97   |    0   |
|                      layer_output_30                      |    0   |   32   |   97   |    0   |
|                      layer_output_31                      |    0   |   32   |   97   |    0   |
|                      layer_output_32                      |    0   |   32   |   97   |    0   |
|                      layer_output_33                      |    0   |   32   |   97   |    0   |
|                      layer_output_34                      |    0   |   32   |   97   |    0   |
|                        norm_output                        |    1   |    0   |    0   |    -   |
|                       norm_output_35                      |    1   |    0   |    0   |    -   |
|                       norm_output_36                      |    1   |    0   |    0   |    -   |
|                       norm_output_37                      |    1   |    0   |    0   |    -   |
|                       norm_output_38                      |    1   |    0   |    0   |    -   |
|                       norm_output_39                      |    1   |    0   |    0   |    -   |
|                       norm_output_40                      |    1   |    0   |    0   |    -   |
|                       norm_output_41                      |    1   |    0   |    0   |    -   |
|                       norm_output_42                      |    1   |    0   |    0   |    -   |
|                       norm_output_43                      |    1   |    0   |    0   |    -   |
|             p_ZZ11llama_layerE11norm_output_10            |    1   |    0   |    0   |    -   |
|             p_ZZ11llama_layerE11norm_output_11            |    1   |    0   |    0   |    -   |
|             p_ZZ11llama_layerE11norm_output_12            |    1   |    0   |    0   |    -   |
|             p_ZZ11llama_layerE11norm_output_13            |    1   |    0   |    0   |    -   |
|             p_ZZ11llama_layerE11norm_output_14            |    1   |    0   |    0   |    -   |
|             p_ZZ11llama_layerE11norm_output_15            |    1   |    0   |    0   |    -   |
|            p_ZZ11llama_layerE13current_token_10           |    1   |    0   |    0   |    -   |
|            p_ZZ11llama_layerE13current_token_11           |    1   |    0   |    0   |    -   |
|            p_ZZ11llama_layerE13current_token_12           |    1   |    0   |    0   |    -   |
|            p_ZZ11llama_layerE13current_token_13           |    1   |    0   |    0   |    -   |
|            p_ZZ11llama_layerE13current_token_14           |    1   |    0   |    0   |    -   |
|            p_ZZ11llama_layerE13current_token_15           |    1   |    0   |    0   |    -   |
|pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array|    1   |    0   |    0   |    -   |
| pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array |    0   |    8   |    5   |    -   |
|                     ref_4oPi_table_100                    |    -   |   128  |   65   |    -   |
|                    ref_4oPi_table_1001                    |    -   |   128  |   65   |    -   |
|                 second_order_float_cos_K0                 |    -   |   32   |   97   |    -   |
|                 second_order_float_cos_K1                 |    -   |   32   |   97   |    -   |
|                 second_order_float_cos_K2                 |    -   |   16   |   50   |    -   |
|                 second_order_float_sin_K0                 |    -   |   32   |   97   |    -   |
|                 second_order_float_sin_K1                 |    -   |   32   |   97   |    -   |
|                 second_order_float_sin_K2                 |    -   |   16   |   50   |    -   |
|                          sin_K05                          |    -   |   32   |   97   |    -   |
|                          sin_K16                          |    -   |   32   |   97   |    -   |
|                          sin_K27                          |    -   |   16   |   50   |    -   |
+-----------------------------------------------------------+--------+--------+--------+--------+
|                           Total                           |   33   |  1096  |  2663  |    0   |
+-----------------------------------------------------------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
| all_weights_read_reg_1534 |   64   |
|    gmem0_addr_reg_1579    |   32   |
|   gmem2_addr_76_reg_1617  |   32   |
|   gmem2_addr_77_reg_1651  |   32   |
|    gmem2_addr_reg_1680    |   32   |
|  key_cache_read_reg_1529  |   64   |
|      layer_1_reg_1600     |    4   |
|       layer_reg_1512      |    4   |
|  lm_head_weight_reg_1685  |   64   |
|output_logits_read_reg_1549|   64   |
|   phi_mul_load_reg_1587   |   29   |
|      phi_mul_reg_1505     |   29   |
|   position_read_reg_1519  |   32   |
|          reg_1182         |   32   |
|          reg_1187         |   32   |
|          reg_1192         |   32   |
|  sum_local_2_loc_reg_1566 |   32   |
|  sum_local_4_loc_reg_1560 |   32   |
|   sum_local_loc_reg_1554  |   32   |
|   trunc_ln27_1_reg_1611   |   62   |
|   trunc_ln27_4_reg_1645   |   62   |
|     trunc_ln3_reg_1674    |   62   |
|     trunc_ln_reg_1572     |   62   |
| value_cache_read_reg_1524 |   64   |
|        w1_reg_1656        |   64   |
|        w2_reg_1661        |   64   |
|        w3_reg_1666        |   64   |
|        wk_reg_1627        |   64   |
|        wo_reg_1637        |   64   |
|        wq_reg_1622        |   64   |
|        wv_reg_1632        |   64   |
+---------------------------+--------+
|           Total           |  1434  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                 grp_readreq_fu_364                |  p1  |   2  |  32  |   64   ||    0    ||    32   |
|                 grp_readreq_fu_371                |  p1  |   6  |  32  |   192  ||    0    ||    96   |
|  grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503  |  p3  |   2  |  32  |   64   ||    0    ||    32   |
|  grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801 |  p3  |   2  |  32  |   64   ||    0    ||    32   |
|                  grp_FFN_1_fu_841                 |  p2  |   2  |  64  |   128  ||    0    ||    63   |
|                  grp_FFN_1_fu_841                 |  p3  |   2  |  64  |   128  ||    0    ||    63   |
|                  grp_FFN_1_fu_841                 |  p4  |   2  |  64  |   128  ||    0    ||    63   |
| grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021 |  p3  |   2  |  32  |   64   ||    0    ||    32   |
|                grp_matmul_1_fu_1093               |  p4  |   2  |  64  |   128  ||    0    ||    63   |
|                    grp_fu_1140                    |  p1  |   2  |  32  |   64   ||    0    ||    32   |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                       Total                       |      |      |      |  1024  ||   4.65  ||    0    ||   508   |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   238  |   172  |   274  |  52536 |  56167 |   11   |
|   Memory  |   33   |    -   |    -   |  1096  |  2663  |    0   |
|Multiplexer|    -   |    -   |    4   |    0   |   508  |    -   |
|  Register |    -   |    -   |    -   |  1434  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   271  |   172  |   278  |  55066 |  59338 |   11   |
+-----------+--------+--------+--------+--------+--------+--------+
