{"vcs1":{"timestamp_begin":1680524797.524243107, "rt":0.80, "ut":0.24, "st":0.14}}
{"vcselab":{"timestamp_begin":1680524798.354716611, "rt":1.10, "ut":0.20, "st":0.09}}
{"link":{"timestamp_begin":1680524799.477300015, "rt":0.39, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680524797.245819801}
{"VCS_COMP_START_TIME": 1680524797.245819801}
{"VCS_COMP_END_TIME": 1680524800.609573189}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339652}}
{"stitch_vcselab": {"peak_mem": 239016}}
