3:15:25 AM
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "go_cpu_syn.prj" -log "go_cpu_Implmnt/go_cpu.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of go_cpu_Implmnt/go_cpu.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CK4VJF2

# Thu Sep 05 03:15:30 2024

#Implementation: go_cpu_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":10:7:10:13|Top entity is set to cpu_top.
Options changed - recompiling
@E: CD126 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd":18:2:18:2|Expecting identifier
@E: CD126 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd":24:2:24:2|Expecting identifier
2 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd
2 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter_types.vhd
2 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_module.vhd
2 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor_types.vhd
2 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\seven_seg_disp\gen_7_seg_disp.vhd
2 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\uart_usb\gen_uart_tx.vhd
2 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\uart_usb\gen_uart_recv.vhd
2 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd
2 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\decoder\decoder.vhd
@W: CD643 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":4:23:4:23|Ignoring use clause - fifo_types not found ...
@E: CD255 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":51:49:51:49|No identifier "t_fifo_in" in scope
@E: CD255 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":52:50:52:50|No identifier "t_fifo_out" in scope
@E: CD590 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":96:26:96:34|Instantiated entity fifo has not been analyzed.
@E: CD415 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":107:30:107:30|Expecting keyword is
@E: CD632 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":119:30:119:30|duplicate entity name work
@E: CD632 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":135:28:135:28|duplicate entity name work
8 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd
@E: CD255 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":32:2:32:2|No identifier "t_hw_cmds" in scope
@E: CD200 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":62:14:62:22|Misspelled variable, signal or procedure name?
@E: CD415 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":126:20:126:20|Expecting keyword of
@E: CD415 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":126:20:126:20|Too many errors - aborting.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Sep 05 03:15:30 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Sep 05 03:15:30 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "go_cpu_syn.prj" -log "go_cpu_Implmnt/go_cpu.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of go_cpu_Implmnt/go_cpu.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CK4VJF2

# Thu Sep 05 03:18:22 2024

#Implementation: go_cpu_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":10:7:10:13|Top entity is set to cpu_top.
Options changed - recompiling
@E: CD126 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd":18:2:18:2|Expecting identifier
@E: CD420 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd":19:11:19:11|Expecting package name
@E: CD126 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd":24:2:24:2|Expecting identifier
3 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd
3 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter_types.vhd
3 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_module.vhd
3 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor_types.vhd
3 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\seven_seg_disp\gen_7_seg_disp.vhd
3 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\uart_usb\gen_uart_tx.vhd
3 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\uart_usb\gen_uart_recv.vhd
3 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd
3 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\decoder\decoder.vhd
@W: CD643 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":4:23:4:23|Ignoring use clause - fifo_types not found ...
@E: CD255 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":51:49:51:49|No identifier "t_fifo_in" in scope
@E: CD255 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":52:50:52:50|No identifier "t_fifo_out" in scope
@E: CD590 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":96:26:96:34|Instantiated entity fifo has not been analyzed.
@E: CD415 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":107:30:107:30|Expecting keyword is
@E: CD632 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":119:30:119:30|duplicate entity name work
@E: CD632 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":135:28:135:28|duplicate entity name work
9 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd
@E: CD255 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":33:2:33:2|No identifier "t_hw_cmds" in scope
@E: CD200 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":63:14:63:22|Misspelled variable, signal or procedure name?
@E: CD200 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":63:14:63:22|Too many errors - aborting.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Sep 05 03:18:22 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Sep 05 03:18:22 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "go_cpu_syn.prj" -log "go_cpu_Implmnt/go_cpu.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of go_cpu_Implmnt/go_cpu.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CK4VJF2

# Thu Sep 05 03:23:56 2024

#Implementation: go_cpu_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":10:7:10:13|Top entity is set to cpu_top.
Options changed - recompiling
@E: CD126 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd":18:2:18:2|Expecting identifier
@E: CD420 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd":19:11:19:11|Expecting package name
@E: CD126 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd":24:2:24:2|Expecting identifier
3 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd
3 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter_types.vhd
3 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_module.vhd
3 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor_types.vhd
3 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\seven_seg_disp\gen_7_seg_disp.vhd
3 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\uart_usb\gen_uart_tx.vhd
3 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\uart_usb\gen_uart_recv.vhd
3 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd
3 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\decoder\decoder.vhd
@W: CD643 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":4:23:4:23|Ignoring use clause - fifo_types not found ...
@E: CD255 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":51:49:51:49|No identifier "t_fifo_in" in scope
@E: CD255 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":52:50:52:50|No identifier "t_fifo_out" in scope
@E: CD590 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":96:26:96:34|Instantiated entity fifo has not been analyzed.
@E: CD415 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":107:30:107:30|Expecting keyword is
@E: CD632 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":119:30:119:30|duplicate entity name work
@E: CD632 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":135:28:135:28|duplicate entity name work
9 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd
@E: CD255 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":33:2:33:2|No identifier "t_hw_cmds" in scope
@E: CD200 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":63:14:63:22|Misspelled variable, signal or procedure name?
@E: CD200 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":63:14:63:22|Too many errors - aborting.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Sep 05 03:23:56 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Sep 05 03:23:56 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "go_cpu_syn.prj" -log "go_cpu_Implmnt/go_cpu.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of go_cpu_Implmnt/go_cpu.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CK4VJF2

# Thu Sep 05 03:24:06 2024

#Implementation: go_cpu_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":10:7:10:13|Top entity is set to cpu_top.
Options changed - recompiling
@E: CD159 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd":44:4:44:19|Expecting subprogram name read_hw_cmd
1 error parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd
1 error parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter_types.vhd
1 error parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_module.vhd
1 error parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor_types.vhd
1 error parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\seven_seg_disp\gen_7_seg_disp.vhd
1 error parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\uart_usb\gen_uart_tx.vhd
1 error parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\uart_usb\gen_uart_recv.vhd
1 error parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd
1 error parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\decoder\decoder.vhd
@W: CD643 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":4:23:4:23|Ignoring use clause - fifo_types not found ...
@E: CD255 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":51:49:51:49|No identifier "t_fifo_in" in scope
@E: CD255 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":52:50:52:50|No identifier "t_fifo_out" in scope
@E: CD590 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":96:26:96:34|Instantiated entity fifo has not been analyzed.
@E: CD415 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":107:30:107:30|Expecting keyword is
@E: CD632 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":119:30:119:30|duplicate entity name work
@E: CD632 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":135:28:135:28|duplicate entity name work
7 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd
@E: CD255 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":33:2:33:2|No identifier "t_hw_cmds" in scope
@E: CD200 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":63:14:63:22|Misspelled variable, signal or procedure name?
@E: CD415 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":127:20:127:20|Expecting keyword of
10 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd
10 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd
10 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Sep 05 03:24:06 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Sep 05 03:24:06 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "go_cpu_syn.prj" -log "go_cpu_Implmnt/go_cpu.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of go_cpu_Implmnt/go_cpu.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CK4VJF2

# Thu Sep 05 03:24:40 2024

#Implementation: go_cpu_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":10:7:10:13|Top entity is set to cpu_top.
Options changed - recompiling
@W: CD643 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":4:23:4:23|Ignoring use clause - fifo_types not found ...
@E: CD255 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":51:49:51:49|No identifier "t_fifo_in" in scope
@E: CD255 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":52:50:52:50|No identifier "t_fifo_out" in scope
@E: CD590 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":96:26:96:34|Instantiated entity fifo has not been analyzed.
@E: CD415 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":107:30:107:30|Expecting keyword is
@E: CD632 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":119:30:119:30|duplicate entity name work
@E: CD632 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":135:28:135:28|duplicate entity name work
6 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd
@E: CD255 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":33:2:33:2|No identifier "t_hw_cmds" in scope
@E: CD200 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":63:14:63:22|Misspelled variable, signal or procedure name?
@E: CD415 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":127:20:127:20|Expecting keyword of
9 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd
9 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd
9 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Sep 05 03:24:40 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Sep 05 03:24:40 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "go_cpu_syn.prj" -log "go_cpu_Implmnt/go_cpu.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of go_cpu_Implmnt/go_cpu.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CK4VJF2

# Thu Sep 05 03:25:55 2024

#Implementation: go_cpu_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":10:7:10:13|Top entity is set to cpu_top.
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\alu_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\decoder\decoder_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\filo\filo_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_module.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\seven_seg_disp\gen_7_seg_disp.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\uart_usb\gen_uart_tx.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\uart_usb\gen_uart_recv.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\decoder\decoder.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\filo\filo.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd changed - recompiling
@E: CD255 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":33:2:33:2|No identifier "t_hw_cmds" in scope
@E: CD200 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":63:14:63:22|Misspelled variable, signal or procedure name?
@E: CD415 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":127:20:127:20|Expecting keyword of
3 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd
3 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd
@E: CD178 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":77:20:77:29|Can't find formal i_reg_select
@E: CD415 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":101:22:101:22|Expecting keyword is
@E: CD632 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":112:30:112:30|duplicate entity name work
@E: CD632 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":123:26:123:26|duplicate entity name work
@E: CD415 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":134:20:134:20|Expecting keyword of
8 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Sep 05 03:25:55 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Sep 05 03:25:55 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "go_cpu_syn.prj" -log "go_cpu_Implmnt/go_cpu.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of go_cpu_Implmnt/go_cpu.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CK4VJF2

# Thu Sep 05 03:26:39 2024

#Implementation: go_cpu_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":10:7:10:13|Top entity is set to cpu_top.
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\alu_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\decoder\decoder_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\filo\filo_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_module.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\seven_seg_disp\gen_7_seg_disp.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\uart_usb\gen_uart_tx.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\uart_usb\gen_uart_recv.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\decoder\decoder.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\filo\filo.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd changed - recompiling
@E: CD214 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":125:2:125:10|Not a concurrent statement
@E: CD415 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":127:20:127:20|Expecting keyword of
2 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd
2 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd
@E: CD178 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":77:20:77:29|Can't find formal i_reg_select
@E: CD415 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":101:22:101:22|Expecting keyword is
@E: CD632 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":112:30:112:30|duplicate entity name work
@E: CD632 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":123:26:123:26|duplicate entity name work
@E: CD415 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":134:20:134:20|Expecting keyword of
7 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Sep 05 03:26:39 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Sep 05 03:26:39 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "go_cpu_syn.prj" -log "go_cpu_Implmnt/go_cpu.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of go_cpu_Implmnt/go_cpu.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CK4VJF2

# Thu Sep 05 03:27:22 2024

#Implementation: go_cpu_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":10:7:10:13|Top entity is set to cpu_top.
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\alu_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\decoder\decoder_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\filo\filo_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_module.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\seven_seg_disp\gen_7_seg_disp.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\uart_usb\gen_uart_tx.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\uart_usb\gen_uart_recv.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\decoder\decoder.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\filo\filo.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd changed - recompiling
@E: CD242 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":124:11:124:14|Expecting ;
@E: CD204 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":124:11:124:14|Expecting sequential statement
@E: CD415 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":128:20:128:20|Expecting keyword of
3 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd
3 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd
@E: CD178 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":77:20:77:29|Can't find formal i_reg_select
@E: CD415 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":101:22:101:22|Expecting keyword is
@E: CD632 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":112:30:112:30|duplicate entity name work
@E: CD632 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":123:26:123:26|duplicate entity name work
@E: CD415 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":134:20:134:20|Expecting keyword of
8 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Sep 05 03:27:22 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Sep 05 03:27:22 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "go_cpu_syn.prj" -log "go_cpu_Implmnt/go_cpu.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of go_cpu_Implmnt/go_cpu.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CK4VJF2

# Thu Sep 05 03:32:30 2024

#Implementation: go_cpu_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":10:7:10:13|Top entity is set to cpu_top.
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\alu_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\decoder\decoder_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\filo\filo_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_module.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\seven_seg_disp\gen_7_seg_disp.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\uart_usb\gen_uart_tx.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\uart_usb\gen_uart_recv.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\decoder\decoder.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\filo\filo.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd changed - recompiling
@E: CD242 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":124:11:124:14|Expecting ;
@E: CD204 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":124:11:124:14|Expecting sequential statement
@E: CD415 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":128:20:128:20|Expecting keyword of
3 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd
3 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd
@E: CD178 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":77:20:77:29|Can't find formal i_reg_select
@E: CD415 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":101:22:101:22|Expecting keyword is
@E: CD632 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":112:30:112:30|duplicate entity name work
@E: CD632 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":123:26:123:26|duplicate entity name work
@E: CD415 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":134:20:134:20|Expecting keyword of
8 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Sep 05 03:32:30 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Sep 05 03:32:30 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "go_cpu_syn.prj" -log "go_cpu_Implmnt/go_cpu.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of go_cpu_Implmnt/go_cpu.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CK4VJF2

# Thu Sep 05 03:32:37 2024

#Implementation: go_cpu_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":10:7:10:13|Top entity is set to cpu_top.
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\alu_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\decoder\decoder_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\filo\filo_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_module.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\seven_seg_disp\gen_7_seg_disp.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\uart_usb\gen_uart_tx.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\uart_usb\gen_uart_recv.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\decoder\decoder.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\filo\filo.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd changed - recompiling
@E: CD242 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":124:11:124:14|Expecting ;
@E: CD204 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":124:11:124:14|Expecting sequential statement
@E: CD415 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":128:20:128:20|Expecting keyword of
3 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd
3 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd
@E: CD178 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":77:20:77:29|Can't find formal i_reg_select
@E: CD415 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":101:22:101:22|Expecting keyword is
@E: CD632 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":112:30:112:30|duplicate entity name work
@E: CD632 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":123:26:123:26|duplicate entity name work
@E: CD415 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":134:20:134:20|Expecting keyword of
8 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Sep 05 03:32:37 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Sep 05 03:32:37 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "go_cpu_syn.prj" -log "go_cpu_Implmnt/go_cpu.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of go_cpu_Implmnt/go_cpu.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CK4VJF2

# Thu Sep 05 03:32:56 2024

#Implementation: go_cpu_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":10:7:10:13|Top entity is set to cpu_top.
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\alu_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\decoder\decoder_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\filo\filo_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_module.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\seven_seg_disp\gen_7_seg_disp.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\uart_usb\gen_uart_tx.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\uart_usb\gen_uart_recv.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\decoder\decoder.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\filo\filo.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd changed - recompiling
@E: CD178 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":77:20:77:29|Can't find formal i_reg_select
@E: CD415 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":101:22:101:22|Expecting keyword is
@E: CD632 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":112:30:112:30|duplicate entity name work
@E: CD632 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":123:26:123:26|duplicate entity name work
@E: CD415 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":134:20:134:20|Expecting keyword of
5 errors parsing file C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Sep 05 03:32:57 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Sep 05 03:32:57 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "go_cpu_syn.prj" -log "go_cpu_Implmnt/go_cpu.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of go_cpu_Implmnt/go_cpu.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CK4VJF2

# Thu Sep 05 03:34:42 2024

#Implementation: go_cpu_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":10:7:10:13|Top entity is set to cpu_top.
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\alu_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\decoder\decoder_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\filo\filo_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_module.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\seven_seg_disp\gen_7_seg_disp.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\uart_usb\gen_uart_tx.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\uart_usb\gen_uart_recv.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\decoder\decoder.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\filo\filo.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd changed - recompiling
VHDL syntax check successful!
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\alu_types.vhd":8:17:8:18|Using onehot encoding for type t_alu_cmd. For example, enumeration alu_nop is mapped to "1000000".
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd":8:15:8:16|Using onehot encoding for type hw_cmds. For example, enumeration noop is mapped to "100000".
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter_types.vhd":13:16:13:17|Using onehot encoding for type cpu_cmds. For example, enumeration noop is mapped to "100000000000".
@N: CD233 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor_types.vhd":8:17:8:18|Using sequential encoding for type t_ra_cmds.
@N: CD630 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":10:7:10:13|Synthesizing work.cpu_top.rtl.
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\alu_types.vhd":8:17:8:18|Using onehot encoding for type t_alu_cmd. For example, enumeration alu_nop is mapped to "1000000".
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd":8:15:8:16|Using onehot encoding for type hw_cmds. For example, enumeration noop is mapped to "100000".
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter_types.vhd":13:16:13:17|Using onehot encoding for type cpu_cmds. For example, enumeration noop is mapped to "100000000000".
@N: CD233 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor_types.vhd":8:17:8:18|Using sequential encoding for type t_ra_cmds.
@W: CD326 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":99:18:99:33|Port o_hw_cmds of entity work.interpreter is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":45:9:45:15|Signal hw_port.reg_sel is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":45:9:45:15|Signal hw_port.cmd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":49:9:49:23|Signal r_ram_instr_out is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_module.vhd":9:7:9:16|Synthesizing work.ram_module.rtl.
Post processing for work.ram_module.rtl
@N: CL134 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_module.vhd":40:9:40:16|Found RAM r_memory, depth=256, width=16
@N: CL134 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_module.vhd":40:9:40:16|Found RAM r_memory, depth=256, width=16
@N: CD630 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":8:7:8:18|Synthesizing work.ram_accessor.rtl.
@N: CD233 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor_types.vhd":8:17:8:18|Using sequential encoding for type t_ra_cmds.
Post processing for work.ram_accessor.rtl
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(15); possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":14:7:14:17|Synthesizing work.interpreter.rtl.
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter_types.vhd":13:16:13:17|Using onehot encoding for type cpu_cmds. For example, enumeration noop is mapped to "100000000000".
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\alu_types.vhd":8:17:8:18|Using onehot encoding for type t_alu_cmd. For example, enumeration alu_nop is mapped to "1000000".
@N: CD233 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor_types.vhd":8:17:8:18|Using sequential encoding for type t_ra_cmds.
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd":8:15:8:16|Using onehot encoding for type hw_cmds. For example, enumeration noop is mapped to "100000".
@N: CD233 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter_types.vhd":63:19:63:20|Using sequential encoding for type t_sm_interp.
@E: CD395 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd":28:11:28:13|Constant width 1 does not match context width 4
@E: CD395 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd":30:11:30:13|Constant width 1 does not match context width 4
@E: CD395 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd":32:11:32:13|Constant width 1 does not match context width 4
@E: CD867 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd":32:11:32:13|Expecting an expression of type std_logic_vector
Expression: "2"
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Sep 05 03:34:43 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Sep 05 03:34:43 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "go_cpu_syn.prj" -log "go_cpu_Implmnt/go_cpu.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of go_cpu_Implmnt/go_cpu.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CK4VJF2

# Thu Sep 05 03:36:35 2024

#Implementation: go_cpu_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":10:7:10:13|Top entity is set to cpu_top.
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\alu_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\decoder\decoder_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\filo\filo_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_module.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\seven_seg_disp\gen_7_seg_disp.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\uart_usb\gen_uart_tx.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\uart_usb\gen_uart_recv.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\decoder\decoder.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\filo\filo.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd changed - recompiling
VHDL syntax check successful!
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\alu_types.vhd":8:17:8:18|Using onehot encoding for type t_alu_cmd. For example, enumeration alu_nop is mapped to "1000000".
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd":8:15:8:16|Using onehot encoding for type hw_cmds. For example, enumeration noop is mapped to "100000".
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter_types.vhd":13:16:13:17|Using onehot encoding for type cpu_cmds. For example, enumeration noop is mapped to "100000000000".
@N: CD233 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor_types.vhd":8:17:8:18|Using sequential encoding for type t_ra_cmds.
@N: CD630 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":10:7:10:13|Synthesizing work.cpu_top.rtl.
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\alu_types.vhd":8:17:8:18|Using onehot encoding for type t_alu_cmd. For example, enumeration alu_nop is mapped to "1000000".
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd":8:15:8:16|Using onehot encoding for type hw_cmds. For example, enumeration noop is mapped to "100000".
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter_types.vhd":13:16:13:17|Using onehot encoding for type cpu_cmds. For example, enumeration noop is mapped to "100000000000".
@N: CD233 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor_types.vhd":8:17:8:18|Using sequential encoding for type t_ra_cmds.
@W: CD326 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":99:18:99:33|Port o_hw_cmds of entity work.interpreter is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":45:9:45:15|Signal hw_port.reg_sel is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":45:9:45:15|Signal hw_port.cmd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":49:9:49:23|Signal r_ram_instr_out is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_module.vhd":9:7:9:16|Synthesizing work.ram_module.rtl.
Post processing for work.ram_module.rtl
@N: CL134 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_module.vhd":40:9:40:16|Found RAM r_memory, depth=256, width=16
@N: CL134 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_module.vhd":40:9:40:16|Found RAM r_memory, depth=256, width=16
@N: CD630 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":8:7:8:18|Synthesizing work.ram_accessor.rtl.
@N: CD233 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor_types.vhd":8:17:8:18|Using sequential encoding for type t_ra_cmds.
Post processing for work.ram_accessor.rtl
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(15); possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":14:7:14:17|Synthesizing work.interpreter.rtl.
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter_types.vhd":13:16:13:17|Using onehot encoding for type cpu_cmds. For example, enumeration noop is mapped to "100000000000".
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\alu_types.vhd":8:17:8:18|Using onehot encoding for type t_alu_cmd. For example, enumeration alu_nop is mapped to "1000000".
@N: CD233 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor_types.vhd":8:17:8:18|Using sequential encoding for type t_ra_cmds.
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd":8:15:8:16|Using onehot encoding for type hw_cmds. For example, enumeration noop is mapped to "100000".
@N: CD233 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter_types.vhd":63:19:63:20|Using sequential encoding for type t_sm_interp.
@E: CD395 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd":32:11:32:13|Constant width 1 does not match context width 4
@E: CD867 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd":32:11:32:13|Expecting an expression of type std_logic_vector
Expression: "2"
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Sep 05 03:36:35 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Sep 05 03:36:35 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "go_cpu_syn.prj" -log "go_cpu_Implmnt/go_cpu.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of go_cpu_Implmnt/go_cpu.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CK4VJF2

# Thu Sep 05 03:37:10 2024

#Implementation: go_cpu_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":10:7:10:13|Top entity is set to cpu_top.
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\alu_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\decoder\decoder_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\filo\filo_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_module.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\seven_seg_disp\gen_7_seg_disp.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\uart_usb\gen_uart_tx.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\uart_usb\gen_uart_recv.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\decoder\decoder.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\filo\filo.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd changed - recompiling
VHDL syntax check successful!
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\alu_types.vhd":8:17:8:18|Using onehot encoding for type t_alu_cmd. For example, enumeration alu_nop is mapped to "1000000".
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd":8:15:8:16|Using onehot encoding for type hw_cmds. For example, enumeration noop is mapped to "100000".
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter_types.vhd":13:16:13:17|Using onehot encoding for type cpu_cmds. For example, enumeration noop is mapped to "100000000000".
@N: CD233 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor_types.vhd":8:17:8:18|Using sequential encoding for type t_ra_cmds.
@N: CD630 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":10:7:10:13|Synthesizing work.cpu_top.rtl.
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\alu_types.vhd":8:17:8:18|Using onehot encoding for type t_alu_cmd. For example, enumeration alu_nop is mapped to "1000000".
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd":8:15:8:16|Using onehot encoding for type hw_cmds. For example, enumeration noop is mapped to "100000".
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter_types.vhd":13:16:13:17|Using onehot encoding for type cpu_cmds. For example, enumeration noop is mapped to "100000000000".
@N: CD233 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor_types.vhd":8:17:8:18|Using sequential encoding for type t_ra_cmds.
@W: CD326 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":99:18:99:33|Port o_hw_cmds of entity work.interpreter is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":45:9:45:15|Signal hw_port.reg_sel is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":45:9:45:15|Signal hw_port.cmd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":49:9:49:23|Signal r_ram_instr_out is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_module.vhd":9:7:9:16|Synthesizing work.ram_module.rtl.
Post processing for work.ram_module.rtl
@N: CL134 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_module.vhd":40:9:40:16|Found RAM r_memory, depth=256, width=16
@N: CL134 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_module.vhd":40:9:40:16|Found RAM r_memory, depth=256, width=16
@N: CD630 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":8:7:8:18|Synthesizing work.ram_accessor.rtl.
@N: CD233 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor_types.vhd":8:17:8:18|Using sequential encoding for type t_ra_cmds.
Post processing for work.ram_accessor.rtl
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(15); possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":14:7:14:17|Synthesizing work.interpreter.rtl.
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter_types.vhd":13:16:13:17|Using onehot encoding for type cpu_cmds. For example, enumeration noop is mapped to "100000000000".
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\alu_types.vhd":8:17:8:18|Using onehot encoding for type t_alu_cmd. For example, enumeration alu_nop is mapped to "1000000".
@N: CD233 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor_types.vhd":8:17:8:18|Using sequential encoding for type t_ra_cmds.
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd":8:15:8:16|Using onehot encoding for type hw_cmds. For example, enumeration noop is mapped to "100000".
@N: CD233 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter_types.vhd":63:19:63:20|Using sequential encoding for type t_sm_interp.
Post processing for work.interpreter.rtl
@N: CD630 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":9:7:9:16|Synthesizing work.hw_manager.rtl.
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd":8:15:8:16|Using onehot encoding for type hw_cmds. For example, enumeration noop is mapped to "100000".
@E: CD403 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":193:24:193:32|reset is not a member of type t_hw_port
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Sep 05 03:37:10 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Sep 05 03:37:10 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "go_cpu_syn.prj" -log "go_cpu_Implmnt/go_cpu.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of go_cpu_Implmnt/go_cpu.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CK4VJF2

# Thu Sep 05 03:37:49 2024

#Implementation: go_cpu_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":10:7:10:13|Top entity is set to cpu_top.
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\alu_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\decoder\decoder_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\filo\filo_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_module.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor_types.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\seven_seg_disp\gen_7_seg_disp.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\uart_usb\gen_uart_tx.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\uart_usb\gen_uart_recv.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\decoder\decoder.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\filo\filo.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd changed - recompiling
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd changed - recompiling
VHDL syntax check successful!
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\alu_types.vhd":8:17:8:18|Using onehot encoding for type t_alu_cmd. For example, enumeration alu_nop is mapped to "1000000".
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd":8:15:8:16|Using onehot encoding for type hw_cmds. For example, enumeration noop is mapped to "100000".
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter_types.vhd":13:16:13:17|Using onehot encoding for type cpu_cmds. For example, enumeration noop is mapped to "100000000000".
@N: CD233 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor_types.vhd":8:17:8:18|Using sequential encoding for type t_ra_cmds.
@N: CD630 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":10:7:10:13|Synthesizing work.cpu_top.rtl.
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\alu_types.vhd":8:17:8:18|Using onehot encoding for type t_alu_cmd. For example, enumeration alu_nop is mapped to "1000000".
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd":8:15:8:16|Using onehot encoding for type hw_cmds. For example, enumeration noop is mapped to "100000".
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter_types.vhd":13:16:13:17|Using onehot encoding for type cpu_cmds. For example, enumeration noop is mapped to "100000000000".
@N: CD233 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor_types.vhd":8:17:8:18|Using sequential encoding for type t_ra_cmds.
@W: CD326 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":99:18:99:33|Port o_hw_cmds of entity work.interpreter is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":45:9:45:15|Signal hw_port.reg_sel is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":45:9:45:15|Signal hw_port.cmd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":49:9:49:23|Signal r_ram_instr_out is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_module.vhd":9:7:9:16|Synthesizing work.ram_module.rtl.
Post processing for work.ram_module.rtl
@N: CL134 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_module.vhd":40:9:40:16|Found RAM r_memory, depth=256, width=16
@N: CL134 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_module.vhd":40:9:40:16|Found RAM r_memory, depth=256, width=16
@N: CD630 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":8:7:8:18|Synthesizing work.ram_accessor.rtl.
@N: CD233 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor_types.vhd":8:17:8:18|Using sequential encoding for type t_ra_cmds.
Post processing for work.ram_accessor.rtl
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_0_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_1_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_2_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_3_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_4_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_5_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_6_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_7_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_8_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_9_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_10_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_11_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_12_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_13_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_14_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":41:24:41:62|Pruning unused register io_cpu_regs_15_cl_2(0). Make sure that there are no unused intermediate registers.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_15_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_15(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_14(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_13(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_12(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_11(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_10(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_9(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_8(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_7(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_6(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_5(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_4(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_3(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_2(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_1(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":42:14:42:21|Latch generated from process for signal io_cpu_regs_0(15); possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":14:7:14:17|Synthesizing work.interpreter.rtl.
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter_types.vhd":13:16:13:17|Using onehot encoding for type cpu_cmds. For example, enumeration noop is mapped to "100000000000".
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\alu_types.vhd":8:17:8:18|Using onehot encoding for type t_alu_cmd. For example, enumeration alu_nop is mapped to "1000000".
@N: CD233 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor_types.vhd":8:17:8:18|Using sequential encoding for type t_ra_cmds.
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd":8:15:8:16|Using onehot encoding for type hw_cmds. For example, enumeration noop is mapped to "100000".
@N: CD233 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter_types.vhd":63:19:63:20|Using sequential encoding for type t_sm_interp.
Post processing for work.interpreter.rtl
@N: CD630 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":9:7:9:16|Synthesizing work.hw_manager.rtl.
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager_types.vhd":8:15:8:16|Using onehot encoding for type hw_cmds. For example, enumeration noop is mapped to "100000".
@N: CD630 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\uart_usb\gen_uart_tx.vhd":10:7:10:13|Synthesizing work.uart_tx.rtl.
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\uart_usb\gen_uart_tx.vhd":40:13:40:14|Using onehot encoding for type sm_tx. For example, enumeration idle is mapped to "10000".
Post processing for work.uart_tx.rtl
@N: CD630 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\uart_usb\gen_uart_recv.vhd":10:7:10:16|Synthesizing work.uart_recvr.rtl.
@N: CD233 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\uart_usb\gen_uart_recv.vhd":44:13:44:14|Using sequential encoding for type rx_sm.
Post processing for work.uart_recvr.rtl
@N: CD630 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\fifo\fifo.vhd":6:7:6:10|Synthesizing work.fifo.rtl.
Post processing for work.fifo.rtl
@N: CL134 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\fifo\fifo.vhd":20:9:20:16|Found RAM r_memory, depth=4, width=8
@A: CL282 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\fifo\fifo.vhd":28:4:28:5|Feedback mux created for signal o_fifo_out.data[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\seven_seg_disp\gen_7_seg_disp.vhd":12:7:12:18|Synthesizing work.sev_seg_disp.rtl.
Post processing for work.sev_seg_disp.rtl
Post processing for work.hw_manager.rtl
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Pruning unused register w_rx_fifo_in.deq_3. Make sure that there are no unused intermediate registers.
@W: CL168 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":95:26:95:34|Removing instance uart_rx_buffer because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_0(8) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_0(9) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_0(10) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_0(11) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_0(12) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_0(13) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_0(14) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_0(15) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_1(8) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_1(9) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_1(10) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_1(11) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_1(12) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_1(13) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_1(14) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_1(15) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_2(8) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_2(9) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_2(10) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_2(11) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_2(12) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_2(13) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_2(14) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_2(15) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_3(8) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_3(9) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_3(10) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_3(11) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_3(12) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_3(13) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_3(14) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_3(15) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_4(8) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_4(9) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_4(10) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_4(11) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_4(12) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_4(13) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_4(14) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_4(15) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_5(8) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_5(9) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_5(10) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_5(11) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_5(12) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_5(13) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_5(14) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_5(15) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_6(8) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_6(9) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_6(10) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_6(11) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_6(12) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_6(13) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_6(14) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_6(15) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_7(8) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_7(9) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_7(10) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_7(11) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_7(12) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_7(13) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_7(14) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_7(15) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_8(8) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_8(9) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_8(10) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_8(11) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_8(12) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_8(13) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_8(14) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_8(15) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_9(8) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_9(9) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_9(10) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_9(11) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_9(12) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_9(13) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_9(14) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_9(15) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_10(8) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_10(9) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_10(10) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_10(11) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_10(12) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_10(13) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_10(14) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_10(15) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_11(8) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_11(9) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_11(10) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_11(11) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_11(12) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_11(13) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_11(14) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_11(15) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_12(8) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_12(9) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_12(10) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_12(11) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_12(12) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_12(13) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_12(14) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_12(15) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_13(8) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_13(9) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_13(10) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_13(11) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_13(12) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_13(13) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_13(14) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_13(15) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_14(8) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_14(9) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_14(10) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_14(11) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_14(12) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_14(13) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_14(14) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_14(15) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_15(8) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_15(9) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_15(10) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_15(11) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_15(12) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_15(13) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_15(14) is always 0.
@N: CL189 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Register bit io_cpu_regs_15(15) is always 0.
@W: CL279 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Pruning register bits 15 to 8 of io_cpu_regs_0(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Pruning register bits 15 to 8 of io_cpu_regs_1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Pruning register bits 15 to 8 of io_cpu_regs_2(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Pruning register bits 15 to 8 of io_cpu_regs_3(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Pruning register bits 15 to 8 of io_cpu_regs_4(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Pruning register bits 15 to 8 of io_cpu_regs_5(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Pruning register bits 15 to 8 of io_cpu_regs_6(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Pruning register bits 15 to 8 of io_cpu_regs_7(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Pruning register bits 15 to 8 of io_cpu_regs_8(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Pruning register bits 15 to 8 of io_cpu_regs_9(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Pruning register bits 15 to 8 of io_cpu_regs_10(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Pruning register bits 15 to 8 of io_cpu_regs_11(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Pruning register bits 15 to 8 of io_cpu_regs_12(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Pruning register bits 15 to 8 of io_cpu_regs_13(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Pruning register bits 15 to 8 of io_cpu_regs_14(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Pruning register bits 15 to 8 of io_cpu_regs_15(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\decoder\decoder.vhd":8:7:8:13|Synthesizing work.decoder.rtl.
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter_types.vhd":13:16:13:17|Using onehot encoding for type cpu_cmds. For example, enumeration noop is mapped to "100000000000".
Post processing for work.decoder.rtl
@N: CD630 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":9:7:9:28|Synthesizing work.algorithmic_logic_unit.rtl.
@N: CD231 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\alu_types.vhd":8:17:8:18|Using onehot encoding for type t_alu_cmd. For example, enumeration alu_nop is mapped to "1000000".
@W: CD274 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":49:4:49:7|Incomplete case statement - add more cases or a when others
@W: CG296 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":47:20:47:26|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":91:29:91:34|Referenced variable w_arg3 is not in sensitivity list.
@W: CG290 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":51:63:51:68|Referenced variable w_arg2 is not in sensitivity list.
@W: CG290 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":51:54:51:59|Referenced variable w_arg1 is not in sensitivity list.
Post processing for work.algorithmic_logic_unit.rtl
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_0_cl_3(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_0_cl_3(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_0_cl_3(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_0_cl_3(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_0_cl_3(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_0_cl_3(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_0_cl_3(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_0_cl_3(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_0_cl_3(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_0_cl_3(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_0_cl_3(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_0_cl_3(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_0_cl_3(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_0_cl_3(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_0_cl_3(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_0_cl_3(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_1_cl_3(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_1_cl_3(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_1_cl_3(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_1_cl_3(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_1_cl_3(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_1_cl_3(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_1_cl_3(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_1_cl_3(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_1_cl_3(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_1_cl_3(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_1_cl_3(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_1_cl_3(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_1_cl_3(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_1_cl_3(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_1_cl_3(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_1_cl_3(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_2_cl_3(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_2_cl_3(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_2_cl_3(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_2_cl_3(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_2_cl_3(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_2_cl_3(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_2_cl_3(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_2_cl_3(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_2_cl_3(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_2_cl_3(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_2_cl_3(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_2_cl_3(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_2_cl_3(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_2_cl_3(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_2_cl_3(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_2_cl_3(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_3_cl_3(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_3_cl_3(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_3_cl_3(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_3_cl_3(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_3_cl_3(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_3_cl_3(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_3_cl_3(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_3_cl_3(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_3_cl_3(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_3_cl_3(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_3_cl_3(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_3_cl_3(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_3_cl_3(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_3_cl_3(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_3_cl_3(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_3_cl_3(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_4_cl_3(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_4_cl_3(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_4_cl_3(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_4_cl_3(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_4_cl_3(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_4_cl_3(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_4_cl_3(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_4_cl_3(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_4_cl_3(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_4_cl_3(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_4_cl_3(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_4_cl_3(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_4_cl_3(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_4_cl_3(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_4_cl_3(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_4_cl_3(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_5_cl_3(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_5_cl_3(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_5_cl_3(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_5_cl_3(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_5_cl_3(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_5_cl_3(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_5_cl_3(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_5_cl_3(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_5_cl_3(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_5_cl_3(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_5_cl_3(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_5_cl_3(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_5_cl_3(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_5_cl_3(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_5_cl_3(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_5_cl_3(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_6_cl_3(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_6_cl_3(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_6_cl_3(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_6_cl_3(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_6_cl_3(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_6_cl_3(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_6_cl_3(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_6_cl_3(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_6_cl_3(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_6_cl_3(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_6_cl_3(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_6_cl_3(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_6_cl_3(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_6_cl_3(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_6_cl_3(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_6_cl_3(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_7_cl_3(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_7_cl_3(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_7_cl_3(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_7_cl_3(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_7_cl_3(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_7_cl_3(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_7_cl_3(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_7_cl_3(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_7_cl_3(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_7_cl_3(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_7_cl_3(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_7_cl_3(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_7_cl_3(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_7_cl_3(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_7_cl_3(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_7_cl_3(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_8_cl_3(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_8_cl_3(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_8_cl_3(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_8_cl_3(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_8_cl_3(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_8_cl_3(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_8_cl_3(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_8_cl_3(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_8_cl_3(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_8_cl_3(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_8_cl_3(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_8_cl_3(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_8_cl_3(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_8_cl_3(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_8_cl_3(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_8_cl_3(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_9_cl_3(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_9_cl_3(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_9_cl_3(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_9_cl_3(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_9_cl_3(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_9_cl_3(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_9_cl_3(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_9_cl_3(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_9_cl_3(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_9_cl_3(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_9_cl_3(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_9_cl_3(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_9_cl_3(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_9_cl_3(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_9_cl_3(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_9_cl_3(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_10_cl_3(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_10_cl_3(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_10_cl_3(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_10_cl_3(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_10_cl_3(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_10_cl_3(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_10_cl_3(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_10_cl_3(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_10_cl_3(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_10_cl_3(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_10_cl_3(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_10_cl_3(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_10_cl_3(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_10_cl_3(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_10_cl_3(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_10_cl_3(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_11_cl_3(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_11_cl_3(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_11_cl_3(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_11_cl_3(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_11_cl_3(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_11_cl_3(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_11_cl_3(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_11_cl_3(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_11_cl_3(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_11_cl_3(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_11_cl_3(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_11_cl_3(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_11_cl_3(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_11_cl_3(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_11_cl_3(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_11_cl_3(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_12_cl_3(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_12_cl_3(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_12_cl_3(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_12_cl_3(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_12_cl_3(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_12_cl_3(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_12_cl_3(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_12_cl_3(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_12_cl_3(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_12_cl_3(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_12_cl_3(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_12_cl_3(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_12_cl_3(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_12_cl_3(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_12_cl_3(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_12_cl_3(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_13_cl_3(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_13_cl_3(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_13_cl_3(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_13_cl_3(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_13_cl_3(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_13_cl_3(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_13_cl_3(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_13_cl_3(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_13_cl_3(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_13_cl_3(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_13_cl_3(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_13_cl_3(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_13_cl_3(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_13_cl_3(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_13_cl_3(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_13_cl_3(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_14_cl_11(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_14_cl_11(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_14_cl_11(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_14_cl_11(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_14_cl_11(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_14_cl_11(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_14_cl_11(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_14_cl_11(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_14_cl_11(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_14_cl_11(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_14_cl_11(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_14_cl_11(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_14_cl_11(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_14_cl_11(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_14_cl_11(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Pruning unused register io_cpu_regs_14_cl_11(0). Make sure that there are no unused intermediate registers.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":49:4:49:7|Latch generated from process for signal w_full_result(31 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_14(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_14(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_14(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_14(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_14(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_14(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_14(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_14(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_14(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_14(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_14(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_14(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_14(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_14(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_14(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_14_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_14_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_14(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_13(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_13(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_13(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_13(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_13(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_13(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_13(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_13(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_13(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_13(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_13(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_13(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_13(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_13(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_13(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_13_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_13_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_13(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_12(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_12(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_12(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_12(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_12(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_12(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_12(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_12(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_12(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_12(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_12(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_12(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_12(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_12(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_12(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_12_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_12_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_12(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_11(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_11(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_11(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_11(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_11(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_11(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_11(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_11(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_11(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_11(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_11(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_11(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_11(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_11(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_11(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_11_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_11_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_11(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_10(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_10(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_10(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_10(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_10(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_10(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_10(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_10(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_10(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_10(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_10(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_10(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_10(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_10(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_10(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_10_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_10_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_10(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_9(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_9(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_9(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_9(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_9(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_9(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_9(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_9(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_9(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_9(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_9(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_9(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_9(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_9(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_9(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_9_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_9_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_9(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_8(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_8(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_8(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_8(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_8(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_8(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_8(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_8(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_8(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_8(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_8(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_8(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_8(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_8(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_8(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_8_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_8_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_8(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_7(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_7(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_7(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_7(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_7(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_7(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_7(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_7(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_7(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_7(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_7(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_7(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_7(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_7(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_7(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_7_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_7_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_7(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_6(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_6(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_6(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_6(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_6(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_6(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_6(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_6(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_6(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_6(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_6(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_6(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_6(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_6(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_6(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_6_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_6_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_6(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_5(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_5(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_5(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_5(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_5(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_5(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_5(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_5(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_5(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_5(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_5(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_5(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_5(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_5(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_5(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_5_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_5_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_5(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_4(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_4(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_4(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_4(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_4(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_4(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_4(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_4(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_4(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_4(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_4(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_4(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_4(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_4(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_4(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_4_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_4_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_4(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_3(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_3(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_3(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_3(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_3(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_3(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_3(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_3(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_3(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_3(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_3(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_3(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_3(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_3(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_3(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_3_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_3_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_3(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_2(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_2(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_2(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_2(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_2(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_2(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_2(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_2(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_2(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_2(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_2(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_2(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_2(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_2(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_2(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_2_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_2_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_2(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_1(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_1(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_1(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_1(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_1(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_1(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_1(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_1(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_1(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_1(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_1(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_1(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_1(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_1(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_1(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_1_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_1_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_1(15); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_0(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_0(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_0(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_0(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_0(4); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_0(5); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_0(6); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_0(7); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_0(8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_0(9); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_0(10); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_0(11); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_0(12); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_0(13); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_0(14); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_0_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Sharing sequential element io_cpu_regs_0_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Latch generated from process for signal io_cpu_regs_0(15); possible missing assignment in an if or case statement.
Post processing for work.cpu_top.rtl
@W: CL252 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":45:9:45:15|Bit 0 of signal hw_port.reg_sel is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":45:9:45:15|Bit 1 of signal hw_port.reg_sel is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":45:9:45:15|Bit 2 of signal hw_port.reg_sel is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":45:9:45:15|Bit 3 of signal hw_port.reg_sel is floating -- simulation mismatch possible.
@W: CL245 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":71:18:71:32|Bit 6 of input i_hw_port of instance cpu_io is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":71:18:71:32|Bit 7 of input i_hw_port of instance cpu_io is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":71:18:71:32|Bit 8 of input i_hw_port of instance cpu_io is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":71:18:71:32|Bit 9 of input i_hw_port of instance cpu_io is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\decoder\decoder.vhd":16:4:16:14|Input port bits 4 to 1 of i_instr_chg(4 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\seven_seg_disp\gen_7_seg_disp.vhd":16:4:16:13|Input port bits 31 to 4 of i_disp_num(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\uart_usb\gen_uart_recv.vhd":58:4:58:5|Trying to extract state machine for register state.
@N: CL201 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\uart_usb\gen_uart_tx.vhd":54:4:54:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\uart_usb\gen_uart_tx.vhd":54:4:54:5|Initial value is not supported on state machine state
@N: CL134 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Found RAM io_cpu_regs, depth=16, width=8
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":154:4:154:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL247 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\hw_manager\hw_manager.vhd":17:4:17:12|Input port bit 0 of i_hw_port(9 downto 0) is unused 
@N: CL201 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":53:4:53:5|Trying to extract state machine for register state.
@W: CL257 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":53:4:53:5|Register bit 4 always 0, optimizing ...
@W: CL260 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":53:4:53:5|Pruning register bit 2 of o_alu_out.cmd(0 to 6). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\interpreter\interpreter.vhd":22:4:22:13|Input port bits 256 to 4095 of i_cpu_regs(0 to 4095) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_accessor.vhd":12:4:12:8|Input i_clk is unused.
@W: CL246 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_module.vhd":24:4:24:15|Input port bits 15 to 8 of i_instr_addr(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ram_accessor\ram_module.vhd":26:4:26:14|Input port bits 15 to 8 of i_data_addr(15 downto 0) are unused. Assign logic for all port bits or change the input port size.

At c_vhdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 98MB peak: 105MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime

Process completed successfully.
# Thu Sep 05 03:37:53 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":10:7:10:13|Selected library: work cell: cpu_top view rtl as top level
@N: NF107 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":10:7:10:13|Selected library: work cell: cpu_top view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 83MB peak: 88MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Sep 05 03:37:53 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime

Process completed successfully.
# Thu Sep 05 03:37:53 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\go_cpu\go_cpu_Implmnt\synwork\go_cpu_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":10:7:10:13|Selected library: work cell: cpu_top view rtl as top level
@N: NF107 :"C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\ed_cpu_top.vhd":10:7:10:13|Selected library: work cell: cpu_top view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 94MB peak: 95MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Sep 05 03:37:56 2024

###########################################################]
Pre-mapping Report

# Thu Sep 05 03:37:56 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\go_cpu\go_cpu_Implmnt\go_cpu_scck.rpt 
Printing clock  summary report in "C:\Users\ed\Documents\GoBoardProjects\prj_x_goCpu\go_cpu\go_cpu_Implmnt\go_cpu_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 145MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 145MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 145MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 145MB)

@A: BN323 :"c:\users\ed\documents\goboardprojects\prj_x_gocpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Bus conflict on tristate combine_numbers\.io_cpu_regs_15_4[14] (net io_cpu_regs[247] (in view: work.ram_accessor(rtl)))
@N: MO111 :"c:\users\ed\documents\goboardprojects\prj_x_gocpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":99:4:99:5|Tristate driver combine_numbers\.io_cpu_regs_16_3[0] (in view: work.algorithmic_logic_unit(rtl)) on net io_cpu_regs[271] (in view: work.algorithmic_logic_unit(rtl)) has its enable tied to GND.
@N: MO111 :"c:\users\ed\documents\goboardprojects\prj_x_gocpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":99:4:99:5|Tristate driver combine_numbers\.io_cpu_regs_16_3[1] (in view: work.algorithmic_logic_unit(rtl)) on net io_cpu_regs[270] (in view: work.algorithmic_logic_unit(rtl)) has its enable tied to GND.
@N: MO111 :"c:\users\ed\documents\goboardprojects\prj_x_gocpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":99:4:99:5|Tristate driver combine_numbers\.io_cpu_regs_16_3[2] (in view: work.algorithmic_logic_unit(rtl)) on net io_cpu_regs[269] (in view: work.algorithmic_logic_unit(rtl)) has its enable tied to GND.
@N: MO111 :"c:\users\ed\documents\goboardprojects\prj_x_gocpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":99:4:99:5|Tristate driver combine_numbers\.io_cpu_regs_16_3[3] (in view: work.algorithmic_logic_unit(rtl)) on net io_cpu_regs[268] (in view: work.algorithmic_logic_unit(rtl)) has its enable tied to GND.
@N: MO111 :"c:\users\ed\documents\goboardprojects\prj_x_gocpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":99:4:99:5|Tristate driver combine_numbers\.io_cpu_regs_16_3[4] (in view: work.algorithmic_logic_unit(rtl)) on net io_cpu_regs[267] (in view: work.algorithmic_logic_unit(rtl)) has its enable tied to GND.
@N: MO111 :"c:\users\ed\documents\goboardprojects\prj_x_gocpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":99:4:99:5|Tristate driver combine_numbers\.io_cpu_regs_16_3[5] (in view: work.algorithmic_logic_unit(rtl)) on net io_cpu_regs[266] (in view: work.algorithmic_logic_unit(rtl)) has its enable tied to GND.
@N: MO111 :"c:\users\ed\documents\goboardprojects\prj_x_gocpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":99:4:99:5|Tristate driver combine_numbers\.io_cpu_regs_16_3[6] (in view: work.algorithmic_logic_unit(rtl)) on net io_cpu_regs[265] (in view: work.algorithmic_logic_unit(rtl)) has its enable tied to GND.
@N: MO111 :"c:\users\ed\documents\goboardprojects\prj_x_gocpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":99:4:99:5|Tristate driver combine_numbers\.io_cpu_regs_16_3[7] (in view: work.algorithmic_logic_unit(rtl)) on net io_cpu_regs[264] (in view: work.algorithmic_logic_unit(rtl)) has its enable tied to GND.
@N: MO111 :"c:\users\ed\documents\goboardprojects\prj_x_gocpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":99:4:99:5|Tristate driver combine_numbers\.io_cpu_regs_16_3[8] (in view: work.algorithmic_logic_unit(rtl)) on net io_cpu_regs[263] (in view: work.algorithmic_logic_unit(rtl)) has its enable tied to GND.
@N: MO111 :"c:\users\ed\documents\goboardprojects\prj_x_gocpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":99:4:99:5|Tristate driver combine_numbers\.io_cpu_regs_16_3[9] (in view: work.algorithmic_logic_unit(rtl)) on net io_cpu_regs[262] (in view: work.algorithmic_logic_unit(rtl)) has its enable tied to GND.
@W: MO156 :"c:\users\ed\documents\goboardprojects\prj_x_gocpu\hw_manager\hw_manager.vhd":154:4:154:5|RAM io_cpu_regs_1[7:0] removed due to constant propagation. 
@N: BN362 :"c:\users\ed\documents\goboardprojects\prj_x_gocpu\fifo\fifo.vhd":28:4:28:5|Removing sequential instance r_head[1:0] (in view: work.fifo(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ed\documents\goboardprojects\prj_x_gocpu\uart_usb\gen_uart_recv.vhd":58:4:58:5|Removing sequential instance o_new (in view: work.uart_recvr(rtl)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ed\documents\goboardprojects\prj_x_gocpu\interpreter\interpreter.vhd":53:4:53:5|Removing sequential instance o_jmp_out\.jmp_reg[3:0] (in view: work.interpreter(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ed\documents\goboardprojects\prj_x_gocpu\interpreter\interpreter.vhd":53:4:53:5|Removing sequential instance o_hw_cmds\.reg_sel[3:0] (in view: work.interpreter(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist cpu_top

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 158MB peak: 159MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
System            140.4 MHz     7.120         system       system_clkgroup           561  
cpu_top|i_Clk     155.3 MHz     6.439         inferred     Autoconstr_clkgroup_0     341  
==========================================================================================

@W: MT531 :"c:\users\ed\documents\goboardprojects\prj_x_gocpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Found signal identified as System clock which controls 561 sequential elements including alu.io_cpu_regs_14[15].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\ed\documents\goboardprojects\prj_x_gocpu\decoder\decoder.vhd":40:4:40:5|Found inferred clock cpu_top|i_Clk which controls 341 sequential elements including decode.r_instruction_cntr[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

@A: BN321 :"c:\users\ed\documents\goboardprojects\prj_x_gocpu\ed_cpu_top.vhd":60:18:60:29|Found multiple drivers on net GND (in view: work.cpu_top(rtl)); if one driver is a constant (true or false), use Resolve Mixed Drivers option to connect the net to VCC or GND.
@E: Net GND (in view: work.cpu_top(rtl)) has conflicting drivers, the connections are
Connection 1: Direction is (Output ) pin:O[0] inst:false of PrimLib.false(prim)
Connection 2: Direction is (Output Input  Tristate) pin:io_cpu_regs[0] inst:ram_controller of work.ram_accessor(rtl)
Connection 3: Direction is (Output Input  Tristate) pin:io_cpu_regs[1] inst:ram_controller of work.ram_accessor(rtl)
Connection 4: Direction is (Output Input  Tristate) pin:io_cpu_regs[2] inst:ram_controller of work.ram_accessor(rtl)
Connection 5: Direction is (Output Input  Tristate) pin:io_cpu_regs[3] inst:ram_controller of work.ram_accessor(rtl)
Connection 6: Direction is (Output Input  Tristate) pin:io_cpu_regs[4] inst:ram_controller of work.ram_accessor(rtl)
Connection 7: Direction is (Output Input  Tristate) pin:io_cpu_regs[5] inst:ram_controller of work.ram_accessor(rtl)
Connection 8: Direction is (Output Input  Tristate) pin:io_cpu_regs[6] inst:ram_controller of work.ram_accessor(rtl)
Connection 9: Direction is (Output Input  Tristate) pin:io_cpu_regs[7] inst:ram_controller of work.ram_accessor(rtl)
Connection 10: Direction is (Output Input  Tristate) pin:io_cpu_regs[16] inst:ram_controller of work.ram_accessor(rtl)
Connection 11: Direction is (Output Input  Tristate) pin:io_cpu_regs[17] inst:ram_controller of work.ram_accessor(rtl)
Connection 12: Direction is (Output Input  Tristate) pin:io_cpu_regs[18] inst:ram_controller of work.ram_accessor(rtl)
Connection 13: Direction is (Output Input  Tristate) pin:io_cpu_regs[19] inst:ram_controller of work.ram_accessor(rtl)
Connection 14: Direction is (Output Input  Tristate) pin:io_cpu_regs[20] inst:ram_controller of work.ram_accessor(rtl)
Connection 15: Direction is (Output Input  Tristate) pin:io_cpu_regs[21] inst:ram_controller of work.ram_accessor(rtl)
Connection 16: Direction is (Output Input  Tristate) pin:io_cpu_regs[22] inst:ram_controller of work.ram_accessor(rtl)
Connection 17: Direction is (Output Input  Tristate) pin:io_cpu_regs[23] inst:ram_controller of work.ram_accessor(rtl)
Connection 18: Direction is (Output Input  Tristate) pin:io_cpu_regs[32] inst:ram_controller of work.ram_accessor(rtl)
Connection 19: Direction is (Output Input  Tristate) pin:io_cpu_regs[33] inst:ram_controller of work.ram_accessor(rtl)
Connection 20: Direction is (Output Input  Tristate) pin:io_cpu_regs[34] inst:ram_controller of work.ram_accessor(rtl)
Connection 21: Direction is (Output Input  Tristate) pin:io_cpu_regs[35] inst:ram_controller of work.ram_accessor(rtl)
Connection 22: Direction is (Output Input  Tristate) pin:io_cpu_regs[36] inst:ram_controller of work.ram_accessor(rtl)
Connection 23: Direction is (Output Input  Tristate) pin:io_cpu_regs[37] inst:ram_controller of work.ram_accessor(rtl)
Connection 24: Direction is (Output Input  Tristate) pin:io_cpu_regs[38] inst:ram_controller of work.ram_accessor(rtl)
Connection 25: Direction is (Output Input  Tristate) pin:io_cpu_regs[39] inst:ram_controller of work.ram_accessor(rtl)
Connection 26: Direction is (Output Input  Tristate) pin:io_cpu_regs[48] inst:ram_controller of work.ram_accessor(rtl)
Connection 27: Direction is (Output Input  Tristate) pin:io_cpu_regs[49] inst:ram_controller of work.ram_accessor(rtl)
Connection 28: Direction is (Output Input  Tristate) pin:io_cpu_regs[50] inst:ram_controller of work.ram_accessor(rtl)
Connection 29: Direction is (Output Input  Tristate) pin:io_cpu_regs[51] inst:ram_controller of work.ram_accessor(rtl)
Connection 30: Direction is (Output Input  Tristate) pin:io_cpu_regs[52] inst:ram_controller of work.ram_accessor(rtl)
Connection 31: Direction is (Output Input  Tristate) pin:io_cpu_regs[53] inst:ram_controller of work.ram_accessor(rtl)
Connection 32: Direction is (Output Input  Tristate) pin:io_cpu_regs[54] inst:ram_controller of work.ram_accessor(rtl)
Connection 33: Direction is (Output Input  Tristate) pin:io_cpu_regs[55] inst:ram_controller of work.ram_accessor(rtl)
Connection 34: Direction is (Output Input  Tristate) pin:io_cpu_regs[64] inst:ram_controller of work.ram_accessor(rtl)
Connection 35: Direction is (Output Input  Tristate) pin:io_cpu_regs[65] inst:ram_controller of work.ram_accessor(rtl)
Connection 36: Direction is (Output Input  Tristate) pin:io_cpu_regs[66] inst:ram_controller of work.ram_accessor(rtl)
Connection 37: Direction is (Output Input  Tristate) pin:io_cpu_regs[67] inst:ram_controller of work.ram_accessor(rtl)
Connection 38: Direction is (Output Input  Tristate) pin:io_cpu_regs[68] inst:ram_controller of work.ram_accessor(rtl)
Connection 39: Direction is (Output Input  Tristate) pin:io_cpu_regs[69] inst:ram_controller of work.ram_accessor(rtl)
Connection 40: Direction is (Output Input  Tristate) pin:io_cpu_regs[70] inst:ram_controller of work.ram_accessor(rtl)
Connection 41: Direction is (Output Input  Tristate) pin:io_cpu_regs[71] inst:ram_controller of work.ram_accessor(rtl)
Connection 42: Direction is (Output Input  Tristate) pin:io_cpu_regs[80] inst:ram_controller of work.ram_accessor(rtl)
Connection 43: Direction is (Output Input  Tristate) pin:io_cpu_regs[81] inst:ram_controller of work.ram_accessor(rtl)
Connection 44: Direction is (Output Input  Tristate) pin:io_cpu_regs[82] inst:ram_controller of work.ram_accessor(rtl)
Connection 45: Direction is (Output Input  Tristate) pin:io_cpu_regs[83] inst:ram_controller of work.ram_accessor(rtl)
Connection 46: Direction is (Output Input  Tristate) pin:io_cpu_regs[84] inst:ram_controller of work.ram_accessor(rtl)
Connection 47: Direction is (Output Input  Tristate) pin:io_cpu_regs[85] inst:ram_controller of work.ram_accessor(rtl)
Connection 48: Direction is (Output Input  Tristate) pin:io_cpu_regs[86] inst:ram_controller of work.ram_accessor(rtl)
Connection 49: Direction is (Output Input  Tristate) pin:io_cpu_regs[87] inst:ram_controller of work.ram_accessor(rtl)
Connection 50: Direction is (Output Input  Tristate) pin:io_cpu_regs[96] inst:ram_controller of work.ram_accessor(rtl)
Connection 51: Direction is (Output Input  Tristate) pin:io_cpu_regs[97] inst:ram_controller of work.ram_accessor(rtl)
Connection 52: Direction is (Output Input  Tristate) pin:io_cpu_regs[98] inst:ram_controller of work.ram_accessor(rtl)
Connection 53: Direction is (Output Input  Tristate) pin:io_cpu_regs[99] inst:ram_controller of work.ram_accessor(rtl)
Connection 54: Direction is (Output Input  Tristate) pin:io_cpu_regs[100] inst:ram_controller of work.ram_accessor(rtl)
Connection 55: Direction is (Output Input  Tristate) pin:io_cpu_regs[101] inst:ram_controller of work.ram_accessor(rtl)
Connection 56: Direction is (Output Input  Tristate) pin:io_cpu_regs[102] inst:ram_controller of work.ram_accessor(rtl)
Connection 57: Direction is (Output Input  Tristate) pin:io_cpu_regs[103] inst:ram_controller of work.ram_accessor(rtl)
Connection 58: Direction is (Output Input  Tristate) pin:io_cpu_regs[112] inst:ram_controller of work.ram_accessor(rtl)
Connection 59: Direction is (Output Input  Tristate) pin:io_cpu_regs[113] inst:ram_controller of work.ram_accessor(rtl)
Connection 60: Direction is (Output Input  Tristate) pin:io_cpu_regs[114] inst:ram_controller of work.ram_accessor(rtl)
Connection 61: Direction is (Output Input  Tristate) pin:io_cpu_regs[115] inst:ram_controller of work.ram_accessor(rtl)
Connection 62: Direction is (Output Input  Tristate) pin:io_cpu_regs[116] inst:ram_controller of work.ram_accessor(rtl)
Connection 63: Direction is (Output Input  Tristate) pin:io_cpu_regs[117] inst:ram_controller of work.ram_accessor(rtl)
Connection 64: Direction is (Output Input  Tristate) pin:io_cpu_regs[118] inst:ram_controller of work.ram_accessor(rtl)
Connection 65: Direction is (Output Input  Tristate) pin:io_cpu_regs[119] inst:ram_controller of work.ram_accessor(rtl)
Connection 66: Direction is (Output Input  Tristate) pin:io_cpu_regs[128] inst:ram_controller of work.ram_accessor(rtl)
Connection 67: Direction is (Output Input  Tristate) pin:io_cpu_regs[129] inst:ram_controller of work.ram_accessor(rtl)
Connection 68: Direction is (Output Input  Tristate) pin:io_cpu_regs[130] inst:ram_controller of work.ram_accessor(rtl)
Connection 69: Direction is (Output Input  Tristate) pin:io_cpu_regs[131] inst:ram_controller of work.ram_accessor(rtl)
Connection 70: Direction is (Output Input  Tristate) pin:io_cpu_regs[132] inst:ram_controller of work.ram_accessor(rtl)
Connection 71: Direction is (Output Input  Tristate) pin:io_cpu_regs[133] inst:ram_controller of work.ram_accessor(rtl)
Connection 72: Direction is (Output Input  Tristate) pin:io_cpu_regs[134] inst:ram_controller of work.ram_accessor(rtl)
Connection 73: Direction is (Output Input  Tristate) pin:io_cpu_regs[135] inst:ram_controller of work.ram_accessor(rtl)
Connection 74: Direction is (Output Input  Tristate) pin:io_cpu_regs[144] inst:ram_controller of work.ram_accessor(rtl)
Connection 75: Direction is (Output Input  Tristate) pin:io_cpu_regs[145] inst:ram_controller of work.ram_accessor(rtl)
Connection 76: Direction is (Output Input  Tristate) pin:io_cpu_regs[146] inst:ram_controller of work.ram_accessor(rtl)
Connection 77: Direction is (Output Input  Tristate) pin:io_cpu_regs[147] inst:ram_controller of work.ram_accessor(rtl)
Connection 78: Direction is (Output Input  Tristate) pin:io_cpu_regs[148] inst:ram_controller of work.ram_accessor(rtl)
Connection 79: Direction is (Output Input  Tristate) pin:io_cpu_regs[149] inst:ram_controller of work.ram_accessor(rtl)
Connection 80: Direction is (Output Input  Tristate) pin:io_cpu_regs[150] inst:ram_controller of work.ram_accessor(rtl)
Connection 81: Direction is (Output Input  Tristate) pin:io_cpu_regs[151] inst:ram_controller of work.ram_accessor(rtl)
Connection 82: Direction is (Output Input  Tristate) pin:io_cpu_regs[160] inst:ram_controller of work.ram_accessor(rtl)
Connection 83: Direction is (Output Input  Tristate) pin:io_cpu_regs[161] inst:ram_controller of work.ram_accessor(rtl)
Connection 84: Direction is (Output Input  Tristate) pin:io_cpu_regs[162] inst:ram_controller of work.ram_accessor(rtl)
Connection 85: Direction is (Output Input  Tristate) pin:io_cpu_regs[163] inst:ram_controller of work.ram_accessor(rtl)
Connection 86: Direction is (Output Input  Tristate) pin:io_cpu_regs[164] inst:ram_controller of work.ram_accessor(rtl)
Connection 87: Direction is (Output Input  Tristate) pin:io_cpu_regs[165] inst:ram_controller of work.ram_accessor(rtl)
Connection 88: Direction is (Output Input  Tristate) pin:io_cpu_regs[166] inst:ram_controller of work.ram_accessor(rtl)
Connection 89: Direction is (Output Input  Tristate) pin:io_cpu_regs[167] inst:ram_controller of work.ram_accessor(rtl)
Connection 90: Direction is (Output Input  Tristate) pin:io_cpu_regs[176] inst:ram_controller of work.ram_accessor(rtl)
Connection 91: Direction is (Output Input  Tristate) pin:io_cpu_regs[177] inst:ram_controller of work.ram_accessor(rtl)
Connection 92: Direction is (Output Input  Tristate) pin:io_cpu_regs[178] inst:ram_controller of work.ram_accessor(rtl)
Connection 93: Direction is (Output Input  Tristate) pin:io_cpu_regs[179] inst:ram_controller of work.ram_accessor(rtl)
Connection 94: Direction is (Output Input  Tristate) pin:io_cpu_regs[180] inst:ram_controller of work.ram_accessor(rtl)
Connection 95: Direction is (Output Input  Tristate) pin:io_cpu_regs[181] inst:ram_controller of work.ram_accessor(rtl)
Connection 96: Direction is (Output Input  Tristate) pin:io_cpu_regs[182] inst:ram_controller of work.ram_accessor(rtl)
Connection 97: Direction is (Output Input  Tristate) pin:io_cpu_regs[183] inst:ram_controller of work.ram_accessor(rtl)
Connection 98: Direction is (Output Input  Tristate) pin:io_cpu_regs[192] inst:ram_controller of work.ram_accessor(rtl)
Connection 99: Direction is (Output Input  Tristate) pin:io_cpu_regs[193] inst:ram_controller of work.ram_accessor(rtl)
Connection 100: Direction is (Output Input  Tristate) pin:io_cpu_regs[194] inst:ram_controller of work.ram_accessor(rtl)
Connection 101: Direction is (Output Input  Tristate) pin:io_cpu_regs[195] inst:ram_controller of work.ram_accessor(rtl)
Connection 102: Direction is (Output Input  Tristate) pin:io_cpu_regs[196] inst:ram_controller of work.ram_accessor(rtl)
Connection 103: Direction is (Output Input  Tristate) pin:io_cpu_regs[197] inst:ram_controller of work.ram_accessor(rtl)
Connection 104: Direction is (Output Input  Tristate) pin:io_cpu_regs[198] inst:ram_controller of work.ram_accessor(rtl)
Connection 105: Direction is (Output Input  Tristate) pin:io_cpu_regs[199] inst:ram_controller of work.ram_accessor(rtl)
Connection 106: Direction is (Output Input  Tristate) pin:io_cpu_regs[208] inst:ram_controller of work.ram_accessor(rtl)
Connection 107: Direction is (Output Input  Tristate) pin:io_cpu_regs[209] inst:ram_controller of work.ram_accessor(rtl)
Connection 108: Direction is (Output Input  Tristate) pin:io_cpu_regs[210] inst:ram_controller of work.ram_accessor(rtl)
Connection 109: Direction is (Output Input  Tristate) pin:io_cpu_regs[211] inst:ram_controller of work.ram_accessor(rtl)
Connection 110: Direction is (Output Input  Tristate) pin:io_cpu_regs[212] inst:ram_controller of work.ram_accessor(rtl)
Connection 111: Direction is (Output Input  Tristate) pin:io_cpu_regs[213] inst:ram_controller of work.ram_accessor(rtl)
Connection 112: Direction is (Output Input  Tristate) pin:io_cpu_regs[214] inst:ram_controller of work.ram_accessor(rtl)
Connection 113: Direction is (Output Input  Tristate) pin:io_cpu_regs[215] inst:ram_controller of work.ram_accessor(rtl)
Connection 114: Direction is (Output Input  Tristate) pin:io_cpu_regs[224] inst:ram_controller of work.ram_accessor(rtl)
Connection 115: Direction is (Output Input  Tristate) pin:io_cpu_regs[225] inst:ram_controller of work.ram_accessor(rtl)
Connection 116: Direction is (Output Input  Tristate) pin:io_cpu_regs[226] inst:ram_controller of work.ram_accessor(rtl)
Connection 117: Direction is (Output Input  Tristate) pin:io_cpu_regs[227] inst:ram_controller of work.ram_accessor(rtl)
Connection 118: Direction is (Output Input  Tristate) pin:io_cpu_regs[228] inst:ram_controller of work.ram_accessor(rtl)
Connection 119: Direction is (Output Input  Tristate) pin:io_cpu_regs[229] inst:ram_controller of work.ram_accessor(rtl)
Connection 120: Direction is (Output Input  Tristate) pin:io_cpu_regs[230] inst:ram_controller of work.ram_accessor(rtl)
Connection 121: Direction is (Output Input  Tristate) pin:io_cpu_regs[231] inst:ram_controller of work.ram_accessor(rtl)
Connection 122: Direction is (Output Input  Tristate) pin:io_cpu_regs[240] inst:ram_controller of work.ram_accessor(rtl)
Connection 123: Direction is (Output Input  Tristate) pin:io_cpu_regs[241] inst:ram_controller of work.ram_accessor(rtl)
Connection 124: Direction is (Output Input  Tristate) pin:io_cpu_regs[242] inst:ram_controller of work.ram_accessor(rtl)
Connection 125: Direction is (Output Input  Tristate) pin:io_cpu_regs[243] inst:ram_controller of work.ram_accessor(rtl)
Connection 126: Direction is (Output Input  Tristate) pin:io_cpu_regs[244] inst:ram_controller of work.ram_accessor(rtl)
Connection 127: Direction is (Output Input  Tristate) pin:io_cpu_regs[245] inst:ram_controller of work.ram_accessor(rtl)
Connection 128: Direction is (Output Input  Tristate) pin:io_cpu_regs[246] inst:ram_controller of work.ram_accessor(rtl)
Connection 129: Direction is (Output Input  Tristate) pin:io_cpu_regs[247] inst:ram_controller of work.ram_accessor(rtl)
Connection 130: Direction is (Output ) pin:o_intr_cnt[15] inst:decode of work.decoder(rtl)
Connection 131: Direction is (Output ) pin:o_intr_cnt[14] inst:decode of work.decoder(rtl)
Connection 132: Direction is (Output ) pin:o_intr_cnt[13] inst:decode of work.decoder(rtl)
Connection 133: Direction is (Output ) pin:o_intr_cnt[12] inst:decode of work.decoder(rtl)
Connection 134: Direction is (Output ) pin:o_intr_cnt[11] inst:decode of work.decoder(rtl)
Connection 135: Direction is (Output ) pin:o_intr_cnt[10] inst:decode of work.decoder(rtl)
Connection 136: Direction is (Output ) pin:o_intr_cnt[9] inst:decode of work.decoder(rtl)
Connection 137: Direction is (Output ) pin:o_intr_cnt[8] inst:decode of work.decoder(rtl)
Connection 138: Direction is (Output Input  Tristate) pin:io_cpu_regs[0] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 139: Direction is (Output Input  Tristate) pin:io_cpu_regs[1] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 140: Direction is (Output Input  Tristate) pin:io_cpu_regs[2] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 141: Direction is (Output Input  Tristate) pin:io_cpu_regs[3] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 142: Direction is (Output Input  Tristate) pin:io_cpu_regs[4] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 143: Direction is (Output Input  Tristate) pin:io_cpu_regs[5] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 144: Direction is (Output Input  Tristate) pin:io_cpu_regs[6] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 145: Direction is (Output Input  Tristate) pin:io_cpu_regs[7] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 146: Direction is (Output Input  Tristate) pin:io_cpu_regs[16] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 147: Direction is (Output Input  Tristate) pin:io_cpu_regs[17] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 148: Direction is (Output Input  Tristate) pin:io_cpu_regs[18] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 149: Direction is (Output Input  Tristate) pin:io_cpu_regs[19] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 150: Direction is (Output Input  Tristate) pin:io_cpu_regs[20] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 151: Direction is (Output Input  Tristate) pin:io_cpu_regs[21] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 152: Direction is (Output Input  Tristate) pin:io_cpu_regs[22] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 153: Direction is (Output Input  Tristate) pin:io_cpu_regs[23] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 154: Direction is (Output Input  Tristate) pin:io_cpu_regs[32] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 155: Direction is (Output Input  Tristate) pin:io_cpu_regs[33] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 156: Direction is (Output Input  Tristate) pin:io_cpu_regs[34] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 157: Direction is (Output Input  Tristate) pin:io_cpu_regs[35] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 158: Direction is (Output Input  Tristate) pin:io_cpu_regs[36] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 159: Direction is (Output Input  Tristate) pin:io_cpu_regs[37] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 160: Direction is (Output Input  Tristate) pin:io_cpu_regs[38] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 161: Direction is (Output Input  Tristate) pin:io_cpu_regs[39] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 162: Direction is (Output Input  Tristate) pin:io_cpu_regs[48] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 163: Direction is (Output Input  Tristate) pin:io_cpu_regs[49] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 164: Direction is (Output Input  Tristate) pin:io_cpu_regs[50] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 165: Direction is (Output Input  Tristate) pin:io_cpu_regs[51] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 166: Direction is (Output Input  Tristate) pin:io_cpu_regs[52] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 167: Direction is (Output Input  Tristate) pin:io_cpu_regs[53] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 168: Direction is (Output Input  Tristate) pin:io_cpu_regs[54] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 169: Direction is (Output Input  Tristate) pin:io_cpu_regs[55] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 170: Direction is (Output Input  Tristate) pin:io_cpu_regs[64] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 171: Direction is (Output Input  Tristate) pin:io_cpu_regs[65] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 172: Direction is (Output Input  Tristate) pin:io_cpu_regs[66] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 173: Direction is (Output Input  Tristate) pin:io_cpu_regs[67] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 174: Direction is (Output Input  Tristate) pin:io_cpu_regs[68] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 175: Direction is (Output Input  Tristate) pin:io_cpu_regs[69] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 176: Direction is (Output Input  Tristate) pin:io_cpu_regs[70] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 177: Direction is (Output Input  Tristate) pin:io_cpu_regs[71] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 178: Direction is (Output Input  Tristate) pin:io_cpu_regs[80] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 179: Direction is (Output Input  Tristate) pin:io_cpu_regs[81] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 180: Direction is (Output Input  Tristate) pin:io_cpu_regs[82] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 181: Direction is (Output Input  Tristate) pin:io_cpu_regs[83] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 182: Direction is (Output Input  Tristate) pin:io_cpu_regs[84] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 183: Direction is (Output Input  Tristate) pin:io_cpu_regs[85] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 184: Direction is (Output Input  Tristate) pin:io_cpu_regs[86] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 185: Direction is (Output Input  Tristate) pin:io_cpu_regs[87] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 186: Direction is (Output Input  Tristate) pin:io_cpu_regs[96] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 187: Direction is (Output Input  Tristate) pin:io_cpu_regs[97] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 188: Direction is (Output Input  Tristate) pin:io_cpu_regs[98] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 189: Direction is (Output Input  Tristate) pin:io_cpu_regs[99] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 190: Direction is (Output Input  Tristate) pin:io_cpu_regs[100] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 191: Direction is (Output Input  Tristate) pin:io_cpu_regs[101] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 192: Direction is (Output Input  Tristate) pin:io_cpu_regs[102] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 193: Direction is (Output Input  Tristate) pin:io_cpu_regs[103] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 194: Direction is (Output Input  Tristate) pin:io_cpu_regs[112] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 195: Direction is (Output Input  Tristate) pin:io_cpu_regs[113] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 196: Direction is (Output Input  Tristate) pin:io_cpu_regs[114] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 197: Direction is (Output Input  Tristate) pin:io_cpu_regs[115] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 198: Direction is (Output Input  Tristate) pin:io_cpu_regs[116] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 199: Direction is (Output Input  Tristate) pin:io_cpu_regs[117] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 200: Direction is (Output Input  Tristate) pin:io_cpu_regs[118] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 201: Direction is (Output Input  Tristate) pin:io_cpu_regs[119] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 202: Direction is (Output Input  Tristate) pin:io_cpu_regs[128] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 203: Direction is (Output Input  Tristate) pin:io_cpu_regs[129] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 204: Direction is (Output Input  Tristate) pin:io_cpu_regs[130] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 205: Direction is (Output Input  Tristate) pin:io_cpu_regs[131] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 206: Direction is (Output Input  Tristate) pin:io_cpu_regs[132] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 207: Direction is (Output Input  Tristate) pin:io_cpu_regs[133] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 208: Direction is (Output Input  Tristate) pin:io_cpu_regs[134] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 209: Direction is (Output Input  Tristate) pin:io_cpu_regs[135] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 210: Direction is (Output Input  Tristate) pin:io_cpu_regs[144] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 211: Direction is (Output Input  Tristate) pin:io_cpu_regs[145] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 212: Direction is (Output Input  Tristate) pin:io_cpu_regs[146] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 213: Direction is (Output Input  Tristate) pin:io_cpu_regs[147] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 214: Direction is (Output Input  Tristate) pin:io_cpu_regs[148] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 215: Direction is (Output Input  Tristate) pin:io_cpu_regs[149] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 216: Direction is (Output Input  Tristate) pin:io_cpu_regs[150] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 217: Direction is (Output Input  Tristate) pin:io_cpu_regs[151] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 218: Direction is (Output Input  Tristate) pin:io_cpu_regs[160] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 219: Direction is (Output Input  Tristate) pin:io_cpu_regs[161] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 220: Direction is (Output Input  Tristate) pin:io_cpu_regs[162] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 221: Direction is (Output Input  Tristate) pin:io_cpu_regs[163] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 222: Direction is (Output Input  Tristate) pin:io_cpu_regs[164] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 223: Direction is (Output Input  Tristate) pin:io_cpu_regs[165] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 224: Direction is (Output Input  Tristate) pin:io_cpu_regs[166] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 225: Direction is (Output Input  Tristate) pin:io_cpu_regs[167] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 226: Direction is (Output Input  Tristate) pin:io_cpu_regs[176] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 227: Direction is (Output Input  Tristate) pin:io_cpu_regs[177] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 228: Direction is (Output Input  Tristate) pin:io_cpu_regs[178] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 229: Direction is (Output Input  Tristate) pin:io_cpu_regs[179] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 230: Direction is (Output Input  Tristate) pin:io_cpu_regs[180] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 231: Direction is (Output Input  Tristate) pin:io_cpu_regs[181] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 232: Direction is (Output Input  Tristate) pin:io_cpu_regs[182] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 233: Direction is (Output Input  Tristate) pin:io_cpu_regs[183] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 234: Direction is (Output Input  Tristate) pin:io_cpu_regs[192] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 235: Direction is (Output Input  Tristate) pin:io_cpu_regs[193] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 236: Direction is (Output Input  Tristate) pin:io_cpu_regs[194] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 237: Direction is (Output Input  Tristate) pin:io_cpu_regs[195] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 238: Direction is (Output Input  Tristate) pin:io_cpu_regs[196] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 239: Direction is (Output Input  Tristate) pin:io_cpu_regs[197] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 240: Direction is (Output Input  Tristate) pin:io_cpu_regs[198] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 241: Direction is (Output Input  Tristate) pin:io_cpu_regs[199] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 242: Direction is (Output Input  Tristate) pin:io_cpu_regs[208] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 243: Direction is (Output Input  Tristate) pin:io_cpu_regs[209] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 244: Direction is (Output Input  Tristate) pin:io_cpu_regs[210] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 245: Direction is (Output Input  Tristate) pin:io_cpu_regs[211] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 246: Direction is (Output Input  Tristate) pin:io_cpu_regs[212] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 247: Direction is (Output Input  Tristate) pin:io_cpu_regs[213] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 248: Direction is (Output Input  Tristate) pin:io_cpu_regs[214] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 249: Direction is (Output Input  Tristate) pin:io_cpu_regs[215] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 250: Direction is (Output Input  Tristate) pin:io_cpu_regs[224] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 251: Direction is (Output Input  Tristate) pin:io_cpu_regs[225] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 252: Direction is (Output Input  Tristate) pin:io_cpu_regs[226] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 253: Direction is (Output Input  Tristate) pin:io_cpu_regs[227] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 254: Direction is (Output Input  Tristate) pin:io_cpu_regs[228] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 255: Direction is (Output Input  Tristate) pin:io_cpu_regs[229] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 256: Direction is (Output Input  Tristate) pin:io_cpu_regs[230] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 257: Direction is (Output Input  Tristate) pin:io_cpu_regs[231] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 258: Direction is (Output Input  Tristate) pin:io_cpu_regs[240] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 259: Direction is (Output Input  Tristate) pin:io_cpu_regs[241] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 260: Direction is (Output Input  Tristate) pin:io_cpu_regs[242] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 261: Direction is (Output Input  Tristate) pin:io_cpu_regs[243] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 262: Direction is (Output Input  Tristate) pin:io_cpu_regs[244] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 263: Direction is (Output Input  Tristate) pin:io_cpu_regs[245] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 264: Direction is (Output Input  Tristate) pin:io_cpu_regs[246] inst:alu of work.algorithmic_logic_unit(rtl)
Connection 265: Direction is (Output Input  Tristate) pin:io_cpu_regs[247] inst:alu of work.algorithmic_logic_unit(rtl)
@E: BN314 :"c:\users\ed\documents\goboardprojects\prj_x_gocpu\ed_cpu_top.vhd":60:18:60:29|Net GND in work.cpu_top(rtl) has multiple drivers. 
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Sep 05 03:37:58 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 14 seconds3:39:15 AM
