
---------- Begin Simulation Statistics ----------
final_tick                                85256826500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 353458                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684740                       # Number of bytes of host memory used
host_op_rate                                   354152                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   282.92                       # Real time elapsed on the host
host_tick_rate                              301346822                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.085257                       # Number of seconds simulated
sim_ticks                                 85256826500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.705137                       # CPI: cycles per instruction
system.cpu.discardedOps                        189443                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        37740145                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.586463                       # IPC: instructions per cycle
system.cpu.numCycles                        170513653                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132773508                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       213349                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        443506                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           75                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       682088                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          683                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1365636                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            690                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              82814                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       143209                       # Transaction distribution
system.membus.trans_dist::CleanEvict            70132                       # Transaction distribution
system.membus.trans_dist::ReadExReq            147351                       # Transaction distribution
system.membus.trans_dist::ReadExResp           147351                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         82814                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       673671                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 673671                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     23895936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                23895936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            230165                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  230165    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              230165                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1059515500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1243576250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  85256826500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            396784                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       740407                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          333                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          155356                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286766                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286766                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           773                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       396011                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1879                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2047307                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2049186                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        70784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     81918400                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               81989184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          214010                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9165376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           897560                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000862                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029617                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 896793     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    760      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             897560                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1280349000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1024168494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1159500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  85256826500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  100                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               453279                       # number of demand (read+write) hits
system.l2.demand_hits::total                   453379                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 100                       # number of overall hits
system.l2.overall_hits::.cpu.data              453279                       # number of overall hits
system.l2.overall_hits::total                  453379                       # number of overall hits
system.l2.demand_misses::.cpu.inst                673                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             229498                       # number of demand (read+write) misses
system.l2.demand_misses::total                 230171                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               673                       # number of overall misses
system.l2.overall_misses::.cpu.data            229498                       # number of overall misses
system.l2.overall_misses::total                230171                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52834000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  19701020000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19753854000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52834000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  19701020000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19753854000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              773                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           682777                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               683550                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             773                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          682777                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              683550                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.870634                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.336124                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.336729                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.870634                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.336124                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.336729                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78505.200594                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85843.972496                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85822.514565                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78505.200594                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85843.972496                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85822.514565                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              143209                       # number of writebacks
system.l2.writebacks::total                    143209                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           673                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        229492                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            230165                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          673                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       229492                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           230165                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46104000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  17405722500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17451826500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46104000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  17405722500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17451826500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.870634                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.336116                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.336720                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.870634                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.336116                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.336720                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68505.200594                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75844.571924                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75823.111681                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68505.200594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75844.571924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75823.111681                       # average overall mshr miss latency
system.l2.replacements                         214010                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       597198                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           597198                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       597198                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       597198                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          324                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              324                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          324                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          324                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           21                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            21                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            139415                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                139415                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          147351                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              147351                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  12984790000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12984790000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286766                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286766                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.513837                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.513837                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88121.492219                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88121.492219                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       147351                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         147351                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11511280000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11511280000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.513837                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.513837                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78121.492219                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78121.492219                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            100                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                100                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          673                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              673                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52834000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52834000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.870634                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.870634                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78505.200594                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78505.200594                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          673                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          673                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46104000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46104000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.870634                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.870634                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68505.200594                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68505.200594                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        313864                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            313864                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        82147                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           82147                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6716230000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6716230000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       396011                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        396011                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.207436                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.207436                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81758.676519                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81758.676519                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        82141                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        82141                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5894442500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5894442500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.207421                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.207421                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71760.052836                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71760.052836                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  85256826500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16029.486892                       # Cycle average of tags in use
system.l2.tags.total_refs                     1365534                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    230394                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.926951                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      38.790151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        48.192872                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15942.503868                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002941                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.973053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978362                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          279                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2494                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11227                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2377                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5692638                       # Number of tag accesses
system.l2.tags.data_accesses                  5692638                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85256826500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples    143209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    229305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004133426500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8531                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8531                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              612997                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             134852                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      230165                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     143209                       # Number of write requests accepted
system.mem_ctrls.readBursts                    230165                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   143209                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    187                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.67                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                230165                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               143209                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  165132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   61594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8531                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.957567                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.058670                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     48.657020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8442     98.96%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           21      0.25%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           63      0.74%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8531                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8531                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.784785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.754115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.027572                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5295     62.07%     62.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               84      0.98%     63.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2860     33.52%     96.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              279      3.27%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.13%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8531                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   11968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                14730560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9165376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    172.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    107.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   85249033000                       # Total gap between requests
system.mem_ctrls.avgGap                     228320.75                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        43072                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     14675520                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      9164224                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 505202.947003897745                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 172133078.399299800396                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 107489621.373603448272                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          673                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       229492                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       143209                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18526500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   7946340500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2023997193500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27528.23                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34625.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  14133170.36                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        43072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     14687488                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      14730560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        43072                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        43072                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      9165376                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      9165376                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          673                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       229492                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         230165                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       143209                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        143209                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       505203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    172273454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        172778657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       505203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       505203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    107503133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       107503133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    107503133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       505203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    172273454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       280281791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               229978                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              143191                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        14402                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        14403                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        14310                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        14194                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        14573                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        14027                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        14527                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        14601                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        14410                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13691                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13907                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        14646                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        14395                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        14793                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        14561                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        14538                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         8805                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8846                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         8806                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8832                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9193                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         8792                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9249                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9256                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         9153                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8458                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8534                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         9167                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8809                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9211                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9072                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3652779500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1149890000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7964867000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15883.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34633.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              145061                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              86233                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            63.08                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.22                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       141875                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   168.337029                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   101.971915                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   236.716359                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        99243     69.95%     69.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        19674     13.87%     83.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3288      2.32%     86.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1488      1.05%     87.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9753      6.87%     94.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          734      0.52%     94.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          721      0.51%     95.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          496      0.35%     95.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6478      4.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       141875                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              14718592                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            9164224                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              172.638281                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              107.489621                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.19                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               61.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy       507582600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       269786550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      820678740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     372770640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6729693360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  23482766520                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12963660480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   45146938890                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   529.540457                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  33452726750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2846740000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  48957359750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy       505404900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       268629075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      821364180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     374686380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6729693360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  23873001630                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  12635041440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   45207820965                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   530.254559                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  32598999750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2846740000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  49811086750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  85256826500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  85256826500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.thread-8087.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread-8087.numOps               100196356                       # Number of Ops committed
system.cpu.thread-8087.numMemRefs                   0                       # Number of Memory References
system.cpu.icache.demand_hits::.cpu.inst     10277953                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277953                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277953                       # number of overall hits
system.cpu.icache.overall_hits::total        10277953                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          773                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            773                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          773                       # number of overall misses
system.cpu.icache.overall_misses::total           773                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55835000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55835000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55835000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55835000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278726                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278726                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278726                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278726                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72231.565330                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72231.565330                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72231.565330                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72231.565330                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          333                       # number of writebacks
system.cpu.icache.writebacks::total               333                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          773                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          773                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     55062000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     55062000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     55062000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     55062000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71231.565330                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71231.565330                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71231.565330                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71231.565330                       # average overall mshr miss latency
system.cpu.icache.replacements                    333                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277953                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277953                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          773                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           773                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55835000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55835000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278726                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278726                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72231.565330                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72231.565330                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     55062000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     55062000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71231.565330                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71231.565330                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  85256826500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           356.171220                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278726                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               773                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13297.187581                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   356.171220                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.695647                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.695647                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          333                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20558225                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20558225                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85256826500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85256826500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85256826500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51330789                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51330789                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51331299                       # number of overall hits
system.cpu.dcache.overall_hits::total        51331299                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       737165                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         737165                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       745074                       # number of overall misses
system.cpu.dcache.overall_misses::total        745074                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  27114560500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27114560500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  27114560500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27114560500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52067954                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52067954                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52076373                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52076373                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014158                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014158                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014307                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014307                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36782.213616                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36782.213616                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36391.768469                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36391.768469                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       230386                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3203                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    71.928192                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       597198                       # number of writebacks
system.cpu.dcache.writebacks::total            597198                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        62293                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62293                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        62293                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62293                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       674872                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       674872                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       682777                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       682777                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24803308500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24803308500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  25489344999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25489344999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012961                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012961                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013111                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013111                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 36752.611606                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36752.611606                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37331.874095                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37331.874095                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681753                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40730564                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40730564                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       388308                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        388308                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10318939000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10318939000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41118872                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41118872                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009444                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009444                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 26574.108697                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26574.108697                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          202                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          202                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       388106                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       388106                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9922465000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9922465000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009439                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009439                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25566.378773                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25566.378773                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10600225                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10600225                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       348857                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       348857                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16795621500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16795621500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031862                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031862                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48144.716890                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48144.716890                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        62091                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        62091                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286766                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286766                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14880843500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14880843500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026191                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026191                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 51891.938026                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51891.938026                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    686036499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    686036499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 86785.135863                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86785.135863                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  85256826500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.101655                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52014152                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682777                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.180293                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.101655                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984474                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984474                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          462                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          465                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104835675                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104835675                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85256826500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  85256826500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 4485803                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735495                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81005                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103812                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101809                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904792                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65379                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             692                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              404                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            42685830                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475005                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024885                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85256826500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85256826500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
