Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,910
design__instance__area,5778.04
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,2
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00013055307499598712
power__switching__total,0.00008618975698482245
power__leakage__total,6.797843621342281E-9
power__total,0.00021674962772522122
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.25268599039501627
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.25273259200779286
timing__hold__ws__corner:nom_tt_025C_1v80,0.3582981790454502
timing__setup__ws__corner:nom_tt_025C_1v80,5.535521531166348
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.358298
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,18.304447
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,14
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,2
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2540918380952836
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2541356363948437
timing__hold__ws__corner:nom_ss_100C_1v60,0.9648075944586103
timing__setup__ws__corner:nom_ss_100C_1v60,-0.660623574542985
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-2.8955541006699197
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-0.660623574542985
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.964808
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,5
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,16.680389
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,2
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2521988245180327
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2522464808427126
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11526335767645414
timing__setup__ws__corner:nom_ff_n40C_1v95,7.910710532763848
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.115263
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,18.829210
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,14
design__max_fanout_violation__count,2
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2518100799149658
clock__skew__worst_setup,0.2518454682748766
timing__hold__ws,0.11257145534366456
timing__setup__ws,-0.7910348155958362
timing__hold__tns,0.0
timing__setup__tns,-3.550722483204823
timing__hold__wns,0
timing__setup__wns,-0.7910348155958362
timing__hold_vio__count,0
timing__hold_r2r__ws,0.112571
timing__hold_r2r_vio__count,0
timing__setup_vio__count,15
timing__setup_r2r__ws,16.650881
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,910
design__instance__area__stdcell,5778.04
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.350326
design__instance__utilization__stdcell,0.350326
design__instance__count__class:buffer,2
design__instance__count__class:inverter,30
design__instance__count__class:sequential_cell,32
design__instance__count__class:multi_input_combinational_cell,560
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1318
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,12675.9
design__violations,0
design__instance__count__class:timing_repair_buffer,57
design__instance__count__class:clock_buffer,4
design__instance__count__setup_buffer,4
design__instance__count__hold_buffer,6
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,703
route__net__special,2
route__drc_errors__iter:1,454
route__wirelength__iter:1,14463
route__drc_errors__iter:2,245
route__wirelength__iter:2,14210
route__drc_errors__iter:3,168
route__wirelength__iter:3,14197
route__drc_errors__iter:4,3
route__wirelength__iter:4,14232
route__drc_errors__iter:5,0
route__wirelength__iter:5,14227
route__drc_errors,0
route__wirelength,14227
route__vias,4896
route__vias__singlecut,4896
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,168.56
timing__unannotated_net__count__corner:nom_tt_025C_1v80,18
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,18
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,18
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,2
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.25224997804533905
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.25228456149353423
timing__hold__ws__corner:min_tt_025C_1v80,0.35242909588208277
timing__setup__ws__corner:min_tt_025C_1v80,5.597081179176789
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.352429
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,18.324507
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,18
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,14
design__max_fanout_violation__count__corner:min_ss_100C_1v60,2
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.25348671101859743
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.253519240554139
timing__hold__ws__corner:min_ss_100C_1v60,0.9531331549352912
timing__setup__ws__corner:min_ss_100C_1v60,-0.515299817401614
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-2.1666438145754303
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-0.515299817401614
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.953133
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,5
timing__setup_r2r__ws__corner:min_ss_100C_1v60,16.717316
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,18
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,2
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2518100799149658
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2518454682748766
timing__hold__ws__corner:min_ff_n40C_1v95,0.11257145534366456
timing__setup__ws__corner:min_ff_n40C_1v95,7.952764893947608
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.112571
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,18.846033
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,18
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,2
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2536104453781914
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2537566895102462
timing__hold__ws__corner:max_tt_025C_1v80,0.362601903210976
timing__setup__ws__corner:max_tt_025C_1v80,5.483387232812332
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.362602
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,18.288084
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,18
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,14
design__max_fanout_violation__count__corner:max_ss_100C_1v60,2
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2551471606211876
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.25527444769456076
timing__hold__ws__corner:max_ss_100C_1v60,0.9741321358615481
timing__setup__ws__corner:max_ss_100C_1v60,-0.7910348155958362
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-3.550722483204823
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-0.7910348155958362
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.974132
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,5
timing__setup_r2r__ws__corner:max_ss_100C_1v60,16.650881
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,18
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,2
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2530981884601417
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2532506775968867
timing__hold__ws__corner:max_ff_n40C_1v95,0.11818724111680001
timing__setup__ws__corner:max_ff_n40C_1v95,7.874638941584393
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.118187
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,18.814997
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,18
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,18
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79996
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000039375
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000525053
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000370644
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000525053
design_powergrid__voltage__worst,0.0000525053
design_powergrid__voltage__worst__net:VPWR,1.79996
design_powergrid__drop__worst,0.0000525053
design_powergrid__drop__worst__net:VPWR,0.000039375
design_powergrid__voltage__worst__net:VGND,0.0000525053
design_powergrid__drop__worst__net:VGND,0.0000525053
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000036100000000000001648659507524907752440412878058850765228271484375
ir__drop__worst,0.0000394000000000000022404821053978452027877210639417171478271484375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
