#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18052a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1805430 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1813870 .functor NOT 1, L_0x18401d0, C4<0>, C4<0>, C4<0>;
L_0x183ff30 .functor XOR 1, L_0x183fdd0, L_0x183fe90, C4<0>, C4<0>;
L_0x18400c0 .functor XOR 1, L_0x183ff30, L_0x183fff0, C4<0>, C4<0>;
v0x183ae20_0 .net *"_ivl_10", 0 0, L_0x183fff0;  1 drivers
v0x183af20_0 .net *"_ivl_12", 0 0, L_0x18400c0;  1 drivers
v0x183b000_0 .net *"_ivl_2", 0 0, L_0x183cd80;  1 drivers
v0x183b0c0_0 .net *"_ivl_4", 0 0, L_0x183fdd0;  1 drivers
v0x183b1a0_0 .net *"_ivl_6", 0 0, L_0x183fe90;  1 drivers
v0x183b2d0_0 .net *"_ivl_8", 0 0, L_0x183ff30;  1 drivers
v0x183b3b0_0 .net "a", 0 0, v0x1837180_0;  1 drivers
v0x183b450_0 .net "b", 0 0, v0x1837220_0;  1 drivers
v0x183b4f0_0 .net "c", 0 0, v0x18372c0_0;  1 drivers
v0x183b590_0 .var "clk", 0 0;
v0x183b630_0 .net "d", 0 0, v0x1837400_0;  1 drivers
v0x183b6d0_0 .net "q_dut", 0 0, L_0x183fad0;  1 drivers
v0x183b770_0 .net "q_ref", 0 0, L_0x183be10;  1 drivers
v0x183b810_0 .var/2u "stats1", 159 0;
v0x183b8b0_0 .var/2u "strobe", 0 0;
v0x183b950_0 .net "tb_match", 0 0, L_0x18401d0;  1 drivers
v0x183ba10_0 .net "tb_mismatch", 0 0, L_0x1813870;  1 drivers
v0x183bad0_0 .net "wavedrom_enable", 0 0, v0x18374f0_0;  1 drivers
v0x183bb70_0 .net "wavedrom_title", 511 0, v0x1837590_0;  1 drivers
L_0x183cd80 .concat [ 1 0 0 0], L_0x183be10;
L_0x183fdd0 .concat [ 1 0 0 0], L_0x183be10;
L_0x183fe90 .concat [ 1 0 0 0], L_0x183fad0;
L_0x183fff0 .concat [ 1 0 0 0], L_0x183be10;
L_0x18401d0 .cmp/eeq 1, L_0x183cd80, L_0x18400c0;
S_0x18055c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1805430;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x17f0ea0 .functor NOT 1, v0x1837180_0, C4<0>, C4<0>, C4<0>;
L_0x1805d20 .functor XOR 1, L_0x17f0ea0, v0x1837220_0, C4<0>, C4<0>;
L_0x18138e0 .functor XOR 1, L_0x1805d20, v0x18372c0_0, C4<0>, C4<0>;
L_0x183be10 .functor XOR 1, L_0x18138e0, v0x1837400_0, C4<0>, C4<0>;
v0x1813ae0_0 .net *"_ivl_0", 0 0, L_0x17f0ea0;  1 drivers
v0x1813b80_0 .net *"_ivl_2", 0 0, L_0x1805d20;  1 drivers
v0x17f0ff0_0 .net *"_ivl_4", 0 0, L_0x18138e0;  1 drivers
v0x17f1090_0 .net "a", 0 0, v0x1837180_0;  alias, 1 drivers
v0x1836540_0 .net "b", 0 0, v0x1837220_0;  alias, 1 drivers
v0x1836650_0 .net "c", 0 0, v0x18372c0_0;  alias, 1 drivers
v0x1836710_0 .net "d", 0 0, v0x1837400_0;  alias, 1 drivers
v0x18367d0_0 .net "q", 0 0, L_0x183be10;  alias, 1 drivers
S_0x1836930 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1805430;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1837180_0 .var "a", 0 0;
v0x1837220_0 .var "b", 0 0;
v0x18372c0_0 .var "c", 0 0;
v0x1837360_0 .net "clk", 0 0, v0x183b590_0;  1 drivers
v0x1837400_0 .var "d", 0 0;
v0x18374f0_0 .var "wavedrom_enable", 0 0;
v0x1837590_0 .var "wavedrom_title", 511 0;
E_0x1800200/0 .event negedge, v0x1837360_0;
E_0x1800200/1 .event posedge, v0x1837360_0;
E_0x1800200 .event/or E_0x1800200/0, E_0x1800200/1;
E_0x1800450 .event posedge, v0x1837360_0;
E_0x17e99f0 .event negedge, v0x1837360_0;
S_0x1836c80 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1836930;
 .timescale -12 -12;
v0x1836e80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1836f80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1836930;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18376f0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1805430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x183bf40 .functor NOT 1, v0x1837220_0, C4<0>, C4<0>, C4<0>;
L_0x183bfb0 .functor AND 1, v0x1837180_0, L_0x183bf40, C4<1>, C4<1>;
L_0x183c040 .functor NOT 1, v0x18372c0_0, C4<0>, C4<0>, C4<0>;
L_0x183c0b0 .functor AND 1, L_0x183bfb0, L_0x183c040, C4<1>, C4<1>;
L_0x183c1f0 .functor NOT 1, v0x1837400_0, C4<0>, C4<0>, C4<0>;
L_0x183c260 .functor AND 1, L_0x183c0b0, L_0x183c1f0, C4<1>, C4<1>;
L_0x183c3b0 .functor NOT 1, v0x1837180_0, C4<0>, C4<0>, C4<0>;
L_0x183c420 .functor NOT 1, v0x1837220_0, C4<0>, C4<0>, C4<0>;
L_0x183c4e0 .functor AND 1, L_0x183c3b0, L_0x183c420, C4<1>, C4<1>;
L_0x183c5f0 .functor NOT 1, v0x18372c0_0, C4<0>, C4<0>, C4<0>;
L_0x183c6c0 .functor AND 1, L_0x183c4e0, L_0x183c5f0, C4<1>, C4<1>;
L_0x183c780 .functor AND 1, L_0x183c6c0, v0x1837400_0, C4<1>, C4<1>;
L_0x183c8b0 .functor OR 1, L_0x183c260, L_0x183c780, C4<0>, C4<0>;
L_0x183c9c0 .functor NOT 1, v0x1837180_0, C4<0>, C4<0>, C4<0>;
L_0x183c840 .functor NOT 1, v0x1837220_0, C4<0>, C4<0>, C4<0>;
L_0x183cab0 .functor AND 1, L_0x183c9c0, L_0x183c840, C4<1>, C4<1>;
L_0x183cc50 .functor AND 1, L_0x183cab0, v0x18372c0_0, C4<1>, C4<1>;
L_0x183cd10 .functor NOT 1, v0x1837400_0, C4<0>, C4<0>, C4<0>;
L_0x183ce20 .functor AND 1, L_0x183cc50, L_0x183cd10, C4<1>, C4<1>;
L_0x183cf30 .functor OR 1, L_0x183c8b0, L_0x183ce20, C4<0>, C4<0>;
L_0x183d0f0 .functor NOT 1, v0x1837180_0, C4<0>, C4<0>, C4<0>;
L_0x183d270 .functor AND 1, L_0x183d0f0, v0x1837220_0, C4<1>, C4<1>;
L_0x183d500 .functor NOT 1, v0x18372c0_0, C4<0>, C4<0>, C4<0>;
L_0x183d680 .functor AND 1, L_0x183d270, L_0x183d500, C4<1>, C4<1>;
L_0x183d860 .functor AND 1, L_0x183d680, v0x1837400_0, C4<1>, C4<1>;
L_0x183da30 .functor OR 1, L_0x183cf30, L_0x183d860, C4<0>, C4<0>;
L_0x183dc20 .functor NOT 1, v0x1837180_0, C4<0>, C4<0>, C4<0>;
L_0x183dc90 .functor AND 1, L_0x183dc20, v0x1837220_0, C4<1>, C4<1>;
L_0x183de40 .functor AND 1, L_0x183dc90, v0x18372c0_0, C4<1>, C4<1>;
L_0x183df00 .functor NOT 1, v0x1837400_0, C4<0>, C4<0>, C4<0>;
L_0x183e070 .functor AND 1, L_0x183de40, L_0x183df00, C4<1>, C4<1>;
L_0x183e180 .functor OR 1, L_0x183da30, L_0x183e070, C4<0>, C4<0>;
L_0x183e3a0 .functor NOT 1, v0x1837220_0, C4<0>, C4<0>, C4<0>;
L_0x183e410 .functor AND 1, v0x1837180_0, L_0x183e3a0, C4<1>, C4<1>;
L_0x183e5f0 .functor NOT 1, v0x18372c0_0, C4<0>, C4<0>, C4<0>;
L_0x183e660 .functor AND 1, L_0x183e410, L_0x183e5f0, C4<1>, C4<1>;
L_0x183e8a0 .functor AND 1, L_0x183e660, v0x1837400_0, C4<1>, C4<1>;
L_0x183e960 .functor OR 1, L_0x183e180, L_0x183e8a0, C4<0>, C4<0>;
L_0x183ebb0 .functor NOT 1, v0x1837220_0, C4<0>, C4<0>, C4<0>;
L_0x183ec20 .functor AND 1, v0x1837180_0, L_0x183ebb0, C4<1>, C4<1>;
L_0x183ee30 .functor AND 1, L_0x183ec20, v0x18372c0_0, C4<1>, C4<1>;
L_0x183eef0 .functor NOT 1, v0x1837400_0, C4<0>, C4<0>, C4<0>;
L_0x183f0c0 .functor AND 1, L_0x183ee30, L_0x183eef0, C4<1>, C4<1>;
L_0x183f1d0 .functor OR 1, L_0x183e960, L_0x183f0c0, C4<0>, C4<0>;
L_0x183f450 .functor AND 1, v0x1837180_0, v0x1837220_0, C4<1>, C4<1>;
L_0x183f4c0 .functor NOT 1, v0x18372c0_0, C4<0>, C4<0>, C4<0>;
L_0x183f6b0 .functor AND 1, L_0x183f450, L_0x183f4c0, C4<1>, C4<1>;
L_0x183f7c0 .functor NOT 1, v0x1837400_0, C4<0>, C4<0>, C4<0>;
L_0x183f9c0 .functor AND 1, L_0x183f6b0, L_0x183f7c0, C4<1>, C4<1>;
L_0x183fad0 .functor OR 1, L_0x183f1d0, L_0x183f9c0, C4<0>, C4<0>;
v0x18379e0_0 .net *"_ivl_0", 0 0, L_0x183bf40;  1 drivers
v0x1837ac0_0 .net *"_ivl_10", 0 0, L_0x183c260;  1 drivers
v0x1837ba0_0 .net *"_ivl_12", 0 0, L_0x183c3b0;  1 drivers
v0x1837c90_0 .net *"_ivl_14", 0 0, L_0x183c420;  1 drivers
v0x1837d70_0 .net *"_ivl_16", 0 0, L_0x183c4e0;  1 drivers
v0x1837ea0_0 .net *"_ivl_18", 0 0, L_0x183c5f0;  1 drivers
v0x1837f80_0 .net *"_ivl_2", 0 0, L_0x183bfb0;  1 drivers
v0x1838060_0 .net *"_ivl_20", 0 0, L_0x183c6c0;  1 drivers
v0x1838140_0 .net *"_ivl_22", 0 0, L_0x183c780;  1 drivers
v0x1838220_0 .net *"_ivl_24", 0 0, L_0x183c8b0;  1 drivers
v0x1838300_0 .net *"_ivl_26", 0 0, L_0x183c9c0;  1 drivers
v0x18383e0_0 .net *"_ivl_28", 0 0, L_0x183c840;  1 drivers
v0x18384c0_0 .net *"_ivl_30", 0 0, L_0x183cab0;  1 drivers
v0x18385a0_0 .net *"_ivl_32", 0 0, L_0x183cc50;  1 drivers
v0x1838680_0 .net *"_ivl_34", 0 0, L_0x183cd10;  1 drivers
v0x1838760_0 .net *"_ivl_36", 0 0, L_0x183ce20;  1 drivers
v0x1838840_0 .net *"_ivl_38", 0 0, L_0x183cf30;  1 drivers
v0x1838920_0 .net *"_ivl_4", 0 0, L_0x183c040;  1 drivers
v0x1838a00_0 .net *"_ivl_40", 0 0, L_0x183d0f0;  1 drivers
v0x1838ae0_0 .net *"_ivl_42", 0 0, L_0x183d270;  1 drivers
v0x1838bc0_0 .net *"_ivl_44", 0 0, L_0x183d500;  1 drivers
v0x1838ca0_0 .net *"_ivl_46", 0 0, L_0x183d680;  1 drivers
v0x1838d80_0 .net *"_ivl_48", 0 0, L_0x183d860;  1 drivers
v0x1838e60_0 .net *"_ivl_50", 0 0, L_0x183da30;  1 drivers
v0x1838f40_0 .net *"_ivl_52", 0 0, L_0x183dc20;  1 drivers
v0x1839020_0 .net *"_ivl_54", 0 0, L_0x183dc90;  1 drivers
v0x1839100_0 .net *"_ivl_56", 0 0, L_0x183de40;  1 drivers
v0x18391e0_0 .net *"_ivl_58", 0 0, L_0x183df00;  1 drivers
v0x18392c0_0 .net *"_ivl_6", 0 0, L_0x183c0b0;  1 drivers
v0x18393a0_0 .net *"_ivl_60", 0 0, L_0x183e070;  1 drivers
v0x1839480_0 .net *"_ivl_62", 0 0, L_0x183e180;  1 drivers
v0x1839560_0 .net *"_ivl_64", 0 0, L_0x183e3a0;  1 drivers
v0x1839640_0 .net *"_ivl_66", 0 0, L_0x183e410;  1 drivers
v0x1839930_0 .net *"_ivl_68", 0 0, L_0x183e5f0;  1 drivers
v0x1839a10_0 .net *"_ivl_70", 0 0, L_0x183e660;  1 drivers
v0x1839af0_0 .net *"_ivl_72", 0 0, L_0x183e8a0;  1 drivers
v0x1839bd0_0 .net *"_ivl_74", 0 0, L_0x183e960;  1 drivers
v0x1839cb0_0 .net *"_ivl_76", 0 0, L_0x183ebb0;  1 drivers
v0x1839d90_0 .net *"_ivl_78", 0 0, L_0x183ec20;  1 drivers
v0x1839e70_0 .net *"_ivl_8", 0 0, L_0x183c1f0;  1 drivers
v0x1839f50_0 .net *"_ivl_80", 0 0, L_0x183ee30;  1 drivers
v0x183a030_0 .net *"_ivl_82", 0 0, L_0x183eef0;  1 drivers
v0x183a110_0 .net *"_ivl_84", 0 0, L_0x183f0c0;  1 drivers
v0x183a1f0_0 .net *"_ivl_86", 0 0, L_0x183f1d0;  1 drivers
v0x183a2d0_0 .net *"_ivl_88", 0 0, L_0x183f450;  1 drivers
v0x183a3b0_0 .net *"_ivl_90", 0 0, L_0x183f4c0;  1 drivers
v0x183a490_0 .net *"_ivl_92", 0 0, L_0x183f6b0;  1 drivers
v0x183a570_0 .net *"_ivl_94", 0 0, L_0x183f7c0;  1 drivers
v0x183a650_0 .net *"_ivl_96", 0 0, L_0x183f9c0;  1 drivers
v0x183a730_0 .net "a", 0 0, v0x1837180_0;  alias, 1 drivers
v0x183a7d0_0 .net "b", 0 0, v0x1837220_0;  alias, 1 drivers
v0x183a8c0_0 .net "c", 0 0, v0x18372c0_0;  alias, 1 drivers
v0x183a9b0_0 .net "d", 0 0, v0x1837400_0;  alias, 1 drivers
v0x183aaa0_0 .net "q", 0 0, L_0x183fad0;  alias, 1 drivers
S_0x183ac00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1805430;
 .timescale -12 -12;
E_0x17fffa0 .event anyedge, v0x183b8b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x183b8b0_0;
    %nor/r;
    %assign/vec4 v0x183b8b0_0, 0;
    %wait E_0x17fffa0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1836930;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1837400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18372c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1837220_0, 0;
    %assign/vec4 v0x1837180_0, 0;
    %wait E_0x17e99f0;
    %wait E_0x1800450;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1837400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18372c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1837220_0, 0;
    %assign/vec4 v0x1837180_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1800200;
    %load/vec4 v0x1837180_0;
    %load/vec4 v0x1837220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x18372c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1837400_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1837400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18372c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1837220_0, 0;
    %assign/vec4 v0x1837180_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1836f80;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1800200;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1837400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18372c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1837220_0, 0;
    %assign/vec4 v0x1837180_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1805430;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x183b590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x183b8b0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1805430;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x183b590_0;
    %inv;
    %store/vec4 v0x183b590_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1805430;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1837360_0, v0x183ba10_0, v0x183b3b0_0, v0x183b450_0, v0x183b4f0_0, v0x183b630_0, v0x183b770_0, v0x183b6d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1805430;
T_7 ;
    %load/vec4 v0x183b810_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x183b810_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x183b810_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x183b810_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x183b810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x183b810_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x183b810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1805430;
T_8 ;
    %wait E_0x1800200;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x183b810_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183b810_0, 4, 32;
    %load/vec4 v0x183b950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x183b810_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183b810_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x183b810_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183b810_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x183b770_0;
    %load/vec4 v0x183b770_0;
    %load/vec4 v0x183b6d0_0;
    %xor;
    %load/vec4 v0x183b770_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x183b810_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183b810_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x183b810_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183b810_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can10_depth0/human/circuit2/iter0/response1/top_module.sv";
