// Seed: 1813662713
module module_0 (
    id_1
);
  input wire id_1;
  logic id_2, id_3;
  wire id_4, id_5, id_6;
endmodule
module module_1 #(
    parameter id_13 = 32'd6
) (
    output tri0 id_0,
    input tri0 id_1,
    output tri0 id_2,
    output wand id_3,
    output tri1 id_4,
    input tri0 id_5,
    input wor id_6,
    output tri id_7,
    input tri0 id_8,
    input tri id_9,
    output supply1 id_10,
    output uwire id_11,
    input tri0 id_12,
    input wor _id_13,
    input tri1 id_14,
    output tri0 id_15,
    input wor id_16,
    input uwire id_17,
    input wand id_18["" : 1  -  -1 'b0],
    input tri1 id_19[-1 : ~  1  -  id_13],
    output wire id_20,
    output supply0 id_21,
    output tri0 id_22,
    output supply1 id_23,
    input uwire id_24,
    input tri1 id_25,
    output supply1 id_26,
    input tri1 id_27,
    output supply0 id_28,
    input supply1 id_29,
    output supply0 id_30,
    input supply0 id_31
    , id_48,
    input uwire id_32,
    output logic id_33,
    input tri id_34,
    input wor id_35,
    input wand id_36,
    input supply0 id_37,
    input wire id_38,
    output tri0 id_39,
    input wire id_40,
    output wor id_41,
    output wire id_42,
    input tri1 id_43[(  (  -1  )  ) : 1],
    input supply0 id_44,
    input wand id_45,
    input wand id_46
);
  wire id_49, id_50;
  always id_33 = id_27;
  wire id_51, id_52, id_53, id_54, id_55[1 : -1 'b0], id_56, id_57;
  module_0 modCall_1 (id_55);
  assign id_20 = 1;
  assign id_0  = id_49;
endmodule
