{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702256803898 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702256803898 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 04:06:43 2023 " "Processing started: Mon Dec 11 04:06:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702256803898 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1702256803898 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_32bit -c ALU_32bit --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_32bit -c ALU_32bit --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1702256803898 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1702256804266 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1702256804266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_4bit " "Found entity 1: full_adder_4bit" {  } { { "full_adder_4bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/full_adder_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256811375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702256811375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256811376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702256811376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_1_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_1_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_1_bit " "Found entity 1: alu_1_bit" {  } { { "alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/alu_1_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256811377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702256811377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file my_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_testbench " "Found entity 1: my_testbench" {  } { { "my_testbench.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/my_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256811378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702256811378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8x1_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1_1bit " "Found entity 1: mux_8x1_1bit" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256811380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702256811380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msb_alu_1_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file msb_alu_1_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 msb_alu_1_bit " "Found entity 1: msb_alu_1_bit" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/msb_alu_1_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256811381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702256811381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_4bit " "Found entity 1: cla_4bit" {  } { { "cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/cla_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256811383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702256811383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256811384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702256811384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generate_propagate_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file generate_propagate_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 generate_propagate_4bit " "Found entity 1: generate_propagate_4bit" {  } { { "generate_propagate_4bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/generate_propagate_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256811385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702256811385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256811387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702256811387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend_to_32.v 1 1 " "Found 1 design units, including 1 entities, in source file extend_to_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend_to_32 " "Found entity 1: extend_to_32" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/extend_to_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256811388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702256811388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32bit " "Found entity 1: and_32bit" {  } { { "and_32bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256811389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702256811389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_32bit " "Found entity 1: or_32bit" {  } { { "or_32bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256811391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702256811391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32bit " "Found entity 1: xor_32bit" {  } { { "xor_32bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256811392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702256811392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file nor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_32bit " "Found entity 1: nor_32bit" {  } { { "nor_32bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/nor_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256811393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702256811393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a_less_b.v 1 1 " "Found 1 design units, including 1 entities, in source file a_less_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 A_less_B " "Found entity 1: A_less_B" {  } { { "A_less_B.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/A_less_B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256811395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702256811395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msb_cla_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file msb_cla_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 msb_cla_4bit " "Found entity 1: msb_cla_4bit" {  } { { "msb_cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/msb_cla_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256811396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702256811396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme.v 1 1 " "Found 1 design units, including 1 entities, in source file deneme.v" { { "Info" "ISGN_ENTITY_NAME" "1 deneme " "Found entity 1: deneme" {  } { { "deneme.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/deneme.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256811397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702256811397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_31bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_31bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_31bit " "Found entity 1: and_31bit" {  } { { "and_31bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_31bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256811399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702256811399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8x1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1_32bit " "Found entity 1: mux_8x1_32bit" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256811400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702256811400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Result result mod.v(2) " "Verilog HDL Declaration information at mod.v(2): object \"Result\" differs only in case from object \"result\" in the same scope" {  } { { "mod.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mod.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1702256811401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod.v 1 1 " "Found 1 design units, including 1 entities, in source file mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod " "Found entity 1: mod" {  } { { "mod.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256811401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702256811401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_cu " "Found entity 1: mod_cu" {  } { { "mod_cu.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mod_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256811402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702256811402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_dp " "Found entity 1: mod_dp" {  } { { "mod_dp.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mod_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256811403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702256811403 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_aluop1 alu_1_bit.v(20) " "Verilog HDL Implicit Net warning at alu_1_bit.v(20): created implicit net for \"not_aluop1\"" {  } { { "alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/alu_1_bit.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811403 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_aluop0 alu_1_bit.v(21) " "Verilog HDL Implicit Net warning at alu_1_bit.v(21): created implicit net for \"not_aluop0\"" {  } { { "alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/alu_1_bit.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811403 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_complement_cond alu_1_bit.v(28) " "Verilog HDL Implicit Net warning at alu_1_bit.v(28): created implicit net for \"b_complement_cond\"" {  } { { "alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/alu_1_bit.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811403 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_xor alu_1_bit.v(30) " "Verilog HDL Implicit Net warning at alu_1_bit.v(30): created implicit net for \"b_xor\"" {  } { { "alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/alu_1_bit.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811403 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and_a_b alu_1_bit.v(33) " "Verilog HDL Implicit Net warning at alu_1_bit.v(33): created implicit net for \"and_a_b\"" {  } { { "alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/alu_1_bit.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or_a_b alu_1_bit.v(34) " "Verilog HDL Implicit Net warning at alu_1_bit.v(34): created implicit net for \"or_a_b\"" {  } { { "alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/alu_1_bit.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xor_a_b alu_1_bit.v(35) " "Verilog HDL Implicit Net warning at alu_1_bit.v(35): created implicit net for \"xor_a_b\"" {  } { { "alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/alu_1_bit.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor_a_b alu_1_bit.v(36) " "Verilog HDL Implicit Net warning at alu_1_bit.v(36): created implicit net for \"nor_a_b\"" {  } { { "alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/alu_1_bit.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_a_b alu_1_bit.v(38) " "Verilog HDL Implicit Net warning at alu_1_bit.v(38): created implicit net for \"add_a_b\"" {  } { { "alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/alu_1_bit.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_sel0 mux_8x1_1bit.v(12) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(12): created implicit net for \"not_sel0\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_1bit.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_sel1 mux_8x1_1bit.v(13) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(13): created implicit net for \"not_sel1\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_1bit.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_sel2 mux_8x1_1bit.v(14) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(14): created implicit net for \"not_sel2\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_1bit.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in0 mux_8x1_1bit.v(17) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(17): created implicit net for \"in0\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_1bit.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in0_result mux_8x1_1bit.v(18) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(18): created implicit net for \"in0_result\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_1bit.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result_in0 mux_8x1_1bit.v(19) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(19): created implicit net for \"result_in0\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_1bit.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in1 mux_8x1_1bit.v(21) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(21): created implicit net for \"in1\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_1bit.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in1_result mux_8x1_1bit.v(22) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(22): created implicit net for \"in1_result\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_1bit.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result_in1 mux_8x1_1bit.v(23) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(23): created implicit net for \"result_in1\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_1bit.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in2 mux_8x1_1bit.v(25) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(25): created implicit net for \"in2\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_1bit.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in2_result mux_8x1_1bit.v(26) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(26): created implicit net for \"in2_result\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_1bit.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result_in2 mux_8x1_1bit.v(27) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(27): created implicit net for \"result_in2\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_1bit.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in3 mux_8x1_1bit.v(29) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(29): created implicit net for \"in3\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_1bit.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in3_result mux_8x1_1bit.v(30) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(30): created implicit net for \"in3_result\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_1bit.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result_in3 mux_8x1_1bit.v(31) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(31): created implicit net for \"result_in3\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_1bit.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in4 mux_8x1_1bit.v(33) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(33): created implicit net for \"in4\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_1bit.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in4_result mux_8x1_1bit.v(34) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(34): created implicit net for \"in4_result\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_1bit.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result_in4 mux_8x1_1bit.v(35) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(35): created implicit net for \"result_in4\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_1bit.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in5 mux_8x1_1bit.v(37) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(37): created implicit net for \"in5\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_1bit.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in5_result mux_8x1_1bit.v(38) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(38): created implicit net for \"in5_result\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_1bit.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result_in5 mux_8x1_1bit.v(39) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(39): created implicit net for \"result_in5\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_1bit.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in6 mux_8x1_1bit.v(41) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(41): created implicit net for \"in6\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_1bit.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in6_result mux_8x1_1bit.v(42) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(42): created implicit net for \"in6_result\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_1bit.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result_in6 mux_8x1_1bit.v(43) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(43): created implicit net for \"result_in6\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_1bit.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in7 mux_8x1_1bit.v(45) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(45): created implicit net for \"in7\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_1bit.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in7_result mux_8x1_1bit.v(46) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(46): created implicit net for \"in7_result\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_1bit.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result_in7 mux_8x1_1bit.v(47) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(47): created implicit net for \"result_in7\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_1bit.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result_or1 mux_8x1_1bit.v(49) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(49): created implicit net for \"result_or1\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_1bit.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result_or2 mux_8x1_1bit.v(50) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(50): created implicit net for \"result_or2\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_1bit.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result_or3 mux_8x1_1bit.v(51) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(51): created implicit net for \"result_or3\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_1bit.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result_or4 mux_8x1_1bit.v(52) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(52): created implicit net for \"result_or4\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_1bit.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result_or5 mux_8x1_1bit.v(54) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(54): created implicit net for \"result_or5\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_1bit.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result_or6 mux_8x1_1bit.v(55) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(55): created implicit net for \"result_or6\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_1bit.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_aluop1 msb_alu_1_bit.v(21) " "Verilog HDL Implicit Net warning at msb_alu_1_bit.v(21): created implicit net for \"not_aluop1\"" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/msb_alu_1_bit.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_aluop0 msb_alu_1_bit.v(22) " "Verilog HDL Implicit Net warning at msb_alu_1_bit.v(22): created implicit net for \"not_aluop0\"" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/msb_alu_1_bit.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_complement_cond msb_alu_1_bit.v(29) " "Verilog HDL Implicit Net warning at msb_alu_1_bit.v(29): created implicit net for \"b_complement_cond\"" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/msb_alu_1_bit.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_xor msb_alu_1_bit.v(31) " "Verilog HDL Implicit Net warning at msb_alu_1_bit.v(31): created implicit net for \"b_xor\"" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/msb_alu_1_bit.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and_a_b msb_alu_1_bit.v(34) " "Verilog HDL Implicit Net warning at msb_alu_1_bit.v(34): created implicit net for \"and_a_b\"" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/msb_alu_1_bit.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or_a_b msb_alu_1_bit.v(35) " "Verilog HDL Implicit Net warning at msb_alu_1_bit.v(35): created implicit net for \"or_a_b\"" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/msb_alu_1_bit.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xor_a_b msb_alu_1_bit.v(36) " "Verilog HDL Implicit Net warning at msb_alu_1_bit.v(36): created implicit net for \"xor_a_b\"" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/msb_alu_1_bit.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor_a_b msb_alu_1_bit.v(37) " "Verilog HDL Implicit Net warning at msb_alu_1_bit.v(37): created implicit net for \"nor_a_b\"" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/msb_alu_1_bit.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_a_b msb_alu_1_bit.v(39) " "Verilog HDL Implicit Net warning at msb_alu_1_bit.v(39): created implicit net for \"add_a_b\"" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/msb_alu_1_bit.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_overflow msb_alu_1_bit.v(44) " "Verilog HDL Implicit Net warning at msb_alu_1_bit.v(44): created implicit net for \"is_overflow\"" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/msb_alu_1_bit.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_aluop1 cla_4bit.v(19) " "Verilog HDL Implicit Net warning at cla_4bit.v(19): created implicit net for \"not_aluop1\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/cla_4bit.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_aluop0 cla_4bit.v(20) " "Verilog HDL Implicit Net warning at cla_4bit.v(20): created implicit net for \"not_aluop0\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/cla_4bit.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_complement_cond cla_4bit.v(27) " "Verilog HDL Implicit Net warning at cla_4bit.v(27): created implicit net for \"b_complement_cond\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/cla_4bit.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b0_xor cla_4bit.v(29) " "Verilog HDL Implicit Net warning at cla_4bit.v(29): created implicit net for \"b0_xor\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/cla_4bit.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b1_xor cla_4bit.v(30) " "Verilog HDL Implicit Net warning at cla_4bit.v(30): created implicit net for \"b1_xor\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/cla_4bit.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2_xor cla_4bit.v(31) " "Verilog HDL Implicit Net warning at cla_4bit.v(31): created implicit net for \"b2_xor\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/cla_4bit.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b3_xor cla_4bit.v(32) " "Verilog HDL Implicit Net warning at cla_4bit.v(32): created implicit net for \"b3_xor\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/cla_4bit.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p0c0 cla_4bit.v(43) " "Verilog HDL Implicit Net warning at cla_4bit.v(43): created implicit net for \"p0c0\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/cla_4bit.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1c1 cla_4bit.v(52) " "Verilog HDL Implicit Net warning at cla_4bit.v(52): created implicit net for \"p1c1\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/cla_4bit.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p2c2 cla_4bit.v(60) " "Verilog HDL Implicit Net warning at cla_4bit.v(60): created implicit net for \"p2c2\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/cla_4bit.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p3c3 cla_4bit.v(69) " "Verilog HDL Implicit Net warning at cla_4bit.v(69): created implicit net for \"p3c3\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/cla_4bit.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_aluop1 adder.v(16) " "Verilog HDL Implicit Net warning at adder.v(16): created implicit net for \"not_aluop1\"" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_aluop0 adder.v(17) " "Verilog HDL Implicit Net warning at adder.v(17): created implicit net for \"not_aluop0\"" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_complement_cond adder.v(24) " "Verilog HDL Implicit Net warning at adder.v(24): created implicit net for \"b_complement_cond\"" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p_3_0c0 adder.v(68) " "Verilog HDL Implicit Net warning at adder.v(68): created implicit net for \"p_3_0c0\"" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p_7_4c4 adder.v(72) " "Verilog HDL Implicit Net warning at adder.v(72): created implicit net for \"p_7_4c4\"" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p_11_8c8 adder.v(76) " "Verilog HDL Implicit Net warning at adder.v(76): created implicit net for \"p_11_8c8\"" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p_15_12c12 adder.v(80) " "Verilog HDL Implicit Net warning at adder.v(80): created implicit net for \"p_15_12c12\"" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p_19_16c16 adder.v(84) " "Verilog HDL Implicit Net warning at adder.v(84): created implicit net for \"p_19_16c16\"" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p_23_20c20 adder.v(88) " "Verilog HDL Implicit Net warning at adder.v(88): created implicit net for \"p_23_20c20\"" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p_27_24c24 adder.v(92) " "Verilog HDL Implicit Net warning at adder.v(92): created implicit net for \"p_27_24c24\"" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p_31_28c28 adder.v(96) " "Verilog HDL Implicit Net warning at adder.v(96): created implicit net for \"p_31_28c28\"" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p3p2 generate_propagate_4bit.v(26) " "Verilog HDL Implicit Net warning at generate_propagate_4bit.v(26): created implicit net for \"p3p2\"" {  } { { "generate_propagate_4bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/generate_propagate_4bit.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1p0 generate_propagate_4bit.v(27) " "Verilog HDL Implicit Net warning at generate_propagate_4bit.v(27): created implicit net for \"p1p0\"" {  } { { "generate_propagate_4bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/generate_propagate_4bit.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p3g2 generate_propagate_4bit.v(30) " "Verilog HDL Implicit Net warning at generate_propagate_4bit.v(30): created implicit net for \"p3g2\"" {  } { { "generate_propagate_4bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/generate_propagate_4bit.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g3_p3g2 generate_propagate_4bit.v(31) " "Verilog HDL Implicit Net warning at generate_propagate_4bit.v(31): created implicit net for \"g3_p3g2\"" {  } { { "generate_propagate_4bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/generate_propagate_4bit.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p3p2g1 generate_propagate_4bit.v(33) " "Verilog HDL Implicit Net warning at generate_propagate_4bit.v(33): created implicit net for \"p3p2g1\"" {  } { { "generate_propagate_4bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/generate_propagate_4bit.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g3_p3g2_p3p2g1 generate_propagate_4bit.v(34) " "Verilog HDL Implicit Net warning at generate_propagate_4bit.v(34): created implicit net for \"g3_p3g2_p3p2g1\"" {  } { { "generate_propagate_4bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/generate_propagate_4bit.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p3p2p1 generate_propagate_4bit.v(35) " "Verilog HDL Implicit Net warning at generate_propagate_4bit.v(35): created implicit net for \"p3p2p1\"" {  } { { "generate_propagate_4bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/generate_propagate_4bit.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p3p2p1g0 generate_propagate_4bit.v(36) " "Verilog HDL Implicit Net warning at generate_propagate_4bit.v(36): created implicit net for \"p3p2p1g0\"" {  } { { "generate_propagate_4bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/generate_propagate_4bit.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_aluop1 alu.v(13) " "Verilog HDL Implicit Net warning at alu.v(13): created implicit net for \"not_aluop1\"" {  } { { "alu.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/alu.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_aluop0 alu.v(14) " "Verilog HDL Implicit Net warning at alu.v(14): created implicit net for \"not_aluop0\"" {  } { { "alu.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/alu.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_complement_cond alu.v(21) " "Verilog HDL Implicit Net warning at alu.v(21): created implicit net for \"b_complement_cond\"" {  } { { "alu.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/alu.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_complement_extended alu.v(28) " "Verilog HDL Implicit Net warning at alu.v(28): created implicit net for \"b_complement_extended\"" {  } { { "alu.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/alu.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_xor alu.v(30) " "Verilog HDL Implicit Net warning at alu.v(30): created implicit net for \"B_xor\"" {  } { { "alu.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/alu.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout1 or_32bit.v(7) " "Verilog HDL Implicit Net warning at or_32bit.v(7): created implicit net for \"cout1\"" {  } { { "or_32bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout1 xor_32bit.v(7) " "Verilog HDL Implicit Net warning at xor_32bit.v(7): created implicit net for \"cout1\"" {  } { { "xor_32bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout1 nor_32bit.v(6) " "Verilog HDL Implicit Net warning at nor_32bit.v(6): created implicit net for \"cout1\"" {  } { { "nor_32bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/nor_32bit.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_aluop1 msb_cla_4bit.v(20) " "Verilog HDL Implicit Net warning at msb_cla_4bit.v(20): created implicit net for \"not_aluop1\"" {  } { { "msb_cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/msb_cla_4bit.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_aluop0 msb_cla_4bit.v(21) " "Verilog HDL Implicit Net warning at msb_cla_4bit.v(21): created implicit net for \"not_aluop0\"" {  } { { "msb_cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/msb_cla_4bit.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_complement_cond msb_cla_4bit.v(28) " "Verilog HDL Implicit Net warning at msb_cla_4bit.v(28): created implicit net for \"b_complement_cond\"" {  } { { "msb_cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/msb_cla_4bit.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b0_xor msb_cla_4bit.v(30) " "Verilog HDL Implicit Net warning at msb_cla_4bit.v(30): created implicit net for \"b0_xor\"" {  } { { "msb_cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/msb_cla_4bit.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b1_xor msb_cla_4bit.v(31) " "Verilog HDL Implicit Net warning at msb_cla_4bit.v(31): created implicit net for \"b1_xor\"" {  } { { "msb_cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/msb_cla_4bit.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2_xor msb_cla_4bit.v(32) " "Verilog HDL Implicit Net warning at msb_cla_4bit.v(32): created implicit net for \"b2_xor\"" {  } { { "msb_cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/msb_cla_4bit.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b3_xor msb_cla_4bit.v(33) " "Verilog HDL Implicit Net warning at msb_cla_4bit.v(33): created implicit net for \"b3_xor\"" {  } { { "msb_cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/msb_cla_4bit.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p0c0 msb_cla_4bit.v(44) " "Verilog HDL Implicit Net warning at msb_cla_4bit.v(44): created implicit net for \"p0c0\"" {  } { { "msb_cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/msb_cla_4bit.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1c1 msb_cla_4bit.v(53) " "Verilog HDL Implicit Net warning at msb_cla_4bit.v(53): created implicit net for \"p1c1\"" {  } { { "msb_cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/msb_cla_4bit.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p2c2 msb_cla_4bit.v(61) " "Verilog HDL Implicit Net warning at msb_cla_4bit.v(61): created implicit net for \"p2c2\"" {  } { { "msb_cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/msb_cla_4bit.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p3c3 msb_cla_4bit.v(70) " "Verilog HDL Implicit Net warning at msb_cla_4bit.v(70): created implicit net for \"p3c3\"" {  } { { "msb_cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/msb_cla_4bit.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_sel0 mux_8x1_32bit.v(26) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(26): created implicit net for \"not_sel0\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_32bit.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_sel1 mux_8x1_32bit.v(27) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(27): created implicit net for \"not_sel1\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_32bit.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_sel2 mux_8x1_32bit.v(28) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(28): created implicit net for \"not_sel2\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_32bit.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in0 mux_8x1_32bit.v(31) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(31): created implicit net for \"in0\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_32bit.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in0_result mux_8x1_32bit.v(32) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(32): created implicit net for \"in0_result\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_32bit.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in1 mux_8x1_32bit.v(36) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(36): created implicit net for \"in1\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_32bit.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in1_result mux_8x1_32bit.v(37) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(37): created implicit net for \"in1_result\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_32bit.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in2 mux_8x1_32bit.v(41) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(41): created implicit net for \"in2\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_32bit.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in2_result mux_8x1_32bit.v(42) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(42): created implicit net for \"in2_result\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_32bit.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in3 mux_8x1_32bit.v(46) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(46): created implicit net for \"in3\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_32bit.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in3_result mux_8x1_32bit.v(47) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(47): created implicit net for \"in3_result\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_32bit.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in4 mux_8x1_32bit.v(51) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(51): created implicit net for \"in4\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_32bit.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in4_result mux_8x1_32bit.v(52) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(52): created implicit net for \"in4_result\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_32bit.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in5 mux_8x1_32bit.v(56) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(56): created implicit net for \"in5\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_32bit.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in5_result mux_8x1_32bit.v(57) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(57): created implicit net for \"in5_result\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_32bit.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in6 mux_8x1_32bit.v(61) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(61): created implicit net for \"in6\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_32bit.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in6_result mux_8x1_32bit.v(62) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(62): created implicit net for \"in6_result\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_32bit.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in7 mux_8x1_32bit.v(66) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(66): created implicit net for \"in7\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_32bit.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in7_result mux_8x1_32bit.v(67) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(67): created implicit net for \"in7_result\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mux_8x1_32bit.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702256811409 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1702256811441 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 alu.v(30) " "Verilog HDL warning at alu.v(30): actual bit length 32 differs from formal bit length 1" {  } { { "alu.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/alu.v" 30 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702256811442 "|alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend_to_32 extend_to_32:ex1 " "Elaborating entity \"extend_to_32\" for hierarchy \"extend_to_32:ex1\"" {  } { { "alu.v" "ex1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/alu.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702256811443 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(3) " "Verilog HDL warning at extend_to_32.v(3): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/extend_to_32.v" 3 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811444 "|alu|extend_to_32:ex1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(4) " "Verilog HDL warning at extend_to_32.v(4): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/extend_to_32.v" 4 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811444 "|alu|extend_to_32:ex1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(5) " "Verilog HDL warning at extend_to_32.v(5): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/extend_to_32.v" 5 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811444 "|alu|extend_to_32:ex1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(6) " "Verilog HDL warning at extend_to_32.v(6): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/extend_to_32.v" 6 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811444 "|alu|extend_to_32:ex1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(7) " "Verilog HDL warning at extend_to_32.v(7): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/extend_to_32.v" 7 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811444 "|alu|extend_to_32:ex1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(8) " "Verilog HDL warning at extend_to_32.v(8): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/extend_to_32.v" 8 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811444 "|alu|extend_to_32:ex1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(9) " "Verilog HDL warning at extend_to_32.v(9): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/extend_to_32.v" 9 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811444 "|alu|extend_to_32:ex1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(10) " "Verilog HDL warning at extend_to_32.v(10): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/extend_to_32.v" 10 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811444 "|alu|extend_to_32:ex1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(11) " "Verilog HDL warning at extend_to_32.v(11): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/extend_to_32.v" 11 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811444 "|alu|extend_to_32:ex1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(12) " "Verilog HDL warning at extend_to_32.v(12): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/extend_to_32.v" 12 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811444 "|alu|extend_to_32:ex1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(13) " "Verilog HDL warning at extend_to_32.v(13): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/extend_to_32.v" 13 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811444 "|alu|extend_to_32:ex1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(14) " "Verilog HDL warning at extend_to_32.v(14): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/extend_to_32.v" 14 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811444 "|alu|extend_to_32:ex1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(15) " "Verilog HDL warning at extend_to_32.v(15): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/extend_to_32.v" 15 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811444 "|alu|extend_to_32:ex1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(16) " "Verilog HDL warning at extend_to_32.v(16): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/extend_to_32.v" 16 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811444 "|alu|extend_to_32:ex1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(17) " "Verilog HDL warning at extend_to_32.v(17): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/extend_to_32.v" 17 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811444 "|alu|extend_to_32:ex1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(18) " "Verilog HDL warning at extend_to_32.v(18): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/extend_to_32.v" 18 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811444 "|alu|extend_to_32:ex1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(19) " "Verilog HDL warning at extend_to_32.v(19): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/extend_to_32.v" 19 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811444 "|alu|extend_to_32:ex1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(20) " "Verilog HDL warning at extend_to_32.v(20): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/extend_to_32.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811444 "|alu|extend_to_32:ex1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(21) " "Verilog HDL warning at extend_to_32.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/extend_to_32.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811444 "|alu|extend_to_32:ex1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(22) " "Verilog HDL warning at extend_to_32.v(22): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/extend_to_32.v" 22 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811444 "|alu|extend_to_32:ex1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(23) " "Verilog HDL warning at extend_to_32.v(23): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/extend_to_32.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811444 "|alu|extend_to_32:ex1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(24) " "Verilog HDL warning at extend_to_32.v(24): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/extend_to_32.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811444 "|alu|extend_to_32:ex1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(25) " "Verilog HDL warning at extend_to_32.v(25): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/extend_to_32.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811444 "|alu|extend_to_32:ex1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(26) " "Verilog HDL warning at extend_to_32.v(26): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/extend_to_32.v" 26 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811444 "|alu|extend_to_32:ex1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(27) " "Verilog HDL warning at extend_to_32.v(27): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/extend_to_32.v" 27 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811444 "|alu|extend_to_32:ex1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(28) " "Verilog HDL warning at extend_to_32.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/extend_to_32.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811444 "|alu|extend_to_32:ex1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(29) " "Verilog HDL warning at extend_to_32.v(29): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/extend_to_32.v" 29 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811444 "|alu|extend_to_32:ex1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(30) " "Verilog HDL warning at extend_to_32.v(30): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/extend_to_32.v" 30 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811444 "|alu|extend_to_32:ex1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(31) " "Verilog HDL warning at extend_to_32.v(31): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/extend_to_32.v" 31 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811444 "|alu|extend_to_32:ex1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(32) " "Verilog HDL warning at extend_to_32.v(32): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/extend_to_32.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811444 "|alu|extend_to_32:ex1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(33) " "Verilog HDL warning at extend_to_32.v(33): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/extend_to_32.v" 33 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811444 "|alu|extend_to_32:ex1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(34) " "Verilog HDL warning at extend_to_32.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/extend_to_32.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811445 "|alu|extend_to_32:ex1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32bit and_32bit:and_op " "Elaborating entity \"and_32bit\" for hierarchy \"and_32bit:and_op\"" {  } { { "alu.v" "and_op" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/alu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702256811445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_1_bit and_32bit:and_op\|alu_1_bit:alu1 " "Elaborating entity \"alu_1_bit\" for hierarchy \"and_32bit:and_op\|alu_1_bit:alu1\"" {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702256811447 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 alu_1_bit.v(42) " "Verilog HDL warning at alu_1_bit.v(42): actual bit length 32 differs from formal bit length 1" {  } { { "alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/alu_1_bit.v" 42 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811448 "|alu_1_bit"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 alu_1_bit.v(43) " "Verilog HDL warning at alu_1_bit.v(43): actual bit length 32 differs from formal bit length 1" {  } { { "alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/alu_1_bit.v" 43 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811448 "|alu_1_bit"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 alu_1_bit.v(44) " "Verilog HDL warning at alu_1_bit.v(44): actual bit length 32 differs from formal bit length 1" {  } { { "alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/alu_1_bit.v" 44 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811448 "|alu_1_bit"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 alu_1_bit.v(45) " "Verilog HDL warning at alu_1_bit.v(45): actual bit length 32 differs from formal bit length 1" {  } { { "alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/alu_1_bit.v" 45 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811448 "|alu_1_bit"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 alu_1_bit.v(46) " "Verilog HDL warning at alu_1_bit.v(46): actual bit length 32 differs from formal bit length 1" {  } { { "alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/alu_1_bit.v" 46 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811448 "|alu_1_bit"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 alu_1_bit.v(47) " "Verilog HDL warning at alu_1_bit.v(47): actual bit length 32 differs from formal bit length 1" {  } { { "alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/alu_1_bit.v" 47 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811448 "|alu_1_bit"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 alu_1_bit.v(48) " "Verilog HDL warning at alu_1_bit.v(48): actual bit length 32 differs from formal bit length 1" {  } { { "alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/alu_1_bit.v" 48 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811448 "|alu_1_bit"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 alu_1_bit.v(49) " "Verilog HDL warning at alu_1_bit.v(49): actual bit length 32 differs from formal bit length 1" {  } { { "alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/alu_1_bit.v" 49 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811448 "|alu_1_bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder and_32bit:and_op\|alu_1_bit:alu1\|full_adder:fa1 " "Elaborating entity \"full_adder\" for hierarchy \"and_32bit:and_op\|alu_1_bit:alu1\|full_adder:fa1\"" {  } { { "alu_1_bit.v" "fa1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/alu_1_bit.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702256811449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8x1_1bit and_32bit:and_op\|alu_1_bit:alu1\|mux_8x1_1bit:mux1 " "Elaborating entity \"mux_8x1_1bit\" for hierarchy \"and_32bit:and_op\|alu_1_bit:alu1\|mux_8x1_1bit:mux1\"" {  } { { "alu_1_bit.v" "mux1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/alu_1_bit.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702256811450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32bit or_32bit:or_op " "Elaborating entity \"or_32bit\" for hierarchy \"or_32bit:or_op\"" {  } { { "alu.v" "or_op" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/alu.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702256811468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_32bit xor_32bit:xor_op " "Elaborating entity \"xor_32bit\" for hierarchy \"xor_32bit:xor_op\"" {  } { { "alu.v" "xor_op" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/alu.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702256811488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_32bit nor_32bit:nor_op " "Elaborating entity \"nor_32bit\" for hierarchy \"nor_32bit:nor_op\"" {  } { { "alu.v" "nor_op" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/alu.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702256811507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:less_op " "Elaborating entity \"adder\" for hierarchy \"adder:less_op\"" {  } { { "alu.v" "less_op" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/alu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702256811527 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 adder.v(68) " "Verilog HDL warning at adder.v(68): actual bit length 4 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 68 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811530 "|alu|adder:less_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 adder.v(69) " "Verilog HDL warning at adder.v(69): actual bit length 4 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 69 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811530 "|alu|adder:less_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 adder.v(72) " "Verilog HDL warning at adder.v(72): actual bit length 4 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 72 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811530 "|alu|adder:less_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 adder.v(73) " "Verilog HDL warning at adder.v(73): actual bit length 4 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 73 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811530 "|alu|adder:less_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 adder.v(76) " "Verilog HDL warning at adder.v(76): actual bit length 4 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 76 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811530 "|alu|adder:less_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 adder.v(77) " "Verilog HDL warning at adder.v(77): actual bit length 4 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 77 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811530 "|alu|adder:less_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 adder.v(80) " "Verilog HDL warning at adder.v(80): actual bit length 4 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 80 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811530 "|alu|adder:less_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 adder.v(81) " "Verilog HDL warning at adder.v(81): actual bit length 4 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 81 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811530 "|alu|adder:less_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 adder.v(84) " "Verilog HDL warning at adder.v(84): actual bit length 4 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 84 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811530 "|alu|adder:less_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 adder.v(85) " "Verilog HDL warning at adder.v(85): actual bit length 4 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 85 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811530 "|alu|adder:less_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 adder.v(88) " "Verilog HDL warning at adder.v(88): actual bit length 4 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 88 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811530 "|alu|adder:less_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 adder.v(89) " "Verilog HDL warning at adder.v(89): actual bit length 4 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 89 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811530 "|alu|adder:less_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 adder.v(92) " "Verilog HDL warning at adder.v(92): actual bit length 4 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 92 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811530 "|alu|adder:less_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 adder.v(93) " "Verilog HDL warning at adder.v(93): actual bit length 4 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 93 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811530 "|alu|adder:less_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 adder.v(96) " "Verilog HDL warning at adder.v(96): actual bit length 4 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 96 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811530 "|alu|adder:less_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 adder.v(97) " "Verilog HDL warning at adder.v(97): actual bit length 4 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 97 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811530 "|alu|adder:less_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 adder.v(135) " "Verilog HDL warning at adder.v(135): actual bit length 32 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 135 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811530 "|alu|adder:less_op"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generate_propagate_4bit adder:less_op\|generate_propagate_4bit:gp1 " "Elaborating entity \"generate_propagate_4bit\" for hierarchy \"adder:less_op\|generate_propagate_4bit:gp1\"" {  } { { "adder.v" "gp1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702256811551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_31bit adder:less_op\|and_31bit:andforless " "Elaborating entity \"and_31bit\" for hierarchy \"adder:less_op\|and_31bit:andforless\"" {  } { { "adder.v" "andforless" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702256811554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_4bit adder:less_op\|cla_4bit:cla1 " "Elaborating entity \"cla_4bit\" for hierarchy \"adder:less_op\|cla_4bit:cla1\"" {  } { { "adder.v" "cla1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702256811555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msb_cla_4bit adder:less_op\|msb_cla_4bit:cla8 " "Elaborating entity \"msb_cla_4bit\" for hierarchy \"adder:less_op\|msb_cla_4bit:cla8\"" {  } { { "adder.v" "cla8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702256811576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msb_alu_1_bit adder:less_op\|msb_cla_4bit:cla8\|msb_alu_1_bit:alu4 " "Elaborating entity \"msb_alu_1_bit\" for hierarchy \"adder:less_op\|msb_cla_4bit:cla8\|msb_alu_1_bit:alu4\"" {  } { { "msb_cla_4bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/msb_cla_4bit.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702256811579 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 msb_alu_1_bit.v(49) " "Verilog HDL warning at msb_alu_1_bit.v(49): actual bit length 32 differs from formal bit length 1" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/msb_alu_1_bit.v" 49 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811580 "|alu|adder:less_op|msb_cla_4bit:cla8|msb_alu_1_bit:alu4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 msb_alu_1_bit.v(50) " "Verilog HDL warning at msb_alu_1_bit.v(50): actual bit length 32 differs from formal bit length 1" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/msb_alu_1_bit.v" 50 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811580 "|alu|adder:less_op|msb_cla_4bit:cla8|msb_alu_1_bit:alu4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 msb_alu_1_bit.v(51) " "Verilog HDL warning at msb_alu_1_bit.v(51): actual bit length 32 differs from formal bit length 1" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/msb_alu_1_bit.v" 51 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811580 "|alu|adder:less_op|msb_cla_4bit:cla8|msb_alu_1_bit:alu4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 msb_alu_1_bit.v(52) " "Verilog HDL warning at msb_alu_1_bit.v(52): actual bit length 32 differs from formal bit length 1" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/msb_alu_1_bit.v" 52 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811580 "|alu|adder:less_op|msb_cla_4bit:cla8|msb_alu_1_bit:alu4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 msb_alu_1_bit.v(53) " "Verilog HDL warning at msb_alu_1_bit.v(53): actual bit length 32 differs from formal bit length 1" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/msb_alu_1_bit.v" 53 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811580 "|alu|adder:less_op|msb_cla_4bit:cla8|msb_alu_1_bit:alu4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 msb_alu_1_bit.v(54) " "Verilog HDL warning at msb_alu_1_bit.v(54): actual bit length 32 differs from formal bit length 1" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/msb_alu_1_bit.v" 54 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811580 "|alu|adder:less_op|msb_cla_4bit:cla8|msb_alu_1_bit:alu4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 msb_alu_1_bit.v(55) " "Verilog HDL warning at msb_alu_1_bit.v(55): actual bit length 32 differs from formal bit length 1" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/msb_alu_1_bit.v" 55 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811580 "|alu|adder:less_op|msb_cla_4bit:cla8|msb_alu_1_bit:alu4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 msb_alu_1_bit.v(56) " "Verilog HDL warning at msb_alu_1_bit.v(56): actual bit length 32 differs from formal bit length 1" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/msb_alu_1_bit.v" 56 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1702256811580 "|alu|adder:less_op|msb_cla_4bit:cla8|msb_alu_1_bit:alu4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod mod:mod_op " "Elaborating entity \"mod\" for hierarchy \"mod:mod_op\"" {  } { { "alu.v" "mod_op" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/alu.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702256811669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_cu mod:mod_op\|mod_cu:cu " "Elaborating entity \"mod_cu\" for hierarchy \"mod:mod_op\|mod_cu:cu\"" {  } { { "mod.v" "cu" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mod.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702256811671 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result mod_cu.v(54) " "Verilog HDL Always Construct warning at mod_cu.v(54): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "mod_cu.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mod_cu.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702256811671 "|alu|mod:mod_op|mod_cu:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result mod_cu.v(54) " "Inferred latch for \"result\" at mod_cu.v(54)" {  } { { "mod_cu.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mod_cu.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256811671 "|alu|mod:mod_op|mod_cu:cu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_dp mod:mod_op\|mod_dp:dp " "Elaborating entity \"mod_dp\" for hierarchy \"mod:mod_op\|mod_dp:dp\"" {  } { { "mod.v" "dp" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/mod.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702256811672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8x1_32bit mux_8x1_32bit:mux1 " "Elaborating entity \"mux_8x1_32bit\" for hierarchy \"mux_8x1_32bit:mux1\"" {  } { { "alu.v" "mux1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/alu.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702256811797 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812442 "|alu|or_32bit:or_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812442 "|alu|or_32bit:or_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812443 "|alu|or_32bit:or_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812443 "|alu|or_32bit:or_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812443 "|alu|or_32bit:or_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812443 "|alu|or_32bit:or_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812443 "|alu|or_32bit:or_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812443 "|alu|or_32bit:or_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812443 "|alu|or_32bit:or_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812443 "|alu|or_32bit:or_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812444 "|alu|or_32bit:or_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812444 "|alu|or_32bit:or_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812444 "|alu|or_32bit:or_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812444 "|alu|or_32bit:or_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812444 "|alu|or_32bit:or_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812444 "|alu|or_32bit:or_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812444 "|alu|or_32bit:or_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812444 "|alu|or_32bit:or_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812444 "|alu|or_32bit:or_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812444 "|alu|or_32bit:or_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812445 "|alu|or_32bit:or_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812445 "|alu|or_32bit:or_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812445 "|alu|or_32bit:or_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812445 "|alu|or_32bit:or_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812445 "|alu|or_32bit:or_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812445 "|alu|or_32bit:or_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812445 "|alu|or_32bit:or_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812445 "|alu|or_32bit:or_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812446 "|alu|or_32bit:or_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812446 "|alu|or_32bit:or_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812446 "|alu|or_32bit:or_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812446 "|alu|or_32bit:or_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812446 "|alu|or_32bit:or_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812446 "|alu|or_32bit:or_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812446 "|alu|or_32bit:or_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812446 "|alu|or_32bit:or_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812446 "|alu|or_32bit:or_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812446 "|alu|or_32bit:or_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812447 "|alu|or_32bit:or_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812447 "|alu|or_32bit:or_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812447 "|alu|or_32bit:or_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812447 "|alu|or_32bit:or_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812447 "|alu|or_32bit:or_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812447 "|alu|or_32bit:or_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812447 "|alu|or_32bit:or_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812447 "|alu|or_32bit:or_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812447 "|alu|or_32bit:or_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812448 "|alu|or_32bit:or_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812448 "|alu|or_32bit:or_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812448 "|alu|or_32bit:or_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812448 "|alu|or_32bit:or_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812448 "|alu|or_32bit:or_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812448 "|alu|or_32bit:or_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812448 "|alu|or_32bit:or_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812448 "|alu|or_32bit:or_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812448 "|alu|or_32bit:or_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812449 "|alu|or_32bit:or_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812449 "|alu|or_32bit:or_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812449 "|alu|or_32bit:or_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812449 "|alu|or_32bit:or_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812449 "|alu|or_32bit:or_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812449 "|alu|or_32bit:or_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812449 "|alu|or_32bit:or_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812449 "|alu|or_32bit:or_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812450 "|alu|or_32bit:or_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812450 "|alu|or_32bit:or_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812450 "|alu|or_32bit:or_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812450 "|alu|or_32bit:or_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812450 "|alu|or_32bit:or_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812450 "|alu|or_32bit:or_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812451 "|alu|or_32bit:or_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812451 "|alu|or_32bit:or_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812451 "|alu|or_32bit:or_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812451 "|alu|or_32bit:or_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812451 "|alu|or_32bit:or_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812451 "|alu|or_32bit:or_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812451 "|alu|or_32bit:or_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812451 "|alu|or_32bit:or_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812451 "|alu|or_32bit:or_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812451 "|alu|or_32bit:or_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812452 "|alu|or_32bit:or_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812452 "|alu|or_32bit:or_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812452 "|alu|or_32bit:or_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812452 "|alu|or_32bit:or_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812452 "|alu|or_32bit:or_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812452 "|alu|or_32bit:or_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812452 "|alu|or_32bit:or_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812452 "|alu|or_32bit:or_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812452 "|alu|or_32bit:or_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812452 "|alu|or_32bit:or_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812453 "|alu|or_32bit:or_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812453 "|alu|or_32bit:or_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812453 "|alu|or_32bit:or_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812453 "|alu|or_32bit:or_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812453 "|alu|or_32bit:or_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812453 "|alu|or_32bit:or_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812453 "|alu|or_32bit:or_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812453 "|alu|or_32bit:or_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812453 "|alu|or_32bit:or_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812453 "|alu|or_32bit:or_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812454 "|alu|or_32bit:or_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812454 "|alu|or_32bit:or_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812454 "|alu|or_32bit:or_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812454 "|alu|or_32bit:or_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812454 "|alu|or_32bit:or_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812454 "|alu|or_32bit:or_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812454 "|alu|or_32bit:or_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812454 "|alu|or_32bit:or_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812454 "|alu|or_32bit:or_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812454 "|alu|or_32bit:or_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812455 "|alu|or_32bit:or_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812455 "|alu|or_32bit:or_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812455 "|alu|or_32bit:or_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812455 "|alu|or_32bit:or_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812455 "|alu|or_32bit:or_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812455 "|alu|or_32bit:or_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812455 "|alu|or_32bit:or_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812455 "|alu|or_32bit:or_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812455 "|alu|or_32bit:or_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812455 "|alu|or_32bit:or_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812456 "|alu|or_32bit:or_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812456 "|alu|or_32bit:or_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812456 "|alu|or_32bit:or_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812456 "|alu|or_32bit:or_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812456 "|alu|or_32bit:or_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812456 "|alu|or_32bit:or_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812456 "|alu|or_32bit:or_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812456 "|alu|or_32bit:or_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812457 "|alu|or_32bit:or_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812457 "|alu|or_32bit:or_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812457 "|alu|or_32bit:or_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812457 "|alu|or_32bit:or_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812457 "|alu|or_32bit:or_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812457 "|alu|or_32bit:or_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812458 "|alu|or_32bit:or_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812458 "|alu|or_32bit:or_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812458 "|alu|or_32bit:or_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812458 "|alu|or_32bit:or_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812458 "|alu|or_32bit:or_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812458 "|alu|or_32bit:or_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812458 "|alu|or_32bit:or_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812458 "|alu|or_32bit:or_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812458 "|alu|or_32bit:or_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812458 "|alu|or_32bit:or_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812459 "|alu|or_32bit:or_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812459 "|alu|or_32bit:or_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812459 "|alu|or_32bit:or_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812459 "|alu|or_32bit:or_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812459 "|alu|or_32bit:or_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812459 "|alu|or_32bit:or_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812459 "|alu|or_32bit:or_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812459 "|alu|or_32bit:or_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812459 "|alu|or_32bit:or_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812459 "|alu|or_32bit:or_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812460 "|alu|or_32bit:or_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812460 "|alu|or_32bit:or_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812460 "|alu|or_32bit:or_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812460 "|alu|or_32bit:or_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812460 "|alu|or_32bit:or_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812460 "|alu|or_32bit:or_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812460 "|alu|or_32bit:or_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812460 "|alu|or_32bit:or_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812460 "|alu|or_32bit:or_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812460 "|alu|or_32bit:or_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812461 "|alu|or_32bit:or_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812461 "|alu|or_32bit:or_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812461 "|alu|or_32bit:or_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812461 "|alu|or_32bit:or_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812461 "|alu|or_32bit:or_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812461 "|alu|or_32bit:or_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812461 "|alu|or_32bit:or_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812461 "|alu|or_32bit:or_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812461 "|alu|or_32bit:or_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812462 "|alu|or_32bit:or_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812462 "|alu|or_32bit:or_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812462 "|alu|or_32bit:or_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812462 "|alu|or_32bit:or_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812462 "|alu|or_32bit:or_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812462 "|alu|or_32bit:or_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812462 "|alu|or_32bit:or_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812462 "|alu|or_32bit:or_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812462 "|alu|or_32bit:or_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812463 "|alu|or_32bit:or_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812463 "|alu|or_32bit:or_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812463 "|alu|or_32bit:or_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812463 "|alu|or_32bit:or_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812463 "|alu|or_32bit:or_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812463 "|alu|or_32bit:or_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812463 "|alu|or_32bit:or_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812463 "|alu|or_32bit:or_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812464 "|alu|or_32bit:or_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812464 "|alu|or_32bit:or_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812464 "|alu|or_32bit:or_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812464 "|alu|or_32bit:or_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812465 "|alu|or_32bit:or_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812465 "|alu|or_32bit:or_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812465 "|alu|or_32bit:or_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812465 "|alu|or_32bit:or_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812465 "|alu|or_32bit:or_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812465 "|alu|or_32bit:or_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812465 "|alu|or_32bit:or_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812465 "|alu|or_32bit:or_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812465 "|alu|or_32bit:or_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812465 "|alu|or_32bit:or_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812466 "|alu|or_32bit:or_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812466 "|alu|or_32bit:or_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812466 "|alu|or_32bit:or_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812466 "|alu|or_32bit:or_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812466 "|alu|or_32bit:or_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812466 "|alu|or_32bit:or_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812466 "|alu|or_32bit:or_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812466 "|alu|or_32bit:or_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812466 "|alu|or_32bit:or_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812466 "|alu|or_32bit:or_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812467 "|alu|or_32bit:or_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812467 "|alu|or_32bit:or_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812467 "|alu|or_32bit:or_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812467 "|alu|or_32bit:or_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812467 "|alu|or_32bit:or_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812467 "|alu|or_32bit:or_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812467 "|alu|or_32bit:or_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812467 "|alu|or_32bit:or_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812467 "|alu|or_32bit:or_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812467 "|alu|or_32bit:or_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812468 "|alu|or_32bit:or_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812468 "|alu|or_32bit:or_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812468 "|alu|or_32bit:or_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812468 "|alu|or_32bit:or_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812468 "|alu|or_32bit:or_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812468 "|alu|or_32bit:or_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812468 "|alu|or_32bit:or_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812468 "|alu|or_32bit:or_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812469 "|alu|or_32bit:or_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812469 "|alu|or_32bit:or_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812469 "|alu|or_32bit:or_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812469 "|alu|or_32bit:or_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812469 "|alu|or_32bit:or_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812469 "|alu|or_32bit:or_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812469 "|alu|or_32bit:or_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812469 "|alu|or_32bit:or_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812470 "|alu|or_32bit:or_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812470 "|alu|or_32bit:or_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812470 "|alu|or_32bit:or_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812470 "|alu|or_32bit:or_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812470 "|alu|or_32bit:or_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812470 "|alu|or_32bit:or_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812470 "|alu|or_32bit:or_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812470 "|alu|or_32bit:or_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812470 "|alu|or_32bit:or_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812470 "|alu|or_32bit:or_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812471 "|alu|or_32bit:or_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812471 "|alu|or_32bit:or_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812471 "|alu|or_32bit:or_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812471 "|alu|or_32bit:or_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812471 "|alu|or_32bit:or_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812471 "|alu|or_32bit:or_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812472 "|alu|or_32bit:or_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812472 "|alu|or_32bit:or_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812472 "|alu|or_32bit:or_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812472 "|alu|or_32bit:or_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812472 "|alu|or_32bit:or_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812472 "|alu|or_32bit:or_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812472 "|alu|or_32bit:or_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812472 "|alu|or_32bit:or_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812473 "|alu|or_32bit:or_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812473 "|alu|or_32bit:or_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812473 "|alu|or_32bit:or_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812473 "|alu|or_32bit:or_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812473 "|alu|or_32bit:or_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812473 "|alu|or_32bit:or_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812473 "|alu|or_32bit:or_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812473 "|alu|or_32bit:or_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812473 "|alu|or_32bit:or_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812474 "|alu|or_32bit:or_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812474 "|alu|or_32bit:or_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812474 "|alu|or_32bit:or_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812474 "|alu|or_32bit:or_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812474 "|alu|or_32bit:or_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812474 "|alu|or_32bit:or_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812474 "|alu|or_32bit:or_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812474 "|alu|or_32bit:or_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812474 "|alu|or_32bit:or_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812475 "|alu|or_32bit:or_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812475 "|alu|or_32bit:or_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812475 "|alu|or_32bit:or_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812475 "|alu|or_32bit:or_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812475 "|alu|or_32bit:or_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812475 "|alu|or_32bit:or_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812475 "|alu|or_32bit:or_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812475 "|alu|or_32bit:or_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812475 "|alu|or_32bit:or_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812475 "|alu|or_32bit:or_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812476 "|alu|or_32bit:or_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812476 "|alu|or_32bit:or_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812476 "|alu|or_32bit:or_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812476 "|alu|or_32bit:or_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812476 "|alu|or_32bit:or_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812476 "|alu|or_32bit:or_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812476 "|alu|or_32bit:or_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812476 "|alu|or_32bit:or_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812476 "|alu|or_32bit:or_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812477 "|alu|or_32bit:or_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812477 "|alu|or_32bit:or_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812477 "|alu|or_32bit:or_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812477 "|alu|or_32bit:or_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812477 "|alu|or_32bit:or_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812477 "|alu|or_32bit:or_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812477 "|alu|or_32bit:or_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812477 "|alu|or_32bit:or_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812477 "|alu|or_32bit:or_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812478 "|alu|or_32bit:or_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812478 "|alu|or_32bit:or_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812478 "|alu|or_32bit:or_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812478 "|alu|or_32bit:or_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812478 "|alu|or_32bit:or_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812478 "|alu|or_32bit:or_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812478 "|alu|or_32bit:or_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812478 "|alu|or_32bit:or_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812478 "|alu|or_32bit:or_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812478 "|alu|or_32bit:or_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812479 "|alu|or_32bit:or_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812479 "|alu|or_32bit:or_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812479 "|alu|or_32bit:or_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812480 "|alu|or_32bit:or_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812480 "|alu|or_32bit:or_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812480 "|alu|or_32bit:or_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812480 "|alu|or_32bit:or_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812480 "|alu|or_32bit:or_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812480 "|alu|or_32bit:or_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812480 "|alu|or_32bit:or_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812480 "|alu|or_32bit:or_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812480 "|alu|or_32bit:or_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812481 "|alu|or_32bit:or_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812481 "|alu|or_32bit:or_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812481 "|alu|or_32bit:or_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812481 "|alu|or_32bit:or_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812481 "|alu|or_32bit:or_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812481 "|alu|or_32bit:or_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812481 "|alu|or_32bit:or_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812481 "|alu|or_32bit:or_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812481 "|alu|or_32bit:or_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812482 "|alu|or_32bit:or_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812482 "|alu|or_32bit:or_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812482 "|alu|or_32bit:or_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812482 "|alu|or_32bit:or_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812482 "|alu|or_32bit:or_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812482 "|alu|or_32bit:or_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812482 "|alu|or_32bit:or_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812482 "|alu|or_32bit:or_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812482 "|alu|or_32bit:or_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812483 "|alu|or_32bit:or_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812483 "|alu|or_32bit:or_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812483 "|alu|or_32bit:or_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812483 "|alu|or_32bit:or_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812483 "|alu|or_32bit:or_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812483 "|alu|or_32bit:or_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812483 "|alu|or_32bit:or_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812483 "|alu|or_32bit:or_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812483 "|alu|or_32bit:or_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812483 "|alu|or_32bit:or_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812484 "|alu|or_32bit:or_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812484 "|alu|or_32bit:or_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812484 "|alu|or_32bit:or_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812484 "|alu|or_32bit:or_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812484 "|alu|or_32bit:or_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812484 "|alu|or_32bit:or_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812484 "|alu|or_32bit:or_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812484 "|alu|or_32bit:or_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812485 "|alu|or_32bit:or_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812485 "|alu|or_32bit:or_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812485 "|alu|or_32bit:or_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812485 "|alu|or_32bit:or_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812485 "|alu|or_32bit:or_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812485 "|alu|or_32bit:or_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812485 "|alu|or_32bit:or_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812485 "|alu|or_32bit:or_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812485 "|alu|or_32bit:or_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812485 "|alu|or_32bit:or_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812486 "|alu|or_32bit:or_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812486 "|alu|or_32bit:or_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812486 "|alu|or_32bit:or_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812486 "|alu|or_32bit:or_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812486 "|alu|or_32bit:or_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812486 "|alu|or_32bit:or_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812487 "|alu|or_32bit:or_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812487 "|alu|or_32bit:or_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812487 "|alu|or_32bit:or_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812487 "|alu|or_32bit:or_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812487 "|alu|or_32bit:or_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812487 "|alu|or_32bit:or_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812487 "|alu|or_32bit:or_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812488 "|alu|or_32bit:or_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812488 "|alu|or_32bit:or_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812488 "|alu|or_32bit:or_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812488 "|alu|or_32bit:or_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812488 "|alu|or_32bit:or_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812488 "|alu|or_32bit:or_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812488 "|alu|or_32bit:or_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812488 "|alu|or_32bit:or_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812488 "|alu|or_32bit:or_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812489 "|alu|or_32bit:or_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812489 "|alu|or_32bit:or_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812489 "|alu|or_32bit:or_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812489 "|alu|or_32bit:or_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812489 "|alu|or_32bit:or_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812489 "|alu|or_32bit:or_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812489 "|alu|or_32bit:or_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812489 "|alu|or_32bit:or_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812489 "|alu|or_32bit:or_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812489 "|alu|or_32bit:or_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812490 "|alu|or_32bit:or_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812490 "|alu|or_32bit:or_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812490 "|alu|or_32bit:or_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812490 "|alu|or_32bit:or_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812490 "|alu|or_32bit:or_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812490 "|alu|or_32bit:or_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812490 "|alu|or_32bit:or_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812490 "|alu|or_32bit:or_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812491 "|alu|or_32bit:or_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812491 "|alu|or_32bit:or_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812491 "|alu|or_32bit:or_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812491 "|alu|or_32bit:or_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812491 "|alu|or_32bit:or_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812491 "|alu|or_32bit:or_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812491 "|alu|or_32bit:or_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812491 "|alu|or_32bit:or_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812491 "|alu|or_32bit:or_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812491 "|alu|or_32bit:or_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812492 "|alu|or_32bit:or_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812492 "|alu|or_32bit:or_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812492 "|alu|or_32bit:or_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812492 "|alu|or_32bit:or_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812492 "|alu|or_32bit:or_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812492 "|alu|or_32bit:or_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812492 "|alu|or_32bit:or_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812492 "|alu|or_32bit:or_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812493 "|alu|or_32bit:or_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812493 "|alu|or_32bit:or_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812493 "|alu|or_32bit:or_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812493 "|alu|or_32bit:or_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812493 "|alu|or_32bit:or_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812493 "|alu|or_32bit:or_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812493 "|alu|or_32bit:or_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812493 "|alu|or_32bit:or_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812493 "|alu|or_32bit:or_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812494 "|alu|or_32bit:or_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812494 "|alu|or_32bit:or_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812494 "|alu|or_32bit:or_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812494 "|alu|and_32bit:and_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812495 "|alu|and_32bit:and_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812495 "|alu|and_32bit:and_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812495 "|alu|and_32bit:and_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812495 "|alu|and_32bit:and_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812495 "|alu|and_32bit:and_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812495 "|alu|and_32bit:and_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812495 "|alu|and_32bit:and_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812495 "|alu|and_32bit:and_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812495 "|alu|and_32bit:and_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812496 "|alu|and_32bit:and_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812496 "|alu|and_32bit:and_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812496 "|alu|and_32bit:and_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812496 "|alu|and_32bit:and_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812496 "|alu|and_32bit:and_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812496 "|alu|and_32bit:and_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812496 "|alu|and_32bit:and_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812496 "|alu|and_32bit:and_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812496 "|alu|and_32bit:and_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812497 "|alu|and_32bit:and_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812497 "|alu|and_32bit:and_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812497 "|alu|and_32bit:and_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812497 "|alu|and_32bit:and_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812497 "|alu|and_32bit:and_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812497 "|alu|and_32bit:and_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812497 "|alu|and_32bit:and_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812497 "|alu|and_32bit:and_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812497 "|alu|and_32bit:and_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812498 "|alu|and_32bit:and_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812498 "|alu|and_32bit:and_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812498 "|alu|and_32bit:and_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812498 "|alu|and_32bit:and_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812498 "|alu|and_32bit:and_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812498 "|alu|and_32bit:and_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812498 "|alu|and_32bit:and_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812498 "|alu|and_32bit:and_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812498 "|alu|and_32bit:and_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812498 "|alu|and_32bit:and_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812499 "|alu|and_32bit:and_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812499 "|alu|and_32bit:and_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812499 "|alu|and_32bit:and_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812499 "|alu|and_32bit:and_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812499 "|alu|and_32bit:and_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812499 "|alu|and_32bit:and_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812499 "|alu|and_32bit:and_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812499 "|alu|and_32bit:and_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812500 "|alu|and_32bit:and_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812500 "|alu|and_32bit:and_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812500 "|alu|and_32bit:and_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812500 "|alu|and_32bit:and_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812500 "|alu|and_32bit:and_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812500 "|alu|and_32bit:and_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812500 "|alu|and_32bit:and_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812500 "|alu|and_32bit:and_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812500 "|alu|and_32bit:and_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812500 "|alu|and_32bit:and_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812501 "|alu|and_32bit:and_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812501 "|alu|and_32bit:and_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812501 "|alu|and_32bit:and_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812501 "|alu|and_32bit:and_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812501 "|alu|and_32bit:and_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812501 "|alu|and_32bit:and_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812501 "|alu|and_32bit:and_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812501 "|alu|and_32bit:and_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812502 "|alu|and_32bit:and_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812502 "|alu|and_32bit:and_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812502 "|alu|and_32bit:and_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812503 "|alu|and_32bit:and_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812503 "|alu|and_32bit:and_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812503 "|alu|and_32bit:and_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812503 "|alu|and_32bit:and_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812503 "|alu|and_32bit:and_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812503 "|alu|and_32bit:and_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812503 "|alu|and_32bit:and_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812503 "|alu|and_32bit:and_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812503 "|alu|and_32bit:and_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812504 "|alu|and_32bit:and_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812504 "|alu|and_32bit:and_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812504 "|alu|and_32bit:and_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812504 "|alu|and_32bit:and_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812504 "|alu|and_32bit:and_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812504 "|alu|and_32bit:and_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812504 "|alu|and_32bit:and_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812504 "|alu|and_32bit:and_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812504 "|alu|and_32bit:and_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812505 "|alu|and_32bit:and_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812505 "|alu|and_32bit:and_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812505 "|alu|and_32bit:and_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812505 "|alu|and_32bit:and_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812505 "|alu|and_32bit:and_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812505 "|alu|and_32bit:and_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812505 "|alu|and_32bit:and_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812505 "|alu|and_32bit:and_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812505 "|alu|and_32bit:and_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812506 "|alu|and_32bit:and_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812506 "|alu|and_32bit:and_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812506 "|alu|and_32bit:and_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812506 "|alu|and_32bit:and_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812507 "|alu|and_32bit:and_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812507 "|alu|and_32bit:and_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812507 "|alu|and_32bit:and_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812507 "|alu|and_32bit:and_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812507 "|alu|and_32bit:and_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812507 "|alu|and_32bit:and_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812507 "|alu|and_32bit:and_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812507 "|alu|and_32bit:and_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812507 "|alu|and_32bit:and_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812508 "|alu|and_32bit:and_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812508 "|alu|and_32bit:and_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812508 "|alu|and_32bit:and_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812508 "|alu|and_32bit:and_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812508 "|alu|and_32bit:and_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812508 "|alu|and_32bit:and_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812508 "|alu|and_32bit:and_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812508 "|alu|and_32bit:and_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812508 "|alu|and_32bit:and_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812509 "|alu|and_32bit:and_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812509 "|alu|and_32bit:and_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812509 "|alu|and_32bit:and_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812509 "|alu|and_32bit:and_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812509 "|alu|and_32bit:and_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812509 "|alu|and_32bit:and_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812509 "|alu|and_32bit:and_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812509 "|alu|and_32bit:and_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812509 "|alu|and_32bit:and_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812510 "|alu|and_32bit:and_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812510 "|alu|and_32bit:and_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812510 "|alu|and_32bit:and_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812511 "|alu|and_32bit:and_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812511 "|alu|and_32bit:and_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812511 "|alu|and_32bit:and_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812511 "|alu|and_32bit:and_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812511 "|alu|and_32bit:and_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812511 "|alu|and_32bit:and_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812511 "|alu|and_32bit:and_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812511 "|alu|and_32bit:and_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812511 "|alu|and_32bit:and_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812512 "|alu|and_32bit:and_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812512 "|alu|and_32bit:and_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812512 "|alu|and_32bit:and_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812512 "|alu|and_32bit:and_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812512 "|alu|and_32bit:and_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812512 "|alu|and_32bit:and_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812512 "|alu|and_32bit:and_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812512 "|alu|and_32bit:and_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812512 "|alu|and_32bit:and_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812513 "|alu|and_32bit:and_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812513 "|alu|and_32bit:and_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812513 "|alu|and_32bit:and_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812513 "|alu|and_32bit:and_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812513 "|alu|and_32bit:and_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812513 "|alu|and_32bit:and_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812513 "|alu|and_32bit:and_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812513 "|alu|and_32bit:and_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812513 "|alu|and_32bit:and_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812513 "|alu|and_32bit:and_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812514 "|alu|and_32bit:and_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812514 "|alu|and_32bit:and_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812514 "|alu|and_32bit:and_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812514 "|alu|and_32bit:and_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812514 "|alu|and_32bit:and_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812514 "|alu|and_32bit:and_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812514 "|alu|and_32bit:and_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812514 "|alu|and_32bit:and_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812515 "|alu|and_32bit:and_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812515 "|alu|and_32bit:and_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812515 "|alu|and_32bit:and_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812515 "|alu|and_32bit:and_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812515 "|alu|and_32bit:and_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812515 "|alu|and_32bit:and_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812515 "|alu|and_32bit:and_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812515 "|alu|and_32bit:and_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812515 "|alu|and_32bit:and_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812515 "|alu|and_32bit:and_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812516 "|alu|and_32bit:and_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812516 "|alu|and_32bit:and_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812516 "|alu|and_32bit:and_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812516 "|alu|and_32bit:and_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812516 "|alu|and_32bit:and_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812516 "|alu|and_32bit:and_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812516 "|alu|and_32bit:and_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812516 "|alu|and_32bit:and_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812517 "|alu|and_32bit:and_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812517 "|alu|and_32bit:and_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812517 "|alu|and_32bit:and_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812517 "|alu|and_32bit:and_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812517 "|alu|and_32bit:and_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812517 "|alu|and_32bit:and_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812517 "|alu|and_32bit:and_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812517 "|alu|and_32bit:and_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812518 "|alu|and_32bit:and_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812518 "|alu|and_32bit:and_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812518 "|alu|and_32bit:and_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812519 "|alu|and_32bit:and_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812519 "|alu|and_32bit:and_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812519 "|alu|and_32bit:and_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812519 "|alu|and_32bit:and_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812519 "|alu|and_32bit:and_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812519 "|alu|and_32bit:and_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812519 "|alu|and_32bit:and_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812519 "|alu|and_32bit:and_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812520 "|alu|and_32bit:and_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812520 "|alu|and_32bit:and_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812520 "|alu|and_32bit:and_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812520 "|alu|and_32bit:and_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812520 "|alu|and_32bit:and_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812520 "|alu|and_32bit:and_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812520 "|alu|and_32bit:and_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812520 "|alu|and_32bit:and_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812520 "|alu|and_32bit:and_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812521 "|alu|and_32bit:and_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812521 "|alu|and_32bit:and_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812521 "|alu|and_32bit:and_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812521 "|alu|and_32bit:and_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812521 "|alu|and_32bit:and_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812521 "|alu|and_32bit:and_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812521 "|alu|and_32bit:and_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812521 "|alu|and_32bit:and_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812521 "|alu|and_32bit:and_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812522 "|alu|and_32bit:and_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812522 "|alu|and_32bit:and_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812522 "|alu|and_32bit:and_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812522 "|alu|and_32bit:and_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812522 "|alu|and_32bit:and_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812522 "|alu|and_32bit:and_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812522 "|alu|and_32bit:and_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812522 "|alu|and_32bit:and_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812523 "|alu|and_32bit:and_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812523 "|alu|and_32bit:and_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812523 "|alu|and_32bit:and_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812523 "|alu|and_32bit:and_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812523 "|alu|and_32bit:and_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812523 "|alu|and_32bit:and_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812523 "|alu|and_32bit:and_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812523 "|alu|and_32bit:and_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812523 "|alu|and_32bit:and_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812524 "|alu|and_32bit:and_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812524 "|alu|and_32bit:and_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812524 "|alu|and_32bit:and_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812524 "|alu|and_32bit:and_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812524 "|alu|and_32bit:and_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812524 "|alu|and_32bit:and_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812524 "|alu|and_32bit:and_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812524 "|alu|and_32bit:and_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812524 "|alu|and_32bit:and_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812525 "|alu|and_32bit:and_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812525 "|alu|and_32bit:and_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812525 "|alu|and_32bit:and_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812525 "|alu|and_32bit:and_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812525 "|alu|and_32bit:and_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812525 "|alu|and_32bit:and_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812525 "|alu|and_32bit:and_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812525 "|alu|and_32bit:and_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812525 "|alu|and_32bit:and_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812526 "|alu|and_32bit:and_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812526 "|alu|and_32bit:and_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812527 "|alu|and_32bit:and_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812527 "|alu|and_32bit:and_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812527 "|alu|and_32bit:and_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812527 "|alu|and_32bit:and_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812527 "|alu|and_32bit:and_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812527 "|alu|and_32bit:and_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812527 "|alu|and_32bit:and_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812527 "|alu|and_32bit:and_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812527 "|alu|and_32bit:and_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812527 "|alu|and_32bit:and_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812528 "|alu|and_32bit:and_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812528 "|alu|and_32bit:and_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812528 "|alu|and_32bit:and_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812528 "|alu|and_32bit:and_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812528 "|alu|and_32bit:and_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812528 "|alu|and_32bit:and_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812528 "|alu|and_32bit:and_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812528 "|alu|and_32bit:and_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812528 "|alu|and_32bit:and_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812529 "|alu|and_32bit:and_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812529 "|alu|and_32bit:and_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812529 "|alu|and_32bit:and_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812529 "|alu|and_32bit:and_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812529 "|alu|and_32bit:and_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812529 "|alu|and_32bit:and_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812529 "|alu|and_32bit:and_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812529 "|alu|and_32bit:and_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812529 "|alu|and_32bit:and_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812530 "|alu|and_32bit:and_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812530 "|alu|and_32bit:and_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812530 "|alu|and_32bit:and_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812530 "|alu|and_32bit:and_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812530 "|alu|and_32bit:and_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812530 "|alu|and_32bit:and_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812530 "|alu|and_32bit:and_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812530 "|alu|and_32bit:and_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812530 "|alu|and_32bit:and_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812530 "|alu|and_32bit:and_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812531 "|alu|and_32bit:and_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812531 "|alu|and_32bit:and_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812531 "|alu|and_32bit:and_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812531 "|alu|and_32bit:and_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812531 "|alu|and_32bit:and_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812531 "|alu|and_32bit:and_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812531 "|alu|and_32bit:and_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812531 "|alu|and_32bit:and_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812531 "|alu|and_32bit:and_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812532 "|alu|and_32bit:and_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812532 "|alu|and_32bit:and_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812532 "|alu|and_32bit:and_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812532 "|alu|and_32bit:and_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812532 "|alu|and_32bit:and_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812532 "|alu|and_32bit:and_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812532 "|alu|and_32bit:and_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812532 "|alu|and_32bit:and_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812532 "|alu|and_32bit:and_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812533 "|alu|and_32bit:and_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812533 "|alu|and_32bit:and_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812533 "|alu|and_32bit:and_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812533 "|alu|and_32bit:and_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812533 "|alu|and_32bit:and_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812533 "|alu|and_32bit:and_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812533 "|alu|and_32bit:and_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812533 "|alu|and_32bit:and_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812534 "|alu|and_32bit:and_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812534 "|alu|and_32bit:and_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812534 "|alu|and_32bit:and_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812534 "|alu|and_32bit:and_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812535 "|alu|and_32bit:and_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812535 "|alu|and_32bit:and_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812535 "|alu|and_32bit:and_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812535 "|alu|and_32bit:and_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812535 "|alu|and_32bit:and_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812535 "|alu|and_32bit:and_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812535 "|alu|and_32bit:and_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812535 "|alu|and_32bit:and_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812535 "|alu|and_32bit:and_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812536 "|alu|and_32bit:and_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812536 "|alu|and_32bit:and_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812536 "|alu|and_32bit:and_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812536 "|alu|and_32bit:and_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812536 "|alu|and_32bit:and_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812536 "|alu|and_32bit:and_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812536 "|alu|and_32bit:and_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812536 "|alu|and_32bit:and_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812536 "|alu|and_32bit:and_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812537 "|alu|and_32bit:and_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812537 "|alu|and_32bit:and_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812537 "|alu|and_32bit:and_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812537 "|alu|and_32bit:and_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812537 "|alu|and_32bit:and_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812537 "|alu|and_32bit:and_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812537 "|alu|and_32bit:and_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812537 "|alu|and_32bit:and_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812537 "|alu|and_32bit:and_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812537 "|alu|and_32bit:and_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812538 "|alu|and_32bit:and_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812538 "|alu|and_32bit:and_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812538 "|alu|and_32bit:and_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812538 "|alu|and_32bit:and_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812538 "|alu|and_32bit:and_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812538 "|alu|and_32bit:and_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812538 "|alu|and_32bit:and_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812538 "|alu|and_32bit:and_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812539 "|alu|and_32bit:and_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812539 "|alu|and_32bit:and_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812539 "|alu|and_32bit:and_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812539 "|alu|and_32bit:and_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812539 "|alu|and_32bit:and_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812539 "|alu|and_32bit:and_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812539 "|alu|and_32bit:and_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812539 "|alu|and_32bit:and_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812539 "|alu|and_32bit:and_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812540 "|alu|and_32bit:and_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812540 "|alu|and_32bit:and_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812540 "|alu|and_32bit:and_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812540 "|alu|and_32bit:and_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812540 "|alu|and_32bit:and_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812540 "|alu|and_32bit:and_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812540 "|alu|and_32bit:and_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812540 "|alu|and_32bit:and_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812541 "|alu|and_32bit:and_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812541 "|alu|and_32bit:and_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812541 "|alu|and_32bit:and_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812541 "|alu|and_32bit:and_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812541 "|alu|and_32bit:and_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812541 "|alu|and_32bit:and_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812541 "|alu|and_32bit:and_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812542 "|alu|and_32bit:and_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812542 "|alu|and_32bit:and_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812542 "|alu|and_32bit:and_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812542 "|alu|and_32bit:and_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812543 "|alu|and_32bit:and_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812543 "|alu|and_32bit:and_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812543 "|alu|and_32bit:and_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812543 "|alu|and_32bit:and_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812543 "|alu|and_32bit:and_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812543 "|alu|and_32bit:and_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812543 "|alu|and_32bit:and_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812543 "|alu|and_32bit:and_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812543 "|alu|and_32bit:and_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812543 "|alu|and_32bit:and_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812544 "|alu|and_32bit:and_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812544 "|alu|and_32bit:and_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812544 "|alu|and_32bit:and_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812544 "|alu|and_32bit:and_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812544 "|alu|and_32bit:and_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812544 "|alu|and_32bit:and_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812544 "|alu|and_32bit:and_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812544 "|alu|and_32bit:and_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812545 "|alu|and_32bit:and_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812545 "|alu|and_32bit:and_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812545 "|alu|and_32bit:and_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812545 "|alu|and_32bit:and_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812545 "|alu|and_32bit:and_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812545 "|alu|and_32bit:and_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812545 "|alu|and_32bit:and_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812545 "|alu|and_32bit:and_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812545 "|alu|and_32bit:and_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812545 "|alu|and_32bit:and_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812546 "|alu|and_32bit:and_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812546 "|alu|and_32bit:and_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812546 "|alu|and_32bit:and_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812546 "|alu|and_32bit:and_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812546 "|alu|and_32bit:and_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812546 "|alu|and_32bit:and_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812546 "|alu|and_32bit:and_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812546 "|alu|and_32bit:and_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812547 "|alu|and_32bit:and_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812547 "|alu|and_32bit:and_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812547 "|alu|and_32bit:and_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812547 "|alu|and_32bit:and_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812547 "|alu|and_32bit:and_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812547 "|alu|and_32bit:and_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812547 "|alu|and_32bit:and_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812547 "|alu|and_32bit:and_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812547 "|alu|and_32bit:and_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812547 "|alu|and_32bit:and_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812548 "|alu|and_32bit:and_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812548 "|alu|and_32bit:and_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812548 "|alu|and_32bit:and_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812548 "|alu|and_32bit:and_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812548 "|alu|and_32bit:and_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812548 "|alu|and_32bit:and_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812548 "|alu|and_32bit:and_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812548 "|alu|and_32bit:and_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812549 "|alu|and_32bit:and_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812549 "|alu|and_32bit:and_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812549 "|alu|and_32bit:and_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812549 "|alu|and_32bit:and_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812549 "|alu|and_32bit:and_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812549 "|alu|and_32bit:and_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812550 "|alu|and_32bit:and_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812550 "|alu|and_32bit:and_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812550 "|alu|and_32bit:and_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812550 "|alu|and_32bit:and_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812550 "|alu|and_32bit:and_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812550 "|alu|and_32bit:and_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812551 "|alu|and_32bit:and_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812551 "|alu|and_32bit:and_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812551 "|alu|and_32bit:and_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812551 "|alu|and_32bit:and_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812551 "|alu|and_32bit:and_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812551 "|alu|and_32bit:and_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812551 "|alu|and_32bit:and_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812551 "|alu|and_32bit:and_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812552 "|alu|and_32bit:and_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812552 "|alu|and_32bit:and_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812552 "|alu|and_32bit:and_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812552 "|alu|and_32bit:and_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812552 "|alu|and_32bit:and_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812552 "|alu|and_32bit:and_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812552 "|alu|and_32bit:and_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812552 "|alu|and_32bit:and_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812552 "|alu|and_32bit:and_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812552 "|alu|and_32bit:and_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812553 "|alu|and_32bit:and_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812553 "|alu|and_32bit:and_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812553 "|alu|and_32bit:and_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812553 "|alu|and_32bit:and_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812553 "|alu|and_32bit:and_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812553 "|alu|and_32bit:and_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812553 "|alu|and_32bit:and_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812553 "|alu|and_32bit:and_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812554 "|alu|and_32bit:and_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812554 "|alu|and_32bit:and_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812554 "|alu|and_32bit:and_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812554 "|alu|and_32bit:and_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812554 "|alu|and_32bit:and_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812554 "|alu|and_32bit:and_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812554 "|alu|and_32bit:and_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812554 "|alu|and_32bit:and_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812555 "|alu|and_32bit:and_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812555 "|alu|and_32bit:and_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812555 "|alu|and_32bit:and_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812555 "|alu|and_32bit:and_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812555 "|alu|and_32bit:and_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812555 "|alu|and_32bit:and_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812555 "|alu|and_32bit:and_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812555 "|alu|and_32bit:and_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812555 "|alu|and_32bit:and_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812555 "|alu|and_32bit:and_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812556 "|alu|and_32bit:and_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812556 "|alu|and_32bit:and_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812556 "|alu|and_32bit:and_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812556 "|alu|and_32bit:and_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812556 "|alu|and_32bit:and_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812556 "|alu|and_32bit:and_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812556 "|alu|and_32bit:and_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812556 "|alu|and_32bit:and_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812557 "|alu|and_32bit:and_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812557 "|alu|and_32bit:and_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812557 "|alu|and_32bit:and_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812557 "|alu|and_32bit:and_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812557 "|alu|and_32bit:and_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812557 "|alu|and_32bit:and_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp8 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp8\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 65 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812567 "|alu|adder:less_op|generate_propagate_4bit:gp8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp8 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp8\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 65 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812567 "|alu|adder:less_op|generate_propagate_4bit:gp8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp7 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp7\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 61 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812567 "|alu|adder:less_op|generate_propagate_4bit:gp7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp7 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp7\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 61 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812567 "|alu|adder:less_op|generate_propagate_4bit:gp7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp6 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp6\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812567 "|alu|adder:less_op|generate_propagate_4bit:gp6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp6 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp6\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812567 "|alu|adder:less_op|generate_propagate_4bit:gp6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp5 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp5\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 53 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812568 "|alu|adder:less_op|generate_propagate_4bit:gp5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp5 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp5\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 53 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812568 "|alu|adder:less_op|generate_propagate_4bit:gp5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp4 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp4\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812568 "|alu|adder:less_op|generate_propagate_4bit:gp4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp4 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp4\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812568 "|alu|adder:less_op|generate_propagate_4bit:gp4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp3 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp3\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 45 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812568 "|alu|adder:less_op|generate_propagate_4bit:gp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp3 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp3\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 45 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812568 "|alu|adder:less_op|generate_propagate_4bit:gp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp2 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp2\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 41 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812568 "|alu|adder:less_op|generate_propagate_4bit:gp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp2 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp2\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 41 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812568 "|alu|adder:less_op|generate_propagate_4bit:gp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp1 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812568 "|alu|adder:less_op|generate_propagate_4bit:gp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp1 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812568 "|alu|adder:less_op|generate_propagate_4bit:gp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812569 "|alu|xor_32bit:xor_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812569 "|alu|xor_32bit:xor_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812569 "|alu|xor_32bit:xor_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812569 "|alu|xor_32bit:xor_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812569 "|alu|xor_32bit:xor_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812569 "|alu|xor_32bit:xor_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812569 "|alu|xor_32bit:xor_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812569 "|alu|xor_32bit:xor_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812570 "|alu|xor_32bit:xor_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812570 "|alu|xor_32bit:xor_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812570 "|alu|xor_32bit:xor_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812570 "|alu|xor_32bit:xor_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812570 "|alu|xor_32bit:xor_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812570 "|alu|xor_32bit:xor_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812570 "|alu|xor_32bit:xor_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812570 "|alu|xor_32bit:xor_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812570 "|alu|xor_32bit:xor_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812571 "|alu|xor_32bit:xor_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812571 "|alu|xor_32bit:xor_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812571 "|alu|xor_32bit:xor_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812571 "|alu|xor_32bit:xor_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812571 "|alu|xor_32bit:xor_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812571 "|alu|xor_32bit:xor_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812571 "|alu|xor_32bit:xor_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812571 "|alu|xor_32bit:xor_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812571 "|alu|xor_32bit:xor_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812572 "|alu|xor_32bit:xor_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812572 "|alu|xor_32bit:xor_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812572 "|alu|xor_32bit:xor_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812572 "|alu|xor_32bit:xor_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812572 "|alu|xor_32bit:xor_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812572 "|alu|xor_32bit:xor_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812572 "|alu|xor_32bit:xor_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812572 "|alu|xor_32bit:xor_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812573 "|alu|xor_32bit:xor_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812573 "|alu|xor_32bit:xor_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812573 "|alu|xor_32bit:xor_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812573 "|alu|xor_32bit:xor_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812573 "|alu|xor_32bit:xor_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812573 "|alu|xor_32bit:xor_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812573 "|alu|xor_32bit:xor_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812573 "|alu|xor_32bit:xor_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812574 "|alu|xor_32bit:xor_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812574 "|alu|xor_32bit:xor_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812574 "|alu|xor_32bit:xor_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812574 "|alu|xor_32bit:xor_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812574 "|alu|xor_32bit:xor_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812574 "|alu|xor_32bit:xor_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812574 "|alu|xor_32bit:xor_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812574 "|alu|xor_32bit:xor_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812575 "|alu|xor_32bit:xor_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812575 "|alu|xor_32bit:xor_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812575 "|alu|xor_32bit:xor_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812575 "|alu|xor_32bit:xor_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812575 "|alu|xor_32bit:xor_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812575 "|alu|xor_32bit:xor_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812575 "|alu|xor_32bit:xor_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812575 "|alu|xor_32bit:xor_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812576 "|alu|xor_32bit:xor_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812576 "|alu|xor_32bit:xor_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812576 "|alu|xor_32bit:xor_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812576 "|alu|xor_32bit:xor_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812576 "|alu|xor_32bit:xor_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812576 "|alu|xor_32bit:xor_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp8 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp8\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 65 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812582 "|alu|adder:less_op|generate_propagate_4bit:gp8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp8 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp8\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 65 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812582 "|alu|adder:less_op|generate_propagate_4bit:gp8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp7 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp7\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 61 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812582 "|alu|adder:less_op|generate_propagate_4bit:gp7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp7 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp7\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 61 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812582 "|alu|adder:less_op|generate_propagate_4bit:gp7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp6 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp6\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812582 "|alu|adder:less_op|generate_propagate_4bit:gp6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp6 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp6\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812582 "|alu|adder:less_op|generate_propagate_4bit:gp6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp5 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp5\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 53 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812582 "|alu|adder:less_op|generate_propagate_4bit:gp5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp5 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp5\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 53 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812582 "|alu|adder:less_op|generate_propagate_4bit:gp5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp4 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp4\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812583 "|alu|adder:less_op|generate_propagate_4bit:gp4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp4 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp4\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812583 "|alu|adder:less_op|generate_propagate_4bit:gp4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp3 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp3\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 45 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812583 "|alu|adder:less_op|generate_propagate_4bit:gp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp3 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp3\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 45 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812583 "|alu|adder:less_op|generate_propagate_4bit:gp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp2 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp2\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 41 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812583 "|alu|adder:less_op|generate_propagate_4bit:gp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp2 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp2\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 41 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812583 "|alu|adder:less_op|generate_propagate_4bit:gp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp1 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812583 "|alu|adder:less_op|generate_propagate_4bit:gp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp1 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812583 "|alu|adder:less_op|generate_propagate_4bit:gp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812583 "|alu|xor_32bit:xor_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812583 "|alu|xor_32bit:xor_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812584 "|alu|xor_32bit:xor_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812584 "|alu|xor_32bit:xor_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812584 "|alu|xor_32bit:xor_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812584 "|alu|xor_32bit:xor_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812584 "|alu|xor_32bit:xor_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812584 "|alu|xor_32bit:xor_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812584 "|alu|xor_32bit:xor_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812584 "|alu|xor_32bit:xor_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812585 "|alu|xor_32bit:xor_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812585 "|alu|xor_32bit:xor_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812585 "|alu|xor_32bit:xor_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812585 "|alu|xor_32bit:xor_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812585 "|alu|xor_32bit:xor_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812585 "|alu|xor_32bit:xor_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812585 "|alu|xor_32bit:xor_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812585 "|alu|xor_32bit:xor_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812586 "|alu|xor_32bit:xor_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812586 "|alu|xor_32bit:xor_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812586 "|alu|xor_32bit:xor_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812586 "|alu|xor_32bit:xor_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812586 "|alu|xor_32bit:xor_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812586 "|alu|xor_32bit:xor_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812586 "|alu|xor_32bit:xor_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812586 "|alu|xor_32bit:xor_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812586 "|alu|xor_32bit:xor_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812586 "|alu|xor_32bit:xor_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812587 "|alu|xor_32bit:xor_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812587 "|alu|xor_32bit:xor_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812587 "|alu|xor_32bit:xor_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812587 "|alu|xor_32bit:xor_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812587 "|alu|xor_32bit:xor_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812587 "|alu|xor_32bit:xor_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812587 "|alu|xor_32bit:xor_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812587 "|alu|xor_32bit:xor_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812588 "|alu|xor_32bit:xor_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812588 "|alu|xor_32bit:xor_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812588 "|alu|xor_32bit:xor_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812588 "|alu|xor_32bit:xor_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812588 "|alu|xor_32bit:xor_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812588 "|alu|xor_32bit:xor_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812588 "|alu|xor_32bit:xor_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812588 "|alu|xor_32bit:xor_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812589 "|alu|xor_32bit:xor_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812589 "|alu|xor_32bit:xor_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812589 "|alu|xor_32bit:xor_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812589 "|alu|xor_32bit:xor_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812589 "|alu|xor_32bit:xor_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812589 "|alu|xor_32bit:xor_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812589 "|alu|xor_32bit:xor_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812589 "|alu|xor_32bit:xor_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812589 "|alu|xor_32bit:xor_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812590 "|alu|xor_32bit:xor_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812590 "|alu|xor_32bit:xor_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812590 "|alu|xor_32bit:xor_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812590 "|alu|xor_32bit:xor_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812590 "|alu|xor_32bit:xor_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812590 "|alu|xor_32bit:xor_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812590 "|alu|xor_32bit:xor_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812591 "|alu|xor_32bit:xor_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812591 "|alu|xor_32bit:xor_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812591 "|alu|xor_32bit:xor_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812591 "|alu|xor_32bit:xor_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp8 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp8\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 65 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812600 "|alu|adder:less_op|generate_propagate_4bit:gp8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp8 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp8\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 65 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812600 "|alu|adder:less_op|generate_propagate_4bit:gp8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp7 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp7\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 61 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812600 "|alu|adder:less_op|generate_propagate_4bit:gp7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp7 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp7\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 61 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812600 "|alu|adder:less_op|generate_propagate_4bit:gp7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp6 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp6\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812600 "|alu|adder:less_op|generate_propagate_4bit:gp6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp6 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp6\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812600 "|alu|adder:less_op|generate_propagate_4bit:gp6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp5 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp5\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 53 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812600 "|alu|adder:less_op|generate_propagate_4bit:gp5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp5 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp5\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 53 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812600 "|alu|adder:less_op|generate_propagate_4bit:gp5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp4 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp4\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812601 "|alu|adder:less_op|generate_propagate_4bit:gp4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp4 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp4\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812601 "|alu|adder:less_op|generate_propagate_4bit:gp4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp3 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp3\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 45 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812601 "|alu|adder:less_op|generate_propagate_4bit:gp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp3 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp3\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 45 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812601 "|alu|adder:less_op|generate_propagate_4bit:gp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp2 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp2\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 41 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812601 "|alu|adder:less_op|generate_propagate_4bit:gp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp2 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp2\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 41 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812601 "|alu|adder:less_op|generate_propagate_4bit:gp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp1 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812601 "|alu|adder:less_op|generate_propagate_4bit:gp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp1 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812601 "|alu|adder:less_op|generate_propagate_4bit:gp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812601 "|alu|xor_32bit:xor_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812601 "|alu|xor_32bit:xor_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812602 "|alu|xor_32bit:xor_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812602 "|alu|xor_32bit:xor_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812602 "|alu|xor_32bit:xor_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812602 "|alu|xor_32bit:xor_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812602 "|alu|xor_32bit:xor_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812602 "|alu|xor_32bit:xor_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812602 "|alu|xor_32bit:xor_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812602 "|alu|xor_32bit:xor_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812602 "|alu|xor_32bit:xor_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812602 "|alu|xor_32bit:xor_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812603 "|alu|xor_32bit:xor_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812603 "|alu|xor_32bit:xor_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812603 "|alu|xor_32bit:xor_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812603 "|alu|xor_32bit:xor_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812603 "|alu|xor_32bit:xor_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812603 "|alu|xor_32bit:xor_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812603 "|alu|xor_32bit:xor_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812603 "|alu|xor_32bit:xor_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812603 "|alu|xor_32bit:xor_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812604 "|alu|xor_32bit:xor_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812604 "|alu|xor_32bit:xor_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812604 "|alu|xor_32bit:xor_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812604 "|alu|xor_32bit:xor_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812604 "|alu|xor_32bit:xor_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812604 "|alu|xor_32bit:xor_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812604 "|alu|xor_32bit:xor_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812604 "|alu|xor_32bit:xor_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812604 "|alu|xor_32bit:xor_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812605 "|alu|xor_32bit:xor_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812605 "|alu|xor_32bit:xor_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812605 "|alu|xor_32bit:xor_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812605 "|alu|xor_32bit:xor_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812605 "|alu|xor_32bit:xor_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812605 "|alu|xor_32bit:xor_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812605 "|alu|xor_32bit:xor_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812605 "|alu|xor_32bit:xor_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812605 "|alu|xor_32bit:xor_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812605 "|alu|xor_32bit:xor_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812605 "|alu|xor_32bit:xor_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812605 "|alu|xor_32bit:xor_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812605 "|alu|xor_32bit:xor_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812606 "|alu|xor_32bit:xor_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812606 "|alu|xor_32bit:xor_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812606 "|alu|xor_32bit:xor_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812606 "|alu|xor_32bit:xor_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812606 "|alu|xor_32bit:xor_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812606 "|alu|xor_32bit:xor_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812606 "|alu|xor_32bit:xor_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812606 "|alu|xor_32bit:xor_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812606 "|alu|xor_32bit:xor_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812607 "|alu|xor_32bit:xor_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812607 "|alu|xor_32bit:xor_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812607 "|alu|xor_32bit:xor_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812607 "|alu|xor_32bit:xor_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812607 "|alu|xor_32bit:xor_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812607 "|alu|xor_32bit:xor_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812607 "|alu|xor_32bit:xor_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812607 "|alu|xor_32bit:xor_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812607 "|alu|xor_32bit:xor_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812608 "|alu|xor_32bit:xor_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812608 "|alu|xor_32bit:xor_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812608 "|alu|xor_32bit:xor_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp8 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp8\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 65 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812615 "|alu|adder:less_op|generate_propagate_4bit:gp8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp8 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp8\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 65 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812615 "|alu|adder:less_op|generate_propagate_4bit:gp8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp7 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp7\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 61 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812615 "|alu|adder:less_op|generate_propagate_4bit:gp7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp7 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp7\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 61 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812615 "|alu|adder:less_op|generate_propagate_4bit:gp7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp6 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp6\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812615 "|alu|adder:less_op|generate_propagate_4bit:gp6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp6 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp6\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812615 "|alu|adder:less_op|generate_propagate_4bit:gp6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp5 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp5\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 53 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812615 "|alu|adder:less_op|generate_propagate_4bit:gp5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp5 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp5\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 53 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812615 "|alu|adder:less_op|generate_propagate_4bit:gp5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp4 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp4\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812615 "|alu|adder:less_op|generate_propagate_4bit:gp4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp4 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp4\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812615 "|alu|adder:less_op|generate_propagate_4bit:gp4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp3 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp3\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 45 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812615 "|alu|adder:less_op|generate_propagate_4bit:gp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp3 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp3\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 45 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812616 "|alu|adder:less_op|generate_propagate_4bit:gp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp2 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp2\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 41 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812616 "|alu|adder:less_op|generate_propagate_4bit:gp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp2 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp2\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 41 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812616 "|alu|adder:less_op|generate_propagate_4bit:gp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp1 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812616 "|alu|adder:less_op|generate_propagate_4bit:gp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp1 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/adder.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1702256812616 "|alu|adder:less_op|generate_propagate_4bit:gp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812616 "|alu|xor_32bit:xor_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812616 "|alu|xor_32bit:xor_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812617 "|alu|xor_32bit:xor_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812617 "|alu|xor_32bit:xor_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812617 "|alu|xor_32bit:xor_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812617 "|alu|xor_32bit:xor_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812617 "|alu|xor_32bit:xor_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812617 "|alu|xor_32bit:xor_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812617 "|alu|xor_32bit:xor_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812617 "|alu|xor_32bit:xor_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812617 "|alu|xor_32bit:xor_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812617 "|alu|xor_32bit:xor_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812618 "|alu|xor_32bit:xor_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812618 "|alu|xor_32bit:xor_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812618 "|alu|xor_32bit:xor_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812618 "|alu|xor_32bit:xor_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812618 "|alu|xor_32bit:xor_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812618 "|alu|xor_32bit:xor_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812618 "|alu|xor_32bit:xor_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812618 "|alu|xor_32bit:xor_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812618 "|alu|xor_32bit:xor_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812618 "|alu|xor_32bit:xor_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812619 "|alu|xor_32bit:xor_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812619 "|alu|xor_32bit:xor_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812619 "|alu|xor_32bit:xor_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812619 "|alu|xor_32bit:xor_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812619 "|alu|xor_32bit:xor_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812619 "|alu|xor_32bit:xor_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812619 "|alu|xor_32bit:xor_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812619 "|alu|xor_32bit:xor_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812619 "|alu|xor_32bit:xor_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812620 "|alu|xor_32bit:xor_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812620 "|alu|xor_32bit:xor_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812620 "|alu|xor_32bit:xor_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812620 "|alu|xor_32bit:xor_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812620 "|alu|xor_32bit:xor_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812620 "|alu|xor_32bit:xor_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812620 "|alu|xor_32bit:xor_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812620 "|alu|xor_32bit:xor_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812620 "|alu|xor_32bit:xor_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812621 "|alu|xor_32bit:xor_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812621 "|alu|xor_32bit:xor_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812621 "|alu|xor_32bit:xor_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812621 "|alu|xor_32bit:xor_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812621 "|alu|xor_32bit:xor_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812621 "|alu|xor_32bit:xor_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812621 "|alu|xor_32bit:xor_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812621 "|alu|xor_32bit:xor_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812621 "|alu|xor_32bit:xor_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812622 "|alu|xor_32bit:xor_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812622 "|alu|xor_32bit:xor_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812622 "|alu|xor_32bit:xor_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812622 "|alu|xor_32bit:xor_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812622 "|alu|xor_32bit:xor_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812622 "|alu|xor_32bit:xor_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812622 "|alu|xor_32bit:xor_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812622 "|alu|xor_32bit:xor_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812623 "|alu|xor_32bit:xor_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812623 "|alu|xor_32bit:xor_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812623 "|alu|xor_32bit:xor_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812623 "|alu|xor_32bit:xor_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812623 "|alu|xor_32bit:xor_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812623 "|alu|xor_32bit:xor_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812623 "|alu|xor_32bit:xor_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812632 "|alu|xor_32bit:xor_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812633 "|alu|xor_32bit:xor_op|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812633 "|alu|xor_32bit:xor_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812633 "|alu|xor_32bit:xor_op|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812633 "|alu|xor_32bit:xor_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812633 "|alu|xor_32bit:xor_op|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812633 "|alu|xor_32bit:xor_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812633 "|alu|xor_32bit:xor_op|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812633 "|alu|xor_32bit:xor_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812633 "|alu|xor_32bit:xor_op|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812634 "|alu|xor_32bit:xor_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812634 "|alu|xor_32bit:xor_op|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812634 "|alu|xor_32bit:xor_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812634 "|alu|xor_32bit:xor_op|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812634 "|alu|xor_32bit:xor_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812634 "|alu|xor_32bit:xor_op|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812635 "|alu|xor_32bit:xor_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812635 "|alu|xor_32bit:xor_op|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812635 "|alu|xor_32bit:xor_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812635 "|alu|xor_32bit:xor_op|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812635 "|alu|xor_32bit:xor_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812635 "|alu|xor_32bit:xor_op|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812635 "|alu|xor_32bit:xor_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812635 "|alu|xor_32bit:xor_op|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812636 "|alu|xor_32bit:xor_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812636 "|alu|xor_32bit:xor_op|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812636 "|alu|xor_32bit:xor_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812636 "|alu|xor_32bit:xor_op|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812636 "|alu|xor_32bit:xor_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812636 "|alu|xor_32bit:xor_op|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812636 "|alu|xor_32bit:xor_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812636 "|alu|xor_32bit:xor_op|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812636 "|alu|xor_32bit:xor_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812637 "|alu|xor_32bit:xor_op|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812637 "|alu|xor_32bit:xor_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812637 "|alu|xor_32bit:xor_op|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812637 "|alu|xor_32bit:xor_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812637 "|alu|xor_32bit:xor_op|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812637 "|alu|xor_32bit:xor_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812637 "|alu|xor_32bit:xor_op|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812637 "|alu|xor_32bit:xor_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812637 "|alu|xor_32bit:xor_op|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812638 "|alu|xor_32bit:xor_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812638 "|alu|xor_32bit:xor_op|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812638 "|alu|xor_32bit:xor_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812638 "|alu|xor_32bit:xor_op|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812638 "|alu|xor_32bit:xor_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812638 "|alu|xor_32bit:xor_op|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812638 "|alu|xor_32bit:xor_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812638 "|alu|xor_32bit:xor_op|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812638 "|alu|xor_32bit:xor_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812639 "|alu|xor_32bit:xor_op|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812639 "|alu|xor_32bit:xor_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812639 "|alu|xor_32bit:xor_op|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812639 "|alu|xor_32bit:xor_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812639 "|alu|xor_32bit:xor_op|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812639 "|alu|xor_32bit:xor_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812639 "|alu|xor_32bit:xor_op|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812639 "|alu|xor_32bit:xor_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812639 "|alu|xor_32bit:xor_op|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812640 "|alu|xor_32bit:xor_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812640 "|alu|xor_32bit:xor_op|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812640 "|alu|xor_32bit:xor_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/project_2_ organization/project/xor_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1702256812640 "|alu|xor_32bit:xor_op|alu_1_bit:alu1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "139 " "139 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1702256813486 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yasir/Desktop/project_2_ organization/project/output_files/ALU_32bit.map.smsg " "Generated suppressed messages file C:/Users/yasir/Desktop/project_2_ organization/project/output_files/ALU_32bit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1702256813634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1533 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1533 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702256813691 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 04:06:53 2023 " "Processing ended: Mon Dec 11 04:06:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702256813691 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702256813691 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702256813691 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1702256813691 ""}
