Bryan Black , Bohuslav Rychlik , John Paul Shen, The block-based trace cache, Proceedings of the 26th annual international symposium on Computer architecture, p.196-207, May 01-04, 1999, Atlanta, Georgia, USA[doi>10.1145/300979.300996]
David M. Brooks , Pradip Bose , Stanley E. Schuster , Hans Jacobson , Prabhakar N. Kudva , Alper Buyuktosunoglu , John-David Wellman , Victor Zyuban , Manish Gupta , Peter W. Cook, Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors, IEEE Micro, v.20 n.6, p.26-44, November 2000[doi>10.1109/40.888701]
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Burger, D. C. and Austin, T. M. 1997. The SimpleScalar Tool Set, Version 2.0. University of Wisconsin, Madison, Tech. Rep. (June).
John L. Henning, SPEC CPU2000: Measuring CPU Performance in the New Millennium, Computer, v.33 n.7, p.28-35, July 2000[doi>10.1109/2.869367]
Hinton, G., Sagar, D., Upton, M., Boggs, D., Carmean, D., Kyker, A., and Roussel, P. 2001. The microarchitecture of the Pentium 4 processor. Intel Technology J. Q1.
Quinn Jacobson , Eric Rotenberg , James E. Smith, Path-based next trace prediction, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.14-23, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Stefanos Kaxiras , Zhigang Hu , Margaret Martonosi, Cache decay: exploiting generational behavior to reduce cache leakage power, Proceedings of the 28th annual international symposium on Computer architecture, p.240-251, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379268]
Kosyakovsky, O., Mendelson, A., and Kolodny, A. 2001. The use of profile-based trace classification for improving the power and performance of trace cache systems. In Proceedings of the 4th Workshop on Feedback-Directed and Dynamic Optimization (Dec.).
D. Lee , J. Choi , J. H. Kim , S. H. Noh , S. L. Min , Y. Cho , C. S. Kim, LRFU: A Spectrum of Policies that Subsumes the Least Recently Used and Least Frequently Used Policies, IEEE Transactions on Computers, v.50 n.12, p.1352-1361, December 2001[doi>10.1109/TC.2001.970573]
Patel, S. J., Friendly, D. H., and Patt, Y. N. 1997. Critical issues regarding the trace cache fetch mechanism. Tech. Rep. CSE-TR-335-97, Department of Electrical Engineering and Computer Science, University of Michigan (May).
Sanjay J. Patel , Steven S. Lumetta, rePLay: A Hardware Framework for Dynamic Optimization, IEEE Transactions on Computers, v.50 n.6, p.590-608, June 2001[doi>10.1109/12.931895]
Patterson, D. A. and Hennessy, J. L. 1994. Large and fast: Exploiting memory hierarchy. In Computer Organization and Design: The Hardware/Software Interface. Morgan Kaufmann, San Francisco, CA.
Peleg, A. and Weiser. U. 1995. Dynamic flow instruction cache memory organized around trace segments independent of virtual address line, U.S. Patent 5, 381, 533, Jan.
Postiff, M., Tyson, G., and Mudge, T. 1999. Performance limits of trace caches. J. Instruct. Level Parall. 1, (Oct.).
Ramirez, A., Larriba-Pey, J. L., and Valero, M. 2000. Trace cache redundancy: Red and blue traces. In Proceedings of the 6th International Symposium on High-Performance Computer Architecture. pp. 325--333.
Alex Ramírez , Josep-L. Larriba-Pey , Carlos Navarro , Josep Torrellas , Mateo Valero, Software trace cache, Proceedings of the 13th international conference on Supercomputing, p.119-126, June 20-25, 1999, Rhodes, Greece[doi>10.1145/305138.305178]
Riley, N. and Zilles, C. 2006. Probabilistic counter updates for predictor hysteresis and stratification. In Proceedings of HPCA-12, Feb.
John T. Robinson , Murthy V. Devarakonda, Data cache management using frequency-based replacement, Proceedings of the 1990 ACM SIGMETRICS conference on Measurement and modeling of computer systems, p.134-142, April 1990, Univ. of Colorado, Boulder, Colorado, USA[doi>10.1145/98457.98523]
Roni Rosner , Avi Mendelson , Ronny Ronen, Filtering Techniques to Improve Trace-Cache Efficiency, Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques, p.37-48, September 08-12, 2001
Roni Rosner , Yoav Almog , Micha Moffie , Naftali Schwartz , Avi Mendelson, Power Awareness through Selective Dynamically Optimized Traces, Proceedings of the 31st annual international symposium on Computer architecture, p.162, June 19-23, 2004, München, Germany
Eric Rotenberg , Steve Bennett , James E. Smith, A Trace Cache Microarchitecture and Evaluation, IEEE Transactions on Computers, v.48 n.2, p.111-120, February 1999[doi>10.1109/12.752652]
Eric Rotenberg , Steve Bennett , James E. Smith, Trace cache: a low latency approach to high bandwidth instruction fetching, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.24-35, December 02-04, 1996, Paris, France
Sahuquillo, J. and Pont, A. 1999. The filter cache: A runtime cache management approach. In Proceedings of the 25th Euromicro Conference. IEEE Computer Soclogy Press, Los Alamitos, CA, pp. 424--431.
Baruch Solomon , Avi Mendelson , Doron Orenstein , Yoav Almog , Ronny Ronen, Micro-operation cache: a power aware frontend for the variable instruction length ISA, Proceedings of the 2001 international symposium on Low power electronics and design, p.4-9, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383085]
Hans Vandierendonck , Alex Ramírez , Koenraad De Bosschere , Mateo Valero, A Comparative Study of Redundancy in Trace Caches (Research Note), Proceedings of the 8th International Euro-Par Conference on Parallel Processing, p.512-516, August 27-30, 2002
Wilton, S. J. E. and Jouppi, N. P. 1996. CACTI: An enhanced cache access and cycle time model. IEEE J. Solid-State Circuits, 315 (May) 677--688.
