`timescale lns/ lps

module clock_divider(
	
	input wire clk, //100MHz
	output reg divided_clk = 0 //10kHz
	

);

localparam div_value = 4999;

integer counter_value = 0;

always@(posedge clk)
begin

	if(counter_value == div_value)
		couter_value <= 0; //reset
		
	else
		couter_value <= counter_value + 1;
end

@always@(posedge clk)
begin

	if(counter_value == div_value)
		divided_clk <= ~dived_clk;
		
	else
	divided_clk<=divided_clk;
end

endmodule
