VCE_CGTT_OVERRIDE	,	V_15
ring	,	V_2
AMD_PG_SUPPORT_VCE	,	V_144
vce_v3_0_emit_vm_flush	,	F_58
"VCE not responding, giving up!!!\n"	,	L_2
upper_32_bits	,	F_13
vce_v3_0_override_vce_clock_gating	,	F_6
VCE_UENC_DMA_DCLK_CTRL__WRDMCLK_FORCEON_MASK	,	V_23
"IH: VCE\n"	,	L_6
dev	,	V_121
VCE_RB_ARB_CTRL	,	V_14
state	,	V_125
src_data	,	V_134
WREG32_SMC	,	F_52
asic_type	,	V_53
mmVCE_VCPU_CACHE_OFFSET2	,	V_104
srbm_soft_reset	,	V_114
AMDGPU_IRQ_STATE_ENABLE	,	V_127
mmVCE_VCPU_CACHE_OFFSET1	,	V_102
fence_drv	,	V_157
mmVCE_VCPU_CACHE_OFFSET0	,	V_100
mmVCE_RB_SIZE	,	V_39
AMD_IS_APU	,	V_66
size	,	V_88
AMD_CG_STATE_GATE	,	V_140
adev	,	V_4
VCE_SYS_INT_EN__VCE_SYS_INT_TRAP_INTERRUPT_EN_MASK	,	V_128
vce_v3_0_get_harvest_config	,	F_19
amdgpu_vce_suspend	,	F_30
CHIP_STONEY	,	V_54
VCE_CMD_WAIT_GE	,	V_160
SRBM_SOFT_RESET	,	V_117
amdgpu_ring_init	,	F_28
VCE_SYS_INT_TRAP_INTERRUPT_EN	,	V_108
cg_flags	,	V_58
vce_v3_0_ring_get_emit_ib_size	,	F_60
RREG32	,	F_2
mutex_unlock	,	F_17
amdgpu_interrupt_state	,	V_124
vce_v3_0_ring_emit_ib	,	F_55
VCE_V3_0_STACK_SIZE	,	V_79
RREG32_SMC	,	F_20
override	,	V_13
mmVCE_RB_RPTR2	,	V_7
mmVCE_RB_RPTR3	,	V_8
seq	,	V_156
amd_powergating_state	,	V_142
mmVCE_STATUS	,	V_29
VCE_CMD_UPDATE_PTB	,	V_153
uint32_t	,	T_1
i	,	V_26
irq	,	V_77
j	,	V_27
ENOENT	,	V_75
harvest_config	,	V_48
vce_v3_0_ring_get_dma_frame_size	,	F_61
r	,	V_35
vce_v3_0_wait_for_idle	,	F_36
mmVCE_RB_SIZE2	,	V_43
vce_v3_0_hw_fini	,	F_35
mmVCE_LMI_VCPU_CACHE_40BIT_BAR	,	V_98
mmVCE_RB_SIZE3	,	V_46
mutex_lock	,	F_14
AMDGPU_VCE_FIRMWARE_OFFSET	,	V_99
AMD_PG_STATE_GATE	,	V_145
"VCE not responding, trying to reset the ECPU!!!\n"	,	L_1
vce_v3_0_irq_funcs	,	V_165
VCE_SYS_INT_STATUS	,	V_132
mdelay	,	F_10
SRBM_STATUS2__VCE0_BUSY_MASK	,	V_110
source	,	V_123
VCE_CMD_END	,	V_155
num_types	,	V_164
mmVCE_LMI_SWAP_CNTL1	,	V_93
vce_v3_0_suspend	,	F_37
vce_v3_0_set_interrupt_state	,	F_47
vce_v3_0_is_idle	,	F_39
CHIP_POLARIS10	,	V_62
amdgpu_vce_sw_init	,	F_26
CHIP_POLARIS11	,	V_63
ECPU_SOFT_RESET	,	V_32
ETIMEDOUT	,	V_33
DRM_ERROR	,	F_11
name	,	V_83
AMDGPU_RING_TYPE_VCE	,	V_85
idx	,	V_34
WREG32	,	F_5
gpu_addr	,	V_37
GCK_DFS_BYPASS_CNTL__BYPASSECLK_MASK	,	V_138
ixVCE_HARVEST_FUSE_MACRO__ADDRESS	,	V_67
vce_v3_0_emit_pipeline_sync	,	F_59
VCE_SYS_INT_EN	,	V_107
VCE_STATUS	,	V_51
vce_v3_0_firmware_loaded	,	F_9
SRBM_STATUS2__VCE1_BUSY_MASK	,	V_111
mmVCE_CLOCK_GATING_A	,	V_89
mmVCE_CLOCK_GATING_B	,	V_18
mask	,	V_109
mmVCE_LMI_VM_CTRL	,	V_94
mmVCE_UENC_CLOCK_GATING_2	,	V_20
WREG32_FIELD	,	F_7
mmVCE_UENC_DMA_DCLK_CTRL	,	V_22
VCE_HARVEST_FUSE_MACRO__SHIFT	,	V_69
amdgpu_ring_write	,	F_56
"VCE enabled in physical mode\n"	,	L_9
vce_v3_0_ring_set_wptr	,	F_4
vce_v3_0_mc_resume	,	F_15
sync_seq	,	V_158
vce_v3_0_ring_get_dma_frame_size_vm	,	F_62
DRM_DEBUG	,	F_49
"vce%d"	,	L_3
ixGCK_DFS_BYPASS_CNTL	,	V_137
mmVCE_UENC_REG_CLOCK_GATING	,	V_21
uint64_t	,	T_3
INSTANCE_INDEX	,	V_115
VCE_SYS_INT_TRAP_INTERRUPT_INT	,	V_133
dev_info	,	F_43
VCE_UENC_DMA_DCLK_CTRL__RDDMCLK_FORCEON_MASK	,	V_24
vm_id	,	V_148
mmSRBM_STATUS2	,	V_112
tmp	,	V_60
enable	,	V_136
VCE_SOFT_RESET	,	V_31
ib	,	V_147
vce_v3_0_early_init	,	F_21
CHIP_TONGA	,	V_141
wptr	,	V_12
gated	,	V_16
vce_v3_0_pre_soft_reset	,	F_45
val	,	V_126
VCE_HARVEST_FUSE_MACRO__MASK	,	V_68
mmVCE_RB_WPTR	,	V_9
vce_v3_0_hw_init	,	F_32
VCE_VCPU_CNTL	,	V_56
vce_v3_0_set_clockgating_state	,	F_53
handle	,	V_74
ctx_switch	,	V_149
pg_flags	,	V_143
mmVCE_LMI_VCPU_CACHE_40BIT_BAR0	,	V_95
amdgpu_irq_add_id	,	F_25
vce_v3_0_ring_vm_funcs	,	V_162
mmVCE_LMI_VCPU_CACHE_40BIT_BAR1	,	V_96
mmVCE_LMI_VCPU_CACHE_40BIT_BAR2	,	V_97
status	,	V_28
DRM_INFO	,	F_34
usec_timeout	,	V_113
ring_size	,	V_40
JOB_BUSY	,	V_52
flags	,	V_65
vce_v3_0_set_ring_funcs	,	F_22
vce_v3_0_stop	,	F_18
amdgpu_ring_test_ring	,	F_33
amdgpu_iv_entry	,	V_130
mmVCE_UENC_CLOCK_GATING	,	V_19
CC_HARVEST_FUSES__VCE_DISABLE_MASK	,	V_71
vce	,	V_5
amd_clockgating_state	,	V_139
"Unhandled interrupt: %d %d\n"	,	L_7
SOFT_RESET_VCE1	,	V_119
VCE_CMD_FLUSH_TLB	,	V_154
mmVCE_RB_BASE_LO	,	V_36
mmVCE_VCPU_CNTL	,	V_55
SOFT_RESET_VCE0	,	V_118
ixCC_HARVEST_FUSES	,	V_70
FW_52_8_3	,	V_82
length_dw	,	V_151
vce_v3_0_sw_init	,	F_24
vce_v3_0_ring_phys_funcs	,	V_163
udelay	,	F_44
vce_v3_0_soft_reset	,	F_42
mmVCE_LMI_SWAP_CNTL	,	V_92
VCE_V3_0_DATA_SIZE	,	V_80
vce_v3_0_set_bypass_mode	,	F_51
mmVCE_RB_RPTR	,	V_6
AMDGPU_VCE_STATUS_BUSY_MASK	,	V_116
VCE_CMD_IB_VM	,	V_150
vce_v3_0_ring_get_wptr	,	F_3
data	,	V_17
mmVCE_VCPU_CACHE_SIZE0	,	V_101
mmVCE_VCPU_CACHE_SIZE1	,	V_103
mmVCE_VCPU_CACHE_SIZE2	,	V_105
amdgpu_ring	,	V_1
mmVCE_RB_BASE_LO2	,	V_41
grbm_idx_mutex	,	V_47
mmVCE_RB_WPTR2	,	V_10
mmVCE_RB_BASE_LO3	,	V_44
GRBM_GFX_INDEX	,	V_49
vce_v3_0_process_interrupt	,	F_48
mmVCE_RB_WPTR3	,	V_11
lower_32_bits	,	F_57
vce_v3_0_check_soft_reset	,	F_40
vce_v3_0_post_soft_reset	,	F_46
u32	,	T_2
CHIP_FIJI	,	V_61
AMD_CG_SUPPORT_VCE_MGCG	,	V_59
pd_addr	,	V_152
REG_SET_FIELD	,	F_41
vce_v3_0_start	,	F_12
CLK_EN	,	V_57
offset	,	V_87
amdgpu_ib	,	V_146
num_rings	,	V_76
VCE_V3_0_FW_SIZE	,	V_78
WREG32_P	,	F_16
"VCE initialized successfully.\n"	,	L_4
vce_v3_0_ring_get_rptr	,	F_1
amdgpu_vce_resume	,	F_27
entry	,	V_131
mmVCE_LMI_CACHE_CTRL	,	V_91
AMDGPU_VCE_HARVEST_VCE0	,	V_73
AMDGPU_VCE_HARVEST_VCE1	,	V_64
mmVCE_LMI_CTRL2	,	V_106
VCE_INSTANCE	,	V_50
mmVCE_RB_BASE_HI2	,	V_42
mmVCE_RB_BASE_HI3	,	V_45
VCE_CMD_NO_OP	,	V_84
"SRBM_SOFT_RESET=0x%08X\n"	,	L_5
amdgpu_irq_src	,	V_122
vce_v3_0_set_powergating_state	,	F_54
mmSRBM_SOFT_RESET	,	V_120
VCE_STATUS_VCPU_REPORT_FW_LOADED_MASK	,	V_30
CC_HARVEST_FUSES__VCE_DISABLE__SHIFT	,	V_72
ready	,	V_86
mmVCE_SYS_INT_EN	,	V_129
vce_v3_0_sw_fini	,	F_29
vce_v3_0_resume	,	F_38
addr	,	V_159
mmVCE_LMI_CTRL	,	V_90
mmVCE_RB_BASE_HI	,	V_38
"VCE enabled in VM mode\n"	,	L_8
amdgpu_device	,	V_3
src_id	,	V_135
VCE_UENC_DMA_DCLK_CTRL__REGCLK_FORCEON_MASK	,	V_25
vce_v3_0_set_vce_sw_clock_gating	,	F_8
vce_v3_0_set_irq_funcs	,	F_23
funcs	,	V_161
amdgpu_vce_sw_fini	,	F_31
fw_version	,	V_81
amdgpu_fence_process	,	F_50
