

================================================================
== Vivado HLS Report for 'make_marker'
================================================================
* Date:           Thu Jul  5 12:11:39 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        marker_zybo
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.79|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  838068|  850867|  838068|  850867|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |     256|     256|         1|          -|          -|    256|    no    |
        |- Loop 2  |  256680|  256680|         4|          -|          -|  64170|    no    |
        |- Loop 3  |  192510|  192510|         3|          -|          -|  64170|    no    |
        |- Loop 4  |  320853|  320853|         9|          5|          1|  64170|    yes   |
        |- Loop 5  |   64172|   64172|         4|          1|          1|  64170|    yes   |
        +----------+--------+--------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 9
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 2
  Pipeline-0 : II = 5, D = 9, States = { 11 12 13 14 15 16 17 18 19 }
  Pipeline-1 : II = 1, D = 4, States = { 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond1)
	3  / (exitcond1)
3 --> 
	4  / (!exitcond2)
	7  / (exitcond2)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	3  / true
7 --> 
	8  / true
8 --> 
	9  / (!exitcond3)
	11  / (exitcond3)
9 --> 
	10  / true
10 --> 
	8  / true
11 --> 
	20  / (exitcond4)
	12  / (!exitcond4)
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	11  / true
20 --> 
	21  / true
21 --> 
	25  / (exitcond)
	22  / (!exitcond)
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	21  / true
25 --> 

* FSM state operations: 

 <State 1> : 1.66ns
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inputStream_V_data_V), !map !84"
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inputStream_V_keep_V), !map !88"
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inputStream_V_strb_V), !map !92"
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %inputStream_V_user_V), !map !96"
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inputStream_V_last_V), !map !100"
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %inputStream_V_id_V), !map !104"
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %inputStream_V_dest_V), !map !108"
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outputStream_V_data_V), !map !112"
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outputStream_V_keep_V), !map !116"
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outputStream_V_strb_V), !map !120"
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %outputStream_V_user_V), !map !124"
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outputStream_V_last_V), !map !128"
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %outputStream_V_id_V), !map !132"
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %outputStream_V_dest_V), !map !136"
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @make_marker_str) nounwind"
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%histogram = alloca [256 x i32], align 16" [marker_zybo/core.cpp:8]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%img_fifo = alloca [64170 x i8], align 16" [marker_zybo/core.cpp:11]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%backimg = alloca [64170 x i8], align 16" [marker_zybo/core.cpp:11]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%lineBuff_val_0 = alloca [310 x i8], align 1" [marker_zybo/core.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%lineBuff_val_1 = alloca [310 x i8], align 1" [marker_zybo/core.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%lineBuff_val_2 = alloca [310 x i8], align 1" [marker_zybo/core.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [marker_zybo/core.cpp:5]
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %outputStream_V_data_V, i1* %outputStream_V_keep_V, i1* %outputStream_V_strb_V, i5* %outputStream_V_user_V, i1* %outputStream_V_last_V, i2* %outputStream_V_id_V, i6* %outputStream_V_dest_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [marker_zybo/core.cpp:6]
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %inputStream_V_data_V, i1* %inputStream_V_keep_V, i1* %inputStream_V_strb_V, i5* %inputStream_V_user_V, i1* %inputStream_V_last_V, i2* %inputStream_V_id_V, i6* %inputStream_V_dest_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [marker_zybo/core.cpp:7]
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([63 x i8]* @hls_KD_KD_LineBuffe) nounwind"
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([63 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i) nounwind"
ST_1 : Operation 52 [1/1] (1.66ns)   --->   "br label %1" [marker_zybo/core.cpp:23]

 <State 2> : 3.26ns
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%idxHist = phi i9 [ 0, %0 ], [ %idxHist_1, %2 ]"
ST_2 : Operation 54 [1/1] (1.58ns)   --->   "%exitcond1 = icmp eq i9 %idxHist, -256" [marker_zybo/core.cpp:23]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"
ST_2 : Operation 56 [1/1] (2.11ns)   --->   "%idxHist_1 = add i9 %idxHist, 1" [marker_zybo/core.cpp:23]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader124.preheader, label %2" [marker_zybo/core.cpp:23]
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp = zext i9 %idxHist to i64" [marker_zybo/core.cpp:25]
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%histogram_addr = getelementptr inbounds [256 x i32]* %histogram, i64 0, i64 %tmp" [marker_zybo/core.cpp:25]
ST_2 : Operation 60 [1/1] (3.25ns)   --->   "store i32 0, i32* %histogram_addr, align 4" [marker_zybo/core.cpp:25]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br label %1" [marker_zybo/core.cpp:23]
ST_2 : Operation 62 [1/1] (1.66ns)   --->   "br label %.preheader124" [marker_zybo/core.cpp:27]

 <State 3> : 3.36ns
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%i = phi i16 [ %i_1, %3 ], [ 0, %.preheader124.preheader ]"
ST_3 : Operation 64 [1/1] (2.38ns)   --->   "%exitcond2 = icmp eq i16 %i, -1366" [marker_zybo/core.cpp:27]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64170, i64 64170, i64 64170)"
ST_3 : Operation 66 [1/1] (2.14ns)   --->   "%i_1 = add i16 %i, 1" [marker_zybo/core.cpp:27]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %4, label %3" [marker_zybo/core.cpp:27]
ST_3 : Operation 68 [2/2] (0.00ns)   --->   "%empty_7 = call { i8, i1, i1, i5, i1, i2, i6 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i5P.i1P.i2P.i6P(i8* %inputStream_V_data_V, i1* %inputStream_V_keep_V, i1* %inputStream_V_strb_V, i5* %inputStream_V_user_V, i1* %inputStream_V_last_V, i2* %inputStream_V_id_V, i6* %inputStream_V_dest_V)" [marker_zybo/core.cpp:29]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 69 [2/2] (0.00ns)   --->   "%t = call fastcc i32 @otsu([256 x i32]* %histogram)" [marker_zybo/core.cpp:33]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 4> : 3.26ns
ST_4 : Operation 70 [1/2] (0.00ns)   --->   "%empty_7 = call { i8, i1, i1, i5, i1, i2, i6 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i5P.i1P.i2P.i6P(i8* %inputStream_V_data_V, i1* %inputStream_V_keep_V, i1* %inputStream_V_strb_V, i5* %inputStream_V_user_V, i1* %inputStream_V_last_V, i2* %inputStream_V_id_V, i6* %inputStream_V_dest_V)" [marker_zybo/core.cpp:29]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i8, i1, i1, i5, i1, i2, i6 } %empty_7, 0" [marker_zybo/core.cpp:29]
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_s = zext i8 %tmp_data_V to i64" [marker_zybo/core.cpp:30]
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%histogram_addr_1 = getelementptr inbounds [256 x i32]* %histogram, i64 0, i64 %tmp_s" [marker_zybo/core.cpp:30]
ST_4 : Operation 74 [2/2] (3.25ns)   --->   "%histogram_load = load i32* %histogram_addr_1, align 4" [marker_zybo/core.cpp:30]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_15 = zext i16 %i to i64" [marker_zybo/core.cpp:31]
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%img_fifo_addr = getelementptr inbounds [64170 x i8]* %img_fifo, i64 0, i64 %tmp_15" [marker_zybo/core.cpp:31]
ST_4 : Operation 77 [1/1] (3.25ns)   --->   "store i8 %tmp_data_V, i8* %img_fifo_addr, align 1" [marker_zybo/core.cpp:31]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>

 <State 5> : 3.26ns
ST_5 : Operation 78 [1/2] (3.25ns)   --->   "%histogram_load = load i32* %histogram_addr_1, align 4" [marker_zybo/core.cpp:30]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>

 <State 6> : 5.96ns
ST_6 : Operation 79 [1/1] (2.70ns)   --->   "%tmp_14 = add nsw i32 %histogram_load, 1" [marker_zybo/core.cpp:30]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (3.25ns)   --->   "store i32 %tmp_14, i32* %histogram_addr_1, align 4" [marker_zybo/core.cpp:30]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "br label %.preheader124" [marker_zybo/core.cpp:27]

 <State 7> : 1.66ns
ST_7 : Operation 82 [1/2] (0.00ns)   --->   "%t = call fastcc i32 @otsu([256 x i32]* %histogram)" [marker_zybo/core.cpp:33]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 83 [1/1] (1.66ns)   --->   "br label %5" [marker_zybo/core.cpp:35]

 <State 8> : 3.36ns
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%i2 = phi i16 [ 0, %4 ], [ %i_2, %6 ]"
ST_8 : Operation 85 [1/1] (2.38ns)   --->   "%exitcond3 = icmp eq i16 %i2, -1366" [marker_zybo/core.cpp:35]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64170, i64 64170, i64 64170)"
ST_8 : Operation 87 [1/1] (2.14ns)   --->   "%i_2 = add i16 %i2, 1" [marker_zybo/core.cpp:35]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader123.preheader, label %6" [marker_zybo/core.cpp:35]
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_16 = zext i16 %i2 to i64" [marker_zybo/core.cpp:37]
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%img_fifo_addr_1 = getelementptr inbounds [64170 x i8]* %img_fifo, i64 0, i64 %tmp_16" [marker_zybo/core.cpp:37]
ST_8 : Operation 91 [2/2] (3.25ns)   --->   "%img_fifo_load = load i8* %img_fifo_addr_1, align 1" [marker_zybo/core.cpp:37]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_8 : Operation 92 [1/1] (1.66ns)   --->   "br label %.preheader123" [marker_zybo/core.cpp:45]

 <State 9> : 5.70ns
ST_9 : Operation 93 [1/2] (3.25ns)   --->   "%img_fifo_load = load i8* %img_fifo_addr_1, align 1" [marker_zybo/core.cpp:37]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_17 = zext i8 %img_fifo_load to i32" [marker_zybo/core.cpp:37]
ST_9 : Operation 95 [1/1] (2.43ns)   --->   "%tmp_18 = icmp sgt i32 %tmp_17, %t" [marker_zybo/core.cpp:37]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 4.25ns
ST_10 : Operation 96 [1/1] (0.99ns)   --->   "%storemerge = select i1 %tmp_18, i8 -1, i8 0" [marker_zybo/core.cpp:37]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (3.25ns)   --->   "store i8 %storemerge, i8* %img_fifo_addr_1, align 1" [marker_zybo/core.cpp:41]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "br label %5" [marker_zybo/core.cpp:35]

 <State 11> : 3.50ns
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%idxRow = phi i32 [ %idxRow_1, %._crit_edge.i.i_ifconv ], [ 0, %.preheader123.preheader ]"
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%col_assign = phi i32 [ %idxCol_1, %._crit_edge.i.i_ifconv ], [ 0, %.preheader123.preheader ]"
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%pixProcessed = phi i32 [ %pixProcessed_2, %._crit_edge.i.i_ifconv ], [ 0, %.preheader123.preheader ]" [marker_zybo/core.cpp:64]
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%i3 = phi i16 [ %i_4, %._crit_edge.i.i_ifconv ], [ 0, %.preheader123.preheader ]"
ST_11 : Operation 103 [1/1] (2.38ns)   --->   "%exitcond4 = icmp eq i16 %i3, -1366" [marker_zybo/core.cpp:45]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64170, i64 64170, i64 64170)"
ST_11 : Operation 105 [1/1] (2.14ns)   --->   "%i_4 = add i16 %i3, 1" [marker_zybo/core.cpp:45]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader.preheader, label %._crit_edge.i.i_ifconv" [marker_zybo/core.cpp:45]
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_19 = zext i16 %i3 to i64" [marker_zybo/core.cpp:47]
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%img_fifo_addr_2 = getelementptr inbounds [64170 x i8]* %img_fifo, i64 0, i64 %tmp_19" [marker_zybo/core.cpp:47]
ST_11 : Operation 109 [2/2] (3.25ns)   --->   "%pixelIn = load i8* %img_fifo_addr_2, align 1" [marker_zybo/core.cpp:47]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_20 = zext i32 %col_assign to i64" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->marker_zybo/core.cpp:48]
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%lineBuff_val_1_addr = getelementptr [310 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_20" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->marker_zybo/core.cpp:48]
ST_11 : Operation 112 [2/2] (3.25ns)   --->   "%lineBuff_val_1_load = load i8* %lineBuff_val_1_addr, align 1" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->marker_zybo/core.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%lineBuff_val_2_addr = getelementptr [310 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_20" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->marker_zybo/core.cpp:48]
ST_11 : Operation 114 [2/2] (3.25ns)   --->   "%lineBuff_val_2_load = load i8* %lineBuff_val_2_addr, align 1" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->marker_zybo/core.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_22 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %idxRow, i32 1, i32 31)" [marker_zybo/core.cpp:58]
ST_11 : Operation 116 [1/1] (2.43ns)   --->   "%icmp = icmp sgt i31 %tmp_22, 0" [marker_zybo/core.cpp:58]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_23 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %col_assign, i32 1, i32 31)" [marker_zybo/core.cpp:58]
ST_11 : Operation 118 [1/1] (2.43ns)   --->   "%icmp3 = icmp sgt i31 %tmp_23, 0" [marker_zybo/core.cpp:58]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [1/1] (0.97ns)   --->   "%or_cond = and i1 %icmp, %icmp3" [marker_zybo/core.cpp:58]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [1/1] (2.43ns)   --->   "%tmp_26 = icmp slt i32 %col_assign, 309" [marker_zybo/core.cpp:64]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [1/1] (2.70ns)   --->   "%idxCol = add nsw i32 %col_assign, 1" [marker_zybo/core.cpp:65]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [1/1] (2.70ns)   --->   "%idxRow_2 = add nsw i32 %idxRow, 1" [marker_zybo/core.cpp:69]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [1/1] (0.79ns)   --->   "%idxRow_1 = select i1 %tmp_26, i32 %idxRow, i32 %idxRow_2" [marker_zybo/core.cpp:64]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 12> : 6.51ns
ST_12 : Operation 124 [1/2] (3.25ns)   --->   "%pixelIn = load i8* %img_fifo_addr_2, align 1" [marker_zybo/core.cpp:47]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_12 : Operation 125 [1/2] (3.25ns)   --->   "%lineBuff_val_1_load = load i8* %lineBuff_val_1_addr, align 1" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->marker_zybo/core.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr = getelementptr [310 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_20" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->marker_zybo/core.cpp:48]
ST_12 : Operation 127 [1/1] (3.25ns)   --->   "store i8 %lineBuff_val_1_load, i8* %lineBuff_val_0_addr, align 1" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->marker_zybo/core.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_12 : Operation 128 [1/2] (3.25ns)   --->   "%lineBuff_val_2_load = load i8* %lineBuff_val_2_addr, align 1" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->marker_zybo/core.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_12 : Operation 129 [1/1] (3.25ns)   --->   "store i8 %lineBuff_val_2_load, i8* %lineBuff_val_1_addr, align 1" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->marker_zybo/core.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_12 : Operation 130 [1/1] (3.25ns)   --->   "store i8 %pixelIn, i8* %lineBuff_val_2_addr, align 1" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:765->C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:883->marker_zybo/core.cpp:49]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>

 <State 13> : 5.96ns
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_21 = zext i32 %pixProcessed to i64" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->marker_zybo/core.cpp:52]
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr_1 = getelementptr [310 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_21" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->marker_zybo/core.cpp:52]
ST_13 : Operation 133 [2/2] (3.25ns)   --->   "%lineBuff_val_0_load = load i8* %lineBuff_val_0_addr_1, align 1" [marker_zybo/core.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_13 : Operation 134 [1/1] (2.70ns)   --->   "%pixProcessed_3 = add nsw i32 %pixProcessed, 1" [marker_zybo/core.cpp:52]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_47_0_1 = zext i32 %pixProcessed_3 to i64" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->marker_zybo/core.cpp:52]
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr_2 = getelementptr [310 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_47_0_1" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->marker_zybo/core.cpp:52]
ST_13 : Operation 137 [2/2] (3.25ns)   --->   "%lineBuff_val_0_load_1 = load i8* %lineBuff_val_0_addr_2, align 1" [marker_zybo/core.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%lineBuff_val_1_addr_1 = getelementptr [310 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_21" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->marker_zybo/core.cpp:52]
ST_13 : Operation 139 [2/2] (3.25ns)   --->   "%lineBuff_val_1_load_1 = load i8* %lineBuff_val_1_addr_1, align 1" [marker_zybo/core.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%lineBuff_val_1_addr_2 = getelementptr [310 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_47_0_1" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->marker_zybo/core.cpp:52]
ST_13 : Operation 141 [2/2] (3.25ns)   --->   "%lineBuff_val_1_load_2 = load i8* %lineBuff_val_1_addr_2, align 1" [marker_zybo/core.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%lineBuff_val_2_addr_1 = getelementptr [310 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_21" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->marker_zybo/core.cpp:52]
ST_13 : Operation 143 [2/2] (3.25ns)   --->   "%lineBuff_val_2_load_1 = load i8* %lineBuff_val_2_addr_1, align 1" [marker_zybo/core.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%lineBuff_val_2_addr_2 = getelementptr [310 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_47_0_1" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->marker_zybo/core.cpp:52]
ST_13 : Operation 145 [2/2] (3.25ns)   --->   "%lineBuff_val_2_load_2 = load i8* %lineBuff_val_2_addr_2, align 1" [marker_zybo/core.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>

 <State 14> : 8.79ns
ST_14 : Operation 146 [1/2] (3.25ns)   --->   "%lineBuff_val_0_load = load i8* %lineBuff_val_0_addr_1, align 1" [marker_zybo/core.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_14 : Operation 147 [1/2] (3.25ns)   --->   "%lineBuff_val_0_load_1 = load i8* %lineBuff_val_0_addr_2, align 1" [marker_zybo/core.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_14 : Operation 148 [1/1] (2.70ns)   --->   "%col_assign_1_0_2 = add nsw i32 %pixProcessed, 2" [marker_zybo/core.cpp:52]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_47_0_2 = zext i32 %col_assign_1_0_2 to i64" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->marker_zybo/core.cpp:52]
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr_3 = getelementptr [310 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_47_0_2" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->marker_zybo/core.cpp:52]
ST_14 : Operation 151 [2/2] (3.25ns)   --->   "%lineBuff_val_0_load_2 = load i8* %lineBuff_val_0_addr_3, align 1" [marker_zybo/core.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_14 : Operation 152 [1/2] (3.25ns)   --->   "%lineBuff_val_1_load_1 = load i8* %lineBuff_val_1_addr_1, align 1" [marker_zybo/core.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_14 : Operation 153 [1/2] (3.25ns)   --->   "%lineBuff_val_1_load_2 = load i8* %lineBuff_val_1_addr_2, align 1" [marker_zybo/core.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%lineBuff_val_1_addr_3 = getelementptr [310 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_47_0_2" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->marker_zybo/core.cpp:52]
ST_14 : Operation 155 [2/2] (3.25ns)   --->   "%lineBuff_val_1_load_3 = load i8* %lineBuff_val_1_addr_3, align 1" [marker_zybo/core.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_14 : Operation 156 [1/2] (3.25ns)   --->   "%lineBuff_val_2_load_1 = load i8* %lineBuff_val_2_addr_1, align 1" [marker_zybo/core.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_14 : Operation 157 [1/2] (3.25ns)   --->   "%lineBuff_val_2_load_2 = load i8* %lineBuff_val_2_addr_2, align 1" [marker_zybo/core.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%lineBuff_val_2_addr_3 = getelementptr [310 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_47_0_2" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->marker_zybo/core.cpp:52]
ST_14 : Operation 159 [2/2] (3.25ns)   --->   "%lineBuff_val_2_load_3 = load i8* %lineBuff_val_2_addr_3, align 1" [marker_zybo/core.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_14 : Operation 160 [1/1] (1.47ns)   --->   "%tmp_19_0_1_i = icmp ult i8 %lineBuff_val_0_load_1, %lineBuff_val_0_load" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 161 [1/1] (0.79ns)   --->   "%valInWindow_0_minVal = select i1 %tmp_19_0_1_i, i32 %pixProcessed_3, i32 %pixProcessed" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%valInWindow_0_minVal_1 = zext i32 %valInWindow_0_minVal to i64" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr_4 = getelementptr [310 x i8]* %lineBuff_val_0, i64 0, i64 %valInWindow_0_minVal_1" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]
ST_14 : Operation 164 [2/2] (3.25ns)   --->   "%lineBuff_val_0_load_3 = load i8* %lineBuff_val_0_addr_4, align 1" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_14 : Operation 165 [1/1] (1.47ns)   --->   "%tmp_24_0_1_i = icmp ugt i8 %lineBuff_val_0_load_1, %lineBuff_val_0_load" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 166 [1/1] (0.79ns)   --->   "%valInWindow_0_maxVal = select i1 %tmp_24_0_1_i, i32 %pixProcessed_3, i32 %pixProcessed" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node pixProcessed_2)   --->   "%pixProcessed_1 = select i1 %or_cond, i32 %pixProcessed_3, i32 %pixProcessed" [marker_zybo/core.cpp:58]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 168 [1/1] (0.79ns)   --->   "%idxCol_1 = select i1 %tmp_26, i32 %idxCol, i32 0" [marker_zybo/core.cpp:64]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 169 [1/1] (0.79ns) (out node of the LUT)   --->   "%pixProcessed_2 = select i1 %tmp_26, i32 %pixProcessed_1, i32 0" [marker_zybo/core.cpp:64]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 15> : 3.26ns
ST_15 : Operation 170 [1/2] (3.25ns)   --->   "%lineBuff_val_0_load_2 = load i8* %lineBuff_val_0_addr_3, align 1" [marker_zybo/core.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_15 : Operation 171 [1/2] (3.25ns)   --->   "%lineBuff_val_1_load_3 = load i8* %lineBuff_val_1_addr_3, align 1" [marker_zybo/core.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_15 : Operation 172 [1/2] (3.25ns)   --->   "%lineBuff_val_2_load_3 = load i8* %lineBuff_val_2_addr_3, align 1" [marker_zybo/core.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_15 : Operation 173 [1/2] (3.25ns)   --->   "%lineBuff_val_0_load_3 = load i8* %lineBuff_val_0_addr_4, align 1" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%valInWindow_0_maxVal_1 = zext i32 %valInWindow_0_maxVal to i64" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr_6 = getelementptr [310 x i8]* %lineBuff_val_0, i64 0, i64 %valInWindow_0_maxVal_1" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]
ST_15 : Operation 176 [2/2] (3.25ns)   --->   "%lineBuff_val_0_load_5 = load i8* %lineBuff_val_0_addr_6, align 1" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>

 <State 16> : 8.79ns
ST_16 : Operation 177 [1/1] (1.47ns)   --->   "%tmp_19_0_2_i = icmp ult i8 %lineBuff_val_0_load_2, %lineBuff_val_0_load_3" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 178 [1/1] (0.79ns)   --->   "%valInWindow_0_minVal_2 = select i1 %tmp_19_0_2_i, i32 %col_assign_1_0_2, i32 %valInWindow_0_minVal" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "%valInWindow_0_minVal_3 = zext i32 %valInWindow_0_minVal_2 to i64" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr_5 = getelementptr [310 x i8]* %lineBuff_val_0, i64 0, i64 %valInWindow_0_minVal_3" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]
ST_16 : Operation 181 [2/2] (3.25ns)   --->   "%lineBuff_val_0_load_4 = load i8* %lineBuff_val_0_addr_5, align 1" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_16 : Operation 182 [1/2] (3.25ns)   --->   "%lineBuff_val_0_load_5 = load i8* %lineBuff_val_0_addr_6, align 1" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_16 : Operation 183 [1/1] (1.47ns)   --->   "%tmp_24_0_2_i = icmp ugt i8 %lineBuff_val_0_load_2, %lineBuff_val_0_load_5" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 184 [1/1] (0.79ns)   --->   "%valInWindow_0_maxVal_2 = select i1 %tmp_24_0_2_i, i32 %col_assign_1_0_2, i32 %valInWindow_0_maxVal" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "%valInWindow_0_maxVal_3 = zext i32 %valInWindow_0_maxVal_2 to i64" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr_7 = getelementptr [310 x i8]* %lineBuff_val_0, i64 0, i64 %valInWindow_0_maxVal_3" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]
ST_16 : Operation 187 [2/2] (3.25ns)   --->   "%lineBuff_val_0_load_6 = load i8* %lineBuff_val_0_addr_7, align 1" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>

 <State 17> : 8.29ns
ST_17 : Operation 188 [1/2] (3.25ns)   --->   "%lineBuff_val_0_load_4 = load i8* %lineBuff_val_0_addr_5, align 1" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_17 : Operation 189 [1/1] (1.47ns)   --->   "%tmp_19_1_i = icmp ult i8 %lineBuff_val_1_load_1, %lineBuff_val_0_load_4" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 190 [1/1] (1.04ns)   --->   "%valInWindow_0_minVal_4 = select i1 %tmp_19_1_i, i8 %lineBuff_val_1_load_1, i8 %lineBuff_val_0_load_4" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 191 [1/1] (1.47ns)   --->   "%tmp_19_1_1_i = icmp ult i8 %lineBuff_val_1_load_2, %valInWindow_0_minVal_4" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 192 [1/1] (1.04ns)   --->   "%valInWindow_0_minVal_5 = select i1 %tmp_19_1_1_i, i8 %lineBuff_val_1_load_2, i8 %valInWindow_0_minVal_4" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 193 [1/2] (3.25ns)   --->   "%lineBuff_val_0_load_6 = load i8* %lineBuff_val_0_addr_7, align 1" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_17 : Operation 194 [1/1] (1.47ns)   --->   "%tmp_24_1_i = icmp ugt i8 %lineBuff_val_1_load_1, %lineBuff_val_0_load_6" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 195 [1/1] (1.04ns)   --->   "%valInWindow_0_maxVal_4 = select i1 %tmp_24_1_i, i8 %lineBuff_val_1_load_1, i8 %lineBuff_val_0_load_6" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 196 [1/1] (1.47ns)   --->   "%tmp_24_1_1_i = icmp ugt i8 %lineBuff_val_1_load_2, %valInWindow_0_maxVal_4" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 197 [1/1] (1.04ns)   --->   "%valInWindow_0_maxVal_5 = select i1 %tmp_24_1_1_i, i8 %lineBuff_val_1_load_2, i8 %valInWindow_0_maxVal_4" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 18> : 7.55ns
ST_18 : Operation 198 [1/1] (1.47ns)   --->   "%tmp_19_1_2_i = icmp ult i8 %lineBuff_val_1_load_3, %valInWindow_0_minVal_5" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 199 [1/1] (1.04ns)   --->   "%valInWindow_0_minVal_6 = select i1 %tmp_19_1_2_i, i8 %lineBuff_val_1_load_3, i8 %valInWindow_0_minVal_5" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 200 [1/1] (1.47ns)   --->   "%tmp_19_2_i = icmp ult i8 %lineBuff_val_2_load_1, %valInWindow_0_minVal_6" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 201 [1/1] (1.04ns)   --->   "%valInWindow_0_minVal_7 = select i1 %tmp_19_2_i, i8 %lineBuff_val_2_load_1, i8 %valInWindow_0_minVal_6" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 202 [1/1] (1.47ns)   --->   "%tmp_19_2_1_i = icmp ult i8 %lineBuff_val_2_load_2, %valInWindow_0_minVal_7" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 203 [1/1] (1.04ns)   --->   "%valInWindow_0_minVal_8 = select i1 %tmp_19_2_1_i, i8 %lineBuff_val_2_load_2, i8 %valInWindow_0_minVal_7" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 204 [1/1] (1.47ns)   --->   "%tmp_24_1_2_i = icmp ugt i8 %lineBuff_val_1_load_3, %valInWindow_0_maxVal_5" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 205 [1/1] (1.04ns)   --->   "%valInWindow_0_maxVal_6 = select i1 %tmp_24_1_2_i, i8 %lineBuff_val_1_load_3, i8 %valInWindow_0_maxVal_5" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 206 [1/1] (1.47ns)   --->   "%tmp_24_2_i = icmp ugt i8 %lineBuff_val_2_load_1, %valInWindow_0_maxVal_6" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 207 [1/1] (1.04ns)   --->   "%valInWindow_0_maxVal_7 = select i1 %tmp_24_2_i, i8 %lineBuff_val_2_load_1, i8 %valInWindow_0_maxVal_6" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 208 [1/1] (1.47ns)   --->   "%tmp_24_2_1_i = icmp ugt i8 %lineBuff_val_2_load_2, %valInWindow_0_maxVal_7" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 209 [1/1] (1.04ns)   --->   "%valInWindow_0_maxVal_8 = select i1 %tmp_24_2_1_i, i8 %lineBuff_val_2_load_2, i8 %valInWindow_0_maxVal_7" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 19> : 7.25ns
ST_19 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [marker_zybo/core.cpp:45]
ST_19 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [marker_zybo/core.cpp:46]
ST_19 : Operation 212 [1/1] (1.47ns)   --->   "%tmp_19_2_2_i = icmp ult i8 %lineBuff_val_2_load_3, %valInWindow_0_minVal_8" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node valOutputFg1)   --->   "%valOutputFg = select i1 %tmp_19_2_2_i, i8 %lineBuff_val_2_load_3, i8 %valInWindow_0_minVal_8" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 214 [1/1] (1.47ns)   --->   "%tmp_24_2_2_i = icmp ugt i8 %lineBuff_val_2_load_3, %valInWindow_0_maxVal_8" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node phitmp)   --->   "%valOutputBg = select i1 %tmp_24_2_2_i, i8 %lineBuff_val_2_load_3, i8 %valInWindow_0_maxVal_8" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 216 [1/1] (1.47ns) (out node of the LUT)   --->   "%phitmp = icmp eq i8 %valOutputBg, 0" [marker_zybo/core.cpp:62]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node valOutputBg1)   --->   "%phitmp1 = select i1 %phitmp, i8 -128, i8 0" [marker_zybo/core.cpp:62]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 218 [1/1] (1.04ns) (out node of the LUT)   --->   "%valOutputFg1 = select i1 %or_cond, i8 %valOutputFg, i8 0" [marker_zybo/core.cpp:58]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 219 [1/1] (1.04ns) (out node of the LUT)   --->   "%valOutputBg1 = select i1 %or_cond, i8 %phitmp1, i8 -128" [marker_zybo/core.cpp:75]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 220 [1/1] (3.25ns)   --->   "store i8 %valOutputFg1, i8* %img_fifo_addr_2, align 1" [marker_zybo/core.cpp:73]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_19 : Operation 221 [1/1] (0.00ns)   --->   "%backimg_addr_1 = getelementptr inbounds [64170 x i8]* %backimg, i64 0, i64 %tmp_19" [marker_zybo/core.cpp:82]
ST_19 : Operation 222 [1/1] (3.25ns)   --->   "store i8 %valOutputBg1, i8* %backimg_addr_1, align 1" [marker_zybo/core.cpp:82]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_19 : Operation 223 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_2)" [marker_zybo/core.cpp:84]
ST_19 : Operation 224 [1/1] (0.00ns)   --->   "br label %.preheader123" [marker_zybo/core.cpp:45]

 <State 20> : 1.66ns
ST_20 : Operation 225 [1/1] (1.66ns)   --->   "br label %.preheader" [marker_zybo/core.cpp:87]

 <State 21> : 3.36ns
ST_21 : Operation 226 [1/1] (0.00ns)   --->   "%i4 = phi i16 [ %i_3, %10 ], [ 0, %.preheader.preheader ]"
ST_21 : Operation 227 [1/1] (2.38ns)   --->   "%exitcond = icmp eq i16 %i4, -1366" [marker_zybo/core.cpp:87]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 228 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64170, i64 64170, i64 64170)"
ST_21 : Operation 229 [1/1] (2.14ns)   --->   "%i_3 = add i16 %i4, 1" [marker_zybo/core.cpp:87]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 230 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %11, label %7" [marker_zybo/core.cpp:87]
ST_21 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_24 = zext i16 %i4 to i64" [marker_zybo/core.cpp:90]
ST_21 : Operation 232 [1/1] (0.00ns)   --->   "%img_fifo_addr_3 = getelementptr inbounds [64170 x i8]* %img_fifo, i64 0, i64 %tmp_24" [marker_zybo/core.cpp:90]
ST_21 : Operation 233 [2/2] (3.25ns)   --->   "%FgValIn_data_V = load i8* %img_fifo_addr_3, align 1" [marker_zybo/core.cpp:90]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>

 <State 22> : 5.71ns
ST_22 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [marker_zybo/core.cpp:88]
ST_22 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [marker_zybo/core.cpp:89]
ST_22 : Operation 236 [1/2] (3.25ns)   --->   "%FgValIn_data_V = load i8* %img_fifo_addr_3, align 1" [marker_zybo/core.cpp:90]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_22 : Operation 237 [1/1] (1.47ns)   --->   "%tmp_25 = icmp eq i8 %FgValIn_data_V, -1" [marker_zybo/core.cpp:90]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 238 [1/1] (0.00ns)   --->   "br i1 %tmp_25, label %8, label %9" [marker_zybo/core.cpp:90]
ST_22 : Operation 239 [1/1] (0.00ns)   --->   "%backimg_addr = getelementptr inbounds [64170 x i8]* %backimg, i64 0, i64 %tmp_24" [marker_zybo/core.cpp:103]
ST_22 : Operation 240 [2/2] (3.25ns)   --->   "%tmp_data_V_1 = load i8* %backimg_addr, align 1" [marker_zybo/core.cpp:103]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_22 : Operation 241 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_3)" [marker_zybo/core.cpp:109]
ST_22 : Operation 242 [1/1] (0.00ns)   --->   "br label %.preheader" [marker_zybo/core.cpp:87]

 <State 23> : 3.26ns
ST_23 : Operation 243 [1/2] (3.25ns)   --->   "%tmp_data_V_1 = load i8* %backimg_addr, align 1" [marker_zybo/core.cpp:103]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64170> <RAM>
ST_23 : Operation 244 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i5P.i1P.i2P.i6P(i8* %outputStream_V_data_V, i1* %outputStream_V_keep_V, i1* %outputStream_V_strb_V, i5* %outputStream_V_user_V, i1* %outputStream_V_last_V, i2* %outputStream_V_id_V, i6* %outputStream_V_dest_V, i8 %tmp_data_V_1, i1 true, i1 true, i5 1, i1 undef, i2 0, i6 0)" [marker_zybo/core.cpp:107]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_23 : Operation 245 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i5P.i1P.i2P.i6P(i8* %outputStream_V_data_V, i1* %outputStream_V_keep_V, i1* %outputStream_V_strb_V, i5* %outputStream_V_user_V, i1* %outputStream_V_last_V, i2* %outputStream_V_id_V, i6* %outputStream_V_dest_V, i8 -1, i1 true, i1 true, i5 1, i1 undef, i2 0, i6 0)" [marker_zybo/core.cpp:97]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 24> : 0.00ns
ST_24 : Operation 246 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i5P.i1P.i2P.i6P(i8* %outputStream_V_data_V, i1* %outputStream_V_keep_V, i1* %outputStream_V_strb_V, i5* %outputStream_V_user_V, i1* %outputStream_V_last_V, i2* %outputStream_V_id_V, i6* %outputStream_V_dest_V, i8 %tmp_data_V_1, i1 true, i1 true, i5 1, i1 undef, i2 0, i6 0)" [marker_zybo/core.cpp:107]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_24 : Operation 247 [1/1] (0.00ns)   --->   "br label %10"
ST_24 : Operation 248 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i5P.i1P.i2P.i6P(i8* %outputStream_V_data_V, i1* %outputStream_V_keep_V, i1* %outputStream_V_strb_V, i5* %outputStream_V_user_V, i1* %outputStream_V_last_V, i2* %outputStream_V_id_V, i6* %outputStream_V_dest_V, i8 -1, i1 true, i1 true, i5 1, i1 undef, i2 0, i6 0)" [marker_zybo/core.cpp:97]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_24 : Operation 249 [1/1] (0.00ns)   --->   "br label %10" [marker_zybo/core.cpp:98]

 <State 25> : 0.00ns
ST_25 : Operation 250 [1/1] (0.00ns)   --->   "ret void" [marker_zybo/core.cpp:111]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('idxHist') with incoming values : ('idxHist', marker_zybo/core.cpp:23) [43]  (1.66 ns)

 <State 2>: 3.26ns
The critical path consists of the following:
	'phi' operation ('idxHist') with incoming values : ('idxHist', marker_zybo/core.cpp:23) [43]  (0 ns)
	'getelementptr' operation ('histogram_addr', marker_zybo/core.cpp:25) [50]  (0 ns)
	'store' operation (marker_zybo/core.cpp:25) of constant 0 on array 'histogram', marker_zybo/core.cpp:8 [51]  (3.26 ns)

 <State 3>: 3.36ns
The critical path consists of the following:
	'icmp' operation ('exitcond2', marker_zybo/core.cpp:27) [57]  (2.38 ns)
	blocking operation 0.978 ns on control path)

 <State 4>: 3.26ns
The critical path consists of the following:
	axis read on port 'inputStream_V_data_V' (marker_zybo/core.cpp:29) [62]  (0 ns)
	'getelementptr' operation ('histogram_addr_1', marker_zybo/core.cpp:30) [65]  (0 ns)
	'load' operation ('histogram_load', marker_zybo/core.cpp:30) on array 'histogram', marker_zybo/core.cpp:8 [66]  (3.26 ns)

 <State 5>: 3.26ns
The critical path consists of the following:
	'load' operation ('histogram_load', marker_zybo/core.cpp:30) on array 'histogram', marker_zybo/core.cpp:8 [66]  (3.26 ns)

 <State 6>: 5.96ns
The critical path consists of the following:
	'add' operation ('tmp_14', marker_zybo/core.cpp:30) [67]  (2.7 ns)
	'store' operation (marker_zybo/core.cpp:30) of variable 'tmp_14', marker_zybo/core.cpp:30 on array 'histogram', marker_zybo/core.cpp:8 [68]  (3.26 ns)

 <State 7>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', marker_zybo/core.cpp:35) [77]  (1.66 ns)

 <State 8>: 3.36ns
The critical path consists of the following:
	'icmp' operation ('exitcond3', marker_zybo/core.cpp:35) [78]  (2.38 ns)
	blocking operation 0.978 ns on control path)

 <State 9>: 5.7ns
The critical path consists of the following:
	'load' operation ('img_fifo_load', marker_zybo/core.cpp:37) on array 'img_fifo', marker_zybo/core.cpp:11 [85]  (3.26 ns)
	'icmp' operation ('tmp_18', marker_zybo/core.cpp:37) [87]  (2.44 ns)

 <State 10>: 4.25ns
The critical path consists of the following:
	'select' operation ('storemerge', marker_zybo/core.cpp:37) [88]  (0.993 ns)
	'store' operation (marker_zybo/core.cpp:41) of variable 'storemerge', marker_zybo/core.cpp:37 on array 'img_fifo', marker_zybo/core.cpp:11 [89]  (3.26 ns)

 <State 11>: 3.5ns
The critical path consists of the following:
	'phi' operation ('idxRow') with incoming values : ('idxRow', marker_zybo/core.cpp:64) [94]  (0 ns)
	'add' operation ('idxRow', marker_zybo/core.cpp:69) [196]  (2.7 ns)
	'select' operation ('idxRow', marker_zybo/core.cpp:64) [197]  (0.796 ns)

 <State 12>: 6.51ns
The critical path consists of the following:
	'load' operation ('pixelIn', marker_zybo/core.cpp:47) on array 'img_fifo', marker_zybo/core.cpp:11 [107]  (3.26 ns)
	'store' operation (C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:765->C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:883->marker_zybo/core.cpp:49) of variable 'pixelIn', marker_zybo/core.cpp:47 on array 'lineBuff.val[2]', marker_zybo/core.cpp:16 [116]  (3.26 ns)

 <State 13>: 5.96ns
The critical path consists of the following:
	'add' operation ('pixProcessed', marker_zybo/core.cpp:52) [120]  (2.7 ns)
	'getelementptr' operation ('lineBuff_val_0_addr_2', C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->marker_zybo/core.cpp:52) [122]  (0 ns)
	'load' operation ('lineBuff_val_0_load_1', marker_zybo/core.cpp:52) on array 'lineBuff.val[0]', marker_zybo/core.cpp:16 [123]  (3.26 ns)

 <State 14>: 8.79ns
The critical path consists of the following:
	'load' operation ('lineBuff_val_0_load', marker_zybo/core.cpp:52) on array 'lineBuff.val[0]', marker_zybo/core.cpp:16 [119]  (3.26 ns)
	'icmp' operation ('tmp_19_0_1_i', marker_zybo/core.cpp:120->marker_zybo/core.cpp:59) [145]  (1.48 ns)
	'select' operation ('valInWindow_0_minVal', marker_zybo/core.cpp:120->marker_zybo/core.cpp:59) [146]  (0.796 ns)
	'getelementptr' operation ('lineBuff_val_0_addr_4', marker_zybo/core.cpp:120->marker_zybo/core.cpp:59) [148]  (0 ns)
	'load' operation ('lineBuff_val_0_load_3', marker_zybo/core.cpp:120->marker_zybo/core.cpp:59) on array 'lineBuff.val[0]', marker_zybo/core.cpp:16 [149]  (3.26 ns)

 <State 15>: 3.26ns
The critical path consists of the following:
	'load' operation ('lineBuff_val_0_load_2', marker_zybo/core.cpp:52) on array 'lineBuff.val[0]', marker_zybo/core.cpp:16 [127]  (3.26 ns)

 <State 16>: 8.79ns
The critical path consists of the following:
	'load' operation ('lineBuff_val_0_load_5', marker_zybo/core.cpp:134->marker_zybo/core.cpp:60) on array 'lineBuff.val[0]', marker_zybo/core.cpp:16 [171]  (3.26 ns)
	'icmp' operation ('tmp_24_0_2_i', marker_zybo/core.cpp:134->marker_zybo/core.cpp:60) [172]  (1.48 ns)
	'select' operation ('valInWindow_0_maxVal_2', marker_zybo/core.cpp:134->marker_zybo/core.cpp:60) [173]  (0.796 ns)
	'getelementptr' operation ('lineBuff_val_0_addr_7', marker_zybo/core.cpp:134->marker_zybo/core.cpp:60) [175]  (0 ns)
	'load' operation ('lineBuff_val_0_load_6', marker_zybo/core.cpp:134->marker_zybo/core.cpp:60) on array 'lineBuff.val[0]', marker_zybo/core.cpp:16 [176]  (3.26 ns)

 <State 17>: 8.29ns
The critical path consists of the following:
	'load' operation ('lineBuff_val_0_load_4', marker_zybo/core.cpp:120->marker_zybo/core.cpp:59) on array 'lineBuff.val[0]', marker_zybo/core.cpp:16 [154]  (3.26 ns)
	'icmp' operation ('tmp_19_1_i', marker_zybo/core.cpp:120->marker_zybo/core.cpp:59) [155]  (1.48 ns)
	'select' operation ('valInWindow_0_minVal_4', marker_zybo/core.cpp:120->marker_zybo/core.cpp:59) [156]  (1.04 ns)
	'icmp' operation ('tmp_19_1_1_i', marker_zybo/core.cpp:120->marker_zybo/core.cpp:59) [157]  (1.48 ns)
	'select' operation ('valInWindow_0_minVal_5', marker_zybo/core.cpp:120->marker_zybo/core.cpp:59) [158]  (1.04 ns)

 <State 18>: 7.55ns
The critical path consists of the following:
	'icmp' operation ('tmp_19_1_2_i', marker_zybo/core.cpp:120->marker_zybo/core.cpp:59) [159]  (1.48 ns)
	'select' operation ('valInWindow_0_minVal_6', marker_zybo/core.cpp:120->marker_zybo/core.cpp:59) [160]  (1.04 ns)
	'icmp' operation ('tmp_19_2_i', marker_zybo/core.cpp:120->marker_zybo/core.cpp:59) [161]  (1.48 ns)
	'select' operation ('valInWindow_0_minVal_7', marker_zybo/core.cpp:120->marker_zybo/core.cpp:59) [162]  (1.04 ns)
	'icmp' operation ('tmp_19_2_1_i', marker_zybo/core.cpp:120->marker_zybo/core.cpp:59) [163]  (1.48 ns)
	'select' operation ('valInWindow_0_minVal_8', marker_zybo/core.cpp:120->marker_zybo/core.cpp:59) [164]  (1.04 ns)

 <State 19>: 7.25ns
The critical path consists of the following:
	'icmp' operation ('tmp_24_2_2_i', marker_zybo/core.cpp:134->marker_zybo/core.cpp:60) [187]  (1.48 ns)
	'select' operation ('valOutputBg', marker_zybo/core.cpp:134->marker_zybo/core.cpp:60) [188]  (0 ns)
	'icmp' operation ('phitmp', marker_zybo/core.cpp:62) [189]  (1.48 ns)
	'select' operation ('phitmp1', marker_zybo/core.cpp:62) [190]  (0 ns)
	'select' operation ('valOutputBg1', marker_zybo/core.cpp:75) [193]  (1.04 ns)
	'store' operation (marker_zybo/core.cpp:82) of variable 'valOutputBg1', marker_zybo/core.cpp:75 on array 'backimg', marker_zybo/core.cpp:11 [202]  (3.26 ns)

 <State 20>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', marker_zybo/core.cpp:87) [208]  (1.66 ns)

 <State 21>: 3.36ns
The critical path consists of the following:
	'icmp' operation ('exitcond', marker_zybo/core.cpp:87) [209]  (2.38 ns)
	blocking operation 0.978 ns on control path)

 <State 22>: 5.71ns
The critical path consists of the following:
	'load' operation ('val', marker_zybo/core.cpp:90) on array 'img_fifo', marker_zybo/core.cpp:11 [218]  (3.26 ns)
	'icmp' operation ('tmp_25', marker_zybo/core.cpp:90) [219]  (1.48 ns)
	blocking operation 0.978 ns on control path)

 <State 23>: 3.26ns
The critical path consists of the following:
	'load' operation ('val', marker_zybo/core.cpp:103) on array 'backimg', marker_zybo/core.cpp:11 [223]  (3.26 ns)

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
