/* IMAGE 0 LABELS */
#ifndef IMAGE_0_CODE_ADDRESSES
#define IMAGE_0_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_0_budget_allocator_1st_wakeup_request        (0x7fc)
#define image_0_buffer_cong_mgt_1st_wakeup_request        (0x150c)
#define image_0_debug_routine        (0x9c)
#define image_0_debug_routine_handler        (0x4)
#define image_0_ds_tx_task_wakeup_request        (0x46c)
#define image_0_flush_task_1st_wakeup_request        (0xcdc)
#define image_0_ghost_reporting_1st_wakeup_request        (0xde4)
#define image_0_initialization_task        (0x48)
#define image_0_start_task_budget_allocator_1st_wakeup_request        (0x7fc)
#define image_0_start_task_buffer_cong_mgt_1st_wakeup_request        (0x150c)
#define image_0_start_task_debug_routine        (0x9c)
#define image_0_start_task_ds_tx_task_wakeup_request        (0x46c)
#define image_0_start_task_flush_task_1st_wakeup_request        (0xcdc)
#define image_0_start_task_ghost_reporting_1st_wakeup_request        (0xde4)
#define image_0_start_task_initialization_task        (0x48)
#define image_0_start_task_update_fifo_ds_read_1st_wakeup_request        (0x1244)
#define image_0_update_fifo_ds_read_1st_wakeup_request        (0x1244)

#else

#define image_0_budget_allocator_1st_wakeup_request        (0x1ff)
#define image_0_buffer_cong_mgt_1st_wakeup_request        (0x543)
#define image_0_debug_routine        (0x27)
#define image_0_debug_routine_handler        (0x1)
#define image_0_ds_tx_task_wakeup_request        (0x11b)
#define image_0_flush_task_1st_wakeup_request        (0x337)
#define image_0_ghost_reporting_1st_wakeup_request        (0x379)
#define image_0_initialization_task        (0x12)
#define image_0_start_task_budget_allocator_1st_wakeup_request        (0x1ff)
#define image_0_start_task_buffer_cong_mgt_1st_wakeup_request        (0x543)
#define image_0_start_task_debug_routine        (0x27)
#define image_0_start_task_ds_tx_task_wakeup_request        (0x11b)
#define image_0_start_task_flush_task_1st_wakeup_request        (0x337)
#define image_0_start_task_ghost_reporting_1st_wakeup_request        (0x379)
#define image_0_start_task_initialization_task        (0x12)
#define image_0_start_task_update_fifo_ds_read_1st_wakeup_request        (0x491)
#define image_0_update_fifo_ds_read_1st_wakeup_request        (0x491)

#endif


#endif

/* IMAGE 1 LABELS */
#ifndef IMAGE_1_CODE_ADDRESSES
#define IMAGE_1_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_1_common_reprocessing_wakeup_request        (0x70bc)
#define image_1_cpu_recycle_wakeup_request        (0x5978)
#define image_1_cpu_rx_copy_wakeup_request        (0x4750)
#define image_1_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x58b8)
#define image_1_cpu_rx_wakeup_request        (0x5594)
#define image_1_debug_routine        (0x4644)
#define image_1_debug_routine_handler        (0x4)
#define image_1_initialization_task        (0x8)
#define image_1_interrupt_coalescing_1st_wakeup_request        (0x5acc)
#define image_1_processing_header_update_length_calc        (0x19ac)
#define image_1_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x1ad8)
#define image_1_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x1aa4)
#define image_1_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x1b28)
#define image_1_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x1b04)
#define image_1_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x1ac8)
#define image_1_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x1a9c)
#define image_1_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x1b34)
#define image_1_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x1af8)
#define image_1_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x1ab8)
#define image_1_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x1a94)
#define image_1_processing_wakeup_request        (0x101c)
#define image_1_spdsvc_gen_wakeup_request        (0x5b90)
#define image_1_start_task_common_reprocessing_wakeup_request        (0x70bc)
#define image_1_start_task_cpu_recycle_wakeup_request        (0x5978)
#define image_1_start_task_cpu_rx_copy_wakeup_request        (0x4750)
#define image_1_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x58b8)
#define image_1_start_task_cpu_rx_wakeup_request        (0x5594)
#define image_1_start_task_debug_routine        (0x4644)
#define image_1_start_task_initialization_task        (0x8)
#define image_1_start_task_interrupt_coalescing_1st_wakeup_request        (0x5acc)
#define image_1_start_task_processing_wakeup_request        (0x101c)
#define image_1_start_task_spdsvc_gen_wakeup_request        (0x5b90)
#define image_1_tcam_cmd_dst_ip        (0x3978)
#define image_1_tcam_cmd_dst_ipv6_masked        (0x39cc)
#define image_1_tcam_cmd_dst_mac        (0x3a5c)
#define image_1_tcam_cmd_dst_port        (0x3a18)
#define image_1_tcam_cmd_ethertype        (0x379c)
#define image_1_tcam_cmd_gem_flow        (0x38ac)
#define image_1_tcam_cmd_generic_l2        (0x3a88)
#define image_1_tcam_cmd_generic_l3        (0x3abc)
#define image_1_tcam_cmd_generic_l4        (0x3af0)
#define image_1_tcam_cmd_ic_submit        (0x3728)
#define image_1_tcam_cmd_ingress_port        (0x3894)
#define image_1_tcam_cmd_inner_pbit        (0x37fc)
#define image_1_tcam_cmd_inner_tpid        (0x3784)
#define image_1_tcam_cmd_inner_vid        (0x37cc)
#define image_1_tcam_cmd_ip_protocol        (0x382c)
#define image_1_tcam_cmd_ipv6_label        (0x38c4)
#define image_1_tcam_cmd_l3_protocol        (0x3844)
#define image_1_tcam_cmd_network_layer        (0x3874)
#define image_1_tcam_cmd_outer_pbit        (0x37e4)
#define image_1_tcam_cmd_outer_tpid        (0x376c)
#define image_1_tcam_cmd_outer_vid        (0x37b4)
#define image_1_tcam_cmd_src_ip        (0x38f0)
#define image_1_tcam_cmd_src_ipv6_masked        (0x3944)
#define image_1_tcam_cmd_src_mac        (0x3a30)
#define image_1_tcam_cmd_src_port        (0x3a00)
#define image_1_tcam_cmd_tos        (0x385c)
#define image_1_tcam_cmd_vlan_num        (0x3814)

#else

#define image_1_common_reprocessing_wakeup_request        (0x1c2f)
#define image_1_cpu_recycle_wakeup_request        (0x165e)
#define image_1_cpu_rx_copy_wakeup_request        (0x11d4)
#define image_1_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x162e)
#define image_1_cpu_rx_wakeup_request        (0x1565)
#define image_1_debug_routine        (0x1191)
#define image_1_debug_routine_handler        (0x1)
#define image_1_initialization_task        (0x2)
#define image_1_interrupt_coalescing_1st_wakeup_request        (0x16b3)
#define image_1_processing_header_update_length_calc        (0x66b)
#define image_1_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x6b6)
#define image_1_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x6a9)
#define image_1_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x6ca)
#define image_1_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x6c1)
#define image_1_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x6b2)
#define image_1_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x6a7)
#define image_1_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x6cd)
#define image_1_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x6be)
#define image_1_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x6ae)
#define image_1_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x6a5)
#define image_1_processing_wakeup_request        (0x407)
#define image_1_spdsvc_gen_wakeup_request        (0x16e4)
#define image_1_start_task_common_reprocessing_wakeup_request        (0x1c2f)
#define image_1_start_task_cpu_recycle_wakeup_request        (0x165e)
#define image_1_start_task_cpu_rx_copy_wakeup_request        (0x11d4)
#define image_1_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x162e)
#define image_1_start_task_cpu_rx_wakeup_request        (0x1565)
#define image_1_start_task_debug_routine        (0x1191)
#define image_1_start_task_initialization_task        (0x2)
#define image_1_start_task_interrupt_coalescing_1st_wakeup_request        (0x16b3)
#define image_1_start_task_processing_wakeup_request        (0x407)
#define image_1_start_task_spdsvc_gen_wakeup_request        (0x16e4)
#define image_1_tcam_cmd_dst_ip        (0xe5e)
#define image_1_tcam_cmd_dst_ipv6_masked        (0xe73)
#define image_1_tcam_cmd_dst_mac        (0xe97)
#define image_1_tcam_cmd_dst_port        (0xe86)
#define image_1_tcam_cmd_ethertype        (0xde7)
#define image_1_tcam_cmd_gem_flow        (0xe2b)
#define image_1_tcam_cmd_generic_l2        (0xea2)
#define image_1_tcam_cmd_generic_l3        (0xeaf)
#define image_1_tcam_cmd_generic_l4        (0xebc)
#define image_1_tcam_cmd_ic_submit        (0xdca)
#define image_1_tcam_cmd_ingress_port        (0xe25)
#define image_1_tcam_cmd_inner_pbit        (0xdff)
#define image_1_tcam_cmd_inner_tpid        (0xde1)
#define image_1_tcam_cmd_inner_vid        (0xdf3)
#define image_1_tcam_cmd_ip_protocol        (0xe0b)
#define image_1_tcam_cmd_ipv6_label        (0xe31)
#define image_1_tcam_cmd_l3_protocol        (0xe11)
#define image_1_tcam_cmd_network_layer        (0xe1d)
#define image_1_tcam_cmd_outer_pbit        (0xdf9)
#define image_1_tcam_cmd_outer_tpid        (0xddb)
#define image_1_tcam_cmd_outer_vid        (0xded)
#define image_1_tcam_cmd_src_ip        (0xe3c)
#define image_1_tcam_cmd_src_ipv6_masked        (0xe51)
#define image_1_tcam_cmd_src_mac        (0xe8c)
#define image_1_tcam_cmd_src_port        (0xe80)
#define image_1_tcam_cmd_tos        (0xe17)
#define image_1_tcam_cmd_vlan_num        (0xe05)

#endif


#endif

/* IMAGE 2 LABELS */
#ifndef IMAGE_2_CODE_ADDRESSES
#define IMAGE_2_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_2_cpu_recycle_wakeup_request        (0x4e6c)
#define image_2_cpu_tx_read_ring_indices        (0x4750)
#define image_2_cpu_tx_wakeup_request        (0x4750)
#define image_2_debug_routine        (0x48)
#define image_2_debug_routine_handler        (0x4)
#define image_2_initialization_task        (0x8)
#define image_2_interrupt_coalescing_1st_wakeup_request        (0x5120)
#define image_2_processing_header_update_length_calc        (0x1ab8)
#define image_2_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x1be4)
#define image_2_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x1bb0)
#define image_2_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x1c34)
#define image_2_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x1c10)
#define image_2_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x1bd4)
#define image_2_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x1ba8)
#define image_2_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x1c40)
#define image_2_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x1c04)
#define image_2_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x1bc4)
#define image_2_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x1ba0)
#define image_2_processing_wakeup_request        (0x1128)
#define image_2_start_task_cpu_recycle_wakeup_request        (0x4e6c)
#define image_2_start_task_cpu_tx_wakeup_request        (0x4750)
#define image_2_start_task_debug_routine        (0x48)
#define image_2_start_task_initialization_task        (0x8)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request        (0x5120)
#define image_2_start_task_processing_wakeup_request        (0x1128)
#define image_2_start_task_timer_common_task_wakeup_request        (0x4fc0)
#define image_2_tcam_cmd_dst_ip        (0x3a84)
#define image_2_tcam_cmd_dst_ipv6_masked        (0x3ad8)
#define image_2_tcam_cmd_dst_mac        (0x3b68)
#define image_2_tcam_cmd_dst_port        (0x3b24)
#define image_2_tcam_cmd_ethertype        (0x38a8)
#define image_2_tcam_cmd_gem_flow        (0x39b8)
#define image_2_tcam_cmd_generic_l2        (0x3b94)
#define image_2_tcam_cmd_generic_l3        (0x3bc8)
#define image_2_tcam_cmd_generic_l4        (0x3bfc)
#define image_2_tcam_cmd_ic_submit        (0x3834)
#define image_2_tcam_cmd_ingress_port        (0x39a0)
#define image_2_tcam_cmd_inner_pbit        (0x3908)
#define image_2_tcam_cmd_inner_tpid        (0x3890)
#define image_2_tcam_cmd_inner_vid        (0x38d8)
#define image_2_tcam_cmd_ip_protocol        (0x3938)
#define image_2_tcam_cmd_ipv6_label        (0x39d0)
#define image_2_tcam_cmd_l3_protocol        (0x3950)
#define image_2_tcam_cmd_network_layer        (0x3980)
#define image_2_tcam_cmd_outer_pbit        (0x38f0)
#define image_2_tcam_cmd_outer_tpid        (0x3878)
#define image_2_tcam_cmd_outer_vid        (0x38c0)
#define image_2_tcam_cmd_src_ip        (0x39fc)
#define image_2_tcam_cmd_src_ipv6_masked        (0x3a50)
#define image_2_tcam_cmd_src_mac        (0x3b3c)
#define image_2_tcam_cmd_src_port        (0x3b0c)
#define image_2_tcam_cmd_tos        (0x3968)
#define image_2_tcam_cmd_vlan_num        (0x3920)
#define image_2_timer_common_task_wakeup_request        (0x4fc0)

#else

#define image_2_cpu_recycle_wakeup_request        (0x139b)
#define image_2_cpu_tx_read_ring_indices        (0x11d4)
#define image_2_cpu_tx_wakeup_request        (0x11d4)
#define image_2_debug_routine        (0x12)
#define image_2_debug_routine_handler        (0x1)
#define image_2_initialization_task        (0x2)
#define image_2_interrupt_coalescing_1st_wakeup_request        (0x1448)
#define image_2_processing_header_update_length_calc        (0x6ae)
#define image_2_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x6f9)
#define image_2_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x6ec)
#define image_2_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x70d)
#define image_2_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x704)
#define image_2_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x6f5)
#define image_2_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x6ea)
#define image_2_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x710)
#define image_2_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x701)
#define image_2_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x6f1)
#define image_2_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x6e8)
#define image_2_processing_wakeup_request        (0x44a)
#define image_2_start_task_cpu_recycle_wakeup_request        (0x139b)
#define image_2_start_task_cpu_tx_wakeup_request        (0x11d4)
#define image_2_start_task_debug_routine        (0x12)
#define image_2_start_task_initialization_task        (0x2)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request        (0x1448)
#define image_2_start_task_processing_wakeup_request        (0x44a)
#define image_2_start_task_timer_common_task_wakeup_request        (0x13f0)
#define image_2_tcam_cmd_dst_ip        (0xea1)
#define image_2_tcam_cmd_dst_ipv6_masked        (0xeb6)
#define image_2_tcam_cmd_dst_mac        (0xeda)
#define image_2_tcam_cmd_dst_port        (0xec9)
#define image_2_tcam_cmd_ethertype        (0xe2a)
#define image_2_tcam_cmd_gem_flow        (0xe6e)
#define image_2_tcam_cmd_generic_l2        (0xee5)
#define image_2_tcam_cmd_generic_l3        (0xef2)
#define image_2_tcam_cmd_generic_l4        (0xeff)
#define image_2_tcam_cmd_ic_submit        (0xe0d)
#define image_2_tcam_cmd_ingress_port        (0xe68)
#define image_2_tcam_cmd_inner_pbit        (0xe42)
#define image_2_tcam_cmd_inner_tpid        (0xe24)
#define image_2_tcam_cmd_inner_vid        (0xe36)
#define image_2_tcam_cmd_ip_protocol        (0xe4e)
#define image_2_tcam_cmd_ipv6_label        (0xe74)
#define image_2_tcam_cmd_l3_protocol        (0xe54)
#define image_2_tcam_cmd_network_layer        (0xe60)
#define image_2_tcam_cmd_outer_pbit        (0xe3c)
#define image_2_tcam_cmd_outer_tpid        (0xe1e)
#define image_2_tcam_cmd_outer_vid        (0xe30)
#define image_2_tcam_cmd_src_ip        (0xe7f)
#define image_2_tcam_cmd_src_ipv6_masked        (0xe94)
#define image_2_tcam_cmd_src_mac        (0xecf)
#define image_2_tcam_cmd_src_port        (0xec3)
#define image_2_tcam_cmd_tos        (0xe5a)
#define image_2_tcam_cmd_vlan_num        (0xe48)
#define image_2_timer_common_task_wakeup_request        (0x13f0)

#endif


#endif

/* IMAGE 3 LABELS */
#ifndef IMAGE_3_CODE_ADDRESSES
#define IMAGE_3_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_3_budget_allocator_1st_wakeup_request        (0x175c)
#define image_3_buffer_cong_mgt_1st_wakeup_request        (0x21f8)
#define image_3_debug_routine        (0x48)
#define image_3_debug_routine_handler        (0x4)
#define image_3_epon_tx_task_wakeup_request        (0x15bc)
#define image_3_epon_update_fifo_read_1st_wakeup_request        (0x2188)
#define image_3_flush_task_1st_wakeup_request        (0x1ce8)
#define image_3_gpon_control_wakeup_request        (0x5b4)
#define image_3_initialization_task        (0x8)
#define image_3_ovl_budget_allocator_1st_wakeup_request        (0x1b38)
#define image_3_start_task_budget_allocator_1st_wakeup_request        (0x175c)
#define image_3_start_task_buffer_cong_mgt_1st_wakeup_request        (0x21f8)
#define image_3_start_task_debug_routine        (0x48)
#define image_3_start_task_epon_tx_task_wakeup_request        (0x15bc)
#define image_3_start_task_epon_update_fifo_read_1st_wakeup_request        (0x2188)
#define image_3_start_task_flush_task_1st_wakeup_request        (0x1ce8)
#define image_3_start_task_gpon_control_wakeup_request        (0x5b4)
#define image_3_start_task_initialization_task        (0x8)
#define image_3_start_task_ovl_budget_allocator_1st_wakeup_request        (0x1b38)
#define image_3_start_task_update_fifo_us_read_1st_wakeup_request        (0x1e64)
#define image_3_start_task_us_tx_task_1st_wakeup_request        (0xb80)
#define image_3_update_fifo_us_read_1st_wakeup_request        (0x1e64)
#define image_3_us_tx_task_1st_wakeup_request        (0xb80)
#define image_3_us_tx_task_wakeup_request        (0xb80)

#else

#define image_3_budget_allocator_1st_wakeup_request        (0x5d7)
#define image_3_buffer_cong_mgt_1st_wakeup_request        (0x87e)
#define image_3_debug_routine        (0x12)
#define image_3_debug_routine_handler        (0x1)
#define image_3_epon_tx_task_wakeup_request        (0x56f)
#define image_3_epon_update_fifo_read_1st_wakeup_request        (0x862)
#define image_3_flush_task_1st_wakeup_request        (0x73a)
#define image_3_gpon_control_wakeup_request        (0x16d)
#define image_3_initialization_task        (0x2)
#define image_3_ovl_budget_allocator_1st_wakeup_request        (0x6ce)
#define image_3_start_task_budget_allocator_1st_wakeup_request        (0x5d7)
#define image_3_start_task_buffer_cong_mgt_1st_wakeup_request        (0x87e)
#define image_3_start_task_debug_routine        (0x12)
#define image_3_start_task_epon_tx_task_wakeup_request        (0x56f)
#define image_3_start_task_epon_update_fifo_read_1st_wakeup_request        (0x862)
#define image_3_start_task_flush_task_1st_wakeup_request        (0x73a)
#define image_3_start_task_gpon_control_wakeup_request        (0x16d)
#define image_3_start_task_initialization_task        (0x2)
#define image_3_start_task_ovl_budget_allocator_1st_wakeup_request        (0x6ce)
#define image_3_start_task_update_fifo_us_read_1st_wakeup_request        (0x799)
#define image_3_start_task_us_tx_task_1st_wakeup_request        (0x2e0)
#define image_3_update_fifo_us_read_1st_wakeup_request        (0x799)
#define image_3_us_tx_task_1st_wakeup_request        (0x2e0)
#define image_3_us_tx_task_wakeup_request        (0x2e0)

#endif


#endif

/* IMAGE 4 LABELS */
#ifndef IMAGE_4_CODE_ADDRESSES
#define IMAGE_4_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_4_debug_routine        (0x48)
#define image_4_debug_routine_handler        (0x4)
#define image_4_dhd_rx_complete_wakeup_request        (0x4a9c)
#define image_4_dhd_tx_complete_wakeup_request        (0x4750)
#define image_4_initialization_task        (0x8)
#define image_4_processing_header_update_length_calc        (0x1ab8)
#define image_4_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x1be4)
#define image_4_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x1bb0)
#define image_4_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x1c34)
#define image_4_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x1c10)
#define image_4_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x1bd4)
#define image_4_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x1ba8)
#define image_4_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x1c40)
#define image_4_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x1c04)
#define image_4_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x1bc4)
#define image_4_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x1ba0)
#define image_4_processing_wakeup_request        (0x1128)
#define image_4_start_task_debug_routine        (0x48)
#define image_4_start_task_dhd_rx_complete_wakeup_request        (0x4a9c)
#define image_4_start_task_dhd_tx_complete_wakeup_request        (0x4750)
#define image_4_start_task_initialization_task        (0x8)
#define image_4_start_task_processing_wakeup_request        (0x1128)
#define image_4_tcam_cmd_dst_ip        (0x3a84)
#define image_4_tcam_cmd_dst_ipv6_masked        (0x3ad8)
#define image_4_tcam_cmd_dst_mac        (0x3b68)
#define image_4_tcam_cmd_dst_port        (0x3b24)
#define image_4_tcam_cmd_ethertype        (0x38a8)
#define image_4_tcam_cmd_gem_flow        (0x39b8)
#define image_4_tcam_cmd_generic_l2        (0x3b94)
#define image_4_tcam_cmd_generic_l3        (0x3bc8)
#define image_4_tcam_cmd_generic_l4        (0x3bfc)
#define image_4_tcam_cmd_ic_submit        (0x3834)
#define image_4_tcam_cmd_ingress_port        (0x39a0)
#define image_4_tcam_cmd_inner_pbit        (0x3908)
#define image_4_tcam_cmd_inner_tpid        (0x3890)
#define image_4_tcam_cmd_inner_vid        (0x38d8)
#define image_4_tcam_cmd_ip_protocol        (0x3938)
#define image_4_tcam_cmd_ipv6_label        (0x39d0)
#define image_4_tcam_cmd_l3_protocol        (0x3950)
#define image_4_tcam_cmd_network_layer        (0x3980)
#define image_4_tcam_cmd_outer_pbit        (0x38f0)
#define image_4_tcam_cmd_outer_tpid        (0x3878)
#define image_4_tcam_cmd_outer_vid        (0x38c0)
#define image_4_tcam_cmd_src_ip        (0x39fc)
#define image_4_tcam_cmd_src_ipv6_masked        (0x3a50)
#define image_4_tcam_cmd_src_mac        (0x3b3c)
#define image_4_tcam_cmd_src_port        (0x3b0c)
#define image_4_tcam_cmd_tos        (0x3968)
#define image_4_tcam_cmd_vlan_num        (0x3920)

#else

#define image_4_debug_routine        (0x12)
#define image_4_debug_routine_handler        (0x1)
#define image_4_dhd_rx_complete_wakeup_request        (0x12a7)
#define image_4_dhd_tx_complete_wakeup_request        (0x11d4)
#define image_4_initialization_task        (0x2)
#define image_4_processing_header_update_length_calc        (0x6ae)
#define image_4_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x6f9)
#define image_4_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x6ec)
#define image_4_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x70d)
#define image_4_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x704)
#define image_4_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x6f5)
#define image_4_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x6ea)
#define image_4_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x710)
#define image_4_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x701)
#define image_4_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x6f1)
#define image_4_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x6e8)
#define image_4_processing_wakeup_request        (0x44a)
#define image_4_start_task_debug_routine        (0x12)
#define image_4_start_task_dhd_rx_complete_wakeup_request        (0x12a7)
#define image_4_start_task_dhd_tx_complete_wakeup_request        (0x11d4)
#define image_4_start_task_initialization_task        (0x2)
#define image_4_start_task_processing_wakeup_request        (0x44a)
#define image_4_tcam_cmd_dst_ip        (0xea1)
#define image_4_tcam_cmd_dst_ipv6_masked        (0xeb6)
#define image_4_tcam_cmd_dst_mac        (0xeda)
#define image_4_tcam_cmd_dst_port        (0xec9)
#define image_4_tcam_cmd_ethertype        (0xe2a)
#define image_4_tcam_cmd_gem_flow        (0xe6e)
#define image_4_tcam_cmd_generic_l2        (0xee5)
#define image_4_tcam_cmd_generic_l3        (0xef2)
#define image_4_tcam_cmd_generic_l4        (0xeff)
#define image_4_tcam_cmd_ic_submit        (0xe0d)
#define image_4_tcam_cmd_ingress_port        (0xe68)
#define image_4_tcam_cmd_inner_pbit        (0xe42)
#define image_4_tcam_cmd_inner_tpid        (0xe24)
#define image_4_tcam_cmd_inner_vid        (0xe36)
#define image_4_tcam_cmd_ip_protocol        (0xe4e)
#define image_4_tcam_cmd_ipv6_label        (0xe74)
#define image_4_tcam_cmd_l3_protocol        (0xe54)
#define image_4_tcam_cmd_network_layer        (0xe60)
#define image_4_tcam_cmd_outer_pbit        (0xe3c)
#define image_4_tcam_cmd_outer_tpid        (0xe1e)
#define image_4_tcam_cmd_outer_vid        (0xe30)
#define image_4_tcam_cmd_src_ip        (0xe7f)
#define image_4_tcam_cmd_src_ipv6_masked        (0xe94)
#define image_4_tcam_cmd_src_mac        (0xecf)
#define image_4_tcam_cmd_src_port        (0xec3)
#define image_4_tcam_cmd_tos        (0xe5a)
#define image_4_tcam_cmd_vlan_num        (0xe48)

#endif


#endif

/* IMAGE 5 LABELS */
#ifndef IMAGE_5_CODE_ADDRESSES
#define IMAGE_5_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_5_budget_allocator_1st_wakeup_request        (0x5074)
#define image_5_debug_routine        (0x48ac)
#define image_5_debug_routine_handler        (0x4)
#define image_5_initialization_task        (0x8)
#define image_5_processing_header_update_length_calc        (0x1c14)
#define image_5_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x1d40)
#define image_5_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x1d0c)
#define image_5_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x1d90)
#define image_5_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x1d6c)
#define image_5_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x1d30)
#define image_5_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x1d04)
#define image_5_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x1d9c)
#define image_5_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x1d60)
#define image_5_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x1d20)
#define image_5_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x1cfc)
#define image_5_processing_wakeup_request        (0x1284)
#define image_5_service_queues_tx_task_wakeup_request        (0x4cb4)
#define image_5_service_queues_update_fifo_read_1st_wakeup_request        (0x49b8)
#define image_5_start_task_budget_allocator_1st_wakeup_request        (0x5074)
#define image_5_start_task_debug_routine        (0x48ac)
#define image_5_start_task_initialization_task        (0x8)
#define image_5_start_task_processing_wakeup_request        (0x1284)
#define image_5_start_task_service_queues_tx_task_wakeup_request        (0x4cb4)
#define image_5_start_task_service_queues_update_fifo_read_1st_wakeup_request        (0x49b8)
#define image_5_tcam_cmd_dst_ip        (0x3be0)
#define image_5_tcam_cmd_dst_ipv6_masked        (0x3c34)
#define image_5_tcam_cmd_dst_mac        (0x3cc4)
#define image_5_tcam_cmd_dst_port        (0x3c80)
#define image_5_tcam_cmd_ethertype        (0x3a04)
#define image_5_tcam_cmd_gem_flow        (0x3b14)
#define image_5_tcam_cmd_generic_l2        (0x3cf0)
#define image_5_tcam_cmd_generic_l3        (0x3d24)
#define image_5_tcam_cmd_generic_l4        (0x3d58)
#define image_5_tcam_cmd_ic_submit        (0x3990)
#define image_5_tcam_cmd_ingress_port        (0x3afc)
#define image_5_tcam_cmd_inner_pbit        (0x3a64)
#define image_5_tcam_cmd_inner_tpid        (0x39ec)
#define image_5_tcam_cmd_inner_vid        (0x3a34)
#define image_5_tcam_cmd_ip_protocol        (0x3a94)
#define image_5_tcam_cmd_ipv6_label        (0x3b2c)
#define image_5_tcam_cmd_l3_protocol        (0x3aac)
#define image_5_tcam_cmd_network_layer        (0x3adc)
#define image_5_tcam_cmd_outer_pbit        (0x3a4c)
#define image_5_tcam_cmd_outer_tpid        (0x39d4)
#define image_5_tcam_cmd_outer_vid        (0x3a1c)
#define image_5_tcam_cmd_src_ip        (0x3b58)
#define image_5_tcam_cmd_src_ipv6_masked        (0x3bac)
#define image_5_tcam_cmd_src_mac        (0x3c98)
#define image_5_tcam_cmd_src_port        (0x3c68)
#define image_5_tcam_cmd_tos        (0x3ac4)
#define image_5_tcam_cmd_vlan_num        (0x3a7c)

#else

#define image_5_budget_allocator_1st_wakeup_request        (0x141d)
#define image_5_debug_routine        (0x122b)
#define image_5_debug_routine_handler        (0x1)
#define image_5_initialization_task        (0x2)
#define image_5_processing_header_update_length_calc        (0x705)
#define image_5_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x750)
#define image_5_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x743)
#define image_5_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x764)
#define image_5_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x75b)
#define image_5_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x74c)
#define image_5_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x741)
#define image_5_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x767)
#define image_5_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x758)
#define image_5_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x748)
#define image_5_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x73f)
#define image_5_processing_wakeup_request        (0x4a1)
#define image_5_service_queues_tx_task_wakeup_request        (0x132d)
#define image_5_service_queues_update_fifo_read_1st_wakeup_request        (0x126e)
#define image_5_start_task_budget_allocator_1st_wakeup_request        (0x141d)
#define image_5_start_task_debug_routine        (0x122b)
#define image_5_start_task_initialization_task        (0x2)
#define image_5_start_task_processing_wakeup_request        (0x4a1)
#define image_5_start_task_service_queues_tx_task_wakeup_request        (0x132d)
#define image_5_start_task_service_queues_update_fifo_read_1st_wakeup_request        (0x126e)
#define image_5_tcam_cmd_dst_ip        (0xef8)
#define image_5_tcam_cmd_dst_ipv6_masked        (0xf0d)
#define image_5_tcam_cmd_dst_mac        (0xf31)
#define image_5_tcam_cmd_dst_port        (0xf20)
#define image_5_tcam_cmd_ethertype        (0xe81)
#define image_5_tcam_cmd_gem_flow        (0xec5)
#define image_5_tcam_cmd_generic_l2        (0xf3c)
#define image_5_tcam_cmd_generic_l3        (0xf49)
#define image_5_tcam_cmd_generic_l4        (0xf56)
#define image_5_tcam_cmd_ic_submit        (0xe64)
#define image_5_tcam_cmd_ingress_port        (0xebf)
#define image_5_tcam_cmd_inner_pbit        (0xe99)
#define image_5_tcam_cmd_inner_tpid        (0xe7b)
#define image_5_tcam_cmd_inner_vid        (0xe8d)
#define image_5_tcam_cmd_ip_protocol        (0xea5)
#define image_5_tcam_cmd_ipv6_label        (0xecb)
#define image_5_tcam_cmd_l3_protocol        (0xeab)
#define image_5_tcam_cmd_network_layer        (0xeb7)
#define image_5_tcam_cmd_outer_pbit        (0xe93)
#define image_5_tcam_cmd_outer_tpid        (0xe75)
#define image_5_tcam_cmd_outer_vid        (0xe87)
#define image_5_tcam_cmd_src_ip        (0xed6)
#define image_5_tcam_cmd_src_ipv6_masked        (0xeeb)
#define image_5_tcam_cmd_src_mac        (0xf26)
#define image_5_tcam_cmd_src_port        (0xf1a)
#define image_5_tcam_cmd_tos        (0xeb1)
#define image_5_tcam_cmd_vlan_num        (0xe9f)

#endif


#endif

/* IMAGE 6 LABELS */
#ifndef IMAGE_6_CODE_ADDRESSES
#define IMAGE_6_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_6_debug_routine        (0x4644)
#define image_6_debug_routine_handler        (0x4)
#define image_6_dhd_timer_1st_wakeup_request        (0x4750)
#define image_6_dhd_tx_post_update_fifo_wakeup_request        (0x4b8c)
#define image_6_dhd_tx_post_wakeup_request        (0x4be4)
#define image_6_initialization_task        (0x8)
#define image_6_processing_header_update_length_calc        (0x19ac)
#define image_6_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x1ad8)
#define image_6_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x1aa4)
#define image_6_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x1b28)
#define image_6_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x1b04)
#define image_6_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x1ac8)
#define image_6_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x1a9c)
#define image_6_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x1b34)
#define image_6_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x1af8)
#define image_6_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x1ab8)
#define image_6_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x1a94)
#define image_6_processing_wakeup_request        (0x101c)
#define image_6_start_task_debug_routine        (0x4644)
#define image_6_start_task_dhd_timer_1st_wakeup_request        (0x4750)
#define image_6_start_task_dhd_tx_post_update_fifo_wakeup_request        (0x4b8c)
#define image_6_start_task_dhd_tx_post_wakeup_request        (0x4be4)
#define image_6_start_task_initialization_task        (0x8)
#define image_6_start_task_processing_wakeup_request        (0x101c)
#define image_6_tcam_cmd_dst_ip        (0x3978)
#define image_6_tcam_cmd_dst_ipv6_masked        (0x39cc)
#define image_6_tcam_cmd_dst_mac        (0x3a5c)
#define image_6_tcam_cmd_dst_port        (0x3a18)
#define image_6_tcam_cmd_ethertype        (0x379c)
#define image_6_tcam_cmd_gem_flow        (0x38ac)
#define image_6_tcam_cmd_generic_l2        (0x3a88)
#define image_6_tcam_cmd_generic_l3        (0x3abc)
#define image_6_tcam_cmd_generic_l4        (0x3af0)
#define image_6_tcam_cmd_ic_submit        (0x3728)
#define image_6_tcam_cmd_ingress_port        (0x3894)
#define image_6_tcam_cmd_inner_pbit        (0x37fc)
#define image_6_tcam_cmd_inner_tpid        (0x3784)
#define image_6_tcam_cmd_inner_vid        (0x37cc)
#define image_6_tcam_cmd_ip_protocol        (0x382c)
#define image_6_tcam_cmd_ipv6_label        (0x38c4)
#define image_6_tcam_cmd_l3_protocol        (0x3844)
#define image_6_tcam_cmd_network_layer        (0x3874)
#define image_6_tcam_cmd_outer_pbit        (0x37e4)
#define image_6_tcam_cmd_outer_tpid        (0x376c)
#define image_6_tcam_cmd_outer_vid        (0x37b4)
#define image_6_tcam_cmd_src_ip        (0x38f0)
#define image_6_tcam_cmd_src_ipv6_masked        (0x3944)
#define image_6_tcam_cmd_src_mac        (0x3a30)
#define image_6_tcam_cmd_src_port        (0x3a00)
#define image_6_tcam_cmd_tos        (0x385c)
#define image_6_tcam_cmd_vlan_num        (0x3814)

#else

#define image_6_debug_routine        (0x1191)
#define image_6_debug_routine_handler        (0x1)
#define image_6_dhd_timer_1st_wakeup_request        (0x11d4)
#define image_6_dhd_tx_post_update_fifo_wakeup_request        (0x12e3)
#define image_6_dhd_tx_post_wakeup_request        (0x12f9)
#define image_6_initialization_task        (0x2)
#define image_6_processing_header_update_length_calc        (0x66b)
#define image_6_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x6b6)
#define image_6_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x6a9)
#define image_6_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x6ca)
#define image_6_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x6c1)
#define image_6_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x6b2)
#define image_6_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x6a7)
#define image_6_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x6cd)
#define image_6_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x6be)
#define image_6_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x6ae)
#define image_6_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x6a5)
#define image_6_processing_wakeup_request        (0x407)
#define image_6_start_task_debug_routine        (0x1191)
#define image_6_start_task_dhd_timer_1st_wakeup_request        (0x11d4)
#define image_6_start_task_dhd_tx_post_update_fifo_wakeup_request        (0x12e3)
#define image_6_start_task_dhd_tx_post_wakeup_request        (0x12f9)
#define image_6_start_task_initialization_task        (0x2)
#define image_6_start_task_processing_wakeup_request        (0x407)
#define image_6_tcam_cmd_dst_ip        (0xe5e)
#define image_6_tcam_cmd_dst_ipv6_masked        (0xe73)
#define image_6_tcam_cmd_dst_mac        (0xe97)
#define image_6_tcam_cmd_dst_port        (0xe86)
#define image_6_tcam_cmd_ethertype        (0xde7)
#define image_6_tcam_cmd_gem_flow        (0xe2b)
#define image_6_tcam_cmd_generic_l2        (0xea2)
#define image_6_tcam_cmd_generic_l3        (0xeaf)
#define image_6_tcam_cmd_generic_l4        (0xebc)
#define image_6_tcam_cmd_ic_submit        (0xdca)
#define image_6_tcam_cmd_ingress_port        (0xe25)
#define image_6_tcam_cmd_inner_pbit        (0xdff)
#define image_6_tcam_cmd_inner_tpid        (0xde1)
#define image_6_tcam_cmd_inner_vid        (0xdf3)
#define image_6_tcam_cmd_ip_protocol        (0xe0b)
#define image_6_tcam_cmd_ipv6_label        (0xe31)
#define image_6_tcam_cmd_l3_protocol        (0xe11)
#define image_6_tcam_cmd_network_layer        (0xe1d)
#define image_6_tcam_cmd_outer_pbit        (0xdf9)
#define image_6_tcam_cmd_outer_tpid        (0xddb)
#define image_6_tcam_cmd_outer_vid        (0xded)
#define image_6_tcam_cmd_src_ip        (0xe3c)
#define image_6_tcam_cmd_src_ipv6_masked        (0xe51)
#define image_6_tcam_cmd_src_mac        (0xe8c)
#define image_6_tcam_cmd_src_port        (0xe80)
#define image_6_tcam_cmd_tos        (0xe17)
#define image_6_tcam_cmd_vlan_num        (0xe05)

#endif


#endif

/* IMAGE 7 LABELS */
#ifndef IMAGE_7_CODE_ADDRESSES
#define IMAGE_7_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_7_debug_routine        (0x4644)
#define image_7_debug_routine_handler        (0x4)
#define image_7_initialization_task        (0x8)
#define image_7_processing_header_update_length_calc        (0x19ac)
#define image_7_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x1ad8)
#define image_7_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x1aa4)
#define image_7_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x1b28)
#define image_7_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x1b04)
#define image_7_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x1ac8)
#define image_7_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x1a9c)
#define image_7_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x1b34)
#define image_7_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x1af8)
#define image_7_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x1ab8)
#define image_7_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x1a94)
#define image_7_processing_wakeup_request        (0x101c)
#define image_7_start_task_debug_routine        (0x4644)
#define image_7_start_task_initialization_task        (0x8)
#define image_7_start_task_processing_wakeup_request        (0x101c)
#define image_7_tcam_cmd_dst_ip        (0x3978)
#define image_7_tcam_cmd_dst_ipv6_masked        (0x39cc)
#define image_7_tcam_cmd_dst_mac        (0x3a5c)
#define image_7_tcam_cmd_dst_port        (0x3a18)
#define image_7_tcam_cmd_ethertype        (0x379c)
#define image_7_tcam_cmd_gem_flow        (0x38ac)
#define image_7_tcam_cmd_generic_l2        (0x3a88)
#define image_7_tcam_cmd_generic_l3        (0x3abc)
#define image_7_tcam_cmd_generic_l4        (0x3af0)
#define image_7_tcam_cmd_ic_submit        (0x3728)
#define image_7_tcam_cmd_ingress_port        (0x3894)
#define image_7_tcam_cmd_inner_pbit        (0x37fc)
#define image_7_tcam_cmd_inner_tpid        (0x3784)
#define image_7_tcam_cmd_inner_vid        (0x37cc)
#define image_7_tcam_cmd_ip_protocol        (0x382c)
#define image_7_tcam_cmd_ipv6_label        (0x38c4)
#define image_7_tcam_cmd_l3_protocol        (0x3844)
#define image_7_tcam_cmd_network_layer        (0x3874)
#define image_7_tcam_cmd_outer_pbit        (0x37e4)
#define image_7_tcam_cmd_outer_tpid        (0x376c)
#define image_7_tcam_cmd_outer_vid        (0x37b4)
#define image_7_tcam_cmd_src_ip        (0x38f0)
#define image_7_tcam_cmd_src_ipv6_masked        (0x3944)
#define image_7_tcam_cmd_src_mac        (0x3a30)
#define image_7_tcam_cmd_src_port        (0x3a00)
#define image_7_tcam_cmd_tos        (0x385c)
#define image_7_tcam_cmd_vlan_num        (0x3814)

#else

#define image_7_debug_routine        (0x1191)
#define image_7_debug_routine_handler        (0x1)
#define image_7_initialization_task        (0x2)
#define image_7_processing_header_update_length_calc        (0x66b)
#define image_7_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x6b6)
#define image_7_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x6a9)
#define image_7_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x6ca)
#define image_7_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x6c1)
#define image_7_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x6b2)
#define image_7_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x6a7)
#define image_7_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x6cd)
#define image_7_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x6be)
#define image_7_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x6ae)
#define image_7_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x6a5)
#define image_7_processing_wakeup_request        (0x407)
#define image_7_start_task_debug_routine        (0x1191)
#define image_7_start_task_initialization_task        (0x2)
#define image_7_start_task_processing_wakeup_request        (0x407)
#define image_7_tcam_cmd_dst_ip        (0xe5e)
#define image_7_tcam_cmd_dst_ipv6_masked        (0xe73)
#define image_7_tcam_cmd_dst_mac        (0xe97)
#define image_7_tcam_cmd_dst_port        (0xe86)
#define image_7_tcam_cmd_ethertype        (0xde7)
#define image_7_tcam_cmd_gem_flow        (0xe2b)
#define image_7_tcam_cmd_generic_l2        (0xea2)
#define image_7_tcam_cmd_generic_l3        (0xeaf)
#define image_7_tcam_cmd_generic_l4        (0xebc)
#define image_7_tcam_cmd_ic_submit        (0xdca)
#define image_7_tcam_cmd_ingress_port        (0xe25)
#define image_7_tcam_cmd_inner_pbit        (0xdff)
#define image_7_tcam_cmd_inner_tpid        (0xde1)
#define image_7_tcam_cmd_inner_vid        (0xdf3)
#define image_7_tcam_cmd_ip_protocol        (0xe0b)
#define image_7_tcam_cmd_ipv6_label        (0xe31)
#define image_7_tcam_cmd_l3_protocol        (0xe11)
#define image_7_tcam_cmd_network_layer        (0xe1d)
#define image_7_tcam_cmd_outer_pbit        (0xdf9)
#define image_7_tcam_cmd_outer_tpid        (0xddb)
#define image_7_tcam_cmd_outer_vid        (0xded)
#define image_7_tcam_cmd_src_ip        (0xe3c)
#define image_7_tcam_cmd_src_ipv6_masked        (0xe51)
#define image_7_tcam_cmd_src_mac        (0xe8c)
#define image_7_tcam_cmd_src_port        (0xe80)
#define image_7_tcam_cmd_tos        (0xe17)
#define image_7_tcam_cmd_vlan_num        (0xe05)

#endif


#endif

/* COMMON LABELS */
#ifndef COMMON_CODE_ADDRESSES
#define COMMON_CODE_ADDRESSES

#define INVALID_LABEL_ADDRESS 0xFFFFFF

#ifndef PC_ADDRESS_INST_IND

#define TCAM_CMD_DST_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3978, 0x3a84, INVALID_LABEL_ADDRESS, 0x3a84, 0x3be0, 0x3978, 0x3978}
#define TCAM_CMD_DST_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x39cc, 0x3ad8, INVALID_LABEL_ADDRESS, 0x3ad8, 0x3c34, 0x39cc, 0x39cc}
#define TCAM_CMD_DST_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3a5c, 0x3b68, INVALID_LABEL_ADDRESS, 0x3b68, 0x3cc4, 0x3a5c, 0x3a5c}
#define TCAM_CMD_DST_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3a18, 0x3b24, INVALID_LABEL_ADDRESS, 0x3b24, 0x3c80, 0x3a18, 0x3a18}
#define TCAM_CMD_ETHERTYPE_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x379c, 0x38a8, INVALID_LABEL_ADDRESS, 0x38a8, 0x3a04, 0x379c, 0x379c}
#define TCAM_CMD_GEM_FLOW_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x38ac, 0x39b8, INVALID_LABEL_ADDRESS, 0x39b8, 0x3b14, 0x38ac, 0x38ac}
#define TCAM_CMD_GENERIC_L2_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3a88, 0x3b94, INVALID_LABEL_ADDRESS, 0x3b94, 0x3cf0, 0x3a88, 0x3a88}
#define TCAM_CMD_GENERIC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3abc, 0x3bc8, INVALID_LABEL_ADDRESS, 0x3bc8, 0x3d24, 0x3abc, 0x3abc}
#define TCAM_CMD_GENERIC_L4_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3af0, 0x3bfc, INVALID_LABEL_ADDRESS, 0x3bfc, 0x3d58, 0x3af0, 0x3af0}
#define TCAM_CMD_IC_SUBMIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3728, 0x3834, INVALID_LABEL_ADDRESS, 0x3834, 0x3990, 0x3728, 0x3728}
#define TCAM_CMD_INGRESS_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3894, 0x39a0, INVALID_LABEL_ADDRESS, 0x39a0, 0x3afc, 0x3894, 0x3894}
#define TCAM_CMD_INNER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x37fc, 0x3908, INVALID_LABEL_ADDRESS, 0x3908, 0x3a64, 0x37fc, 0x37fc}
#define TCAM_CMD_INNER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3784, 0x3890, INVALID_LABEL_ADDRESS, 0x3890, 0x39ec, 0x3784, 0x3784}
#define TCAM_CMD_INNER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x37cc, 0x38d8, INVALID_LABEL_ADDRESS, 0x38d8, 0x3a34, 0x37cc, 0x37cc}
#define TCAM_CMD_IP_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x382c, 0x3938, INVALID_LABEL_ADDRESS, 0x3938, 0x3a94, 0x382c, 0x382c}
#define TCAM_CMD_IPV6_LABEL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x38c4, 0x39d0, INVALID_LABEL_ADDRESS, 0x39d0, 0x3b2c, 0x38c4, 0x38c4}
#define TCAM_CMD_L3_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3844, 0x3950, INVALID_LABEL_ADDRESS, 0x3950, 0x3aac, 0x3844, 0x3844}
#define TCAM_CMD_NETWORK_LAYER_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3874, 0x3980, INVALID_LABEL_ADDRESS, 0x3980, 0x3adc, 0x3874, 0x3874}
#define TCAM_CMD_OUTER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x37e4, 0x38f0, INVALID_LABEL_ADDRESS, 0x38f0, 0x3a4c, 0x37e4, 0x37e4}
#define TCAM_CMD_OUTER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x376c, 0x3878, INVALID_LABEL_ADDRESS, 0x3878, 0x39d4, 0x376c, 0x376c}
#define TCAM_CMD_OUTER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x37b4, 0x38c0, INVALID_LABEL_ADDRESS, 0x38c0, 0x3a1c, 0x37b4, 0x37b4}
#define TCAM_CMD_SRC_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x38f0, 0x39fc, INVALID_LABEL_ADDRESS, 0x39fc, 0x3b58, 0x38f0, 0x38f0}
#define TCAM_CMD_SRC_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3944, 0x3a50, INVALID_LABEL_ADDRESS, 0x3a50, 0x3bac, 0x3944, 0x3944}
#define TCAM_CMD_SRC_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3a30, 0x3b3c, INVALID_LABEL_ADDRESS, 0x3b3c, 0x3c98, 0x3a30, 0x3a30}
#define TCAM_CMD_SRC_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3a00, 0x3b0c, INVALID_LABEL_ADDRESS, 0x3b0c, 0x3c68, 0x3a00, 0x3a00}
#define TCAM_CMD_TOS_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x385c, 0x3968, INVALID_LABEL_ADDRESS, 0x3968, 0x3ac4, 0x385c, 0x385c}
#define TCAM_CMD_VLAN_NUM_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3814, 0x3920, INVALID_LABEL_ADDRESS, 0x3920, 0x3a7c, 0x3814, 0x3814}

#else

#define TCAM_CMD_DST_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xe5e, 0xea1, INVALID_LABEL_ADDRESS, 0xea1, 0xef8, 0xe5e, 0xe5e}
#define TCAM_CMD_DST_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xe73, 0xeb6, INVALID_LABEL_ADDRESS, 0xeb6, 0xf0d, 0xe73, 0xe73}
#define TCAM_CMD_DST_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xe97, 0xeda, INVALID_LABEL_ADDRESS, 0xeda, 0xf31, 0xe97, 0xe97}
#define TCAM_CMD_DST_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xe86, 0xec9, INVALID_LABEL_ADDRESS, 0xec9, 0xf20, 0xe86, 0xe86}
#define TCAM_CMD_ETHERTYPE_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xde7, 0xe2a, INVALID_LABEL_ADDRESS, 0xe2a, 0xe81, 0xde7, 0xde7}
#define TCAM_CMD_GEM_FLOW_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xe2b, 0xe6e, INVALID_LABEL_ADDRESS, 0xe6e, 0xec5, 0xe2b, 0xe2b}
#define TCAM_CMD_GENERIC_L2_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xea2, 0xee5, INVALID_LABEL_ADDRESS, 0xee5, 0xf3c, 0xea2, 0xea2}
#define TCAM_CMD_GENERIC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xeaf, 0xef2, INVALID_LABEL_ADDRESS, 0xef2, 0xf49, 0xeaf, 0xeaf}
#define TCAM_CMD_GENERIC_L4_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xebc, 0xeff, INVALID_LABEL_ADDRESS, 0xeff, 0xf56, 0xebc, 0xebc}
#define TCAM_CMD_IC_SUBMIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xdca, 0xe0d, INVALID_LABEL_ADDRESS, 0xe0d, 0xe64, 0xdca, 0xdca}
#define TCAM_CMD_INGRESS_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xe25, 0xe68, INVALID_LABEL_ADDRESS, 0xe68, 0xebf, 0xe25, 0xe25}
#define TCAM_CMD_INNER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xdff, 0xe42, INVALID_LABEL_ADDRESS, 0xe42, 0xe99, 0xdff, 0xdff}
#define TCAM_CMD_INNER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xde1, 0xe24, INVALID_LABEL_ADDRESS, 0xe24, 0xe7b, 0xde1, 0xde1}
#define TCAM_CMD_INNER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xdf3, 0xe36, INVALID_LABEL_ADDRESS, 0xe36, 0xe8d, 0xdf3, 0xdf3}
#define TCAM_CMD_IP_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xe0b, 0xe4e, INVALID_LABEL_ADDRESS, 0xe4e, 0xea5, 0xe0b, 0xe0b}
#define TCAM_CMD_IPV6_LABEL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xe31, 0xe74, INVALID_LABEL_ADDRESS, 0xe74, 0xecb, 0xe31, 0xe31}
#define TCAM_CMD_L3_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xe11, 0xe54, INVALID_LABEL_ADDRESS, 0xe54, 0xeab, 0xe11, 0xe11}
#define TCAM_CMD_NETWORK_LAYER_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xe1d, 0xe60, INVALID_LABEL_ADDRESS, 0xe60, 0xeb7, 0xe1d, 0xe1d}
#define TCAM_CMD_OUTER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xdf9, 0xe3c, INVALID_LABEL_ADDRESS, 0xe3c, 0xe93, 0xdf9, 0xdf9}
#define TCAM_CMD_OUTER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xddb, 0xe1e, INVALID_LABEL_ADDRESS, 0xe1e, 0xe75, 0xddb, 0xddb}
#define TCAM_CMD_OUTER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xded, 0xe30, INVALID_LABEL_ADDRESS, 0xe30, 0xe87, 0xded, 0xded}
#define TCAM_CMD_SRC_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xe3c, 0xe7f, INVALID_LABEL_ADDRESS, 0xe7f, 0xed6, 0xe3c, 0xe3c}
#define TCAM_CMD_SRC_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xe51, 0xe94, INVALID_LABEL_ADDRESS, 0xe94, 0xeeb, 0xe51, 0xe51}
#define TCAM_CMD_SRC_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xe8c, 0xecf, INVALID_LABEL_ADDRESS, 0xecf, 0xf26, 0xe8c, 0xe8c}
#define TCAM_CMD_SRC_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xe80, 0xec3, INVALID_LABEL_ADDRESS, 0xec3, 0xf1a, 0xe80, 0xe80}
#define TCAM_CMD_TOS_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xe17, 0xe5a, INVALID_LABEL_ADDRESS, 0xe5a, 0xeb1, 0xe17, 0xe17}
#define TCAM_CMD_VLAN_NUM_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xe05, 0xe48, INVALID_LABEL_ADDRESS, 0xe48, 0xe9f, 0xe05, 0xe05}

#endif


#endif

