

================================================================
== Vivado HLS Report for 'DCT_8x8_2D'
================================================================
* Date:           Thu Jan 09 15:26:26 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        new
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  18.00|     15.34|        2.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  92114|  92450|  92115|  92451|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+------+------+------+------+---------+
        |                      |           |   Latency   |   Interval  | Pipeline|
        |       Instance       |   Module  |  min |  max |  min |  max |   Type  |
        +----------------------+-----------+------+------+------+------+---------+
        |grp_singleGUV_fu_121  |singleGUV  |  1437|  1437|  1437|  1437|   none  |
        +----------------------+-----------+------+------+------+------+---------+

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |    336|    336|        42|          -|          -|     8|    no    |
        | + Loop 1.1  |     40|     40|         5|          -|          -|     8|    no    |
        |- Loop 2     |  92112|  92112|     11514|          -|          -|     8|    no    |
        | + Loop 2.1  |  11512|  11512|      1439|          -|          -|     8|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|     51|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|     16|   1798|   3119|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     27|
|Register         |        -|      -|     64|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|     16|   1862|   3197|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|     20|      5|     18|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |DCT_8x8_2D_fadd_3fYi_U9  |DCT_8x8_2D_fadd_3fYi  |        0|      2|   227|   403|
    |grp_singleGUV_fu_121     |singleGUV             |        0|     14|  1571|  2716|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |        0|     16|  1798|  3119|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_166_p2          |     +    |      0|  0|   4|           4|           1|
    |i_2_fu_216_p2          |     +    |      0|  0|   4|           4|           1|
    |j_1_fu_192_p2          |     +    |      0|  0|   4|           4|           1|
    |j_2_fu_242_p2          |     +    |      0|  0|   4|           4|           1|
    |tmp_27_fu_176_p2       |     +    |      0|  0|   8|           8|           8|
    |tmp_29_fu_226_p2       |     +    |      0|  0|   8|           8|           8|
    |exitcond1_fu_210_p2    |   icmp   |      0|  0|   2|           4|           5|
    |exitcond1_i_fu_160_p2  |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_fu_236_p2     |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_i_fu_186_p2   |   icmp   |      0|  0|   2|           4|           5|
    |tmp_fu_142_p2          |   icmp   |      0|  0|  11|          32|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  51|          80|          41|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |   4|         11|    1|         11|
    |i_i_reg_75       |   4|          2|    4|          8|
    |i_reg_97         |   4|          2|    4|          8|
    |j_i_reg_86       |   4|          2|    4|          8|
    |j_reg_109        |   4|          2|    4|          8|
    |subimg_address0  |   6|          4|    6|         24|
    |subimg_ce0       |   1|          3|    1|          3|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  27|         26|   24|         70|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |G_addr_reg_301                        |   6|   0|    6|          0|
    |ap_CS_fsm                             |  10|   0|   10|          0|
    |ap_reg_grp_singleGUV_fu_121_ap_start  |   1|   0|    1|          0|
    |i_1_reg_265                           |   4|   0|    4|          0|
    |i_2_reg_296                           |   4|   0|    4|          0|
    |i_i_reg_75                            |   4|   0|    4|          0|
    |i_reg_97                              |   4|   0|    4|          0|
    |j_1_reg_278                           |   4|   0|    4|          0|
    |j_2_reg_309                           |   4|   0|    4|          0|
    |j_i_reg_86                            |   4|   0|    4|          0|
    |j_reg_109                             |   4|   0|    4|          0|
    |subimg_addr_reg_270                   |   6|   0|    6|          0|
    |tmp_32_cast_reg_257                   |   4|   0|    8|          4|
    |tmp_35_cast_reg_288                   |   4|   0|    8|          4|
    |tmp_reg_253                           |   1|   0|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |  64|   0|   72|          8|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |  DCT_8x8_2D  | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |  DCT_8x8_2D  | return value |
|ap_start         |  in |    1| ap_ctrl_hs |  DCT_8x8_2D  | return value |
|ap_done          | out |    1| ap_ctrl_hs |  DCT_8x8_2D  | return value |
|ap_idle          | out |    1| ap_ctrl_hs |  DCT_8x8_2D  | return value |
|ap_ready         | out |    1| ap_ctrl_hs |  DCT_8x8_2D  | return value |
|G_address0       | out |    6|  ap_memory |       G      |     array    |
|G_ce0            | out |    1|  ap_memory |       G      |     array    |
|G_we0            | out |    1|  ap_memory |       G      |     array    |
|G_d0             | out |   32|  ap_memory |       G      |     array    |
|subimg_address0  | out |    6|  ap_memory |    subimg    |     array    |
|subimg_ce0       | out |    1|  ap_memory |    subimg    |     array    |
|subimg_we0       | out |    1|  ap_memory |    subimg    |     array    |
|subimg_d0        | out |   32|  ap_memory |    subimg    |     array    |
|subimg_q0        |  in |   32|  ap_memory |    subimg    |     array    |
|shift            |  in |   32|   ap_none  |     shift    |    scalar    |
|inv              |  in |   32|   ap_none  |      inv     |    scalar    |
|cosMat_address0  | out |    6|  ap_memory |    cosMat    |     array    |
|cosMat_ce0       | out |    1|  ap_memory |    cosMat    |     array    |
|cosMat_q0        |  in |   32|  ap_memory |    cosMat    |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

