// Seed: 2988859368
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    input tri0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input wor id_6,
    input supply1 id_7,
    input uwire id_8,
    output wor id_9,
    output tri1 id_10,
    input tri1 id_11,
    output tri1 id_12,
    input supply1 id_13,
    input supply0 id_14,
    input supply1 id_15
);
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input supply0 id_2,
    output tri1 id_3,
    input tri id_4,
    input wor id_5,
    input uwire id_6,
    output tri id_7,
    input supply1 id_8
);
  logic id_10;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_4,
      id_8,
      id_4,
      id_5,
      id_6,
      id_1,
      id_1,
      id_7,
      id_7,
      id_2,
      id_3,
      id_1,
      id_8,
      id_2
  );
endmodule
