{"vcs1":{"timestamp_begin":1747235926.093797673, "rt":7.95, "ut":8.06, "st":0.59}}
{"vcselab":{"timestamp_begin":1747235934.126682310, "rt":0.40, "ut":0.26, "st":0.12}}
{"link":{"timestamp_begin":1747235934.585163709, "rt":0.43, "ut":0.18, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747235925.448475830}
{"VCS_COMP_START_TIME": 1747235925.448475830}
{"VCS_COMP_END_TIME": 1747235935.168394172}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 483564}}
{"vcselab": {"peak_mem": 183880}}
