/home/WangYanTing/VLSI/hw1/./src/top.sv
/home/WangYanTing/VLSI/hw1/src/top.sv
/home/WangYanTing/VLSI/hw1/./src/CPU.sv
/home/WangYanTing/VLSI/hw1/src/CPU.sv
/home/WangYanTing/VLSI/hw1/./src/Program_counter.sv
/home/WangYanTing/VLSI/hw1/src/Program_counter.sv
/home/WangYanTing/VLSI/hw1/./src/Mux2to1.sv
/home/WangYanTing/VLSI/hw1/src/Mux2to1.sv
/home/WangYanTing/VLSI/hw1/./src/IFID_reg.sv
/home/WangYanTing/VLSI/hw1/src/IFID_reg.sv
/home/WangYanTing/VLSI/hw1/./src/HazardDetectUnit.sv
/home/WangYanTing/VLSI/hw1/src/HazardDetectUnit.sv
/home/WangYanTing/VLSI/hw1/./src/Regfile.sv
/home/WangYanTing/VLSI/hw1/src/Regfile.sv
/home/WangYanTing/VLSI/hw1/./src/ImmGen.sv
/home/WangYanTing/VLSI/hw1/src/ImmGen.sv
/home/WangYanTing/VLSI/hw1/./src/ControlUnit.sv
/home/WangYanTing/VLSI/hw1/src/ControlUnit.sv
/home/WangYanTing/VLSI/hw1/./src/Mux3to1.sv
/home/WangYanTing/VLSI/hw1/src/Mux3to1.sv
/home/WangYanTing/VLSI/hw1/./src/IDEXE_reg.sv
/home/WangYanTing/VLSI/hw1/src/IDEXE_reg.sv
/home/WangYanTing/VLSI/hw1/./src/ALU.sv
/home/WangYanTing/VLSI/hw1/src/ALU.sv
/home/WangYanTing/VLSI/hw1/./src/ALUCtrl.sv
/home/WangYanTing/VLSI/hw1/src/ALUCtrl.sv
/home/WangYanTing/VLSI/hw1/./src/ForwardingUnit.sv
/home/WangYanTing/VLSI/hw1/src/ForwardingUnit.sv
/home/WangYanTing/VLSI/hw1/./src/BranchCtrl.sv
/home/WangYanTing/VLSI/hw1/src/BranchCtrl.sv
/home/WangYanTing/VLSI/hw1/./src/EXEMEM_reg.sv
/home/WangYanTing/VLSI/hw1/src/EXEMEM_reg.sv
/home/WangYanTing/VLSI/hw1/./src/MEMWB_reg.sv
/home/WangYanTing/VLSI/hw1/src/MEMWB_reg.sv
/home/WangYanTing/VLSI/hw1/./src/SRAM_wrapper.sv
/home/WangYanTing/VLSI/hw1/src/SRAM_wrapper.sv
/home/WangYanTing/VLSI/hw1/./sim/SRAM/SRAM_rtl.sv
/home/WangYanTing/VLSI/hw1/sim/SRAM/SRAM_rtl.sv
