// Seed: 782577303
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  and primCall (id_2, id_3, id_5);
  module_2 modCall_1 (
      id_4,
      id_5,
      id_5,
      id_5,
      id_4,
      id_2
  );
endmodule
module module_1;
  tri0 id_1;
  id_2(
      1, id_1, 1, 1
  );
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  wire id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_6 = id_2 && id_4;
  wire id_7, id_8, id_9;
endmodule
