0.6
2018.2
Jun 14 2018
20:41:02
F:/CompArch/FPGA_Lab/Lab1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
F:/CompArch/FPGA_Lab/Lab1/project_1/project_1.srcs/sim_1/new/Test_mux.v,1630476611,verilog,,,,Test_mux,,,,,,,,
F:/CompArch/FPGA_Lab/Lab1/project_1/project_1.srcs/sources_1/new/lab1.v,1630476300,verilog,,F:/CompArch/FPGA_Lab/Lab1/project_1/project_1.srcs/sim_1/new/Test_mux.v,,lab1,,,,,,,,
