vlib work

vlog - timesclae 1ns/1ns lab2part2.v

vsim mux

log{/*}

add wave{/*}

force {SW[8]} 0 #force switch 8 to be 0
force {SW[0]} 0
force {SW[1]} 0
force {SW[2]} 0 
force {SW[3]} 0
force {SW[9]} 0
# this will cause switch 0 to light up LEDR0
run 10ns
