INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lauer/WSU-CPTE/Project5.4_VHDL/Project5.4_VHDL.srcs/sources_1/new/clk_shifter_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_shifter_VHDL
