

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s'
================================================================
* Date:           Sat Jul 22 14:21:54 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.459 ns|     0.42 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  13.320 ns|  13.320 ns|    5|    5|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 5, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.45>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read14 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 6 'read' 'p_read14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln1171_1 = zext i8 %p_read14"   --->   Operation 7 'zext' 'zext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [3/3] (2.45ns)   --->   "%mul_ln1171 = mul i15 %zext_ln1171_1, i15 122"   --->   Operation 8 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.45>
ST_2 : Operation 9 [2/3] (2.45ns)   --->   "%mul_ln1171 = mul i15 %zext_ln1171_1, i15 122"   --->   Operation 9 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.45>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%p_read25 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 10 'read' 'p_read25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_6 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 11 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%r_V_0 = zext i8 %p_read_6"   --->   Operation 12 'zext' 'r_V_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_6, i7 0"   --->   Operation 13 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i15 %shl_ln"   --->   Operation 14 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (1.53ns)   --->   "%sub_ln1171 = sub i16 %zext_ln1171, i16 %r_V_0"   --->   Operation 15 'sub' 'sub_ln1171' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 16 [1/1] (1.53ns)   --->   "%sub_ln1171_7 = sub i16 %r_V_0, i16 %zext_ln1171"   --->   Operation 16 'sub' 'sub_ln1171_7' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_7, i32 5, i32 15"   --->   Operation 17 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.53ns)   --->   "%sub_ln1171_1 = sub i16 0, i16 %zext_ln1171"   --->   Operation 18 'sub' 'sub_ln1171_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln717_5 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_1, i32 5, i32 15"   --->   Operation 19 'partselect' 'trunc_ln717_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%r_V_1 = zext i8 %p_read14"   --->   Operation 20 'zext' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln1171_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read14, i7 0"   --->   Operation 21 'bitconcatenate' 'shl_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln1171_2 = zext i15 %shl_ln1171_1"   --->   Operation 22 'zext' 'zext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.53ns)   --->   "%sub_ln1171_2 = sub i16 0, i16 %zext_ln1171_2"   --->   Operation 23 'sub' 'sub_ln1171_2' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln717_6 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_2, i32 5, i32 15"   --->   Operation 24 'partselect' 'trunc_ln717_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.53ns)   --->   "%sub_ln1171_3 = sub i16 %zext_ln1171_2, i16 %r_V_1"   --->   Operation 25 'sub' 'sub_ln1171_3' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/3] (2.45ns)   --->   "%mul_ln1171 = mul i15 %zext_ln1171_1, i15 122"   --->   Operation 26 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%r_V_2 = zext i8 %p_read25"   --->   Operation 27 'zext' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln1171_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read25, i7 0"   --->   Operation 28 'bitconcatenate' 'shl_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1171_3 = zext i15 %shl_ln1171_2"   --->   Operation 29 'zext' 'zext_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln1171_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read25, i1 0"   --->   Operation 30 'bitconcatenate' 'shl_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1171_4 = zext i9 %shl_ln1171_3"   --->   Operation 31 'zext' 'zext_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.53ns)   --->   "%sub_ln1171_4 = sub i16 %zext_ln1171_4, i16 %zext_ln1171_3"   --->   Operation 32 'sub' 'sub_ln1171_4' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln717_7 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_4, i32 5, i32 15"   --->   Operation 33 'partselect' 'trunc_ln717_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.53ns)   --->   "%sub_ln1171_5 = sub i16 0, i16 %zext_ln1171_3"   --->   Operation 34 'sub' 'sub_ln1171_5' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln717_8 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_5, i32 5, i32 15"   --->   Operation 35 'partselect' 'trunc_ln717_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.53ns)   --->   "%sub_ln1171_6 = sub i16 %zext_ln1171_3, i16 %r_V_2"   --->   Operation 36 'sub' 'sub_ln1171_6' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171, i32 5, i32 15"   --->   Operation 37 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln712_1 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_3, i32 5, i32 15"   --->   Operation 38 'partselect' 'trunc_ln712_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln712_2 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln1171, i32 5, i32 14"   --->   Operation 39 'partselect' 'trunc_ln712_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_6, i32 5, i32 15"   --->   Operation 40 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.48>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i11 %trunc_ln3"   --->   Operation 41 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i11 %trunc_ln"   --->   Operation 42 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln712_1 = sext i11 %trunc_ln717_5"   --->   Operation 43 'sext' 'sext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln712_2 = sext i11 %trunc_ln717_6"   --->   Operation 44 'sext' 'sext_ln712_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln712_1 = zext i11 %trunc_ln712_1"   --->   Operation 45 'zext' 'zext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln712_2 = zext i10 %trunc_ln712_2"   --->   Operation 46 'zext' 'zext_ln712_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln712_3 = sext i11 %trunc_ln717_7"   --->   Operation 47 'sext' 'sext_ln712_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln712_4 = sext i11 %trunc_ln717_8"   --->   Operation 48 'sext' 'sext_ln712_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln740 = zext i11 %trunc_ln4"   --->   Operation 49 'zext' 'zext_ln740' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.48ns)   --->   "%add_ln740_3 = add i12 %sext_ln712_2, i12 %sext_ln712_3"   --->   Operation 50 'add' 'add_ln740_3' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (1.48ns)   --->   "%add_ln740_4 = add i12 %zext_ln712, i12 936"   --->   Operation 51 'add' 'add_ln740_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (1.48ns)   --->   "%add_ln740_5 = add i12 %sext_ln712, i12 %sext_ln712_4"   --->   Operation 52 'add' 'add_ln740_5' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (1.48ns)   --->   "%add_ln740_6 = add i12 %zext_ln712_1, i12 3720"   --->   Operation 53 'add' 'add_ln740_6' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (1.48ns)   --->   "%add_ln740_7 = add i12 %sext_ln712_1, i12 3072"   --->   Operation 54 'add' 'add_ln740_7' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (1.48ns)   --->   "%add_ln740_8 = add i12 %zext_ln712_2, i12 %zext_ln740"   --->   Operation 55 'add' 'add_ln740_8' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.54>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 100, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 56 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_2, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:31]   --->   Operation 57 'specresourcelimit' 'specresourcelimit_ln31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln740 = sext i12 %add_ln740_3"   --->   Operation 58 'sext' 'sext_ln740' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln740_1 = zext i12 %add_ln740_4"   --->   Operation 59 'zext' 'zext_ln740_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.54ns)   --->   "%add_ln740 = add i14 %zext_ln740_1, i14 %sext_ln740"   --->   Operation 60 'add' 'add_ln740' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740, i2 0"   --->   Operation 61 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln740_1 = sext i12 %add_ln740_5"   --->   Operation 62 'sext' 'sext_ln740_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln740_2 = sext i12 %add_ln740_6"   --->   Operation 63 'sext' 'sext_ln740_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.54ns)   --->   "%add_ln740_1 = add i13 %sext_ln740_2, i13 %sext_ln740_1"   --->   Operation 64 'add' 'add_ln740_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln740_1, i2 0"   --->   Operation 65 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln740_3 = sext i15 %tmp_1"   --->   Operation 66 'sext' 'sext_ln740_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln740_4 = sext i12 %add_ln740_7"   --->   Operation 67 'sext' 'sext_ln740_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln740_2 = zext i12 %add_ln740_8"   --->   Operation 68 'zext' 'zext_ln740_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.54ns)   --->   "%add_ln740_2 = add i13 %zext_ln740_2, i13 %sext_ln740_4"   --->   Operation 69 'add' 'add_ln740_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln740_2, i2 0"   --->   Operation 70 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln740_5 = sext i15 %tmp_2"   --->   Operation 71 'sext' 'sext_ln740_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%mrv = insertvalue i48 <undef>, i16 %shl_ln1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 72 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i48 %mrv, i16 %sext_ln740_3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 73 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i48 %mrv_1, i16 %sext_ln740_5" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 74 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i48 %mrv_2" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 75 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read14               (read             ) [ 001100]
zext_ln1171_1          (zext             ) [ 001100]
p_read25               (read             ) [ 000000]
p_read_6               (read             ) [ 000000]
r_V_0                  (zext             ) [ 000000]
shl_ln                 (bitconcatenate   ) [ 000000]
zext_ln1171            (zext             ) [ 000000]
sub_ln1171             (sub              ) [ 000000]
sub_ln1171_7           (sub              ) [ 000000]
trunc_ln               (partselect       ) [ 000010]
sub_ln1171_1           (sub              ) [ 000000]
trunc_ln717_5          (partselect       ) [ 000010]
r_V_1                  (zext             ) [ 000000]
shl_ln1171_1           (bitconcatenate   ) [ 000000]
zext_ln1171_2          (zext             ) [ 000000]
sub_ln1171_2           (sub              ) [ 000000]
trunc_ln717_6          (partselect       ) [ 000010]
sub_ln1171_3           (sub              ) [ 000000]
mul_ln1171             (mul              ) [ 000000]
r_V_2                  (zext             ) [ 000000]
shl_ln1171_2           (bitconcatenate   ) [ 000000]
zext_ln1171_3          (zext             ) [ 000000]
shl_ln1171_3           (bitconcatenate   ) [ 000000]
zext_ln1171_4          (zext             ) [ 000000]
sub_ln1171_4           (sub              ) [ 000000]
trunc_ln717_7          (partselect       ) [ 000010]
sub_ln1171_5           (sub              ) [ 000000]
trunc_ln717_8          (partselect       ) [ 000010]
sub_ln1171_6           (sub              ) [ 000000]
trunc_ln3              (partselect       ) [ 000010]
trunc_ln712_1          (partselect       ) [ 000010]
trunc_ln712_2          (partselect       ) [ 000010]
trunc_ln4              (partselect       ) [ 000010]
zext_ln712             (zext             ) [ 000000]
sext_ln712             (sext             ) [ 000000]
sext_ln712_1           (sext             ) [ 000000]
sext_ln712_2           (sext             ) [ 000000]
zext_ln712_1           (zext             ) [ 000000]
zext_ln712_2           (zext             ) [ 000000]
sext_ln712_3           (sext             ) [ 000000]
sext_ln712_4           (sext             ) [ 000000]
zext_ln740             (zext             ) [ 000000]
add_ln740_3            (add              ) [ 000001]
add_ln740_4            (add              ) [ 000001]
add_ln740_5            (add              ) [ 000001]
add_ln740_6            (add              ) [ 000001]
add_ln740_7            (add              ) [ 000001]
add_ln740_8            (add              ) [ 000001]
specpipeline_ln0       (specpipeline     ) [ 000000]
specresourcelimit_ln31 (specresourcelimit) [ 000000]
sext_ln740             (sext             ) [ 000000]
zext_ln740_1           (zext             ) [ 000000]
add_ln740              (add              ) [ 000000]
shl_ln1                (bitconcatenate   ) [ 000000]
sext_ln740_1           (sext             ) [ 000000]
sext_ln740_2           (sext             ) [ 000000]
add_ln740_1            (add              ) [ 000000]
tmp_1                  (bitconcatenate   ) [ 000000]
sext_ln740_3           (sext             ) [ 000000]
sext_ln740_4           (sext             ) [ 000000]
zext_ln740_2           (zext             ) [ 000000]
add_ln740_2            (add              ) [ 000000]
tmp_2                  (bitconcatenate   ) [ 000000]
sext_ln740_5           (sext             ) [ 000000]
mrv                    (insertvalue      ) [ 000000]
mrv_1                  (insertvalue      ) [ 000000]
mrv_2                  (insertvalue      ) [ 000000]
ret_ln68               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i14.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i13.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="p_read14_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read14/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_read25_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read25/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_read_6_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_fu_76">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1171/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="zext_ln1171_1_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="r_V_0_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_0/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="shl_ln_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="15" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="0" index="2" bw="1" slack="0"/>
<pin id="102" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln1171_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="15" slack="0"/>
<pin id="108" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="sub_ln1171_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="15" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="sub_ln1171_7_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="15" slack="0"/>
<pin id="119" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171_7/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="trunc_ln_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="11" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="0" index="3" bw="5" slack="0"/>
<pin id="127" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sub_ln1171_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="15" slack="0"/>
<pin id="135" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171_1/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="trunc_ln717_5_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="11" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="0" index="3" bw="5" slack="0"/>
<pin id="143" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_5/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="r_V_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="2"/>
<pin id="150" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_1/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="shl_ln1171_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="15" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="2"/>
<pin id="154" dir="0" index="2" bw="1" slack="0"/>
<pin id="155" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1171_1/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln1171_2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="15" slack="0"/>
<pin id="160" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_2/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sub_ln1171_2_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="15" slack="0"/>
<pin id="165" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171_2/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="trunc_ln717_6_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="11" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="0"/>
<pin id="171" dir="0" index="2" bw="4" slack="0"/>
<pin id="172" dir="0" index="3" bw="5" slack="0"/>
<pin id="173" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_6/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="sub_ln1171_3_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="15" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171_3/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="r_V_2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_2/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="shl_ln1171_2_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="15" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1171_2/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln1171_3_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="15" slack="0"/>
<pin id="198" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_3/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="shl_ln1171_3_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="9" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1171_3/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln1171_4_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="9" slack="0"/>
<pin id="210" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_4/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="sub_ln1171_4_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="9" slack="0"/>
<pin id="214" dir="0" index="1" bw="15" slack="0"/>
<pin id="215" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171_4/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="trunc_ln717_7_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="11" slack="0"/>
<pin id="220" dir="0" index="1" bw="16" slack="0"/>
<pin id="221" dir="0" index="2" bw="4" slack="0"/>
<pin id="222" dir="0" index="3" bw="5" slack="0"/>
<pin id="223" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_7/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="sub_ln1171_5_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="15" slack="0"/>
<pin id="231" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171_5/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="trunc_ln717_8_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="11" slack="0"/>
<pin id="236" dir="0" index="1" bw="16" slack="0"/>
<pin id="237" dir="0" index="2" bw="4" slack="0"/>
<pin id="238" dir="0" index="3" bw="5" slack="0"/>
<pin id="239" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_8/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="sub_ln1171_6_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="15" slack="0"/>
<pin id="246" dir="0" index="1" bw="8" slack="0"/>
<pin id="247" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171_6/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="trunc_ln3_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="11" slack="0"/>
<pin id="252" dir="0" index="1" bw="16" slack="0"/>
<pin id="253" dir="0" index="2" bw="4" slack="0"/>
<pin id="254" dir="0" index="3" bw="5" slack="0"/>
<pin id="255" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="trunc_ln712_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="11" slack="0"/>
<pin id="262" dir="0" index="1" bw="16" slack="0"/>
<pin id="263" dir="0" index="2" bw="4" slack="0"/>
<pin id="264" dir="0" index="3" bw="5" slack="0"/>
<pin id="265" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln712_1/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="trunc_ln712_2_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="10" slack="0"/>
<pin id="272" dir="0" index="1" bw="15" slack="0"/>
<pin id="273" dir="0" index="2" bw="4" slack="0"/>
<pin id="274" dir="0" index="3" bw="5" slack="0"/>
<pin id="275" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln712_2/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="trunc_ln4_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="11" slack="0"/>
<pin id="282" dir="0" index="1" bw="16" slack="0"/>
<pin id="283" dir="0" index="2" bw="4" slack="0"/>
<pin id="284" dir="0" index="3" bw="5" slack="0"/>
<pin id="285" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln712_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="11" slack="1"/>
<pin id="292" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="sext_ln712_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="11" slack="1"/>
<pin id="295" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="sext_ln712_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="11" slack="1"/>
<pin id="298" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_1/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sext_ln712_2_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="11" slack="1"/>
<pin id="301" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_2/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln712_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="11" slack="1"/>
<pin id="304" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712_1/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln712_2_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="10" slack="1"/>
<pin id="307" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712_2/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="sext_ln712_3_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="11" slack="1"/>
<pin id="310" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_3/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="sext_ln712_4_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="11" slack="1"/>
<pin id="313" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_4/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln740_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="11" slack="1"/>
<pin id="316" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln740/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="add_ln740_3_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="11" slack="0"/>
<pin id="319" dir="0" index="1" bw="11" slack="0"/>
<pin id="320" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740_3/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln740_4_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="11" slack="0"/>
<pin id="325" dir="0" index="1" bw="11" slack="0"/>
<pin id="326" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740_4/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="add_ln740_5_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="11" slack="0"/>
<pin id="331" dir="0" index="1" bw="11" slack="0"/>
<pin id="332" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740_5/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln740_6_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="11" slack="0"/>
<pin id="337" dir="0" index="1" bw="10" slack="0"/>
<pin id="338" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740_6/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln740_7_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="11" slack="0"/>
<pin id="343" dir="0" index="1" bw="11" slack="0"/>
<pin id="344" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740_7/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="add_ln740_8_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="10" slack="0"/>
<pin id="349" dir="0" index="1" bw="11" slack="0"/>
<pin id="350" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740_8/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="sext_ln740_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="12" slack="1"/>
<pin id="355" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln740/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln740_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="12" slack="1"/>
<pin id="358" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln740_1/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln740_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="12" slack="0"/>
<pin id="361" dir="0" index="1" bw="12" slack="0"/>
<pin id="362" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740/5 "/>
</bind>
</comp>

<comp id="365" class="1004" name="shl_ln1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="0"/>
<pin id="367" dir="0" index="1" bw="14" slack="0"/>
<pin id="368" dir="0" index="2" bw="1" slack="0"/>
<pin id="369" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sext_ln740_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="12" slack="1"/>
<pin id="375" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln740_1/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="sext_ln740_2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="12" slack="1"/>
<pin id="378" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln740_2/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="add_ln740_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="12" slack="0"/>
<pin id="381" dir="0" index="1" bw="12" slack="0"/>
<pin id="382" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740_1/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="15" slack="0"/>
<pin id="387" dir="0" index="1" bw="13" slack="0"/>
<pin id="388" dir="0" index="2" bw="1" slack="0"/>
<pin id="389" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="sext_ln740_3_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="15" slack="0"/>
<pin id="395" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln740_3/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="sext_ln740_4_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="12" slack="1"/>
<pin id="399" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln740_4/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln740_2_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="12" slack="1"/>
<pin id="402" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln740_2/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln740_2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="12" slack="0"/>
<pin id="405" dir="0" index="1" bw="12" slack="0"/>
<pin id="406" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740_2/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_2_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="15" slack="0"/>
<pin id="411" dir="0" index="1" bw="13" slack="0"/>
<pin id="412" dir="0" index="2" bw="1" slack="0"/>
<pin id="413" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="sext_ln740_5_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="15" slack="0"/>
<pin id="419" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln740_5/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="mrv_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="48" slack="0"/>
<pin id="423" dir="0" index="1" bw="16" slack="0"/>
<pin id="424" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="mrv_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="48" slack="0"/>
<pin id="429" dir="0" index="1" bw="15" slack="0"/>
<pin id="430" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="mrv_2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="48" slack="0"/>
<pin id="435" dir="0" index="1" bw="15" slack="0"/>
<pin id="436" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/5 "/>
</bind>
</comp>

<comp id="439" class="1005" name="p_read14_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="2"/>
<pin id="441" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_read14 "/>
</bind>
</comp>

<comp id="445" class="1005" name="zext_ln1171_1_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="15" slack="1"/>
<pin id="447" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1171_1 "/>
</bind>
</comp>

<comp id="450" class="1005" name="trunc_ln_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="11" slack="1"/>
<pin id="452" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="455" class="1005" name="trunc_ln717_5_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="11" slack="1"/>
<pin id="457" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln717_5 "/>
</bind>
</comp>

<comp id="460" class="1005" name="trunc_ln717_6_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="11" slack="1"/>
<pin id="462" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln717_6 "/>
</bind>
</comp>

<comp id="465" class="1005" name="trunc_ln717_7_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="11" slack="1"/>
<pin id="467" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln717_7 "/>
</bind>
</comp>

<comp id="470" class="1005" name="trunc_ln717_8_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="11" slack="1"/>
<pin id="472" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln717_8 "/>
</bind>
</comp>

<comp id="475" class="1005" name="trunc_ln3_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="11" slack="1"/>
<pin id="477" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="480" class="1005" name="trunc_ln712_1_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="11" slack="1"/>
<pin id="482" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln712_1 "/>
</bind>
</comp>

<comp id="485" class="1005" name="trunc_ln712_2_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="10" slack="1"/>
<pin id="487" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln712_2 "/>
</bind>
</comp>

<comp id="490" class="1005" name="trunc_ln4_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="11" slack="1"/>
<pin id="492" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="495" class="1005" name="add_ln740_3_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="12" slack="1"/>
<pin id="497" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln740_3 "/>
</bind>
</comp>

<comp id="500" class="1005" name="add_ln740_4_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="12" slack="1"/>
<pin id="502" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln740_4 "/>
</bind>
</comp>

<comp id="505" class="1005" name="add_ln740_5_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="12" slack="1"/>
<pin id="507" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln740_5 "/>
</bind>
</comp>

<comp id="510" class="1005" name="add_ln740_6_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="12" slack="1"/>
<pin id="512" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln740_6 "/>
</bind>
</comp>

<comp id="515" class="1005" name="add_ln740_7_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="12" slack="1"/>
<pin id="517" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln740_7 "/>
</bind>
</comp>

<comp id="520" class="1005" name="add_ln740_8_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="12" slack="1"/>
<pin id="522" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln740_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="92"><net_src comp="58" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="93"><net_src comp="89" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="97"><net_src comp="70" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="70" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="109"><net_src comp="98" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="94" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="94" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="106" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="116" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="106" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="132" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="161"><net_src comp="151" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="20" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="158" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="162" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="16" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="177"><net_src comp="18" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="182"><net_src comp="158" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="148" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="64" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="10" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="64" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="12" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="188" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="64" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="200" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="196" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="14" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="212" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="226"><net_src comp="16" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="227"><net_src comp="18" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="232"><net_src comp="20" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="196" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="14" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="228" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="16" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="243"><net_src comp="18" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="248"><net_src comp="196" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="184" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="14" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="110" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="16" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="18" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="266"><net_src comp="14" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="178" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="16" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="18" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="276"><net_src comp="26" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="76" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="278"><net_src comp="16" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="279"><net_src comp="28" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="286"><net_src comp="14" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="244" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="288"><net_src comp="16" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="289"><net_src comp="18" pin="0"/><net_sink comp="280" pin=3"/></net>

<net id="321"><net_src comp="299" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="308" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="290" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="30" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="293" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="311" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="302" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="32" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="296" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="34" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="305" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="314" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="363"><net_src comp="356" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="353" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="50" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="359" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="52" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="383"><net_src comp="376" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="373" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="390"><net_src comp="54" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="379" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="52" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="396"><net_src comp="385" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="407"><net_src comp="400" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="397" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="414"><net_src comp="54" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="403" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="52" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="420"><net_src comp="409" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="56" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="365" pin="3"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="421" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="393" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="427" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="417" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="58" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="448"><net_src comp="89" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="453"><net_src comp="122" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="458"><net_src comp="138" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="463"><net_src comp="168" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="468"><net_src comp="218" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="473"><net_src comp="234" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="478"><net_src comp="250" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="483"><net_src comp="260" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="488"><net_src comp="270" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="493"><net_src comp="280" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="498"><net_src comp="317" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="503"><net_src comp="323" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="508"><net_src comp="329" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="513"><net_src comp="335" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="518"><net_src comp="341" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="523"><net_src comp="347" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="400" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5> : p_read | {3 }
	Port: dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5> : p_read1 | {1 }
	Port: dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5> : p_read2 | {3 }
  - Chain level:
	State 1
		mul_ln1171 : 1
	State 2
	State 3
		zext_ln1171 : 1
		sub_ln1171 : 2
		sub_ln1171_7 : 2
		trunc_ln : 3
		sub_ln1171_1 : 2
		trunc_ln717_5 : 3
		zext_ln1171_2 : 1
		sub_ln1171_2 : 2
		trunc_ln717_6 : 3
		sub_ln1171_3 : 2
		zext_ln1171_3 : 1
		zext_ln1171_4 : 1
		sub_ln1171_4 : 2
		trunc_ln717_7 : 3
		sub_ln1171_5 : 2
		trunc_ln717_8 : 3
		sub_ln1171_6 : 2
		trunc_ln3 : 3
		trunc_ln712_1 : 3
		trunc_ln712_2 : 1
		trunc_ln4 : 3
	State 4
		add_ln740_3 : 1
		add_ln740_4 : 1
		add_ln740_5 : 1
		add_ln740_6 : 1
		add_ln740_7 : 1
		add_ln740_8 : 1
	State 5
		add_ln740 : 1
		shl_ln1 : 2
		add_ln740_1 : 1
		tmp_1 : 2
		sext_ln740_3 : 3
		add_ln740_2 : 1
		tmp_2 : 2
		sext_ln740_5 : 3
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		ret_ln68 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   sub_ln1171_fu_110  |    0    |    0    |    15   |
|          |  sub_ln1171_7_fu_116 |    0    |    0    |    15   |
|          |  sub_ln1171_1_fu_132 |    0    |    0    |    15   |
|    sub   |  sub_ln1171_2_fu_162 |    0    |    0    |    15   |
|          |  sub_ln1171_3_fu_178 |    0    |    0    |    15   |
|          |  sub_ln1171_4_fu_212 |    0    |    0    |    15   |
|          |  sub_ln1171_5_fu_228 |    0    |    0    |    15   |
|          |  sub_ln1171_6_fu_244 |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|          |  add_ln740_3_fu_317  |    0    |    0    |    11   |
|          |  add_ln740_4_fu_323  |    0    |    0    |    11   |
|          |  add_ln740_5_fu_329  |    0    |    0    |    11   |
|          |  add_ln740_6_fu_335  |    0    |    0    |    11   |
|    add   |  add_ln740_7_fu_341  |    0    |    0    |    11   |
|          |  add_ln740_8_fu_347  |    0    |    0    |    11   |
|          |   add_ln740_fu_359   |    0    |    0    |    12   |
|          |  add_ln740_1_fu_379  |    0    |    0    |    12   |
|          |  add_ln740_2_fu_403  |    0    |    0    |    12   |
|----------|----------------------|---------|---------|---------|
|    mul   |       grp_fu_76      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  p_read14_read_fu_58 |    0    |    0    |    0    |
|   read   |  p_read25_read_fu_64 |    0    |    0    |    0    |
|          |  p_read_6_read_fu_70 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  zext_ln1171_1_fu_89 |    0    |    0    |    0    |
|          |      r_V_0_fu_94     |    0    |    0    |    0    |
|          |  zext_ln1171_fu_106  |    0    |    0    |    0    |
|          |     r_V_1_fu_148     |    0    |    0    |    0    |
|          | zext_ln1171_2_fu_158 |    0    |    0    |    0    |
|          |     r_V_2_fu_184     |    0    |    0    |    0    |
|   zext   | zext_ln1171_3_fu_196 |    0    |    0    |    0    |
|          | zext_ln1171_4_fu_208 |    0    |    0    |    0    |
|          |   zext_ln712_fu_290  |    0    |    0    |    0    |
|          |  zext_ln712_1_fu_302 |    0    |    0    |    0    |
|          |  zext_ln712_2_fu_305 |    0    |    0    |    0    |
|          |   zext_ln740_fu_314  |    0    |    0    |    0    |
|          |  zext_ln740_1_fu_356 |    0    |    0    |    0    |
|          |  zext_ln740_2_fu_400 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_98     |    0    |    0    |    0    |
|          |  shl_ln1171_1_fu_151 |    0    |    0    |    0    |
|          |  shl_ln1171_2_fu_188 |    0    |    0    |    0    |
|bitconcatenate|  shl_ln1171_3_fu_200 |    0    |    0    |    0    |
|          |    shl_ln1_fu_365    |    0    |    0    |    0    |
|          |     tmp_1_fu_385     |    0    |    0    |    0    |
|          |     tmp_2_fu_409     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    trunc_ln_fu_122   |    0    |    0    |    0    |
|          | trunc_ln717_5_fu_138 |    0    |    0    |    0    |
|          | trunc_ln717_6_fu_168 |    0    |    0    |    0    |
|          | trunc_ln717_7_fu_218 |    0    |    0    |    0    |
|partselect| trunc_ln717_8_fu_234 |    0    |    0    |    0    |
|          |   trunc_ln3_fu_250   |    0    |    0    |    0    |
|          | trunc_ln712_1_fu_260 |    0    |    0    |    0    |
|          | trunc_ln712_2_fu_270 |    0    |    0    |    0    |
|          |   trunc_ln4_fu_280   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln712_fu_293  |    0    |    0    |    0    |
|          |  sext_ln712_1_fu_296 |    0    |    0    |    0    |
|          |  sext_ln712_2_fu_299 |    0    |    0    |    0    |
|          |  sext_ln712_3_fu_308 |    0    |    0    |    0    |
|          |  sext_ln712_4_fu_311 |    0    |    0    |    0    |
|   sext   |   sext_ln740_fu_353  |    0    |    0    |    0    |
|          |  sext_ln740_1_fu_373 |    0    |    0    |    0    |
|          |  sext_ln740_2_fu_376 |    0    |    0    |    0    |
|          |  sext_ln740_3_fu_393 |    0    |    0    |    0    |
|          |  sext_ln740_4_fu_397 |    0    |    0    |    0    |
|          |  sext_ln740_5_fu_417 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      mrv_fu_421      |    0    |    0    |    0    |
|insertvalue|     mrv_1_fu_427     |    0    |    0    |    0    |
|          |     mrv_2_fu_433     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |   222   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| add_ln740_3_reg_495 |   12   |
| add_ln740_4_reg_500 |   12   |
| add_ln740_5_reg_505 |   12   |
| add_ln740_6_reg_510 |   12   |
| add_ln740_7_reg_515 |   12   |
| add_ln740_8_reg_520 |   12   |
|   p_read14_reg_439  |    8   |
|  trunc_ln3_reg_475  |   11   |
|  trunc_ln4_reg_490  |   11   |
|trunc_ln712_1_reg_480|   11   |
|trunc_ln712_2_reg_485|   10   |
|trunc_ln717_5_reg_455|   11   |
|trunc_ln717_6_reg_460|   11   |
|trunc_ln717_7_reg_465|   11   |
|trunc_ln717_8_reg_470|   11   |
|   trunc_ln_reg_450  |   11   |
|zext_ln1171_1_reg_445|   15   |
+---------------------+--------+
|        Total        |   193  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_76 |  p0  |   2  |   8  |   16   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   16   ||  1.298  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   222  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   193  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   193  |   231  |
+-----------+--------+--------+--------+--------+
