

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_volta_islip.icnt # Interconnection network config file
-inct_in_buffer_limit                   64 # in_buffer_limit
-inct_out_buffer_limit                   64 # out_buffer_limit
-inct_subnets                           2 # subnets
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-l1_latency                            28 # L1 Hit Latency
-gpgpu_cache:tlb               1:8:64:L:m # per-shader tlb config  {<nsets>:<bsize>:<assoc>:<wr>:<alloc> | none}
-tlb_latency                           20 # TLB Miss Latency
-smem_latency                          19 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      40 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-adaptive_volta_cache_config                    1 # adaptive_volta_cache_config
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-mem_unit_ports                         4 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-sub_core_model                         1 # Sub Core Volta/Pascal model (default = off)
-enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-perf_sim_memcpy                        1 # Fill the L2 cache on memcpy
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:L,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           24 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dual_bus_interface                     1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-Seperate_Write_Queue_Enable                    0 # Seperate_Write_Queue_Enable
-Write_Queue_Size                32:28:16 # Write_Queue_Size
-Elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1200.0:1200.0:1200.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 48
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007100 	high:15 low:8
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000eff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000117647058824
*** Initializing Memory Statistics ***
rohan tlb config lines 64rohan tlb latnecy 20rohan tlb config lines 64rohan tlb latnecy 20GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 40
GPGPU-Sim uArch:    0   1   2   3   4   5   6   7   8
GPGPU-Sim uArch:    9  10  11  12  13  14  15  16  17
GPGPU-Sim uArch:   18  19  20  21  22  23  24  25  26
GPGPU-Sim uArch:   27  28  29  30  31  32  33  34  35
GPGPU-Sim uArch:   36  37  38  39  40  41  42  43  44
GPGPU-Sim uArch:   45  46  47  48  49  50  51  52  53
GPGPU-Sim uArch:   54  55  56  57  58  59  60  61  62
GPGPU-Sim uArch:   63  64  65  66  67  68  69  70  71
GPGPU-Sim uArch:   72  73  74  75  76  77  78  79  80
GPGPU-Sim uArch:   81  82  83  84  85  86  87
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 40
GPGPU-Sim uArch:    0   1   2   3   4   5   6   7   8
GPGPU-Sim uArch:    9  10  11  12  13  14  15  16  17
GPGPU-Sim uArch:   18  19  20  21  22  23  24  25  26
GPGPU-Sim uArch:   27  28  29  30  31  32  33  34  35
GPGPU-Sim uArch:   36  37  38  39  40  41  42  43  44
GPGPU-Sim uArch:   45  46  47  48  49  50  51  52  53
GPGPU-Sim uArch:   54  55  56  57  58  59  60  61  62
GPGPU-Sim uArch:   63  64  65  66  67  68  69  70  71
GPGPU-Sim uArch:   72  73  74  75  76  77  78  79  80
GPGPU-Sim uArch:   81  82  83  84  85  86  87
3dd2d4fa578ede62d1bb34557bb85b5d  /var/lib/condor/execute/slot1/dir_23960/pagerank
Extracting PTX file and ptxas options    1: pagerank.1.sm_70.ptx -arch=sm_70
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /var/lib/condor/execute/slot1/dir_23960/pagerank
self exe links to: /var/lib/condor/execute/slot1/dir_23960/pagerank
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /var/lib/condor/execute/slot1/dir_23960/pagerank
Running md5sum using "md5sum /var/lib/condor/execute/slot1/dir_23960/pagerank "
self exe links to: /var/lib/condor/execute/slot1/dir_23960/pagerank
Extracting specific PTX file named pagerank.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z9inibufferPiPfS0_ii : hostFun 0x0x401910, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing pagerank.1.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z9pagerank1PiS_S_PfS0_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z9pagerank2PiS_S_PfS0_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z9inibufferPiPfS0_ii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file pagerank.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from pagerank.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z9inibufferPiPfS0_ii' : regs=14, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z9pagerank2PiS_S_PfS0_ii' : regs=18, lmem=0, smem=0, cmem=432
GPGPU-Sim PTX: Kernel '_Z9pagerank1PiS_S_PfS0_ii' : regs=26, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: __cudaRegisterFunction _Z9pagerank2PiS_S_PfS0_ii : hostFun 0x0x401b10, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z9pagerank1PiS_S_PfS0_ii : hostFun 0x0x4019f0, fat_cubin_handle = 1
Opening file: coAuthorsDBLP.graph
This is an undirected graph
Read from file: num_nodes = 299067, num_edges = 1955352
Graph: coAuthorsDBLP.graph, nodes: 299067, edges: 1955352
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399368..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399358..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29399354..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29399350..

GPGPU-Sim PTX: cudaLaunch for 0x0x401910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z9inibufferPiPfS0_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z9inibufferPiPfS0_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9inibufferPiPfS0_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z9inibufferPiPfS0_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9inibufferPiPfS0_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9inibufferPiPfS0_ii'...
GPGPU-Sim PTX: reconvergence points for _Z9inibufferPiPfS0_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x408 (pagerank.1.sm_70.ptx:219) @%p1 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x460 (pagerank.1.sm_70.ptx:233) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z9inibufferPiPfS0_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9inibufferPiPfS0_ii'.
GPGPU-Sim PTX: pushing kernel '_Z9inibufferPiPfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z9inibufferPiPfS0_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 7140
gpu_sim_insn = 5684243
gpu_ipc =     796.1125
gpu_tot_sim_cycle = 7140
gpu_tot_sim_insn = 5684243
gpu_tot_ipc =     796.1125
gpu_tot_issued_cta = 1169
gpu_occupancy = 80.9482% 
gpu_tot_occupancy = 80.9482% 
max_total_param_size = 0
gpu_stall_dramfull = 653
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      10.5053
partiton_level_parallism_total  =      10.5053
partiton_level_parallism_util =      12.6917
partiton_level_parallism_util_total  =      12.6917
L2_BW  =     406.4161 GB/Sec
L2_BW_total  =     406.4161 GB/Sec
gpu_total_sim_rate=16767

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 93496
	L1I_total_cache_misses = 7680
	L1I_total_cache_miss_rate = 0.0821
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 51536
L1D_cache:
	L1D_cache_core[0]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 1872, Miss = 1872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 1728, Miss = 1728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 1728, Miss = 1728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 74768
	L1D_total_cache_misses = 74768
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 28056
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.1825
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 85816
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7680
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 51536
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 74768
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 93496

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 51536
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 
gpgpu_n_tot_thrd_icount = 5983360
gpgpu_n_tot_w_icount = 186980
gpgpu_n_stall_shd_mem = 1597148
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 74768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 598134
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 897792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1463032	W0_Idle:401131	W0_Scoreboard:69477	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:10	W28:0	W29:0	W30:0	W31:0	W32:186970
single_issue_nums: WS0:46750	WS1:46750	WS2:46740	WS3:46740	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2990720 {40:74768,}
traffic_breakdown_coretomem[INST_ACC_R] = 1280 {8:160,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 598144 {8:74768,}
traffic_breakdown_memtocore[INST_ACC_R] = 25600 {40:640,}
maxmflatency = 277 
max_icnt2mem_latency = 85 
maxmrqlatency = 21 
max_icnt2sh_latency = 7 
averagemflatency = 143 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 7 
mrq_lat_table:3 	0 	0 	0 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	74905 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	152 	67436 	7365 	33 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	74928 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       233         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       987         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 10/2 = 5.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 10
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      29605    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       6887    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       6896    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        277       149       147       145       148       146       148       147       146       146       148       146       145       147       148       146
dram[1]:        147       149       146       146       147       145       148       149       147       147       147       152       146       147       148       146
dram[2]:        146       148       146       146       147       146       147       146       146       147       146       147       147       148       148       146
dram[3]:        146       147       148       147       147       149       147       148       146       148       146       149       147       150       147       147
dram[4]:        147       150       147       149       145       147       147       147       147       146       147       147       147       147       147       147
dram[5]:        148       146       147       148       146       146       146       148       146       147       151       146       147       146       150       145
dram[6]:        148       147       147       148       146       145       147       147       147       147       148       147       147       146       147       146
dram[7]:        147       146       148       147       146       148       148       146       155       147       156       147       147       149       147       147
dram[8]:        147       146       148       147       147       147       146       148       146       145       147       147       151       147       149       147
dram[9]:        148       146       148       150       148       147       150       147       146       146       146       151       152       147       147       146
dram[10]:        146       149       147       146       148       146       146       145       146       147       146       147       147       146       147       150
dram[11]:        147       147       146       147       147       146       150       147       145       147       149       146       148       149       147       148
dram[12]:        147       147       146       146       146       146       147       150       146       147       147       151       146       147       147       151
dram[13]:        148       146       148       146       146       147       148       146       147       149       146       147       146       150       151       149
dram[14]:        148       146       148       146       150       147       151       149       145       148       147       148       149       147       150       148
dram[15]:        148       147       146       146       147       147       147       146       145       146       148       146       146       146       146       147
dram[16]:        148       146       146       147       146       146       148       146       147       150       147       148       146       146       146       147
dram[17]:        150       148       146       146       146       149       147       147       151       150       146       148       146       146       149       147
dram[18]:        147       150       146       146       146       146       147       146       146       146       146       146       146       146       146       147
dram[19]:        147       148       151       149       146       146       146       146       147       146       148       152       147       146       147       146
dram[20]:        147       148       146       146       147       146       146       146       147       146       147       146       146       146       146       146
dram[21]:        147       146       146       147       148       146       146       146       148       149       147       145       146       145       146       146
dram[22]:        147       147       147       147       147       152       146       146       146       147       147       145       147       146       146       147
dram[23]:        147       148       147       147       146       145       148       146       147       146       147       147       146       145       147       145

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5054 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003955
n_activity=40 dram_eff=0.05
bk0: 2a 5044i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000395 
total_CMD = 5057 
util_bw = 2 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 5042 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5054 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.000395 
Either_Row_CoL_Bus_Util = 0.000593 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00237295
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5052 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000791
n_activity=40 dram_eff=0.1
bk0: 4a 5042i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000791 
total_CMD = 5057 
util_bw = 4 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 5038 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5052 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.000791 
Either_Row_CoL_Bus_Util = 0.000989 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00771208
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5052 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000791
n_activity=40 dram_eff=0.1
bk0: 4a 5042i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000791 
total_CMD = 5057 
util_bw = 4 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 5038 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5052 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.000791 
Either_Row_CoL_Bus_Util = 0.000989 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00771208
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1720, Miss = 1562, Miss_rate = 0.908, Pending_hits = 6, Reservation_fails = 127
L2_cache_bank[1]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1880, Miss = 1564, Miss_rate = 0.832, Pending_hits = 12, Reservation_fails = 129
L2_cache_bank[7]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1880, Miss = 1564, Miss_rate = 0.832, Pending_hits = 12, Reservation_fails = 129
L2_cache_bank[9]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 75568
L2_total_cache_misses = 74778
L2_total_cache_miss_rate = 0.9895
L2_total_cache_pending_hits = 30
L2_total_cache_reservation_fails = 385
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18692
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 56076
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 608
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 258
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 6
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 74768
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 640
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 258
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=75568
icnt_total_pkts_simt_to_mem=75008
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.17923
	minimum = 5
	maximum = 83
Network latency average = 5.1445
	minimum = 5
	maximum = 83
Slowest packet = 79
Flit latency average = 5.1445
	minimum = 5
	maximum = 83
Slowest flit = 79
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.239649
	minimum = 0.217367 (at node 50)
	maximum = 0.278711 (at node 0)
Accepted packet rate average = 0.239649
	minimum = 0.217367 (at node 50)
	maximum = 0.280672 (at node 0)
Injected flit rate average = 0.239649
	minimum = 0.217367 (at node 50)
	maximum = 0.278711 (at node 0)
Accepted flit rate average= 0.239649
	minimum = 0.217367 (at node 50)
	maximum = 0.280672 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.17923 (1 samples)
	minimum = 5 (1 samples)
	maximum = 83 (1 samples)
Network latency average = 5.1445 (1 samples)
	minimum = 5 (1 samples)
	maximum = 83 (1 samples)
Flit latency average = 5.1445 (1 samples)
	minimum = 5 (1 samples)
	maximum = 83 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.239649 (1 samples)
	minimum = 0.217367 (1 samples)
	maximum = 0.278711 (1 samples)
Accepted packet rate average = 0.239649 (1 samples)
	minimum = 0.217367 (1 samples)
	maximum = 0.280672 (1 samples)
Injected flit rate average = 0.239649 (1 samples)
	minimum = 0.217367 (1 samples)
	maximum = 0.278711 (1 samples)
Accepted flit rate average = 0.239649 (1 samples)
	minimum = 0.217367 (1 samples)
	maximum = 0.280672 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 39 sec (339 sec)
gpgpu_simulation_rate = 16767 (inst/sec)
gpgpu_simulation_rate = 21 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399350..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399348..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399340..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29399334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29399370..

GPGPU-Sim PTX: cudaLaunch for 0x0x4019f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z9pagerank1PiS_S_PfS0_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z9pagerank1PiS_S_PfS0_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9pagerank1PiS_S_PfS0_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z9pagerank1PiS_S_PfS0_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9pagerank1PiS_S_PfS0_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9pagerank1PiS_S_PfS0_ii'...
GPGPU-Sim PTX: reconvergence points for _Z9pagerank1PiS_S_PfS0_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (pagerank.1.sm_70.ptx:44) @%p1 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (pagerank.1.sm_70.ptx:144) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0a0 (pagerank.1.sm_70.ptx:52) @%p2 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0b0 (pagerank.1.sm_70.ptx:57) setp.le.s32%p3, %r28, %r2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0b8 (pagerank.1.sm_70.ptx:58) @%p3 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (pagerank.1.sm_70.ptx:144) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x0f0 (pagerank.1.sm_70.ptx:66) @%p4 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f0 (pagerank.1.sm_70.ptx:107) setp.lt.u32%p7, %r5, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x100 (pagerank.1.sm_70.ptx:69) @%p5 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a8 (pagerank.1.sm_70.ptx:96) mul.wide.s32 %rd24, %r2, 4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x110 (pagerank.1.sm_70.ptx:72) @%p6 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x160 (pagerank.1.sm_70.ptx:85) mul.wide.s32 %rd20, %r2, 4;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f8 (pagerank.1.sm_70.ptx:108) @%p7 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (pagerank.1.sm_70.ptx:144) ret;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e8 (pagerank.1.sm_70.ptx:141) @%p8 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (pagerank.1.sm_70.ptx:144) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z9pagerank1PiS_S_PfS0_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9pagerank1PiS_S_PfS0_ii'.
GPGPU-Sim PTX: pushing kernel '_Z9pagerank1PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
Destroy streams for kernel 2: size 0
kernel_name = _Z9pagerank1PiS_S_PfS0_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 342769
gpu_sim_insn = 24252248
gpu_ipc =      70.7539
gpu_tot_sim_cycle = 349909
gpu_tot_sim_insn = 29936491
gpu_tot_ipc =      85.5551
gpu_tot_issued_cta = 2338
gpu_occupancy = 77.1040% 
gpu_tot_occupancy = 77.1989% 
max_total_param_size = 0
gpu_stall_dramfull = 4531
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.8326
partiton_level_parallism_total  =       5.9279
partiton_level_parallism_util =       7.4289
partiton_level_parallism_util_total  =       7.5420
L2_BW  =     224.1314 GB/Sec
L2_BW_total  =     227.8510 GB/Sec
gpu_total_sim_rate=2282

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1275544
	L1I_total_cache_misses = 16913
	L1I_total_cache_miss_rate = 0.0133
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 98846
L1D_cache:
	L1D_cache_core[0]: Access = 61818, Miss = 10177, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 62073, Miss = 9911, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 63837, Miss = 10904, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 62484, Miss = 9726, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 71508, Miss = 10637, Miss_rate = 0.149, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 61762, Miss = 9616, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 62898, Miss = 9882, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 60852, Miss = 9564, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 62259, Miss = 9749, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 61673, Miss = 9745, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 62093, Miss = 10111, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 62367, Miss = 9948, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 63465, Miss = 10330, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 61938, Miss = 10133, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 61455, Miss = 9796, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 62288, Miss = 9935, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 65078, Miss = 10819, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 61771, Miss = 10060, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 61498, Miss = 9994, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 62360, Miss = 10177, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 63302, Miss = 10509, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 62374, Miss = 10234, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 64730, Miss = 10636, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 62605, Miss = 10336, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 60773, Miss = 9882, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 62461, Miss = 10091, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 62548, Miss = 10232, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 62224, Miss = 10441, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 65168, Miss = 9914, Miss_rate = 0.152, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 60422, Miss = 9238, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 62885, Miss = 9783, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 62959, Miss = 9671, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 61008, Miss = 9602, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 64685, Miss = 10474, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 61843, Miss = 9603, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 60911, Miss = 9373, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 63802, Miss = 9554, Miss_rate = 0.150, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 62878, Miss = 10044, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 60873, Miss = 9537, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 72871, Miss = 10768, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2516799
	L1D_total_cache_misses = 401136
	L1D_total_cache_miss_rate = 0.1594
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 84168
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0608
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2115663
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 157207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 169161
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 79048
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1258631
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16913
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 98846
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2442031
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 84168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 74768
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1275544

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 98846
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
398, 706, 566, 706, 734, 426, 480, 1014, 415, 415, 471, 639, 639, 555, 947, 387, 465, 773, 549, 829, 605, 549, 661, 773, 538, 454, 538, 314, 538, 426, 650, 426, 454, 398, 510, 538, 398, 370, 398, 510, 286, 286, 482, 398, 510, 370, 482, 426, 286, 426, 370, 342, 314, 286, 398, 370, 191, 163, 219, 247, 247, 219, 359, 219, 
gpgpu_n_tot_thrd_icount = 78177088
gpgpu_n_tot_w_icount = 2443034
gpgpu_n_stall_shd_mem = 80039242
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1998739
gpgpu_n_mem_write_global = 74768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 6464189
gpgpu_n_store_insn = 598134
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2693376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:76079470	W0_Idle:3144426	W0_Scoreboard:4206754	W1:503384	W2:232134	W3:146102	W4:107190	W5:85743	W6:71325	W7:64715	W8:55828	W9:47555	W10:43662	W11:38960	W12:36705	W13:33896	W14:33175	W15:33925	W16:33776	W17:33038	W18:31774	W19:32733	W20:29501	W21:28627	W22:27417	W23:27584	W24:25747	W25:25767	W26:23752	W27:23756	W28:18095	W29:15805	W30:12304	W31:6504	W32:512555
single_issue_nums: WS0:608153	WS1:611465	WS2:608735	WS3:614681	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2571456 {8:321432,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2990720 {40:74768,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 67092280 {40:1677307,}
traffic_breakdown_coretomem[INST_ACC_R] = 5120 {8:640,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12857280 {40:321432,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 598144 {8:74768,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 67092280 {40:1677307,}
traffic_breakdown_memtocore[INST_ACC_R] = 102400 {40:2560,}
maxmflatency = 2013 
max_icnt2mem_latency = 552 
maxmrqlatency = 1665 
max_icnt2sh_latency = 62 
averagemflatency = 166 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 26 
avg_icnt2sh_latency = 7 
mrq_lat_table:143157 	82340 	5316 	7647 	50468 	32713 	16083 	11799 	6225 	1104 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1729481 	332795 	10702 	689 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1162329 	859594 	50177 	1071 	328 	502 	209 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1899662 	169746 	3936 	323 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	682 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        40        49        17        15        16        29        18        13        16        20 
dram[1]:        64        64        64        64        64        64        48        52        16        16        24        14        14        15        27        30 
dram[2]:        64        64        64        64        59        57        24        33        12        13        21        19        40        28        23        18 
dram[3]:        64        64        64        64        64        60        27        44        15        21        23        12        17        11        26        15 
dram[4]:        64        64        64        64        64        64        31        38        18        25        19        12        20        28        29        31 
dram[5]:        64        64        64        64        64        61        40        36        13        21        22        12        11        17        24        14 
dram[6]:        64        64        64        64        60        56        22        32        16        18        21        12        28        28        31        19 
dram[7]:        64        64        64        64        63        60        29        24        19        33        16        17        24        20        31        20 
dram[8]:        64        64        64        64        64        60        40        37        18        17        13        23        23        19        28        32 
dram[9]:        64        64        64        64        64        59        36        32        24        23        13        30        16        36        29        25 
dram[10]:        64        64        64        64        58        56        17        16        14        11        21        16        36        32        23        17 
dram[11]:        64        64        64        64        64        56        32        28        18        20        12        19        23        19        16        17 
dram[12]:        64        64        64        64        64        56        35        26        20        17        20        11        15        19        36        21 
dram[13]:        64        64        64        64        64        64        20        25        25        30        21        12        36        18        29        16 
dram[14]:        64        64        64        64        60        57        30        14        26        43        15        14        32        32        14        21 
dram[15]:        64        64        64        64        64        56        20        21        12        14        21        22        12        15        32        27 
dram[16]:        64        64        64        64        60        64        28        30        26        19        17        17        23        14        32        32 
dram[17]:        64        64        64        64        60        63        26        36        16        16        26        21        24        23        18        14 
dram[18]:        64        64        64        64        54        53        21        23         9        29        24        24        36        28        19        30 
dram[19]:        64        64        64        64        60        60        16        35        19        12        28        14        16        22        23        12 
dram[20]:        64        64        64        64        64        56        37        27        31        24        23        13        24        18        25        27 
dram[21]:        64        64        64        64        64        64        47        29        16        22        29        21        12        23        26        23 
dram[22]:        64        64        64        64        57        52        25        20        16        20        25        21        36        28        24        18 
dram[23]:        64        64        64        64        60        64        40        25        12        18        17        16        13        11        45        37 
maximum service time to same row:
dram[0]:     14184      4625     16524      7508      7789     27428     12583     12944      8129      5445      7311      5048     23319      9597      6385     52202 
dram[1]:      9197     12463     12987      6406      6368      8507      5543     11729      8625     15569      6206      7386      5724      5391     15585      9823 
dram[2]:     14019      5287     22291      5321      7681     19468      5163     13841      5266      3005      9643     11199      8712      8996     13305     13445 
dram[3]:     10827     19094      4365      9690      5925     13406      4488      4699     10192     18494      8658      9699      6966     15513      9209      4666 
dram[4]:      6529     14104      9549     10784      6995      6796      4386      6168      8402      9778     11515     11796      5634     22248     10296     16690 
dram[5]:      7380      6141      4899      7213      5880      4145     12948      6593      5560      7190     10389      5834      4397     12730      7255      8058 
dram[6]:      6081     16607      6355      6861      6239      6089      6890      4032      6714      5880      6120      6228     12761     37727      8615      5726 
dram[7]:     14688     14948      6127      9005      5812     17398     15248      7078     42637      8637      6847      3939      7933      6005     12105      7718 
dram[8]:     10915     34431      3877      6950      6399     20404      8025      4999     10777     25709      6312      5497     26154     11527      7015     12609 
dram[9]:     12556     10994      4576      9509      6928      5699      6343      8638     11486     14224      3799      8384      8697      9438     10858     12286 
dram[10]:      9960     80929      5275     19503      6661      5064      5244      5784      5877      5412      8317      5792      4223      6941      8360      8568 
dram[11]:      6610     84988     11369     10711      7682      4462      5899      9026      6395      4363      5979      6177     33693      8049     14238      6594 
dram[12]:     14819      7668      9624     13740      5735      8803      6585      5240     10056      5170      5695      3904      6424     17462     15192      5300 
dram[13]:      7711     14791      7736      4602      5012      5392      6658      5205      8184     11101      8520      6904     11118      7618     10517     13548 
dram[14]:     16185     13112      4690      7284      7293     10027     10102      6606      8314      9740      4369      4453      6114      8396     13515      3670 
dram[15]:     12899     14711      8865     10277      9206      9297      4608      8317      4968      7340     10243      7361     11191      6506      8928      5287 
dram[16]:     27658      7011      6185      7125     10060      5655     12395      7277      7950      6420      8491      6357     22238      4767     12126     16573 
dram[17]:     15752     10918     11674      5050      6617      6305      4000      5616      6410      6480     13055      9097     13190     10980     36104      8356 
dram[18]:     35644     26028      5355      4574      5560      5254     12033      6324      6498     14930      8945      7483      5133     34470      6483     27696 
dram[19]:     10063     14532     15898      8283      7914      5278      8468     14170     12267     25109     10536      6044      4434     13327      7668      5009 
dram[20]:     27116      6148     10173      4615      8349      5042     11967      4165     37211      7130     10746      6504     17723     11546     12285      5237 
dram[21]:      9700      6532     13566     23511      4390      4782      5389      7959      6976     11177     10593      8619      4899      6170     12514      7224 
dram[22]:     31442      6100      6535     11106     11670      7098      7970      9145      6009      6832     11245     11974     28940      6639      9237     12069 
dram[23]:      6732     15467      6576     12627     11273      5937     11617      4327      6540      7220      6143      7991      4134      3898     16258     11218 
average row accesses per activate:
dram[0]:  2.225118  2.291358  2.259080  2.369347  2.470000  2.432161  2.303318  2.225058  2.137681  1.861345  2.027523  2.026966  2.184397  1.934183  2.099768  2.201946 
dram[1]:  2.344304  2.186916  2.330808  2.217184  2.362981  2.381295  2.262673  2.174603  2.134615  1.964602  1.958424  2.013363  2.150685  1.974948  2.157518  2.198044 
dram[2]:  2.221957  2.154734  2.164352  2.124168  2.163717  2.206278  2.236782  2.129464  2.032037  1.834711  1.958333  1.993258  2.168203  1.941667  2.050114  2.061927 
dram[3]:  2.257831  2.204276  2.136674  2.156109  2.193407  2.234091  2.014583  2.222477  2.141119  1.981982  1.977528  1.962555  2.161592  1.847390  2.076212  2.078161 
dram[4]:  2.190698  2.274510  2.410853  2.305825  2.334129  2.275463  2.121212  2.093276  2.099526  2.006757  1.988789  2.050459  2.148402  1.871429  2.080832  2.124413 
dram[5]:  2.369231  2.211905  2.230769  2.172811  2.268349  2.302108  2.268868  2.232719  2.060890  2.085308  2.043379  2.026786  1.979079  2.110360  2.230769  2.024775 
dram[6]:  2.179907  2.319095  2.299020  2.200472  2.369305  2.255760  2.158730  2.020964  1.927948  2.106024  1.906383  1.986486  2.061674  2.000000  2.173913  2.043182 
dram[7]:  2.264563  2.222749  2.104911  2.160998  2.273349  2.353774  2.254079  2.131111  2.032710  2.104762  2.055814  1.997753  2.168224  2.123853  2.124413  2.201970 
dram[8]:  2.282555  2.169767  2.174312  2.258373  2.470149  2.269141  2.405941  2.050526  2.004504  2.057737  2.018059  2.006834  2.104072  2.015054  2.143885  2.183575 
dram[9]:  2.092971  2.322660  2.234597  2.323529  2.374396  2.305361  2.240741  2.148559  2.150121  2.075117  1.962719  2.124122  2.052632  2.047930  2.317136  2.127059 
dram[10]:  2.246944  2.428947  2.213615  2.310843  2.224490  2.236080  2.068817  2.119469  1.927632  1.862288  1.977925  2.063927  2.185615  2.065934  2.004435  2.082949 
dram[11]:  2.249389  2.177725  2.174312  2.246445  2.223947  2.127706  2.145695  2.176871  2.130751  2.009132  2.027397  1.910064  2.019439  1.850202  2.133651  2.066975 
dram[12]:  2.400517  2.435696  2.283293  2.382500  2.319249  2.371703  2.150562  2.119048  1.889126  2.013636  2.000000  1.960870  2.129930  2.190588  2.093023  2.180049 
dram[13]:  2.288835  2.257908  2.291358  2.226635  2.355932  2.330189  2.221709  2.171875  2.160584  2.197044  1.943844  2.013304  1.993644  2.072368  2.110329  2.011312 
dram[14]:  2.461741  2.185012  2.136771  2.274882  2.366667  2.216518  2.294964  2.295238  1.861053  1.964286  1.898734  1.956332  2.223005  2.027897  2.004484  1.993243 
dram[15]:  2.290323  2.185012  2.215103  2.339950  2.488722  2.470000  2.322967  2.129670  2.006881  1.893939  2.179177  2.020316  1.978587  2.034557  2.088167  1.968820 
dram[16]:  2.357143  2.131818  2.325814  2.475196  2.289352  2.199105  2.221709  2.328431  2.036447  1.949450  2.004484  1.933619  1.995699  1.997840  2.188119  2.149039 
dram[17]:  2.183721  2.229314  2.271186  2.205674  2.396552  2.204955  2.137778  2.260664  1.923414  1.934641  2.121428  2.026906  2.004264  2.200000  2.052392  2.025057 
dram[18]:  2.232057  2.245192  2.299020  2.287805  2.206667  2.171429  2.214123  2.121413  1.913793  2.025641  2.036036  2.013483  1.993657  2.066519  1.942060  2.086854 
dram[19]:  2.151515  2.208134  2.327543  2.481959  2.267123  2.201774  2.319048  2.394937  2.020642  2.004556  2.075472  1.990950  1.842942  2.021834  2.006652  2.053118 
dram[20]:  2.165501  2.240291  2.429688  2.174825  2.404358  2.248879  2.341346  2.153153  2.154964  1.969163  2.061927  1.903433  2.199052  2.026316  2.137116  2.045767 
dram[21]:  2.146512  2.326683  2.382500  2.307506  2.362319  2.415233  2.351942  2.167800  2.046404  2.107914  2.096552  1.984340  2.010753  2.206573  2.149644  2.161369 
dram[22]:  2.177156  2.139908  2.230588  2.304348  2.341981  2.245455  2.224019  2.253521  1.896996  2.048724  2.107728  1.935484  2.128959  2.158621  2.015695  2.158025 
dram[23]:  2.169767  2.226506  2.341523  2.176334  2.392252  2.314685  2.110629  2.167800  1.904762  1.973214  2.063636  1.949227  2.013129  1.925053  2.167866  2.081967 
average row locality = 356876/166505 = 2.143335
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       907       896       900       908       944       928       920       908       838       838       836       854       877       864       865       865 
dram[1]:       896       901       892       897       940       948       928       908       840       840       848       856       894       898       864       860 
dram[2]:       900       900       902       920       936       941       921       904       840       840       845       840       893       885       861       860 
dram[3]:       904       896       904       916       952       940       916       916       832       832       832       844       877       872       860       864 
dram[4]:       908       896       900       914       936       940       926       913       838       843       839       846       893       870       861       865 
dram[5]:       893       897       896       908       945       940       912       916       832       832       848       860       898       890       860       860 
dram[6]:       900       892       904       900       944       937       904       912       836       828       848       836       889       893       861       860 
dram[7]:       900       904       908       916       952       952       916       908       824       836       836       841       880       878       865       856 
dram[8]:       897       900       912       909       948       936       920       920       842       843       846       833       883       889       856       864 
dram[9]:       892       908       908       912       940       945       917       916       840       836       848       860       889       893       865       864 
dram[10]:       889       892       908       921       938       957       912       908       832       832       848       856       894       893       864       864 
dram[11]:       889       889       912       912       956       940       920       909       832       832       840       844       887       868       856       856 
dram[12]:       897       896       908       916       944       945       908       925       838       838       844       854       870       884       861       858 
dram[13]:       908       896       896       916       932       944       912       920       840       844       852       860       893       897       860       852 
dram[14]:       900       900       916       922       949       948       908       912       836       833       852       848       899       897       856       849 
dram[15]:       892       900       928       908       948       944       920       916       828       828       852       848       877       894       861       848 
dram[16]:       893       904       896       912       945       940       912       901       846       840       846       855       880       877       848       856 
dram[17]:       905       908       904       900       932       936       912       903       832       840       844       856       892       898       862       852 
dram[18]:       900       901       904       904       948       944       920       908       840       824       856       848       895       885       865       852 
dram[19]:       892       892       904       924       948       948       920       896       833       832       832       832       880       878       865       852 
dram[20]:       897       892       900       900       948       956       920       904       842       846       851       840       881       876       864       856 
dram[21]:       892       900       916       916       936       940       916       904       833       832       864       840       888       893       865       848 
dram[22]:       901       900       912       917       948       944       912       908       836       836       852       852       893       891       860       840 
dram[23]:       900       893       916       904       944       948       920       904       832       836       860       836       873       854       864       852 
total dram reads = 340343
bank skew: 957/824 = 1.16
chip skew: 14233/14128 = 1.01
number of total write accesses:
dram[0]:        32        32        33        35        44        40        52        51        47        48        48        48        47        47        40        40 
dram[1]:        30        35        31        32        43        45        54        51        48        48        47        48        48        48        40        39 
dram[2]:        31        33        33        38        42        43        52        50        48        48        48        47        48        47        39        39 
dram[3]:        33        32        34        37        46        43        51        53        48        48        48        47        46        48        39        40 
dram[4]:        34        32        33        36        42        43        54        52        48        48        48        48        48        47        40        40 
dram[5]:        31        32        32        35        44        43        50        53        48        48        47        48        48        47        39        39 
dram[6]:        33        31        34        33        44        42        48        52        47        46        48        46        47        47        39        39 
dram[7]:        33        34        35        37        46        46        51        51        46        48        48        48        48        48        40        38 
dram[8]:        32        33        36        35        45        42        52        54        48        48        48        48        47        48        38        40 
dram[9]:        31        35        35        36        43        44        51        53        48        48        47        47        47        47        41        40 
dram[10]:        30        31        35        38        43        47        50        50        47        47        48        48        48        47        40        40 
dram[11]:        31        30        36        36        47        43        52        51        48        48        48        48        48        46        38        39 
dram[12]:        32        32        35        37        44        44        49        54        48        48        48        48        48        47        39        38 
dram[13]:        35        32        32        37        41        44        50        53        48        48        48        48        48        48        39        37 
dram[14]:        33        33        37        38        45        45        49        52        48        47        48        48        48        48        38        36 
dram[15]:        31        33        40        35        45        44        51        53        47        47        48        47        47        48        39        36 
dram[16]:        31        34        32        36        44        43        50        49        48        47        48        48        48        48        36        38 
dram[17]:        34        35        34        33        41        43        50        51        47        48        47        48        48        48        39        37 
dram[18]:        33        33        34        34        45        44        52        53        48        45        48        48        48        47        40        37 
dram[19]:        31        31        34        39        45        45        54        50        48        48        48        48        47        48        40        37 
dram[20]:        32        31        33        33        45        47        54        52        48        48        48        47        47        48        40        38 
dram[21]:        31        33        37        37        42        43        53        52        49        47        48        47        47        47        40        36 
dram[22]:        33        33        36        37        45        44        51        52        48        47        48        48        48        48        39        34 
dram[23]:        33        31        37        34        44        45        53        52        48        48        48        47        47        45        40        37 
total dram writes = 16533
bank skew: 54/30 = 1.80
chip skew: 697/676 = 1.03
average mf latency per bank:
dram[0]:       1349      1381      1128      1171      1021      1019       851       889       815       707       708       670       651       656      1168      1072
dram[1]:       1540      1453      1263      1177       998       921       814       854       814       749       702       675       631       638      1100      1153
dram[2]:       1332      1477      1126      1152       907      1093       878       877       816       819       710       737       612       642      1119      1098
dram[3]:       1438      1439      1286      1095       970       999       784       849       736       743       644       681       616       651      1352      1058
dram[4]:       1338      1335      1265      1226       943       965       894       821       760       747       713       712       622       629      1221      1166
dram[5]:       1651      1336      1161      1171       892       995       893       851       718       712       677       678       604       613      1066      1177
dram[6]:       1350      1514      1292      1154      1045       979       813       798       832       730       636       667       618       612      1318      1115
dram[7]:       1427      1387      1271      1221       975       918       992       799       765       720       657       642       586       609      1700      1035
dram[8]:       1549      1528      1125      1131      1000      1006       801       889       801       830       716       670       661       648      1313      1245
dram[9]:       1569      1369      1149      1344      1014       973       835       934       808       773       698       692       614       615      1149      1583
dram[10]:       1226      1479      1104      1322      1127       913       855       864       752       770       657       674       611       642      1071      1416
dram[11]:       1420      1434      1184      1158       978      1002       858       817       766       739       714       644       618       574      1128      1128
dram[12]:       1285      1493      1186      1133       987       975       844       889       754       795       652       723       649       634      1344      1178
dram[13]:       1398      1489      1226      1085      1011      1086       835       827       745       725       681       672       599       631      1209      1380
dram[14]:       1408      1358      1053      1159       949       931       809       841       758       807       668       697       619       616      1306      1381
dram[15]:       1309      1322      1110      1282       906       968       867       839       778       778       661       682       646       620      1178      1122
dram[16]:       1449      1332      1139      1216       930       985       849       813       789       802       683       631       635       632      1203      1410
dram[17]:       1405      1404      1168      1095       988      1039       857       850       764       808       680       684       609       605      1174      1237
dram[18]:       1386      1413      1186      1098       989      1015       849       759       751       799       674       666       602       660      1097      1170
dram[19]:       1341      1550      1135      1157       965      1042       930       832       816       767       690       715       620       612      1136      1193
dram[20]:       1610      1552      1181      1223      1038       941       887       840       772       802       727       697       689       621      1242      1146
dram[21]:       1287      1377      1111      1202      1072      1004       856       866       782       782       679       697       614       685      1233      1324
dram[22]:       1370      1510      1179      1394       948       932       867       811       758       700       680       667       620       611      1173      1256
dram[23]:       1291      1396      1210      1212      1111       961       833       854       738       766       656       665       605       584      1098      1121
maximum mf latency per bank:
dram[0]:        769       850       904       841      1135      1205       722      1015      1241       788       858       915      1121       873       614       787
dram[1]:       1019       923       910       958      1762       998       855       929      1013      1096       963      1084      1068      1145       915      1116
dram[2]:        627       627       853       718       679       793       657       562       653       721       633       585       788       715       588       635
dram[3]:        703       879       762       770       923      1012       573       802       811       802       687      1001       741       721       709       680
dram[4]:        882       967      1035       993      1131      1196       886      1205      1069      1149      1041       805      1212      1007       686       974
dram[5]:        613       740       666       766       880       874       869       682       851       900      1003       902       746       610       667       565
dram[6]:        685       727       801       633      1087       747       620       699       613       716       579       974       886       786       778       862
dram[7]:        611       512       621       647       836       791       979       712       752       585       682       630       760       718       707       587
dram[8]:       1124       865       927       992      1362      1281      1112       800      1332       885      1136       678      1689       949      1097       785
dram[9]:        862       699      1344       941      1268      1759       944       819      1015      1327       891       864      1315       881       977       895
dram[10]:        831       618       743       930      1269       782      1193       881       847      1050       728       836       534      1061       711       665
dram[11]:        905       822       713       807      1150      1050       760       670      1115       720       774       698       931       716       623       606
dram[12]:        842      1123      1016      1064      1025      1353       727      1411      1011      1153       710      1101       866      1030       780      1116
dram[13]:        849       812       870      1006      1128       985      1034       815      1065      1194       771      1244       725      1246       899       672
dram[14]:        723       678       538      1213      1089       606       514       886       687       811       636       584       683       741       634       652
dram[15]:        793       627       694      1081       996       838       904       927       856       787       662       675      1142       648       622       649
dram[16]:        926       829      1126       894       964       943      1166       821      1053      1261      1039      1000      2013       924       792       886
dram[17]:       1013       776      1280       727      1054       789      1043       870       894      1142       935       719       980      1207       702      1269
dram[18]:        762       726      1064      1063       732       992       671       627       757       747       919       626       841      1243       693      1046
dram[19]:        666       742       677      1064       813      1049      1240      1149       752      1135       933      1084       929      1106       868       868
dram[20]:       1336      1176       984      1020      1314      1351      1167      1013      1267      1258      1181       902      1692      1083      1201      1141
dram[21]:        963      1128       940      1529      1129      1198       841      1065      1181      1449       997      1206       992      1240       828      1165
dram[22]:        672       698       999      1309       906       773       817       764       655       948       680       949       777       908       742       735
dram[23]:        963       581       965       672       875       734       717       663       530       745       762       888      1167       580       733       746

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247851 n_nop=219165 n_act=6797 n_pre=6781 n_ref_event=0 n_req=14832 n_rd=14148 n_rd_L2_A=0 n_write=0 n_wr_bk=2736 bw_util=0.06812
n_activity=151699 dram_eff=0.1113
bk0: 907a 234363i bk1: 896a 234696i bk2: 900a 234632i bk3: 908a 234713i bk4: 944a 234814i bk5: 928a 234575i bk6: 920a 233716i bk7: 908a 234028i bk8: 838a 233938i bk9: 838a 232763i bk10: 836a 233957i bk11: 854a 233387i bk12: 877a 233679i bk13: 864a 232541i bk14: 865a 234076i bk15: 865a 234670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.541802
Row_Buffer_Locality_read = 0.554707
Row_Buffer_Locality_write = 0.274854
Bank_Level_Parallism = 2.153925
Bank_Level_Parallism_Col = 1.812236
Bank_Level_Parallism_Ready = 1.481343
write_to_read_ratio_blp_rw_average = 0.089541
GrpLevelPara = 1.408653 

BW Util details:
bwutil = 0.068122 
total_CMD = 247851 
util_bw = 16884 
Wasted_Col = 57125 
Wasted_Row = 35512 
Idle = 138330 

BW Util Bottlenecks: 
RCDc_limit = 65016 
RCDWRc_limit = 2868 
WTRc_limit = 4886 
RTWc_limit = 10560 
CCDLc_limit = 6440 
rwq = 0 
CCDLc_limit_alone = 5158 
WTRc_limit_alone = 4277 
RTWc_limit_alone = 9887 

Commands details: 
total_CMD = 247851 
n_nop = 219165 
Read = 14148 
Write = 0 
L2_Alloc = 0 
L2_WB = 2736 
n_act = 6797 
n_pre = 6781 
n_ref = 0 
n_req = 14832 
total_req = 16884 

Dual Bus Interface Util: 
issued_total_row = 13578 
issued_total_col = 16884 
Row_Bus_Util =  0.054783 
CoL_Bus_Util = 0.068122 
Either_Row_CoL_Bus_Util = 0.115739 
Issued_on_Two_Bus_Simul_Util = 0.007166 
issued_two_Eff = 0.061912 
queue_avg = 1.048303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0483
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247851 n_nop=219107 n_act=6865 n_pre=6849 n_ref_event=0 n_req=14897 n_rd=14210 n_rd_L2_A=0 n_write=0 n_wr_bk=2748 bw_util=0.06842
n_activity=151880 dram_eff=0.1117
bk0: 896a 234771i bk1: 901a 233705i bk2: 892a 234680i bk3: 897a 233851i bk4: 940a 233877i bk5: 948a 233790i bk6: 928a 233874i bk7: 908a 233748i bk8: 840a 233621i bk9: 840a 233199i bk10: 848a 232988i bk11: 856a 233207i bk12: 894a 233356i bk13: 898a 231976i bk14: 864a 234339i bk15: 860a 234385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539169
Row_Buffer_Locality_read = 0.549050
Row_Buffer_Locality_write = 0.334789
Bank_Level_Parallism = 2.196130
Bank_Level_Parallism_Col = 1.859162
Bank_Level_Parallism_Ready = 1.533318
write_to_read_ratio_blp_rw_average = 0.080569
GrpLevelPara = 1.412495 

BW Util details:
bwutil = 0.068420 
total_CMD = 247851 
util_bw = 16958 
Wasted_Col = 57320 
Wasted_Row = 35527 
Idle = 138046 

BW Util Bottlenecks: 
RCDc_limit = 65511 
RCDWRc_limit = 2427 
WTRc_limit = 5124 
RTWc_limit = 9586 
CCDLc_limit = 6499 
rwq = 0 
CCDLc_limit_alone = 5227 
WTRc_limit_alone = 4468 
RTWc_limit_alone = 8970 

Commands details: 
total_CMD = 247851 
n_nop = 219107 
Read = 14210 
Write = 0 
L2_Alloc = 0 
L2_WB = 2748 
n_act = 6865 
n_pre = 6849 
n_ref = 0 
n_req = 14897 
total_req = 16958 

Dual Bus Interface Util: 
issued_total_row = 13714 
issued_total_col = 16958 
Row_Bus_Util =  0.055332 
CoL_Bus_Util = 0.068420 
Either_Row_CoL_Bus_Util = 0.115973 
Issued_on_Two_Bus_Simul_Util = 0.007779 
issued_two_Eff = 0.067075 
queue_avg = 1.200326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20033
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247851 n_nop=218643 n_act=7127 n_pre=7111 n_ref_event=0 n_req=14874 n_rd=14188 n_rd_L2_A=0 n_write=0 n_wr_bk=2744 bw_util=0.06832
n_activity=154141 dram_eff=0.1098
bk0: 900a 234424i bk1: 900a 234317i bk2: 902a 234148i bk3: 920a 233289i bk4: 936a 232975i bk5: 941a 233177i bk6: 921a 233865i bk7: 904a 233565i bk8: 840a 233397i bk9: 840a 232215i bk10: 845a 232745i bk11: 840a 233248i bk12: 893a 233490i bk13: 885a 232469i bk14: 861a 233837i bk15: 860a 234581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520842
Row_Buffer_Locality_read = 0.535171
Row_Buffer_Locality_write = 0.224490
Bank_Level_Parallism = 2.184645
Bank_Level_Parallism_Col = 1.809058
Bank_Level_Parallism_Ready = 1.408044
write_to_read_ratio_blp_rw_average = 0.088497
GrpLevelPara = 1.430690 

BW Util details:
bwutil = 0.068315 
total_CMD = 247851 
util_bw = 16932 
Wasted_Col = 59063 
Wasted_Row = 36036 
Idle = 135820 

BW Util Bottlenecks: 
RCDc_limit = 68027 
RCDWRc_limit = 2941 
WTRc_limit = 5092 
RTWc_limit = 12183 
CCDLc_limit = 6441 
rwq = 0 
CCDLc_limit_alone = 5205 
WTRc_limit_alone = 4523 
RTWc_limit_alone = 11516 

Commands details: 
total_CMD = 247851 
n_nop = 218643 
Read = 14188 
Write = 0 
L2_Alloc = 0 
L2_WB = 2744 
n_act = 7127 
n_pre = 7111 
n_ref = 0 
n_req = 14874 
total_req = 16932 

Dual Bus Interface Util: 
issued_total_row = 14238 
issued_total_col = 16932 
Row_Bus_Util =  0.057446 
CoL_Bus_Util = 0.068315 
Either_Row_CoL_Bus_Util = 0.117845 
Issued_on_Two_Bus_Simul_Util = 0.007916 
issued_two_Eff = 0.067173 
queue_avg = 0.878011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.878011
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247851 n_nop=218788 n_act=7075 n_pre=7059 n_ref_event=0 n_req=14850 n_rd=14157 n_rd_L2_A=0 n_write=0 n_wr_bk=2772 bw_util=0.0683
n_activity=153700 dram_eff=0.1101
bk0: 904a 234913i bk1: 896a 234473i bk2: 904a 233662i bk3: 916a 233910i bk4: 952a 233104i bk5: 940a 233272i bk6: 916a 232599i bk7: 916a 234040i bk8: 832a 234428i bk9: 832a 233230i bk10: 832a 233843i bk11: 844a 233097i bk12: 877a 233805i bk13: 872a 232550i bk14: 860a 233632i bk15: 864a 233844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523569
Row_Buffer_Locality_read = 0.537543
Row_Buffer_Locality_write = 0.238095
Bank_Level_Parallism = 2.170082
Bank_Level_Parallism_Col = 1.789281
Bank_Level_Parallism_Ready = 1.427787
write_to_read_ratio_blp_rw_average = 0.085530
GrpLevelPara = 1.410499 

BW Util details:
bwutil = 0.068303 
total_CMD = 247851 
util_bw = 16929 
Wasted_Col = 58973 
Wasted_Row = 35644 
Idle = 136305 

BW Util Bottlenecks: 
RCDc_limit = 67394 
RCDWRc_limit = 2857 
WTRc_limit = 5124 
RTWc_limit = 10579 
CCDLc_limit = 6737 
rwq = 0 
CCDLc_limit_alone = 5411 
WTRc_limit_alone = 4468 
RTWc_limit_alone = 9909 

Commands details: 
total_CMD = 247851 
n_nop = 218788 
Read = 14157 
Write = 0 
L2_Alloc = 0 
L2_WB = 2772 
n_act = 7075 
n_pre = 7059 
n_ref = 0 
n_req = 14850 
total_req = 16929 

Dual Bus Interface Util: 
issued_total_row = 14134 
issued_total_col = 16929 
Row_Bus_Util =  0.057026 
CoL_Bus_Util = 0.068303 
Either_Row_CoL_Bus_Util = 0.117260 
Issued_on_Two_Bus_Simul_Util = 0.008069 
issued_two_Eff = 0.068816 
queue_avg = 0.973266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.973266
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247851 n_nop=219011 n_act=6946 n_pre=6930 n_ref_event=0 n_req=14881 n_rd=14188 n_rd_L2_A=0 n_write=0 n_wr_bk=2766 bw_util=0.0684
n_activity=151436 dram_eff=0.112
bk0: 908a 233913i bk1: 896a 234740i bk2: 900a 234988i bk3: 914a 234443i bk4: 936a 233785i bk5: 940a 233672i bk6: 926a 232660i bk7: 913a 232721i bk8: 838a 233937i bk9: 843a 233055i bk10: 839a 232916i bk11: 846a 233381i bk12: 893a 233254i bk13: 870a 231728i bk14: 861a 234043i bk15: 865a 234013i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533230
Row_Buffer_Locality_read = 0.545954
Row_Buffer_Locality_write = 0.272727
Bank_Level_Parallism = 2.205851
Bank_Level_Parallism_Col = 1.842869
Bank_Level_Parallism_Ready = 1.466851
write_to_read_ratio_blp_rw_average = 0.087120
GrpLevelPara = 1.431482 

BW Util details:
bwutil = 0.068404 
total_CMD = 247851 
util_bw = 16954 
Wasted_Col = 57710 
Wasted_Row = 35610 
Idle = 137577 

BW Util Bottlenecks: 
RCDc_limit = 66230 
RCDWRc_limit = 2654 
WTRc_limit = 5021 
RTWc_limit = 10846 
CCDLc_limit = 6323 
rwq = 0 
CCDLc_limit_alone = 5114 
WTRc_limit_alone = 4521 
RTWc_limit_alone = 10137 

Commands details: 
total_CMD = 247851 
n_nop = 219011 
Read = 14188 
Write = 0 
L2_Alloc = 0 
L2_WB = 2766 
n_act = 6946 
n_pre = 6930 
n_ref = 0 
n_req = 14881 
total_req = 16954 

Dual Bus Interface Util: 
issued_total_row = 13876 
issued_total_col = 16954 
Row_Bus_Util =  0.055985 
CoL_Bus_Util = 0.068404 
Either_Row_CoL_Bus_Util = 0.116360 
Issued_on_Two_Bus_Simul_Util = 0.008029 
issued_two_Eff = 0.069001 
queue_avg = 1.199596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1996
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247851 n_nop=219088 n_act=6885 n_pre=6869 n_ref_event=0 n_req=14871 n_rd=14187 n_rd_L2_A=0 n_write=0 n_wr_bk=2736 bw_util=0.06828
n_activity=152358 dram_eff=0.1111
bk0: 893a 235788i bk1: 897a 234497i bk2: 896a 234768i bk3: 908a 233862i bk4: 945a 233581i bk5: 940a 233872i bk6: 912a 234288i bk7: 916a 233611i bk8: 832a 234139i bk9: 832a 234039i bk10: 848a 233680i bk11: 860a 233086i bk12: 898a 232414i bk13: 890a 233773i bk14: 860a 235029i bk15: 860a 233840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537018
Row_Buffer_Locality_read = 0.550504
Row_Buffer_Locality_write = 0.257310
Bank_Level_Parallism = 2.135940
Bank_Level_Parallism_Col = 1.777745
Bank_Level_Parallism_Ready = 1.398452
write_to_read_ratio_blp_rw_average = 0.087537
GrpLevelPara = 1.409919 

BW Util details:
bwutil = 0.068279 
total_CMD = 247851 
util_bw = 16923 
Wasted_Col = 58065 
Wasted_Row = 35605 
Idle = 137258 

BW Util Bottlenecks: 
RCDc_limit = 65654 
RCDWRc_limit = 2882 
WTRc_limit = 5071 
RTWc_limit = 10985 
CCDLc_limit = 6795 
rwq = 0 
CCDLc_limit_alone = 5547 
WTRc_limit_alone = 4508 
RTWc_limit_alone = 10300 

Commands details: 
total_CMD = 247851 
n_nop = 219088 
Read = 14187 
Write = 0 
L2_Alloc = 0 
L2_WB = 2736 
n_act = 6885 
n_pre = 6869 
n_ref = 0 
n_req = 14871 
total_req = 16923 

Dual Bus Interface Util: 
issued_total_row = 13754 
issued_total_col = 16923 
Row_Bus_Util =  0.055493 
CoL_Bus_Util = 0.068279 
Either_Row_CoL_Bus_Util = 0.116050 
Issued_on_Two_Bus_Simul_Util = 0.007722 
issued_two_Eff = 0.066544 
queue_avg = 0.927283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.927283
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247851 n_nop=218941 n_act=6992 n_pre=6976 n_ref_event=0 n_req=14820 n_rd=14144 n_rd_L2_A=0 n_write=0 n_wr_bk=2704 bw_util=0.06798
n_activity=153832 dram_eff=0.1095
bk0: 900a 233915i bk1: 892a 235396i bk2: 904a 234480i bk3: 900a 233979i bk4: 944a 234238i bk5: 937a 233476i bk6: 904a 233651i bk7: 912a 232673i bk8: 836a 233254i bk9: 828a 234084i bk10: 848a 232870i bk11: 836a 233762i bk12: 889a 233274i bk13: 893a 232975i bk14: 861a 235004i bk15: 860a 233822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.528205
Row_Buffer_Locality_read = 0.542279
Row_Buffer_Locality_write = 0.233728
Bank_Level_Parallism = 2.136197
Bank_Level_Parallism_Col = 1.781815
Bank_Level_Parallism_Ready = 1.405627
write_to_read_ratio_blp_rw_average = 0.088192
GrpLevelPara = 1.410790 

BW Util details:
bwutil = 0.067976 
total_CMD = 247851 
util_bw = 16848 
Wasted_Col = 58678 
Wasted_Row = 36628 
Idle = 135697 

BW Util Bottlenecks: 
RCDc_limit = 66912 
RCDWRc_limit = 2935 
WTRc_limit = 4740 
RTWc_limit = 11515 
CCDLc_limit = 6546 
rwq = 0 
CCDLc_limit_alone = 5240 
WTRc_limit_alone = 4199 
RTWc_limit_alone = 10750 

Commands details: 
total_CMD = 247851 
n_nop = 218941 
Read = 14144 
Write = 0 
L2_Alloc = 0 
L2_WB = 2704 
n_act = 6992 
n_pre = 6976 
n_ref = 0 
n_req = 14820 
total_req = 16848 

Dual Bus Interface Util: 
issued_total_row = 13968 
issued_total_col = 16848 
Row_Bus_Util =  0.056356 
CoL_Bus_Util = 0.067976 
Either_Row_CoL_Bus_Util = 0.116643 
Issued_on_Two_Bus_Simul_Util = 0.007690 
issued_two_Eff = 0.065929 
queue_avg = 0.932238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.932238
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247851 n_nop=219140 n_act=6884 n_pre=6868 n_ref_event=0 n_req=14869 n_rd=14172 n_rd_L2_A=0 n_write=0 n_wr_bk=2788 bw_util=0.06843
n_activity=151793 dram_eff=0.1117
bk0: 900a 234662i bk1: 904a 234381i bk2: 908a 233541i bk3: 916a 233598i bk4: 952a 233479i bk5: 952a 233921i bk6: 916a 233554i bk7: 908a 233161i bk8: 824a 233805i bk9: 836a 234068i bk10: 836a 233961i bk11: 841a 233978i bk12: 880a 233801i bk13: 878a 233870i bk14: 865a 233872i bk15: 856a 234397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537023
Row_Buffer_Locality_read = 0.550804
Row_Buffer_Locality_write = 0.256815
Bank_Level_Parallism = 2.180046
Bank_Level_Parallism_Col = 1.821883
Bank_Level_Parallism_Ready = 1.443750
write_to_read_ratio_blp_rw_average = 0.091619
GrpLevelPara = 1.428028 

BW Util details:
bwutil = 0.068428 
total_CMD = 247851 
util_bw = 16960 
Wasted_Col = 57161 
Wasted_Row = 35251 
Idle = 138479 

BW Util Bottlenecks: 
RCDc_limit = 65191 
RCDWRc_limit = 2922 
WTRc_limit = 5174 
RTWc_limit = 11057 
CCDLc_limit = 6520 
rwq = 0 
CCDLc_limit_alone = 5260 
WTRc_limit_alone = 4608 
RTWc_limit_alone = 10363 

Commands details: 
total_CMD = 247851 
n_nop = 219140 
Read = 14172 
Write = 0 
L2_Alloc = 0 
L2_WB = 2788 
n_act = 6884 
n_pre = 6868 
n_ref = 0 
n_req = 14869 
total_req = 16960 

Dual Bus Interface Util: 
issued_total_row = 13752 
issued_total_col = 16960 
Row_Bus_Util =  0.055485 
CoL_Bus_Util = 0.068428 
Either_Row_CoL_Bus_Util = 0.115840 
Issued_on_Two_Bus_Simul_Util = 0.008073 
issued_two_Eff = 0.069695 
queue_avg = 0.931499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.931499
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247851 n_nop=219058 n_act=6900 n_pre=6884 n_ref_event=0 n_req=14892 n_rd=14198 n_rd_L2_A=0 n_write=0 n_wr_bk=2776 bw_util=0.06848
n_activity=151560 dram_eff=0.112
bk0: 897a 234756i bk1: 900a 234269i bk2: 912a 234008i bk3: 909a 234257i bk4: 948a 233678i bk5: 936a 233598i bk6: 920a 234513i bk7: 920a 232305i bk8: 842a 233228i bk9: 843a 232952i bk10: 846a 233057i bk11: 833a 233898i bk12: 883a 233023i bk13: 889a 232704i bk14: 856a 233971i bk15: 864a 234634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536664
Row_Buffer_Locality_read = 0.549514
Row_Buffer_Locality_write = 0.273775
Bank_Level_Parallism = 2.208930
Bank_Level_Parallism_Col = 1.852282
Bank_Level_Parallism_Ready = 1.432897
write_to_read_ratio_blp_rw_average = 0.089930
GrpLevelPara = 1.431567 

BW Util details:
bwutil = 0.068485 
total_CMD = 247851 
util_bw = 16974 
Wasted_Col = 57269 
Wasted_Row = 35157 
Idle = 138451 

BW Util Bottlenecks: 
RCDc_limit = 65719 
RCDWRc_limit = 2733 
WTRc_limit = 5540 
RTWc_limit = 11639 
CCDLc_limit = 6594 
rwq = 0 
CCDLc_limit_alone = 5229 
WTRc_limit_alone = 4919 
RTWc_limit_alone = 10895 

Commands details: 
total_CMD = 247851 
n_nop = 219058 
Read = 14198 
Write = 0 
L2_Alloc = 0 
L2_WB = 2776 
n_act = 6900 
n_pre = 6884 
n_ref = 0 
n_req = 14892 
total_req = 16974 

Dual Bus Interface Util: 
issued_total_row = 13784 
issued_total_col = 16974 
Row_Bus_Util =  0.055614 
CoL_Bus_Util = 0.068485 
Either_Row_CoL_Bus_Util = 0.116171 
Issued_on_Two_Bus_Simul_Util = 0.007928 
issued_two_Eff = 0.068246 
queue_avg = 1.169896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1699
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247851 n_nop=219183 n_act=6856 n_pre=6840 n_ref_event=0 n_req=14926 n_rd=14233 n_rd_L2_A=0 n_write=0 n_wr_bk=2769 bw_util=0.0686
n_activity=150089 dram_eff=0.1133
bk0: 892a 234153i bk1: 908a 234842i bk2: 908a 233706i bk3: 912a 233768i bk4: 940a 234373i bk5: 945a 233809i bk6: 917a 233840i bk7: 916a 233360i bk8: 840a 233968i bk9: 836a 233447i bk10: 848a 233177i bk11: 860a 233711i bk12: 889a 233140i bk13: 893a 233329i bk14: 865a 234859i bk15: 864a 234399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.540667
Row_Buffer_Locality_read = 0.552308
Row_Buffer_Locality_write = 0.301587
Bank_Level_Parallism = 2.201792
Bank_Level_Parallism_Col = 1.844600
Bank_Level_Parallism_Ready = 1.495942
write_to_read_ratio_blp_rw_average = 0.083719
GrpLevelPara = 1.428267 

BW Util details:
bwutil = 0.068598 
total_CMD = 247851 
util_bw = 17002 
Wasted_Col = 56685 
Wasted_Row = 34707 
Idle = 139457 

BW Util Bottlenecks: 
RCDc_limit = 65110 
RCDWRc_limit = 2511 
WTRc_limit = 4813 
RTWc_limit = 9984 
CCDLc_limit = 6460 
rwq = 0 
CCDLc_limit_alone = 5262 
WTRc_limit_alone = 4272 
RTWc_limit_alone = 9327 

Commands details: 
total_CMD = 247851 
n_nop = 219183 
Read = 14233 
Write = 0 
L2_Alloc = 0 
L2_WB = 2769 
n_act = 6856 
n_pre = 6840 
n_ref = 0 
n_req = 14926 
total_req = 17002 

Dual Bus Interface Util: 
issued_total_row = 13696 
issued_total_col = 17002 
Row_Bus_Util =  0.055259 
CoL_Bus_Util = 0.068598 
Either_Row_CoL_Bus_Util = 0.115666 
Issued_on_Two_Bus_Simul_Util = 0.008190 
issued_two_Eff = 0.070811 
queue_avg = 1.163752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16375
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247851 n_nop=218833 n_act=7027 n_pre=7011 n_ref_event=0 n_req=14897 n_rd=14208 n_rd_L2_A=0 n_write=0 n_wr_bk=2753 bw_util=0.06843
n_activity=151711 dram_eff=0.1118
bk0: 889a 234575i bk1: 892a 235485i bk2: 908a 234147i bk3: 921a 233901i bk4: 938a 233437i bk5: 957a 233065i bk6: 912a 232580i bk7: 908a 232996i bk8: 832a 233049i bk9: 832a 232394i bk10: 848a 232931i bk11: 856a 233274i bk12: 894a 234173i bk13: 893a 232781i bk14: 864a 233701i bk15: 864a 233880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.528294
Row_Buffer_Locality_read = 0.541596
Row_Buffer_Locality_write = 0.253991
Bank_Level_Parallism = 2.215805
Bank_Level_Parallism_Col = 1.846035
Bank_Level_Parallism_Ready = 1.453452
write_to_read_ratio_blp_rw_average = 0.086969
GrpLevelPara = 1.438827 

BW Util details:
bwutil = 0.068432 
total_CMD = 247851 
util_bw = 16961 
Wasted_Col = 57836 
Wasted_Row = 35386 
Idle = 137668 

BW Util Bottlenecks: 
RCDc_limit = 66870 
RCDWRc_limit = 2820 
WTRc_limit = 5177 
RTWc_limit = 11382 
CCDLc_limit = 6718 
rwq = 0 
CCDLc_limit_alone = 5394 
WTRc_limit_alone = 4594 
RTWc_limit_alone = 10641 

Commands details: 
total_CMD = 247851 
n_nop = 218833 
Read = 14208 
Write = 0 
L2_Alloc = 0 
L2_WB = 2753 
n_act = 7027 
n_pre = 7011 
n_ref = 0 
n_req = 14897 
total_req = 16961 

Dual Bus Interface Util: 
issued_total_row = 14038 
issued_total_col = 16961 
Row_Bus_Util =  0.056639 
CoL_Bus_Util = 0.068432 
Either_Row_CoL_Bus_Util = 0.117078 
Issued_on_Two_Bus_Simul_Util = 0.007993 
issued_two_Eff = 0.068268 
queue_avg = 1.080298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0803
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247851 n_nop=218743 n_act=7061 n_pre=7045 n_ref_event=0 n_req=14831 n_rd=14142 n_rd_L2_A=0 n_write=0 n_wr_bk=2753 bw_util=0.06817
n_activity=151872 dram_eff=0.1112
bk0: 889a 234812i bk1: 889a 234652i bk2: 912a 233989i bk3: 912a 234328i bk4: 956a 233141i bk5: 940a 232892i bk6: 920a 233185i bk7: 909a 233684i bk8: 832a 234167i bk9: 832a 233555i bk10: 840a 233844i bk11: 844a 232961i bk12: 887a 233355i bk13: 868a 232477i bk14: 856a 234315i bk15: 856a 234552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523903
Row_Buffer_Locality_read = 0.536841
Row_Buffer_Locality_write = 0.258345
Bank_Level_Parallism = 2.164260
Bank_Level_Parallism_Col = 1.784074
Bank_Level_Parallism_Ready = 1.379935
write_to_read_ratio_blp_rw_average = 0.088501
GrpLevelPara = 1.414718 

BW Util details:
bwutil = 0.068166 
total_CMD = 247851 
util_bw = 16895 
Wasted_Col = 58886 
Wasted_Row = 35360 
Idle = 136710 

BW Util Bottlenecks: 
RCDc_limit = 67568 
RCDWRc_limit = 2880 
WTRc_limit = 5681 
RTWc_limit = 10647 
CCDLc_limit = 6774 
rwq = 0 
CCDLc_limit_alone = 5434 
WTRc_limit_alone = 4951 
RTWc_limit_alone = 10037 

Commands details: 
total_CMD = 247851 
n_nop = 218743 
Read = 14142 
Write = 0 
L2_Alloc = 0 
L2_WB = 2753 
n_act = 7061 
n_pre = 7045 
n_ref = 0 
n_req = 14831 
total_req = 16895 

Dual Bus Interface Util: 
issued_total_row = 14106 
issued_total_col = 16895 
Row_Bus_Util =  0.056913 
CoL_Bus_Util = 0.068166 
Either_Row_CoL_Bus_Util = 0.117442 
Issued_on_Two_Bus_Simul_Util = 0.007638 
issued_two_Eff = 0.065034 
queue_avg = 0.961642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.961642
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247851 n_nop=219194 n_act=6843 n_pre=6827 n_ref_event=0 n_req=14877 n_rd=14186 n_rd_L2_A=0 n_write=0 n_wr_bk=2764 bw_util=0.06839
n_activity=151581 dram_eff=0.1118
bk0: 897a 235475i bk1: 896a 235185i bk2: 908a 234181i bk3: 916a 234547i bk4: 944a 233391i bk5: 945a 233608i bk6: 908a 233234i bk7: 925a 232301i bk8: 838a 232591i bk9: 838a 233376i bk10: 844a 233389i bk11: 854a 232574i bk12: 870a 233766i bk13: 884a 234019i bk14: 861a 233633i bk15: 858a 234350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.540028
Row_Buffer_Locality_read = 0.551036
Row_Buffer_Locality_write = 0.314038
Bank_Level_Parallism = 2.218392
Bank_Level_Parallism_Col = 1.875434
Bank_Level_Parallism_Ready = 1.508496
write_to_read_ratio_blp_rw_average = 0.084370
GrpLevelPara = 1.437553 

BW Util details:
bwutil = 0.068388 
total_CMD = 247851 
util_bw = 16950 
Wasted_Col = 56642 
Wasted_Row = 34988 
Idle = 139271 

BW Util Bottlenecks: 
RCDc_limit = 65367 
RCDWRc_limit = 2476 
WTRc_limit = 4942 
RTWc_limit = 11023 
CCDLc_limit = 6287 
rwq = 0 
CCDLc_limit_alone = 4988 
WTRc_limit_alone = 4341 
RTWc_limit_alone = 10325 

Commands details: 
total_CMD = 247851 
n_nop = 219194 
Read = 14186 
Write = 0 
L2_Alloc = 0 
L2_WB = 2764 
n_act = 6843 
n_pre = 6827 
n_ref = 0 
n_req = 14877 
total_req = 16950 

Dual Bus Interface Util: 
issued_total_row = 13670 
issued_total_col = 16950 
Row_Bus_Util =  0.055154 
CoL_Bus_Util = 0.068388 
Either_Row_CoL_Bus_Util = 0.115622 
Issued_on_Two_Bus_Simul_Util = 0.007920 
issued_two_Eff = 0.068500 
queue_avg = 1.238700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.2387
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247851 n_nop=219033 n_act=6901 n_pre=6885 n_ref_event=0 n_req=14910 n_rd=14222 n_rd_L2_A=0 n_write=0 n_wr_bk=2752 bw_util=0.06848
n_activity=150943 dram_eff=0.1125
bk0: 908a 234878i bk1: 896a 234541i bk2: 896a 234601i bk3: 916a 233557i bk4: 932a 233703i bk5: 944a 233518i bk6: 912a 233282i bk7: 920a 232982i bk8: 840a 233537i bk9: 844a 233927i bk10: 852a 232806i bk11: 860a 232794i bk12: 893a 232448i bk13: 897a 232524i bk14: 860a 234139i bk15: 852a 233711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537156
Row_Buffer_Locality_read = 0.548798
Row_Buffer_Locality_write = 0.296512
Bank_Level_Parallism = 2.239262
Bank_Level_Parallism_Col = 1.890754
Bank_Level_Parallism_Ready = 1.511194
write_to_read_ratio_blp_rw_average = 0.086778
GrpLevelPara = 1.443525 

BW Util details:
bwutil = 0.068485 
total_CMD = 247851 
util_bw = 16974 
Wasted_Col = 56555 
Wasted_Row = 35247 
Idle = 139075 

BW Util Bottlenecks: 
RCDc_limit = 65776 
RCDWRc_limit = 2503 
WTRc_limit = 4589 
RTWc_limit = 11966 
CCDLc_limit = 6432 
rwq = 0 
CCDLc_limit_alone = 5157 
WTRc_limit_alone = 4097 
RTWc_limit_alone = 11183 

Commands details: 
total_CMD = 247851 
n_nop = 219033 
Read = 14222 
Write = 0 
L2_Alloc = 0 
L2_WB = 2752 
n_act = 6901 
n_pre = 6885 
n_ref = 0 
n_req = 14910 
total_req = 16974 

Dual Bus Interface Util: 
issued_total_row = 13786 
issued_total_col = 16974 
Row_Bus_Util =  0.055622 
CoL_Bus_Util = 0.068485 
Either_Row_CoL_Bus_Util = 0.116271 
Issued_on_Two_Bus_Simul_Util = 0.007835 
issued_two_Eff = 0.067388 
queue_avg = 1.243061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24306
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247851 n_nop=218773 n_act=7016 n_pre=7000 n_ref_event=0 n_req=14918 n_rd=14225 n_rd_L2_A=0 n_write=0 n_wr_bk=2772 bw_util=0.06858
n_activity=151646 dram_eff=0.1121
bk0: 900a 235646i bk1: 900a 234187i bk2: 916a 233710i bk3: 922a 233795i bk4: 949a 233332i bk5: 948a 233498i bk6: 908a 234371i bk7: 912a 233974i bk8: 836a 232511i bk9: 833a 233187i bk10: 852a 232641i bk11: 848a 233270i bk12: 899a 233774i bk13: 897a 232937i bk14: 856a 233416i bk15: 849a 233870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529696
Row_Buffer_Locality_read = 0.542496
Row_Buffer_Locality_write = 0.266955
Bank_Level_Parallism = 2.204614
Bank_Level_Parallism_Col = 1.826772
Bank_Level_Parallism_Ready = 1.429782
write_to_read_ratio_blp_rw_average = 0.088248
GrpLevelPara = 1.428519 

BW Util details:
bwutil = 0.068577 
total_CMD = 247851 
util_bw = 16997 
Wasted_Col = 57791 
Wasted_Row = 35170 
Idle = 137893 

BW Util Bottlenecks: 
RCDc_limit = 66923 
RCDWRc_limit = 2802 
WTRc_limit = 4916 
RTWc_limit = 11454 
CCDLc_limit = 6654 
rwq = 0 
CCDLc_limit_alone = 5254 
WTRc_limit_alone = 4269 
RTWc_limit_alone = 10701 

Commands details: 
total_CMD = 247851 
n_nop = 218773 
Read = 14225 
Write = 0 
L2_Alloc = 0 
L2_WB = 2772 
n_act = 7016 
n_pre = 7000 
n_ref = 0 
n_req = 14918 
total_req = 16997 

Dual Bus Interface Util: 
issued_total_row = 14016 
issued_total_col = 16997 
Row_Bus_Util =  0.056550 
CoL_Bus_Util = 0.068577 
Either_Row_CoL_Bus_Util = 0.117320 
Issued_on_Two_Bus_Simul_Util = 0.007807 
issued_two_Eff = 0.066545 
queue_avg = 0.966383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.966383
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247851 n_nop=219005 n_act=6906 n_pre=6890 n_ref_event=0 n_req=14883 n_rd=14192 n_rd_L2_A=0 n_write=0 n_wr_bk=2764 bw_util=0.06841
n_activity=152038 dram_eff=0.1115
bk0: 892a 234712i bk1: 900a 234443i bk2: 928a 234102i bk3: 908a 234430i bk4: 948a 234381i bk5: 944a 234617i bk6: 920a 234057i bk7: 916a 232492i bk8: 828a 233563i bk9: 828a 233096i bk10: 852a 234394i bk11: 848a 233040i bk12: 877a 232555i bk13: 894a 232691i bk14: 861a 233934i bk15: 848a 233808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535981
Row_Buffer_Locality_read = 0.547773
Row_Buffer_Locality_write = 0.293777
Bank_Level_Parallism = 2.184981
Bank_Level_Parallism_Col = 1.828752
Bank_Level_Parallism_Ready = 1.479181
write_to_read_ratio_blp_rw_average = 0.084632
GrpLevelPara = 1.423323 

BW Util details:
bwutil = 0.068412 
total_CMD = 247851 
util_bw = 16956 
Wasted_Col = 57652 
Wasted_Row = 35317 
Idle = 137926 

BW Util Bottlenecks: 
RCDc_limit = 65997 
RCDWRc_limit = 2705 
WTRc_limit = 5247 
RTWc_limit = 10541 
CCDLc_limit = 6520 
rwq = 0 
CCDLc_limit_alone = 5325 
WTRc_limit_alone = 4678 
RTWc_limit_alone = 9915 

Commands details: 
total_CMD = 247851 
n_nop = 219005 
Read = 14192 
Write = 0 
L2_Alloc = 0 
L2_WB = 2764 
n_act = 6906 
n_pre = 6890 
n_ref = 0 
n_req = 14883 
total_req = 16956 

Dual Bus Interface Util: 
issued_total_row = 13796 
issued_total_col = 16956 
Row_Bus_Util =  0.055662 
CoL_Bus_Util = 0.068412 
Either_Row_CoL_Bus_Util = 0.116384 
Issued_on_Two_Bus_Simul_Util = 0.007690 
issued_two_Eff = 0.066075 
queue_avg = 1.039451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03945
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247851 n_nop=219175 n_act=6889 n_pre=6873 n_ref_event=0 n_req=14831 n_rd=14151 n_rd_L2_A=0 n_write=0 n_wr_bk=2720 bw_util=0.06807
n_activity=151508 dram_eff=0.1114
bk0: 893a 234930i bk1: 904a 233621i bk2: 896a 234748i bk3: 912a 235004i bk4: 945a 233509i bk5: 940a 233160i bk6: 912a 233884i bk7: 901a 234033i bk8: 846a 233709i bk9: 840a 232574i bk10: 846a 233316i bk11: 855a 232416i bk12: 880a 232313i bk13: 877a 232872i bk14: 848a 234177i bk15: 856a 234570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535500
Row_Buffer_Locality_read = 0.548088
Row_Buffer_Locality_write = 0.273529
Bank_Level_Parallism = 2.207400
Bank_Level_Parallism_Col = 1.868256
Bank_Level_Parallism_Ready = 1.484144
write_to_read_ratio_blp_rw_average = 0.087895
GrpLevelPara = 1.431367 

BW Util details:
bwutil = 0.068069 
total_CMD = 247851 
util_bw = 16871 
Wasted_Col = 57127 
Wasted_Row = 35457 
Idle = 138396 

BW Util Bottlenecks: 
RCDc_limit = 65714 
RCDWRc_limit = 2636 
WTRc_limit = 4457 
RTWc_limit = 12064 
CCDLc_limit = 6418 
rwq = 0 
CCDLc_limit_alone = 5114 
WTRc_limit_alone = 3949 
RTWc_limit_alone = 11268 

Commands details: 
total_CMD = 247851 
n_nop = 219175 
Read = 14151 
Write = 0 
L2_Alloc = 0 
L2_WB = 2720 
n_act = 6889 
n_pre = 6873 
n_ref = 0 
n_req = 14831 
total_req = 16871 

Dual Bus Interface Util: 
issued_total_row = 13762 
issued_total_col = 16871 
Row_Bus_Util =  0.055525 
CoL_Bus_Util = 0.068069 
Either_Row_CoL_Bus_Util = 0.115699 
Issued_on_Two_Bus_Simul_Util = 0.007896 
issued_two_Eff = 0.068245 
queue_avg = 1.161738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16174
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247851 n_nop=218984 n_act=6970 n_pre=6954 n_ref_event=0 n_req=14859 n_rd=14176 n_rd_L2_A=0 n_write=0 n_wr_bk=2732 bw_util=0.06822
n_activity=151513 dram_eff=0.1116
bk0: 905a 233756i bk1: 908a 234526i bk2: 904a 233953i bk3: 900a 234257i bk4: 932a 234402i bk5: 936a 233387i bk6: 912a 232940i bk7: 903a 233889i bk8: 832a 233058i bk9: 840a 232775i bk10: 844a 233944i bk11: 856a 233147i bk12: 892a 233000i bk13: 898a 233601i bk14: 862a 233909i bk15: 852a 233860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530924
Row_Buffer_Locality_read = 0.543031
Row_Buffer_Locality_write = 0.279649
Bank_Level_Parallism = 2.212674
Bank_Level_Parallism_Col = 1.830751
Bank_Level_Parallism_Ready = 1.450852
write_to_read_ratio_blp_rw_average = 0.087403
GrpLevelPara = 1.416886 

BW Util details:
bwutil = 0.068218 
total_CMD = 247851 
util_bw = 16908 
Wasted_Col = 57648 
Wasted_Row = 34846 
Idle = 138449 

BW Util Bottlenecks: 
RCDc_limit = 66327 
RCDWRc_limit = 2646 
WTRc_limit = 4987 
RTWc_limit = 10785 
CCDLc_limit = 6597 
rwq = 0 
CCDLc_limit_alone = 5339 
WTRc_limit_alone = 4467 
RTWc_limit_alone = 10047 

Commands details: 
total_CMD = 247851 
n_nop = 218984 
Read = 14176 
Write = 0 
L2_Alloc = 0 
L2_WB = 2732 
n_act = 6970 
n_pre = 6954 
n_ref = 0 
n_req = 14859 
total_req = 16908 

Dual Bus Interface Util: 
issued_total_row = 13924 
issued_total_col = 16908 
Row_Bus_Util =  0.056179 
CoL_Bus_Util = 0.068218 
Either_Row_CoL_Bus_Util = 0.116469 
Issued_on_Two_Bus_Simul_Util = 0.007928 
issued_two_Eff = 0.068071 
queue_avg = 1.078345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07835
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247851 n_nop=218811 n_act=7047 n_pre=7031 n_ref_event=0 n_req=14883 n_rd=14194 n_rd_L2_A=0 n_write=0 n_wr_bk=2756 bw_util=0.06839
n_activity=153278 dram_eff=0.1106
bk0: 900a 234459i bk1: 901a 234100i bk2: 904a 233992i bk3: 904a 233997i bk4: 948a 233345i bk5: 944a 233336i bk6: 920a 233446i bk7: 908a 233472i bk8: 840a 233028i bk9: 824a 233765i bk10: 856a 233448i bk11: 848a 233352i bk12: 895a 232628i bk13: 885a 233119i bk14: 865a 233031i bk15: 852a 234465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526507
Row_Buffer_Locality_read = 0.539524
Row_Buffer_Locality_write = 0.258345
Bank_Level_Parallism = 2.170665
Bank_Level_Parallism_Col = 1.815854
Bank_Level_Parallism_Ready = 1.479410
write_to_read_ratio_blp_rw_average = 0.086394
GrpLevelPara = 1.411904 

BW Util details:
bwutil = 0.068388 
total_CMD = 247851 
util_bw = 16950 
Wasted_Col = 58690 
Wasted_Row = 36545 
Idle = 135666 

BW Util Bottlenecks: 
RCDc_limit = 67376 
RCDWRc_limit = 2717 
WTRc_limit = 4790 
RTWc_limit = 10181 
CCDLc_limit = 6304 
rwq = 0 
CCDLc_limit_alone = 5133 
WTRc_limit_alone = 4249 
RTWc_limit_alone = 9551 

Commands details: 
total_CMD = 247851 
n_nop = 218811 
Read = 14194 
Write = 0 
L2_Alloc = 0 
L2_WB = 2756 
n_act = 7047 
n_pre = 7031 
n_ref = 0 
n_req = 14883 
total_req = 16950 

Dual Bus Interface Util: 
issued_total_row = 14078 
issued_total_col = 16950 
Row_Bus_Util =  0.056800 
CoL_Bus_Util = 0.068388 
Either_Row_CoL_Bus_Util = 0.117167 
Issued_on_Two_Bus_Simul_Util = 0.008021 
issued_two_Eff = 0.068457 
queue_avg = 1.060895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0609
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247851 n_nop=219081 n_act=6928 n_pre=6912 n_ref_event=0 n_req=14821 n_rd=14128 n_rd_L2_A=0 n_write=0 n_wr_bk=2772 bw_util=0.06819
n_activity=151570 dram_eff=0.1115
bk0: 892a 234507i bk1: 892a 234667i bk2: 904a 234456i bk3: 924a 234101i bk4: 948a 233139i bk5: 948a 233480i bk6: 920a 233429i bk7: 896a 234754i bk8: 833a 233881i bk9: 832a 233347i bk10: 832a 234033i bk11: 832a 233626i bk12: 880a 231742i bk13: 878a 232364i bk14: 865a 233098i bk15: 852a 234327i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532555
Row_Buffer_Locality_read = 0.545159
Row_Buffer_Locality_write = 0.275613
Bank_Level_Parallism = 2.208922
Bank_Level_Parallism_Col = 1.840301
Bank_Level_Parallism_Ready = 1.454497
write_to_read_ratio_blp_rw_average = 0.088986
GrpLevelPara = 1.425906 

BW Util details:
bwutil = 0.068186 
total_CMD = 247851 
util_bw = 16900 
Wasted_Col = 57723 
Wasted_Row = 34700 
Idle = 138528 

BW Util Bottlenecks: 
RCDc_limit = 65959 
RCDWRc_limit = 2823 
WTRc_limit = 5151 
RTWc_limit = 11792 
CCDLc_limit = 6617 
rwq = 0 
CCDLc_limit_alone = 5315 
WTRc_limit_alone = 4531 
RTWc_limit_alone = 11110 

Commands details: 
total_CMD = 247851 
n_nop = 219081 
Read = 14128 
Write = 0 
L2_Alloc = 0 
L2_WB = 2772 
n_act = 6928 
n_pre = 6912 
n_ref = 0 
n_req = 14821 
total_req = 16900 

Dual Bus Interface Util: 
issued_total_row = 13840 
issued_total_col = 16900 
Row_Bus_Util =  0.055840 
CoL_Bus_Util = 0.068186 
Either_Row_CoL_Bus_Util = 0.116078 
Issued_on_Two_Bus_Simul_Util = 0.007948 
issued_two_Eff = 0.068474 
queue_avg = 1.083865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08386
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247851 n_nop=219201 n_act=6880 n_pre=6864 n_ref_event=0 n_req=14864 n_rd=14173 n_rd_L2_A=0 n_write=0 n_wr_bk=2764 bw_util=0.06834
n_activity=150794 dram_eff=0.1123
bk0: 897a 234189i bk1: 892a 234470i bk2: 900a 235222i bk3: 900a 233880i bk4: 948a 234172i bk5: 956a 233339i bk6: 920a 233971i bk7: 904a 233519i bk8: 842a 234025i bk9: 846a 232868i bk10: 851a 233537i bk11: 840a 233077i bk12: 881a 233496i bk13: 876a 232723i bk14: 864a 234046i bk15: 856a 233700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537137
Row_Buffer_Locality_read = 0.548014
Row_Buffer_Locality_write = 0.314038
Bank_Level_Parallism = 2.201446
Bank_Level_Parallism_Col = 1.857610
Bank_Level_Parallism_Ready = 1.509299
write_to_read_ratio_blp_rw_average = 0.081804
GrpLevelPara = 1.425503 

BW Util details:
bwutil = 0.068335 
total_CMD = 247851 
util_bw = 16937 
Wasted_Col = 56725 
Wasted_Row = 35469 
Idle = 138720 

BW Util Bottlenecks: 
RCDc_limit = 65430 
RCDWRc_limit = 2359 
WTRc_limit = 4649 
RTWc_limit = 9713 
CCDLc_limit = 6211 
rwq = 0 
CCDLc_limit_alone = 5016 
WTRc_limit_alone = 4104 
RTWc_limit_alone = 9063 

Commands details: 
total_CMD = 247851 
n_nop = 219201 
Read = 14173 
Write = 0 
L2_Alloc = 0 
L2_WB = 2764 
n_act = 6880 
n_pre = 6864 
n_ref = 0 
n_req = 14864 
total_req = 16937 

Dual Bus Interface Util: 
issued_total_row = 13744 
issued_total_col = 16937 
Row_Bus_Util =  0.055453 
CoL_Bus_Util = 0.068335 
Either_Row_CoL_Bus_Util = 0.115594 
Issued_on_Two_Bus_Simul_Util = 0.008194 
issued_two_Eff = 0.070890 
queue_avg = 1.184958 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.18496
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247851 n_nop=219241 n_act=6769 n_pre=6753 n_ref_event=0 n_req=14872 n_rd=14183 n_rd_L2_A=0 n_write=0 n_wr_bk=2753 bw_util=0.06833
n_activity=152284 dram_eff=0.1112
bk0: 892a 233909i bk1: 900a 234368i bk2: 916a 234467i bk3: 916a 234115i bk4: 936a 233762i bk5: 940a 234638i bk6: 916a 233620i bk7: 904a 232954i bk8: 833a 233402i bk9: 832a 233605i bk10: 864a 233187i bk11: 840a 233262i bk12: 888a 232465i bk13: 893a 233208i bk14: 865a 233820i bk15: 848a 234521i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544849
Row_Buffer_Locality_read = 0.555313
Row_Buffer_Locality_write = 0.329463
Bank_Level_Parallism = 2.208391
Bank_Level_Parallism_Col = 1.896965
Bank_Level_Parallism_Ready = 1.584140
write_to_read_ratio_blp_rw_average = 0.086494
GrpLevelPara = 1.420941 

BW Util details:
bwutil = 0.068331 
total_CMD = 247851 
util_bw = 16936 
Wasted_Col = 57015 
Wasted_Row = 35262 
Idle = 138638 

BW Util Bottlenecks: 
RCDc_limit = 64962 
RCDWRc_limit = 2442 
WTRc_limit = 5030 
RTWc_limit = 11089 
CCDLc_limit = 6483 
rwq = 0 
CCDLc_limit_alone = 5121 
WTRc_limit_alone = 4452 
RTWc_limit_alone = 10305 

Commands details: 
total_CMD = 247851 
n_nop = 219241 
Read = 14183 
Write = 0 
L2_Alloc = 0 
L2_WB = 2753 
n_act = 6769 
n_pre = 6753 
n_ref = 0 
n_req = 14872 
total_req = 16936 

Dual Bus Interface Util: 
issued_total_row = 13522 
issued_total_col = 16936 
Row_Bus_Util =  0.054557 
CoL_Bus_Util = 0.068331 
Either_Row_CoL_Bus_Util = 0.115432 
Issued_on_Two_Bus_Simul_Util = 0.007456 
issued_two_Eff = 0.064593 
queue_avg = 1.329476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32948
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247851 n_nop=218953 n_act=6944 n_pre=6928 n_ref_event=0 n_req=14893 n_rd=14202 n_rd_L2_A=0 n_write=0 n_wr_bk=2764 bw_util=0.06845
n_activity=150984 dram_eff=0.1124
bk0: 901a 234283i bk1: 900a 233814i bk2: 912a 233737i bk3: 917a 233864i bk4: 948a 233467i bk5: 944a 233653i bk6: 912a 233831i bk7: 908a 233647i bk8: 836a 232955i bk9: 836a 233615i bk10: 852a 234023i bk11: 852a 232996i bk12: 893a 233141i bk13: 891a 233145i bk14: 860a 233639i bk15: 840a 235022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533741
Row_Buffer_Locality_read = 0.546332
Row_Buffer_Locality_write = 0.274964
Bank_Level_Parallism = 2.204599
Bank_Level_Parallism_Col = 1.837259
Bank_Level_Parallism_Ready = 1.492750
write_to_read_ratio_blp_rw_average = 0.090236
GrpLevelPara = 1.427231 

BW Util details:
bwutil = 0.068452 
total_CMD = 247851 
util_bw = 16966 
Wasted_Col = 57608 
Wasted_Row = 35050 
Idle = 138227 

BW Util Bottlenecks: 
RCDc_limit = 66114 
RCDWRc_limit = 2741 
WTRc_limit = 5018 
RTWc_limit = 11289 
CCDLc_limit = 6357 
rwq = 0 
CCDLc_limit_alone = 5078 
WTRc_limit_alone = 4422 
RTWc_limit_alone = 10606 

Commands details: 
total_CMD = 247851 
n_nop = 218953 
Read = 14202 
Write = 0 
L2_Alloc = 0 
L2_WB = 2764 
n_act = 6944 
n_pre = 6928 
n_ref = 0 
n_req = 14893 
total_req = 16966 

Dual Bus Interface Util: 
issued_total_row = 13872 
issued_total_col = 16966 
Row_Bus_Util =  0.055969 
CoL_Bus_Util = 0.068452 
Either_Row_CoL_Bus_Util = 0.116594 
Issued_on_Two_Bus_Simul_Util = 0.007827 
issued_two_Eff = 0.067133 
queue_avg = 1.074678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07468
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247851 n_nop=218918 n_act=6998 n_pre=6982 n_ref_event=0 n_req=14825 n_rd=14136 n_rd_L2_A=0 n_write=0 n_wr_bk=2756 bw_util=0.06815
n_activity=152573 dram_eff=0.1107
bk0: 900a 234372i bk1: 893a 235187i bk2: 916a 234519i bk3: 904a 234126i bk4: 944a 234312i bk5: 948a 233973i bk6: 920a 232818i bk7: 904a 233621i bk8: 832a 233291i bk9: 836a 233395i bk10: 860a 233038i bk11: 836a 233365i bk12: 873a 233137i bk13: 854a 233206i bk14: 864a 234361i bk15: 852a 234138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527960
Row_Buffer_Locality_read = 0.541525
Row_Buffer_Locality_write = 0.249637
Bank_Level_Parallism = 2.166575
Bank_Level_Parallism_Col = 1.792102
Bank_Level_Parallism_Ready = 1.378878
write_to_read_ratio_blp_rw_average = 0.091389
GrpLevelPara = 1.421735 

BW Util details:
bwutil = 0.068154 
total_CMD = 247851 
util_bw = 16892 
Wasted_Col = 58228 
Wasted_Row = 35461 
Idle = 137270 

BW Util Bottlenecks: 
RCDc_limit = 66700 
RCDWRc_limit = 2857 
WTRc_limit = 5238 
RTWc_limit = 11801 
CCDLc_limit = 7026 
rwq = 0 
CCDLc_limit_alone = 5542 
WTRc_limit_alone = 4539 
RTWc_limit_alone = 11016 

Commands details: 
total_CMD = 247851 
n_nop = 218918 
Read = 14136 
Write = 0 
L2_Alloc = 0 
L2_WB = 2756 
n_act = 6998 
n_pre = 6982 
n_ref = 0 
n_req = 14825 
total_req = 16892 

Dual Bus Interface Util: 
issued_total_row = 13980 
issued_total_col = 16892 
Row_Bus_Util =  0.056405 
CoL_Bus_Util = 0.068154 
Either_Row_CoL_Bus_Util = 0.116735 
Issued_on_Two_Bus_Simul_Util = 0.007823 
issued_two_Eff = 0.067017 
queue_avg = 0.959859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.959859

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43733, Miss = 8647, Miss_rate = 0.198, Pending_hits = 60, Reservation_fails = 383
L2_cache_bank[1]: Access = 42157, Miss = 8621, Miss_rate = 0.204, Pending_hits = 36, Reservation_fails = 274
L2_cache_bank[2]: Access = 44294, Miss = 8662, Miss_rate = 0.196, Pending_hits = 52, Reservation_fails = 430
L2_cache_bank[3]: Access = 42140, Miss = 8668, Miss_rate = 0.206, Pending_hits = 40, Reservation_fails = 319
L2_cache_bank[4]: Access = 42822, Miss = 8658, Miss_rate = 0.202, Pending_hits = 28, Reservation_fails = 155
L2_cache_bank[5]: Access = 44806, Miss = 8650, Miss_rate = 0.193, Pending_hits = 40, Reservation_fails = 243
L2_cache_bank[6]: Access = 44505, Miss = 8637, Miss_rate = 0.194, Pending_hits = 48, Reservation_fails = 485
L2_cache_bank[7]: Access = 42210, Miss = 8640, Miss_rate = 0.205, Pending_hits = 39, Reservation_fails = 182
L2_cache_bank[8]: Access = 43692, Miss = 8661, Miss_rate = 0.198, Pending_hits = 51, Reservation_fails = 129
L2_cache_bank[9]: Access = 42000, Miss = 8647, Miss_rate = 0.206, Pending_hits = 40, Reservation_fails = 582
L2_cache_bank[10]: Access = 43101, Miss = 8636, Miss_rate = 0.200, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[11]: Access = 42305, Miss = 8663, Miss_rate = 0.205, Pending_hits = 40, Reservation_fails = 581
L2_cache_bank[12]: Access = 44756, Miss = 8638, Miss_rate = 0.193, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[13]: Access = 42353, Miss = 8618, Miss_rate = 0.203, Pending_hits = 30, Reservation_fails = 157
L2_cache_bank[14]: Access = 47795, Miss = 8633, Miss_rate = 0.181, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[15]: Access = 41246, Miss = 8651, Miss_rate = 0.210, Pending_hits = 35, Reservation_fails = 71
L2_cache_bank[16]: Access = 43978, Miss = 8656, Miss_rate = 0.197, Pending_hits = 62, Reservation_fails = 1032
L2_cache_bank[17]: Access = 44587, Miss = 8654, Miss_rate = 0.194, Pending_hits = 47, Reservation_fails = 572
L2_cache_bank[18]: Access = 43619, Miss = 8651, Miss_rate = 0.198, Pending_hits = 50, Reservation_fails = 702
L2_cache_bank[19]: Access = 46999, Miss = 8694, Miss_rate = 0.185, Pending_hits = 62, Reservation_fails = 0
L2_cache_bank[20]: Access = 41413, Miss = 8637, Miss_rate = 0.209, Pending_hits = 42, Reservation_fails = 261
L2_cache_bank[21]: Access = 45665, Miss = 8683, Miss_rate = 0.190, Pending_hits = 48, Reservation_fails = 676
L2_cache_bank[22]: Access = 43144, Miss = 8644, Miss_rate = 0.200, Pending_hits = 51, Reservation_fails = 506
L2_cache_bank[23]: Access = 41830, Miss = 8610, Miss_rate = 0.206, Pending_hits = 41, Reservation_fails = 184
L2_cache_bank[24]: Access = 42995, Miss = 8622, Miss_rate = 0.201, Pending_hits = 43, Reservation_fails = 497
L2_cache_bank[25]: Access = 42363, Miss = 8676, Miss_rate = 0.205, Pending_hits = 50, Reservation_fails = 1183
L2_cache_bank[26]: Access = 42899, Miss = 8645, Miss_rate = 0.202, Pending_hits = 45, Reservation_fails = 539
L2_cache_bank[27]: Access = 44390, Miss = 8689, Miss_rate = 0.196, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[28]: Access = 42647, Miss = 8668, Miss_rate = 0.203, Pending_hits = 37, Reservation_fails = 464
L2_cache_bank[29]: Access = 43954, Miss = 8669, Miss_rate = 0.197, Pending_hits = 40, Reservation_fails = 196
L2_cache_bank[30]: Access = 41629, Miss = 8658, Miss_rate = 0.208, Pending_hits = 45, Reservation_fails = 330
L2_cache_bank[31]: Access = 42807, Miss = 8646, Miss_rate = 0.202, Pending_hits = 47, Reservation_fails = 171
L2_cache_bank[32]: Access = 42403, Miss = 8618, Miss_rate = 0.203, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[33]: Access = 43732, Miss = 8645, Miss_rate = 0.198, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[34]: Access = 42252, Miss = 8635, Miss_rate = 0.204, Pending_hits = 47, Reservation_fails = 1157
L2_cache_bank[35]: Access = 42840, Miss = 8653, Miss_rate = 0.202, Pending_hits = 48, Reservation_fails = 766
L2_cache_bank[36]: Access = 42328, Miss = 8680, Miss_rate = 0.205, Pending_hits = 52, Reservation_fails = 341
L2_cache_bank[37]: Access = 41987, Miss = 8626, Miss_rate = 0.205, Pending_hits = 46, Reservation_fails = 712
L2_cache_bank[38]: Access = 42708, Miss = 8634, Miss_rate = 0.202, Pending_hits = 47, Reservation_fails = 421
L2_cache_bank[39]: Access = 43728, Miss = 8614, Miss_rate = 0.197, Pending_hits = 51, Reservation_fails = 592
L2_cache_bank[40]: Access = 45199, Miss = 8663, Miss_rate = 0.192, Pending_hits = 44, Reservation_fails = 419
L2_cache_bank[41]: Access = 43293, Miss = 8630, Miss_rate = 0.199, Pending_hits = 35, Reservation_fails = 160
L2_cache_bank[42]: Access = 42234, Miss = 8670, Miss_rate = 0.205, Pending_hits = 39, Reservation_fails = 137
L2_cache_bank[43]: Access = 43292, Miss = 8633, Miss_rate = 0.199, Pending_hits = 50, Reservation_fails = 533
L2_cache_bank[44]: Access = 42500, Miss = 8674, Miss_rate = 0.204, Pending_hits = 40, Reservation_fails = 605
L2_cache_bank[45]: Access = 44278, Miss = 8648, Miss_rate = 0.195, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[46]: Access = 42457, Miss = 8669, Miss_rate = 0.204, Pending_hits = 40, Reservation_fails = 271
L2_cache_bank[47]: Access = 42162, Miss = 8587, Miss_rate = 0.204, Pending_hits = 40, Reservation_fails = 257
L2_total_cache_accesses = 2076227
L2_total_cache_misses = 415111
L2_total_cache_miss_rate = 0.1999
L2_total_cache_pending_hits = 2074
L2_total_cache_reservation_fails = 17675
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1656422
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 92249
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16926
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 248060
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18692
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 56076
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2468
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 622
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1998739
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 74768
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2560
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 16926
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 622
L2_cache_data_port_util = 0.099
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=2076227
icnt_total_pkts_simt_to_mem=2074227
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.43276
	minimum = 5
	maximum = 83
Network latency average = 5.22422
	minimum = 5
	maximum = 83
Slowest packet = 150629
Flit latency average = 5.22422
	minimum = 5
	maximum = 83
Slowest flit = 150629
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.132606
	minimum = 0.115781 (at node 55)
	maximum = 0.158856 (at node 4)
Accepted packet rate average = 0.132606
	minimum = 0.115781 (at node 55)
	maximum = 0.158961 (at node 4)
Injected flit rate average = 0.132606
	minimum = 0.115781 (at node 55)
	maximum = 0.158856 (at node 4)
Accepted flit rate average= 0.132606
	minimum = 0.115781 (at node 55)
	maximum = 0.158961 (at node 4)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.30599 (2 samples)
	minimum = 5 (2 samples)
	maximum = 83 (2 samples)
Network latency average = 5.18436 (2 samples)
	minimum = 5 (2 samples)
	maximum = 83 (2 samples)
Flit latency average = 5.18436 (2 samples)
	minimum = 5 (2 samples)
	maximum = 83 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.186127 (2 samples)
	minimum = 0.166574 (2 samples)
	maximum = 0.218784 (2 samples)
Accepted packet rate average = 0.186127 (2 samples)
	minimum = 0.166574 (2 samples)
	maximum = 0.219817 (2 samples)
Injected flit rate average = 0.186127 (2 samples)
	minimum = 0.166574 (2 samples)
	maximum = 0.218784 (2 samples)
Accepted flit rate average = 0.186127 (2 samples)
	minimum = 0.166574 (2 samples)
	maximum = 0.219817 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 38 min, 33 sec (13113 sec)
gpgpu_simulation_rate = 2282 (inst/sec)
gpgpu_simulation_rate = 26 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399350..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399348..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399340..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29399334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29399370..

GPGPU-Sim PTX: cudaLaunch for 0x0x401b10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z9pagerank2PiS_S_PfS0_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z9pagerank2PiS_S_PfS0_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9pagerank2PiS_S_PfS0_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z9pagerank2PiS_S_PfS0_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9pagerank2PiS_S_PfS0_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9pagerank2PiS_S_PfS0_ii'...
GPGPU-Sim PTX: reconvergence points for _Z9pagerank2PiS_S_PfS0_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x338 (pagerank.1.sm_70.ptx:173) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c0 (pagerank.1.sm_70.ptx:193) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z9pagerank2PiS_S_PfS0_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9pagerank2PiS_S_PfS0_ii'.
GPGPU-Sim PTX: pushing kernel '_Z9pagerank2PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
Destroy streams for kernel 3: size 0
kernel_name = _Z9pagerank2PiS_S_PfS0_ii 
kernel_launch_uid = 3 
gpu_sim_cycle = 9789
gpu_sim_insn = 7478645
gpu_ipc =     763.9846
gpu_tot_sim_cycle = 359698
gpu_tot_sim_insn = 37415136
gpu_tot_ipc =     104.0182
gpu_tot_issued_cta = 3507
gpu_occupancy = 77.8149% 
gpu_tot_occupancy = 77.2187% 
max_total_param_size = 0
gpu_stall_dramfull = 4824
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      11.4651
partiton_level_parallism_total  =       6.0786
partiton_level_parallism_util =      13.3451
partiton_level_parallism_util_total  =       7.7142
L2_BW  =     441.2018 GB/Sec
L2_BW_total  =     233.6572 GB/Sec
gpu_total_sim_rate=2762

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1397078
	L1I_total_cache_misses = 20753
	L1I_total_cache_miss_rate = 0.0149
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 126770
L1D_cache:
	L1D_cache_core[0]: Access = 64506, Miss = 11969, Miss_rate = 0.186, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 64857, Miss = 11767, Miss_rate = 0.181, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 66525, Miss = 12696, Miss_rate = 0.191, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 65172, Miss = 11518, Miss_rate = 0.177, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 74388, Miss = 12557, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 64546, Miss = 11472, Miss_rate = 0.178, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 65682, Miss = 11738, Miss_rate = 0.179, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 63732, Miss = 11484, Miss_rate = 0.180, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 65043, Miss = 11605, Miss_rate = 0.178, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 64457, Miss = 11601, Miss_rate = 0.180, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 64877, Miss = 11967, Miss_rate = 0.184, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 65247, Miss = 11868, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 66441, Miss = 12314, Miss_rate = 0.185, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 64914, Miss = 12117, Miss_rate = 0.187, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 64335, Miss = 11716, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 64976, Miss = 11727, Miss_rate = 0.180, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 67862, Miss = 12675, Miss_rate = 0.187, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 64675, Miss = 11996, Miss_rate = 0.185, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 64378, Miss = 11914, Miss_rate = 0.185, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 65144, Miss = 12033, Miss_rate = 0.185, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 65990, Miss = 12301, Miss_rate = 0.186, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 65158, Miss = 12090, Miss_rate = 0.186, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 67610, Miss = 12556, Miss_rate = 0.186, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 65389, Miss = 12192, Miss_rate = 0.186, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 63461, Miss = 11674, Miss_rate = 0.184, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 65245, Miss = 11947, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 65332, Miss = 12088, Miss_rate = 0.185, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 65104, Miss = 12361, Miss_rate = 0.190, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 68048, Miss = 11834, Miss_rate = 0.174, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 63206, Miss = 11094, Miss_rate = 0.176, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 65573, Miss = 11575, Miss_rate = 0.177, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 65839, Miss = 11591, Miss_rate = 0.176, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 63792, Miss = 11458, Miss_rate = 0.180, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 67565, Miss = 12394, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 64627, Miss = 11459, Miss_rate = 0.177, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 63695, Miss = 11229, Miss_rate = 0.176, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 66586, Miss = 11410, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 65662, Miss = 11900, Miss_rate = 0.181, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 63657, Miss = 11393, Miss_rate = 0.179, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 75655, Miss = 12624, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2628951
	L1D_total_cache_misses = 475904
	L1D_total_cache_miss_rate = 0.1810
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 112224
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0456
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2115663
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 194591
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 169161
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 107104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1376325
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20753
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126770
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2479415
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 149536
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1397078

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
450, 758, 618, 758, 786, 478, 532, 1066, 467, 467, 523, 691, 691, 607, 999, 439, 517, 825, 601, 881, 657, 601, 713, 825, 590, 506, 590, 366, 590, 478, 702, 478, 506, 450, 562, 590, 450, 422, 450, 562, 338, 338, 534, 450, 562, 422, 534, 478, 312, 452, 396, 368, 340, 312, 424, 396, 217, 189, 245, 273, 273, 245, 385, 245, 
gpgpu_n_tot_thrd_icount = 85954880
gpgpu_n_tot_w_icount = 2686090
gpgpu_n_stall_shd_mem = 82365756
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2036123
gpgpu_n_mem_write_global = 149536
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 6763256
gpgpu_n_store_insn = 1196268
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3591168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:78245768	W0_Idle:3444879	W0_Scoreboard:4349187	W1:503384	W2:232134	W3:146102	W4:107190	W5:85743	W6:71325	W7:64715	W8:55828	W9:47555	W10:43662	W11:38960	W12:36705	W13:33896	W14:33175	W15:33925	W16:33776	W17:33038	W18:31774	W19:32733	W20:29501	W21:28627	W22:27417	W23:27584	W24:25747	W25:25767	W26:23752	W27:23772	W28:18095	W29:15805	W30:12304	W31:6504	W32:755595
single_issue_nums: WS0:668925	WS1:672237	WS2:669491	WS3:675437	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2870528 {8:358816,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5981440 {40:149536,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 67092280 {40:1677307,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14352640 {40:358816,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1196288 {8:149536,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 67092280 {40:1677307,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
maxmflatency = 2013 
max_icnt2mem_latency = 552 
maxmrqlatency = 1665 
max_icnt2sh_latency = 62 
averagemflatency = 165 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 26 
avg_icnt2sh_latency = 7 
mrq_lat_table:143160 	82343 	5316 	7647 	50473 	32717 	16083 	11799 	6225 	1104 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1841622 	332806 	10702 	689 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1162332 	958690 	63257 	1107 	345 	502 	209 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2011796 	169764 	3936 	323 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	700 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        40        49        17        15        16        29        18        13        16        20 
dram[1]:        64        64        64        64        64        64        48        52        16        16        24        14        14        15        27        30 
dram[2]:        64        64        64        64        59        57        24        33        12        13        21        19        40        28        23        18 
dram[3]:        64        64        64        64        64        60        27        44        15        21        23        12        17        11        26        15 
dram[4]:        64        64        64        64        64        64        31        38        18        25        19        12        20        28        29        31 
dram[5]:        64        64        64        64        64        61        40        36        13        21        22        12        11        17        24        14 
dram[6]:        64        64        64        64        60        56        22        32        16        18        21        12        28        28        31        19 
dram[7]:        64        64        64        64        63        60        29        24        19        33        16        17        24        20        31        20 
dram[8]:        64        64        64        64        64        60        40        37        18        17        13        23        23        19        28        32 
dram[9]:        64        64        64        64        64        59        36        32        24        23        13        30        16        36        29        25 
dram[10]:        64        64        64        64        58        56        17        16        14        11        21        16        36        32        23        17 
dram[11]:        64        64        64        64        64        56        32        28        18        20        12        19        23        19        16        17 
dram[12]:        64        64        64        64        64        56        35        26        20        17        20        11        15        19        36        21 
dram[13]:        64        64        64        64        64        64        20        25        25        30        21        12        36        18        29        16 
dram[14]:        64        64        64        64        60        57        30        14        26        43        15        14        32        32        14        21 
dram[15]:        64        64        64        64        64        56        20        21        12        14        21        22        12        15        32        27 
dram[16]:        64        64        64        64        60        64        28        30        26        19        17        17        23        14        32        32 
dram[17]:        64        64        64        64        60        63        26        36        16        16        26        21        24        23        18        14 
dram[18]:        64        64        64        64        54        53        21        23         9        29        24        24        36        28        19        30 
dram[19]:        64        64        64        64        60        60        16        35        19        12        28        14        16        22        23        12 
dram[20]:        64        64        64        64        64        56        37        27        31        24        23        13        24        18        25        27 
dram[21]:        64        64        64        64        64        64        47        29        16        22        29        21        12        23        26        23 
dram[22]:        64        64        64        64        57        52        25        20        16        20        25        21        36        28        24        18 
dram[23]:        64        64        64        64        60        64        40        25        12        18        17        16        13        11        45        37 
maximum service time to same row:
dram[0]:     14184      4625     16524      7508      7789     27428     12583     12944      8129      5445      7311      5048     23319      9597      6385     52202 
dram[1]:      9197     12463     12987      6406      6368      8507      5543     11729      8625     15569      6206      7386      5724      5391     15585      9823 
dram[2]:     14019      5287     22291      5321      7681     19468      5163     13841      5266      3005      9643     11199      8712      8996     13305     13445 
dram[3]:     10827     19094      4365      9690      5925     13406      4488      4699     10192     18494      8658      9699      6966     15513      9209      4666 
dram[4]:      6529     14104      9549     10784      6995      6796      4386      6168      8402      9778     11515     11796      5634     22248     10296     16690 
dram[5]:      7380      6141      4899      7213      5880      4145     12948      6593      5560      7190     10389      5834      4397     12730      7255      8058 
dram[6]:      6081     16607      6355      6861      6239      6089      6890      4032      6714      5880      6120      6228     12761     37727      8615      5726 
dram[7]:     14688     14948      6127      9005      5812     17398     15248      7078     42637      8637      6847      3939      7933      6005     12105      7718 
dram[8]:     10915     34431      3877      6950      6399     20404      8025      4999     10777     25709      6312      5497     26154     11527      7015     12609 
dram[9]:     12556     10994      4576      9509      6928      5699      6343      8638     11486     14224      3799      8384      8697      9438     10858     12286 
dram[10]:      9960     80929      5275     19503      6661      5064      5244      5784      5877      5412      8317      5792      4223      6941      8360      8568 
dram[11]:      6610     84988     11369     10711      7682      4462      5899      9026      6395      4363      5979      6177     33693      8049     14238      6594 
dram[12]:     14819      7668      9624     13740      5735      8803      6585      5240     10056      5170      5695      3904      6424     17462     15192      5300 
dram[13]:      7711     14791      7736      4602      5012      5392      6658      5205      8184     11101      8520      6904     11118      7618     10517     13548 
dram[14]:     16185     13112      4690      7284      7293     10027     10102      6606      8314      9740      4369      4453      6114      8396     13515      3670 
dram[15]:     12899     14711      8865     10277      9206      9297      4608      8317      4968      7340     10243      7361     11191      6506      8928      5287 
dram[16]:     27658      7011      6185      7125     10060      5655     12395      7277      7950      6420      8491      6357     22238      4767     12126     16573 
dram[17]:     15752     10918     11674      5050      6617      6305      4000      5616      6410      6480     13055      9097     13190     10980     36104      8356 
dram[18]:     35644     26028      5355      4574      5560      5254     12033      6324      6498     14930      8945      7483      5133     34470      6483     27696 
dram[19]:     10063     14532     15898      8283      7914      5278      8468     14170     12267     25109     10536      6044      4434     13327      7668      5009 
dram[20]:     27116      6148     10173      4615      8349      5042     11967      4165     37211      7130     10746      6504     17723     11546     12285      5237 
dram[21]:      9700      6532     13566     23511      4390      4782      5389      7959      6976     11177     10593      8619      4899      6170     12514      7224 
dram[22]:     31442      6100      6535     11106     11670      7098      7970      9145      6009      6832     11245     11974     28940      6639      9237     12069 
dram[23]:      6732     15467      6576     12627     11273      5937     11617      4327      6540      7220      6143      7991      4134      3898     16258     11218 
average row accesses per activate:
dram[0]:  2.225118  2.291358  2.259080  2.369347  2.470000  2.432161  2.303318  2.225058  2.137681  1.861345  2.027523  2.026966  2.184397  1.934183  2.099768  2.201946 
dram[1]:  2.344304  2.198135  2.330808  2.217184  2.362981  2.381295  2.262673  2.174603  2.134615  1.964602  1.958424  2.013363  2.150685  1.974948  2.157518  2.198044 
dram[2]:  2.221957  2.154734  2.164352  2.124168  2.163717  2.206278  2.236782  2.129464  2.032037  1.834711  1.958333  1.993258  2.168203  1.941667  2.050114  2.061927 
dram[3]:  2.262019  2.204276  2.136674  2.156109  2.193407  2.234091  2.014583  2.222477  2.141119  1.981982  1.977528  1.962555  2.161592  1.847390  2.076212  2.078161 
dram[4]:  2.190698  2.274510  2.410853  2.305825  2.334129  2.275463  2.121212  2.093276  2.099526  2.006757  1.988789  2.050459  2.148402  1.871429  2.080832  2.124413 
dram[5]:  2.369231  2.211905  2.230769  2.172811  2.268349  2.302108  2.268868  2.232719  2.060890  2.085308  2.043379  2.026786  1.979079  2.110360  2.230769  2.024775 
dram[6]:  2.179907  2.319095  2.299020  2.200472  2.369305  2.255760  2.158730  2.020964  1.927948  2.106024  1.906383  1.986486  2.061674  2.000000  2.173913  2.043182 
dram[7]:  2.264563  2.222749  2.104911  2.160998  2.273349  2.353774  2.254079  2.131111  2.032710  2.104762  2.055814  1.997753  2.168224  2.123853  2.124413  2.201970 
dram[8]:  2.282555  2.169767  2.174312  2.258373  2.470149  2.269141  2.405941  2.050526  2.004504  2.057737  2.018059  2.006834  2.104072  2.015054  2.143885  2.183575 
dram[9]:  2.092971  2.322660  2.234597  2.323529  2.374396  2.305361  2.240741  2.148559  2.150121  2.075117  1.962719  2.124122  2.052632  2.047930  2.317136  2.127059 
dram[10]:  2.246944  2.428947  2.213615  2.310843  2.224490  2.236080  2.068817  2.119469  1.927632  1.862288  1.977925  2.063927  2.185615  2.065934  2.004435  2.082949 
dram[11]:  2.249389  2.177725  2.174312  2.246445  2.223947  2.127706  2.145695  2.176871  2.130751  2.009132  2.027397  1.910064  2.019439  1.850202  2.133651  2.066975 
dram[12]:  2.400517  2.435696  2.283293  2.382500  2.319249  2.371703  2.150562  2.119048  1.889126  2.013636  2.000000  1.960870  2.129930  2.190588  2.093023  2.180049 
dram[13]:  2.288835  2.257908  2.291358  2.226635  2.355932  2.330189  2.221709  2.171875  2.160584  2.197044  1.943844  2.013304  1.993644  2.072368  2.110329  2.011312 
dram[14]:  2.461741  2.185012  2.136771  2.274882  2.366667  2.216518  2.294964  2.295238  1.861053  1.964286  1.898734  1.956332  2.223005  2.027897  2.004484  1.993243 
dram[15]:  2.290323  2.185012  2.215103  2.339950  2.488722  2.470000  2.322967  2.129670  2.006881  1.893939  2.179177  2.020316  1.978587  2.034557  2.088167  1.968820 
dram[16]:  2.357143  2.131818  2.325814  2.475196  2.289352  2.199105  2.221709  2.328431  2.036447  1.949450  2.004484  1.933619  1.995699  1.997840  2.188119  2.149039 
dram[17]:  2.183721  2.229314  2.271186  2.205674  2.396552  2.208989  2.137778  2.260664  1.923414  1.934641  2.121428  2.026906  2.004264  2.200000  2.052392  2.025057 
dram[18]:  2.232057  2.245192  2.299020  2.287805  2.206667  2.171429  2.214123  2.121413  1.913793  2.025641  2.036036  2.013483  1.993657  2.066519  1.942060  2.086854 
dram[19]:  2.151515  2.208134  2.327543  2.481959  2.267123  2.201774  2.319048  2.394937  2.020642  2.004556  2.075472  1.990950  1.842942  2.021834  2.006652  2.053118 
dram[20]:  2.165501  2.240291  2.429688  2.174825  2.404358  2.248879  2.341346  2.153153  2.154964  1.969163  2.061927  1.903433  2.199052  2.026316  2.137116  2.045767 
dram[21]:  2.146512  2.326683  2.382500  2.307506  2.362319  2.415233  2.351942  2.167800  2.046404  2.107914  2.096552  1.984340  2.010753  2.206573  2.149644  2.161369 
dram[22]:  2.177156  2.139908  2.230588  2.304348  2.341981  2.245455  2.224019  2.253521  1.896996  2.048724  2.107728  1.935484  2.128959  2.158621  2.015695  2.158025 
dram[23]:  2.169767  2.226506  2.341523  2.176334  2.392252  2.314685  2.110629  2.167800  1.904762  1.973214  2.063636  1.949227  2.013129  1.925053  2.167866  2.081967 
average row locality = 356891/166508 = 2.143387
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       907       896       900       908       944       928       920       908       838       838       836       854       877       864       865       865 
dram[1]:       896       908       892       897       940       948       928       908       840       840       848       856       894       898       864       860 
dram[2]:       900       900       902       920       936       941       921       904       840       840       845       840       893       885       861       860 
dram[3]:       908       896       904       916       952       940       916       916       832       832       832       844       877       872       860       864 
dram[4]:       908       896       900       914       936       940       926       913       838       843       839       846       893       870       861       865 
dram[5]:       893       897       896       908       945       940       912       916       832       832       848       860       898       890       860       860 
dram[6]:       900       892       904       900       944       937       904       912       836       828       848       836       889       893       861       860 
dram[7]:       900       904       908       916       952       952       916       908       824       836       836       841       880       878       865       856 
dram[8]:       897       900       912       909       948       936       920       920       842       843       846       833       883       889       856       864 
dram[9]:       892       908       908       912       940       945       917       916       840       836       848       860       889       893       865       864 
dram[10]:       889       892       908       921       938       957       912       908       832       832       848       856       894       893       864       864 
dram[11]:       889       889       912       912       956       940       920       909       832       832       840       844       887       868       856       856 
dram[12]:       897       896       908       916       944       945       908       925       838       838       844       854       870       884       861       858 
dram[13]:       908       896       896       916       932       944       912       920       840       844       852       860       893       897       860       852 
dram[14]:       900       900       916       922       949       948       908       912       836       833       852       848       899       897       856       849 
dram[15]:       892       900       928       908       948       944       920       916       828       828       852       848       877       894       861       848 
dram[16]:       893       904       896       912       945       940       912       901       846       840       846       855       880       877       848       856 
dram[17]:       905       908       904       900       932       940       912       903       832       840       844       856       892       898       862       852 
dram[18]:       900       901       904       904       948       944       920       908       840       824       856       848       895       885       865       852 
dram[19]:       892       892       904       924       948       948       920       896       833       832       832       832       880       878       865       852 
dram[20]:       897       892       900       900       948       956       920       904       842       846       851       840       881       876       864       856 
dram[21]:       892       900       916       916       936       940       916       904       833       832       864       840       888       893       865       848 
dram[22]:       901       900       912       917       948       944       912       908       836       836       852       852       893       891       860       840 
dram[23]:       900       893       916       904       944       948       920       904       832       836       860       836       873       854       864       852 
total dram reads = 340358
bank skew: 957/824 = 1.16
chip skew: 14233/14128 = 1.01
number of total write accesses:
dram[0]:        32        32        33        35        44        40        52        51        47        48        48        48        47        47        40        40 
dram[1]:        30        35        31        32        43        45        54        51        48        48        47        48        48        48        40        39 
dram[2]:        31        33        33        38        42        43        52        50        48        48        48        47        48        47        39        39 
dram[3]:        33        32        34        37        46        43        51        53        48        48        48        47        46        48        39        40 
dram[4]:        34        32        33        36        42        43        54        52        48        48        48        48        48        47        40        40 
dram[5]:        31        32        32        35        44        43        50        53        48        48        47        48        48        47        39        39 
dram[6]:        33        31        34        33        44        42        48        52        47        46        48        46        47        47        39        39 
dram[7]:        33        34        35        37        46        46        51        51        46        48        48        48        48        48        40        38 
dram[8]:        32        33        36        35        45        42        52        54        48        48        48        48        47        48        38        40 
dram[9]:        31        35        35        36        43        44        51        53        48        48        47        47        47        47        41        40 
dram[10]:        30        31        35        38        43        47        50        50        47        47        48        48        48        47        40        40 
dram[11]:        31        30        36        36        47        43        52        51        48        48        48        48        48        46        38        39 
dram[12]:        32        32        35        37        44        44        49        54        48        48        48        48        48        47        39        38 
dram[13]:        35        32        32        37        41        44        50        53        48        48        48        48        48        48        39        37 
dram[14]:        33        33        37        38        45        45        49        52        48        47        48        48        48        48        38        36 
dram[15]:        31        33        40        35        45        44        51        53        47        47        48        47        47        48        39        36 
dram[16]:        31        34        32        36        44        43        50        49        48        47        48        48        48        48        36        38 
dram[17]:        34        35        34        33        41        43        50        51        47        48        47        48        48        48        39        37 
dram[18]:        33        33        34        34        45        44        52        53        48        45        48        48        48        47        40        37 
dram[19]:        31        31        34        39        45        45        54        50        48        48        48        48        47        48        40        37 
dram[20]:        32        31        33        33        45        47        54        52        48        48        48        47        47        48        40        38 
dram[21]:        31        33        37        37        42        43        53        52        49        47        48        47        47        47        40        36 
dram[22]:        33        33        36        37        45        44        51        52        48        47        48        48        48        48        39        34 
dram[23]:        33        31        37        34        44        45        53        52        48        48        48        47        47        45        40        37 
total dram writes = 16533
bank skew: 54/30 = 1.80
chip skew: 697/676 = 1.03
average mf latency per bank:
dram[0]:       1398      1430      1177      1220      1068      1067       900       937       856       749       749       710       690       697      1214      1117
dram[1]:       1590      1492      1313      1226      1045       967       862       902       855       790       743       716       670       677      1146      1199
dram[2]:       1381      1527      1175      1200       954      1139       927       925       858       860       751       778       651       681      1165      1144
dram[3]:       1480      1488      1335      1144      1017      1046       833       897       778       785       686       722       656       691      1398      1104
dram[4]:       1387      1385      1315      1275       991      1012       943       869       802       789       754       754       661       669      1267      1212
dram[5]:       1701      1386      1210      1220       939      1041       940       898       759       754       718       718       643       652      1112      1223
dram[6]:       1399      1564      1341      1203      1091      1026       860       845       874       772       677       709       657       651      1364      1161
dram[7]:       1477      1436      1320      1269      1021       964      1038       847       807       761       699       683       626       649      1746      1082
dram[8]:       1598      1577      1173      1180      1046      1053       847       937       843       871       757       712       700       688      1359      1291
dram[9]:       1619      1417      1198      1393      1061      1020       881       981       849       815       739       732       654       654      1194      1628
dram[10]:       1276      1529      1152      1370      1174       959       902       912       794       812       698       715       650       681      1117      1461
dram[11]:       1470      1484      1233      1207      1024      1049       905       865       808       781       756       686       657       615      1174      1175
dram[12]:       1334      1543      1235      1181      1034      1022       890       936       796       836       694       764       689       674      1390      1226
dram[13]:       1446      1538      1275      1133      1058      1133       881       875       786       766       722       712       638       670      1255      1428
dram[14]:       1457      1407      1101      1206       995       978       856       889       799       849       709       738       657       655      1352      1429
dram[15]:       1358      1371      1158      1331       953      1015       913       887       820       820       702       723       686       659      1224      1170
dram[16]:       1499      1381      1189      1265       976      1032       895       861       830       844       724       672       675       672      1250      1457
dram[17]:       1454      1453      1217      1144      1035      1082       904       898       806       850       721       725       648       644      1220      1285
dram[18]:       1435      1462      1235      1147      1035      1061       895       807       792       842       714       707       641       699      1143      1218
dram[19]:       1390      1600      1184      1205      1012      1089       977       881       858       808       732       757       660       652      1182      1241
dram[20]:       1660      1602      1231      1272      1084       987       934       888       813       843       768       738       729       661      1288      1194
dram[21]:       1337      1426      1159      1250      1119      1050       903       914       824       824       719       738       654       724      1278      1372
dram[22]:       1419      1560      1228      1442       994       978       914       859       800       741       721       708       660       650      1219      1304
dram[23]:       1340      1446      1259      1261      1157      1007       880       902       780       807       697       706       645       625      1143      1169
maximum mf latency per bank:
dram[0]:        769       850       904       841      1135      1205       722      1015      1241       788       858       915      1121       873       614       787
dram[1]:       1019       923       910       958      1762       998       855       929      1013      1096       963      1084      1068      1145       915      1116
dram[2]:        627       627       853       718       679       793       657       562       653       721       633       585       788       715       588       635
dram[3]:        703       879       762       770       923      1012       573       802       811       802       687      1001       741       721       709       680
dram[4]:        882       967      1035       993      1131      1196       886      1205      1069      1149      1041       805      1212      1007       686       974
dram[5]:        613       740       666       766       880       874       869       682       851       900      1003       902       746       610       667       565
dram[6]:        685       727       801       633      1087       747       620       699       613       716       579       974       886       786       778       862
dram[7]:        611       512       621       647       836       791       979       712       752       585       682       630       760       718       707       587
dram[8]:       1124       865       927       992      1362      1281      1112       800      1332       885      1136       678      1689       949      1097       785
dram[9]:        862       699      1344       941      1268      1759       944       819      1015      1327       891       864      1315       881       977       895
dram[10]:        831       618       743       930      1269       782      1193       881       847      1050       728       836       534      1061       711       665
dram[11]:        905       822       713       807      1150      1050       760       670      1115       720       774       698       931       716       623       606
dram[12]:        842      1123      1016      1064      1025      1353       727      1411      1011      1153       710      1101       866      1030       780      1116
dram[13]:        849       812       870      1006      1128       985      1034       815      1065      1194       771      1244       725      1246       899       672
dram[14]:        723       678       538      1213      1089       606       514       886       687       811       636       584       683       741       634       652
dram[15]:        793       627       694      1081       996       838       904       927       856       787       662       675      1142       648       622       649
dram[16]:        926       829      1126       894       964       943      1166       821      1053      1261      1039      1000      2013       924       792       886
dram[17]:       1013       776      1280       727      1054       789      1043       870       894      1142       935       719       980      1207       702      1269
dram[18]:        762       726      1064      1063       732       992       671       627       757       747       919       626       841      1243       693      1046
dram[19]:        666       742       677      1064       813      1049      1240      1149       752      1135       933      1084       929      1106       868       868
dram[20]:       1336      1176       984      1020      1314      1351      1167      1013      1267      1258      1181       902      1692      1083      1201      1141
dram[21]:        963      1128       940      1529      1129      1198       841      1065      1181      1449       997      1206       992      1240       828      1165
dram[22]:        672       698       999      1309       906       773       817       764       655       948       680       949       777       908       742       735
dram[23]:        963       581       965       672       875       734       717       663       530       745       762       888      1167       580       733       746

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254785 n_nop=226099 n_act=6797 n_pre=6781 n_ref_event=0 n_req=14832 n_rd=14148 n_rd_L2_A=0 n_write=0 n_wr_bk=2736 bw_util=0.06627
n_activity=151699 dram_eff=0.1113
bk0: 907a 241297i bk1: 896a 241630i bk2: 900a 241566i bk3: 908a 241647i bk4: 944a 241748i bk5: 928a 241509i bk6: 920a 240650i bk7: 908a 240962i bk8: 838a 240872i bk9: 838a 239697i bk10: 836a 240891i bk11: 854a 240321i bk12: 877a 240613i bk13: 864a 239475i bk14: 865a 241010i bk15: 865a 241604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.541802
Row_Buffer_Locality_read = 0.554707
Row_Buffer_Locality_write = 0.274854
Bank_Level_Parallism = 2.153925
Bank_Level_Parallism_Col = 1.812236
Bank_Level_Parallism_Ready = 1.481343
write_to_read_ratio_blp_rw_average = 0.089541
GrpLevelPara = 1.408653 

BW Util details:
bwutil = 0.066268 
total_CMD = 254785 
util_bw = 16884 
Wasted_Col = 57125 
Wasted_Row = 35512 
Idle = 145264 

BW Util Bottlenecks: 
RCDc_limit = 65016 
RCDWRc_limit = 2868 
WTRc_limit = 4886 
RTWc_limit = 10560 
CCDLc_limit = 6440 
rwq = 0 
CCDLc_limit_alone = 5158 
WTRc_limit_alone = 4277 
RTWc_limit_alone = 9887 

Commands details: 
total_CMD = 254785 
n_nop = 226099 
Read = 14148 
Write = 0 
L2_Alloc = 0 
L2_WB = 2736 
n_act = 6797 
n_pre = 6781 
n_ref = 0 
n_req = 14832 
total_req = 16884 

Dual Bus Interface Util: 
issued_total_row = 13578 
issued_total_col = 16884 
Row_Bus_Util =  0.053292 
CoL_Bus_Util = 0.066268 
Either_Row_CoL_Bus_Util = 0.112589 
Issued_on_Two_Bus_Simul_Util = 0.006971 
issued_two_Eff = 0.061912 
queue_avg = 1.019773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.01977
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254785 n_nop=226032 n_act=6866 n_pre=6850 n_ref_event=0 n_req=14904 n_rd=14217 n_rd_L2_A=0 n_write=0 n_wr_bk=2748 bw_util=0.06659
n_activity=151953 dram_eff=0.1116
bk0: 896a 241705i bk1: 908a 240612i bk2: 892a 241614i bk3: 897a 240785i bk4: 940a 240811i bk5: 948a 240724i bk6: 928a 240808i bk7: 908a 240682i bk8: 840a 240555i bk9: 840a 240133i bk10: 848a 239922i bk11: 856a 240141i bk12: 894a 240290i bk13: 898a 238910i bk14: 864a 241273i bk15: 860a 241319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539318
Row_Buffer_Locality_read = 0.549202
Row_Buffer_Locality_write = 0.334789
Bank_Level_Parallism = 2.195759
Bank_Level_Parallism_Col = 1.858908
Bank_Level_Parallism_Ready = 1.533098
write_to_read_ratio_blp_rw_average = 0.080545
GrpLevelPara = 1.412373 

BW Util details:
bwutil = 0.066586 
total_CMD = 254785 
util_bw = 16965 
Wasted_Col = 57335 
Wasted_Row = 35539 
Idle = 144946 

BW Util Bottlenecks: 
RCDc_limit = 65523 
RCDWRc_limit = 2427 
WTRc_limit = 5124 
RTWc_limit = 9586 
CCDLc_limit = 6502 
rwq = 0 
CCDLc_limit_alone = 5230 
WTRc_limit_alone = 4468 
RTWc_limit_alone = 8970 

Commands details: 
total_CMD = 254785 
n_nop = 226032 
Read = 14217 
Write = 0 
L2_Alloc = 0 
L2_WB = 2748 
n_act = 6866 
n_pre = 6850 
n_ref = 0 
n_req = 14904 
total_req = 16965 

Dual Bus Interface Util: 
issued_total_row = 13716 
issued_total_col = 16965 
Row_Bus_Util =  0.053834 
CoL_Bus_Util = 0.066586 
Either_Row_CoL_Bus_Util = 0.112852 
Issued_on_Two_Bus_Simul_Util = 0.007567 
issued_two_Eff = 0.067054 
queue_avg = 1.167883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16788
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254785 n_nop=225577 n_act=7127 n_pre=7111 n_ref_event=0 n_req=14874 n_rd=14188 n_rd_L2_A=0 n_write=0 n_wr_bk=2744 bw_util=0.06646
n_activity=154141 dram_eff=0.1098
bk0: 900a 241358i bk1: 900a 241251i bk2: 902a 241082i bk3: 920a 240223i bk4: 936a 239909i bk5: 941a 240111i bk6: 921a 240799i bk7: 904a 240499i bk8: 840a 240331i bk9: 840a 239149i bk10: 845a 239679i bk11: 840a 240182i bk12: 893a 240424i bk13: 885a 239403i bk14: 861a 240771i bk15: 860a 241515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520842
Row_Buffer_Locality_read = 0.535171
Row_Buffer_Locality_write = 0.224490
Bank_Level_Parallism = 2.184645
Bank_Level_Parallism_Col = 1.809058
Bank_Level_Parallism_Ready = 1.408044
write_to_read_ratio_blp_rw_average = 0.088497
GrpLevelPara = 1.430690 

BW Util details:
bwutil = 0.066456 
total_CMD = 254785 
util_bw = 16932 
Wasted_Col = 59063 
Wasted_Row = 36036 
Idle = 142754 

BW Util Bottlenecks: 
RCDc_limit = 68027 
RCDWRc_limit = 2941 
WTRc_limit = 5092 
RTWc_limit = 12183 
CCDLc_limit = 6441 
rwq = 0 
CCDLc_limit_alone = 5205 
WTRc_limit_alone = 4523 
RTWc_limit_alone = 11516 

Commands details: 
total_CMD = 254785 
n_nop = 225577 
Read = 14188 
Write = 0 
L2_Alloc = 0 
L2_WB = 2744 
n_act = 7127 
n_pre = 7111 
n_ref = 0 
n_req = 14874 
total_req = 16932 

Dual Bus Interface Util: 
issued_total_row = 14238 
issued_total_col = 16932 
Row_Bus_Util =  0.055882 
CoL_Bus_Util = 0.066456 
Either_Row_CoL_Bus_Util = 0.114638 
Issued_on_Two_Bus_Simul_Util = 0.007701 
issued_two_Eff = 0.067173 
queue_avg = 0.854116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.854116
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254785 n_nop=225716 n_act=7076 n_pre=7060 n_ref_event=0 n_req=14854 n_rd=14161 n_rd_L2_A=0 n_write=0 n_wr_bk=2772 bw_util=0.06646
n_activity=153752 dram_eff=0.1101
bk0: 908a 241820i bk1: 896a 241407i bk2: 904a 240596i bk3: 916a 240844i bk4: 952a 240038i bk5: 940a 240206i bk6: 916a 239533i bk7: 916a 240974i bk8: 832a 241362i bk9: 832a 240164i bk10: 832a 240777i bk11: 844a 240031i bk12: 877a 240739i bk13: 872a 239484i bk14: 860a 240566i bk15: 864a 240778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523630
Row_Buffer_Locality_read = 0.537603
Row_Buffer_Locality_write = 0.238095
Bank_Level_Parallism = 2.169757
Bank_Level_Parallism_Col = 1.789085
Bank_Level_Parallism_Ready = 1.427686
write_to_read_ratio_blp_rw_average = 0.085509
GrpLevelPara = 1.410397 

BW Util details:
bwutil = 0.066460 
total_CMD = 254785 
util_bw = 16933 
Wasted_Col = 58988 
Wasted_Row = 35656 
Idle = 143208 

BW Util Bottlenecks: 
RCDc_limit = 67406 
RCDWRc_limit = 2857 
WTRc_limit = 5124 
RTWc_limit = 10579 
CCDLc_limit = 6740 
rwq = 0 
CCDLc_limit_alone = 5414 
WTRc_limit_alone = 4468 
RTWc_limit_alone = 9909 

Commands details: 
total_CMD = 254785 
n_nop = 225716 
Read = 14161 
Write = 0 
L2_Alloc = 0 
L2_WB = 2772 
n_act = 7076 
n_pre = 7060 
n_ref = 0 
n_req = 14854 
total_req = 16933 

Dual Bus Interface Util: 
issued_total_row = 14136 
issued_total_col = 16933 
Row_Bus_Util =  0.055482 
CoL_Bus_Util = 0.066460 
Either_Row_CoL_Bus_Util = 0.114092 
Issued_on_Two_Bus_Simul_Util = 0.007850 
issued_two_Eff = 0.068802 
queue_avg = 0.947073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.947073
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254785 n_nop=225945 n_act=6946 n_pre=6930 n_ref_event=0 n_req=14881 n_rd=14188 n_rd_L2_A=0 n_write=0 n_wr_bk=2766 bw_util=0.06654
n_activity=151436 dram_eff=0.112
bk0: 908a 240847i bk1: 896a 241674i bk2: 900a 241922i bk3: 914a 241377i bk4: 936a 240719i bk5: 940a 240606i bk6: 926a 239594i bk7: 913a 239655i bk8: 838a 240871i bk9: 843a 239989i bk10: 839a 239850i bk11: 846a 240315i bk12: 893a 240188i bk13: 870a 238662i bk14: 861a 240977i bk15: 865a 240947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533230
Row_Buffer_Locality_read = 0.545954
Row_Buffer_Locality_write = 0.272727
Bank_Level_Parallism = 2.205851
Bank_Level_Parallism_Col = 1.842869
Bank_Level_Parallism_Ready = 1.466851
write_to_read_ratio_blp_rw_average = 0.087120
GrpLevelPara = 1.431482 

BW Util details:
bwutil = 0.066542 
total_CMD = 254785 
util_bw = 16954 
Wasted_Col = 57710 
Wasted_Row = 35610 
Idle = 144511 

BW Util Bottlenecks: 
RCDc_limit = 66230 
RCDWRc_limit = 2654 
WTRc_limit = 5021 
RTWc_limit = 10846 
CCDLc_limit = 6323 
rwq = 0 
CCDLc_limit_alone = 5114 
WTRc_limit_alone = 4521 
RTWc_limit_alone = 10137 

Commands details: 
total_CMD = 254785 
n_nop = 225945 
Read = 14188 
Write = 0 
L2_Alloc = 0 
L2_WB = 2766 
n_act = 6946 
n_pre = 6930 
n_ref = 0 
n_req = 14881 
total_req = 16954 

Dual Bus Interface Util: 
issued_total_row = 13876 
issued_total_col = 16954 
Row_Bus_Util =  0.054462 
CoL_Bus_Util = 0.066542 
Either_Row_CoL_Bus_Util = 0.113193 
Issued_on_Two_Bus_Simul_Util = 0.007811 
issued_two_Eff = 0.069001 
queue_avg = 1.166949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16695
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254785 n_nop=226022 n_act=6885 n_pre=6869 n_ref_event=0 n_req=14871 n_rd=14187 n_rd_L2_A=0 n_write=0 n_wr_bk=2736 bw_util=0.06642
n_activity=152358 dram_eff=0.1111
bk0: 893a 242722i bk1: 897a 241431i bk2: 896a 241702i bk3: 908a 240796i bk4: 945a 240515i bk5: 940a 240806i bk6: 912a 241222i bk7: 916a 240545i bk8: 832a 241073i bk9: 832a 240973i bk10: 848a 240614i bk11: 860a 240020i bk12: 898a 239348i bk13: 890a 240707i bk14: 860a 241963i bk15: 860a 240774i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537018
Row_Buffer_Locality_read = 0.550504
Row_Buffer_Locality_write = 0.257310
Bank_Level_Parallism = 2.135940
Bank_Level_Parallism_Col = 1.777745
Bank_Level_Parallism_Ready = 1.398452
write_to_read_ratio_blp_rw_average = 0.087537
GrpLevelPara = 1.409919 

BW Util details:
bwutil = 0.066421 
total_CMD = 254785 
util_bw = 16923 
Wasted_Col = 58065 
Wasted_Row = 35605 
Idle = 144192 

BW Util Bottlenecks: 
RCDc_limit = 65654 
RCDWRc_limit = 2882 
WTRc_limit = 5071 
RTWc_limit = 10985 
CCDLc_limit = 6795 
rwq = 0 
CCDLc_limit_alone = 5547 
WTRc_limit_alone = 4508 
RTWc_limit_alone = 10300 

Commands details: 
total_CMD = 254785 
n_nop = 226022 
Read = 14187 
Write = 0 
L2_Alloc = 0 
L2_WB = 2736 
n_act = 6885 
n_pre = 6869 
n_ref = 0 
n_req = 14871 
total_req = 16923 

Dual Bus Interface Util: 
issued_total_row = 13754 
issued_total_col = 16923 
Row_Bus_Util =  0.053983 
CoL_Bus_Util = 0.066421 
Either_Row_CoL_Bus_Util = 0.112891 
Issued_on_Two_Bus_Simul_Util = 0.007512 
issued_two_Eff = 0.066544 
queue_avg = 0.902047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.902047
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254785 n_nop=225875 n_act=6992 n_pre=6976 n_ref_event=0 n_req=14820 n_rd=14144 n_rd_L2_A=0 n_write=0 n_wr_bk=2704 bw_util=0.06613
n_activity=153832 dram_eff=0.1095
bk0: 900a 240849i bk1: 892a 242330i bk2: 904a 241414i bk3: 900a 240913i bk4: 944a 241172i bk5: 937a 240410i bk6: 904a 240585i bk7: 912a 239607i bk8: 836a 240188i bk9: 828a 241018i bk10: 848a 239804i bk11: 836a 240696i bk12: 889a 240208i bk13: 893a 239909i bk14: 861a 241938i bk15: 860a 240756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.528205
Row_Buffer_Locality_read = 0.542279
Row_Buffer_Locality_write = 0.233728
Bank_Level_Parallism = 2.136197
Bank_Level_Parallism_Col = 1.781815
Bank_Level_Parallism_Ready = 1.405627
write_to_read_ratio_blp_rw_average = 0.088192
GrpLevelPara = 1.410790 

BW Util details:
bwutil = 0.066126 
total_CMD = 254785 
util_bw = 16848 
Wasted_Col = 58678 
Wasted_Row = 36628 
Idle = 142631 

BW Util Bottlenecks: 
RCDc_limit = 66912 
RCDWRc_limit = 2935 
WTRc_limit = 4740 
RTWc_limit = 11515 
CCDLc_limit = 6546 
rwq = 0 
CCDLc_limit_alone = 5240 
WTRc_limit_alone = 4199 
RTWc_limit_alone = 10750 

Commands details: 
total_CMD = 254785 
n_nop = 225875 
Read = 14144 
Write = 0 
L2_Alloc = 0 
L2_WB = 2704 
n_act = 6992 
n_pre = 6976 
n_ref = 0 
n_req = 14820 
total_req = 16848 

Dual Bus Interface Util: 
issued_total_row = 13968 
issued_total_col = 16848 
Row_Bus_Util =  0.054823 
CoL_Bus_Util = 0.066126 
Either_Row_CoL_Bus_Util = 0.113468 
Issued_on_Two_Bus_Simul_Util = 0.007481 
issued_two_Eff = 0.065929 
queue_avg = 0.906867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.906867
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254785 n_nop=226074 n_act=6884 n_pre=6868 n_ref_event=0 n_req=14869 n_rd=14172 n_rd_L2_A=0 n_write=0 n_wr_bk=2788 bw_util=0.06657
n_activity=151793 dram_eff=0.1117
bk0: 900a 241596i bk1: 904a 241315i bk2: 908a 240475i bk3: 916a 240532i bk4: 952a 240413i bk5: 952a 240855i bk6: 916a 240488i bk7: 908a 240095i bk8: 824a 240739i bk9: 836a 241002i bk10: 836a 240895i bk11: 841a 240912i bk12: 880a 240735i bk13: 878a 240804i bk14: 865a 240806i bk15: 856a 241331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537023
Row_Buffer_Locality_read = 0.550804
Row_Buffer_Locality_write = 0.256815
Bank_Level_Parallism = 2.180046
Bank_Level_Parallism_Col = 1.821883
Bank_Level_Parallism_Ready = 1.443750
write_to_read_ratio_blp_rw_average = 0.091619
GrpLevelPara = 1.428028 

BW Util details:
bwutil = 0.066566 
total_CMD = 254785 
util_bw = 16960 
Wasted_Col = 57161 
Wasted_Row = 35251 
Idle = 145413 

BW Util Bottlenecks: 
RCDc_limit = 65191 
RCDWRc_limit = 2922 
WTRc_limit = 5174 
RTWc_limit = 11057 
CCDLc_limit = 6520 
rwq = 0 
CCDLc_limit_alone = 5260 
WTRc_limit_alone = 4608 
RTWc_limit_alone = 10363 

Commands details: 
total_CMD = 254785 
n_nop = 226074 
Read = 14172 
Write = 0 
L2_Alloc = 0 
L2_WB = 2788 
n_act = 6884 
n_pre = 6868 
n_ref = 0 
n_req = 14869 
total_req = 16960 

Dual Bus Interface Util: 
issued_total_row = 13752 
issued_total_col = 16960 
Row_Bus_Util =  0.053975 
CoL_Bus_Util = 0.066566 
Either_Row_CoL_Bus_Util = 0.112687 
Issued_on_Two_Bus_Simul_Util = 0.007854 
issued_two_Eff = 0.069695 
queue_avg = 0.906148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.906148
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254785 n_nop=225992 n_act=6900 n_pre=6884 n_ref_event=0 n_req=14892 n_rd=14198 n_rd_L2_A=0 n_write=0 n_wr_bk=2776 bw_util=0.06662
n_activity=151560 dram_eff=0.112
bk0: 897a 241690i bk1: 900a 241203i bk2: 912a 240942i bk3: 909a 241191i bk4: 948a 240612i bk5: 936a 240532i bk6: 920a 241447i bk7: 920a 239239i bk8: 842a 240162i bk9: 843a 239886i bk10: 846a 239991i bk11: 833a 240832i bk12: 883a 239957i bk13: 889a 239638i bk14: 856a 240905i bk15: 864a 241568i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536664
Row_Buffer_Locality_read = 0.549514
Row_Buffer_Locality_write = 0.273775
Bank_Level_Parallism = 2.208930
Bank_Level_Parallism_Col = 1.852282
Bank_Level_Parallism_Ready = 1.432897
write_to_read_ratio_blp_rw_average = 0.089930
GrpLevelPara = 1.431567 

BW Util details:
bwutil = 0.066621 
total_CMD = 254785 
util_bw = 16974 
Wasted_Col = 57269 
Wasted_Row = 35157 
Idle = 145385 

BW Util Bottlenecks: 
RCDc_limit = 65719 
RCDWRc_limit = 2733 
WTRc_limit = 5540 
RTWc_limit = 11639 
CCDLc_limit = 6594 
rwq = 0 
CCDLc_limit_alone = 5229 
WTRc_limit_alone = 4919 
RTWc_limit_alone = 10895 

Commands details: 
total_CMD = 254785 
n_nop = 225992 
Read = 14198 
Write = 0 
L2_Alloc = 0 
L2_WB = 2776 
n_act = 6900 
n_pre = 6884 
n_ref = 0 
n_req = 14892 
total_req = 16974 

Dual Bus Interface Util: 
issued_total_row = 13784 
issued_total_col = 16974 
Row_Bus_Util =  0.054101 
CoL_Bus_Util = 0.066621 
Either_Row_CoL_Bus_Util = 0.113009 
Issued_on_Two_Bus_Simul_Util = 0.007712 
issued_two_Eff = 0.068246 
queue_avg = 1.138058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13806
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254785 n_nop=226117 n_act=6856 n_pre=6840 n_ref_event=0 n_req=14926 n_rd=14233 n_rd_L2_A=0 n_write=0 n_wr_bk=2769 bw_util=0.06673
n_activity=150089 dram_eff=0.1133
bk0: 892a 241087i bk1: 908a 241776i bk2: 908a 240640i bk3: 912a 240702i bk4: 940a 241307i bk5: 945a 240743i bk6: 917a 240774i bk7: 916a 240294i bk8: 840a 240902i bk9: 836a 240381i bk10: 848a 240111i bk11: 860a 240645i bk12: 889a 240074i bk13: 893a 240263i bk14: 865a 241793i bk15: 864a 241333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.540667
Row_Buffer_Locality_read = 0.552308
Row_Buffer_Locality_write = 0.301587
Bank_Level_Parallism = 2.201792
Bank_Level_Parallism_Col = 1.844600
Bank_Level_Parallism_Ready = 1.495942
write_to_read_ratio_blp_rw_average = 0.083719
GrpLevelPara = 1.428267 

BW Util details:
bwutil = 0.066731 
total_CMD = 254785 
util_bw = 17002 
Wasted_Col = 56685 
Wasted_Row = 34707 
Idle = 146391 

BW Util Bottlenecks: 
RCDc_limit = 65110 
RCDWRc_limit = 2511 
WTRc_limit = 4813 
RTWc_limit = 9984 
CCDLc_limit = 6460 
rwq = 0 
CCDLc_limit_alone = 5262 
WTRc_limit_alone = 4272 
RTWc_limit_alone = 9327 

Commands details: 
total_CMD = 254785 
n_nop = 226117 
Read = 14233 
Write = 0 
L2_Alloc = 0 
L2_WB = 2769 
n_act = 6856 
n_pre = 6840 
n_ref = 0 
n_req = 14926 
total_req = 17002 

Dual Bus Interface Util: 
issued_total_row = 13696 
issued_total_col = 17002 
Row_Bus_Util =  0.053755 
CoL_Bus_Util = 0.066731 
Either_Row_CoL_Bus_Util = 0.112518 
Issued_on_Two_Bus_Simul_Util = 0.007968 
issued_two_Eff = 0.070811 
queue_avg = 1.132080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13208
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254785 n_nop=225767 n_act=7027 n_pre=7011 n_ref_event=0 n_req=14897 n_rd=14208 n_rd_L2_A=0 n_write=0 n_wr_bk=2753 bw_util=0.06657
n_activity=151711 dram_eff=0.1118
bk0: 889a 241509i bk1: 892a 242419i bk2: 908a 241081i bk3: 921a 240835i bk4: 938a 240371i bk5: 957a 239999i bk6: 912a 239514i bk7: 908a 239930i bk8: 832a 239983i bk9: 832a 239328i bk10: 848a 239865i bk11: 856a 240208i bk12: 894a 241107i bk13: 893a 239715i bk14: 864a 240635i bk15: 864a 240814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.528294
Row_Buffer_Locality_read = 0.541596
Row_Buffer_Locality_write = 0.253991
Bank_Level_Parallism = 2.215805
Bank_Level_Parallism_Col = 1.846035
Bank_Level_Parallism_Ready = 1.453452
write_to_read_ratio_blp_rw_average = 0.086969
GrpLevelPara = 1.438827 

BW Util details:
bwutil = 0.066570 
total_CMD = 254785 
util_bw = 16961 
Wasted_Col = 57836 
Wasted_Row = 35386 
Idle = 144602 

BW Util Bottlenecks: 
RCDc_limit = 66870 
RCDWRc_limit = 2820 
WTRc_limit = 5177 
RTWc_limit = 11382 
CCDLc_limit = 6718 
rwq = 0 
CCDLc_limit_alone = 5394 
WTRc_limit_alone = 4594 
RTWc_limit_alone = 10641 

Commands details: 
total_CMD = 254785 
n_nop = 225767 
Read = 14208 
Write = 0 
L2_Alloc = 0 
L2_WB = 2753 
n_act = 7027 
n_pre = 7011 
n_ref = 0 
n_req = 14897 
total_req = 16961 

Dual Bus Interface Util: 
issued_total_row = 14038 
issued_total_col = 16961 
Row_Bus_Util =  0.055097 
CoL_Bus_Util = 0.066570 
Either_Row_CoL_Bus_Util = 0.113892 
Issued_on_Two_Bus_Simul_Util = 0.007775 
issued_two_Eff = 0.068268 
queue_avg = 1.050898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0509
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254785 n_nop=225677 n_act=7061 n_pre=7045 n_ref_event=0 n_req=14831 n_rd=14142 n_rd_L2_A=0 n_write=0 n_wr_bk=2753 bw_util=0.06631
n_activity=151872 dram_eff=0.1112
bk0: 889a 241746i bk1: 889a 241586i bk2: 912a 240923i bk3: 912a 241262i bk4: 956a 240075i bk5: 940a 239826i bk6: 920a 240119i bk7: 909a 240618i bk8: 832a 241101i bk9: 832a 240489i bk10: 840a 240778i bk11: 844a 239895i bk12: 887a 240289i bk13: 868a 239411i bk14: 856a 241249i bk15: 856a 241486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523903
Row_Buffer_Locality_read = 0.536841
Row_Buffer_Locality_write = 0.258345
Bank_Level_Parallism = 2.164260
Bank_Level_Parallism_Col = 1.784074
Bank_Level_Parallism_Ready = 1.379935
write_to_read_ratio_blp_rw_average = 0.088501
GrpLevelPara = 1.414718 

BW Util details:
bwutil = 0.066311 
total_CMD = 254785 
util_bw = 16895 
Wasted_Col = 58886 
Wasted_Row = 35360 
Idle = 143644 

BW Util Bottlenecks: 
RCDc_limit = 67568 
RCDWRc_limit = 2880 
WTRc_limit = 5681 
RTWc_limit = 10647 
CCDLc_limit = 6774 
rwq = 0 
CCDLc_limit_alone = 5434 
WTRc_limit_alone = 4951 
RTWc_limit_alone = 10037 

Commands details: 
total_CMD = 254785 
n_nop = 225677 
Read = 14142 
Write = 0 
L2_Alloc = 0 
L2_WB = 2753 
n_act = 7061 
n_pre = 7045 
n_ref = 0 
n_req = 14831 
total_req = 16895 

Dual Bus Interface Util: 
issued_total_row = 14106 
issued_total_col = 16895 
Row_Bus_Util =  0.055364 
CoL_Bus_Util = 0.066311 
Either_Row_CoL_Bus_Util = 0.114245 
Issued_on_Two_Bus_Simul_Util = 0.007430 
issued_two_Eff = 0.065034 
queue_avg = 0.935471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.935471
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254785 n_nop=226128 n_act=6843 n_pre=6827 n_ref_event=0 n_req=14877 n_rd=14186 n_rd_L2_A=0 n_write=0 n_wr_bk=2764 bw_util=0.06653
n_activity=151581 dram_eff=0.1118
bk0: 897a 242409i bk1: 896a 242119i bk2: 908a 241115i bk3: 916a 241481i bk4: 944a 240325i bk5: 945a 240542i bk6: 908a 240168i bk7: 925a 239235i bk8: 838a 239525i bk9: 838a 240310i bk10: 844a 240323i bk11: 854a 239508i bk12: 870a 240700i bk13: 884a 240953i bk14: 861a 240567i bk15: 858a 241284i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.540028
Row_Buffer_Locality_read = 0.551036
Row_Buffer_Locality_write = 0.314038
Bank_Level_Parallism = 2.218392
Bank_Level_Parallism_Col = 1.875434
Bank_Level_Parallism_Ready = 1.508496
write_to_read_ratio_blp_rw_average = 0.084370
GrpLevelPara = 1.437553 

BW Util details:
bwutil = 0.066527 
total_CMD = 254785 
util_bw = 16950 
Wasted_Col = 56642 
Wasted_Row = 34988 
Idle = 146205 

BW Util Bottlenecks: 
RCDc_limit = 65367 
RCDWRc_limit = 2476 
WTRc_limit = 4942 
RTWc_limit = 11023 
CCDLc_limit = 6287 
rwq = 0 
CCDLc_limit_alone = 4988 
WTRc_limit_alone = 4341 
RTWc_limit_alone = 10325 

Commands details: 
total_CMD = 254785 
n_nop = 226128 
Read = 14186 
Write = 0 
L2_Alloc = 0 
L2_WB = 2764 
n_act = 6843 
n_pre = 6827 
n_ref = 0 
n_req = 14877 
total_req = 16950 

Dual Bus Interface Util: 
issued_total_row = 13670 
issued_total_col = 16950 
Row_Bus_Util =  0.053653 
CoL_Bus_Util = 0.066527 
Either_Row_CoL_Bus_Util = 0.112475 
Issued_on_Two_Bus_Simul_Util = 0.007705 
issued_two_Eff = 0.068500 
queue_avg = 1.204988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20499
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254785 n_nop=225967 n_act=6901 n_pre=6885 n_ref_event=0 n_req=14910 n_rd=14222 n_rd_L2_A=0 n_write=0 n_wr_bk=2752 bw_util=0.06662
n_activity=150943 dram_eff=0.1125
bk0: 908a 241812i bk1: 896a 241475i bk2: 896a 241535i bk3: 916a 240491i bk4: 932a 240637i bk5: 944a 240452i bk6: 912a 240216i bk7: 920a 239916i bk8: 840a 240471i bk9: 844a 240861i bk10: 852a 239740i bk11: 860a 239728i bk12: 893a 239382i bk13: 897a 239458i bk14: 860a 241073i bk15: 852a 240645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537156
Row_Buffer_Locality_read = 0.548798
Row_Buffer_Locality_write = 0.296512
Bank_Level_Parallism = 2.239262
Bank_Level_Parallism_Col = 1.890754
Bank_Level_Parallism_Ready = 1.511194
write_to_read_ratio_blp_rw_average = 0.086778
GrpLevelPara = 1.443525 

BW Util details:
bwutil = 0.066621 
total_CMD = 254785 
util_bw = 16974 
Wasted_Col = 56555 
Wasted_Row = 35247 
Idle = 146009 

BW Util Bottlenecks: 
RCDc_limit = 65776 
RCDWRc_limit = 2503 
WTRc_limit = 4589 
RTWc_limit = 11966 
CCDLc_limit = 6432 
rwq = 0 
CCDLc_limit_alone = 5157 
WTRc_limit_alone = 4097 
RTWc_limit_alone = 11183 

Commands details: 
total_CMD = 254785 
n_nop = 225967 
Read = 14222 
Write = 0 
L2_Alloc = 0 
L2_WB = 2752 
n_act = 6901 
n_pre = 6885 
n_ref = 0 
n_req = 14910 
total_req = 16974 

Dual Bus Interface Util: 
issued_total_row = 13786 
issued_total_col = 16974 
Row_Bus_Util =  0.054108 
CoL_Bus_Util = 0.066621 
Either_Row_CoL_Bus_Util = 0.113107 
Issued_on_Two_Bus_Simul_Util = 0.007622 
issued_two_Eff = 0.067388 
queue_avg = 1.209231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20923
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254785 n_nop=225707 n_act=7016 n_pre=7000 n_ref_event=0 n_req=14918 n_rd=14225 n_rd_L2_A=0 n_write=0 n_wr_bk=2772 bw_util=0.06671
n_activity=151646 dram_eff=0.1121
bk0: 900a 242580i bk1: 900a 241121i bk2: 916a 240644i bk3: 922a 240729i bk4: 949a 240266i bk5: 948a 240432i bk6: 908a 241305i bk7: 912a 240908i bk8: 836a 239445i bk9: 833a 240121i bk10: 852a 239575i bk11: 848a 240204i bk12: 899a 240708i bk13: 897a 239871i bk14: 856a 240350i bk15: 849a 240804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529696
Row_Buffer_Locality_read = 0.542496
Row_Buffer_Locality_write = 0.266955
Bank_Level_Parallism = 2.204614
Bank_Level_Parallism_Col = 1.826772
Bank_Level_Parallism_Ready = 1.429782
write_to_read_ratio_blp_rw_average = 0.088248
GrpLevelPara = 1.428519 

BW Util details:
bwutil = 0.066711 
total_CMD = 254785 
util_bw = 16997 
Wasted_Col = 57791 
Wasted_Row = 35170 
Idle = 144827 

BW Util Bottlenecks: 
RCDc_limit = 66923 
RCDWRc_limit = 2802 
WTRc_limit = 4916 
RTWc_limit = 11454 
CCDLc_limit = 6654 
rwq = 0 
CCDLc_limit_alone = 5254 
WTRc_limit_alone = 4269 
RTWc_limit_alone = 10701 

Commands details: 
total_CMD = 254785 
n_nop = 225707 
Read = 14225 
Write = 0 
L2_Alloc = 0 
L2_WB = 2772 
n_act = 7016 
n_pre = 7000 
n_ref = 0 
n_req = 14918 
total_req = 16997 

Dual Bus Interface Util: 
issued_total_row = 14016 
issued_total_col = 16997 
Row_Bus_Util =  0.055011 
CoL_Bus_Util = 0.066711 
Either_Row_CoL_Bus_Util = 0.114128 
Issued_on_Two_Bus_Simul_Util = 0.007595 
issued_two_Eff = 0.066545 
queue_avg = 0.940083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.940083
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254785 n_nop=225939 n_act=6906 n_pre=6890 n_ref_event=0 n_req=14883 n_rd=14192 n_rd_L2_A=0 n_write=0 n_wr_bk=2764 bw_util=0.06655
n_activity=152038 dram_eff=0.1115
bk0: 892a 241646i bk1: 900a 241377i bk2: 928a 241036i bk3: 908a 241364i bk4: 948a 241315i bk5: 944a 241551i bk6: 920a 240991i bk7: 916a 239426i bk8: 828a 240497i bk9: 828a 240030i bk10: 852a 241328i bk11: 848a 239974i bk12: 877a 239489i bk13: 894a 239625i bk14: 861a 240868i bk15: 848a 240742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535981
Row_Buffer_Locality_read = 0.547773
Row_Buffer_Locality_write = 0.293777
Bank_Level_Parallism = 2.184981
Bank_Level_Parallism_Col = 1.828752
Bank_Level_Parallism_Ready = 1.479181
write_to_read_ratio_blp_rw_average = 0.084632
GrpLevelPara = 1.423323 

BW Util details:
bwutil = 0.066550 
total_CMD = 254785 
util_bw = 16956 
Wasted_Col = 57652 
Wasted_Row = 35317 
Idle = 144860 

BW Util Bottlenecks: 
RCDc_limit = 65997 
RCDWRc_limit = 2705 
WTRc_limit = 5247 
RTWc_limit = 10541 
CCDLc_limit = 6520 
rwq = 0 
CCDLc_limit_alone = 5325 
WTRc_limit_alone = 4678 
RTWc_limit_alone = 9915 

Commands details: 
total_CMD = 254785 
n_nop = 225939 
Read = 14192 
Write = 0 
L2_Alloc = 0 
L2_WB = 2764 
n_act = 6906 
n_pre = 6890 
n_ref = 0 
n_req = 14883 
total_req = 16956 

Dual Bus Interface Util: 
issued_total_row = 13796 
issued_total_col = 16956 
Row_Bus_Util =  0.054148 
CoL_Bus_Util = 0.066550 
Either_Row_CoL_Bus_Util = 0.113217 
Issued_on_Two_Bus_Simul_Util = 0.007481 
issued_two_Eff = 0.066075 
queue_avg = 1.011162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.01116
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254785 n_nop=226109 n_act=6889 n_pre=6873 n_ref_event=0 n_req=14831 n_rd=14151 n_rd_L2_A=0 n_write=0 n_wr_bk=2720 bw_util=0.06622
n_activity=151508 dram_eff=0.1114
bk0: 893a 241864i bk1: 904a 240555i bk2: 896a 241682i bk3: 912a 241938i bk4: 945a 240443i bk5: 940a 240094i bk6: 912a 240818i bk7: 901a 240967i bk8: 846a 240643i bk9: 840a 239508i bk10: 846a 240250i bk11: 855a 239350i bk12: 880a 239247i bk13: 877a 239806i bk14: 848a 241111i bk15: 856a 241504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535500
Row_Buffer_Locality_read = 0.548088
Row_Buffer_Locality_write = 0.273529
Bank_Level_Parallism = 2.207400
Bank_Level_Parallism_Col = 1.868256
Bank_Level_Parallism_Ready = 1.484144
write_to_read_ratio_blp_rw_average = 0.087895
GrpLevelPara = 1.431367 

BW Util details:
bwutil = 0.066217 
total_CMD = 254785 
util_bw = 16871 
Wasted_Col = 57127 
Wasted_Row = 35457 
Idle = 145330 

BW Util Bottlenecks: 
RCDc_limit = 65714 
RCDWRc_limit = 2636 
WTRc_limit = 4457 
RTWc_limit = 12064 
CCDLc_limit = 6418 
rwq = 0 
CCDLc_limit_alone = 5114 
WTRc_limit_alone = 3949 
RTWc_limit_alone = 11268 

Commands details: 
total_CMD = 254785 
n_nop = 226109 
Read = 14151 
Write = 0 
L2_Alloc = 0 
L2_WB = 2720 
n_act = 6889 
n_pre = 6873 
n_ref = 0 
n_req = 14831 
total_req = 16871 

Dual Bus Interface Util: 
issued_total_row = 13762 
issued_total_col = 16871 
Row_Bus_Util =  0.054014 
CoL_Bus_Util = 0.066217 
Either_Row_CoL_Bus_Util = 0.112550 
Issued_on_Two_Bus_Simul_Util = 0.007681 
issued_two_Eff = 0.068245 
queue_avg = 1.130121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13012
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254785 n_nop=225912 n_act=6971 n_pre=6955 n_ref_event=0 n_req=14863 n_rd=14180 n_rd_L2_A=0 n_write=0 n_wr_bk=2732 bw_util=0.06638
n_activity=151565 dram_eff=0.1116
bk0: 905a 240690i bk1: 908a 241460i bk2: 904a 240887i bk3: 900a 241191i bk4: 932a 241336i bk5: 940a 240294i bk6: 912a 239874i bk7: 903a 240823i bk8: 832a 239992i bk9: 840a 239709i bk10: 844a 240878i bk11: 856a 240081i bk12: 892a 239934i bk13: 898a 240535i bk14: 862a 240843i bk15: 852a 240794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530983
Row_Buffer_Locality_read = 0.543089
Row_Buffer_Locality_write = 0.279649
Bank_Level_Parallism = 2.212331
Bank_Level_Parallism_Col = 1.830541
Bank_Level_Parallism_Ready = 1.450745
write_to_read_ratio_blp_rw_average = 0.087380
GrpLevelPara = 1.416780 

BW Util details:
bwutil = 0.066378 
total_CMD = 254785 
util_bw = 16912 
Wasted_Col = 57663 
Wasted_Row = 34858 
Idle = 145352 

BW Util Bottlenecks: 
RCDc_limit = 66339 
RCDWRc_limit = 2646 
WTRc_limit = 4987 
RTWc_limit = 10785 
CCDLc_limit = 6600 
rwq = 0 
CCDLc_limit_alone = 5342 
WTRc_limit_alone = 4467 
RTWc_limit_alone = 10047 

Commands details: 
total_CMD = 254785 
n_nop = 225912 
Read = 14180 
Write = 0 
L2_Alloc = 0 
L2_WB = 2732 
n_act = 6971 
n_pre = 6955 
n_ref = 0 
n_req = 14863 
total_req = 16912 

Dual Bus Interface Util: 
issued_total_row = 13926 
issued_total_col = 16912 
Row_Bus_Util =  0.054658 
CoL_Bus_Util = 0.066378 
Either_Row_CoL_Bus_Util = 0.113323 
Issued_on_Two_Bus_Simul_Util = 0.007712 
issued_two_Eff = 0.068057 
queue_avg = 1.049234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04923
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254785 n_nop=225745 n_act=7047 n_pre=7031 n_ref_event=0 n_req=14883 n_rd=14194 n_rd_L2_A=0 n_write=0 n_wr_bk=2756 bw_util=0.06653
n_activity=153278 dram_eff=0.1106
bk0: 900a 241393i bk1: 901a 241034i bk2: 904a 240926i bk3: 904a 240931i bk4: 948a 240279i bk5: 944a 240270i bk6: 920a 240380i bk7: 908a 240406i bk8: 840a 239962i bk9: 824a 240699i bk10: 856a 240382i bk11: 848a 240286i bk12: 895a 239562i bk13: 885a 240053i bk14: 865a 239965i bk15: 852a 241399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526507
Row_Buffer_Locality_read = 0.539524
Row_Buffer_Locality_write = 0.258345
Bank_Level_Parallism = 2.170665
Bank_Level_Parallism_Col = 1.815854
Bank_Level_Parallism_Ready = 1.479410
write_to_read_ratio_blp_rw_average = 0.086394
GrpLevelPara = 1.411904 

BW Util details:
bwutil = 0.066527 
total_CMD = 254785 
util_bw = 16950 
Wasted_Col = 58690 
Wasted_Row = 36545 
Idle = 142600 

BW Util Bottlenecks: 
RCDc_limit = 67376 
RCDWRc_limit = 2717 
WTRc_limit = 4790 
RTWc_limit = 10181 
CCDLc_limit = 6304 
rwq = 0 
CCDLc_limit_alone = 5133 
WTRc_limit_alone = 4249 
RTWc_limit_alone = 9551 

Commands details: 
total_CMD = 254785 
n_nop = 225745 
Read = 14194 
Write = 0 
L2_Alloc = 0 
L2_WB = 2756 
n_act = 7047 
n_pre = 7031 
n_ref = 0 
n_req = 14883 
total_req = 16950 

Dual Bus Interface Util: 
issued_total_row = 14078 
issued_total_col = 16950 
Row_Bus_Util =  0.055254 
CoL_Bus_Util = 0.066527 
Either_Row_CoL_Bus_Util = 0.113978 
Issued_on_Two_Bus_Simul_Util = 0.007803 
issued_two_Eff = 0.068457 
queue_avg = 1.032023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03202
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254785 n_nop=226015 n_act=6928 n_pre=6912 n_ref_event=0 n_req=14821 n_rd=14128 n_rd_L2_A=0 n_write=0 n_wr_bk=2772 bw_util=0.06633
n_activity=151570 dram_eff=0.1115
bk0: 892a 241441i bk1: 892a 241601i bk2: 904a 241390i bk3: 924a 241035i bk4: 948a 240073i bk5: 948a 240414i bk6: 920a 240363i bk7: 896a 241688i bk8: 833a 240815i bk9: 832a 240281i bk10: 832a 240967i bk11: 832a 240560i bk12: 880a 238676i bk13: 878a 239298i bk14: 865a 240032i bk15: 852a 241261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532555
Row_Buffer_Locality_read = 0.545159
Row_Buffer_Locality_write = 0.275613
Bank_Level_Parallism = 2.208922
Bank_Level_Parallism_Col = 1.840301
Bank_Level_Parallism_Ready = 1.454497
write_to_read_ratio_blp_rw_average = 0.088986
GrpLevelPara = 1.425906 

BW Util details:
bwutil = 0.066330 
total_CMD = 254785 
util_bw = 16900 
Wasted_Col = 57723 
Wasted_Row = 34700 
Idle = 145462 

BW Util Bottlenecks: 
RCDc_limit = 65959 
RCDWRc_limit = 2823 
WTRc_limit = 5151 
RTWc_limit = 11792 
CCDLc_limit = 6617 
rwq = 0 
CCDLc_limit_alone = 5315 
WTRc_limit_alone = 4531 
RTWc_limit_alone = 11110 

Commands details: 
total_CMD = 254785 
n_nop = 226015 
Read = 14128 
Write = 0 
L2_Alloc = 0 
L2_WB = 2772 
n_act = 6928 
n_pre = 6912 
n_ref = 0 
n_req = 14821 
total_req = 16900 

Dual Bus Interface Util: 
issued_total_row = 13840 
issued_total_col = 16900 
Row_Bus_Util =  0.054320 
CoL_Bus_Util = 0.066330 
Either_Row_CoL_Bus_Util = 0.112919 
Issued_on_Two_Bus_Simul_Util = 0.007732 
issued_two_Eff = 0.068474 
queue_avg = 1.054367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05437
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254785 n_nop=226135 n_act=6880 n_pre=6864 n_ref_event=0 n_req=14864 n_rd=14173 n_rd_L2_A=0 n_write=0 n_wr_bk=2764 bw_util=0.06648
n_activity=150794 dram_eff=0.1123
bk0: 897a 241123i bk1: 892a 241404i bk2: 900a 242156i bk3: 900a 240814i bk4: 948a 241106i bk5: 956a 240273i bk6: 920a 240905i bk7: 904a 240453i bk8: 842a 240959i bk9: 846a 239802i bk10: 851a 240471i bk11: 840a 240011i bk12: 881a 240430i bk13: 876a 239657i bk14: 864a 240980i bk15: 856a 240634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537137
Row_Buffer_Locality_read = 0.548014
Row_Buffer_Locality_write = 0.314038
Bank_Level_Parallism = 2.201446
Bank_Level_Parallism_Col = 1.857610
Bank_Level_Parallism_Ready = 1.509299
write_to_read_ratio_blp_rw_average = 0.081804
GrpLevelPara = 1.425503 

BW Util details:
bwutil = 0.066476 
total_CMD = 254785 
util_bw = 16937 
Wasted_Col = 56725 
Wasted_Row = 35469 
Idle = 145654 

BW Util Bottlenecks: 
RCDc_limit = 65430 
RCDWRc_limit = 2359 
WTRc_limit = 4649 
RTWc_limit = 9713 
CCDLc_limit = 6211 
rwq = 0 
CCDLc_limit_alone = 5016 
WTRc_limit_alone = 4104 
RTWc_limit_alone = 9063 

Commands details: 
total_CMD = 254785 
n_nop = 226135 
Read = 14173 
Write = 0 
L2_Alloc = 0 
L2_WB = 2764 
n_act = 6880 
n_pre = 6864 
n_ref = 0 
n_req = 14864 
total_req = 16937 

Dual Bus Interface Util: 
issued_total_row = 13744 
issued_total_col = 16937 
Row_Bus_Util =  0.053944 
CoL_Bus_Util = 0.066476 
Either_Row_CoL_Bus_Util = 0.112448 
Issued_on_Two_Bus_Simul_Util = 0.007971 
issued_two_Eff = 0.070890 
queue_avg = 1.152709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15271
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254785 n_nop=226175 n_act=6769 n_pre=6753 n_ref_event=0 n_req=14872 n_rd=14183 n_rd_L2_A=0 n_write=0 n_wr_bk=2753 bw_util=0.06647
n_activity=152284 dram_eff=0.1112
bk0: 892a 240843i bk1: 900a 241302i bk2: 916a 241401i bk3: 916a 241049i bk4: 936a 240696i bk5: 940a 241572i bk6: 916a 240554i bk7: 904a 239888i bk8: 833a 240336i bk9: 832a 240539i bk10: 864a 240121i bk11: 840a 240196i bk12: 888a 239399i bk13: 893a 240142i bk14: 865a 240754i bk15: 848a 241455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544849
Row_Buffer_Locality_read = 0.555313
Row_Buffer_Locality_write = 0.329463
Bank_Level_Parallism = 2.208391
Bank_Level_Parallism_Col = 1.896965
Bank_Level_Parallism_Ready = 1.584140
write_to_read_ratio_blp_rw_average = 0.086494
GrpLevelPara = 1.420941 

BW Util details:
bwutil = 0.066472 
total_CMD = 254785 
util_bw = 16936 
Wasted_Col = 57015 
Wasted_Row = 35262 
Idle = 145572 

BW Util Bottlenecks: 
RCDc_limit = 64962 
RCDWRc_limit = 2442 
WTRc_limit = 5030 
RTWc_limit = 11089 
CCDLc_limit = 6483 
rwq = 0 
CCDLc_limit_alone = 5121 
WTRc_limit_alone = 4452 
RTWc_limit_alone = 10305 

Commands details: 
total_CMD = 254785 
n_nop = 226175 
Read = 14183 
Write = 0 
L2_Alloc = 0 
L2_WB = 2753 
n_act = 6769 
n_pre = 6753 
n_ref = 0 
n_req = 14872 
total_req = 16936 

Dual Bus Interface Util: 
issued_total_row = 13522 
issued_total_col = 16936 
Row_Bus_Util =  0.053072 
CoL_Bus_Util = 0.066472 
Either_Row_CoL_Bus_Util = 0.112291 
Issued_on_Two_Bus_Simul_Util = 0.007253 
issued_two_Eff = 0.064593 
queue_avg = 1.293294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.29329
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254785 n_nop=225887 n_act=6944 n_pre=6928 n_ref_event=0 n_req=14893 n_rd=14202 n_rd_L2_A=0 n_write=0 n_wr_bk=2764 bw_util=0.06659
n_activity=150984 dram_eff=0.1124
bk0: 901a 241217i bk1: 900a 240748i bk2: 912a 240671i bk3: 917a 240798i bk4: 948a 240401i bk5: 944a 240587i bk6: 912a 240765i bk7: 908a 240581i bk8: 836a 239889i bk9: 836a 240549i bk10: 852a 240957i bk11: 852a 239930i bk12: 893a 240075i bk13: 891a 240079i bk14: 860a 240573i bk15: 840a 241956i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533741
Row_Buffer_Locality_read = 0.546332
Row_Buffer_Locality_write = 0.274964
Bank_Level_Parallism = 2.204599
Bank_Level_Parallism_Col = 1.837259
Bank_Level_Parallism_Ready = 1.492750
write_to_read_ratio_blp_rw_average = 0.090236
GrpLevelPara = 1.427231 

BW Util details:
bwutil = 0.066589 
total_CMD = 254785 
util_bw = 16966 
Wasted_Col = 57608 
Wasted_Row = 35050 
Idle = 145161 

BW Util Bottlenecks: 
RCDc_limit = 66114 
RCDWRc_limit = 2741 
WTRc_limit = 5018 
RTWc_limit = 11289 
CCDLc_limit = 6357 
rwq = 0 
CCDLc_limit_alone = 5078 
WTRc_limit_alone = 4422 
RTWc_limit_alone = 10606 

Commands details: 
total_CMD = 254785 
n_nop = 225887 
Read = 14202 
Write = 0 
L2_Alloc = 0 
L2_WB = 2764 
n_act = 6944 
n_pre = 6928 
n_ref = 0 
n_req = 14893 
total_req = 16966 

Dual Bus Interface Util: 
issued_total_row = 13872 
issued_total_col = 16966 
Row_Bus_Util =  0.054446 
CoL_Bus_Util = 0.066589 
Either_Row_CoL_Bus_Util = 0.113421 
Issued_on_Two_Bus_Simul_Util = 0.007614 
issued_two_Eff = 0.067133 
queue_avg = 1.045430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04543
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254785 n_nop=225852 n_act=6998 n_pre=6982 n_ref_event=0 n_req=14825 n_rd=14136 n_rd_L2_A=0 n_write=0 n_wr_bk=2756 bw_util=0.0663
n_activity=152573 dram_eff=0.1107
bk0: 900a 241306i bk1: 893a 242121i bk2: 916a 241453i bk3: 904a 241060i bk4: 944a 241246i bk5: 948a 240907i bk6: 920a 239752i bk7: 904a 240555i bk8: 832a 240225i bk9: 836a 240329i bk10: 860a 239972i bk11: 836a 240299i bk12: 873a 240071i bk13: 854a 240140i bk14: 864a 241295i bk15: 852a 241072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527960
Row_Buffer_Locality_read = 0.541525
Row_Buffer_Locality_write = 0.249637
Bank_Level_Parallism = 2.166575
Bank_Level_Parallism_Col = 1.792102
Bank_Level_Parallism_Ready = 1.378878
write_to_read_ratio_blp_rw_average = 0.091389
GrpLevelPara = 1.421735 

BW Util details:
bwutil = 0.066299 
total_CMD = 254785 
util_bw = 16892 
Wasted_Col = 58228 
Wasted_Row = 35461 
Idle = 144204 

BW Util Bottlenecks: 
RCDc_limit = 66700 
RCDWRc_limit = 2857 
WTRc_limit = 5238 
RTWc_limit = 11801 
CCDLc_limit = 7026 
rwq = 0 
CCDLc_limit_alone = 5542 
WTRc_limit_alone = 4539 
RTWc_limit_alone = 11016 

Commands details: 
total_CMD = 254785 
n_nop = 225852 
Read = 14136 
Write = 0 
L2_Alloc = 0 
L2_WB = 2756 
n_act = 6998 
n_pre = 6982 
n_ref = 0 
n_req = 14825 
total_req = 16892 

Dual Bus Interface Util: 
issued_total_row = 13980 
issued_total_col = 16892 
Row_Bus_Util =  0.054870 
CoL_Bus_Util = 0.066299 
Either_Row_CoL_Bus_Util = 0.113558 
Issued_on_Two_Bus_Simul_Util = 0.007610 
issued_two_Eff = 0.067017 
queue_avg = 0.933736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.933736

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46077, Miss = 9115, Miss_rate = 0.198, Pending_hits = 60, Reservation_fails = 383
L2_cache_bank[1]: Access = 44493, Miss = 9081, Miss_rate = 0.204, Pending_hits = 36, Reservation_fails = 274
L2_cache_bank[2]: Access = 46638, Miss = 9122, Miss_rate = 0.196, Pending_hits = 52, Reservation_fails = 430
L2_cache_bank[3]: Access = 44476, Miss = 9139, Miss_rate = 0.205, Pending_hits = 40, Reservation_fails = 319
L2_cache_bank[4]: Access = 45166, Miss = 9110, Miss_rate = 0.202, Pending_hits = 28, Reservation_fails = 155
L2_cache_bank[5]: Access = 47142, Miss = 9086, Miss_rate = 0.193, Pending_hits = 40, Reservation_fails = 243
L2_cache_bank[6]: Access = 47169, Miss = 9105, Miss_rate = 0.193, Pending_hits = 60, Reservation_fails = 630
L2_cache_bank[7]: Access = 44546, Miss = 9108, Miss_rate = 0.204, Pending_hits = 39, Reservation_fails = 182
L2_cache_bank[8]: Access = 46036, Miss = 9113, Miss_rate = 0.198, Pending_hits = 51, Reservation_fails = 129
L2_cache_bank[9]: Access = 44336, Miss = 9099, Miss_rate = 0.205, Pending_hits = 40, Reservation_fails = 582
L2_cache_bank[10]: Access = 45429, Miss = 9080, Miss_rate = 0.200, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[11]: Access = 44641, Miss = 9091, Miss_rate = 0.204, Pending_hits = 40, Reservation_fails = 581
L2_cache_bank[12]: Access = 47084, Miss = 9066, Miss_rate = 0.193, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[13]: Access = 44689, Miss = 9054, Miss_rate = 0.203, Pending_hits = 30, Reservation_fails = 157
L2_cache_bank[14]: Access = 50123, Miss = 9109, Miss_rate = 0.182, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[15]: Access = 43582, Miss = 9131, Miss_rate = 0.210, Pending_hits = 35, Reservation_fails = 71
L2_cache_bank[16]: Access = 46306, Miss = 9108, Miss_rate = 0.197, Pending_hits = 62, Reservation_fails = 1032
L2_cache_bank[17]: Access = 46923, Miss = 9130, Miss_rate = 0.195, Pending_hits = 47, Reservation_fails = 572
L2_cache_bank[18]: Access = 45947, Miss = 9119, Miss_rate = 0.198, Pending_hits = 50, Reservation_fails = 702
L2_cache_bank[19]: Access = 49335, Miss = 9162, Miss_rate = 0.186, Pending_hits = 62, Reservation_fails = 0
L2_cache_bank[20]: Access = 43741, Miss = 9073, Miss_rate = 0.207, Pending_hits = 42, Reservation_fails = 261
L2_cache_bank[21]: Access = 48001, Miss = 9127, Miss_rate = 0.190, Pending_hits = 48, Reservation_fails = 676
L2_cache_bank[22]: Access = 45472, Miss = 9116, Miss_rate = 0.200, Pending_hits = 51, Reservation_fails = 506
L2_cache_bank[23]: Access = 44166, Miss = 9078, Miss_rate = 0.206, Pending_hits = 41, Reservation_fails = 184
L2_cache_bank[24]: Access = 45323, Miss = 9062, Miss_rate = 0.200, Pending_hits = 43, Reservation_fails = 497
L2_cache_bank[25]: Access = 44707, Miss = 9156, Miss_rate = 0.205, Pending_hits = 50, Reservation_fails = 1183
L2_cache_bank[26]: Access = 45227, Miss = 9089, Miss_rate = 0.201, Pending_hits = 45, Reservation_fails = 539
L2_cache_bank[27]: Access = 46734, Miss = 9133, Miss_rate = 0.195, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[28]: Access = 44975, Miss = 9104, Miss_rate = 0.202, Pending_hits = 37, Reservation_fails = 464
L2_cache_bank[29]: Access = 46298, Miss = 9113, Miss_rate = 0.197, Pending_hits = 40, Reservation_fails = 196
L2_cache_bank[30]: Access = 43957, Miss = 9106, Miss_rate = 0.207, Pending_hits = 45, Reservation_fails = 330
L2_cache_bank[31]: Access = 45151, Miss = 9118, Miss_rate = 0.202, Pending_hits = 47, Reservation_fails = 171
L2_cache_bank[32]: Access = 44731, Miss = 9054, Miss_rate = 0.202, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[33]: Access = 46076, Miss = 9117, Miss_rate = 0.198, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[34]: Access = 44580, Miss = 9047, Miss_rate = 0.203, Pending_hits = 47, Reservation_fails = 1157
L2_cache_bank[35]: Access = 45184, Miss = 9117, Miss_rate = 0.202, Pending_hits = 48, Reservation_fails = 766
L2_cache_bank[36]: Access = 44656, Miss = 9124, Miss_rate = 0.204, Pending_hits = 52, Reservation_fails = 341
L2_cache_bank[37]: Access = 44331, Miss = 9054, Miss_rate = 0.204, Pending_hits = 46, Reservation_fails = 712
L2_cache_bank[38]: Access = 45044, Miss = 9106, Miss_rate = 0.202, Pending_hits = 47, Reservation_fails = 421
L2_cache_bank[39]: Access = 46072, Miss = 9086, Miss_rate = 0.197, Pending_hits = 51, Reservation_fails = 592
L2_cache_bank[40]: Access = 47535, Miss = 9123, Miss_rate = 0.192, Pending_hits = 44, Reservation_fails = 419
L2_cache_bank[41]: Access = 45637, Miss = 9094, Miss_rate = 0.199, Pending_hits = 35, Reservation_fails = 160
L2_cache_bank[42]: Access = 44570, Miss = 9122, Miss_rate = 0.205, Pending_hits = 39, Reservation_fails = 137
L2_cache_bank[43]: Access = 45636, Miss = 9089, Miss_rate = 0.199, Pending_hits = 50, Reservation_fails = 533
L2_cache_bank[44]: Access = 44836, Miss = 9106, Miss_rate = 0.203, Pending_hits = 40, Reservation_fails = 605
L2_cache_bank[45]: Access = 46622, Miss = 9096, Miss_rate = 0.195, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[46]: Access = 44793, Miss = 9133, Miss_rate = 0.204, Pending_hits = 40, Reservation_fails = 271
L2_cache_bank[47]: Access = 44506, Miss = 9055, Miss_rate = 0.203, Pending_hits = 40, Reservation_fails = 257
L2_total_cache_accesses = 2188699
L2_total_cache_misses = 436926
L2_total_cache_miss_rate = 0.1996
L2_total_cache_pending_hits = 2086
L2_total_cache_reservation_fails = 17820
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1693795
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 92251
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16926
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 248069
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 52968
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 24142
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 72426
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2772
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 72
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 767
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2036123
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 149536
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 16926
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 767
L2_cache_data_port_util = 0.101
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=2188699
icnt_total_pkts_simt_to_mem=2186459
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.20147
	minimum = 5
	maximum = 78
Network latency average = 5.15949
	minimum = 5
	maximum = 78
Slowest packet = 4150500
Flit latency average = 5.15949
	minimum = 5
	maximum = 78
Slowest flit = 4150500
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.260849
	minimum = 0.237818 (at node 50)
	maximum = 0.304219 (at node 12)
Accepted packet rate average = 0.260849
	minimum = 0.237818 (at node 50)
	maximum = 0.304832 (at node 12)
Injected flit rate average = 0.260849
	minimum = 0.237818 (at node 50)
	maximum = 0.304219 (at node 12)
Accepted flit rate average= 0.260849
	minimum = 0.237818 (at node 50)
	maximum = 0.304832 (at node 12)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.27115 (3 samples)
	minimum = 5 (3 samples)
	maximum = 81.3333 (3 samples)
Network latency average = 5.17607 (3 samples)
	minimum = 5 (3 samples)
	maximum = 81.3333 (3 samples)
Flit latency average = 5.17607 (3 samples)
	minimum = 5 (3 samples)
	maximum = 81.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.211035 (3 samples)
	minimum = 0.190322 (3 samples)
	maximum = 0.247262 (3 samples)
Accepted packet rate average = 0.211035 (3 samples)
	minimum = 0.190322 (3 samples)
	maximum = 0.248155 (3 samples)
Injected flit rate average = 0.211035 (3 samples)
	minimum = 0.190322 (3 samples)
	maximum = 0.247262 (3 samples)
Accepted flit rate average = 0.211035 (3 samples)
	minimum = 0.190322 (3 samples)
	maximum = 0.248155 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 45 min, 45 sec (13545 sec)
gpgpu_simulation_rate = 2762 (inst/sec)
gpgpu_simulation_rate = 26 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399350..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399348..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399340..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29399334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29399370..

GPGPU-Sim PTX: cudaLaunch for 0x0x4019f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9pagerank1PiS_S_PfS0_ii 
GPGPU-Sim PTX: pushing kernel '_Z9pagerank1PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
Destroy streams for kernel 4: size 0
kernel_name = _Z9pagerank1PiS_S_PfS0_ii 
kernel_launch_uid = 4 
gpu_sim_cycle = 343587
gpu_sim_insn = 24252248
gpu_ipc =      70.5855
gpu_tot_sim_cycle = 703285
gpu_tot_sim_insn = 61667384
gpu_tot_ipc =      87.6848
gpu_tot_issued_cta = 4676
gpu_occupancy = 76.9135% 
gpu_tot_occupancy = 77.0707% 
max_total_param_size = 0
gpu_stall_dramfull = 6928
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.8172
partiton_level_parallism_total  =       5.9509
partiton_level_parallism_util =       7.4483
partiton_level_parallism_util_total  =       7.5849
L2_BW  =     223.3803 GB/Sec
L2_BW_total  =     228.6365 GB/Sec
gpu_total_sim_rate=2412

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2579126
	L1I_total_cache_misses = 20753
	L1I_total_cache_miss_rate = 0.0080
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 126770
L1D_cache:
	L1D_cache_core[0]: Access = 124880, Miss = 20209, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 125514, Miss = 19950, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 128090, Miss = 21053, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 125547, Miss = 19794, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 134949, Miss = 20566, Miss_rate = 0.152, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 124530, Miss = 19261, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 128517, Miss = 20574, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 123608, Miss = 19569, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 125013, Miss = 19726, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 124781, Miss = 19888, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 125784, Miss = 20316, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 125368, Miss = 20026, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128166, Miss = 20642, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 125800, Miss = 20674, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 123204, Miss = 19577, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 126366, Miss = 20104, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 128362, Miss = 20880, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 124184, Miss = 20228, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 127629, Miss = 19984, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 124054, Miss = 19526, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 127387, Miss = 20271, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 126926, Miss = 20086, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 126876, Miss = 20520, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 128147, Miss = 20709, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 123342, Miss = 19414, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 124024, Miss = 19301, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 127118, Miss = 19772, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 126149, Miss = 20651, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 127214, Miss = 19614, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 133915, Miss = 19949, Miss_rate = 0.149, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 126773, Miss = 20163, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 126602, Miss = 19793, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 125468, Miss = 20055, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 127896, Miss = 20248, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 134263, Miss = 20234, Miss_rate = 0.151, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 123691, Miss = 18990, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 127566, Miss = 19313, Miss_rate = 0.151, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 125131, Miss = 19634, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 123091, Miss = 19025, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 135057, Miss = 20388, Miss_rate = 0.151, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 5070982
	L1D_total_cache_misses = 800677
	L1D_total_cache_miss_rate = 0.1579
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 168336
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0304
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4232921
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 351740
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 336785
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 163216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2558373
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20753
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126770
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4921446
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 168336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 149536
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2579126

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1256, 1340, 1200, 1480, 1340, 948, 1198, 1648, 898, 1066, 1010, 1066, 2214, 1066, 1402, 1010, 1110, 1306, 1194, 1549, 1446, 1136, 1306, 1586, 1060, 836, 948, 696, 1032, 948, 1116, 1060, 1004, 752, 948, 892, 948, 808, 752, 1144, 668, 724, 892, 752, 1004, 808, 836, 836, 670, 810, 754, 642, 642, 642, 838, 726, 463, 463, 575, 547, 603, 463, 771, 547, 
gpgpu_n_tot_thrd_icount = 158148608
gpgpu_n_tot_w_icount = 4942144
gpgpu_n_stall_shd_mem = 160849810
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4034836
gpgpu_n_mem_write_global = 149536
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 13227445
gpgpu_n_store_insn = 1196268
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5386752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:152894380	W0_Idle:5955822	W0_Scoreboard:8484126	W1:1006768	W2:464268	W3:292204	W4:214380	W5:171486	W6:142650	W7:129430	W8:111656	W9:95110	W10:87324	W11:77920	W12:73410	W13:67792	W14:66350	W15:67850	W16:67552	W17:66076	W18:63548	W19:65466	W20:59002	W21:57254	W22:54834	W23:55168	W24:51494	W25:51534	W26:47504	W27:47518	W28:36190	W29:31610	W30:24608	W31:13008	W32:1081180
single_issue_nums: WS0:1230328	WS1:1236952	WS2:1231486	WS3:1243378	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5441776 {8:680222,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5981440 {40:149536,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 134184560 {40:3354614,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27208880 {40:680222,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1196288 {8:149536,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 134184560 {40:3354614,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
maxmflatency = 2086 
max_icnt2mem_latency = 552 
maxmrqlatency = 1810 
max_icnt2sh_latency = 83 
averagemflatency = 166 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 26 
avg_icnt2sh_latency = 7 
mrq_lat_table:285381 	163657 	9897 	14196 	102541 	68639 	33537 	23025 	11401 	1818 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3495916 	668230 	19331 	1051 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2325635 	1744820 	109971 	3232 	556 	661 	280 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3835752 	339654 	8055 	968 	103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1371 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        40        49        17        15        24        29        34        18        23        30 
dram[1]:        64        64        64        64        64        64        53        52        16        30        25        14        23        15        27        31 
dram[2]:        64        64        64        64        59        57        29        33        16        18        33        43        44        28        23        18 
dram[3]:        64        64        64        64        64        60        27        44        22        30        23        21        20        17        26        15 
dram[4]:        64        64        64        64        64        64        31        38        26        25        19        15        29        28        29        31 
dram[5]:        64        64        64        64        64        61        40        38        16        21        22        22        12        17        24        20 
dram[6]:        64        64        64        64        60        56        23        32        30        18        21        12        36        28        31        44 
dram[7]:        64        64        64        64        63        60        29        25        19        33        22        17        24        21        31        32 
dram[8]:        64        64        64        64        64        64        40        37        18        23        16        23        23        21        28        39 
dram[9]:        64        64        64        64        64        61        36        32        24        27        16        30        16        36        29        25 
dram[10]:        64        64        64        64        58        56        17        27        14        16        50        22        36        36        23        34 
dram[11]:        64        64        64        64        64        56        32        28        18        20        21        23        23        19        16        17 
dram[12]:        64        64        64        64        64        64        35        26        20        20        20        19        15        19        36        24 
dram[13]:        64        64        64        64        64        64        26        25        25        30        25        16        36        21        29        35 
dram[14]:        64        64        64        64        60        57        34        16        26        43        40        20        32        32        14        21 
dram[15]:        64        64        64        64        64        56        20        21        19        15        21        24        19        24        32        28 
dram[16]:        64        64        64        64        64        64        28        30        26        19        20        22        23        21        32        32 
dram[17]:        64        64        64        64        61        64        47        36        20        29        26        21        24        23        26        22 
dram[18]:        64        64        64        64        54        53        21        23        17        29        24        27        40        28        31        32 
dram[19]:        64        64        64        64        60        60        32        35        19        15        30        21        21        22        23        18 
dram[20]:        64        64        64        64        64        64        37        27        31        24        41        26        29        18        25        27 
dram[21]:        64        64        64        64        64        64        47        29        18        22        29        21        24        23        26        33 
dram[22]:        64        64        64        64        57        52        25        24        41        20        25        31        36        40        24        22 
dram[23]:        64        64        64        64        60        64        40        25        18        19        17        24        16        16        45        37 
maximum service time to same row:
dram[0]:     18066      9857     16524      9387      8995     27428     12583     12944      8129      7629      7311      7704     31140     15444     11277     58600 
dram[1]:     11938     12618     12987      6406      6380      8507      5554     11729      8625     17631      7913      9235      5724      5391     15856     10529 
dram[2]:     14815     11218     22291      5691      9288     20918      5774     13841      6751      6858     10643     13994      9000     16509     13305     13445 
dram[3]:     10827     19094      4365      9690      5925     13406      9928      8605     10192     18494      8658      9699      6966     15513      9209     10814 
dram[4]:      8779     14104      9549     10784     17536      7611      5885      6635     12323     13463     11515     11796      9871     22248     13673     16690 
dram[5]:      7380     12862      6651      7213      7458      6072     12948      6593      6688      7190     10389      5834      4643     12730      8772      8058 
dram[6]:      6578     17196      6355      6861      6239      6089      7210      4032     10240      6579      6322      6228     12761     37727      9367      9541 
dram[7]:     14688     15431      6127      9728      7259     17688     15248      7102     45134      8637      6847      5268      7933      6005     12105     10187 
dram[8]:     10915     37449      5455      6950     10080     20404      8310      6678     10777     25709      6312      7306     26154     11527      8890     16104 
dram[9]:     12556     10994      5245      9509      9822      8540      6893      8638     11486     14224      7678      8384      8697      9438     10858     12286 
dram[10]:      9960     80929      7373     19503      8064      8320      7305     12508      7075      9206      9597      9483      8546      8981      8360      8568 
dram[11]:      8755     89205     11369     10711      7682      8431      6555      9026      6763      5690      7703      6177     49645      8049     14238     10883 
dram[12]:     14819     10540      9624     13740      7076      8803      7183      5513     10691      5458      8798      5254      6424     18664     15399      8569 
dram[13]:      7711     23946      8848      4602      7550      9394      7057      5205      8320     15374     13392      6904     11118      7618     12208     14569 
dram[14]:     16185     16748      5410      7284      8781     10027     10102      7196      8314     11658      8846      9259      6114      8396     13515      4220 
dram[15]:     12899     14711      8865     10277      9206      9297      8671      8785     10735      7340     10243      7361     12474      8385     12556      9483 
dram[16]:     27658     11167      6185      7125     10060      7283     12395      8712      7950      6420      8800      8604     30113     10085     12513     18684 
dram[17]:     15752     15780     11674      6157      7718      9259      5804      5616      7302      7547     16095      9097     13190     10980     36104      8356 
dram[18]:     35644     35458      5932      5303      5560      5254     12033      7934      6498     14930      8945      8006      5133     34470     11076     37469 
dram[19]:     15051     14532     20107      8283      8653     14646      9471     14170     12607     25109     12271      6311      5923     13327      7668      7204 
dram[20]:     29520      6148     10173      4615      8349     11641     11967      5505     38176      7130     10746      6504     18517     11546     12285      8025 
dram[21]:      9700      9079     29208     23511      5434      8950      9632      7959      6976     11177     10593      8619      5501      6526     13226     11507 
dram[22]:     33404      6100      6535     11106     12554      9176      7970     10522     12064      6832     11401     11974     30646     10987      9237     12069 
dram[23]:      6732     15467      6576     12627     11273      6181     11617      7073      7267      9314     13927     12140      4236      8125     19219     11218 
average row accesses per activate:
dram[0]:  2.270171  2.299876  2.267879  2.372966  2.421951  2.414392  2.308333  2.227642  2.058275  1.876988  2.017123  1.991141  2.175088  1.965775  2.058153  2.206061 
dram[1]:  2.340101  2.237530  2.282238  2.256039  2.407047  2.367420  2.254879  2.162192  2.156098  1.968889  1.983352  1.995575  2.178984  1.983193  2.119578  2.168878 
dram[2]:  2.190364  2.189032  2.180556  2.114160  2.225880  2.165016  2.229714  2.060475  1.979933  1.808163  1.996652  1.968923  2.138636  1.938606  2.005556  2.063291 
dram[3]:  2.271515  2.266748  2.156431  2.129712  2.166485  2.245109  2.089924  2.113413  2.060890  1.980813  1.977528  1.938043  2.098864  1.867482  2.011186  2.084393 
dram[4]:  2.232779  2.306072  2.375000  2.268817  2.288215  2.286047  2.176932  2.071198  2.043829  1.985459  1.942013  2.068287  2.137500  1.912953  2.106184  2.116061 
dram[5]:  2.329130  2.252121  2.224076  2.169336  2.268349  2.386747  2.256140  2.199773  2.020666  2.051282  2.043379  2.033595  2.002123  2.077605  2.174123  2.054857 
dram[6]:  2.214201  2.338384  2.214286  2.177083  2.266055  2.211473  2.163636  2.018848  1.963252  2.072275  1.922747  2.018265  2.061674  2.056893  2.147971  2.031638 
dram[7]:  2.254808  2.240096  2.077596  2.111842  2.209767  2.320513  2.256709  2.106593  2.032445  2.083628  2.038239  1.966777  2.111237  2.085682  2.118267  2.232210 
dram[8]:  2.314286  2.196450  2.214286  2.227059  2.439803  2.277066  2.449622  2.069223  1.986562  2.097762  2.022753  1.967742  2.124287  2.000000  2.123515  2.229347 
dram[9]:  2.113895  2.270108  2.167617  2.307506  2.330588  2.322844  2.275943  2.113167  2.176904  2.055814  1.988889  2.070776  2.034632  2.087778  2.222906  2.157518 
dram[10]:  2.205066  2.435356  2.219484  2.326113  2.242356  2.253648  2.066595  2.163657  1.949002  1.900325  2.043429  2.051311  2.161883  2.084257  2.021301  2.109302 
dram[11]:  2.274413  2.223971  2.154546  2.316953  2.234444  2.201568  2.140969  2.202532  2.138518  1.939227  2.013636  1.901919  1.985090  1.899273  2.078613  2.095794 
dram[12]:  2.425587  2.370701  2.251781  2.374846  2.344379  2.380838  2.166667  2.152150  1.896146  1.976562  2.014706  1.945102  2.134415  2.194346  2.078341  2.126777 
dram[13]:  2.237248  2.307503  2.226730  2.191514  2.343266  2.209767  2.284360  2.189403  2.148238  2.113744  1.975851  2.039503  2.006383  2.097669  2.103851  2.049425 
dram[14]:  2.417099  2.189412  2.127232  2.265018  2.362989  2.228956  2.286738  2.295238  1.868922  1.930693  1.913276  1.993341  2.205128  2.038835  2.028280  1.991001 
dram[15]:  2.313283  2.168019  2.239356  2.253538  2.466999  2.406821  2.276796  2.142222  1.957494  1.826722  2.110980  1.986681  1.967983  2.068508  2.116061  1.951435 
dram[16]:  2.310945  2.112613  2.318464  2.424936  2.265212  2.206013  2.244444  2.299156  2.009040  1.938798  2.035469  1.969197  2.022851  2.063474  2.156098  2.161212 
dram[17]:  2.165708  2.207747  2.284493  2.262394  2.364848  2.175885  2.211913  2.301088  1.907809  1.931868  2.076923  2.001117  1.996815  2.160735  2.067738  2.036655 
dram[18]:  2.149770  2.244256  2.286061  2.261962  2.155604  2.177901  2.212815  2.049041  1.910464  2.013905  2.011173  2.022472  1.976939  2.074610  1.936831  2.085380 
dram[19]:  2.155738  2.224638  2.322660  2.504528  2.328655  2.165027  2.313539  2.299394  2.016018  1.949059  2.082450  2.034523  1.853414  2.041943  2.041855  2.050750 
dram[20]:  2.215991  2.232164  2.395913  2.239905  2.339601  2.271801  2.352657  2.098253  2.093051  1.951754  2.099415  1.904095  2.193890  2.064805  2.119578  2.071842 
dram[21]:  2.186461  2.337940  2.385482  2.302410  2.328162  2.433824  2.343410  2.178409  2.033410  2.069412  2.065834  2.003371  2.019439  2.170901  2.114486  2.158730 
dram[22]:  2.181075  2.139908  2.250295  2.347985  2.379023  2.254256  2.191562  2.246784  1.928026  1.997732  2.068129  1.988975  2.109620  2.127128  1.985683  2.122449 
dram[23]:  2.181712  2.200475  2.326805  2.201397  2.345238  2.279632  2.088172  2.207852  1.938326  1.962180  2.042093  1.973064  2.040089  1.945043  2.113054  2.012486 
average row locality = 714176/333906 = 2.138854
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1795      1792      1804      1824      1896      1864      1836      1816      1672      1674      1672      1702      1757      1744      1726      1738 
dram[1]:      1784      1813      1808      1802      1892      1900      1856      1828      1672      1676      1692      1708      1791      1792      1728      1720 
dram[2]:      1800      1808      1815      1848      1876      1882      1846      1808      1680      1676      1693      1680      1786      1769      1726      1716 
dram[3]:      1808      1796      1796      1844      1900      1868      1828      1832      1664      1660      1664      1688      1754      1736      1720      1724 
dram[4]:      1812      1796      1812      1827      1876      1880      1839      1818      1676      1679      1679      1691      1785      1751      1725      1726 
dram[5]:      1785      1794      1800      1824      1890      1892      1828      1832      1664      1664      1696      1720      1790      1780      1720      1720 
dram[6]:      1804      1789      1820      1812      1888      1880      1808      1824      1668      1656      1696      1676      1778      1786      1722      1720 
dram[7]:      1808      1800      1828      1848      1900      1900      1832      1816      1660      1673      1664      1681      1764      1754      1729      1712 
dram[8]:      1798      1792      1820      1822      1896      1872      1841      1836      1678      1685      1683      1673      1769      1774      1712      1728 
dram[9]:      1792      1820      1828      1832      1892      1902      1829      1836      1676      1672      1696      1720      1785      1785      1725      1728 
dram[10]:      1770      1784      1820      1854      1891      1914      1824      1816      1664      1660      1692      1704      1787      1786      1724      1733 
dram[11]:      1778      1777      1824      1816      1916      1880      1840      1813      1664      1660      1676      1688      1768      1736      1720      1716 
dram[12]:      1794      1796      1824      1848      1892      1898      1824      1845      1675      1675      1685      1711      1746      1769      1725      1718 
dram[13]:      1816      1808      1800      1836      1880      1900      1828      1836      1672      1688      1704      1712      1790      1794      1724      1708 
dram[14]:      1800      1796      1832      1846      1901      1896      1816      1824      1672      1661      1692      1700      1796      1794      1716      1698 
dram[15]:      1784      1804      1864      1836      1892      1888      1832      1824      1656      1656      1692      1696      1750      1776      1726      1696 
dram[16]:      1794      1808      1804      1832      1886      1892      1820      1807      1682      1679      1683      1695      1763      1757      1696      1708 
dram[17]:      1813      1812      1804      1804      1868      1880      1829      1802      1664      1664      1688      1696      1785      1786      1723      1704 
dram[18]:      1800      1792      1816      1820      1892      1884      1832      1816      1676      1648      1704      1704      1790      1769      1729      1708 
dram[19]:      1780      1781      1816      1856      1900      1892      1840      1796      1666      1664      1672      1672      1752      1754      1726      1704 
dram[20]:      1793      1784      1808      1816      1900      1912      1840      1816      1681      1684      1699      1674      1773      1752      1728      1712 
dram[21]:      1780      1796      1832      1836      1868      1896      1832      1812      1667      1664      1724      1688      1776      1786      1730      1696 
dram[22]:      1801      1800      1832      1846      1904      1896      1820      1816      1672      1668      1696      1708      1790      1779      1724      1696 
dram[23]:      1796      1791      1828      1820      1883      1892      1836      1808      1664      1668      1700      1664      1738      1714      1732      1700 
total dram reads = 680973
bank skew: 1916/1648 = 1.16
chip skew: 28518/28234 = 1.01
number of total write accesses:
dram[0]:        62        64        67        72        90        82       103       102        94        96        95        96        94        94        79        82 
dram[1]:        60        71        68        66        89        91       108       105        96        96        95        96        96        96        80        78 
dram[2]:        64        68        69        78        85        86       105       100        96        96        96        94        96        94        79        77 
dram[3]:        66        65        65        77        91        83       101       106        96        95        96        95        93        96        78        79 
dram[4]:        68        65        69        72        85        86       105       102        96        96        96        96        96        95        80        79 
dram[5]:        62        64        66        72        88        89       101       106        96        96        94        96        96        94        78        78 
dram[6]:        67        63        71        69        88        86        96       104        95        93        96        92        94        94        78        78 
dram[7]:        68        66        73        78        91        91       102       101        94        96        95        95        96        96        80        76 
dram[8]:        65        64        71        71        90        84       104       107        96        96        95        96        94        96        76        80 
dram[9]:        64        71        73        74        89        91       101       106        96        96        94        94        95        94        80        80 
dram[10]:        58        62        71        79        89        94       100       101        94        94        96        95        96        94        79        81 
dram[11]:        62        60        72        70        95        86       104       101        96        95        96        96        96        93        78        78 
dram[12]:        64        65        72        78        89        90       100       107        96        96        96        96        96        94        79        77 
dram[13]:        70        68        66        75        86        91       100       106        96        96        96        95        96        96        79        75 
dram[14]:        66        65        74        77        91        90        98       104        96        94        95        96        96        96        77        72 
dram[15]:        62        67        82        75        89        88       101       104        94        94        96        94        94        96        79        72 
dram[16]:        64        68        67        74        87        89        99        99        96        95        96        95        96        96        72        75 
dram[17]:        69        69        67        67        83        87       102       101        95        94        94        95        96        96        78        74 
dram[18]:        66        64        70        71        89        87       102       106        95        90        96        96        96        94        80        75 
dram[19]:        61        61        70        80        91        89       108       101        96        96        96        96        94        96        79        74 
dram[20]:        64        62        68        70        91        94       108       106        96        96        96        93        94        96        80        76 
dram[21]:        61        65        74        75        83        90       106       105        98        95        96        95        94        94        80        72 
dram[22]:        66        66        74        77        92        90       102       105        96        94        95        96        96        95        79        72 
dram[23]:        65        64        73        71        87        89       106       104        96        96        95        94        94        91        81        73 
total dram writes = 33203
bank skew: 108/58 = 1.86
chip skew: 1398/1364 = 1.02
average mf latency per bank:
dram[0]:       1354      1392      1132      1184      1031      1020       861       899       819       712       711       677       653       656      1180      1076
dram[1]:       1565      1449      1258      1175       993       925       821       861       814       747       703       678       634       633      1116      1156
dram[2]:       1345      1477      1135      1157       915      1100       889       888       822       822       714       741       621       645      1125      1107
dram[3]:       1444      1445      1305      1104       981      1013       793       857       738       745       648       682       613       654      1357      1068
dram[4]:       1350      1336      1265      1237       952       975       906       831       761       750       713       716       625       630      1224      1162
dram[5]:       1663      1346      1169      1177       903       997       902       859       720       717       683       682       614       619      1073      1182
dram[6]:       1368      1522      1300      1161      1060       985       823       805       837       732       644       670       624       615      1330      1120
dram[7]:       1433      1406      1274      1222       986       929       999       809       764       724       663       647       596       611      1706      1044
dram[8]:       1556      1542      1138      1139      1004      1014       808       899       806       838       717       675       663       654      1324      1250
dram[9]:       1570      1379      1152      1348      1021       973       844       940       818       769       704       694       616       619      1152      1591
dram[10]:       1242      1495      1119      1342      1129       928       863       879       755       781       665       684       623       643      1084      1427
dram[11]:       1429      1447      1198      1174       983      1012       876       826       764       745       720       647       623       579      1129      1135
dram[12]:       1297      1486      1198      1159      1008       976       850       884       763       796       660       730       655       641      1354      1155
dram[13]:       1413      1486      1232      1093      1015      1090       839       838       748       726       691       678       603       625      1214      1383
dram[14]:       1424      1375      1071      1174       961       946       820       852       761       813       674       701       630       624      1313      1407
dram[15]:       1319      1331      1121      1281       915       981       873       850       783       780       667       686       651       624      1182      1129
dram[16]:       1450      1344      1144      1222       942       999       858       818       794       802       685       639       630       639      1213      1423
dram[17]:       1403      1407      1174      1100       993      1042       856       858       767       815       677       690       610       603      1173      1236
dram[18]:       1398      1427      1188      1102      1003      1027       862       769       753       800       680       672       605       658      1101      1166
dram[19]:       1359      1562      1141      1156       975      1053       938       837       824       766       693       714       623       611      1144      1200
dram[20]:       1617      1564      1183      1221      1041       959       886       843       771       799       727       704       675       626      1242      1152
dram[21]:       1296      1378      1117      1199      1076       999       861       864       778       783       680       688       613       670      1237      1317
dram[22]:       1375      1522      1181      1396       952       944       878       820       762       705       687       672       624       615      1174      1255
dram[23]:       1300      1403      1218      1213      1120       974       842       859       743       766       662       669       606       587      1100      1130
maximum mf latency per bank:
dram[0]:        872       850       904      1013      1314      1205       756      1015      1241       888       858       973      1124      1094       614       828
dram[1]:       1019       923       910       958      1762       998       855      1120      1030      1096       963      1084      1068      1145       915      1116
dram[2]:        639       627       853       743       679       793       657       578       653       721       828       585       788       715       679       635
dram[3]:        703       879       762       923       923      1012       597       802       811       802       687      1001       741       721       709       680
dram[4]:        882       967      1035       993      1131      1353       886      1205      1069      1149      1041       805      1212      1151       686       974
dram[5]:        613       740       702       810      1067       874       869       682       851       900      1028      1099      1100       658       667       665
dram[6]:        685       727       850       655      1087       747       671       699       613       716       589       974       886       786       778       862
dram[7]:        843       537       742       647       836       791       979       712       810       585       682       630      1053       718       707       816
dram[8]:       1124       865       965       992      1362      1281      1112       800      1332       925      1136       802      1689      1178      1180       785
dram[9]:        862       773      1344       941      1268      1759       944       819      1126      1327      1059       870      1315       881       977       970
dram[10]:        831       766       758      1411      1269       922      1193      1240       847      1167       730      1026       816      1061       711       946
dram[11]:        905       822       713       807      1150      1050       972       686      1115       880       774       698       931       999       670       653
dram[12]:        988      1123      1016      2086      1820      1353       959      1411      1169      1170       710      1171      1126      1171       940      1116
dram[13]:        849       812       870      1034      1215       985      1034       883      1065      1194       872      1244       902      1246       929       672
dram[14]:        723       782       783      1474      1089       768       816       886       687       811       636       731       773      1032       852       774
dram[15]:        793       627       912      1081      1009       841       904       927       856       787       662       747      1681       648       663       751
dram[16]:        926       829      1126       894      1197      1886      1166       832      1053      1261      1039      1000      2013      1419       792       886
dram[17]:       1013       776      1280       727      1054       789      1043       870       894      1142       935       845       980      1207       702      1269
dram[18]:        762       817      1064      1063       732       992       764       627       757       747       919      1113       841      1243       693      1046
dram[19]:        872       779       768      1064      1047      1049      1240      1149       828      1135       933      1084      1106      1106       920       892
dram[20]:       1336      1272      1066      1020      1314      1582      1167      1013      1267      1283      1181       902      1692      1133      1201      1141
dram[21]:        963      1128       992      1529      1129      1198       841      1065      1181      1449       997      1206      1083      1240       828      1165
dram[22]:        672       698       999      1309       906       933       817       796       655       948       709       949       777       908       742       775
dram[23]:        963       612       965       672       875       734       865       663       530       745       762       888      1167       811       733       746

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498159 n_nop=440689 n_act=13645 n_pre=13629 n_ref_event=0 n_req=29684 n_rd=28312 n_rd_L2_A=0 n_write=0 n_wr_bk=5488 bw_util=0.06785
n_activity=301923 dram_eff=0.1119
bk0: 1795a 472387i bk1: 1792a 472387i bk2: 1804a 472114i bk3: 1824a 471738i bk4: 1896a 471149i bk5: 1864a 471427i bk6: 1836a 470374i bk7: 1816a 469918i bk8: 1672a 469505i bk9: 1674a 468280i bk10: 1672a 470208i bk11: 1702a 469042i bk12: 1757a 469964i bk13: 1744a 467781i bk14: 1726a 470282i bk15: 1738a 471559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.540358
Row_Buffer_Locality_read = 0.553370
Row_Buffer_Locality_write = 0.271866
Bank_Level_Parallism = 2.162521
Bank_Level_Parallism_Col = 1.805309
Bank_Level_Parallism_Ready = 1.452367
write_to_read_ratio_blp_rw_average = 0.092689
GrpLevelPara = 1.413790 

BW Util details:
bwutil = 0.067850 
total_CMD = 498159 
util_bw = 33800 
Wasted_Col = 114664 
Wasted_Row = 69852 
Idle = 279843 

BW Util Bottlenecks: 
RCDc_limit = 130570 
RCDWRc_limit = 5852 
WTRc_limit = 10067 
RTWc_limit = 22010 
CCDLc_limit = 13149 
rwq = 0 
CCDLc_limit_alone = 10498 
WTRc_limit_alone = 8820 
RTWc_limit_alone = 20606 

Commands details: 
total_CMD = 498159 
n_nop = 440689 
Read = 28312 
Write = 0 
L2_Alloc = 0 
L2_WB = 5488 
n_act = 13645 
n_pre = 13629 
n_ref = 0 
n_req = 29684 
total_req = 33800 

Dual Bus Interface Util: 
issued_total_row = 27274 
issued_total_col = 33800 
Row_Bus_Util =  0.054750 
CoL_Bus_Util = 0.067850 
Either_Row_CoL_Bus_Util = 0.115365 
Issued_on_Two_Bus_Simul_Util = 0.007235 
issued_two_Eff = 0.062711 
queue_avg = 1.015525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.01553
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498159 n_nop=440480 n_act=13734 n_pre=13718 n_ref_event=0 n_req=29853 n_rd=28462 n_rd_L2_A=0 n_write=0 n_wr_bk=5564 bw_util=0.0683
n_activity=304054 dram_eff=0.1119
bk0: 1784a 472619i bk1: 1813a 470775i bk2: 1808a 470960i bk3: 1802a 470696i bk4: 1892a 470452i bk5: 1900a 469489i bk6: 1856a 469837i bk7: 1828a 468833i bk8: 1672a 470355i bk9: 1676a 468740i bk10: 1692a 468986i bk11: 1708a 468504i bk12: 1791a 469689i bk13: 1792a 466805i bk14: 1728a 470304i bk15: 1720a 471399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539946
Row_Buffer_Locality_read = 0.550242
Row_Buffer_Locality_write = 0.329260
Bank_Level_Parallism = 2.192105
Bank_Level_Parallism_Col = 1.851665
Bank_Level_Parallism_Ready = 1.504526
write_to_read_ratio_blp_rw_average = 0.084424
GrpLevelPara = 1.416959 

BW Util details:
bwutil = 0.068303 
total_CMD = 498159 
util_bw = 34026 
Wasted_Col = 114639 
Wasted_Row = 71194 
Idle = 278300 

BW Util Bottlenecks: 
RCDc_limit = 131351 
RCDWRc_limit = 5011 
WTRc_limit = 9960 
RTWc_limit = 20480 
CCDLc_limit = 13027 
rwq = 0 
CCDLc_limit_alone = 10500 
WTRc_limit_alone = 8746 
RTWc_limit_alone = 19167 

Commands details: 
total_CMD = 498159 
n_nop = 440480 
Read = 28462 
Write = 0 
L2_Alloc = 0 
L2_WB = 5564 
n_act = 13734 
n_pre = 13718 
n_ref = 0 
n_req = 29853 
total_req = 34026 

Dual Bus Interface Util: 
issued_total_row = 27452 
issued_total_col = 34026 
Row_Bus_Util =  0.055107 
CoL_Bus_Util = 0.068303 
Either_Row_CoL_Bus_Util = 0.115784 
Issued_on_Two_Bus_Simul_Util = 0.007626 
issued_two_Eff = 0.065865 
queue_avg = 1.144480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14448
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498159 n_nop=439493 n_act=14358 n_pre=14342 n_ref_event=0 n_req=29792 n_rd=28409 n_rd_L2_A=0 n_write=0 n_wr_bk=5532 bw_util=0.06813
n_activity=308262 dram_eff=0.1101
bk0: 1800a 471071i bk1: 1808a 471320i bk2: 1815a 470281i bk3: 1848a 468758i bk4: 1876a 469570i bk5: 1882a 468036i bk6: 1846a 469675i bk7: 1808a 468482i bk8: 1680a 468994i bk9: 1676a 466631i bk10: 1693a 468322i bk11: 1680a 469223i bk12: 1786a 469478i bk13: 1769a 467624i bk14: 1726a 469457i bk15: 1716a 471570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518059
Row_Buffer_Locality_read = 0.533000
Row_Buffer_Locality_write = 0.211135
Bank_Level_Parallism = 2.187539
Bank_Level_Parallism_Col = 1.802058
Bank_Level_Parallism_Ready = 1.402286
write_to_read_ratio_blp_rw_average = 0.090412
GrpLevelPara = 1.433183 

BW Util details:
bwutil = 0.068133 
total_CMD = 498159 
util_bw = 33941 
Wasted_Col = 118637 
Wasted_Row = 72261 
Idle = 273320 

BW Util Bottlenecks: 
RCDc_limit = 136558 
RCDWRc_limit = 6124 
WTRc_limit = 10953 
RTWc_limit = 23895 
CCDLc_limit = 12936 
rwq = 0 
CCDLc_limit_alone = 10417 
WTRc_limit_alone = 9732 
RTWc_limit_alone = 22597 

Commands details: 
total_CMD = 498159 
n_nop = 439493 
Read = 28409 
Write = 0 
L2_Alloc = 0 
L2_WB = 5532 
n_act = 14358 
n_pre = 14342 
n_ref = 0 
n_req = 29792 
total_req = 33941 

Dual Bus Interface Util: 
issued_total_row = 28700 
issued_total_col = 33941 
Row_Bus_Util =  0.057612 
CoL_Bus_Util = 0.068133 
Either_Row_CoL_Bus_Util = 0.117766 
Issued_on_Two_Bus_Simul_Util = 0.007979 
issued_two_Eff = 0.067756 
queue_avg = 0.870278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.870278
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498159 n_nop=439826 n_act=14209 n_pre=14193 n_ref_event=0 n_req=29664 n_rd=28282 n_rd_L2_A=0 n_write=0 n_wr_bk=5528 bw_util=0.06787
n_activity=307197 dram_eff=0.1101
bk0: 1808a 472627i bk1: 1796a 472415i bk2: 1796a 470737i bk3: 1844a 469698i bk4: 1900a 468601i bk5: 1868a 470048i bk6: 1828a 469300i bk7: 1832a 469181i bk8: 1664a 470623i bk9: 1660a 469706i bk10: 1664a 470268i bk11: 1688a 468348i bk12: 1754a 469639i bk13: 1736a 468179i bk14: 1720a 469675i bk15: 1724a 470629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.521002
Row_Buffer_Locality_read = 0.536171
Row_Buffer_Locality_write = 0.210564
Bank_Level_Parallism = 2.141274
Bank_Level_Parallism_Col = 1.752736
Bank_Level_Parallism_Ready = 1.370748
write_to_read_ratio_blp_rw_average = 0.089361
GrpLevelPara = 1.410074 

BW Util details:
bwutil = 0.067870 
total_CMD = 498159 
util_bw = 33810 
Wasted_Col = 118612 
Wasted_Row = 71993 
Idle = 273744 

BW Util Bottlenecks: 
RCDc_limit = 135242 
RCDWRc_limit = 6082 
WTRc_limit = 10452 
RTWc_limit = 21213 
CCDLc_limit = 13403 
rwq = 0 
CCDLc_limit_alone = 10836 
WTRc_limit_alone = 9196 
RTWc_limit_alone = 19902 

Commands details: 
total_CMD = 498159 
n_nop = 439826 
Read = 28282 
Write = 0 
L2_Alloc = 0 
L2_WB = 5528 
n_act = 14209 
n_pre = 14193 
n_ref = 0 
n_req = 29664 
total_req = 33810 

Dual Bus Interface Util: 
issued_total_row = 28402 
issued_total_col = 33810 
Row_Bus_Util =  0.057014 
CoL_Bus_Util = 0.067870 
Either_Row_CoL_Bus_Util = 0.117097 
Issued_on_Two_Bus_Simul_Util = 0.007787 
issued_two_Eff = 0.066498 
queue_avg = 0.858222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.858222
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498159 n_nop=440418 n_act=13909 n_pre=13893 n_ref_event=0 n_req=29758 n_rd=28372 n_rd_L2_A=0 n_write=0 n_wr_bk=5535 bw_util=0.06806
n_activity=303359 dram_eff=0.1118
bk0: 1812a 470616i bk1: 1796a 471951i bk2: 1812a 471724i bk3: 1827a 470510i bk4: 1876a 469969i bk5: 1880a 469301i bk6: 1839a 468279i bk7: 1818a 467731i bk8: 1676a 469116i bk9: 1679a 468611i bk10: 1679a 468413i bk11: 1691a 469099i bk12: 1785a 468615i bk13: 1751a 466560i bk14: 1725a 471071i bk15: 1726a 470215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532596
Row_Buffer_Locality_read = 0.545679
Row_Buffer_Locality_write = 0.264791
Bank_Level_Parallism = 2.211864
Bank_Level_Parallism_Col = 1.856711
Bank_Level_Parallism_Ready = 1.480432
write_to_read_ratio_blp_rw_average = 0.090220
GrpLevelPara = 1.434493 

BW Util details:
bwutil = 0.068065 
total_CMD = 498159 
util_bw = 33907 
Wasted_Col = 115534 
Wasted_Row = 71423 
Idle = 277295 

BW Util Bottlenecks: 
RCDc_limit = 132476 
RCDWRc_limit = 5367 
WTRc_limit = 9542 
RTWc_limit = 23233 
CCDLc_limit = 12760 
rwq = 0 
CCDLc_limit_alone = 10291 
WTRc_limit_alone = 8584 
RTWc_limit_alone = 21722 

Commands details: 
total_CMD = 498159 
n_nop = 440418 
Read = 28372 
Write = 0 
L2_Alloc = 0 
L2_WB = 5535 
n_act = 13909 
n_pre = 13893 
n_ref = 0 
n_req = 29758 
total_req = 33907 

Dual Bus Interface Util: 
issued_total_row = 27802 
issued_total_col = 33907 
Row_Bus_Util =  0.055809 
CoL_Bus_Util = 0.068065 
Either_Row_CoL_Bus_Util = 0.115909 
Issued_on_Two_Bus_Simul_Util = 0.007965 
issued_two_Eff = 0.068721 
queue_avg = 1.183002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.183
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498159 n_nop=440528 n_act=13813 n_pre=13797 n_ref_event=0 n_req=29775 n_rd=28399 n_rd_L2_A=0 n_write=0 n_wr_bk=5504 bw_util=0.06806
n_activity=303309 dram_eff=0.1118
bk0: 1785a 473580i bk1: 1794a 471915i bk2: 1800a 471449i bk3: 1824a 469889i bk4: 1890a 469871i bk5: 1892a 470365i bk6: 1828a 470638i bk7: 1832a 469230i bk8: 1664a 470179i bk9: 1664a 469829i bk10: 1696a 469888i bk11: 1720a 469229i bk12: 1790a 467569i bk13: 1780a 469454i bk14: 1720a 472125i bk15: 1720a 470516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536087
Row_Buffer_Locality_read = 0.549632
Row_Buffer_Locality_write = 0.256541
Bank_Level_Parallism = 2.148938
Bank_Level_Parallism_Col = 1.782186
Bank_Level_Parallism_Ready = 1.381205
write_to_read_ratio_blp_rw_average = 0.092621
GrpLevelPara = 1.416340 

BW Util details:
bwutil = 0.068057 
total_CMD = 498159 
util_bw = 33903 
Wasted_Col = 115991 
Wasted_Row = 70956 
Idle = 277309 

BW Util Bottlenecks: 
RCDc_limit = 131360 
RCDWRc_limit = 5885 
WTRc_limit = 10005 
RTWc_limit = 23136 
CCDLc_limit = 13640 
rwq = 0 
CCDLc_limit_alone = 10994 
WTRc_limit_alone = 8820 
RTWc_limit_alone = 21675 

Commands details: 
total_CMD = 498159 
n_nop = 440528 
Read = 28399 
Write = 0 
L2_Alloc = 0 
L2_WB = 5504 
n_act = 13813 
n_pre = 13797 
n_ref = 0 
n_req = 29775 
total_req = 33903 

Dual Bus Interface Util: 
issued_total_row = 27610 
issued_total_col = 33903 
Row_Bus_Util =  0.055424 
CoL_Bus_Util = 0.068057 
Either_Row_CoL_Bus_Util = 0.115688 
Issued_on_Two_Bus_Simul_Util = 0.007793 
issued_two_Eff = 0.067360 
queue_avg = 0.944239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.944239
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498159 n_nop=440216 n_act=14046 n_pre=14030 n_ref_event=0 n_req=29691 n_rd=28327 n_rd_L2_A=0 n_write=0 n_wr_bk=5456 bw_util=0.06782
n_activity=304946 dram_eff=0.1108
bk0: 1804a 470423i bk1: 1789a 473051i bk2: 1820a 469856i bk3: 1812a 469920i bk4: 1888a 469760i bk5: 1880a 469025i bk6: 1808a 469485i bk7: 1824a 467942i bk8: 1668a 469184i bk9: 1656a 470706i bk10: 1696a 468650i bk11: 1676a 470131i bk12: 1778a 468581i bk13: 1786a 468899i bk14: 1722a 471856i bk15: 1720a 469920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526927
Row_Buffer_Locality_read = 0.540756
Row_Buffer_Locality_write = 0.239736
Bank_Level_Parallism = 2.169198
Bank_Level_Parallism_Col = 1.802624
Bank_Level_Parallism_Ready = 1.423379
write_to_read_ratio_blp_rw_average = 0.088371
GrpLevelPara = 1.418760 

BW Util details:
bwutil = 0.067816 
total_CMD = 498159 
util_bw = 33783 
Wasted_Col = 116626 
Wasted_Row = 72183 
Idle = 275567 

BW Util Bottlenecks: 
RCDc_limit = 133932 
RCDWRc_limit = 5863 
WTRc_limit = 9444 
RTWc_limit = 22889 
CCDLc_limit = 13187 
rwq = 0 
CCDLc_limit_alone = 10574 
WTRc_limit_alone = 8324 
RTWc_limit_alone = 21396 

Commands details: 
total_CMD = 498159 
n_nop = 440216 
Read = 28327 
Write = 0 
L2_Alloc = 0 
L2_WB = 5456 
n_act = 14046 
n_pre = 14030 
n_ref = 0 
n_req = 29691 
total_req = 33783 

Dual Bus Interface Util: 
issued_total_row = 28076 
issued_total_col = 33783 
Row_Bus_Util =  0.056360 
CoL_Bus_Util = 0.067816 
Either_Row_CoL_Bus_Util = 0.116314 
Issued_on_Two_Bus_Simul_Util = 0.007861 
issued_two_Eff = 0.067584 
queue_avg = 0.942579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.942579
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498159 n_nop=440356 n_act=13919 n_pre=13903 n_ref_event=0 n_req=29767 n_rd=28369 n_rd_L2_A=0 n_write=0 n_wr_bk=5592 bw_util=0.06817
n_activity=303735 dram_eff=0.1118
bk0: 1808a 471516i bk1: 1800a 471668i bk2: 1828a 469449i bk3: 1848a 468737i bk4: 1900a 468650i bk5: 1900a 470480i bk6: 1832a 470005i bk7: 1816a 468244i bk8: 1660a 470005i bk9: 1673a 470377i bk10: 1664a 470253i bk11: 1681a 469537i bk12: 1764a 469582i bk13: 1754a 470055i bk14: 1729a 470304i bk15: 1712a 471986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532402
Row_Buffer_Locality_read = 0.547041
Row_Buffer_Locality_write = 0.235336
Bank_Level_Parallism = 2.173410
Bank_Level_Parallism_Col = 1.803131
Bank_Level_Parallism_Ready = 1.414652
write_to_read_ratio_blp_rw_average = 0.092317
GrpLevelPara = 1.421613 

BW Util details:
bwutil = 0.068173 
total_CMD = 498159 
util_bw = 33961 
Wasted_Col = 115706 
Wasted_Row = 70937 
Idle = 277555 

BW Util Bottlenecks: 
RCDc_limit = 131795 
RCDWRc_limit = 5989 
WTRc_limit = 10838 
RTWc_limit = 22080 
CCDLc_limit = 13464 
rwq = 0 
CCDLc_limit_alone = 10801 
WTRc_limit_alone = 9582 
RTWc_limit_alone = 20673 

Commands details: 
total_CMD = 498159 
n_nop = 440356 
Read = 28369 
Write = 0 
L2_Alloc = 0 
L2_WB = 5592 
n_act = 13919 
n_pre = 13903 
n_ref = 0 
n_req = 29767 
total_req = 33961 

Dual Bus Interface Util: 
issued_total_row = 27822 
issued_total_col = 33961 
Row_Bus_Util =  0.055850 
CoL_Bus_Util = 0.068173 
Either_Row_CoL_Bus_Util = 0.116033 
Issued_on_Two_Bus_Simul_Util = 0.007989 
issued_two_Eff = 0.068855 
queue_avg = 0.913377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.913377
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498159 n_nop=440638 n_act=13745 n_pre=13729 n_ref_event=0 n_req=29764 n_rd=28379 n_rd_L2_A=0 n_write=0 n_wr_bk=5540 bw_util=0.06809
n_activity=302641 dram_eff=0.1121
bk0: 1798a 472121i bk1: 1792a 470890i bk2: 1820a 470723i bk3: 1822a 471050i bk4: 1896a 470210i bk5: 1872a 470179i bk6: 1841a 471628i bk7: 1836a 467685i bk8: 1678a 468635i bk9: 1685a 469194i bk10: 1683a 468546i bk11: 1673a 469176i bk12: 1769a 468608i bk13: 1774a 467705i bk14: 1712a 470457i bk15: 1728a 472444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538200
Row_Buffer_Locality_read = 0.551217
Row_Buffer_Locality_write = 0.271480
Bank_Level_Parallism = 2.202652
Bank_Level_Parallism_Col = 1.848605
Bank_Level_Parallism_Ready = 1.443321
write_to_read_ratio_blp_rw_average = 0.092221
GrpLevelPara = 1.430324 

BW Util details:
bwutil = 0.068089 
total_CMD = 498159 
util_bw = 33919 
Wasted_Col = 114373 
Wasted_Row = 70107 
Idle = 279760 

BW Util Bottlenecks: 
RCDc_limit = 131070 
RCDWRc_limit = 5533 
WTRc_limit = 10450 
RTWc_limit = 23680 
CCDLc_limit = 13294 
rwq = 0 
CCDLc_limit_alone = 10429 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 22089 

Commands details: 
total_CMD = 498159 
n_nop = 440638 
Read = 28379 
Write = 0 
L2_Alloc = 0 
L2_WB = 5540 
n_act = 13745 
n_pre = 13729 
n_ref = 0 
n_req = 29764 
total_req = 33919 

Dual Bus Interface Util: 
issued_total_row = 27474 
issued_total_col = 33919 
Row_Bus_Util =  0.055151 
CoL_Bus_Util = 0.068089 
Either_Row_CoL_Bus_Util = 0.115467 
Issued_on_Two_Bus_Simul_Util = 0.007773 
issued_two_Eff = 0.067315 
queue_avg = 1.142282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14228
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498159 n_nop=440461 n_act=13813 n_pre=13797 n_ref_event=0 n_req=29916 n_rd=28518 n_rd_L2_A=0 n_write=0 n_wr_bk=5589 bw_util=0.06847
n_activity=302719 dram_eff=0.1127
bk0: 1792a 470475i bk1: 1820a 471490i bk2: 1828a 469753i bk3: 1832a 469897i bk4: 1892a 470060i bk5: 1902a 469398i bk6: 1829a 470296i bk7: 1836a 468272i bk8: 1676a 470779i bk9: 1672a 469375i bk10: 1696a 468429i bk11: 1720a 469309i bk12: 1785a 467939i bk13: 1785a 469172i bk14: 1725a 471628i bk15: 1728a 470858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538274
Row_Buffer_Locality_read = 0.550775
Row_Buffer_Locality_write = 0.283262
Bank_Level_Parallism = 2.203495
Bank_Level_Parallism_Col = 1.852318
Bank_Level_Parallism_Ready = 1.497874
write_to_read_ratio_blp_rw_average = 0.086343
GrpLevelPara = 1.430018 

BW Util details:
bwutil = 0.068466 
total_CMD = 498159 
util_bw = 34107 
Wasted_Col = 114217 
Wasted_Row = 71023 
Idle = 278812 

BW Util Bottlenecks: 
RCDc_limit = 131138 
RCDWRc_limit = 5352 
WTRc_limit = 9361 
RTWc_limit = 21692 
CCDLc_limit = 13000 
rwq = 0 
CCDLc_limit_alone = 10506 
WTRc_limit_alone = 8290 
RTWc_limit_alone = 20269 

Commands details: 
total_CMD = 498159 
n_nop = 440461 
Read = 28518 
Write = 0 
L2_Alloc = 0 
L2_WB = 5589 
n_act = 13813 
n_pre = 13797 
n_ref = 0 
n_req = 29916 
total_req = 34107 

Dual Bus Interface Util: 
issued_total_row = 27610 
issued_total_col = 34107 
Row_Bus_Util =  0.055424 
CoL_Bus_Util = 0.068466 
Either_Row_CoL_Bus_Util = 0.115822 
Issued_on_Two_Bus_Simul_Util = 0.008068 
issued_two_Eff = 0.069656 
queue_avg = 1.154529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15453
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498159 n_nop=440193 n_act=13963 n_pre=13947 n_ref_event=0 n_req=29806 n_rd=28423 n_rd_L2_A=0 n_write=0 n_wr_bk=5529 bw_util=0.06815
n_activity=304949 dram_eff=0.1113
bk0: 1770a 471689i bk1: 1784a 473693i bk2: 1820a 470638i bk3: 1854a 470189i bk4: 1891a 469181i bk5: 1914a 469010i bk6: 1824a 467901i bk7: 1816a 468908i bk8: 1664a 469080i bk9: 1660a 467801i bk10: 1692a 469239i bk11: 1704a 469473i bk12: 1787a 469743i bk13: 1786a 468588i bk14: 1724a 470084i bk15: 1733a 470573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531537
Row_Buffer_Locality_read = 0.544876
Row_Buffer_Locality_write = 0.257411
Bank_Level_Parallism = 2.195500
Bank_Level_Parallism_Col = 1.829684
Bank_Level_Parallism_Ready = 1.447161
write_to_read_ratio_blp_rw_average = 0.084415
GrpLevelPara = 1.429506 

BW Util details:
bwutil = 0.068155 
total_CMD = 498159 
util_bw = 33952 
Wasted_Col = 115699 
Wasted_Row = 71055 
Idle = 277453 

BW Util Bottlenecks: 
RCDc_limit = 132965 
RCDWRc_limit = 5651 
WTRc_limit = 10747 
RTWc_limit = 21384 
CCDLc_limit = 13248 
rwq = 0 
CCDLc_limit_alone = 10657 
WTRc_limit_alone = 9478 
RTWc_limit_alone = 20062 

Commands details: 
total_CMD = 498159 
n_nop = 440193 
Read = 28423 
Write = 0 
L2_Alloc = 0 
L2_WB = 5529 
n_act = 13963 
n_pre = 13947 
n_ref = 0 
n_req = 29806 
total_req = 33952 

Dual Bus Interface Util: 
issued_total_row = 27910 
issued_total_col = 33952 
Row_Bus_Util =  0.056026 
CoL_Bus_Util = 0.068155 
Either_Row_CoL_Bus_Util = 0.116360 
Issued_on_Two_Bus_Simul_Util = 0.007821 
issued_two_Eff = 0.067212 
queue_avg = 1.096875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09687
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498159 n_nop=440045 n_act=14068 n_pre=14052 n_ref_event=0 n_req=29650 n_rd=28272 n_rd_L2_A=0 n_write=0 n_wr_bk=5506 bw_util=0.06781
n_activity=305936 dram_eff=0.1104
bk0: 1778a 472061i bk1: 1777a 471870i bk2: 1824a 470078i bk3: 1816a 471848i bk4: 1916a 468992i bk5: 1880a 468551i bk6: 1840a 468405i bk7: 1813a 470404i bk8: 1664a 471193i bk9: 1660a 468699i bk10: 1676a 470547i bk11: 1688a 468055i bk12: 1768a 468368i bk13: 1736a 468207i bk14: 1720a 470333i bk15: 1716a 471731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525531
Row_Buffer_Locality_read = 0.539049
Row_Buffer_Locality_write = 0.248186
Bank_Level_Parallism = 2.153564
Bank_Level_Parallism_Col = 1.781344
Bank_Level_Parallism_Ready = 1.381047
write_to_read_ratio_blp_rw_average = 0.090938
GrpLevelPara = 1.414196 

BW Util details:
bwutil = 0.067806 
total_CMD = 498159 
util_bw = 33778 
Wasted_Col = 117876 
Wasted_Row = 71628 
Idle = 274877 

BW Util Bottlenecks: 
RCDc_limit = 134754 
RCDWRc_limit = 5884 
WTRc_limit = 10054 
RTWc_limit = 23187 
CCDLc_limit = 13197 
rwq = 0 
CCDLc_limit_alone = 10622 
WTRc_limit_alone = 8840 
RTWc_limit_alone = 21826 

Commands details: 
total_CMD = 498159 
n_nop = 440045 
Read = 28272 
Write = 0 
L2_Alloc = 0 
L2_WB = 5506 
n_act = 14068 
n_pre = 14052 
n_ref = 0 
n_req = 29650 
total_req = 33778 

Dual Bus Interface Util: 
issued_total_row = 28120 
issued_total_col = 33778 
Row_Bus_Util =  0.056448 
CoL_Bus_Util = 0.067806 
Either_Row_CoL_Bus_Util = 0.116658 
Issued_on_Two_Bus_Simul_Util = 0.007596 
issued_two_Eff = 0.065113 
queue_avg = 0.947318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.947318
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498159 n_nop=440565 n_act=13746 n_pre=13730 n_ref_event=0 n_req=29820 n_rd=28425 n_rd_L2_A=0 n_write=0 n_wr_bk=5580 bw_util=0.06826
n_activity=303633 dram_eff=0.112
bk0: 1794a 473207i bk1: 1796a 472270i bk2: 1824a 470803i bk3: 1848a 470591i bk4: 1892a 469415i bk5: 1898a 469775i bk6: 1824a 468877i bk7: 1845a 468090i bk8: 1675a 467210i bk9: 1675a 468596i bk10: 1685a 469882i bk11: 1711a 467459i bk12: 1746a 469635i bk13: 1769a 470218i bk14: 1725a 469803i bk15: 1718a 470109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539034
Row_Buffer_Locality_read = 0.549657
Row_Buffer_Locality_write = 0.322581
Bank_Level_Parallism = 2.210357
Bank_Level_Parallism_Col = 1.867922
Bank_Level_Parallism_Ready = 1.499662
write_to_read_ratio_blp_rw_average = 0.085618
GrpLevelPara = 1.432192 

BW Util details:
bwutil = 0.068261 
total_CMD = 498159 
util_bw = 34005 
Wasted_Col = 114622 
Wasted_Row = 70534 
Idle = 278998 

BW Util Bottlenecks: 
RCDc_limit = 131606 
RCDWRc_limit = 5053 
WTRc_limit = 9742 
RTWc_limit = 23084 
CCDLc_limit = 12965 
rwq = 0 
CCDLc_limit_alone = 10230 
WTRc_limit_alone = 8540 
RTWc_limit_alone = 21551 

Commands details: 
total_CMD = 498159 
n_nop = 440565 
Read = 28425 
Write = 0 
L2_Alloc = 0 
L2_WB = 5580 
n_act = 13746 
n_pre = 13730 
n_ref = 0 
n_req = 29820 
total_req = 34005 

Dual Bus Interface Util: 
issued_total_row = 27476 
issued_total_col = 34005 
Row_Bus_Util =  0.055155 
CoL_Bus_Util = 0.068261 
Either_Row_CoL_Bus_Util = 0.115614 
Issued_on_Two_Bus_Simul_Util = 0.007803 
issued_two_Eff = 0.067490 
queue_avg = 1.268476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.26848
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498159 n_nop=440377 n_act=13869 n_pre=13853 n_ref_event=0 n_req=29887 n_rd=28496 n_rd_L2_A=0 n_write=0 n_wr_bk=5564 bw_util=0.06837
n_activity=301767 dram_eff=0.1129
bk0: 1816a 471062i bk1: 1808a 471415i bk2: 1800a 471116i bk3: 1836a 469169i bk4: 1880a 469635i bk5: 1900a 467715i bk6: 1828a 469793i bk7: 1836a 468717i bk8: 1672a 470043i bk9: 1688a 469214i bk10: 1704a 468426i bk11: 1712a 468370i bk12: 1790a 467680i bk13: 1794a 468423i bk14: 1724a 470621i bk15: 1708a 470558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535952
Row_Buffer_Locality_read = 0.548393
Row_Buffer_Locality_write = 0.281093
Bank_Level_Parallism = 2.248090
Bank_Level_Parallism_Col = 1.882831
Bank_Level_Parallism_Ready = 1.490986
write_to_read_ratio_blp_rw_average = 0.088800
GrpLevelPara = 1.443660 

BW Util details:
bwutil = 0.068372 
total_CMD = 498159 
util_bw = 34060 
Wasted_Col = 113600 
Wasted_Row = 69624 
Idle = 280875 

BW Util Bottlenecks: 
RCDc_limit = 131720 
RCDWRc_limit = 5404 
WTRc_limit = 9657 
RTWc_limit = 24600 
CCDLc_limit = 13259 
rwq = 0 
CCDLc_limit_alone = 10440 
WTRc_limit_alone = 8501 
RTWc_limit_alone = 22937 

Commands details: 
total_CMD = 498159 
n_nop = 440377 
Read = 28496 
Write = 0 
L2_Alloc = 0 
L2_WB = 5564 
n_act = 13869 
n_pre = 13853 
n_ref = 0 
n_req = 29887 
total_req = 34060 

Dual Bus Interface Util: 
issued_total_row = 27722 
issued_total_col = 34060 
Row_Bus_Util =  0.055649 
CoL_Bus_Util = 0.068372 
Either_Row_CoL_Bus_Util = 0.115991 
Issued_on_Two_Bus_Simul_Util = 0.008030 
issued_two_Eff = 0.069226 
queue_avg = 1.197824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.19782
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498159 n_nop=439955 n_act=14026 n_pre=14010 n_ref_event=0 n_req=29827 n_rd=28440 n_rd_L2_A=0 n_write=0 n_wr_bk=5548 bw_util=0.06823
n_activity=305725 dram_eff=0.1112
bk0: 1800a 473010i bk1: 1796a 470754i bk2: 1832a 469361i bk3: 1846a 469644i bk4: 1901a 469330i bk5: 1896a 469329i bk6: 1816a 470972i bk7: 1824a 470255i bk8: 1672a 467755i bk9: 1661a 468705i bk10: 1692a 468683i bk11: 1700a 469543i bk12: 1796a 469768i bk13: 1794a 468519i bk14: 1716a 470279i bk15: 1698a 470455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529755
Row_Buffer_Locality_read = 0.542968
Row_Buffer_Locality_write = 0.258832
Bank_Level_Parallism = 2.178141
Bank_Level_Parallism_Col = 1.806224
Bank_Level_Parallism_Ready = 1.419501
write_to_read_ratio_blp_rw_average = 0.090435
GrpLevelPara = 1.420899 

BW Util details:
bwutil = 0.068227 
total_CMD = 498159 
util_bw = 33988 
Wasted_Col = 116548 
Wasted_Row = 71676 
Idle = 275947 

BW Util Bottlenecks: 
RCDc_limit = 134008 
RCDWRc_limit = 5813 
WTRc_limit = 10091 
RTWc_limit = 23185 
CCDLc_limit = 13478 
rwq = 0 
CCDLc_limit_alone = 10539 
WTRc_limit_alone = 8708 
RTWc_limit_alone = 21629 

Commands details: 
total_CMD = 498159 
n_nop = 439955 
Read = 28440 
Write = 0 
L2_Alloc = 0 
L2_WB = 5548 
n_act = 14026 
n_pre = 14010 
n_ref = 0 
n_req = 29827 
total_req = 33988 

Dual Bus Interface Util: 
issued_total_row = 28036 
issued_total_col = 33988 
Row_Bus_Util =  0.056279 
CoL_Bus_Util = 0.068227 
Either_Row_CoL_Bus_Util = 0.116838 
Issued_on_Two_Bus_Simul_Util = 0.007668 
issued_two_Eff = 0.065631 
queue_avg = 1.017185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.01719
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498159 n_nop=440128 n_act=13952 n_pre=13936 n_ref_event=0 n_req=29759 n_rd=28372 n_rd_L2_A=0 n_write=0 n_wr_bk=5548 bw_util=0.06809
n_activity=304256 dram_eff=0.1115
bk0: 1784a 473019i bk1: 1804a 470991i bk2: 1864a 470337i bk3: 1836a 470101i bk4: 1892a 471891i bk5: 1888a 470998i bk6: 1832a 470566i bk7: 1824a 468578i bk8: 1656a 469605i bk9: 1656a 468159i bk10: 1692a 470751i bk11: 1696a 468548i bk12: 1750a 467922i bk13: 1776a 469124i bk14: 1726a 471365i bk15: 1696a 469862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531167
Row_Buffer_Locality_read = 0.543000
Row_Buffer_Locality_write = 0.289113
Bank_Level_Parallism = 2.162004
Bank_Level_Parallism_Col = 1.789720
Bank_Level_Parallism_Ready = 1.416126
write_to_read_ratio_blp_rw_average = 0.087554
GrpLevelPara = 1.416829 

BW Util details:
bwutil = 0.068091 
total_CMD = 498159 
util_bw = 33920 
Wasted_Col = 116820 
Wasted_Row = 70576 
Idle = 276843 

BW Util Bottlenecks: 
RCDc_limit = 133716 
RCDWRc_limit = 5531 
WTRc_limit = 10238 
RTWc_limit = 21232 
CCDLc_limit = 13021 
rwq = 0 
CCDLc_limit_alone = 10602 
WTRc_limit_alone = 9115 
RTWc_limit_alone = 19936 

Commands details: 
total_CMD = 498159 
n_nop = 440128 
Read = 28372 
Write = 0 
L2_Alloc = 0 
L2_WB = 5548 
n_act = 13952 
n_pre = 13936 
n_ref = 0 
n_req = 29759 
total_req = 33920 

Dual Bus Interface Util: 
issued_total_row = 27888 
issued_total_col = 33920 
Row_Bus_Util =  0.055982 
CoL_Bus_Util = 0.068091 
Either_Row_CoL_Bus_Util = 0.116491 
Issued_on_Two_Bus_Simul_Util = 0.007582 
issued_two_Eff = 0.065086 
queue_avg = 0.969255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.969255
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498159 n_nop=440727 n_act=13783 n_pre=13767 n_ref_event=0 n_req=29674 n_rd=28306 n_rd_L2_A=0 n_write=0 n_wr_bk=5472 bw_util=0.06781
n_activity=302321 dram_eff=0.1117
bk0: 1794a 472160i bk1: 1808a 470153i bk2: 1804a 471761i bk3: 1832a 471802i bk4: 1886a 469302i bk5: 1892a 468618i bk6: 1820a 470444i bk7: 1807a 470470i bk8: 1682a 469795i bk9: 1679a 468111i bk10: 1683a 469673i bk11: 1695a 468432i bk12: 1763a 467673i bk13: 1757a 468611i bk14: 1696a 471323i bk15: 1708a 472044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535519
Row_Buffer_Locality_read = 0.548470
Row_Buffer_Locality_write = 0.267544
Bank_Level_Parallism = 2.198829
Bank_Level_Parallism_Col = 1.844580
Bank_Level_Parallism_Ready = 1.452247
write_to_read_ratio_blp_rw_average = 0.089742
GrpLevelPara = 1.431661 

BW Util details:
bwutil = 0.067806 
total_CMD = 498159 
util_bw = 33778 
Wasted_Col = 113898 
Wasted_Row = 70552 
Idle = 279931 

BW Util Bottlenecks: 
RCDc_limit = 131128 
RCDWRc_limit = 5415 
WTRc_limit = 9102 
RTWc_limit = 23074 
CCDLc_limit = 12849 
rwq = 0 
CCDLc_limit_alone = 10353 
WTRc_limit_alone = 8089 
RTWc_limit_alone = 21591 

Commands details: 
total_CMD = 498159 
n_nop = 440727 
Read = 28306 
Write = 0 
L2_Alloc = 0 
L2_WB = 5472 
n_act = 13783 
n_pre = 13767 
n_ref = 0 
n_req = 29674 
total_req = 33778 

Dual Bus Interface Util: 
issued_total_row = 27550 
issued_total_col = 33778 
Row_Bus_Util =  0.055304 
CoL_Bus_Util = 0.067806 
Either_Row_CoL_Bus_Util = 0.115288 
Issued_on_Two_Bus_Simul_Util = 0.007821 
issued_two_Eff = 0.067837 
queue_avg = 1.108323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.10832
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498159 n_nop=440343 n_act=13938 n_pre=13922 n_ref_event=0 n_req=29689 n_rd=28322 n_rd_L2_A=0 n_write=0 n_wr_bk=5465 bw_util=0.06782
n_activity=304475 dram_eff=0.111
bk0: 1813a 470381i bk1: 1812a 470932i bk2: 1804a 471412i bk3: 1804a 471819i bk4: 1868a 470934i bk5: 1880a 469256i bk6: 1829a 469498i bk7: 1802a 471071i bk8: 1664a 468338i bk9: 1664a 468229i bk10: 1688a 469992i bk11: 1696a 469342i bk12: 1785a 468246i bk13: 1786a 469910i bk14: 1723a 470946i bk15: 1704a 470277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530533
Row_Buffer_Locality_read = 0.544206
Row_Buffer_Locality_write = 0.247257
Bank_Level_Parallism = 2.175777
Bank_Level_Parallism_Col = 1.790961
Bank_Level_Parallism_Ready = 1.395803
write_to_read_ratio_blp_rw_average = 0.089000
GrpLevelPara = 1.415460 

BW Util details:
bwutil = 0.067824 
total_CMD = 498159 
util_bw = 33787 
Wasted_Col = 116231 
Wasted_Row = 70432 
Idle = 277709 

BW Util Bottlenecks: 
RCDc_limit = 132891 
RCDWRc_limit = 5714 
WTRc_limit = 10868 
RTWc_limit = 21239 
CCDLc_limit = 13339 
rwq = 0 
CCDLc_limit_alone = 10787 
WTRc_limit_alone = 9647 
RTWc_limit_alone = 19908 

Commands details: 
total_CMD = 498159 
n_nop = 440343 
Read = 28322 
Write = 0 
L2_Alloc = 0 
L2_WB = 5465 
n_act = 13938 
n_pre = 13922 
n_ref = 0 
n_req = 29689 
total_req = 33787 

Dual Bus Interface Util: 
issued_total_row = 27860 
issued_total_col = 33787 
Row_Bus_Util =  0.055926 
CoL_Bus_Util = 0.067824 
Either_Row_CoL_Bus_Util = 0.116059 
Issued_on_Two_Bus_Simul_Util = 0.007690 
issued_two_Eff = 0.066262 
queue_avg = 0.954790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.95479
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498159 n_nop=439896 n_act=14208 n_pre=14192 n_ref_event=0 n_req=29757 n_rd=28380 n_rd_L2_A=0 n_write=0 n_wr_bk=5508 bw_util=0.06803
n_activity=305686 dram_eff=0.1109
bk0: 1800a 470405i bk1: 1792a 471194i bk2: 1816a 470530i bk3: 1820a 469919i bk4: 1892a 468244i bk5: 1884a 469210i bk6: 1832a 469393i bk7: 1816a 468200i bk8: 1676a 468537i bk9: 1648a 470367i bk10: 1704a 469111i bk11: 1704a 468837i bk12: 1790a 467625i bk13: 1769a 468980i bk14: 1729a 468895i bk15: 1708a 471255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522533
Row_Buffer_Locality_read = 0.536646
Row_Buffer_Locality_write = 0.231663
Bank_Level_Parallism = 2.184384
Bank_Level_Parallism_Col = 1.809655
Bank_Level_Parallism_Ready = 1.438651
write_to_read_ratio_blp_rw_average = 0.088431
GrpLevelPara = 1.416991 

BW Util details:
bwutil = 0.068026 
total_CMD = 498159 
util_bw = 33888 
Wasted_Col = 117735 
Wasted_Row = 72513 
Idle = 274023 

BW Util Bottlenecks: 
RCDc_limit = 135304 
RCDWRc_limit = 5751 
WTRc_limit = 10359 
RTWc_limit = 21617 
CCDLc_limit = 13064 
rwq = 0 
CCDLc_limit_alone = 10516 
WTRc_limit_alone = 9125 
RTWc_limit_alone = 20303 

Commands details: 
total_CMD = 498159 
n_nop = 439896 
Read = 28380 
Write = 0 
L2_Alloc = 0 
L2_WB = 5508 
n_act = 14208 
n_pre = 14192 
n_ref = 0 
n_req = 29757 
total_req = 33888 

Dual Bus Interface Util: 
issued_total_row = 28400 
issued_total_col = 33888 
Row_Bus_Util =  0.057010 
CoL_Bus_Util = 0.068026 
Either_Row_CoL_Bus_Util = 0.116957 
Issued_on_Two_Bus_Simul_Util = 0.008080 
issued_two_Eff = 0.069083 
queue_avg = 1.004709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00471
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498159 n_nop=440477 n_act=13852 n_pre=13836 n_ref_event=0 n_req=29659 n_rd=28271 n_rd_L2_A=0 n_write=0 n_wr_bk=5552 bw_util=0.0679
n_activity=302698 dram_eff=0.1117
bk0: 1780a 471375i bk1: 1781a 471899i bk2: 1816a 471520i bk3: 1856a 471331i bk4: 1900a 469124i bk5: 1892a 468886i bk6: 1840a 469361i bk7: 1796a 470855i bk8: 1666a 470179i bk9: 1664a 468651i bk10: 1672a 470322i bk11: 1672a 470135i bk12: 1752a 466590i bk13: 1754a 468084i bk14: 1726a 469619i bk15: 1704a 470960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532958
Row_Buffer_Locality_read = 0.545718
Row_Buffer_Locality_write = 0.273055
Bank_Level_Parallism = 2.191358
Bank_Level_Parallism_Col = 1.822227
Bank_Level_Parallism_Ready = 1.459037
write_to_read_ratio_blp_rw_average = 0.091768
GrpLevelPara = 1.420518 

BW Util details:
bwutil = 0.067896 
total_CMD = 498159 
util_bw = 33823 
Wasted_Col = 116113 
Wasted_Row = 69705 
Idle = 278518 

BW Util Bottlenecks: 
RCDc_limit = 132221 
RCDWRc_limit = 5779 
WTRc_limit = 9978 
RTWc_limit = 23304 
CCDLc_limit = 13295 
rwq = 0 
CCDLc_limit_alone = 10648 
WTRc_limit_alone = 8736 
RTWc_limit_alone = 21899 

Commands details: 
total_CMD = 498159 
n_nop = 440477 
Read = 28271 
Write = 0 
L2_Alloc = 0 
L2_WB = 5552 
n_act = 13852 
n_pre = 13836 
n_ref = 0 
n_req = 29659 
total_req = 33823 

Dual Bus Interface Util: 
issued_total_row = 27688 
issued_total_col = 33823 
Row_Bus_Util =  0.055581 
CoL_Bus_Util = 0.067896 
Either_Row_CoL_Bus_Util = 0.115790 
Issued_on_Two_Bus_Simul_Util = 0.007686 
issued_two_Eff = 0.066381 
queue_avg = 1.079037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07904
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498159 n_nop=440699 n_act=13774 n_pre=13758 n_ref_event=0 n_req=29762 n_rd=28372 n_rd_L2_A=0 n_write=0 n_wr_bk=5560 bw_util=0.06811
n_activity=300735 dram_eff=0.1128
bk0: 1793a 471532i bk1: 1784a 471293i bk2: 1808a 472235i bk3: 1816a 470813i bk4: 1900a 469930i bk5: 1912a 469011i bk6: 1840a 470337i bk7: 1816a 468400i bk8: 1681a 469881i bk9: 1684a 468137i bk10: 1699a 470069i bk11: 1674a 468671i bk12: 1773a 469244i bk13: 1752a 468406i bk14: 1728a 470482i bk15: 1712a 470493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537195
Row_Buffer_Locality_read = 0.547899
Row_Buffer_Locality_write = 0.318705
Bank_Level_Parallism = 2.204629
Bank_Level_Parallism_Col = 1.850820
Bank_Level_Parallism_Ready = 1.506955
write_to_read_ratio_blp_rw_average = 0.084263
GrpLevelPara = 1.422306 

BW Util details:
bwutil = 0.068115 
total_CMD = 498159 
util_bw = 33932 
Wasted_Col = 113785 
Wasted_Row = 70629 
Idle = 279813 

BW Util Bottlenecks: 
RCDc_limit = 131365 
RCDWRc_limit = 4914 
WTRc_limit = 9080 
RTWc_limit = 19887 
CCDLc_limit = 12537 
rwq = 0 
CCDLc_limit_alone = 10104 
WTRc_limit_alone = 7995 
RTWc_limit_alone = 18539 

Commands details: 
total_CMD = 498159 
n_nop = 440699 
Read = 28372 
Write = 0 
L2_Alloc = 0 
L2_WB = 5560 
n_act = 13774 
n_pre = 13758 
n_ref = 0 
n_req = 29762 
total_req = 33932 

Dual Bus Interface Util: 
issued_total_row = 27532 
issued_total_col = 33932 
Row_Bus_Util =  0.055267 
CoL_Bus_Util = 0.068115 
Either_Row_CoL_Bus_Util = 0.115345 
Issued_on_Two_Bus_Simul_Util = 0.008038 
issued_two_Eff = 0.069683 
queue_avg = 1.158807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15881
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498159 n_nop=440860 n_act=13584 n_pre=13568 n_ref_event=0 n_req=29766 n_rd=28383 n_rd_L2_A=0 n_write=0 n_wr_bk=5526 bw_util=0.06807
n_activity=303782 dram_eff=0.1116
bk0: 1780a 471042i bk1: 1796a 471911i bk2: 1832a 470996i bk3: 1836a 470660i bk4: 1868a 469967i bk5: 1896a 471127i bk6: 1832a 470490i bk7: 1812a 468628i bk8: 1667a 469644i bk9: 1664a 469311i bk10: 1724a 468592i bk11: 1688a 469297i bk12: 1776a 467497i bk13: 1786a 469321i bk14: 1730a 470273i bk15: 1696a 471781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.543640
Row_Buffer_Locality_read = 0.555015
Row_Buffer_Locality_write = 0.310195
Bank_Level_Parallism = 2.195466
Bank_Level_Parallism_Col = 1.872682
Bank_Level_Parallism_Ready = 1.548497
write_to_read_ratio_blp_rw_average = 0.088823
GrpLevelPara = 1.421354 

BW Util details:
bwutil = 0.068069 
total_CMD = 498159 
util_bw = 33909 
Wasted_Col = 114144 
Wasted_Row = 70476 
Idle = 279630 

BW Util Bottlenecks: 
RCDc_limit = 130076 
RCDWRc_limit = 5138 
WTRc_limit = 9909 
RTWc_limit = 22112 
CCDLc_limit = 13042 
rwq = 0 
CCDLc_limit_alone = 10365 
WTRc_limit_alone = 8701 
RTWc_limit_alone = 20643 

Commands details: 
total_CMD = 498159 
n_nop = 440860 
Read = 28383 
Write = 0 
L2_Alloc = 0 
L2_WB = 5526 
n_act = 13584 
n_pre = 13568 
n_ref = 0 
n_req = 29766 
total_req = 33909 

Dual Bus Interface Util: 
issued_total_row = 27152 
issued_total_col = 33909 
Row_Bus_Util =  0.054505 
CoL_Bus_Util = 0.068069 
Either_Row_CoL_Bus_Util = 0.115022 
Issued_on_Two_Bus_Simul_Util = 0.007552 
issued_two_Eff = 0.065656 
queue_avg = 1.247010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24701
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498159 n_nop=440204 n_act=13934 n_pre=13918 n_ref_event=0 n_req=29843 n_rd=28448 n_rd_L2_A=0 n_write=0 n_wr_bk=5580 bw_util=0.06831
n_activity=302152 dram_eff=0.1126
bk0: 1801a 470985i bk1: 1800a 469792i bk2: 1832a 469812i bk3: 1846a 470202i bk4: 1904a 469835i bk5: 1896a 469189i bk6: 1820a 469726i bk7: 1816a 469609i bk8: 1672a 468238i bk9: 1668a 468821i bk10: 1696a 470370i bk11: 1708a 468487i bk12: 1790a 468669i bk13: 1779a 469086i bk14: 1724a 469041i bk15: 1696a 471653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533090
Row_Buffer_Locality_read = 0.545733
Row_Buffer_Locality_write = 0.275269
Bank_Level_Parallism = 2.216177
Bank_Level_Parallism_Col = 1.849652
Bank_Level_Parallism_Ready = 1.478165
write_to_read_ratio_blp_rw_average = 0.091225
GrpLevelPara = 1.435070 

BW Util details:
bwutil = 0.068308 
total_CMD = 498159 
util_bw = 34028 
Wasted_Col = 115362 
Wasted_Row = 70300 
Idle = 278469 

BW Util Bottlenecks: 
RCDc_limit = 132544 
RCDWRc_limit = 5596 
WTRc_limit = 10151 
RTWc_limit = 23883 
CCDLc_limit = 12801 
rwq = 0 
CCDLc_limit_alone = 10217 
WTRc_limit_alone = 9021 
RTWc_limit_alone = 22429 

Commands details: 
total_CMD = 498159 
n_nop = 440204 
Read = 28448 
Write = 0 
L2_Alloc = 0 
L2_WB = 5580 
n_act = 13934 
n_pre = 13918 
n_ref = 0 
n_req = 29843 
total_req = 34028 

Dual Bus Interface Util: 
issued_total_row = 27852 
issued_total_col = 34028 
Row_Bus_Util =  0.055910 
CoL_Bus_Util = 0.068308 
Either_Row_CoL_Bus_Util = 0.116338 
Issued_on_Two_Bus_Simul_Util = 0.007879 
issued_two_Eff = 0.067725 
queue_avg = 1.047937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04794
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498159 n_nop=440267 n_act=14019 n_pre=14003 n_ref_event=0 n_req=29613 n_rd=28234 n_rd_L2_A=0 n_write=0 n_wr_bk=5512 bw_util=0.06774
n_activity=304718 dram_eff=0.1107
bk0: 1796a 471421i bk1: 1791a 472235i bk2: 1828a 472035i bk3: 1820a 471109i bk4: 1883a 470677i bk5: 1892a 470083i bk6: 1836a 468036i bk7: 1808a 470191i bk8: 1664a 469541i bk9: 1668a 469446i bk10: 1700a 469379i bk11: 1664a 470035i bk12: 1738a 469642i bk13: 1714a 468745i bk14: 1732a 470409i bk15: 1700a 470477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526593
Row_Buffer_Locality_read = 0.541439
Row_Buffer_Locality_write = 0.222625
Bank_Level_Parallism = 2.154081
Bank_Level_Parallism_Col = 1.767634
Bank_Level_Parallism_Ready = 1.356990
write_to_read_ratio_blp_rw_average = 0.095172
GrpLevelPara = 1.416833 

BW Util details:
bwutil = 0.067741 
total_CMD = 498159 
util_bw = 33746 
Wasted_Col = 116692 
Wasted_Row = 70861 
Idle = 276860 

BW Util Bottlenecks: 
RCDc_limit = 133600 
RCDWRc_limit = 6117 
WTRc_limit = 10133 
RTWc_limit = 23391 
CCDLc_limit = 13778 
rwq = 0 
CCDLc_limit_alone = 10949 
WTRc_limit_alone = 8859 
RTWc_limit_alone = 21836 

Commands details: 
total_CMD = 498159 
n_nop = 440267 
Read = 28234 
Write = 0 
L2_Alloc = 0 
L2_WB = 5512 
n_act = 14019 
n_pre = 14003 
n_ref = 0 
n_req = 29613 
total_req = 33746 

Dual Bus Interface Util: 
issued_total_row = 28022 
issued_total_col = 33746 
Row_Bus_Util =  0.056251 
CoL_Bus_Util = 0.067741 
Either_Row_CoL_Bus_Util = 0.116212 
Issued_on_Two_Bus_Simul_Util = 0.007781 
issued_two_Eff = 0.066952 
queue_avg = 0.871940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.87194

========= L2 cache stats =========
L2_cache_bank[0]: Access = 87448, Miss = 16186, Miss_rate = 0.185, Pending_hits = 81, Reservation_fails = 383
L2_cache_bank[1]: Access = 85090, Miss = 16174, Miss_rate = 0.190, Pending_hits = 81, Reservation_fails = 754
L2_cache_bank[2]: Access = 88731, Miss = 16243, Miss_rate = 0.183, Pending_hits = 97, Reservation_fails = 1198
L2_cache_bank[3]: Access = 85055, Miss = 16263, Miss_rate = 0.191, Pending_hits = 87, Reservation_fails = 768
L2_cache_bank[4]: Access = 85787, Miss = 16234, Miss_rate = 0.189, Pending_hits = 64, Reservation_fails = 306
L2_cache_bank[5]: Access = 90388, Miss = 16183, Miss_rate = 0.179, Pending_hits = 76, Reservation_fails = 243
L2_cache_bank[6]: Access = 89794, Miss = 16158, Miss_rate = 0.180, Pending_hits = 97, Reservation_fails = 910
L2_cache_bank[7]: Access = 85196, Miss = 16176, Miss_rate = 0.190, Pending_hits = 81, Reservation_fails = 552
L2_cache_bank[8]: Access = 87843, Miss = 16216, Miss_rate = 0.185, Pending_hits = 99, Reservation_fails = 129
L2_cache_bank[9]: Access = 84775, Miss = 16180, Miss_rate = 0.191, Pending_hits = 81, Reservation_fails = 788
L2_cache_bank[10]: Access = 86977, Miss = 16169, Miss_rate = 0.186, Pending_hits = 74, Reservation_fails = 0
L2_cache_bank[11]: Access = 85386, Miss = 16214, Miss_rate = 0.190, Pending_hits = 86, Reservation_fails = 931
L2_cache_bank[12]: Access = 90288, Miss = 16164, Miss_rate = 0.179, Pending_hits = 65, Reservation_fails = 381
L2_cache_bank[13]: Access = 85481, Miss = 16139, Miss_rate = 0.189, Pending_hits = 61, Reservation_fails = 327
L2_cache_bank[14]: Access = 96365, Miss = 16213, Miss_rate = 0.168, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[15]: Access = 83266, Miss = 16224, Miss_rate = 0.195, Pending_hits = 77, Reservation_fails = 71
L2_cache_bank[16]: Access = 88733, Miss = 16201, Miss_rate = 0.183, Pending_hits = 124, Reservation_fails = 2016
L2_cache_bank[17]: Access = 89949, Miss = 16218, Miss_rate = 0.180, Pending_hits = 94, Reservation_fails = 1314
L2_cache_bank[18]: Access = 88014, Miss = 16243, Miss_rate = 0.185, Pending_hits = 107, Reservation_fails = 1505
L2_cache_bank[19]: Access = 94773, Miss = 16323, Miss_rate = 0.172, Pending_hits = 125, Reservation_fails = 147
L2_cache_bank[20]: Access = 83602, Miss = 16160, Miss_rate = 0.193, Pending_hits = 87, Reservation_fails = 617
L2_cache_bank[21]: Access = 92107, Miss = 16255, Miss_rate = 0.176, Pending_hits = 114, Reservation_fails = 2148
L2_cache_bank[22]: Access = 87064, Miss = 16210, Miss_rate = 0.186, Pending_hits = 106, Reservation_fails = 1074
L2_cache_bank[23]: Access = 84436, Miss = 16114, Miss_rate = 0.191, Pending_hits = 79, Reservation_fails = 470
L2_cache_bank[24]: Access = 86766, Miss = 16157, Miss_rate = 0.186, Pending_hits = 102, Reservation_fails = 971
L2_cache_bank[25]: Access = 85508, Miss = 16300, Miss_rate = 0.191, Pending_hits = 117, Reservation_fails = 1692
L2_cache_bank[26]: Access = 86574, Miss = 16210, Miss_rate = 0.187, Pending_hits = 105, Reservation_fails = 1513
L2_cache_bank[27]: Access = 89564, Miss = 16286, Miss_rate = 0.182, Pending_hits = 104, Reservation_fails = 151
L2_cache_bank[28]: Access = 86070, Miss = 16213, Miss_rate = 0.188, Pending_hits = 78, Reservation_fails = 788
L2_cache_bank[29]: Access = 88692, Miss = 16219, Miss_rate = 0.183, Pending_hits = 79, Reservation_fails = 856
L2_cache_bank[30]: Access = 84034, Miss = 16196, Miss_rate = 0.193, Pending_hits = 96, Reservation_fails = 852
L2_cache_bank[31]: Access = 86398, Miss = 16208, Miss_rate = 0.188, Pending_hits = 95, Reservation_fails = 491
L2_cache_bank[32]: Access = 85583, Miss = 16116, Miss_rate = 0.188, Pending_hits = 73, Reservation_fails = 119
L2_cache_bank[33]: Access = 88249, Miss = 16210, Miss_rate = 0.184, Pending_hits = 78, Reservation_fails = 729
L2_cache_bank[34]: Access = 85280, Miss = 16138, Miss_rate = 0.189, Pending_hits = 97, Reservation_fails = 2085
L2_cache_bank[35]: Access = 86464, Miss = 16168, Miss_rate = 0.187, Pending_hits = 99, Reservation_fails = 1334
L2_cache_bank[36]: Access = 85430, Miss = 16235, Miss_rate = 0.190, Pending_hits = 99, Reservation_fails = 341
L2_cache_bank[37]: Access = 84757, Miss = 16129, Miss_rate = 0.190, Pending_hits = 98, Reservation_fails = 1202
L2_cache_bank[38]: Access = 86191, Miss = 16184, Miss_rate = 0.188, Pending_hits = 82, Reservation_fails = 457
L2_cache_bank[39]: Access = 88239, Miss = 16151, Miss_rate = 0.183, Pending_hits = 97, Reservation_fails = 919
L2_cache_bank[40]: Access = 91173, Miss = 16242, Miss_rate = 0.178, Pending_hits = 84, Reservation_fails = 593
L2_cache_bank[41]: Access = 87371, Miss = 16174, Miss_rate = 0.185, Pending_hits = 78, Reservation_fails = 389
L2_cache_bank[42]: Access = 85244, Miss = 16221, Miss_rate = 0.190, Pending_hits = 71, Reservation_fails = 238
L2_cache_bank[43]: Access = 87368, Miss = 16190, Miss_rate = 0.185, Pending_hits = 105, Reservation_fails = 799
L2_cache_bank[44]: Access = 85774, Miss = 16231, Miss_rate = 0.189, Pending_hits = 85, Reservation_fails = 1126
L2_cache_bank[45]: Access = 89337, Miss = 16217, Miss_rate = 0.182, Pending_hits = 78, Reservation_fails = 520
L2_cache_bank[46]: Access = 85691, Miss = 16201, Miss_rate = 0.189, Pending_hits = 93, Reservation_fails = 423
L2_cache_bank[47]: Access = 85107, Miss = 16085, Miss_rate = 0.189, Pending_hits = 78, Reservation_fails = 399
L2_total_cache_accesses = 4187412
L2_total_cache_misses = 777541
L2_total_cache_miss_rate = 0.1857
L2_total_cache_pending_hits = 4296
L2_total_cache_reservation_fails = 36019
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3349683
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4218
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 183633
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 35125
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 497302
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 52968
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 24142
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 72426
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2772
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 72
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 767
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4034836
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 149536
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35125
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 767
L2_cache_data_port_util = 0.101
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=4187412
icnt_total_pkts_simt_to_mem=4185172
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.44859
	minimum = 5
	maximum = 81
Network latency average = 5.24136
	minimum = 5
	maximum = 81
Slowest packet = 4450340
Flit latency average = 5.24136
	minimum = 5
	maximum = 81
Slowest flit = 4450340
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.132209
	minimum = 0.115499 (at node 55)
	maximum = 0.15911 (at node 34)
Accepted packet rate average = 0.132209
	minimum = 0.115499 (at node 55)
	maximum = 0.15911 (at node 34)
Injected flit rate average = 0.132209
	minimum = 0.115499 (at node 55)
	maximum = 0.15911 (at node 34)
Accepted flit rate average= 0.132209
	minimum = 0.115499 (at node 55)
	maximum = 0.15911 (at node 34)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.31551 (4 samples)
	minimum = 5 (4 samples)
	maximum = 81.25 (4 samples)
Network latency average = 5.19239 (4 samples)
	minimum = 5 (4 samples)
	maximum = 81.25 (4 samples)
Flit latency average = 5.19239 (4 samples)
	minimum = 5 (4 samples)
	maximum = 81.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.191328 (4 samples)
	minimum = 0.171616 (4 samples)
	maximum = 0.225224 (4 samples)
Accepted packet rate average = 0.191328 (4 samples)
	minimum = 0.171616 (4 samples)
	maximum = 0.225894 (4 samples)
Injected flit rate average = 0.191328 (4 samples)
	minimum = 0.171616 (4 samples)
	maximum = 0.225224 (4 samples)
Accepted flit rate average = 0.191328 (4 samples)
	minimum = 0.171616 (4 samples)
	maximum = 0.225894 (4 samples)
Injected packet size average = 1 (4 samples)
Accepted packet size average = 1 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 6 min, 5 sec (25565 sec)
gpgpu_simulation_rate = 2412 (inst/sec)
gpgpu_simulation_rate = 27 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399350..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399348..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399340..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29399334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29399370..

GPGPU-Sim PTX: cudaLaunch for 0x0x401b10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9pagerank2PiS_S_PfS0_ii 
GPGPU-Sim PTX: pushing kernel '_Z9pagerank2PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 69 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 71 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
Destroy streams for kernel 5: size 0
kernel_name = _Z9pagerank2PiS_S_PfS0_ii 
kernel_launch_uid = 5 
gpu_sim_cycle = 9029
gpu_sim_insn = 7478645
gpu_ipc =     828.2916
gpu_tot_sim_cycle = 712314
gpu_tot_sim_insn = 69146029
gpu_tot_ipc =      97.0724
gpu_tot_issued_cta = 5845
gpu_occupancy = 77.1218% 
gpu_tot_occupancy = 77.0715% 
max_total_param_size = 0
gpu_stall_dramfull = 6928
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      12.4213
partiton_level_parallism_total  =       6.0329
partiton_level_parallism_util =      13.8957
partiton_level_parallism_util_total  =       7.6759
L2_BW  =     476.9783 GB/Sec
L2_BW_total  =     231.7844 GB/Sec
gpu_total_sim_rate=2652

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2700660
	L1I_total_cache_misses = 20753
	L1I_total_cache_miss_rate = 0.0077
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 126770
L1D_cache:
	L1D_cache_core[0]: Access = 127664, Miss = 22065, Miss_rate = 0.173, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 128394, Miss = 21870, Miss_rate = 0.170, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 130874, Miss = 22909, Miss_rate = 0.175, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 128427, Miss = 21714, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 137637, Miss = 22358, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 127410, Miss = 21181, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 131301, Miss = 22430, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 126392, Miss = 21425, Miss_rate = 0.170, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 127893, Miss = 21646, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 127565, Miss = 21744, Miss_rate = 0.170, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 128568, Miss = 22172, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 128248, Miss = 21946, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 131046, Miss = 22562, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 128584, Miss = 22530, Miss_rate = 0.175, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 125988, Miss = 21433, Miss_rate = 0.170, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 129246, Miss = 22024, Miss_rate = 0.170, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 131074, Miss = 22688, Miss_rate = 0.173, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 126968, Miss = 22084, Miss_rate = 0.174, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 130509, Miss = 21904, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 126838, Miss = 21382, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 130171, Miss = 22127, Miss_rate = 0.170, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 129710, Miss = 21942, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 129756, Miss = 22440, Miss_rate = 0.173, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 130931, Miss = 22565, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 126126, Miss = 21270, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 126712, Miss = 21093, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 129902, Miss = 21628, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 128933, Miss = 22507, Miss_rate = 0.175, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 129902, Miss = 21406, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 136699, Miss = 21805, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 129557, Miss = 22019, Miss_rate = 0.170, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 129482, Miss = 21713, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 128348, Miss = 21975, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 130680, Miss = 22104, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 137143, Miss = 22154, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 126475, Miss = 20846, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 130350, Miss = 21169, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 127915, Miss = 21490, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 125971, Miss = 20945, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 137745, Miss = 22180, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 5183134
	L1D_total_cache_misses = 875445
	L1D_total_cache_miss_rate = 0.1689
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 196392
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0261
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4232921
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 389124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 336785
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 191272
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 74768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 149536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2679907
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20753
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126770
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4958830
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 224304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2700660

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1308, 1392, 1252, 1532, 1392, 1000, 1250, 1700, 950, 1118, 1062, 1118, 2266, 1118, 1454, 1062, 1162, 1358, 1246, 1601, 1498, 1188, 1358, 1638, 1112, 888, 1000, 748, 1084, 1000, 1168, 1112, 1056, 804, 1000, 944, 1000, 860, 804, 1196, 720, 776, 944, 804, 1056, 860, 888, 888, 696, 836, 780, 668, 668, 668, 864, 752, 489, 489, 601, 573, 629, 489, 797, 573, 
gpgpu_n_tot_thrd_icount = 165926400
gpgpu_n_tot_w_icount = 5185200
gpgpu_n_stall_shd_mem = 163176384
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4072220
gpgpu_n_mem_write_global = 224304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 13526512
gpgpu_n_store_insn = 1794402
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6284544
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:155085769	W0_Idle:6130656	W0_Scoreboard:8615151	W1:1006768	W2:464268	W3:292204	W4:214380	W5:171486	W6:142650	W7:129430	W8:111656	W9:95110	W10:87324	W11:77920	W12:73410	W13:67792	W14:66350	W15:67850	W16:67552	W17:66076	W18:63548	W19:65466	W20:59002	W21:57254	W22:54834	W23:55168	W24:51494	W25:51534	W26:47504	W27:47534	W28:36190	W29:31610	W30:24608	W31:13008	W32:1324220
single_issue_nums: WS0:1291100	WS1:1297724	WS2:1292242	WS3:1304134	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5740848 {8:717606,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8972160 {40:224304,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 134184560 {40:3354614,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28704240 {40:717606,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1794432 {8:224304,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 134184560 {40:3354614,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
maxmflatency = 2086 
max_icnt2mem_latency = 552 
maxmrqlatency = 1810 
max_icnt2sh_latency = 83 
averagemflatency = 165 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 26 
avg_icnt2sh_latency = 7 
mrq_lat_table:285383 	163658 	9897 	14196 	102544 	68645 	33537 	23025 	11401 	1818 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3608056 	668242 	19331 	1051 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2325635 	1841112 	125770 	3293 	556 	661 	280 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3947839 	339719 	8055 	968 	103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1389 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        40        49        17        15        24        29        34        18        23        30 
dram[1]:        64        64        64        64        64        64        53        52        16        30        25        14        23        15        27        31 
dram[2]:        64        64        64        64        59        57        29        33        16        18        33        43        44        28        23        18 
dram[3]:        64        64        64        64        64        60        27        44        22        30        23        21        20        17        26        15 
dram[4]:        64        64        64        64        64        64        31        38        26        25        19        15        29        28        29        31 
dram[5]:        64        64        64        64        64        61        40        38        16        21        22        22        12        17        24        20 
dram[6]:        64        64        64        64        60        56        23        32        30        18        21        12        36        28        31        44 
dram[7]:        64        64        64        64        63        60        29        25        19        33        22        17        24        21        31        32 
dram[8]:        64        64        64        64        64        64        40        37        18        23        16        23        23        21        28        39 
dram[9]:        64        64        64        64        64        61        36        32        24        27        16        30        16        36        29        25 
dram[10]:        64        64        64        64        58        56        17        27        14        16        50        22        36        36        23        34 
dram[11]:        64        64        64        64        64        56        32        28        18        20        21        23        23        19        16        17 
dram[12]:        64        64        64        64        64        64        35        26        20        20        20        19        15        19        36        24 
dram[13]:        64        64        64        64        64        64        26        25        25        30        25        16        36        21        29        35 
dram[14]:        64        64        64        64        60        57        34        16        26        43        40        20        32        32        14        21 
dram[15]:        64        64        64        64        64        56        20        21        19        15        21        24        19        24        32        28 
dram[16]:        64        64        64        64        64        64        28        30        26        19        20        22        23        21        32        32 
dram[17]:        64        64        64        64        61        64        47        36        20        29        26        21        24        23        26        22 
dram[18]:        64        64        64        64        54        53        21        23        17        29        24        27        40        28        31        32 
dram[19]:        64        64        64        64        60        60        32        35        19        15        30        21        21        22        23        18 
dram[20]:        64        64        64        64        64        64        37        27        31        24        41        26        29        18        25        27 
dram[21]:        64        64        64        64        64        64        47        29        18        22        29        21        24        23        26        33 
dram[22]:        64        64        64        64        57        52        25        24        41        20        25        31        36        40        24        22 
dram[23]:        64        64        64        64        60        64        40        25        18        19        17        24        16        16        45        37 
maximum service time to same row:
dram[0]:     18066      9857     16524      9387      8995     27428     12583     12944      8129      7629      7311      7704     31140     15444     11277     58600 
dram[1]:     11938     12618     12987      6406      6380      8507      5554     11729      8625     17631      7913      9235      5724      5391     15856     10529 
dram[2]:     14815     11218     22291      5691      9288     20918      5774     13841      6751      6858     10643     13994      9000     16509     13305     13445 
dram[3]:     10827     19094      4365      9690      5925     13406      9928      8605     10192     18494      8658      9699      6966     15513      9209     10814 
dram[4]:      8779     14104      9549     10784     17536      7611      5885      6635     12323     13463     11515     11796      9871     22248     13673     16690 
dram[5]:      7380     12862      6651      7213      7458      6072     12948      6593      6688      7190     10389      5834      4643     12730      8772      8058 
dram[6]:      6578     17196      6355      6861      6239      6089      7210      4032     10240      6579      6322      6228     12761     37727      9367      9541 
dram[7]:     14688     15431      6127      9728      7259     17688     15248      7102     45134      8637      6847      5268      7933      6005     12105     10187 
dram[8]:     10915     37449      5455      6950     10080     20404      8310      6678     10777     25709      6312      7306     26154     11527      8890     16104 
dram[9]:     12556     10994      5245      9509      9822      8540      6893      8638     11486     14224      7678      8384      8697      9438     10858     12286 
dram[10]:      9960     80929      7373     19503      8064      8320      7305     12508      7075      9206      9597      9483      8546      8981      8360      8568 
dram[11]:      8755     89205     11369     10711      7682      8431      6555      9026      6763      5690      7703      6177     49645      8049     14238     10883 
dram[12]:     14819     10540      9624     13740      7076      8803      7183      5513     10691      5458      8798      5254      6424     18664     15399      8569 
dram[13]:      7711     23946      8848      4602      7550      9394      7057      5205      8320     15374     13392      6904     11118      7618     12208     14569 
dram[14]:     16185     16748      5410      7284      8781     10027     10102      7196      8314     11658      8846      9259      6114      8396     13515      4220 
dram[15]:     12899     14711      8865     10277      9206      9297      8671      8785     10735      7340     10243      7361     12474      8385     12556      9483 
dram[16]:     27658     11167      6185      7125     10060      7283     12395      8712      7950      6420      8800      8604     30113     10085     12513     18684 
dram[17]:     15752     15780     11674      6157      7718      9259      5804      5616      7302      7547     16095      9097     13190     10980     36104      8356 
dram[18]:     35644     35458      5932      5303      5560      5254     12033      7934      6498     14930      8945      8006      5133     34470     11076     37469 
dram[19]:     15051     14532     20107      8283      8653     14646      9471     14170     12607     25109     12271      6311      5923     13327      7668      7204 
dram[20]:     29520      6148     10173      4615      8349     11641     11967      5505     38176      7130     10746      6504     18517     11546     12285      8025 
dram[21]:      9700      9079     29208     23511      5434      8950      9632      7959      6976     11177     10593      8619      5501      6526     13226     11507 
dram[22]:     33404      6100      6535     11106     12554      9176      7970     10522     12064      6832     11401     11974     30646     10987      9237     12069 
dram[23]:      6732     15467      6576     12627     11273      6181     11617      7073      7267      9314     13927     12140      4236      8125     19219     11218 
average row accesses per activate:
dram[0]:  2.270171  2.299876  2.267879  2.372966  2.421951  2.414392  2.308333  2.227642  2.058275  1.876988  2.017123  1.991141  2.175088  1.965775  2.058153  2.206061 
dram[1]:  2.340101  2.243179  2.282238  2.256039  2.407047  2.367420  2.254879  2.162192  2.156098  1.968889  1.983352  1.995575  2.178984  1.983193  2.119578  2.168878 
dram[2]:  2.190364  2.189032  2.180556  2.114160  2.225880  2.165016  2.229714  2.060475  1.979933  1.808163  1.996652  1.968923  2.138636  1.938606  2.005556  2.063291 
dram[3]:  2.271515  2.266748  2.156431  2.129712  2.166485  2.245109  2.089924  2.113413  2.060890  1.980813  1.977528  1.938043  2.098864  1.867482  2.011186  2.084393 
dram[4]:  2.232779  2.306072  2.375000  2.268817  2.288215  2.286047  2.176932  2.071198  2.043829  1.985459  1.942013  2.068287  2.137500  1.912953  2.106184  2.116061 
dram[5]:  2.329130  2.252121  2.224076  2.169336  2.268349  2.386747  2.256140  2.199773  2.020666  2.051282  2.043379  2.033595  2.002123  2.077605  2.174123  2.054857 
dram[6]:  2.214201  2.338384  2.214286  2.177083  2.266055  2.211473  2.163636  2.018848  1.963252  2.072275  1.922747  2.018265  2.061674  2.056893  2.147971  2.031638 
dram[7]:  2.254808  2.240096  2.077596  2.111842  2.209767  2.320513  2.256709  2.106593  2.032445  2.083628  2.038239  1.966777  2.111237  2.085682  2.118267  2.232210 
dram[8]:  2.314286  2.196450  2.214286  2.227059  2.439803  2.277066  2.449622  2.069223  1.986562  2.097762  2.022753  1.967742  2.124287  2.000000  2.123515  2.229347 
dram[9]:  2.113895  2.270108  2.167617  2.307506  2.330588  2.322844  2.275943  2.113167  2.176904  2.055814  1.988889  2.070776  2.034632  2.087778  2.222906  2.157518 
dram[10]:  2.205066  2.435356  2.219484  2.326113  2.242356  2.253648  2.066595  2.163657  1.949002  1.900325  2.043429  2.051311  2.161883  2.084257  2.021301  2.109302 
dram[11]:  2.274413  2.223971  2.154546  2.316953  2.234444  2.201568  2.140969  2.202532  2.138518  1.939227  2.013636  1.901919  1.985090  1.899273  2.078613  2.095794 
dram[12]:  2.425587  2.370701  2.251781  2.374846  2.344379  2.380838  2.166667  2.152150  1.896146  1.976562  2.014706  1.945102  2.134415  2.194346  2.078341  2.126777 
dram[13]:  2.237248  2.307503  2.226730  2.191514  2.343266  2.209767  2.284360  2.189403  2.148238  2.113744  1.975851  2.039503  2.006383  2.097669  2.103851  2.049425 
dram[14]:  2.417099  2.189412  2.127232  2.265018  2.362989  2.228956  2.286738  2.295238  1.868922  1.930693  1.913276  1.993341  2.205128  2.038835  2.028280  1.991001 
dram[15]:  2.313283  2.168019  2.239356  2.253538  2.466999  2.406821  2.276796  2.142222  1.957494  1.826722  2.110980  1.986681  1.967983  2.068508  2.116061  1.951435 
dram[16]:  2.310945  2.112613  2.318464  2.424936  2.265212  2.206013  2.244444  2.299156  2.009040  1.938798  2.035469  1.969197  2.022851  2.063474  2.156098  2.161212 
dram[17]:  2.164368  2.207747  2.284493  2.262394  2.364848  2.177901  2.211913  2.301088  1.907809  1.931868  2.076923  2.001117  1.996815  2.160735  2.067738  2.036655 
dram[18]:  2.149770  2.244256  2.286061  2.261962  2.155604  2.177901  2.212815  2.049041  1.910464  2.013905  2.011173  2.022472  1.976939  2.074610  1.936831  2.085380 
dram[19]:  2.155738  2.224638  2.322660  2.504528  2.328655  2.165027  2.313539  2.299394  2.016018  1.949059  2.082450  2.034523  1.853414  2.041943  2.041855  2.050750 
dram[20]:  2.215991  2.232164  2.395913  2.239905  2.339601  2.271801  2.352657  2.098253  2.093051  1.951754  2.099415  1.904095  2.193890  2.064805  2.119578  2.071842 
dram[21]:  2.186461  2.337940  2.385482  2.302410  2.328162  2.433824  2.343410  2.178409  2.033410  2.069412  2.065834  2.003371  2.019439  2.170901  2.114486  2.158730 
dram[22]:  2.181075  2.139908  2.250295  2.347985  2.379023  2.254256  2.191562  2.246784  1.928026  1.997732  2.068129  1.988975  2.109620  2.127128  1.985683  2.122449 
dram[23]:  2.181712  2.200475  2.326805  2.201397  2.345238  2.279632  2.088172  2.207852  1.938326  1.962180  2.042093  1.973064  2.040089  1.945043  2.113054  2.012486 
average row locality = 714188/333909 = 2.138870
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1795      1792      1804      1824      1896      1864      1836      1816      1672      1674      1672      1702      1757      1744      1726      1738 
dram[1]:      1784      1820      1808      1802      1892      1900      1856      1828      1672      1676      1692      1708      1791      1792      1728      1720 
dram[2]:      1800      1808      1815      1848      1876      1882      1846      1808      1680      1676      1693      1680      1786      1769      1726      1716 
dram[3]:      1808      1796      1796      1844      1900      1868      1828      1832      1664      1660      1664      1688      1754      1736      1720      1724 
dram[4]:      1812      1796      1812      1827      1876      1880      1839      1818      1676      1679      1679      1691      1785      1751      1725      1726 
dram[5]:      1785      1794      1800      1824      1890      1892      1828      1832      1664      1664      1696      1720      1790      1780      1720      1720 
dram[6]:      1804      1789      1820      1812      1888      1880      1808      1824      1668      1656      1696      1676      1778      1786      1722      1720 
dram[7]:      1808      1800      1828      1848      1900      1900      1832      1816      1660      1673      1664      1681      1764      1754      1729      1712 
dram[8]:      1798      1792      1820      1822      1896      1872      1841      1836      1678      1685      1683      1673      1769      1774      1712      1728 
dram[9]:      1792      1820      1828      1832      1892      1902      1829      1836      1676      1672      1696      1720      1785      1785      1725      1728 
dram[10]:      1770      1784      1820      1854      1891      1914      1824      1816      1664      1660      1692      1704      1787      1786      1724      1733 
dram[11]:      1778      1777      1824      1816      1916      1880      1840      1813      1664      1660      1676      1688      1768      1736      1720      1716 
dram[12]:      1794      1796      1824      1848      1892      1898      1824      1845      1675      1675      1685      1711      1746      1769      1725      1718 
dram[13]:      1816      1808      1800      1836      1880      1900      1828      1836      1672      1688      1704      1712      1790      1794      1724      1708 
dram[14]:      1800      1796      1832      1846      1901      1896      1816      1824      1672      1661      1692      1700      1796      1794      1716      1698 
dram[15]:      1784      1804      1864      1836      1892      1888      1832      1824      1656      1656      1692      1696      1750      1776      1726      1696 
dram[16]:      1794      1808      1804      1832      1886      1892      1820      1807      1682      1679      1683      1695      1763      1757      1696      1708 
dram[17]:      1814      1812      1804      1804      1868      1884      1829      1802      1664      1664      1688      1696      1785      1786      1723      1704 
dram[18]:      1800      1792      1816      1820      1892      1884      1832      1816      1676      1648      1704      1704      1790      1769      1729      1708 
dram[19]:      1780      1781      1816      1856      1900      1892      1840      1796      1666      1664      1672      1672      1752      1754      1726      1704 
dram[20]:      1793      1784      1808      1816      1900      1912      1840      1816      1681      1684      1699      1674      1773      1752      1728      1712 
dram[21]:      1780      1796      1832      1836      1868      1896      1832      1812      1667      1664      1724      1688      1776      1786      1730      1696 
dram[22]:      1801      1800      1832      1846      1904      1896      1820      1816      1672      1668      1696      1708      1790      1779      1724      1696 
dram[23]:      1796      1791      1828      1820      1883      1892      1836      1808      1664      1668      1700      1664      1738      1714      1732      1700 
total dram reads = 680985
bank skew: 1916/1648 = 1.16
chip skew: 28518/28234 = 1.01
number of total write accesses:
dram[0]:        62        64        67        72        90        82       103       102        94        96        95        96        94        94        79        82 
dram[1]:        60        71        68        66        89        91       108       105        96        96        95        96        96        96        80        78 
dram[2]:        64        68        69        78        85        86       105       100        96        96        96        94        96        94        79        77 
dram[3]:        66        65        65        77        91        83       101       106        96        95        96        95        93        96        78        79 
dram[4]:        68        65        69        72        85        86       105       102        96        96        96        96        96        95        80        79 
dram[5]:        62        64        66        72        88        89       101       106        96        96        94        96        96        94        78        78 
dram[6]:        67        63        71        69        88        86        96       104        95        93        96        92        94        94        78        78 
dram[7]:        68        66        73        78        91        91       102       101        94        96        95        95        96        96        80        76 
dram[8]:        65        64        71        71        90        84       104       107        96        96        95        96        94        96        76        80 
dram[9]:        64        71        73        74        89        91       101       106        96        96        94        94        95        94        80        80 
dram[10]:        58        62        71        79        89        94       100       101        94        94        96        95        96        94        79        81 
dram[11]:        62        60        72        70        95        86       104       101        96        95        96        96        96        93        78        78 
dram[12]:        64        65        72        78        89        90       100       107        96        96        96        96        96        94        79        77 
dram[13]:        70        68        66        75        86        91       100       106        96        96        96        95        96        96        79        75 
dram[14]:        66        65        74        77        91        90        98       104        96        94        95        96        96        96        77        72 
dram[15]:        62        67        82        75        89        88       101       104        94        94        96        94        94        96        79        72 
dram[16]:        64        68        67        74        87        89        99        99        96        95        96        95        96        96        72        75 
dram[17]:        69        69        67        67        83        87       102       101        95        94        94        95        96        96        78        74 
dram[18]:        66        64        70        71        89        87       102       106        95        90        96        96        96        94        80        75 
dram[19]:        61        61        70        80        91        89       108       101        96        96        96        96        94        96        79        74 
dram[20]:        64        62        68        70        91        94       108       106        96        96        96        93        94        96        80        76 
dram[21]:        61        65        74        75        83        90       106       105        98        95        96        95        94        94        80        72 
dram[22]:        66        66        74        77        92        90       102       105        96        94        95        96        96        95        79        72 
dram[23]:        65        64        73        71        87        89       106       104        96        96        95        94        94        91        81        73 
total dram writes = 33203
bank skew: 108/58 = 1.86
chip skew: 1398/1364 = 1.02
average mf latency per bank:
dram[0]:       1379      1416      1157      1208      1055      1044       885       923       840       733       732       697       673       676      1203      1099
dram[1]:       1590      1469      1282      1200      1016       948       845       885       834       768       724       698       653       653      1139      1179
dram[2]:       1369      1502      1159      1181       938      1124       913       912       843       843       735       762       641       665      1148      1130
dram[3]:       1469      1470      1330      1128      1004      1037       817       881       759       766       668       702       633       674      1380      1091
dram[4]:       1374      1360      1289      1261       976       999       930       855       782       771       734       737       645       650      1247      1185
dram[5]:       1688      1370      1193      1201       926      1020       925       883       741       738       703       702       634       639      1096      1205
dram[6]:       1392      1547      1324      1185      1083      1009       847       829       858       753       664       691       644       635      1353      1143
dram[7]:       1458      1430      1298      1246      1009       952      1022       833       785       744       684       668       616       631      1729      1067
dram[8]:       1580      1567      1162      1163      1027      1038       831       923       827       859       738       696       682       673      1347      1272
dram[9]:       1595      1404      1176      1372      1044       996       868       963       839       790       724       714       635       639      1175      1614
dram[10]:       1267      1520      1143      1366      1152       951       886       903       776       802       686       705       642       663      1107      1450
dram[11]:       1454      1472      1222      1198      1006      1035       899       850       785       765       741       668       643       599      1152      1158
dram[12]:       1322      1511      1223      1183      1031       999       873       908       784       817       681       750       675       661      1377      1179
dram[13]:       1437      1510      1256      1117      1038      1113       862       861       769       746       711       698       623       644      1237      1407
dram[14]:       1448      1400      1095      1198       984       969       843       876       782       834       695       721       649       643      1336      1431
dram[15]:       1343      1356      1144      1305       939      1004       897       874       804       801       687       707       671       643      1205      1153
dram[16]:       1475      1368      1168      1246       965      1022       882       842       815       823       705       660       649       659      1236      1447
dram[17]:       1427      1432      1199      1124      1017      1063       879       882       788       836       697       711       629       623      1196      1260
dram[18]:       1423      1452      1213      1126      1026      1051       885       793       774       821       700       692       625       678      1124      1190
dram[19]:       1384      1587      1165      1180       998      1076       961       861       845       787       714       734       643       631      1167      1224
dram[20]:       1642      1589      1207      1246      1064       981       910       867       792       820       748       725       695       646      1265      1176
dram[21]:       1321      1403      1141      1223      1100      1022       885       888       799       804       701       709       632       690      1260      1342
dram[22]:       1400      1547      1205      1420       975       968       902       844       783       726       707       692       643       635      1196      1279
dram[23]:       1325      1428      1242      1237      1144       998       865       884       764       787       682       690       626       607      1123      1154
maximum mf latency per bank:
dram[0]:        872       850       904      1013      1314      1205       756      1015      1241       888       858       973      1124      1094       614       828
dram[1]:       1019       923       910       958      1762       998       855      1120      1030      1096       963      1084      1068      1145       915      1116
dram[2]:        639       627       853       743       679       793       657       578       653       721       828       585       788       715       679       635
dram[3]:        703       879       762       923       923      1012       597       802       811       802       687      1001       741       721       709       680
dram[4]:        882       967      1035       993      1131      1353       886      1205      1069      1149      1041       805      1212      1151       686       974
dram[5]:        613       740       702       810      1067       874       869       682       851       900      1028      1099      1100       658       667       665
dram[6]:        685       727       850       655      1087       747       671       699       613       716       589       974       886       786       778       862
dram[7]:        843       537       742       647       836       791       979       712       810       585       682       630      1053       718       707       816
dram[8]:       1124       865       965       992      1362      1281      1112       800      1332       925      1136       802      1689      1178      1180       785
dram[9]:        862       773      1344       941      1268      1759       944       819      1126      1327      1059       870      1315       881       977       970
dram[10]:        831       766       758      1411      1269       922      1193      1240       847      1167       730      1026       816      1061       711       946
dram[11]:        905       822       713       807      1150      1050       972       686      1115       880       774       698       931       999       670       653
dram[12]:        988      1123      1016      2086      1820      1353       959      1411      1169      1170       710      1171      1126      1171       940      1116
dram[13]:        849       812       870      1034      1215       985      1034       883      1065      1194       872      1244       902      1246       929       672
dram[14]:        723       782       783      1474      1089       768       816       886       687       811       636       731       773      1032       852       774
dram[15]:        793       627       912      1081      1009       841       904       927       856       787       662       747      1681       648       663       751
dram[16]:        926       829      1126       894      1197      1886      1166       832      1053      1261      1039      1000      2013      1419       792       886
dram[17]:       1013       776      1280       727      1054       789      1043       870       894      1142       935       845       980      1207       702      1269
dram[18]:        762       817      1064      1063       732       992       764       627       757       747       919      1113       841      1243       693      1046
dram[19]:        872       779       768      1064      1047      1049      1240      1149       828      1135       933      1084      1106      1106       920       892
dram[20]:       1336      1272      1066      1020      1314      1582      1167      1013      1267      1283      1181       902      1692      1133      1201      1141
dram[21]:        963      1128       992      1529      1129      1198       841      1065      1181      1449       997      1206      1083      1240       828      1165
dram[22]:        672       698       999      1309       906       933       817       796       655       948       709       949       777       908       742       775
dram[23]:        963       612       965       672       875       734       865       663       530       745       762       888      1167       811       733       746

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504554 n_nop=447084 n_act=13645 n_pre=13629 n_ref_event=0 n_req=29684 n_rd=28312 n_rd_L2_A=0 n_write=0 n_wr_bk=5488 bw_util=0.06699
n_activity=301923 dram_eff=0.1119
bk0: 1795a 478782i bk1: 1792a 478782i bk2: 1804a 478509i bk3: 1824a 478133i bk4: 1896a 477544i bk5: 1864a 477822i bk6: 1836a 476769i bk7: 1816a 476313i bk8: 1672a 475900i bk9: 1674a 474675i bk10: 1672a 476603i bk11: 1702a 475437i bk12: 1757a 476359i bk13: 1744a 474176i bk14: 1726a 476677i bk15: 1738a 477954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.540358
Row_Buffer_Locality_read = 0.553370
Row_Buffer_Locality_write = 0.271866
Bank_Level_Parallism = 2.162521
Bank_Level_Parallism_Col = 1.805309
Bank_Level_Parallism_Ready = 1.452367
write_to_read_ratio_blp_rw_average = 0.092689
GrpLevelPara = 1.413790 

BW Util details:
bwutil = 0.066990 
total_CMD = 504554 
util_bw = 33800 
Wasted_Col = 114664 
Wasted_Row = 69852 
Idle = 286238 

BW Util Bottlenecks: 
RCDc_limit = 130570 
RCDWRc_limit = 5852 
WTRc_limit = 10067 
RTWc_limit = 22010 
CCDLc_limit = 13149 
rwq = 0 
CCDLc_limit_alone = 10498 
WTRc_limit_alone = 8820 
RTWc_limit_alone = 20606 

Commands details: 
total_CMD = 504554 
n_nop = 447084 
Read = 28312 
Write = 0 
L2_Alloc = 0 
L2_WB = 5488 
n_act = 13645 
n_pre = 13629 
n_ref = 0 
n_req = 29684 
total_req = 33800 

Dual Bus Interface Util: 
issued_total_row = 27274 
issued_total_col = 33800 
Row_Bus_Util =  0.054056 
CoL_Bus_Util = 0.066990 
Either_Row_CoL_Bus_Util = 0.113903 
Issued_on_Two_Bus_Simul_Util = 0.007143 
issued_two_Eff = 0.062711 
queue_avg = 1.002654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00265
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504554 n_nop=446866 n_act=13735 n_pre=13719 n_ref_event=0 n_req=29860 n_rd=28469 n_rd_L2_A=0 n_write=0 n_wr_bk=5564 bw_util=0.06745
n_activity=304106 dram_eff=0.1119
bk0: 1784a 479014i bk1: 1820a 477140i bk2: 1808a 477355i bk3: 1802a 477091i bk4: 1892a 476847i bk5: 1900a 475884i bk6: 1856a 476232i bk7: 1828a 475228i bk8: 1672a 476750i bk9: 1676a 475135i bk10: 1692a 475381i bk11: 1708a 474899i bk12: 1791a 476084i bk13: 1792a 473200i bk14: 1728a 476699i bk15: 1720a 477794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.540020
Row_Buffer_Locality_read = 0.550318
Row_Buffer_Locality_write = 0.329260
Bank_Level_Parallism = 2.191904
Bank_Level_Parallism_Col = 1.851521
Bank_Level_Parallism_Ready = 1.504422
write_to_read_ratio_blp_rw_average = 0.084410
GrpLevelPara = 1.416888 

BW Util details:
bwutil = 0.067452 
total_CMD = 504554 
util_bw = 34033 
Wasted_Col = 114657 
Wasted_Row = 71206 
Idle = 284658 

BW Util Bottlenecks: 
RCDc_limit = 131363 
RCDWRc_limit = 5011 
WTRc_limit = 9960 
RTWc_limit = 20480 
CCDLc_limit = 13033 
rwq = 0 
CCDLc_limit_alone = 10506 
WTRc_limit_alone = 8746 
RTWc_limit_alone = 19167 

Commands details: 
total_CMD = 504554 
n_nop = 446866 
Read = 28469 
Write = 0 
L2_Alloc = 0 
L2_WB = 5564 
n_act = 13735 
n_pre = 13719 
n_ref = 0 
n_req = 29860 
total_req = 34033 

Dual Bus Interface Util: 
issued_total_row = 27454 
issued_total_col = 34033 
Row_Bus_Util =  0.054412 
CoL_Bus_Util = 0.067452 
Either_Row_CoL_Bus_Util = 0.114335 
Issued_on_Two_Bus_Simul_Util = 0.007529 
issued_two_Eff = 0.065854 
queue_avg = 1.130256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13026
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504554 n_nop=445888 n_act=14358 n_pre=14342 n_ref_event=0 n_req=29792 n_rd=28409 n_rd_L2_A=0 n_write=0 n_wr_bk=5532 bw_util=0.06727
n_activity=308262 dram_eff=0.1101
bk0: 1800a 477466i bk1: 1808a 477715i bk2: 1815a 476676i bk3: 1848a 475153i bk4: 1876a 475965i bk5: 1882a 474431i bk6: 1846a 476070i bk7: 1808a 474877i bk8: 1680a 475389i bk9: 1676a 473026i bk10: 1693a 474717i bk11: 1680a 475618i bk12: 1786a 475873i bk13: 1769a 474019i bk14: 1726a 475852i bk15: 1716a 477965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518059
Row_Buffer_Locality_read = 0.533000
Row_Buffer_Locality_write = 0.211135
Bank_Level_Parallism = 2.187539
Bank_Level_Parallism_Col = 1.802058
Bank_Level_Parallism_Ready = 1.402286
write_to_read_ratio_blp_rw_average = 0.090412
GrpLevelPara = 1.433183 

BW Util details:
bwutil = 0.067269 
total_CMD = 504554 
util_bw = 33941 
Wasted_Col = 118637 
Wasted_Row = 72261 
Idle = 279715 

BW Util Bottlenecks: 
RCDc_limit = 136558 
RCDWRc_limit = 6124 
WTRc_limit = 10953 
RTWc_limit = 23895 
CCDLc_limit = 12936 
rwq = 0 
CCDLc_limit_alone = 10417 
WTRc_limit_alone = 9732 
RTWc_limit_alone = 22597 

Commands details: 
total_CMD = 504554 
n_nop = 445888 
Read = 28409 
Write = 0 
L2_Alloc = 0 
L2_WB = 5532 
n_act = 14358 
n_pre = 14342 
n_ref = 0 
n_req = 29792 
total_req = 33941 

Dual Bus Interface Util: 
issued_total_row = 28700 
issued_total_col = 33941 
Row_Bus_Util =  0.056882 
CoL_Bus_Util = 0.067269 
Either_Row_CoL_Bus_Util = 0.116273 
Issued_on_Two_Bus_Simul_Util = 0.007878 
issued_two_Eff = 0.067756 
queue_avg = 0.859248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.859248
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504554 n_nop=446221 n_act=14209 n_pre=14193 n_ref_event=0 n_req=29664 n_rd=28282 n_rd_L2_A=0 n_write=0 n_wr_bk=5528 bw_util=0.06701
n_activity=307197 dram_eff=0.1101
bk0: 1808a 479022i bk1: 1796a 478810i bk2: 1796a 477132i bk3: 1844a 476093i bk4: 1900a 474996i bk5: 1868a 476443i bk6: 1828a 475695i bk7: 1832a 475576i bk8: 1664a 477018i bk9: 1660a 476101i bk10: 1664a 476663i bk11: 1688a 474743i bk12: 1754a 476034i bk13: 1736a 474574i bk14: 1720a 476070i bk15: 1724a 477024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.521002
Row_Buffer_Locality_read = 0.536171
Row_Buffer_Locality_write = 0.210564
Bank_Level_Parallism = 2.141274
Bank_Level_Parallism_Col = 1.752736
Bank_Level_Parallism_Ready = 1.370748
write_to_read_ratio_blp_rw_average = 0.089361
GrpLevelPara = 1.410074 

BW Util details:
bwutil = 0.067010 
total_CMD = 504554 
util_bw = 33810 
Wasted_Col = 118612 
Wasted_Row = 71993 
Idle = 280139 

BW Util Bottlenecks: 
RCDc_limit = 135242 
RCDWRc_limit = 6082 
WTRc_limit = 10452 
RTWc_limit = 21213 
CCDLc_limit = 13403 
rwq = 0 
CCDLc_limit_alone = 10836 
WTRc_limit_alone = 9196 
RTWc_limit_alone = 19902 

Commands details: 
total_CMD = 504554 
n_nop = 446221 
Read = 28282 
Write = 0 
L2_Alloc = 0 
L2_WB = 5528 
n_act = 14209 
n_pre = 14193 
n_ref = 0 
n_req = 29664 
total_req = 33810 

Dual Bus Interface Util: 
issued_total_row = 28402 
issued_total_col = 33810 
Row_Bus_Util =  0.056291 
CoL_Bus_Util = 0.067010 
Either_Row_CoL_Bus_Util = 0.115613 
Issued_on_Two_Bus_Simul_Util = 0.007688 
issued_two_Eff = 0.066498 
queue_avg = 0.847344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.847344
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504554 n_nop=446813 n_act=13909 n_pre=13893 n_ref_event=0 n_req=29758 n_rd=28372 n_rd_L2_A=0 n_write=0 n_wr_bk=5535 bw_util=0.0672
n_activity=303359 dram_eff=0.1118
bk0: 1812a 477011i bk1: 1796a 478346i bk2: 1812a 478119i bk3: 1827a 476905i bk4: 1876a 476364i bk5: 1880a 475696i bk6: 1839a 474674i bk7: 1818a 474126i bk8: 1676a 475511i bk9: 1679a 475006i bk10: 1679a 474808i bk11: 1691a 475494i bk12: 1785a 475010i bk13: 1751a 472955i bk14: 1725a 477466i bk15: 1726a 476610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532596
Row_Buffer_Locality_read = 0.545679
Row_Buffer_Locality_write = 0.264791
Bank_Level_Parallism = 2.211864
Bank_Level_Parallism_Col = 1.856711
Bank_Level_Parallism_Ready = 1.480432
write_to_read_ratio_blp_rw_average = 0.090220
GrpLevelPara = 1.434493 

BW Util details:
bwutil = 0.067202 
total_CMD = 504554 
util_bw = 33907 
Wasted_Col = 115534 
Wasted_Row = 71423 
Idle = 283690 

BW Util Bottlenecks: 
RCDc_limit = 132476 
RCDWRc_limit = 5367 
WTRc_limit = 9542 
RTWc_limit = 23233 
CCDLc_limit = 12760 
rwq = 0 
CCDLc_limit_alone = 10291 
WTRc_limit_alone = 8584 
RTWc_limit_alone = 21722 

Commands details: 
total_CMD = 504554 
n_nop = 446813 
Read = 28372 
Write = 0 
L2_Alloc = 0 
L2_WB = 5535 
n_act = 13909 
n_pre = 13893 
n_ref = 0 
n_req = 29758 
total_req = 33907 

Dual Bus Interface Util: 
issued_total_row = 27802 
issued_total_col = 33907 
Row_Bus_Util =  0.055102 
CoL_Bus_Util = 0.067202 
Either_Row_CoL_Bus_Util = 0.114440 
Issued_on_Two_Bus_Simul_Util = 0.007864 
issued_two_Eff = 0.068721 
queue_avg = 1.168008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16801
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504554 n_nop=446923 n_act=13813 n_pre=13797 n_ref_event=0 n_req=29775 n_rd=28399 n_rd_L2_A=0 n_write=0 n_wr_bk=5504 bw_util=0.06719
n_activity=303309 dram_eff=0.1118
bk0: 1785a 479975i bk1: 1794a 478310i bk2: 1800a 477844i bk3: 1824a 476284i bk4: 1890a 476266i bk5: 1892a 476760i bk6: 1828a 477033i bk7: 1832a 475625i bk8: 1664a 476574i bk9: 1664a 476224i bk10: 1696a 476283i bk11: 1720a 475624i bk12: 1790a 473964i bk13: 1780a 475849i bk14: 1720a 478520i bk15: 1720a 476911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536087
Row_Buffer_Locality_read = 0.549632
Row_Buffer_Locality_write = 0.256541
Bank_Level_Parallism = 2.148938
Bank_Level_Parallism_Col = 1.782186
Bank_Level_Parallism_Ready = 1.381205
write_to_read_ratio_blp_rw_average = 0.092621
GrpLevelPara = 1.416340 

BW Util details:
bwutil = 0.067194 
total_CMD = 504554 
util_bw = 33903 
Wasted_Col = 115991 
Wasted_Row = 70956 
Idle = 283704 

BW Util Bottlenecks: 
RCDc_limit = 131360 
RCDWRc_limit = 5885 
WTRc_limit = 10005 
RTWc_limit = 23136 
CCDLc_limit = 13640 
rwq = 0 
CCDLc_limit_alone = 10994 
WTRc_limit_alone = 8820 
RTWc_limit_alone = 21675 

Commands details: 
total_CMD = 504554 
n_nop = 446923 
Read = 28399 
Write = 0 
L2_Alloc = 0 
L2_WB = 5504 
n_act = 13813 
n_pre = 13797 
n_ref = 0 
n_req = 29775 
total_req = 33903 

Dual Bus Interface Util: 
issued_total_row = 27610 
issued_total_col = 33903 
Row_Bus_Util =  0.054722 
CoL_Bus_Util = 0.067194 
Either_Row_CoL_Bus_Util = 0.114222 
Issued_on_Two_Bus_Simul_Util = 0.007694 
issued_two_Eff = 0.067360 
queue_avg = 0.932271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.932271
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504554 n_nop=446611 n_act=14046 n_pre=14030 n_ref_event=0 n_req=29691 n_rd=28327 n_rd_L2_A=0 n_write=0 n_wr_bk=5456 bw_util=0.06696
n_activity=304946 dram_eff=0.1108
bk0: 1804a 476818i bk1: 1789a 479446i bk2: 1820a 476251i bk3: 1812a 476315i bk4: 1888a 476155i bk5: 1880a 475420i bk6: 1808a 475880i bk7: 1824a 474337i bk8: 1668a 475579i bk9: 1656a 477101i bk10: 1696a 475045i bk11: 1676a 476526i bk12: 1778a 474976i bk13: 1786a 475294i bk14: 1722a 478251i bk15: 1720a 476315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526927
Row_Buffer_Locality_read = 0.540756
Row_Buffer_Locality_write = 0.239736
Bank_Level_Parallism = 2.169198
Bank_Level_Parallism_Col = 1.802624
Bank_Level_Parallism_Ready = 1.423379
write_to_read_ratio_blp_rw_average = 0.088371
GrpLevelPara = 1.418760 

BW Util details:
bwutil = 0.066956 
total_CMD = 504554 
util_bw = 33783 
Wasted_Col = 116626 
Wasted_Row = 72183 
Idle = 281962 

BW Util Bottlenecks: 
RCDc_limit = 133932 
RCDWRc_limit = 5863 
WTRc_limit = 9444 
RTWc_limit = 22889 
CCDLc_limit = 13187 
rwq = 0 
CCDLc_limit_alone = 10574 
WTRc_limit_alone = 8324 
RTWc_limit_alone = 21396 

Commands details: 
total_CMD = 504554 
n_nop = 446611 
Read = 28327 
Write = 0 
L2_Alloc = 0 
L2_WB = 5456 
n_act = 14046 
n_pre = 14030 
n_ref = 0 
n_req = 29691 
total_req = 33783 

Dual Bus Interface Util: 
issued_total_row = 28076 
issued_total_col = 33783 
Row_Bus_Util =  0.055645 
CoL_Bus_Util = 0.066956 
Either_Row_CoL_Bus_Util = 0.114840 
Issued_on_Two_Bus_Simul_Util = 0.007761 
issued_two_Eff = 0.067584 
queue_avg = 0.930632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.930632
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504554 n_nop=446751 n_act=13919 n_pre=13903 n_ref_event=0 n_req=29767 n_rd=28369 n_rd_L2_A=0 n_write=0 n_wr_bk=5592 bw_util=0.06731
n_activity=303735 dram_eff=0.1118
bk0: 1808a 477911i bk1: 1800a 478063i bk2: 1828a 475844i bk3: 1848a 475132i bk4: 1900a 475045i bk5: 1900a 476875i bk6: 1832a 476400i bk7: 1816a 474639i bk8: 1660a 476400i bk9: 1673a 476772i bk10: 1664a 476648i bk11: 1681a 475932i bk12: 1764a 475977i bk13: 1754a 476450i bk14: 1729a 476699i bk15: 1712a 478381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532402
Row_Buffer_Locality_read = 0.547041
Row_Buffer_Locality_write = 0.235336
Bank_Level_Parallism = 2.173410
Bank_Level_Parallism_Col = 1.803131
Bank_Level_Parallism_Ready = 1.414652
write_to_read_ratio_blp_rw_average = 0.092317
GrpLevelPara = 1.421613 

BW Util details:
bwutil = 0.067309 
total_CMD = 504554 
util_bw = 33961 
Wasted_Col = 115706 
Wasted_Row = 70937 
Idle = 283950 

BW Util Bottlenecks: 
RCDc_limit = 131795 
RCDWRc_limit = 5989 
WTRc_limit = 10838 
RTWc_limit = 22080 
CCDLc_limit = 13464 
rwq = 0 
CCDLc_limit_alone = 10801 
WTRc_limit_alone = 9582 
RTWc_limit_alone = 20673 

Commands details: 
total_CMD = 504554 
n_nop = 446751 
Read = 28369 
Write = 0 
L2_Alloc = 0 
L2_WB = 5592 
n_act = 13919 
n_pre = 13903 
n_ref = 0 
n_req = 29767 
total_req = 33961 

Dual Bus Interface Util: 
issued_total_row = 27822 
issued_total_col = 33961 
Row_Bus_Util =  0.055142 
CoL_Bus_Util = 0.067309 
Either_Row_CoL_Bus_Util = 0.114563 
Issued_on_Two_Bus_Simul_Util = 0.007888 
issued_two_Eff = 0.068855 
queue_avg = 0.901800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.9018
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504554 n_nop=447033 n_act=13745 n_pre=13729 n_ref_event=0 n_req=29764 n_rd=28379 n_rd_L2_A=0 n_write=0 n_wr_bk=5540 bw_util=0.06723
n_activity=302641 dram_eff=0.1121
bk0: 1798a 478516i bk1: 1792a 477285i bk2: 1820a 477118i bk3: 1822a 477445i bk4: 1896a 476605i bk5: 1872a 476574i bk6: 1841a 478023i bk7: 1836a 474080i bk8: 1678a 475030i bk9: 1685a 475589i bk10: 1683a 474941i bk11: 1673a 475571i bk12: 1769a 475003i bk13: 1774a 474100i bk14: 1712a 476852i bk15: 1728a 478839i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538200
Row_Buffer_Locality_read = 0.551217
Row_Buffer_Locality_write = 0.271480
Bank_Level_Parallism = 2.202652
Bank_Level_Parallism_Col = 1.848605
Bank_Level_Parallism_Ready = 1.443321
write_to_read_ratio_blp_rw_average = 0.092221
GrpLevelPara = 1.430324 

BW Util details:
bwutil = 0.067226 
total_CMD = 504554 
util_bw = 33919 
Wasted_Col = 114373 
Wasted_Row = 70107 
Idle = 286155 

BW Util Bottlenecks: 
RCDc_limit = 131070 
RCDWRc_limit = 5533 
WTRc_limit = 10450 
RTWc_limit = 23680 
CCDLc_limit = 13294 
rwq = 0 
CCDLc_limit_alone = 10429 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 22089 

Commands details: 
total_CMD = 504554 
n_nop = 447033 
Read = 28379 
Write = 0 
L2_Alloc = 0 
L2_WB = 5540 
n_act = 13745 
n_pre = 13729 
n_ref = 0 
n_req = 29764 
total_req = 33919 

Dual Bus Interface Util: 
issued_total_row = 27474 
issued_total_col = 33919 
Row_Bus_Util =  0.054452 
CoL_Bus_Util = 0.067226 
Either_Row_CoL_Bus_Util = 0.114004 
Issued_on_Two_Bus_Simul_Util = 0.007674 
issued_two_Eff = 0.067315 
queue_avg = 1.127804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1278
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504554 n_nop=446856 n_act=13813 n_pre=13797 n_ref_event=0 n_req=29916 n_rd=28518 n_rd_L2_A=0 n_write=0 n_wr_bk=5589 bw_util=0.0676
n_activity=302719 dram_eff=0.1127
bk0: 1792a 476870i bk1: 1820a 477885i bk2: 1828a 476148i bk3: 1832a 476292i bk4: 1892a 476455i bk5: 1902a 475793i bk6: 1829a 476691i bk7: 1836a 474667i bk8: 1676a 477174i bk9: 1672a 475770i bk10: 1696a 474824i bk11: 1720a 475704i bk12: 1785a 474334i bk13: 1785a 475567i bk14: 1725a 478023i bk15: 1728a 477253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538274
Row_Buffer_Locality_read = 0.550775
Row_Buffer_Locality_write = 0.283262
Bank_Level_Parallism = 2.203495
Bank_Level_Parallism_Col = 1.852318
Bank_Level_Parallism_Ready = 1.497874
write_to_read_ratio_blp_rw_average = 0.086343
GrpLevelPara = 1.430018 

BW Util details:
bwutil = 0.067598 
total_CMD = 504554 
util_bw = 34107 
Wasted_Col = 114217 
Wasted_Row = 71023 
Idle = 285207 

BW Util Bottlenecks: 
RCDc_limit = 131138 
RCDWRc_limit = 5352 
WTRc_limit = 9361 
RTWc_limit = 21692 
CCDLc_limit = 13000 
rwq = 0 
CCDLc_limit_alone = 10506 
WTRc_limit_alone = 8290 
RTWc_limit_alone = 20269 

Commands details: 
total_CMD = 504554 
n_nop = 446856 
Read = 28518 
Write = 0 
L2_Alloc = 0 
L2_WB = 5589 
n_act = 13813 
n_pre = 13797 
n_ref = 0 
n_req = 29916 
total_req = 34107 

Dual Bus Interface Util: 
issued_total_row = 27610 
issued_total_col = 34107 
Row_Bus_Util =  0.054722 
CoL_Bus_Util = 0.067598 
Either_Row_CoL_Bus_Util = 0.114354 
Issued_on_Two_Bus_Simul_Util = 0.007965 
issued_two_Eff = 0.069656 
queue_avg = 1.139896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1399
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504554 n_nop=446588 n_act=13963 n_pre=13947 n_ref_event=0 n_req=29806 n_rd=28423 n_rd_L2_A=0 n_write=0 n_wr_bk=5529 bw_util=0.06729
n_activity=304949 dram_eff=0.1113
bk0: 1770a 478084i bk1: 1784a 480088i bk2: 1820a 477033i bk3: 1854a 476584i bk4: 1891a 475576i bk5: 1914a 475405i bk6: 1824a 474296i bk7: 1816a 475303i bk8: 1664a 475475i bk9: 1660a 474196i bk10: 1692a 475634i bk11: 1704a 475868i bk12: 1787a 476138i bk13: 1786a 474983i bk14: 1724a 476479i bk15: 1733a 476968i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531537
Row_Buffer_Locality_read = 0.544876
Row_Buffer_Locality_write = 0.257411
Bank_Level_Parallism = 2.195500
Bank_Level_Parallism_Col = 1.829684
Bank_Level_Parallism_Ready = 1.447161
write_to_read_ratio_blp_rw_average = 0.084415
GrpLevelPara = 1.429506 

BW Util details:
bwutil = 0.067291 
total_CMD = 504554 
util_bw = 33952 
Wasted_Col = 115699 
Wasted_Row = 71055 
Idle = 283848 

BW Util Bottlenecks: 
RCDc_limit = 132965 
RCDWRc_limit = 5651 
WTRc_limit = 10747 
RTWc_limit = 21384 
CCDLc_limit = 13248 
rwq = 0 
CCDLc_limit_alone = 10657 
WTRc_limit_alone = 9478 
RTWc_limit_alone = 20062 

Commands details: 
total_CMD = 504554 
n_nop = 446588 
Read = 28423 
Write = 0 
L2_Alloc = 0 
L2_WB = 5529 
n_act = 13963 
n_pre = 13947 
n_ref = 0 
n_req = 29806 
total_req = 33952 

Dual Bus Interface Util: 
issued_total_row = 27910 
issued_total_col = 33952 
Row_Bus_Util =  0.055316 
CoL_Bus_Util = 0.067291 
Either_Row_CoL_Bus_Util = 0.114886 
Issued_on_Two_Bus_Simul_Util = 0.007722 
issued_two_Eff = 0.067212 
queue_avg = 1.082972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08297
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504554 n_nop=446440 n_act=14068 n_pre=14052 n_ref_event=0 n_req=29650 n_rd=28272 n_rd_L2_A=0 n_write=0 n_wr_bk=5506 bw_util=0.06695
n_activity=305936 dram_eff=0.1104
bk0: 1778a 478456i bk1: 1777a 478265i bk2: 1824a 476473i bk3: 1816a 478243i bk4: 1916a 475387i bk5: 1880a 474946i bk6: 1840a 474800i bk7: 1813a 476799i bk8: 1664a 477588i bk9: 1660a 475094i bk10: 1676a 476942i bk11: 1688a 474450i bk12: 1768a 474763i bk13: 1736a 474602i bk14: 1720a 476728i bk15: 1716a 478126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525531
Row_Buffer_Locality_read = 0.539049
Row_Buffer_Locality_write = 0.248186
Bank_Level_Parallism = 2.153564
Bank_Level_Parallism_Col = 1.781344
Bank_Level_Parallism_Ready = 1.381047
write_to_read_ratio_blp_rw_average = 0.090938
GrpLevelPara = 1.414196 

BW Util details:
bwutil = 0.066946 
total_CMD = 504554 
util_bw = 33778 
Wasted_Col = 117876 
Wasted_Row = 71628 
Idle = 281272 

BW Util Bottlenecks: 
RCDc_limit = 134754 
RCDWRc_limit = 5884 
WTRc_limit = 10054 
RTWc_limit = 23187 
CCDLc_limit = 13197 
rwq = 0 
CCDLc_limit_alone = 10622 
WTRc_limit_alone = 8840 
RTWc_limit_alone = 21826 

Commands details: 
total_CMD = 504554 
n_nop = 446440 
Read = 28272 
Write = 0 
L2_Alloc = 0 
L2_WB = 5506 
n_act = 14068 
n_pre = 14052 
n_ref = 0 
n_req = 29650 
total_req = 33778 

Dual Bus Interface Util: 
issued_total_row = 28120 
issued_total_col = 33778 
Row_Bus_Util =  0.055732 
CoL_Bus_Util = 0.066946 
Either_Row_CoL_Bus_Util = 0.115179 
Issued_on_Two_Bus_Simul_Util = 0.007500 
issued_two_Eff = 0.065113 
queue_avg = 0.935311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.935311
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504554 n_nop=446960 n_act=13746 n_pre=13730 n_ref_event=0 n_req=29820 n_rd=28425 n_rd_L2_A=0 n_write=0 n_wr_bk=5580 bw_util=0.0674
n_activity=303633 dram_eff=0.112
bk0: 1794a 479602i bk1: 1796a 478665i bk2: 1824a 477198i bk3: 1848a 476986i bk4: 1892a 475810i bk5: 1898a 476170i bk6: 1824a 475272i bk7: 1845a 474485i bk8: 1675a 473605i bk9: 1675a 474991i bk10: 1685a 476277i bk11: 1711a 473854i bk12: 1746a 476030i bk13: 1769a 476613i bk14: 1725a 476198i bk15: 1718a 476504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539034
Row_Buffer_Locality_read = 0.549657
Row_Buffer_Locality_write = 0.322581
Bank_Level_Parallism = 2.210357
Bank_Level_Parallism_Col = 1.867922
Bank_Level_Parallism_Ready = 1.499662
write_to_read_ratio_blp_rw_average = 0.085618
GrpLevelPara = 1.432192 

BW Util details:
bwutil = 0.067396 
total_CMD = 504554 
util_bw = 34005 
Wasted_Col = 114622 
Wasted_Row = 70534 
Idle = 285393 

BW Util Bottlenecks: 
RCDc_limit = 131606 
RCDWRc_limit = 5053 
WTRc_limit = 9742 
RTWc_limit = 23084 
CCDLc_limit = 12965 
rwq = 0 
CCDLc_limit_alone = 10230 
WTRc_limit_alone = 8540 
RTWc_limit_alone = 21551 

Commands details: 
total_CMD = 504554 
n_nop = 446960 
Read = 28425 
Write = 0 
L2_Alloc = 0 
L2_WB = 5580 
n_act = 13746 
n_pre = 13730 
n_ref = 0 
n_req = 29820 
total_req = 34005 

Dual Bus Interface Util: 
issued_total_row = 27476 
issued_total_col = 34005 
Row_Bus_Util =  0.054456 
CoL_Bus_Util = 0.067396 
Either_Row_CoL_Bus_Util = 0.114148 
Issued_on_Two_Bus_Simul_Util = 0.007704 
issued_two_Eff = 0.067490 
queue_avg = 1.252399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.2524
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504554 n_nop=446772 n_act=13869 n_pre=13853 n_ref_event=0 n_req=29887 n_rd=28496 n_rd_L2_A=0 n_write=0 n_wr_bk=5564 bw_util=0.06751
n_activity=301767 dram_eff=0.1129
bk0: 1816a 477457i bk1: 1808a 477810i bk2: 1800a 477511i bk3: 1836a 475564i bk4: 1880a 476030i bk5: 1900a 474110i bk6: 1828a 476188i bk7: 1836a 475112i bk8: 1672a 476438i bk9: 1688a 475609i bk10: 1704a 474821i bk11: 1712a 474765i bk12: 1790a 474075i bk13: 1794a 474818i bk14: 1724a 477016i bk15: 1708a 476953i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535952
Row_Buffer_Locality_read = 0.548393
Row_Buffer_Locality_write = 0.281093
Bank_Level_Parallism = 2.248090
Bank_Level_Parallism_Col = 1.882831
Bank_Level_Parallism_Ready = 1.490986
write_to_read_ratio_blp_rw_average = 0.088800
GrpLevelPara = 1.443660 

BW Util details:
bwutil = 0.067505 
total_CMD = 504554 
util_bw = 34060 
Wasted_Col = 113600 
Wasted_Row = 69624 
Idle = 287270 

BW Util Bottlenecks: 
RCDc_limit = 131720 
RCDWRc_limit = 5404 
WTRc_limit = 9657 
RTWc_limit = 24600 
CCDLc_limit = 13259 
rwq = 0 
CCDLc_limit_alone = 10440 
WTRc_limit_alone = 8501 
RTWc_limit_alone = 22937 

Commands details: 
total_CMD = 504554 
n_nop = 446772 
Read = 28496 
Write = 0 
L2_Alloc = 0 
L2_WB = 5564 
n_act = 13869 
n_pre = 13853 
n_ref = 0 
n_req = 29887 
total_req = 34060 

Dual Bus Interface Util: 
issued_total_row = 27722 
issued_total_col = 34060 
Row_Bus_Util =  0.054944 
CoL_Bus_Util = 0.067505 
Either_Row_CoL_Bus_Util = 0.114521 
Issued_on_Two_Bus_Simul_Util = 0.007928 
issued_two_Eff = 0.069226 
queue_avg = 1.182642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.18264
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504554 n_nop=446350 n_act=14026 n_pre=14010 n_ref_event=0 n_req=29827 n_rd=28440 n_rd_L2_A=0 n_write=0 n_wr_bk=5548 bw_util=0.06736
n_activity=305725 dram_eff=0.1112
bk0: 1800a 479405i bk1: 1796a 477149i bk2: 1832a 475756i bk3: 1846a 476039i bk4: 1901a 475725i bk5: 1896a 475724i bk6: 1816a 477367i bk7: 1824a 476650i bk8: 1672a 474150i bk9: 1661a 475100i bk10: 1692a 475078i bk11: 1700a 475938i bk12: 1796a 476163i bk13: 1794a 474914i bk14: 1716a 476674i bk15: 1698a 476850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529755
Row_Buffer_Locality_read = 0.542968
Row_Buffer_Locality_write = 0.258832
Bank_Level_Parallism = 2.178141
Bank_Level_Parallism_Col = 1.806224
Bank_Level_Parallism_Ready = 1.419501
write_to_read_ratio_blp_rw_average = 0.090435
GrpLevelPara = 1.420899 

BW Util details:
bwutil = 0.067362 
total_CMD = 504554 
util_bw = 33988 
Wasted_Col = 116548 
Wasted_Row = 71676 
Idle = 282342 

BW Util Bottlenecks: 
RCDc_limit = 134008 
RCDWRc_limit = 5813 
WTRc_limit = 10091 
RTWc_limit = 23185 
CCDLc_limit = 13478 
rwq = 0 
CCDLc_limit_alone = 10539 
WTRc_limit_alone = 8708 
RTWc_limit_alone = 21629 

Commands details: 
total_CMD = 504554 
n_nop = 446350 
Read = 28440 
Write = 0 
L2_Alloc = 0 
L2_WB = 5548 
n_act = 14026 
n_pre = 14010 
n_ref = 0 
n_req = 29827 
total_req = 33988 

Dual Bus Interface Util: 
issued_total_row = 28036 
issued_total_col = 33988 
Row_Bus_Util =  0.055566 
CoL_Bus_Util = 0.067362 
Either_Row_CoL_Bus_Util = 0.115357 
Issued_on_Two_Bus_Simul_Util = 0.007571 
issued_two_Eff = 0.065631 
queue_avg = 1.004293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00429
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504554 n_nop=446523 n_act=13952 n_pre=13936 n_ref_event=0 n_req=29759 n_rd=28372 n_rd_L2_A=0 n_write=0 n_wr_bk=5548 bw_util=0.06723
n_activity=304256 dram_eff=0.1115
bk0: 1784a 479414i bk1: 1804a 477386i bk2: 1864a 476732i bk3: 1836a 476496i bk4: 1892a 478286i bk5: 1888a 477393i bk6: 1832a 476961i bk7: 1824a 474973i bk8: 1656a 476000i bk9: 1656a 474554i bk10: 1692a 477146i bk11: 1696a 474943i bk12: 1750a 474317i bk13: 1776a 475519i bk14: 1726a 477760i bk15: 1696a 476257i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531167
Row_Buffer_Locality_read = 0.543000
Row_Buffer_Locality_write = 0.289113
Bank_Level_Parallism = 2.162004
Bank_Level_Parallism_Col = 1.789720
Bank_Level_Parallism_Ready = 1.416126
write_to_read_ratio_blp_rw_average = 0.087554
GrpLevelPara = 1.416829 

BW Util details:
bwutil = 0.067228 
total_CMD = 504554 
util_bw = 33920 
Wasted_Col = 116820 
Wasted_Row = 70576 
Idle = 283238 

BW Util Bottlenecks: 
RCDc_limit = 133716 
RCDWRc_limit = 5531 
WTRc_limit = 10238 
RTWc_limit = 21232 
CCDLc_limit = 13021 
rwq = 0 
CCDLc_limit_alone = 10602 
WTRc_limit_alone = 9115 
RTWc_limit_alone = 19936 

Commands details: 
total_CMD = 504554 
n_nop = 446523 
Read = 28372 
Write = 0 
L2_Alloc = 0 
L2_WB = 5548 
n_act = 13952 
n_pre = 13936 
n_ref = 0 
n_req = 29759 
total_req = 33920 

Dual Bus Interface Util: 
issued_total_row = 27888 
issued_total_col = 33920 
Row_Bus_Util =  0.055273 
CoL_Bus_Util = 0.067228 
Either_Row_CoL_Bus_Util = 0.115014 
Issued_on_Two_Bus_Simul_Util = 0.007486 
issued_two_Eff = 0.065086 
queue_avg = 0.956970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.95697
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504554 n_nop=447122 n_act=13783 n_pre=13767 n_ref_event=0 n_req=29674 n_rd=28306 n_rd_L2_A=0 n_write=0 n_wr_bk=5472 bw_util=0.06695
n_activity=302321 dram_eff=0.1117
bk0: 1794a 478555i bk1: 1808a 476548i bk2: 1804a 478156i bk3: 1832a 478197i bk4: 1886a 475697i bk5: 1892a 475013i bk6: 1820a 476839i bk7: 1807a 476865i bk8: 1682a 476190i bk9: 1679a 474506i bk10: 1683a 476068i bk11: 1695a 474827i bk12: 1763a 474068i bk13: 1757a 475006i bk14: 1696a 477718i bk15: 1708a 478439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535519
Row_Buffer_Locality_read = 0.548470
Row_Buffer_Locality_write = 0.267544
Bank_Level_Parallism = 2.198829
Bank_Level_Parallism_Col = 1.844580
Bank_Level_Parallism_Ready = 1.452247
write_to_read_ratio_blp_rw_average = 0.089742
GrpLevelPara = 1.431661 

BW Util details:
bwutil = 0.066946 
total_CMD = 504554 
util_bw = 33778 
Wasted_Col = 113898 
Wasted_Row = 70552 
Idle = 286326 

BW Util Bottlenecks: 
RCDc_limit = 131128 
RCDWRc_limit = 5415 
WTRc_limit = 9102 
RTWc_limit = 23074 
CCDLc_limit = 12849 
rwq = 0 
CCDLc_limit_alone = 10353 
WTRc_limit_alone = 8089 
RTWc_limit_alone = 21591 

Commands details: 
total_CMD = 504554 
n_nop = 447122 
Read = 28306 
Write = 0 
L2_Alloc = 0 
L2_WB = 5472 
n_act = 13783 
n_pre = 13767 
n_ref = 0 
n_req = 29674 
total_req = 33778 

Dual Bus Interface Util: 
issued_total_row = 27550 
issued_total_col = 33778 
Row_Bus_Util =  0.054603 
CoL_Bus_Util = 0.066946 
Either_Row_CoL_Bus_Util = 0.113827 
Issued_on_Two_Bus_Simul_Util = 0.007722 
issued_two_Eff = 0.067837 
queue_avg = 1.094275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09428
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504554 n_nop=446729 n_act=13940 n_pre=13924 n_ref_event=0 n_req=29694 n_rd=28327 n_rd_L2_A=0 n_write=0 n_wr_bk=5465 bw_util=0.06697
n_activity=304579 dram_eff=0.1109
bk0: 1814a 476752i bk1: 1812a 477327i bk2: 1804a 477807i bk3: 1804a 478214i bk4: 1868a 477329i bk5: 1884a 475624i bk6: 1829a 475893i bk7: 1802a 477466i bk8: 1664a 474733i bk9: 1664a 474624i bk10: 1688a 476387i bk11: 1696a 475737i bk12: 1785a 474641i bk13: 1786a 476305i bk14: 1723a 477341i bk15: 1704a 476672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530545
Row_Buffer_Locality_read = 0.544216
Row_Buffer_Locality_write = 0.247257
Bank_Level_Parallism = 2.175478
Bank_Level_Parallism_Col = 1.790796
Bank_Level_Parallism_Ready = 1.395745
write_to_read_ratio_blp_rw_average = 0.088981
GrpLevelPara = 1.415373 

BW Util details:
bwutil = 0.066974 
total_CMD = 504554 
util_bw = 33792 
Wasted_Col = 116258 
Wasted_Row = 70456 
Idle = 284048 

BW Util Bottlenecks: 
RCDc_limit = 132915 
RCDWRc_limit = 5714 
WTRc_limit = 10868 
RTWc_limit = 21239 
CCDLc_limit = 13342 
rwq = 0 
CCDLc_limit_alone = 10790 
WTRc_limit_alone = 9647 
RTWc_limit_alone = 19908 

Commands details: 
total_CMD = 504554 
n_nop = 446729 
Read = 28327 
Write = 0 
L2_Alloc = 0 
L2_WB = 5465 
n_act = 13940 
n_pre = 13924 
n_ref = 0 
n_req = 29694 
total_req = 33792 

Dual Bus Interface Util: 
issued_total_row = 27864 
issued_total_col = 33792 
Row_Bus_Util =  0.055225 
CoL_Bus_Util = 0.066974 
Either_Row_CoL_Bus_Util = 0.114606 
Issued_on_Two_Bus_Simul_Util = 0.007593 
issued_two_Eff = 0.066252 
queue_avg = 0.942803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.942803
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504554 n_nop=446291 n_act=14208 n_pre=14192 n_ref_event=0 n_req=29757 n_rd=28380 n_rd_L2_A=0 n_write=0 n_wr_bk=5508 bw_util=0.06716
n_activity=305686 dram_eff=0.1109
bk0: 1800a 476800i bk1: 1792a 477589i bk2: 1816a 476925i bk3: 1820a 476314i bk4: 1892a 474639i bk5: 1884a 475605i bk6: 1832a 475788i bk7: 1816a 474595i bk8: 1676a 474932i bk9: 1648a 476762i bk10: 1704a 475506i bk11: 1704a 475232i bk12: 1790a 474020i bk13: 1769a 475375i bk14: 1729a 475290i bk15: 1708a 477650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522533
Row_Buffer_Locality_read = 0.536646
Row_Buffer_Locality_write = 0.231663
Bank_Level_Parallism = 2.184384
Bank_Level_Parallism_Col = 1.809655
Bank_Level_Parallism_Ready = 1.438651
write_to_read_ratio_blp_rw_average = 0.088431
GrpLevelPara = 1.416991 

BW Util details:
bwutil = 0.067164 
total_CMD = 504554 
util_bw = 33888 
Wasted_Col = 117735 
Wasted_Row = 72513 
Idle = 280418 

BW Util Bottlenecks: 
RCDc_limit = 135304 
RCDWRc_limit = 5751 
WTRc_limit = 10359 
RTWc_limit = 21617 
CCDLc_limit = 13064 
rwq = 0 
CCDLc_limit_alone = 10516 
WTRc_limit_alone = 9125 
RTWc_limit_alone = 20303 

Commands details: 
total_CMD = 504554 
n_nop = 446291 
Read = 28380 
Write = 0 
L2_Alloc = 0 
L2_WB = 5508 
n_act = 14208 
n_pre = 14192 
n_ref = 0 
n_req = 29757 
total_req = 33888 

Dual Bus Interface Util: 
issued_total_row = 28400 
issued_total_col = 33888 
Row_Bus_Util =  0.056287 
CoL_Bus_Util = 0.067164 
Either_Row_CoL_Bus_Util = 0.115474 
Issued_on_Two_Bus_Simul_Util = 0.007977 
issued_two_Eff = 0.069083 
queue_avg = 0.991975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.991975
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504554 n_nop=446872 n_act=13852 n_pre=13836 n_ref_event=0 n_req=29659 n_rd=28271 n_rd_L2_A=0 n_write=0 n_wr_bk=5552 bw_util=0.06704
n_activity=302698 dram_eff=0.1117
bk0: 1780a 477770i bk1: 1781a 478294i bk2: 1816a 477915i bk3: 1856a 477726i bk4: 1900a 475519i bk5: 1892a 475281i bk6: 1840a 475756i bk7: 1796a 477250i bk8: 1666a 476574i bk9: 1664a 475046i bk10: 1672a 476717i bk11: 1672a 476530i bk12: 1752a 472985i bk13: 1754a 474479i bk14: 1726a 476014i bk15: 1704a 477355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532958
Row_Buffer_Locality_read = 0.545718
Row_Buffer_Locality_write = 0.273055
Bank_Level_Parallism = 2.191358
Bank_Level_Parallism_Col = 1.822227
Bank_Level_Parallism_Ready = 1.459037
write_to_read_ratio_blp_rw_average = 0.091768
GrpLevelPara = 1.420518 

BW Util details:
bwutil = 0.067035 
total_CMD = 504554 
util_bw = 33823 
Wasted_Col = 116113 
Wasted_Row = 69705 
Idle = 284913 

BW Util Bottlenecks: 
RCDc_limit = 132221 
RCDWRc_limit = 5779 
WTRc_limit = 9978 
RTWc_limit = 23304 
CCDLc_limit = 13295 
rwq = 0 
CCDLc_limit_alone = 10648 
WTRc_limit_alone = 8736 
RTWc_limit_alone = 21899 

Commands details: 
total_CMD = 504554 
n_nop = 446872 
Read = 28271 
Write = 0 
L2_Alloc = 0 
L2_WB = 5552 
n_act = 13852 
n_pre = 13836 
n_ref = 0 
n_req = 29659 
total_req = 33823 

Dual Bus Interface Util: 
issued_total_row = 27688 
issued_total_col = 33823 
Row_Bus_Util =  0.054876 
CoL_Bus_Util = 0.067035 
Either_Row_CoL_Bus_Util = 0.114323 
Issued_on_Two_Bus_Simul_Util = 0.007589 
issued_two_Eff = 0.066381 
queue_avg = 1.065361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06536
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504554 n_nop=447094 n_act=13774 n_pre=13758 n_ref_event=0 n_req=29762 n_rd=28372 n_rd_L2_A=0 n_write=0 n_wr_bk=5560 bw_util=0.06725
n_activity=300735 dram_eff=0.1128
bk0: 1793a 477927i bk1: 1784a 477688i bk2: 1808a 478630i bk3: 1816a 477208i bk4: 1900a 476325i bk5: 1912a 475406i bk6: 1840a 476732i bk7: 1816a 474795i bk8: 1681a 476276i bk9: 1684a 474532i bk10: 1699a 476464i bk11: 1674a 475066i bk12: 1773a 475639i bk13: 1752a 474801i bk14: 1728a 476877i bk15: 1712a 476888i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537195
Row_Buffer_Locality_read = 0.547899
Row_Buffer_Locality_write = 0.318705
Bank_Level_Parallism = 2.204629
Bank_Level_Parallism_Col = 1.850820
Bank_Level_Parallism_Ready = 1.506955
write_to_read_ratio_blp_rw_average = 0.084263
GrpLevelPara = 1.422306 

BW Util details:
bwutil = 0.067251 
total_CMD = 504554 
util_bw = 33932 
Wasted_Col = 113785 
Wasted_Row = 70629 
Idle = 286208 

BW Util Bottlenecks: 
RCDc_limit = 131365 
RCDWRc_limit = 4914 
WTRc_limit = 9080 
RTWc_limit = 19887 
CCDLc_limit = 12537 
rwq = 0 
CCDLc_limit_alone = 10104 
WTRc_limit_alone = 7995 
RTWc_limit_alone = 18539 

Commands details: 
total_CMD = 504554 
n_nop = 447094 
Read = 28372 
Write = 0 
L2_Alloc = 0 
L2_WB = 5560 
n_act = 13774 
n_pre = 13758 
n_ref = 0 
n_req = 29762 
total_req = 33932 

Dual Bus Interface Util: 
issued_total_row = 27532 
issued_total_col = 33932 
Row_Bus_Util =  0.054567 
CoL_Bus_Util = 0.067251 
Either_Row_CoL_Bus_Util = 0.113883 
Issued_on_Two_Bus_Simul_Util = 0.007936 
issued_two_Eff = 0.069683 
queue_avg = 1.144119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14412
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504554 n_nop=447255 n_act=13584 n_pre=13568 n_ref_event=0 n_req=29766 n_rd=28383 n_rd_L2_A=0 n_write=0 n_wr_bk=5526 bw_util=0.06721
n_activity=303782 dram_eff=0.1116
bk0: 1780a 477437i bk1: 1796a 478306i bk2: 1832a 477391i bk3: 1836a 477055i bk4: 1868a 476362i bk5: 1896a 477522i bk6: 1832a 476885i bk7: 1812a 475023i bk8: 1667a 476039i bk9: 1664a 475706i bk10: 1724a 474987i bk11: 1688a 475692i bk12: 1776a 473892i bk13: 1786a 475716i bk14: 1730a 476668i bk15: 1696a 478176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.543640
Row_Buffer_Locality_read = 0.555015
Row_Buffer_Locality_write = 0.310195
Bank_Level_Parallism = 2.195466
Bank_Level_Parallism_Col = 1.872682
Bank_Level_Parallism_Ready = 1.548497
write_to_read_ratio_blp_rw_average = 0.088823
GrpLevelPara = 1.421354 

BW Util details:
bwutil = 0.067206 
total_CMD = 504554 
util_bw = 33909 
Wasted_Col = 114144 
Wasted_Row = 70476 
Idle = 286025 

BW Util Bottlenecks: 
RCDc_limit = 130076 
RCDWRc_limit = 5138 
WTRc_limit = 9909 
RTWc_limit = 22112 
CCDLc_limit = 13042 
rwq = 0 
CCDLc_limit_alone = 10365 
WTRc_limit_alone = 8701 
RTWc_limit_alone = 20643 

Commands details: 
total_CMD = 504554 
n_nop = 447255 
Read = 28383 
Write = 0 
L2_Alloc = 0 
L2_WB = 5526 
n_act = 13584 
n_pre = 13568 
n_ref = 0 
n_req = 29766 
total_req = 33909 

Dual Bus Interface Util: 
issued_total_row = 27152 
issued_total_col = 33909 
Row_Bus_Util =  0.053814 
CoL_Bus_Util = 0.067206 
Either_Row_CoL_Bus_Util = 0.113564 
Issued_on_Two_Bus_Simul_Util = 0.007456 
issued_two_Eff = 0.065656 
queue_avg = 1.231204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.2312
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504554 n_nop=446599 n_act=13934 n_pre=13918 n_ref_event=0 n_req=29843 n_rd=28448 n_rd_L2_A=0 n_write=0 n_wr_bk=5580 bw_util=0.06744
n_activity=302152 dram_eff=0.1126
bk0: 1801a 477380i bk1: 1800a 476187i bk2: 1832a 476207i bk3: 1846a 476597i bk4: 1904a 476230i bk5: 1896a 475584i bk6: 1820a 476121i bk7: 1816a 476004i bk8: 1672a 474633i bk9: 1668a 475216i bk10: 1696a 476765i bk11: 1708a 474882i bk12: 1790a 475064i bk13: 1779a 475481i bk14: 1724a 475436i bk15: 1696a 478048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533090
Row_Buffer_Locality_read = 0.545733
Row_Buffer_Locality_write = 0.275269
Bank_Level_Parallism = 2.216177
Bank_Level_Parallism_Col = 1.849652
Bank_Level_Parallism_Ready = 1.478165
write_to_read_ratio_blp_rw_average = 0.091225
GrpLevelPara = 1.435070 

BW Util details:
bwutil = 0.067442 
total_CMD = 504554 
util_bw = 34028 
Wasted_Col = 115362 
Wasted_Row = 70300 
Idle = 284864 

BW Util Bottlenecks: 
RCDc_limit = 132544 
RCDWRc_limit = 5596 
WTRc_limit = 10151 
RTWc_limit = 23883 
CCDLc_limit = 12801 
rwq = 0 
CCDLc_limit_alone = 10217 
WTRc_limit_alone = 9021 
RTWc_limit_alone = 22429 

Commands details: 
total_CMD = 504554 
n_nop = 446599 
Read = 28448 
Write = 0 
L2_Alloc = 0 
L2_WB = 5580 
n_act = 13934 
n_pre = 13918 
n_ref = 0 
n_req = 29843 
total_req = 34028 

Dual Bus Interface Util: 
issued_total_row = 27852 
issued_total_col = 34028 
Row_Bus_Util =  0.055201 
CoL_Bus_Util = 0.067442 
Either_Row_CoL_Bus_Util = 0.114864 
Issued_on_Two_Bus_Simul_Util = 0.007779 
issued_two_Eff = 0.067725 
queue_avg = 1.034654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03465
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504554 n_nop=446662 n_act=14019 n_pre=14003 n_ref_event=0 n_req=29613 n_rd=28234 n_rd_L2_A=0 n_write=0 n_wr_bk=5512 bw_util=0.06688
n_activity=304718 dram_eff=0.1107
bk0: 1796a 477816i bk1: 1791a 478630i bk2: 1828a 478430i bk3: 1820a 477504i bk4: 1883a 477072i bk5: 1892a 476478i bk6: 1836a 474431i bk7: 1808a 476586i bk8: 1664a 475936i bk9: 1668a 475841i bk10: 1700a 475774i bk11: 1664a 476430i bk12: 1738a 476037i bk13: 1714a 475140i bk14: 1732a 476804i bk15: 1700a 476872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526593
Row_Buffer_Locality_read = 0.541439
Row_Buffer_Locality_write = 0.222625
Bank_Level_Parallism = 2.154081
Bank_Level_Parallism_Col = 1.767634
Bank_Level_Parallism_Ready = 1.356990
write_to_read_ratio_blp_rw_average = 0.095172
GrpLevelPara = 1.416833 

BW Util details:
bwutil = 0.066883 
total_CMD = 504554 
util_bw = 33746 
Wasted_Col = 116692 
Wasted_Row = 70861 
Idle = 283255 

BW Util Bottlenecks: 
RCDc_limit = 133600 
RCDWRc_limit = 6117 
WTRc_limit = 10133 
RTWc_limit = 23391 
CCDLc_limit = 13778 
rwq = 0 
CCDLc_limit_alone = 10949 
WTRc_limit_alone = 8859 
RTWc_limit_alone = 21836 

Commands details: 
total_CMD = 504554 
n_nop = 446662 
Read = 28234 
Write = 0 
L2_Alloc = 0 
L2_WB = 5512 
n_act = 14019 
n_pre = 14003 
n_ref = 0 
n_req = 29613 
total_req = 33746 

Dual Bus Interface Util: 
issued_total_row = 28022 
issued_total_col = 33746 
Row_Bus_Util =  0.055538 
CoL_Bus_Util = 0.066883 
Either_Row_CoL_Bus_Util = 0.114739 
Issued_on_Two_Bus_Simul_Util = 0.007682 
issued_two_Eff = 0.066952 
queue_avg = 0.860889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.860889

========= L2 cache stats =========
L2_cache_bank[0]: Access = 89792, Miss = 16642, Miss_rate = 0.185, Pending_hits = 81, Reservation_fails = 383
L2_cache_bank[1]: Access = 87426, Miss = 16638, Miss_rate = 0.190, Pending_hits = 81, Reservation_fails = 754
L2_cache_bank[2]: Access = 91075, Miss = 16687, Miss_rate = 0.183, Pending_hits = 97, Reservation_fails = 1198
L2_cache_bank[3]: Access = 87391, Miss = 16726, Miss_rate = 0.191, Pending_hits = 87, Reservation_fails = 768
L2_cache_bank[4]: Access = 88131, Miss = 16682, Miss_rate = 0.189, Pending_hits = 64, Reservation_fails = 306
L2_cache_bank[5]: Access = 92724, Miss = 16619, Miss_rate = 0.179, Pending_hits = 76, Reservation_fails = 243
L2_cache_bank[6]: Access = 92138, Miss = 16610, Miss_rate = 0.180, Pending_hits = 97, Reservation_fails = 910
L2_cache_bank[7]: Access = 87532, Miss = 16652, Miss_rate = 0.190, Pending_hits = 81, Reservation_fails = 552
L2_cache_bank[8]: Access = 90187, Miss = 16668, Miss_rate = 0.185, Pending_hits = 99, Reservation_fails = 129
L2_cache_bank[9]: Access = 87111, Miss = 16652, Miss_rate = 0.191, Pending_hits = 81, Reservation_fails = 788
L2_cache_bank[10]: Access = 89305, Miss = 16605, Miss_rate = 0.186, Pending_hits = 74, Reservation_fails = 0
L2_cache_bank[11]: Access = 87722, Miss = 16666, Miss_rate = 0.190, Pending_hits = 86, Reservation_fails = 931
L2_cache_bank[12]: Access = 92616, Miss = 16604, Miss_rate = 0.179, Pending_hits = 65, Reservation_fails = 381
L2_cache_bank[13]: Access = 87817, Miss = 16583, Miss_rate = 0.189, Pending_hits = 61, Reservation_fails = 327
L2_cache_bank[14]: Access = 98693, Miss = 16685, Miss_rate = 0.169, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[15]: Access = 85602, Miss = 16712, Miss_rate = 0.195, Pending_hits = 77, Reservation_fails = 71
L2_cache_bank[16]: Access = 91061, Miss = 16661, Miss_rate = 0.183, Pending_hits = 124, Reservation_fails = 2016
L2_cache_bank[17]: Access = 92285, Miss = 16702, Miss_rate = 0.181, Pending_hits = 94, Reservation_fails = 1314
L2_cache_bank[18]: Access = 90342, Miss = 16719, Miss_rate = 0.185, Pending_hits = 107, Reservation_fails = 1505
L2_cache_bank[19]: Access = 97109, Miss = 16795, Miss_rate = 0.173, Pending_hits = 125, Reservation_fails = 147
L2_cache_bank[20]: Access = 85930, Miss = 16628, Miss_rate = 0.194, Pending_hits = 87, Reservation_fails = 617
L2_cache_bank[21]: Access = 94443, Miss = 16711, Miss_rate = 0.177, Pending_hits = 114, Reservation_fails = 2148
L2_cache_bank[22]: Access = 89392, Miss = 16686, Miss_rate = 0.187, Pending_hits = 106, Reservation_fails = 1074
L2_cache_bank[23]: Access = 86772, Miss = 16558, Miss_rate = 0.191, Pending_hits = 79, Reservation_fails = 470
L2_cache_bank[24]: Access = 89094, Miss = 16609, Miss_rate = 0.186, Pending_hits = 102, Reservation_fails = 971
L2_cache_bank[25]: Access = 87852, Miss = 16768, Miss_rate = 0.191, Pending_hits = 117, Reservation_fails = 1692
L2_cache_bank[26]: Access = 88902, Miss = 16658, Miss_rate = 0.187, Pending_hits = 105, Reservation_fails = 1513
L2_cache_bank[27]: Access = 91908, Miss = 16726, Miss_rate = 0.182, Pending_hits = 104, Reservation_fails = 151
L2_cache_bank[28]: Access = 88398, Miss = 16649, Miss_rate = 0.188, Pending_hits = 78, Reservation_fails = 788
L2_cache_bank[29]: Access = 91036, Miss = 16659, Miss_rate = 0.183, Pending_hits = 79, Reservation_fails = 856
L2_cache_bank[30]: Access = 86362, Miss = 16656, Miss_rate = 0.193, Pending_hits = 96, Reservation_fails = 852
L2_cache_bank[31]: Access = 88742, Miss = 16668, Miss_rate = 0.188, Pending_hits = 95, Reservation_fails = 491
L2_cache_bank[32]: Access = 87911, Miss = 16576, Miss_rate = 0.189, Pending_hits = 73, Reservation_fails = 119
L2_cache_bank[33]: Access = 90593, Miss = 16674, Miss_rate = 0.184, Pending_hits = 78, Reservation_fails = 729
L2_cache_bank[34]: Access = 87608, Miss = 16579, Miss_rate = 0.189, Pending_hits = 97, Reservation_fails = 2085
L2_cache_bank[35]: Access = 88808, Miss = 16608, Miss_rate = 0.187, Pending_hits = 99, Reservation_fails = 1334
L2_cache_bank[36]: Access = 87758, Miss = 16683, Miss_rate = 0.190, Pending_hits = 99, Reservation_fails = 341
L2_cache_bank[37]: Access = 87101, Miss = 16549, Miss_rate = 0.190, Pending_hits = 98, Reservation_fails = 1202
L2_cache_bank[38]: Access = 88527, Miss = 16644, Miss_rate = 0.188, Pending_hits = 82, Reservation_fails = 457
L2_cache_bank[39]: Access = 90583, Miss = 16635, Miss_rate = 0.184, Pending_hits = 97, Reservation_fails = 919
L2_cache_bank[40]: Access = 93509, Miss = 16702, Miss_rate = 0.179, Pending_hits = 84, Reservation_fails = 593
L2_cache_bank[41]: Access = 89715, Miss = 16654, Miss_rate = 0.186, Pending_hits = 78, Reservation_fails = 389
L2_cache_bank[42]: Access = 87580, Miss = 16673, Miss_rate = 0.190, Pending_hits = 71, Reservation_fails = 238
L2_cache_bank[43]: Access = 89712, Miss = 16658, Miss_rate = 0.186, Pending_hits = 105, Reservation_fails = 799
L2_cache_bank[44]: Access = 88110, Miss = 16675, Miss_rate = 0.189, Pending_hits = 85, Reservation_fails = 1126
L2_cache_bank[45]: Access = 91681, Miss = 16681, Miss_rate = 0.182, Pending_hits = 78, Reservation_fails = 520
L2_cache_bank[46]: Access = 88027, Miss = 16665, Miss_rate = 0.189, Pending_hits = 93, Reservation_fails = 423
L2_cache_bank[47]: Access = 87451, Miss = 16549, Miss_rate = 0.189, Pending_hits = 78, Reservation_fails = 399
L2_total_cache_accesses = 4299564
L2_total_cache_misses = 799489
L2_total_cache_miss_rate = 0.1859
L2_total_cache_pending_hits = 4296
L2_total_cache_reservation_fails = 36019
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3387055
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4218
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 183635
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 35125
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 497312
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 105800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29626
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 88878
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2772
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 72
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 767
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4072220
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 224304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35125
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 767
L2_cache_data_port_util = 0.102
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=4299564
icnt_total_pkts_simt_to_mem=4297324
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.24278
	minimum = 5
	maximum = 35
Network latency average = 5.19625
	minimum = 5
	maximum = 35
Slowest packet = 8374000
Flit latency average = 5.19625
	minimum = 5
	maximum = 35
Slowest flit = 8374000
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.282302
	minimum = 0.257836 (at node 50)
	maximum = 0.318972 (at node 1)
Accepted packet rate average = 0.282302
	minimum = 0.257836 (at node 50)
	maximum = 0.318972 (at node 1)
Injected flit rate average = 0.282302
	minimum = 0.257836 (at node 50)
	maximum = 0.318972 (at node 1)
Accepted flit rate average= 0.282302
	minimum = 0.257836 (at node 50)
	maximum = 0.318972 (at node 1)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.30096 (5 samples)
	minimum = 5 (5 samples)
	maximum = 72 (5 samples)
Network latency average = 5.19316 (5 samples)
	minimum = 5 (5 samples)
	maximum = 72 (5 samples)
Flit latency average = 5.19316 (5 samples)
	minimum = 5 (5 samples)
	maximum = 72 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.209523 (5 samples)
	minimum = 0.18886 (5 samples)
	maximum = 0.243974 (5 samples)
Accepted packet rate average = 0.209523 (5 samples)
	minimum = 0.18886 (5 samples)
	maximum = 0.244509 (5 samples)
Injected flit rate average = 0.209523 (5 samples)
	minimum = 0.18886 (5 samples)
	maximum = 0.243974 (5 samples)
Accepted flit rate average = 0.209523 (5 samples)
	minimum = 0.18886 (5 samples)
	maximum = 0.244509 (5 samples)
Injected packet size average = 1 (5 samples)
Accepted packet size average = 1 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 14 min, 29 sec (26069 sec)
gpgpu_simulation_rate = 2652 (inst/sec)
gpgpu_simulation_rate = 27 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399350..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399348..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399340..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29399334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29399370..

GPGPU-Sim PTX: cudaLaunch for 0x0x4019f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9pagerank1PiS_S_PfS0_ii 
GPGPU-Sim PTX: pushing kernel '_Z9pagerank1PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
Destroy streams for kernel 6: size 0
kernel_name = _Z9pagerank1PiS_S_PfS0_ii 
kernel_launch_uid = 6 
gpu_sim_cycle = 341466
gpu_sim_insn = 24252248
gpu_ipc =      71.0239
gpu_tot_sim_cycle = 1053780
gpu_tot_sim_insn = 93398277
gpu_tot_ipc =      88.6317
gpu_tot_issued_cta = 7014
gpu_occupancy = 76.9752% 
gpu_tot_occupancy = 77.0404% 
max_total_param_size = 0
gpu_stall_dramfull = 9788
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.8533
partiton_level_parallism_total  =       5.9747
partiton_level_parallism_util =       7.4406
partiton_level_parallism_util_total  =       7.5996
L2_BW  =     224.7682 GB/Sec
L2_BW_total  =     229.5109 GB/Sec
gpu_total_sim_rate=2455

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3882708
	L1I_total_cache_misses = 20753
	L1I_total_cache_miss_rate = 0.0053
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 126770
L1D_cache:
	L1D_cache_core[0]: Access = 188263, Miss = 30153, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 189560, Miss = 30166, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 191442, Miss = 31199, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 189196, Miss = 29852, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 198119, Miss = 30289, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 189187, Miss = 29761, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 190451, Miss = 30335, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 186200, Miss = 29370, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 190161, Miss = 30388, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 188301, Miss = 30136, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 190224, Miss = 30729, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 190844, Miss = 30680, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 191025, Miss = 30795, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 187329, Miss = 30484, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 187013, Miss = 29788, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 189385, Miss = 30206, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 191546, Miss = 31086, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 190214, Miss = 30176, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 188971, Miss = 29269, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 187578, Miss = 29286, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 191774, Miss = 30001, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 189894, Miss = 30162, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 192870, Miss = 30920, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 190770, Miss = 30296, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 185391, Miss = 28832, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 188363, Miss = 28742, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 190263, Miss = 29787, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 187692, Miss = 30251, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 200876, Miss = 30282, Miss_rate = 0.151, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 196693, Miss = 30001, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 189155, Miss = 29859, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 190193, Miss = 30266, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 189288, Miss = 29820, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 200216, Miss = 30771, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 196518, Miss = 29586, Miss_rate = 0.151, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 187710, Miss = 28780, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 190166, Miss = 29054, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 187761, Miss = 29251, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 185798, Miss = 28888, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 198765, Miss = 30470, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 7625165
	L1D_total_cache_misses = 1200167
	L1D_total_cache_miss_rate = 0.1574
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 252504
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0203
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6350230
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 546232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 504399
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 247384
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 74768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 149536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3861955
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20753
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126770
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7400861
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 252504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 224304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3882708

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1879, 2243, 1963, 2019, 1935, 1571, 2689, 2355, 1420, 1784, 1980, 1532, 2820, 1588, 2092, 1420, 1800, 1800, 1800, 2183, 1856, 1826, 1716, 2220, 1610, 1470, 1470, 1218, 1442, 1470, 1638, 1638, 1526, 1106, 1302, 1246, 1330, 1302, 1246, 1582, 966, 1274, 1216, 1106, 1414, 1106, 1274, 1274, 1110, 1194, 1054, 970, 942, 942, 1138, 1026, 640, 612, 780, 724, 780, 696, 1116, 752, 
gpgpu_n_tot_thrd_icount = 238120128
gpgpu_n_tot_w_icount = 7441254
gpgpu_n_stall_shd_mem = 241656298
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6070936
gpgpu_n_mem_write_global = 224304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 19990701
gpgpu_n_store_insn = 1794402
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8080128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:229803813	W0_Idle:8659802	W0_Scoreboard:12664031	W1:1510152	W2:696402	W3:438306	W4:321570	W5:257229	W6:213975	W7:194145	W8:167484	W9:142665	W10:130986	W11:116880	W12:110115	W13:101688	W14:99525	W15:101775	W16:101328	W17:99114	W18:95322	W19:98199	W20:88503	W21:85881	W22:82251	W23:82752	W24:77241	W25:77301	W26:71256	W27:71280	W28:54285	W29:47415	W30:36912	W31:19512	W32:1649805
single_issue_nums: WS0:1852503	WS1:1862439	WS2:1854237	WS3:1872075	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8312120 {8:1039015,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8972160 {40:224304,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 201276840 {40:5031921,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41560600 {40:1039015,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1794432 {8:224304,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 201276840 {40:5031921,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
maxmflatency = 2086 
max_icnt2mem_latency = 552 
maxmrqlatency = 1810 
max_icnt2sh_latency = 123 
averagemflatency = 166 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 7 
mrq_lat_table:427867 	244812 	14398 	20625 	154989 	104608 	50890 	34118 	16483 	2603 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5262212 	1003829 	28007 	1348 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3488948 	2626261 	173417 	5270 	875 	908 	344 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5772958 	508283 	12286 	1635 	238 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2056 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        40        49        27        16        24        34        34        18        23        30 
dram[1]:        64        64        64        64        64        64        53        52        18        30        25        18        23        17        39        31 
dram[2]:        64        64        64        64        59        57        29        33        19        20        33        43        44        40        23        18 
dram[3]:        64        64        64        64        64        60        27        44        22        30        23        21        20        17        26        27 
dram[4]:        64        64        64        64        64        64        40        38        26        25        19        15        29        28        29        34 
dram[5]:        64        64        64        64        64        64        40        38        22        21        22        22        21        17        24        32 
dram[6]:        64        64        64        64        60        56        40        32        30        18        21        17        40        36        31        44 
dram[7]:        64        64        64        64        63        60        31        25        24        33        22        17        24        35        31        32 
dram[8]:        64        64        64        64        64        64        40        37        18        23        16        27        23        21        28        39 
dram[9]:        64        64        64        64        64        61        36        32        24        27        17        30        16        36        29        44 
dram[10]:        64        64        64        64        58        56        17        27        18        17        50        29        36        36        29        34 
dram[11]:        64        64        64        64        64        56        32        28        18        20        21        23        29        19        28        20 
dram[12]:        64        64        64        64        64        64        35        26        20        20        25        19        26        19        36        24 
dram[13]:        64        64        64        64        64        64        36        32        32        30        25        19        36        21        36        35 
dram[14]:        64        64        64        64        60        57        34        16        26        43        40        20        40        32        20        21 
dram[15]:        64        64        64        64        64        56        25        21        19        15        21        24        19        24        32        28 
dram[16]:        64        64        64        64        64        64        37        30        26        19        20        22        23        21        32        32 
dram[17]:        64        64        64        64        61        64        47        36        20        29        27        21        24        23        31        22 
dram[18]:        64        64        64        64        54        53        31        23        17        29        24        27        40        32        31        32 
dram[19]:        64        64        64        64        60        60        32        35        19        28        30        21        21        22        23        20 
dram[20]:        64        64        64        64        64        64        39        27        31        24        41        26        29        18        42        27 
dram[21]:        64        64        64        64        64        64        47        29        18        24        29        21        26        23        26        33 
dram[22]:        64        64        64        64        57        53        25        24        41        27        25        31        36        40        24        22 
dram[23]:        64        64        64        64        60        64        40        27        18        29        19        24        16        16        45        40 
maximum service time to same row:
dram[0]:     18066      9857     16524     15324     10374     28433     13255     12944      8129      7629     10697     11827     31140     15444     11277     66402 
dram[1]:     11938     13348     12987      6406      7195      8507      5554     11729     13525     17631      8066      9235      6617      5391     15856     10529 
dram[2]:     14815     11291     23887      5691     10040     20918      5973     13841      6973      6858     10643     13994      9000     16509     13606     13445 
dram[3]:     10827     19094     13516      9690      6699     13406      9928      8605     10192     18494      8658     24804      6966     15513      9209     10814 
dram[4]:      8779     14104      9549     10784     17536      8637      6287      6635     12323     13463     11515     11796      9871     22248     13987     16690 
dram[5]:     10290     12862      6651      7213      7458      7732     12948      9400      6688      7281     10389      8241      4643     12730      8772      8058 
dram[6]:      6959     17196      6355      7747      8200      6089      7794      4899     10240      9158      6750      7096     12761     37727     12171      9541 
dram[7]:     14808     15431     15087     10313      7259     17688     15248      7102     45134     11085      6847      8076      7933      6278     12105     11648 
dram[8]:     10915     37449     11328      6950     10080     20404      8616      6678     10777     27524      6312      8099     26154     11527     13919     16104 
dram[9]:     13129     21747      5674     10270      9822      8540      6893      8638     11486     14224      9497      8384      9602      9438     10858     12286 
dram[10]:     15132     84383      7373     19503      8064      8320      7305     12508      8882      9206      9597      9996      8546      8981     10465     13821 
dram[11]:      8755     89205     20801     10711      7682     11665      6555      9026      6763      5690      7703      6177     49645      8049     14238     10883 
dram[12]:     15692     10540      9624     15146      9369      8803      7183      5891     10691      6531      9656      5895      7256     18664     15399     10504 
dram[13]:      8961     23946     22310      6856      7550      9394      9927      5484     10895     15374     13392      8356     11118      8947     12208     14569 
dram[14]:     16185     16748      5410      9015      9538     10027     10102      9741     11465     11658      8846      9259      6301     10369     13515      4441 
dram[15]:     12899     14711      8865     10277      9206      9297     10857      8785     10735      7340     10584      7361     12474     21037     12556      9483 
dram[16]:     27658     12644      8030     10882     10060      7283     12395      8712      7950      7870      8800      8604     30113     10085     12513     24634 
dram[17]:     15752     15780     11674      7331      7718      9259      6925      5616      7912      8153     17077      9097     13190     10980     36104      8356 
dram[18]:     35644     35458     10810      5303      5560      5254     12033      7934      6498     14930      8945      8006      5167     34470     11076     37469 
dram[19]:     15051     14532     20107      8283      8653     14646      9471     14170     12607     25109     14369      6311      5923     13327     12051     11092 
dram[20]:     29520      8013     10173      7831      8349     11641     11967      5505     49692      7800     10746      6504     18517     11546     15094      8025 
dram[21]:     10441      9079     29208     23511      6228      8950      9632      7959      6976     11177     10593      8619      8099      6526     13226     11507 
dram[22]:     33404      6356      6535     11106     12554      9885      7970     10522     12064      6832     11401     15272     30646     11663      9237     12069 
dram[23]:      8605     15467      6576     12627     11273      7673     11617      7073      7267     10035     13927     12140      5162      8125     34659     13093 
average row accesses per activate:
dram[0]:  2.263844  2.316445  2.269355  2.414551  2.402262  2.391551  2.279562  2.199541  2.044015  1.864561  1.987979  2.002974  2.196358  1.927871  2.036898  2.173567 
dram[1]:  2.358668  2.247619  2.275945  2.265537  2.404204  2.391026  2.234802  2.173454  2.140663  1.948567  1.963289  1.980924  2.164373  1.965996  2.132076  2.146148 
dram[2]:  2.192006  2.200156  2.182589  2.151627  2.241406  2.175296  2.188156  2.062590  1.967407  1.821674  1.976384  1.987342  2.130566  1.933380  1.988261  2.094942 
dram[3]:  2.254224  2.236145  2.149807  2.167421  2.158696  2.253674  2.076593  2.104996  2.045807  1.967090  1.977528  1.958211  2.094340  1.868653  2.017203  2.094136 
dram[4]:  2.213218  2.324167  2.365159  2.267516  2.311424  2.279321  2.195324  2.080925  2.036782  1.993253  1.955279  2.067233  2.125848  1.930962  2.089575  2.115535 
dram[5]:  2.314429  2.258509  2.178988  2.198767  2.270023  2.402576  2.248056  2.177528  2.019893  2.041763  2.051869  2.046512  2.001413  2.063971  2.130332  2.063504 
dram[6]:  2.222310  2.308652  2.238959  2.217969  2.263318  2.200298  2.152223  1.984900  1.949265  2.039720  1.943601  2.004539  2.070796  2.069067  2.158273  2.003715 
dram[7]:  2.247200  2.246795  2.114498  2.151673  2.173343  2.322179  2.286389  2.100804  2.042735  2.094862  2.037838  1.950844  2.105581  2.090909  2.121188  2.250419 
dram[8]:  2.330833  2.232986  2.244269  2.239969  2.412288  2.277605  2.449958  2.042076  1.991760  2.095837  2.018168  1.956458  2.099248  1.985149  2.108490  2.195951 
dram[9]:  2.132263  2.291364  2.182927  2.319028  2.319531  2.303613  2.233616  2.085122  2.116150  2.059006  1.988856  2.075515  2.030194  2.070536  2.206504  2.155803 
dram[10]:  2.198877  2.450530  2.208527  2.319456  2.216518  2.251121  2.055754  2.148397  1.944609  1.895683  2.048855  2.069785  2.148289  2.059254  2.036870  2.112753 
dram[11]:  2.299917  2.243883  2.157295  2.322660  2.217807  2.216867  2.094828  2.181473  2.117883  1.930403  1.995499  1.899219  1.995714  1.883641  2.084877  2.070878 
dram[12]:  2.425587  2.356061  2.247021  2.370188  2.373504  2.386709  2.172205  2.124728  1.898499  1.996988  2.031964  1.957308  2.116972  2.165507  2.068095  2.125394 
dram[13]:  2.238133  2.301224  2.232484  2.196784  2.354249  2.194118  2.311699  2.185436  2.148539  2.100787  1.950796  2.055429  1.978337  2.084559  2.143310  2.048892 
dram[14]:  2.384157  2.221429  2.120357  2.243370  2.341961  2.277863  2.319063  2.240526  1.855641  1.928152  1.902974  1.975128  2.224138  2.041037  2.039394  1.988042 
dram[15]:  2.321039  2.187695  2.258288  2.232268  2.400323  2.409756  2.268809  2.102322  1.941568  1.842327  2.080997  1.974189  1.988506  2.065634  2.111632  1.967359 
dram[16]:  2.305648  2.123774  2.313531  2.410774  2.241327  2.226048  2.274882  2.277512  2.000752  1.960972  2.011312  1.973471  2.026163  2.077038  2.163681  2.138756 
dram[17]:  2.189294  2.214454  2.277060  2.264563  2.362319  2.201937  2.217292  2.268894  1.905415  1.939794  2.059322  2.005966  2.029454  2.112108  2.100311  2.005263 
dram[18]:  2.161912  2.234350  2.315961  2.271200  2.126871  2.173657  2.208207  2.049041  1.918353  2.013127  1.997776  2.008915  1.995769  2.094100  1.977372  2.044376 
dram[19]:  2.156617  2.240681  2.351867  2.469336  2.281346  2.183554  2.279251  2.287208  1.993213  1.946981  2.071651  2.004528  1.843333  2.006498  2.065549  2.042113 
dram[20]:  2.220000  2.257514  2.415596  2.252782  2.348235  2.295195  2.309637  2.103423  2.049269  1.954545  2.089286  1.912698  2.208366  2.054774  2.174819  2.045767 
dram[21]:  2.170732  2.340034  2.366501  2.285714  2.330690  2.429967  2.295419  2.156907  1.985736  2.062549  2.037341  1.970567  2.045952  2.147753  2.098765  2.141586 
dram[22]:  2.187988  2.170279  2.269778  2.358429  2.385657  2.243223  2.169428  2.222051  1.892781  1.982733  2.029412  1.998522  2.109538  2.139711  1.987518  2.092767 
dram[23]:  2.203470  2.194949  2.320033  2.213230  2.333862  2.287365  2.104121  2.206154  1.908038  1.951292  2.025641  1.981245  2.023530  1.979607  2.129310  2.008283 
average row locality = 1071499/501686 = 2.135796
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2687      2692      2712      2744      2840      2816      2756      2724      2506      2513      2504      2550      2634      2612      2587      2607 
dram[1]:      2672      2725      2724      2707      2840      2848      2780      2728      2504      2508      2532      2556      2687      2689      2592      2584 
dram[2]:      2700      2712      2728      2788      2808      2814      2763      2716      2512      2512      2534      2528      2679      2645      2591      2576 
dram[3]:      2704      2688      2688      2760      2844      2792      2748      2748      2492      2488      2496      2529      2635      2616      2580      2593 
dram[4]:      2712      2692      2720      2740      2824      2824      2755      2727      2514      2516      2523      2531      2677      2626      2586      2591 
dram[5]:      2681      2691      2701      2744      2842      2848      2740      2748      2496      2496      2548      2584      2688      2666      2580      2580 
dram[6]:      2708      2681      2732      2732      2840      2825      2712      2736      2508      2480      2544      2512      2667      2675      2583      2580 
dram[7]:      2708      2704      2736      2776      2848      2848      2752      2724      2488      2506      2496      2517      2648      2640      2593      2572 
dram[8]:      2699      2692      2732      2739      2848      2804      2758      2752      2515      2524      2524      2506      2651      2663      2568      2592 
dram[9]:      2692      2732      2752      2752      2836      2859      2745      2756      2516      2508      2536      2580      2681      2677      2593      2592 
dram[10]:      2655      2680      2740      2779      2844      2871      2728      2728      2492      2493      2540      2556      2681      2674      2588      2596 
dram[11]:      2662      2662      2732      2724      2872      2816      2760      2721      2497      2492      2516      2532      2650      2612      2584      2572 
dram[12]:      2691      2700      2724      2776      2840      2846      2728      2769      2512      2509      2526      2561      2625      2659      2585      2579 
dram[13]:      2724      2716      2704      2756      2832      2848      2736      2752      2504      2524      2552      2564      2687      2691      2588      2568 
dram[14]:      2700      2700      2744      2762      2850      2848      2724      2740      2504      2489      2544      2556      2694      2691      2576      2551 
dram[15]:      2676      2708      2804      2752      2840      2832      2744      2740      2484      2488      2528      2536      2627      2658      2587      2544 
dram[16]:      2682      2712      2704      2752      2839      2840      2732      2708      2517      2521      2523      2535      2644      2633      2548      2568 
dram[17]:      2719      2716      2716      2700      2808      2824      2745      2701      2496      2500      2532      2548      2681      2682      2584      2556 
dram[18]:      2704      2688      2736      2732      2848      2824      2752      2724      2512      2472      2552      2560      2686      2662      2590      2560 
dram[19]:      2664      2673      2728      2780      2848      2840      2760      2692      2499      2500      2516      2512      2624      2635      2591      2556 
dram[20]:      2681      2684      2716      2728      2856      2868      2762      2728      2518      2522      2547      2511      2657      2632      2592      2568 
dram[21]:      2668      2696      2744      2752      2812      2848      2748      2716      2499      2496      2584      2536      2664      2679      2599      2540 
dram[22]:      2705      2704      2756      2767      2856      2844      2728      2724      2504      2500      2548      2560      2687      2675      2588      2552 
dram[23]:      2696      2685      2740      2736      2815      2836      2752      2712      2492      2500      2544      2500      2611      2582      2596      2556 
total dram reads = 1021637
bank skew: 2872/2472 = 1.16
chip skew: 42807/42353 = 1.01
number of total write accesses:
dram[0]:        93        97       102       110       134       128       155       153       141       144       142       144       140       141       118       123 
dram[1]:        90       107       105       100       134       136       161       154       144       144       142       144       144       144       120       118 
dram[2]:        97       102       105       121       126       127       156       151       144       144       144       141       144       141       119       116 
dram[3]:        98        96        96       114       135       122       153       159       143       142       144       142       140       144       117       121 
dram[4]:       101        97       104       108       130       130       156       153       144       143       144       144       144       143       120       119 
dram[5]:        94        96        99       110       134       136       151       159       144       144       142       144       144       141       117       117 
dram[6]:       101        94       107       107       134       130       144       156       143       139       144       138       141       141       117       117 
dram[7]:       101       100       108       118       136       136       154       152       141       144       143       142       144       143       120       115 
dram[8]:        98        97       107       108       136       125       155       160       144       144       142       145       141       144       114       120 
dram[9]:        97       107       112       112       133       138       152       159       144       144       141       141       143       141       121       120 
dram[10]:        87        94       109       118       135       141       148       153       141       142       144       143       144       141       119       121 
dram[11]:        91        89       107       105       142       128       156       152       144       143       144       144       144       140       118       116 
dram[12]:        96        99       105       118       134       135       148       161       144       143       144       144       144       141       118       116 
dram[13]:       105       103       100       113       132       136       149       159       143       144       144       143       144       144       119       114 
dram[14]:        99        99       110       114       136       136       147       157       144       141       143       144       144       144       116       109 
dram[15]:        93       101       125       112       134       132       151       157       141       141       144       141       141       143       118       108 
dram[16]:        94       102       100       112       133       134       148       148       144       142       144       143       144       144       109       114 
dram[17]:       103       103       103        99       126       131       153       151       143       142       141       142       144       144       117       111 
dram[18]:       100        96       108       107       136       130       154       159       143       135       143       144       144       142       119       112 
dram[19]:        90        92       106       119       136       134       162       151       144       144       144       144       141       144       119       111 
dram[20]:        94        95       103       106       138       141       162       160       144       144       144       140       141       144       120       114 
dram[21]:        91        98       110       112       127       136       158       157       146       142       144       142       141       141       121       107 
dram[22]:       100       100       113       115       138       135       153       158       144       141       143       144       144       143       119       110 
dram[23]:        98        96       109       108       128       133       158       156       143       144       142       141       141       136       121       111 
total dram writes = 49862
bank skew: 162/87 = 1.86
chip skew: 2105/2053 = 1.03
average mf latency per bank:
dram[0]:       1354      1395      1131      1186      1033      1016       865       901       817       715       713       679       653       660      1183      1080
dram[1]:       1570      1451      1261      1175       993       932       824       870       818       751       706       681       636       633      1120      1160
dram[2]:       1348      1482      1136      1160       922      1109       896       891       826       825       717       742       622       649      1126      1108
dram[3]:       1452      1452      1310      1108       985      1021       795       861       740       746       649       684       614       656      1359      1067
dram[4]:       1356      1338      1267      1239       953       974       911       834       761       752       714       718       626       630      1227      1160
dram[5]:       1670      1350      1173      1181       906       994       907       864       723       718       683       684       614       623      1078      1186
dram[6]:       1368      1527      1302      1159      1060       988       827       811       839       735       646       673       625       617      1332      1121
dram[7]:       1440      1409      1285      1229       991       932      1002       816       766       730       665       653       599       621      1710      1046
dram[8]:       1551      1539      1136      1139       999      1018       808       902       804       833       715       676       655       653      1321      1250
dram[9]:       1568      1383      1152      1350      1022       974       846       942       821       769       702       693       612       619      1150      1591
dram[10]:       1245      1497      1120      1342      1128       932       868       876       758       776       667       686       626       642      1086      1429
dram[11]:       1435      1452      1204      1178       986      1013       876       828       762       743       723       647       623       579      1132      1139
dram[12]:       1298      1480      1207      1159      1011       980       854       883       762       797       665       728       658       644      1359      1146
dram[13]:       1418      1487      1234      1093      1017      1095       840       841       750       725       694       677       605       623      1215      1384
dram[14]:       1426      1377      1077      1180       965       952       825       853       764       814       674       702       631       625      1312      1406
dram[15]:       1322      1334      1121      1286       917       984       876       852       782       782       671       687       650       626      1185      1133
dram[16]:       1457      1355      1147      1234       941      1005       862       825       796       811       686       645       625       644      1212      1438
dram[17]:       1414      1409      1173      1105       994      1047       861       860       766       813       679       690       609       603      1188      1236
dram[18]:       1402      1429      1186      1102      1004      1032       868       773       755       800       683       672       607       656      1104      1165
dram[19]:       1365      1566      1141      1154       976      1053       940       840       823       763       694       715       623       611      1145      1203
dram[20]:       1622      1563      1185      1230      1038       960       887       845       773       797       729       706       672       627      1242      1153
dram[21]:       1301      1380      1118      1198      1076       999       866       864       779       778       682       685       611       664      1236      1320
dram[22]:       1378      1523      1182      1398       955       948       882       823       764       703       687       672       623       616      1175      1252
dram[23]:       1301      1406      1221      1216      1126       977       845       862       746       769       664       668       607       589      1103      1130
maximum mf latency per bank:
dram[0]:        872       850       904      1013      1314      1205       899      1015      1241       888       858       973      1124      1341       681       828
dram[1]:       1019       923      1020       958      1762      1186       855      1120      1032      1096       963      1084      1274      1145       974      1116
dram[2]:        649       636       853       958       873       793       764       621       676       830       828       792       788       715       771       635
dram[3]:        719       879       762      1031       923      1012       597       802       811       802       687      1001       803       873       709       680
dram[4]:        929       967      1035      1042      1131      1353       886      1205      1069      1149      1041       876      1296      1151       805       974
dram[5]:       1047       740       702      1031      1067       874       869       756       861       900      1028      1099      1100       791       723       955
dram[6]:        685       727      1060       666      1087       747       954       801       796       716       614       974       886       786       778       862
dram[7]:        843       832      1386      1246       947       791      1050       940       948       824       732       811      1053      2033       800       903
dram[8]:       1124       865       965       992      1362      1281      1112       800      1332       925      1136       802      1689      1178      1180       785
dram[9]:        862       910      1344      1013      1268      1759       974       872      1126      1327      1059       870      1315       881       977       970
dram[10]:        831       766      1100      1411      1269       922      1193      1240      1066      1167       730      1026       972      1061       786       946
dram[11]:        905       822       713       807      1150      1050       972       686      1115       880       774       698       931       999      1014       653
dram[12]:        988      1163      1016      2086      1820      1353      1070      1411      1169      1279       936      1171      1237      1407       940      1116
dram[13]:       1031       812       985      1034      1651       985      1034       900      1065      1194       872      1244       902      1246       929       844
dram[14]:        723       782       783      1474      1089      1011       816       886       687       811       670       947       784      1049       852       877
dram[15]:        793       737       912      1081      1009       841       922       927       856       787       662       747      1681       648       663       759
dram[16]:        926       829      1126      1399      1197      1886      1166      1020      1053      1261      1039      1175      2013      1590       875      1306
dram[17]:       1013       871      1280       727      1054      1515      1268       870       923      1142       971       845       980      1207       932      1269
dram[18]:        762       907      1064      1063       732       992      1078       961       757       747       973      1113       841      1243       693      1046
dram[19]:        872       944       776      1064      1047      1049      1240      1149       828      1135       933      1084      1106      1106      1027       892
dram[20]:       1336      1272      1066      1110      1314      1582      1167      1122      1267      1283      1181       949      1692      1133      1201      1141
dram[21]:        963      1128       992      1529      1154      1198       923      1065      1181      1449       997      1206      1083      1240       875      1165
dram[22]:        760       698       999      1309       906       933       817      1005       686       948       709       949       777       908       754       775
dram[23]:        963       612       965      1261       875       734       865       663       569       840       762       888      1200       925       733       852

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399350..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399348..
0	GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399340..
0	0	0	0	GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399338..
0	GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29399334..
0	0	GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29399370..
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
GPGPU-Sim PTX: cudaLaunch for 0x0x401b10 (mode=performance simulation) on stream 0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=746426 n_nop=660042 n_act=20580 n_pre=20564 n_ref_event=0 n_req=44549 n_rd=42484 n_rd_L2_A=0 n_write=0 n_wr_bk=8260 bw_util=0.06798
n_activity=454400 dram_eff=0.1117
bk0: 2687a 707678i bk1: 2692a 707692i bk2: 2712a 707106i bk3: 2744a 707319i bk4: 2840a 705678i bk5: 2816a 705474i bk6: 2756a 704188i bk7: 2724a 703575i bk8: 2506a 703448i bk9: 2513a 701760i bk10: 2504a 704199i bk11: 2550a 703110i bk12: 2634a 704646i bk13: 2612a 700038i bk14: 2587a 704497i bk15: 2607a 705696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538059
Row_Buffer_Locality_read = 0.551007
Row_Buffer_Locality_write = 0.271671
Bank_Level_Parallism = 2.162788
Bank_Level_Parallism_Col = 1.797417
Bank_Level_Parallism_Ready = 1.440486
write_to_read_ratio_blp_rw_average = 0.094182
GrpLevelPara = 1.413046 

BW Util details:
bwutil = 0.067983 
total_CMD = 746426 
util_bw = 50744 
Wasted_Col = 173155 
Wasted_Row = 104964 
Idle = 417563 

BW Util Bottlenecks: 
RCDc_limit = 196932 
RCDWRc_limit = 8779 
WTRc_limit = 14769 
RTWc_limit = 33794 
CCDLc_limit = 19768 
rwq = 0 
CCDLc_limit_alone = 15786 
WTRc_limit_alone = 12930 
RTWc_limit_alone = 31651 

Commands details: 
total_CMD = 746426 
n_nop = 660042 
Read = 42484 
Write = 0 
L2_Alloc = 0 
L2_WB = 8260 
n_act = 20580 
n_pre = 20564 
n_ref = 0 
n_req = 44549 
total_req = 50744 

Dual Bus Interface Util: 
issued_total_row = 41144 
issued_total_col = 50744 
Row_Bus_Util =  0.055121 
CoL_Bus_Util = 0.067983 
Either_Row_CoL_Bus_Util = 0.115730 
Issued_on_Two_Bus_Simul_Util = 0.007374 
issued_two_Eff = 0.063716 
queue_avg = 1.002696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0027
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=746426 n_nop=659800 n_act=20643 n_pre=20627 n_ref_event=0 n_req=44763 n_rd=42676 n_rd_L2_A=0 n_write=0 n_wr_bk=8348 bw_util=0.06836
n_activity=456948 dram_eff=0.1117
bk0: 2672a 708700i bk1: 2725a 705691i bk2: 2724a 705261i bk3: 2707a 705556i bk4: 2840a 704548i bk5: 2848a 703369i bk6: 2780a 703953i bk7: 2728a 702645i bk8: 2504a 704641i bk9: 2508a 701857i bk10: 2532a 702338i bk11: 2556a 701723i bk12: 2687a 703396i bk13: 2689a 699395i bk14: 2592a 705044i bk15: 2584a 705745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538838
Row_Buffer_Locality_read = 0.549091
Row_Buffer_Locality_write = 0.329181
Bank_Level_Parallism = 2.191514
Bank_Level_Parallism_Col = 1.851779
Bank_Level_Parallism_Ready = 1.501568
write_to_read_ratio_blp_rw_average = 0.086609
GrpLevelPara = 1.419867 

BW Util details:
bwutil = 0.068358 
total_CMD = 746426 
util_bw = 51024 
Wasted_Col = 172275 
Wasted_Row = 106937 
Idle = 416190 

BW Util Bottlenecks: 
RCDc_limit = 197597 
RCDWRc_limit = 7675 
WTRc_limit = 15115 
RTWc_limit = 31775 
CCDLc_limit = 19673 
rwq = 0 
CCDLc_limit_alone = 15739 
WTRc_limit_alone = 13189 
RTWc_limit_alone = 29767 

Commands details: 
total_CMD = 746426 
n_nop = 659800 
Read = 42676 
Write = 0 
L2_Alloc = 0 
L2_WB = 8348 
n_act = 20643 
n_pre = 20627 
n_ref = 0 
n_req = 44763 
total_req = 51024 

Dual Bus Interface Util: 
issued_total_row = 41270 
issued_total_col = 51024 
Row_Bus_Util =  0.055290 
CoL_Bus_Util = 0.068358 
Either_Row_CoL_Bus_Util = 0.116054 
Issued_on_Two_Bus_Simul_Util = 0.007594 
issued_two_Eff = 0.065431 
queue_avg = 1.158008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15801
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=746426 n_nop=658435 n_act=21510 n_pre=21494 n_ref_event=0 n_req=44684 n_rd=42606 n_rd_L2_A=0 n_write=0 n_wr_bk=8312 bw_util=0.06822
n_activity=461763 dram_eff=0.1103
bk0: 2700a 706121i bk1: 2712a 706102i bk2: 2728a 704641i bk3: 2788a 702528i bk4: 2808a 704037i bk5: 2814a 701939i bk6: 2763a 703481i bk7: 2716a 701929i bk8: 2512a 702403i bk9: 2512a 699604i bk10: 2534a 701659i bk11: 2528a 703177i bk12: 2679a 703529i bk13: 2645a 700947i bk14: 2591a 703290i bk15: 2576a 706595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518620
Row_Buffer_Locality_read = 0.533305
Row_Buffer_Locality_write = 0.217517
Bank_Level_Parallism = 2.181446
Bank_Level_Parallism_Col = 1.793170GPGPU-Sim PTX: PDOM analysis already done for _Z9pagerank2PiS_S_PfS0_ii 

Bank_Level_Parallism_Ready = 1.396363
write_to_read_ratio_blp_rw_average = 0.091521
GrpLevelPara = 1.428181 

BW Util details:
bwutil = 0.068216 
total_CMD = 746426 
util_bw = 50918 
Wasted_Col = 178135 
Wasted_Row = 108117 
Idle = 409256 

BW Util Bottlenecks: 
RCDc_limit = 204767 
RCDWRc_limit = 9139 
WTRc_limit = 16351 
RTWc_limit = 35305 
CCDLc_limit = 19601 
rwq = 0 
CCDLc_limit_alone = 15698 
WTRc_limit_alone = 14480 
RTWc_limit_alone = 33273 

Commands details: 
total_CMD = 746426 
n_nop = 658435 
Read = 42606 
Write = 0 
L2_Alloc = 0 
L2_WB = 8312 
n_act = 21510 
n_pre = 21494 
n_ref = 0 
n_req = 44684 
total_req = 50918 

Dual Bus Interface Util: 
issued_total_row = 43004 
issued_total_col = 50918 
Row_Bus_Util =  0.057613 
CoL_Bus_Util = 0.068216 
Either_Row_CoL_Bus_Util = 0.117883 
Issued_on_Two_Bus_Simul_Util = 0.007946 
issued_two_Eff = 0.067405 
queue_avg = 0.886905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.886905
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=746426 n_nop=658954 n_act=21319 n_pre=21303 n_ref_event=0 n_req=44467 n_rd=42401 n_rd_L2_A=0 n_write=0 n_wr_bk=8261 bw_util=0.06787
n_activity=460764 dram_eff=0.11
bk0: 2704a 707514i bk1: 2688a 707512i bk2: 2688a 705885i bk3: 2760a 704306i bk4: 2844a 702113i bk5: 2792a 704880i bk6: 2748a 702476i bk7: 2748a 702067i bk8: 2492a 705128i bk9: 2488a 703445i bk10: 2496a 704609i bk11: 2529a 701947i bk12: 2635a 703632i bk13: 2616a 700918i bk14: 2580a 703977i bk15: 2593a 705405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520566
Row_Buffer_Locality_read = 0.535577
Row_Buffer_Locality_write = 0.212488
Bank_Level_Parallism = 2.142530
Bank_Level_Parallism_Col = 1.756241
Bank_Level_Parallism_Ready = 1.367080
write_to_read_ratio_blp_rw_average = 0.091218
GrpLevelPara = 1.409710 

BW Util details:
bwutil = 0.067873 
GPGPU-Sim PTX: pushing kernel '_Z9pagerank2PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
total_CMD = 746426 
util_bw = 50662 
Wasted_Col = 178058 
Wasted_Row = 108017 
Idle = 409689 

BW Util Bottlenecks: 
RCDc_limit = 203057 
RCDWRc_limit = 9307 
WTRc_limit = 15986 
RTWc_limit = 32919 
CCDLc_limit = 20192 
rwq = 0 
CCDLc_limit_alone = 16195 
WTRc_limit_alone = 14002 
RTWc_limit_alone = 30906 

Commands details: 
total_CMD = 746426 
n_nop = 658954 
Read = 42401 
Write = 0 
L2_Alloc = 0 
L2_WB = 8261 
n_act = 21319 
n_pre = 21303 
n_ref = 0 
n_req = 44467 
total_req = 50662 

Dual Bus Interface Util: 
issued_total_row = 42622 
issued_total_col = 50662 
Row_Bus_Util =  0.057101 
CoL_Bus_Util = 0.067873 
Either_Row_CoL_Bus_Util = 0.117188 
Issued_on_Two_Bus_Simul_Util = 0.007786 
issued_two_Eff = 0.066444 
queue_avg = 0.862682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.862682
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=746426 n_nop=659802 n_act=20839 n_pre=20823 n_ref_event=0 n_req=44638 n_rd=42558 n_rd_L2_A=0 n_write=0 n_wr_bk=8308 bw_util=0.06815
n_activity=455362 dram_eff=0.1117
bk0: 2712a 705237i bk1: 2692a 708118i bk2: 2720a 706464i bk3: 2740a 704989i bk4: 2824a 704124i bk5: 2824a 703280i bk6: 2755a 702184i bk7: 2727a 700634i bk8: 2514a 703005i bk9: 2516a 702341i bk10: 2523a 701654i bk11: 2531a 702630i bk12: 2677a 702094i bk13: 2626a 699679i bk14: 2586a 705752i bk15: 2591a 704499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533156
Row_Buffer_Locality_read = 0.546102
Row_Buffer_Locality_write = 0.268269
Bank_Level_Parallism = 2.206191
Bank_Level_Parallism_Col = 1.851451
Bank_Level_Parallism_Ready = 1.480124
write_to_read_ratio_blp_rw_average = 0.089969
GrpLevelPara = 1.430185 

BW Util details:
bwutil = 0.068146 
total_CMD = 746426 
util_bw = 50866 
Wasted_Col = 173328 
Wasted_Row = 107042 
Idle = 415190 

BW Util Bottlenecks: 
RCDc_limit = 198693 
RCDWRc_limit = 8100 
WTRc_limit = 14709 
RTWc_limit = 34555 
CCDLc_limit = 19493 
rwq = 0 
CCDLc_limit_alone = 15604 
WTRc_limit_alone = 13144 
RTWc_limit_alone = 32231 

Commands details: 
total_CMD = 746426 
n_nop = 659802 
Read = 42558 
Write = 0 
L2_Alloc = 0 
L2_WB = 8308 
n_act = 20839 
n_pre = 20823 
n_ref = 0 
n_req = 44638 
total_req = 50866 

Dual Bus Interface Util: 
issued_total_row = 41662 
issued_total_col = 50866 
Row_Bus_Util =  0.055815 
CoL_Bus_Util = 0.068146 
Either_Row_CoL_Bus_Util = 0.116052 
Issued_on_Two_Bus_Simul_Util = 0.007910 
issued_two_Eff = 0.068157 
queue_avg = 1.145982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14598
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=746426 n_nop=659727 n_act=20782 n_pre=20766 n_ref_event=0 n_req=44705 n_rd=42633 n_rd_L2_A=0 n_write=0 n_wr_bk=8288 bw_util=0.06822
n_activity=456783 dram_eff=0.1115
bk0: 2681a 709221i bk1: 2691a 707160i bk2: 2701a 705285i bk3: 2744a 704460i bk4: 2842a 703639i bk5: 2848a 704938i bk6: 2740a 704870i bk7: 2748a 702432i bk8: 2496a 704363i bk9: 2496a 703803i bk10: 2548a 704161i bk11: 2584a 703145i bk12: 2688a 700825i bk13: 2666a 703039i bk14: 2580a 706980i bk15: 2580a 705327i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535130
Row_Buffer_Locality_read = 0.548894
Row_Buffer_Locality_write = 0.251931
Bank_Level_Parallism = 2.150693
Bank_Level_Parallism_Col = 1.781075
Bank_Level_Parallism_Ready = 1.383417
write_to_read_ratio_blp_rw_average = 0.094631
GrpLevelPara = 1.417508 

BW Util details:
bwutil = 0.068220 
total_CMD = 746426 
util_bw = 50921 
Wasted_Col = 174351 
Wasted_Row = 106655 
Idle = 414499 

BW Util Bottlenecks: 
RCDc_limit = 197793 
RCDWRc_limit = 8925 
WTRc_limit = 14921 
RTWc_limit = 34839 
CCDLc_limit = 20261 
rwq = 0 
CCDLc_limit_alone = 16298 
WTRc_limit_alone = 13180 
RTWc_limit_alone = 32617 

Commands details: 
total_CMD = 746426 
n_nop = 659727 
Read = 42633 
Write = 0 
L2_Alloc = 0 
L2_WB = 8288 
n_act = 20782 
n_pre = 20766 
n_ref = 0 
n_req = 44705 
total_req = 50921 

Dual Bus Interface Util: 
issued_total_row = 41548 
issued_total_col = 50921 
Row_Bus_Util =  0.055663 
CoL_Bus_Util = 0.068220 
Either_Row_CoL_Bus_Util = 0.116152 
Issued_on_Two_Bus_Simul_Util = 0.007730 
issued_two_Eff = 0.066552 
queue_avg = 0.951008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.951008
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=746426 n_nop=659332 n_act=21118 n_pre=21102 n_ref_event=0 n_req=44568 n_rd=42515 n_rd_L2_A=0 n_write=0 n_wr_bk=8212 bw_util=0.06796
n_activity=457617 dram_eff=0.1109
bk0: 2708a 705393i bk1: 2681a 708635i bk2: 2732a 705007i bk3: 2732a 704700i bk4: 2840a 703606i bk5: 2825a 702492i bk6: 2712a 702870i bk7: 2736a 699903i bk8: 2508a 702289i bk9: 2480a 704714i bk10: 2544a 702452i bk11: 2512a 704143i bk12: 2667a 702277i bk13: 2675a 703091i bk14: 2583a 706897i bk15: 2580a 703993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526162
Row_Buffer_Locality_read = 0.540280
Row_Buffer_Locality_write = 0.233804
Bank_Level_Parallism = 2.170744
Bank_Level_Parallism_Col = 1.800025
Bank_Level_Parallism_Ready = 1.415459
write_to_read_ratio_blp_rw_average = 0.089723
GrpLevelPara = 1.423702 

BW Util details:
bwutil = 0.067960 
total_CMD = 746426 
util_bw = 50727 
Wasted_Col = 175228 
Wasted_Row = 107996 
Idle = 412475 

BW Util Bottlenecks: 
RCDc_limit = 201189 
RCDWRc_limit = 8886 
WTRc_limit = 14375 
RTWc_limit = 35059 
CCDLc_limit = 19814 
rwq = 0 
CCDLc_limit_alone = 15888 
WTRc_limit_alone = 12773 
RTWc_limit_alone = 32735 

Commands details: 
total_CMD = 746426 
n_nop = 659332 
Read = 42515 
Write = 0 
L2_Alloc = 0 
L2_WB = 8212 
n_act = 21118 
n_pre = 21102 
n_ref = 0 
n_req = 44568 
total_req = 50727 

Dual Bus Interface Util: 
issued_total_row = 42220 
issued_total_col = 50727 
Row_Bus_Util =  0.056563 
CoL_Bus_Util = 0.067960 
Either_Row_CoL_Bus_Util = 0.116681 
Issued_on_Two_Bus_Simul_Util = 0.007841 
issued_two_Eff = 0.067203 
queue_avg = 0.937057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.937057
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=746426 n_nop=659745 n_act=20826 n_pre=20810 n_ref_event=0 n_req=44653 n_rd=42556 n_rd_L2_A=0 n_write=0 n_wr_bk=8388 bw_util=0.06825
n_activity=455978 dram_eff=0.1117
bk0: 2708a 706588i bk1: 2704a 706875i bk2: 2736a 703753i bk3: 2776a 703001i bk4: 2848a 700993i bk5: 2848a 704767i bk6: 2752a 704014i bk7: 2724a 701648i bk8: 2488a 704224i bk9: 2506a 705246i bk10: 2496a 704674i bk11: 2517a 703199i bk12: 2648a 703165i bk13: 2640a 703552i bk14: 2593a 704998i bk15: 2572a 707335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533604
Row_Buffer_Locality_read = 0.547514
Row_Buffer_Locality_write = 0.251311
Bank_Level_Parallism = 2.174182
Bank_Level_Parallism_Col = 1.810793
Bank_Level_Parallism_Ready = 1.408821
write_to_read_ratio_blp_rw_average = 0.092417
GrpLevelPara = 1.425679 

BW Util details:
bwutil = 0.068251 
total_CMD = 746426 
util_bw = 50944 
Wasted_Col = 173059 
Wasted_Row = 106897 
Idle = 415526 

BW Util Bottlenecks: 
RCDc_limit = 197624 
RCDWRc_limit = 8771 
WTRc_limit = 16079 
RTWc_limit = 33784 
CCDLc_limit = 20209 
rwq = 0 
CCDLc_limit_alone = 16138 
WTRc_limit_alone = 14152 
RTWc_limit_alone = 31640 

Commands details: 
total_CMD = 746426 
n_nop = 659745 
Read = 42556 
Write = 0 
L2_Alloc = 0 
L2_WB = 8388 
n_act = 20826 
n_pre = 20810 
n_ref = 0 
n_req = 44653 
total_req = 50944 

Dual Bus Interface Util: 
issued_total_row = 41636 
issued_total_col = 50944 
Row_Bus_Util =  0.055780 
CoL_Bus_Util = 0.068251 
Either_Row_CoL_Bus_Util = 0.116128 
Issued_on_Two_Bus_Simul_Util = 0.007903 
issued_two_Eff = 0.068054 
queue_avg = 0.978394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.978394
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=746426 n_nop=660033 n_act=20658 n_pre=20642 n_ref_event=0 n_req=44647 n_rd=42567 n_rd_L2_A=0 n_write=0 n_wr_bk=8317 bw_util=0.06817
n_activity=453660 dram_eff=0.1122
bk0: 2699a 707793i bk1: 2692a 706133i bk2: 2732a 705703i bk3: 2739a 705737i bk4: 2848a 704589i bk5: 2804a 704428i bk6: 2758a 706987i bk7: 2752a 700102i bk8: 2515a 702340i bk9: 2524a 703685i bk10: 2524a 702608i bk11: 2506a 702996i bk12: 2651a 702400i bk13: 2663a 700402i bk14: 2568a 705219i bk15: 2592a 707385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537304
Row_Buffer_Locality_read = 0.550497
Row_Buffer_Locality_write = 0.267308
Bank_Level_Parallism = 2.187957
Bank_Level_Parallism_Col = 1.828677
Bank_Level_Parallism_Ready = 1.433614
write_to_read_ratio_blp_rw_average = 0.091489
GrpLevelPara = 1.425560 

BW Util details:
bwutil = 0.068170 
total_CMD = 746426 
util_bw = 50884 
Wasted_Col = 171973 
Wasted_Row = 105740 
Idle = 417829 

BW Util Bottlenecks: 
RCDc_limit = 196682 
RCDWRc_limit = 8506 
WTRc_limit = 15923 
RTWc_limit = 34287 
CCDLc_limit = 20155 
rwq = 0 
CCDLc_limit_alone = 15915 
WTRc_limit_alone = 13974 
RTWc_limit_alone = 31996 

Commands details: 
total_CMD = 746426 
n_nop = 660033 
Read = 42567 
Write = 0 
L2_Alloc = 0 
L2_WB = 8317 
n_act = 20658 
n_pre = 20642 
n_ref = 0 
n_req = 44647 
total_req = 50884 

Dual Bus Interface Util: 
issued_total_row = 41300 
issued_total_col = 50884 
Row_Bus_Util =  0.055330 
CoL_Bus_Util = 0.068170 
Either_Row_CoL_Bus_Util = 0.115742 
Issued_on_Two_Bus_Simul_Util = 0.007758 
issued_two_Eff = 0.067031 
queue_avg = 1.070403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0704
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=746426 n_nop=659665 n_act=20812 n_pre=20796 n_ref_event=0 n_req=44912 n_rd=42807 n_rd_L2_A=0 n_write=0 n_wr_bk=8417 bw_util=0.06863
n_activity=454710 dram_eff=0.1127
bk0: 2692a 705008i bk1: 2732a 706461i bk2: 2752a 703818i bk3: 2752a 704747i bk4: 2836a 704374i bk5: 2859a 702928i bk6: 2745a 703916i bk7: 2756a 701071i bk8: 2516a 704174i bk9: 2508a 703064i bk10: 2536a 702355i bk11: 2580a 703543i bk12: 2681a 701048i bk13: 2677a 702511i bk14: 2593a 706294i bk15: 2592a 705691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536605
Row_Buffer_Locality_read = 0.549419
Row_Buffer_Locality_write = 0.276010
Bank_Level_Parallism = 2.202177
Bank_Level_Parallism_Col = 1.846227
Bank_Level_Parallism_Ready = 1.485905
write_to_read_ratio_blp_rw_average = 0.087138
GrpLevelPara = 1.429444 

BW Util details:
bwutil = 0.068626 
total_CMD = 746426 
util_bw = 51224 
Wasted_Col = 172457 
Wasted_Row = 106322 
Idle = 416423 

BW Util Bottlenecks: 
RCDc_limit = 197359 
RCDWRc_limit = 8197 
WTRc_limit = 14723 
RTWc_limit = 32818 
CCDLc_limit = 19616 
rwq = 0 
CCDLc_limit_alone = 15724 
WTRc_limit_alone = 13014 
RTWc_limit_alone = 30635 

Commands details: 
total_CMD = 746426 
n_nop = 659665 
Read = 42807 
Write = 0 
L2_Alloc = 0 
L2_WB = 8417 
n_act = 20812 
n_pre = 20796 
n_ref = 0 
n_req = 44912 
total_req = 51224 

Dual Bus Interface Util: 
issued_total_row = 41608 
issued_total_col = 51224 
Row_Bus_Util =  0.055743 
CoL_Bus_Util = 0.068626 
Either_Row_CoL_Bus_Util = 0.116235 
Issued_on_Two_Bus_Simul_Util = 0.008133 
issued_two_Eff = 0.069974 
queue_avg = 1.126532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12653
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=746426 n_nop=659413 n_act=20995 n_pre=20979 n_ref_event=0 n_req=44725 n_rd=42645 n_rd_L2_A=0 n_write=0 n_wr_bk=8314 bw_util=0.06827
n_activity=456985 dram_eff=0.1115
bk0: 2655a 706547i bk1: 2680a 709985i bk2: 2740a 704455i bk3: 2779a 704898i bk4: 2844a 702623i bk5: 2871a 702168i bk6: 2728a 700988i bk7: 2728a 702590i bk8: 2492a 702550i bk9: 2493a 700767i bk10: 2540a 703446i bk11: 2556a 703295i bk12: 2681a 703724i bk13: 2674a 702106i bk14: 2588a 704294i bk15: 2596a 705107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530576
Row_Buffer_Locality_read = 0.544026
Row_Buffer_Locality_write = 0.254808
Bank_Level_Parallism = 2.196503
Bank_Level_Parallism_Col = 1.823866
Bank_Level_Parallism_Ready = 1.447242
write_to_read_ratio_blp_rw_average = 0.084306
GrpLevelPara = 1.427472 

BW Util details:
bwutil = 0.068271 
total_CMD = 746426 
util_bw = 50959 
Wasted_Col = 173947 
Wasted_Row = 106529 
Idle = 414991 

BW Util Bottlenecks: 
RCDc_limit = 199775 
RCDWRc_limit = 8535 
WTRc_limit = 15751 
RTWc_limit = 31990 
CCDLc_limit = 19714 
rwq = 0 
CCDLc_limit_alone = 15931 
WTRc_limit_alone = 13900 
RTWc_limit_alone = 30058 

Commands details: 
total_CMD = 746426 
n_nop = 659413 
Read = 42645 
Write = 0 
L2_Alloc = 0 
L2_WB = 8314 
n_act = 20995 
n_pre = 20979 
n_ref = 0 
n_req = 44725 
total_req = 50959 

Dual Bus Interface Util: 
issued_total_row = 41974 
issued_total_col = 50959 
Row_Bus_Util =  0.056233 
CoL_Bus_Util = 0.068271 
Either_Row_CoL_Bus_Util = 0.116573 
Issued_on_Two_Bus_Simul_Util = 0.007931 
issued_two_Eff = 0.068036 
queue_avg = 1.066404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0664
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=746426 n_nop=659168 n_act=21162 n_pre=21146 n_ref_event=0 n_req=44467 n_rd=42404 n_rd_L2_A=0 n_write=0 n_wr_bk=8246 bw_util=0.06786
n_activity=458095 dram_eff=0.1106
bk0: 2662a 708192i bk1: 2662a 707987i bk2: 2732a 704688i bk3: 2724a 707118i bk4: 2872a 702364i bk5: 2816a 702694i bk6: 2760a 701215i bk7: 2721a 704102i bk8: 2497a 706172i bk9: 2492a 702259i bk10: 2516a 704189i bk11: 2532a 701635i bk12: 2650a 701835i bk13: 2612a 700808i bk14: 2584a 704847i bk15: 2572a 706060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.524097
Row_Buffer_Locality_read = 0.537756
Row_Buffer_Locality_write = 0.243335
Bank_Level_Parallism = 2.151031
Bank_Level_Parallism_Col = 1.772918
Bank_Level_Parallism_Ready = 1.366041
write_to_read_ratio_blp_rw_average = 0.090971
GrpLevelPara = 1.416336 

BW Util details:
bwutil = 0.067857 
total_CMD = 746426 
util_bw = 50650 
Wasted_Col = 177120 
Wasted_Row = 107473 
Idle = 411183 

BW Util Bottlenecks: 
RCDc_limit = 202437 
RCDWRc_limit = 8970 
WTRc_limit = 15713 
RTWc_limit = 34292 
CCDLc_limit = 19947 
rwq = 0 
CCDLc_limit_alone = 15945 
WTRc_limit_alone = 13773 
RTWc_limit_alone = 32230 

Commands details: 
total_CMD = 746426 
n_nop = 659168 
Read = 42404 
Write = 0 
L2_Alloc = 0 
L2_WB = 8246 
n_act = 21162 
n_pre = 21146 
n_ref = 0 
n_req = 44467 
total_req = 50650 

Dual Bus Interface Util: 
issued_total_row = 42308 
issued_total_col = 50650 
Row_Bus_Util =  0.056681 
CoL_Bus_Util = 0.067857 
Either_Row_CoL_Bus_Util = 0.116901 
Issued_on_Two_Bus_Simul_Util = 0.007636 
issued_two_Eff = 0.065324 
queue_avg = 0.918461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.918461
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=746426 n_nop=660040 n_act=20621 n_pre=20605 n_ref_event=0 n_req=44720 n_rd=42630 n_rd_L2_A=0 n_write=0 n_wr_bk=8360 bw_util=0.06831
n_activity=455660 dram_eff=0.1119
bk0: 2691a 708962i bk1: 2700a 707188i bk2: 2724a 705286i bk3: 2776a 705033i bk4: 2840a 703797i bk5: 2846a 703404i bk6: 2728a 702961i bk7: 2769a 700491i bk8: 2512a 700189i bk9: 2509a 702371i bk10: 2526a 703782i bk11: 2561a 701173i bk12: 2625a 703164i bk13: 2659a 703436i bk14: 2585a 703751i bk15: 2579a 704905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538886
Row_Buffer_Locality_read = 0.549355
Row_Buffer_Locality_write = 0.325359
Bank_Level_Parallism = 2.215735
Bank_Level_Parallism_Col = 1.875961
Bank_Level_Parallism_Ready = 1.504217
write_to_read_ratio_blp_rw_average = 0.086295
GrpLevelPara = 1.432471 

BW Util details:
bwutil = 0.068312 
total_CMD = 746426 
util_bw = 50990 
Wasted_Col = 171358 
Wasted_Row = 106050 
Idle = 418028 

BW Util Bottlenecks: 
RCDc_limit = 197246 
RCDWRc_limit = 7612 
WTRc_limit = 15045 
RTWc_limit = 34659 
CCDLc_limit = 19562 
rwq = 0 
CCDLc_limit_alone = 15382 
WTRc_limit_alone = 13171 
RTWc_limit_alone = 32353 

Commands details: 
total_CMD = 746426 
n_nop = 660040 
Read = 42630 
Write = 0 
L2_Alloc = 0 
L2_WB = 8360 
n_act = 20621 
n_pre = 20605 
n_ref = 0 
n_req = 44720 
total_req = 50990 

Dual Bus Interface Util: 
issued_total_row = 41226 
issued_total_col = 50990 
Row_Bus_Util =  0.055231 
CoL_Bus_Util = 0.068312 
Either_Row_CoL_Bus_Util = 0.115733 
Issued_on_Two_Bus_Simul_Util = 0.007811 
issued_two_Eff = 0.067488 
queue_avg = 1.262411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.26241
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=746426 n_nop=659695 n_act=20814 n_pre=20798 n_ref_event=0 n_req=44838 n_rd=42746 n_rd_L2_A=0 n_write=0 n_wr_bk=8368 bw_util=0.06848
n_activity=454255 dram_eff=0.1125
bk0: 2724a 705822i bk1: 2716a 706301i bk2: 2704a 706022i bk3: 2756a 703375i bk4: 2832a 703299i bk5: 2848a 700603i bk6: 2736a 704917i bk7: 2752a 702562i bk8: 2504a 704503i bk9: 2524a 703401i bk10: 2552a 701461i bk11: 2564a 702727i bk12: 2687a 700314i bk13: 2691a 701737i bk14: 2588a 705300i bk15: 2568a 704932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535796
Row_Buffer_Locality_read = 0.548496
Row_Buffer_Locality_write = 0.276291
Bank_Level_Parallism = 2.227407
Bank_Level_Parallism_Col = 1.861793
Bank_Level_Parallism_Ready = 1.471026
write_to_read_ratio_blp_rw_average = 0.089941
GrpLevelPara = 1.438782 

BW Util details:
bwutil = 0.068478 
total_CMD = 746426 
util_bw = 51114 
Wasted_Col = 171639 
Wasted_Row = 105152 
Idle = 418521 

BW Util Bottlenecks: 
RCDc_limit = 197863 
RCDWRc_limit = 8291 
WTRc_limit = 14975 
RTWc_limit = 36096 
CCDLc_limit = 19939 
rwq = 0 
CCDLc_limit_alone = 15778 
WTRc_limit_alone = 13165 
RTWc_limit_alone = 33745 

Commands details: 
total_CMD = 746426 
n_nop = 659695 
Read = 42746 
Write = 0 
L2_Alloc = 0 
L2_WB = 8368 
n_act = 20814 
n_pre = 20798 
n_ref = 0 
n_req = 44838 
total_req = 51114 

Dual Bus Interface Util: 
issued_total_row = 41612 
issued_total_col = 51114 
Row_Bus_Util =  0.055748 
CoL_Bus_Util = 0.068478 
Either_Row_CoL_Bus_Util = 0.116195 
Issued_on_Two_Bus_Simul_Util = 0.008032 
issued_two_Eff = 0.069122 
queue_avg = 1.160367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16037
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=746426 n_nop=659042 n_act=21071 n_pre=21055 n_ref_event=0 n_req=44756 n_rd=42673 n_rd_L2_A=0 n_write=0 n_wr_bk=8332 bw_util=0.06833
n_activity=459413 dram_eff=0.111
bk0: 2700a 708216i bk1: 2700a 705976i bk2: 2744a 703506i bk3: 2762a 703492i bk4: 2850a 702950i bk5: 2848a 703467i bk6: 2724a 706008i bk7: 2740a 704045i bk8: 2504a 700747i bk9: 2489a 702206i bk10: 2544a 702023i bk11: 2556a 703364i bk12: 2694a 704238i bk13: 2691a 702032i bk14: 2576a 704992i bk15: 2551a 704861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529203
Row_Buffer_Locality_read = 0.542334
Row_Buffer_Locality_write = 0.260202
Bank_Level_Parallism = 2.167920
Bank_Level_Parallism_Col = 1.798219
Bank_Level_Parallism_Ready = 1.413352
write_to_read_ratio_blp_rw_average = 0.091223
GrpLevelPara = 1.419679 

BW Util details:
bwutil = 0.068332 
total_CMD = 746426 
util_bw = 51005 
Wasted_Col = 175716 
Wasted_Row = 107908 
Idle = 411797 

BW Util Bottlenecks: 
RCDc_limit = 201332 
RCDWRc_limit = 8675 
WTRc_limit = 15441 
RTWc_limit = 34465 
CCDLc_limit = 20086 
rwq = 0 
CCDLc_limit_alone = 15797 
WTRc_limit_alone = 13356 
RTWc_limit_alone = 32261 

Commands details: 
total_CMD = 746426 
n_nop = 659042 
Read = 42673 
Write = 0 
L2_Alloc = 0 
L2_WB = 8332 
n_act = 21071 
n_pre = 21055 
n_ref = 0 
n_req = 44756 
total_req = 51005 

Dual Bus Interface Util: 
issued_total_row = 42126 
issued_total_col = 51005 
Row_Bus_Util =  0.056437 
CoL_Bus_Util = 0.068332 
Either_Row_CoL_Bus_Util = 0.117070 
Issued_on_Two_Bus_Simul_Util = 0.007699 
issued_two_Eff = 0.065767 
queue_avg = 1.012883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.01288
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=746426 n_nop=659418 n_act=20976 n_pre=20960 n_ref_event=0 n_req=44630 n_rd=42548 n_rd_L2_A=0 n_write=0 n_wr_bk=8328 bw_util=0.06816
n_activity=456160 dram_eff=0.1115
bk0: 2676a 708812i bk1: 2708a 706009i bk2: 2804a 704899i bk3: 2752a 704410i bk4: 2840a 705988i bk5: 2832a 705999i bk6: 2744a 705143i bk7: 2740a 701421i bk8: 2484a 703487i bk9: 2488a 700983i bk10: 2528a 705201i bk11: 2536a 702668i bk12: 2627a 701476i bk13: 2658a 703043i bk14: 2587a 706349i bk15: 2544a 704358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530002
Row_Buffer_Locality_read = 0.542352
Row_Buffer_Locality_write = 0.277618
Bank_Level_Parallism = 2.160677
Bank_Level_Parallism_Col = 1.781717
Bank_Level_Parallism_Ready = 1.408464
write_to_read_ratio_blp_rw_average = 0.088657
GrpLevelPara = 1.416154 

BW Util details:
bwutil = 0.068159 
total_CMD = 746426 
util_bw = 50876 
Wasted_Col = 175337 
Wasted_Row = 105720 
Idle = 414493 

BW Util Bottlenecks: 
RCDc_limit = 200639 
RCDWRc_limit = 8575 
WTRc_limit = 15264 
RTWc_limit = 32131 
CCDLc_limit = 19572 
rwq = 0 
CCDLc_limit_alone = 15980 
WTRc_limit_alone = 13552 
RTWc_limit_alone = 30251 

Commands details: 
total_CMD = 746426 
n_nop = 659418 
Read = 42548 
Write = 0 
L2_Alloc = 0 
L2_WB = 8328 
n_act = 20976 
n_pre = 20960 
n_ref = 0 
n_req = 44630 
total_req = 50876 

Dual Bus Interface Util: 
issued_total_row = 41936 
issued_total_col = 50876 
Row_Bus_Util =  0.056182 
CoL_Bus_Util = 0.068159 
Either_Row_CoL_Bus_Util = 0.116566 
Issued_on_Two_Bus_Simul_Util = 0.007776 
issued_two_Eff = 0.066707 
queue_avg = 0.951534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.951534
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=746426 n_nop=660228 n_act=20677 n_pre=20661 n_ref_event=0 n_req=44513 n_rd=42458 n_rd_L2_A=0 n_write=0 n_wr_bk=8220 bw_util=0.06789
n_activity=453976 dram_eff=0.1116
bk0: 2682a 707772i bk1: 2712a 704453i bk2: 2704a 706578i bk3: 2752a 706693i bk4: 2839a 702629i bk5: 2840a 702501i bk6: 2732a 704806i bk7: 2708a 704947i bk8: 2517a 703372i bk9: 2521a 701485i bk10: 2523a 703062i bk11: 2535a 702417i bk12: 2644a 701343i bk13: 2633a 702248i bk14: 2548a 706654i bk15: 2568a 706752i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535484
Row_Buffer_Locality_read = 0.547836
Row_Buffer_Locality_write = 0.280292
Bank_Level_Parallism = 2.191095
Bank_Level_Parallism_Col = 1.836261
Bank_Level_Parallism_Ready = 1.449189
write_to_read_ratio_blp_rw_average = 0.089302
GrpLevelPara = 1.426359 

BW Util details:
bwutil = 0.067894 
total_CMD = 746426 
util_bw = 50678 
Wasted_Col = 171724 
Wasted_Row = 106026 
Idle = 417998 

BW Util Bottlenecks: 
RCDc_limit = 196966 
RCDWRc_limit = 8151 
WTRc_limit = 14133 
RTWc_limit = 33930 
CCDLc_limit = 19439 
rwq = 0 
CCDLc_limit_alone = 15670 
WTRc_limit_alone = 12500 
RTWc_limit_alone = 31794 

Commands details: 
total_CMD = 746426 
n_nop = 660228 
Read = 42458 
Write = 0 
L2_Alloc = 0 
L2_WB = 8220 
n_act = 20677 
n_pre = 20661 
n_ref = 0 
n_req = 44513 
total_req = 50678 

Dual Bus Interface Util: 
issued_total_row = 41338 
issued_total_col = 50678 
Row_Bus_Util =  0.055381 
CoL_Bus_Util = 0.067894 
Either_Row_CoL_Bus_Util = 0.115481 
Issued_on_Two_Bus_Simul_Util = 0.007794 
issued_two_Eff = 0.067496 
queue_avg = 1.123318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12332
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=746426 n_nop=659564 n_act=20916 n_pre=20900 n_ref_event=0 n_req=44561 n_rd=42508 n_rd_L2_A=0 n_write=0 n_wr_bk=8209 bw_util=0.06795
n_activity=455884 dram_eff=0.1112
bk0: 2719a 705062i bk1: 2716a 705513i bk2: 2716a 705850i bk3: 2700a 707108i bk4: 2808a 705605i bk5: 2824a 703019i bk6: 2745a 703596i bk7: 2701a 705418i bk8: 2496a 702122i bk9: 2500a 702165i bk10: 2532a 703755i bk11: 2548a 703252i bk12: 2681a 701816i bk13: 2682a 702956i bk14: 2584a 705757i bk15: 2556a 704095i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530621
Row_Buffer_Locality_read = 0.544274
Row_Buffer_Locality_write = 0.247930
Bank_Level_Parallism = 2.175479
Bank_Level_Parallism_Col = 1.792973
Bank_Level_Parallism_Ready = 1.402390
write_to_read_ratio_blp_rw_average = 0.090369
GrpLevelPara = 1.414169 

BW Util details:
bwutil = 0.067946 
total_CMD = 746426 
util_bw = 50717 
Wasted_Col = 174735 
Wasted_Row = 105642 
Idle = 415332 

BW Util Bottlenecks: 
RCDc_limit = 199384 
RCDWRc_limit = 8784 
WTRc_limit = 15723 
RTWc_limit = 32978 
CCDLc_limit = 19979 
rwq = 0 
CCDLc_limit_alone = 16149 
WTRc_limit_alone = 13951 
RTWc_limit_alone = 30920 

Commands details: 
total_CMD = 746426 
n_nop = 659564 
Read = 42508 
Write = 0 
L2_Alloc = 0 
L2_WB = 8209 
n_act = 20916 
n_pre = 20900 
n_ref = 0 
n_req = 44561 
total_req = 50717 

Dual Bus Interface Util: 
issued_total_row = 41816 
issued_total_col = 50717 
Row_Bus_Util =  0.056022 
CoL_Bus_Util = 0.067946 
Either_Row_CoL_Bus_Util = 0.116371 
Issued_on_Two_Bus_Simul_Util = 0.007598 
issued_two_Eff = 0.065287 
queue_avg = 0.948302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.948302
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=746426 n_nop=658887 n_act=21314 n_pre=21298 n_ref_event=0 n_req=44674 n_rd=42602 n_rd_L2_A=0 n_write=0 n_wr_bk=8288 bw_util=0.06818
n_activity=458432 dram_eff=0.111
bk0: 2704a 704781i bk1: 2688a 706094i bk2: 2736a 705534i bk3: 2732a 704420i bk4: 2848a 700824i bk5: 2824a 702444i bk6: 2752a 703005i bk7: 2724a 701474i bk8: 2512a 702410i bk9: 2472a 704687i bk10: 2552a 702618i bk11: 2560a 702573i bk12: 2686a 701116i bk13: 2662a 702633i bk14: 2590a 703808i bk15: 2560a 705352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522899
Row_Buffer_Locality_read = 0.536759
Row_Buffer_Locality_write = 0.237934
Bank_Level_Parallism = 2.180152
Bank_Level_Parallism_Col = 1.808874
Bank_Level_Parallism_Ready = 1.422657
write_to_read_ratio_blp_rw_average = 0.089725
GrpLevelPara = 1.421692 

BW Util details:
bwutil = 0.068178 
total_CMD = 746426 
util_bw = 50890 
Wasted_Col = 176696 
Wasted_Row = 108958 
Idle = 409882 

BW Util Bottlenecks: 
RCDc_limit = 203092 
RCDWRc_limit = 8767 
WTRc_limit = 15758 
RTWc_limit = 33809 
CCDLc_limit = 19753 
rwq = 0 
CCDLc_limit_alone = 15763 
WTRc_limit_alone = 13847 
RTWc_limit_alone = 31730 

Commands details: 
total_CMD = 746426 
n_nop = 658887 
Read = 42602 
Write = 0 
L2_Alloc = 0 
L2_WB = 8288 
n_act = 21314 
n_pre = 21298 
n_ref = 0 
n_req = 44674 
total_req = 50890 

Dual Bus Interface Util: 
issued_total_row = 42612 
issued_total_col = 50890 
Row_Bus_Util =  0.057088 
CoL_Bus_Util = 0.068178 
Either_Row_CoL_Bus_Util = 0.117278 
Issued_on_Two_Bus_Simul_Util = 0.007989 
issued_two_Eff = 0.068118 
queue_avg = 1.000982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00098
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=746426 n_nop=659723 n_act=20881 n_pre=20865 n_ref_event=0 n_req=44499 n_rd=42418 n_rd_L2_A=0 n_write=0 n_wr_bk=8324 bw_util=0.06798
n_activity=455356 dram_eff=0.1114
bk0: 2664a 706439i bk1: 2673a 707333i bk2: 2728a 706961i bk3: 2780a 706146i bk4: 2848a 702791i bk5: 2840a 702697i bk6: 2760a 702604i bk7: 2692a 705310i bk8: 2499a 704167i bk9: 2500a 702034i bk10: 2516a 704188i bk11: 2512a 703653i bk12: 2624a 699369i bk13: 2635a 701000i bk14: 2591a 704059i bk15: 2556a 705489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530753
Row_Buffer_Locality_read = 0.543566
Row_Buffer_Locality_write = 0.269582
Bank_Level_Parallism = 2.187444
Bank_Level_Parallism_Col = 1.816140
Bank_Level_Parallism_Ready = 1.442750
write_to_read_ratio_blp_rw_average = 0.093363
GrpLevelPara = 1.421362 

BW Util details:
bwutil = 0.067980 
total_CMD = 746426 
util_bw = 50742 
Wasted_Col = 174492 
Wasted_Row = 105323 
Idle = 415869 

BW Util Bottlenecks: 
RCDc_limit = 199085 
RCDWRc_limit = 8781 
WTRc_limit = 14798 
RTWc_limit = 35277 
CCDLc_limit = 20227 
rwq = 0 
CCDLc_limit_alone = 16212 
WTRc_limit_alone = 13017 
RTWc_limit_alone = 33043 

Commands details: 
total_CMD = 746426 
n_nop = 659723 
Read = 42418 
Write = 0 
L2_Alloc = 0 
L2_WB = 8324 
n_act = 20881 
n_pre = 20865 
n_ref = 0 
n_req = 44499 
total_req = 50742 

Dual Bus Interface Util: 
issued_total_row = 41746 
issued_total_col = 50742 
Row_Bus_Util =  0.055928 
CoL_Bus_Util = 0.067980 
Either_Row_CoL_Bus_Util = 0.116158 
Issued_on_Two_Bus_Simul_Util = 0.007750 
issued_two_Eff = 0.066722 
queue_avg = 1.049020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04902
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=746426 n_nop=660116 n_act=20644 n_pre=20628 n_ref_event=0 n_req=44660 n_rd=42570 n_rd_L2_A=0 n_write=0 n_wr_bk=8360 bw_util=0.06823
n_activity=452713 dram_eff=0.1125
bk0: 2681a 706598i bk1: 2684a 706388i bk2: 2716a 707628i bk3: 2728a 705057i bk4: 2856a 704278i bk5: 2868a 702489i bk6: 2762a 703963i bk7: 2728a 701958i bk8: 2518a 703301i bk9: 2522a 701572i bk10: 2547a 704427i bk11: 2511a 702874i bk12: 2657a 703314i bk13: 2632a 702023i bk14: 2592a 705633i bk15: 2568a 704684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537752
Row_Buffer_Locality_read = 0.548743
Row_Buffer_Locality_write = 0.313876
Bank_Level_Parallism = 2.197960
Bank_Level_Parallism_Col = 1.849864
Bank_Level_Parallism_Ready = 1.516748
write_to_read_ratio_blp_rw_average = 0.084883
GrpLevelPara = 1.419924 

BW Util details:
bwutil = 0.068232 
total_CMD = 746426 
util_bw = 50930 
Wasted_Col = 170982 
Wasted_Row = 106251 
Idle = 418263 

BW Util Bottlenecks: 
RCDc_limit = 196958 
RCDWRc_limit = 7571 
WTRc_limit = 13860 
RTWc_limit = 30277 
CCDLc_limit = 19185 
rwq = 0 
CCDLc_limit_alone = 15408 
WTRc_limit_alone = 12112 
RTWc_limit_alone = 28248 

Commands details: 
total_CMD = 746426 
n_nop = 660116 
Read = 42570 
Write = 0 
L2_Alloc = 0 
L2_WB = 8360 
n_act = 20644 
n_pre = 20628 
n_ref = 0 
n_req = 44660 
total_req = 50930 

Dual Bus Interface Util: 
issued_total_row = 41272 
issued_total_col = 50930 
Row_Bus_Util =  0.055293 
CoL_Bus_Util = 0.068232 
Either_Row_CoL_Bus_Util = 0.115631 
Issued_on_Two_Bus_Simul_Util = 0.007894 
issued_two_Eff = 0.068266 
queue_avg = 1.173768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.17377
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=746426 n_nop=660247 n_act=20536 n_pre=20520 n_ref_event=0 n_req=44654 n_rd=42581 n_rd_L2_A=0 n_write=0 n_wr_bk=8286 bw_util=0.06815
n_activity=457110 dram_eff=0.1113
bk0: 2668a 705801i bk1: 2696a 707435i bk2: 2744a 705865i bk3: 2752a 705039i bk4: 2812a 704074i bk5: 2848a 705323i bk6: 2748a 703822i bk7: 2716a 701768i bk8: 2499a 702350i bk9: 2496a 703817i bk10: 2584a 701886i bk11: 2536a 702292i bk12: 2664a 700802i bk13: 2679a 703032i bk14: 2599a 704539i bk15: 2540a 706733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.540108
Row_Buffer_Locality_read = 0.551983
Row_Buffer_Locality_write = 0.296189
Bank_Level_Parallism = 2.187308
Bank_Level_Parallism_Col = 1.859511
Bank_Level_Parallism_Ready = 1.535986
write_to_read_ratio_blp_rw_average = 0.089105
GrpLevelPara = 1.417446 

BW Util details:
bwutil = 0.068147 
total_CMD = 746426 
util_bw = 50867 
Wasted_Col = 172790 
Wasted_Row = 106837 
Idle = 415932 

BW Util Bottlenecks: 
RCDc_limit = 196634 
RCDWRc_limit = 7910 
WTRc_limit = 14651 
RTWc_limit = 33458 
CCDLc_limit = 19710 
rwq = 0 
CCDLc_limit_alone = 15677 
WTRc_limit_alone = 12837 
RTWc_limit_alone = 31239 

Commands details: 
total_CMD = 746426 
n_nop = 660247 
Read = 42581 
Write = 0 
L2_Alloc = 0 
L2_WB = 8286 
n_act = 20536 
n_pre = 20520 
n_ref = 0 
n_req = 44654 
total_req = 50867 

Dual Bus Interface Util: 
issued_total_row = 41056 
issued_total_col = 50867 
Row_Bus_Util =  0.055003 
CoL_Bus_Util = 0.068147 
Either_Row_CoL_Bus_Util = 0.115456 
Issued_on_Two_Bus_Simul_Util = 0.007695 
issued_two_Eff = 0.066652 
queue_avg = 1.218081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.21808
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=746426 n_nop=659287 n_act=20971 n_pre=20955 n_ref_event=0 n_req=44798 n_rd=42698 n_rd_L2_A=0 n_write=0 n_wr_bk=8400 bw_util=0.06846
n_activity=454326 dram_eff=0.1125
bk0: 2705a 705810i bk1: 2704a 704502i bk2: 2756a 704238i bk3: 2767a 705587i bk4: 2856a 704653i bk5: 2844a 702904i bk6: 2728a 703461i bk7: 2724a 703471i bk8: 2504a 701111i bk9: 2500a 702948i bk10: 2548a 703829i bk11: 2560a 702329i bk12: 2687a 702433i bk13: 2675a 702869i bk14: 2588a 703500i bk15: 2552a 705809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531876
Row_Buffer_Locality_read = 0.544639
Row_Buffer_Locality_write = 0.272381
Bank_Level_Parallism = 2.208178
Bank_Level_Parallism_Col = 1.835411
Bank_Level_Parallism_Ready = 1.447728
write_to_read_ratio_blp_rw_average = 0.091227
GrpLevelPara = 1.434647 

BW Util details:
bwutil = 0.068457 
total_CMD = 746426 
util_bw = 51098 
Wasted_Col = 173198 
Wasted_Row = 105460 
Idle = 416670 

BW Util Bottlenecks: 
RCDc_limit = 199196 
RCDWRc_limit = 8514 
WTRc_limit = 15897 
RTWc_limit = 34834 
CCDLc_limit = 19480 
rwq = 0 
CCDLc_limit_alone = 15465 
WTRc_limit_alone = 13957 
RTWc_limit_alone = 32759 

Commands details: 
total_CMD = 746426 
n_nop = 659287 
Read = 42698 
Write = 0 
L2_Alloc = 0 
L2_WB = 8400 
n_act = 20971 
n_pre = 20955 
n_ref = 0 
n_req = 44798 
total_req = 51098 

Dual Bus Interface Util: 
issued_total_row = 41926 
issued_total_col = 51098 
Row_Bus_Util =  0.056169 
CoL_Bus_Util = 0.068457 
Either_Row_CoL_Bus_Util = 0.116742 
Issued_on_Two_Bus_Simul_Util = 0.007884 
issued_two_Eff = 0.067536 
queue_avg = 1.029032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02903
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=746426 n_nop=659522 n_act=21022 n_pre=21006 n_ref_event=0 n_req=44418 n_rd=42353 n_rd_L2_A=0 n_write=0 n_wr_bk=8253 bw_util=0.0678
n_activity=457686 dram_eff=0.1106
bk0: 2696a 707244i bk1: 2685a 707865i bk2: 2740a 707561i bk3: 2736a 705960i bk4: 2815a 705436i bk5: 2836a 704364i bk6: 2752a 701881i bk7: 2712a 704274i bk8: 2492a 703132i bk9: 2500a 702969i bk10: 2544a 703332i bk11: 2500a 704518i bk12: 2611a 702752i bk13: 2582a 702826i bk14: 2596a 705026i bk15: 2556a 704783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526723
Row_Buffer_Locality_read = 0.541733
Row_Buffer_Locality_write = 0.218886
Bank_Level_Parallism = 2.148417
Bank_Level_Parallism_Col = 1.756390
Bank_Level_Parallism_Ready = 1.354958
write_to_read_ratio_blp_rw_average = 0.096275
GrpLevelPara = 1.415026 

BW Util details:
bwutil = 0.067798 
total_CMD = 746426 
util_bw = 50606 
Wasted_Col = 175508 
Wasted_Row = 105903 
Idle = 414409 

BW Util Bottlenecks: 
RCDc_limit = 200554 
RCDWRc_limit = 9377 
WTRc_limit = 14983 
RTWc_limit = 35269 
CCDLc_limit = 20247 
rwq = 0 
CCDLc_limit_alone = 16175 
WTRc_limit_alone = 13156 
RTWc_limit_alone = 33024 

Commands details: 
total_CMD = 746426 
n_nop = 659522 
Read = 42353 
Write = 0 
L2_Alloc = 0 
L2_WB = 8253 
n_act = 21022 
n_pre = 21006 
n_ref = 0 
n_req = 44418 
total_req = 50606 

Dual Bus Interface Util: 
issued_total_row = 42028 
issued_total_col = 50606 
Row_Bus_Util =  0.056306 
CoL_Bus_Util = 0.067798 
Either_Row_CoL_Bus_Util = 0.116427 
Issued_on_Two_Bus_Simul_Util = 0.007677 
issued_two_Eff = 0.065935 
queue_avg = 0.866060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.86606

========= L2 cache stats =========
L2_cache_bank[0]: Access = 131163, Miss = 23710, Miss_rate = 0.181, Pending_hits = 103, Reservation_fails = 383
L2_cache_bank[1]: Access = 128024, Miss = 23742, Miss_rate = 0.185, Pending_hits = 135, Reservation_fails = 1610
L2_cache_bank[2]: Access = 133167, Miss = 23795, Miss_rate = 0.179, Pending_hits = 142, Reservation_fails = 2202
L2_cache_bank[3]: Access = 127970, Miss = 23825, Miss_rate = 0.186, Pending_hits = 139, Reservation_fails = 1080
L2_cache_bank[4]: Access = 128753, Miss = 23775, Miss_rate = 0.185, Pending_hits = 106, Reservation_fails = 642
L2_cache_bank[5]: Access = 135970, Miss = 23723, Miss_rate = 0.174, Pending_hits = 130, Reservation_fails = 243
L2_cache_bank[6]: Access = 134763, Miss = 23663, Miss_rate = 0.176, Pending_hits = 126, Reservation_fails = 1062
L2_cache_bank[7]: Access = 128183, Miss = 23718, Miss_rate = 0.185, Pending_hits = 123, Reservation_fails = 712
L2_cache_bank[8]: Access = 131997, Miss = 23775, Miss_rate = 0.180, Pending_hits = 144, Reservation_fails = 129
L2_cache_bank[9]: Access = 127549, Miss = 23731, Miss_rate = 0.186, Pending_hits = 118, Reservation_fails = 1103
L2_cache_bank[10]: Access = 130854, Miss = 23708, Miss_rate = 0.181, Pending_hits = 117, Reservation_fails = 288
L2_cache_bank[11]: Access = 128467, Miss = 23797, Miss_rate = 0.185, Pending_hits = 132, Reservation_fails = 1387
L2_cache_bank[12]: Access = 135820, Miss = 23714, Miss_rate = 0.175, Pending_hits = 103, Reservation_fails = 381
L2_cache_bank[13]: Access = 128609, Miss = 23661, Miss_rate = 0.184, Pending_hits = 99, Reservation_fails = 479
L2_cache_bank[14]: Access = 144936, Miss = 23769, Miss_rate = 0.164, Pending_hits = 135, Reservation_fails = 119
L2_cache_bank[15]: Access = 125288, Miss = 23815, Miss_rate = 0.190, Pending_hits = 111, Reservation_fails = 476
L2_cache_bank[16]: Access = 133488, Miss = 23759, Miss_rate = 0.178, Pending_hits = 185, Reservation_fails = 2707
L2_cache_bank[17]: Access = 135313, Miss = 23792, Miss_rate = 0.176, Pending_hits = 138, Reservation_fails = 1581
L2_cache_bank[18]: Access = 132409, Miss = 23847, Miss_rate = 0.180, Pending_hits = 171, Reservation_fails = 1989
L2_cache_bank[19]: Access = 142548, Miss = 23956, Miss_rate = 0.168, Pending_hits = 186, Reservation_fails = 292
L2_cache_bank[20]: Access = 125791, Miss = 23724, Miss_rate = 0.189, Pending_hits = 124, Reservation_fails = 1082
L2_cache_bank[21]: Access = 138548, Miss = 23837, Miss_rate = 0.172, Pending_hits = 172, Reservation_fails = 2878
L2_cache_bank[22]: Access = 130984, Miss = 23773, Miss_rate = 0.181, Pending_hits = 160, Reservation_fails = 1379
L2_cache_bank[23]: Access = 127042, Miss = 23603, Miss_rate = 0.186, Pending_hits = 121, Reservation_fails = 602
L2_cache_bank[24]: Access = 130535, Miss = 23675, Miss_rate = 0.181, Pending_hits = 145, Reservation_fails = 1658
L2_cache_bank[25]: Access = 128653, Miss = 23907, Miss_rate = 0.186, Pending_hits = 177, Reservation_fails = 2672
L2_cache_bank[26]: Access = 130249, Miss = 23771, Miss_rate = 0.183, Pending_hits = 160, Reservation_fails = 2424
L2_cache_bank[27]: Access = 134737, Miss = 23863, Miss_rate = 0.177, Pending_hits = 152, Reservation_fails = 462
L2_cache_bank[28]: Access = 129493, Miss = 23760, Miss_rate = 0.183, Pending_hits = 120, Reservation_fails = 909
L2_cache_bank[29]: Access = 133430, Miss = 23781, Miss_rate = 0.178, Pending_hits = 118, Reservation_fails = 1258
L2_cache_bank[30]: Access = 126439, Miss = 23750, Miss_rate = 0.188, Pending_hits = 144, Reservation_fails = 1134
L2_cache_bank[31]: Access = 129987, Miss = 23750, Miss_rate = 0.183, Pending_hits = 152, Reservation_fails = 1022
L2_cache_bank[32]: Access = 128759, Miss = 23637, Miss_rate = 0.184, Pending_hits = 104, Reservation_fails = 119
L2_cache_bank[33]: Access = 132765, Miss = 23765, Miss_rate = 0.179, Pending_hits = 132, Reservation_fails = 1981
L2_cache_bank[34]: Access = 128308, Miss = 23685, Miss_rate = 0.185, Pending_hits = 144, Reservation_fails = 3075
L2_cache_bank[35]: Access = 130088, Miss = 23683, Miss_rate = 0.182, Pending_hits = 148, Reservation_fails = 1864
L2_cache_bank[36]: Access = 128533, Miss = 23824, Miss_rate = 0.185, Pending_hits = 151, Reservation_fails = 773
L2_cache_bank[37]: Access = 127527, Miss = 23630, Miss_rate = 0.185, Pending_hits = 143, Reservation_fails = 1405
L2_cache_bank[38]: Access = 129675, Miss = 23722, Miss_rate = 0.183, Pending_hits = 121, Reservation_fails = 610
L2_cache_bank[39]: Access = 132749, Miss = 23704, Miss_rate = 0.179, Pending_hits = 145, Reservation_fails = 1261
L2_cache_bank[40]: Access = 137147, Miss = 23809, Miss_rate = 0.174, Pending_hits = 117, Reservation_fails = 745
L2_cache_bank[41]: Access = 131449, Miss = 23745, Miss_rate = 0.181, Pending_hits = 120, Reservation_fails = 831
L2_cache_bank[42]: Access = 128254, Miss = 23782, Miss_rate = 0.185, Pending_hits = 108, Reservation_fails = 433
L2_cache_bank[43]: Access = 131444, Miss = 23747, Miss_rate = 0.181, Pending_hits = 164, Reservation_fails = 1043
L2_cache_bank[44]: Access = 129049, Miss = 23808, Miss_rate = 0.184, Pending_hits = 128, Reservation_fails = 1681
L2_cache_bank[45]: Access = 134397, Miss = 23798, Miss_rate = 0.177, Pending_hits = 119, Reservation_fails = 578
L2_cache_bank[46]: Access = 128925, Miss = 23734, Miss_rate = 0.184, Pending_hits = 136, Reservation_fails = 621
L2_cache_bank[47]: Access = 128052, Miss = 23599, Miss_rate = 0.184, Pending_hits = 128, Reservation_fails = 584
L2_total_cache_accesses = 6298280
L2_total_cache_misses = 1140141
L2_total_cache_miss_rate = 0.1810
L2_total_cache_pending_hits = 6496
L2_total_cache_reservation_fails = 53949
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5042919
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6418
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 274861
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 53055
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 746738
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 105800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29626
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 88878
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2772
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 72
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 767
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6070936
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 224304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 53055
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 767
L2_cache_data_port_util = 0.102
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=6298280
icnt_total_pkts_simt_to_mem=6296040
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.45168
	minimum = 5
	maximum = 121
Network latency average = 5.24354
	minimum = 5
	maximum = 121
Slowest packet = 8677031
Flit latency average = 5.24354
	minimum = 5
	maximum = 121
Slowest flit = 8677031
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.13303
	minimum = 0.116222 (at node 55)
	maximum = 0.159328 (at node 33)
Accepted packet rate average = 0.13303
	minimum = 0.116222 (at node 55)
	maximum = 0.159328 (at node 33)
Injected flit rate average = 0.13303
	minimum = 0.116222 (at node 55)
	maximum = 0.159328 (at node 33)
Accepted flit rate average= 0.13303
	minimum = 0.116222 (at node 55)
	maximum = 0.159328 (at node 33)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.32608 (6 samples)
	minimum = 5 (6 samples)
	maximum = 80.1667 (6 samples)
Network latency average = 5.20156 (6 samples)
	minimum = 5 (6 samples)
	maximum = 80.1667 (6 samples)
Flit latency average = 5.20156 (6 samples)
	minimum = 5 (6 samples)
	maximum = 80.1667 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.196774 (6 samples)
	minimum = 0.176754 (6 samples)
	maximum = 0.229866 (6 samples)
Accepted packet rate average = 0.196774 (6 samples)
	minimum = 0.176754 (6 samples)
	maximum = 0.230313 (6 samples)
Injected flit rate average = 0.196774 (6 samples)
	minimum = 0.176754 (6 samples)
	maximum = 0.229866 (6 samples)
Accepted flit rate average = 0.196774 (6 samples)
	minimum = 0.176754 (6 samples)
	maximum = 0.230313 (6 samples)
Injected packet size average = 1 (6 samples)
Accepted packet size average = 1 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 10 hrs, 33 min, 54 sec (38034 sec)
gpgpu_simulation_rate = 2455 (inst/sec)
gpgpu_simulation_rate = 27 (cycle/sec)
GPGPU-Sim uArch: Shader 79 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
Destroy streams for kernel 7: size 0
kernel_name = _Z9pagerank2PiS_S_PfS0_ii 
kernel_launch_uid = 7 
gpu_sim_cycle = 8941
gpu_sim_insn = 7478645
gpu_ipc =     836.4439
gpu_tot_sim_cycle = 1062721
gpu_tot_sim_insn = 100876922
gpu_tot_ipc =      94.9232
gpu_tot_issued_cta = 8183
gpu_occupancy = 77.1406% 
gpu_tot_occupancy = 77.0415% 
max_total_param_size = 0
gpu_stall_dramfull = 9788
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      12.5436
partiton_level_parallism_total  =       6.0300
partiton_level_parallism_util =      13.9233
partiton_level_parallism_util_total  =       7.6605
L2_BW  =     481.6728 GB/Sec
L2_BW_total  =     231.6324 GB/Sec
gpu_total_sim_rate=2621

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4004242
	L1I_total_cache_misses = 20753
	L1I_total_cache_miss_rate = 0.0052
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 126770
L1D_cache:
	L1D_cache_core[0]: Access = 191143, Miss = 32073, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 192344, Miss = 32022, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 194322, Miss = 33119, Miss_rate = 0.170, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 191884, Miss = 31644, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 200903, Miss = 32145, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 191971, Miss = 31617, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 193235, Miss = 32191, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 188984, Miss = 31226, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 192945, Miss = 32244, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 191085, Miss = 31992, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 193104, Miss = 32649, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 193628, Miss = 32536, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 193809, Miss = 32651, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 190209, Miss = 32404, Miss_rate = 0.170, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 189797, Miss = 31644, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 192169, Miss = 32062, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 194426, Miss = 33006, Miss_rate = 0.170, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 192998, Miss = 32032, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 191755, Miss = 31125, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 190458, Miss = 31206, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 194558, Miss = 31857, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 192774, Miss = 32082, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 195654, Miss = 32776, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 193458, Miss = 32088, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 188271, Miss = 30752, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 191243, Miss = 30662, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 192951, Miss = 31579, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 190380, Miss = 32043, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 203756, Miss = 32202, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 199573, Miss = 31921, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 191963, Miss = 31731, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 193073, Miss = 32186, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 192168, Miss = 31740, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 202904, Miss = 32563, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 199206, Miss = 31378, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 190590, Miss = 30700, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 192854, Miss = 30846, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 190641, Miss = 31171, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 188582, Miss = 30744, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 201549, Miss = 32326, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 7737317
	L1D_total_cache_misses = 1274935
	L1D_total_cache_miss_rate = 0.1648
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 280560
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6350230
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 583616
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 504399
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 275440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 112152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 186920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3983489
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20753
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126770
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7438245
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 280560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 299072
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4004242

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1931, 2295, 2015, 2071, 1987, 1623, 2741, 2407, 1472, 1836, 2032, 1584, 2872, 1640, 2144, 1472, 1852, 1852, 1852, 2235, 1908, 1878, 1768, 2272, 1662, 1522, 1522, 1270, 1494, 1522, 1690, 1690, 1578, 1158, 1354, 1298, 1382, 1354, 1298, 1634, 1018, 1326, 1268, 1158, 1466, 1158, 1326, 1326, 1162, 1246, 1106, 1022, 994, 994, 1190, 1078, 666, 638, 806, 750, 806, 722, 1142, 778, 
gpgpu_n_tot_thrd_icount = 245897920
gpgpu_n_tot_w_icount = 7684310
gpgpu_n_stall_shd_mem = 243982632
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6108320
gpgpu_n_mem_write_global = 299072
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 20289768
gpgpu_n_store_insn = 2392536
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8977920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:231993136	W0_Idle:8832980	W0_Scoreboard:12796354	W1:1510152	W2:696402	W3:438306	W4:321570	W5:257229	W6:213975	W7:194145	W8:167484	W9:142665	W10:130986	W11:116880	W12:110115	W13:101688	W14:99525	W15:101775	W16:101328	W17:99114	W18:95322	W19:98199	W20:88503	W21:85881	W22:82251	W23:82752	W24:77241	W25:77301	W26:71256	W27:71296	W28:54285	W29:47415	W30:36912	W31:19512	W32:1892845
single_issue_nums: WS0:1913275	WS1:1923211	WS2:1914993	WS3:1932831	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8611192 {8:1076399,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11962880 {40:299072,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 201276840 {40:5031921,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 43055960 {40:1076399,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2392576 {8:299072,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 201276840 {40:5031921,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
maxmflatency = 2086 
max_icnt2mem_latency = 552 
maxmrqlatency = 1810 
max_icnt2sh_latency = 123 
averagemflatency = 165 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 7 
mrq_lat_table:427869 	244812 	14398 	20625 	154997 	104609 	50890 	34118 	16483 	2603 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5374353 	1003840 	28007 	1348 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3488948 	2721784 	189893 	5423 	875 	908 	344 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5885097 	508296 	12286 	1635 	238 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2073 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        40        49        27        16        24        34        34        18        23        30 
dram[1]:        64        64        64        64        64        64        53        52        18        30        25        18        23        17        39        31 
dram[2]:        64        64        64        64        59        57        29        33        19        20        33        43        44        40        23        18 
dram[3]:        64        64        64        64        64        60        27        44        22        30        23        21        20        17        26        27 
dram[4]:        64        64        64        64        64        64        40        38        26        25        19        15        29        28        29        34 
dram[5]:        64        64        64        64        64        64        40        38        22        21        22        22        21        17        24        32 
dram[6]:        64        64        64        64        60        56        40        32        30        18        21        17        40        36        31        44 
dram[7]:        64        64        64        64        63        60        31        25        24        33        22        17        24        35        31        32 
dram[8]:        64        64        64        64        64        64        40        37        18        23        16        27        23        21        28        39 
dram[9]:        64        64        64        64        64        61        36        32        24        27        17        30        16        36        29        44 
dram[10]:        64        64        64        64        58        56        17        27        18        17        50        29        36        36        29        34 
dram[11]:        64        64        64        64        64        56        32        28        18        20        21        23        29        19        28        20 
dram[12]:        64        64        64        64        64        64        35        26        20        20        25        19        26        19        36        24 
dram[13]:        64        64        64        64        64        64        36        32        32        30        25        19        36        21        36        35 
dram[14]:        64        64        64        64        60        57        34        16        26        43        40        20        40        32        20        21 
dram[15]:        64        64        64        64        64        56        25        21        19        15        21        24        19        24        32        28 
dram[16]:        64        64        64        64        64        64        37        30        26        19        20        22        23        21        32        32 
dram[17]:        64        64        64        64        61        64        47        36        20        29        27        21        24        23        31        22 
dram[18]:        64        64        64        64        54        53        31        23        17        29        24        27        40        32        31        32 
dram[19]:        64        64        64        64        60        60        32        35        19        28        30        21        21        22        23        20 
dram[20]:        64        64        64        64        64        64        39        27        31        24        41        26        29        18        42        27 
dram[21]:        64        64        64        64        64        64        47        29        18        24        29        21        26        23        26        33 
dram[22]:        64        64        64        64        57        53        25        24        41        27        25        31        36        40        24        22 
dram[23]:        64        64        64        64        60        64        40        27        18        29        19        24        16        16        45        40 
maximum service time to same row:
dram[0]:     18066      9857     16524     15324     10374     28433     13255     12944      8129      7629     10697     11827     31140     15444     11277     66402 
dram[1]:     11938     13348     12987      6406      7195      8507      5554     11729     13525     17631      8066      9235      6617      5391     15856     10529 
dram[2]:     14815     11291     23887      5691     10040     20918      5973     13841      6973      6858     10643     13994      9000     16509     13606     13445 
dram[3]:     10827     19094     13516      9690      6699     13406      9928      8605     10192     18494      8658     24804      6966     15513      9209     10814 
dram[4]:      8779     14104      9549     10784     17536      8637      6287      6635     12323     13463     11515     11796      9871     22248     13987     16690 
dram[5]:     10290     12862      6651      7213      7458      7732     12948      9400      6688      7281     10389      8241      4643     12730      8772      8058 
dram[6]:      6959     17196      6355      7747      8200      6089      7794      4899     10240      9158      6750      7096     12761     37727     12171      9541 
dram[7]:     14808     15431     15087     10313      7259     17688     15248      7102     45134     11085      6847      8076      7933      6278     12105     11648 
dram[8]:     10915     37449     11328      6950     10080     20404      8616      6678     10777     27524      6312      8099     26154     11527     13919     16104 
dram[9]:     13129     21747      5674     10270      9822      8540      6893      8638     11486     14224      9497      8384      9602      9438     10858     12286 
dram[10]:     15132     84383      7373     19503      8064      8320      7305     12508      8882      9206      9597      9996      8546      8981     10465     13821 
dram[11]:      8755     89205     20801     10711      7682     11665      6555      9026      6763      5690      7703      6177     49645      8049     14238     10883 
dram[12]:     15692     10540      9624     15146      9369      8803      7183      5891     10691      6531      9656      5895      7256     18664     15399     10504 
dram[13]:      8961     23946     22310      6856      7550      9394      9927      5484     10895     15374     13392      8356     11118      8947     12208     14569 
dram[14]:     16185     16748      5410      9015      9538     10027     10102      9741     11465     11658      8846      9259      6301     10369     13515      4441 
dram[15]:     12899     14711      8865     10277      9206      9297     10857      8785     10735      7340     10584      7361     12474     21037     12556      9483 
dram[16]:     27658     12644      8030     10882     10060      7283     12395      8712      7950      7870      8800      8604     30113     10085     12513     24634 
dram[17]:     15752     15780     11674      7331      7718      9259      6925      5616      7912      8153     17077      9097     13190     10980     36104      8356 
dram[18]:     35644     35458     10810      5303      5560      5254     12033      7934      6498     14930      8945      8006      5167     34470     11076     37469 
dram[19]:     15051     14532     20107      8283      8653     14646      9471     14170     12607     25109     14369      6311      5923     13327     12051     11092 
dram[20]:     29520      8013     10173      7831      8349     11641     11967      5505     49692      7800     10746      6504     18517     11546     15094      8025 
dram[21]:     10441      9079     29208     23511      6228      8950      9632      7959      6976     11177     10593      8619      8099      6526     13226     11507 
dram[22]:     33404      6356      6535     11106     12554      9885      7970     10522     12064      6832     11401     15272     30646     11663      9237     12069 
dram[23]:      8605     15467      6576     12627     11273      7673     11617      7073      7267     10035     13927     12140      5162      8125     34659     13093 
average row accesses per activate:
dram[0]:  2.263844  2.316445  2.269355  2.414551  2.402262  2.391551  2.279562  2.199541  2.044015  1.864561  1.987979  2.002974  2.196358  1.927871  2.036898  2.173567 
dram[1]:  2.358668  2.251388  2.275945  2.265537  2.404204  2.391026  2.234802  2.173454  2.140663  1.948567  1.963289  1.980924  2.164373  1.965996  2.132076  2.146148 
dram[2]:  2.192006  2.200156  2.182589  2.151627  2.241406  2.175296  2.188156  2.062590  1.967407  1.821674  1.976384  1.987342  2.130566  1.933380  1.988261  2.094942 
dram[3]:  2.254224  2.236145  2.149807  2.167421  2.158696  2.253674  2.076593  2.104996  2.045807  1.967090  1.977528  1.958211  2.094340  1.868653  2.017203  2.094136 
dram[4]:  2.213218  2.324167  2.365159  2.267516  2.311424  2.279321  2.195324  2.080925  2.036782  1.993253  1.955279  2.067233  2.125848  1.930962  2.089575  2.115535 
dram[5]:  2.314429  2.258509  2.178988  2.198767  2.270023  2.402576  2.248056  2.177528  2.019893  2.041763  2.051869  2.046512  2.001413  2.063971  2.130332  2.063504 
dram[6]:  2.222310  2.308652  2.238959  2.217969  2.263318  2.200298  2.152223  1.984900  1.949265  2.039720  1.943601  2.004539  2.070796  2.069067  2.158273  2.003715 
dram[7]:  2.247200  2.246795  2.114498  2.151673  2.173343  2.322179  2.286389  2.100804  2.042735  2.094862  2.037838  1.950844  2.105581  2.090909  2.121188  2.250419 
dram[8]:  2.330833  2.232986  2.244269  2.239969  2.412288  2.277605  2.449958  2.042076  1.991760  2.095837  2.018168  1.956458  2.099248  1.985149  2.108490  2.195951 
dram[9]:  2.132263  2.291364  2.182927  2.319028  2.319531  2.303613  2.233616  2.085122  2.116150  2.059006  1.988856  2.075515  2.030194  2.070536  2.206504  2.155803 
dram[10]:  2.198877  2.450530  2.208527  2.319456  2.216518  2.251121  2.055754  2.148397  1.944609  1.895683  2.048855  2.069785  2.148289  2.059254  2.036870  2.112753 
dram[11]:  2.299917  2.243883  2.157295  2.322660  2.217807  2.216867  2.094828  2.181473  2.117883  1.930403  1.995499  1.899219  1.995714  1.883641  2.084877  2.070878 
dram[12]:  2.425587  2.356061  2.247021  2.370188  2.373504  2.386709  2.172205  2.124728  1.898499  1.996988  2.031964  1.957308  2.116972  2.165507  2.068095  2.125394 
dram[13]:  2.238133  2.301224  2.232484  2.196784  2.354249  2.194118  2.311699  2.185436  2.148539  2.100787  1.950796  2.055429  1.978337  2.084559  2.143310  2.048892 
dram[14]:  2.384157  2.221429  2.120357  2.243370  2.341961  2.277863  2.319063  2.240526  1.855641  1.928152  1.902974  1.975128  2.224138  2.041037  2.039394  1.988042 
dram[15]:  2.321039  2.187695  2.258288  2.232268  2.400323  2.409756  2.268809  2.102322  1.941568  1.842327  2.080997  1.974189  1.988506  2.065634  2.111632  1.967359 
dram[16]:  2.305648  2.123774  2.313531  2.410774  2.241327  2.226048  2.274882  2.277512  2.000752  1.960972  2.011312  1.973471  2.026163  2.077038  2.163681  2.138756 
dram[17]:  2.189294  2.214454  2.277060  2.264563  2.362319  2.203276  2.217292  2.268894  1.905415  1.939794  2.059322  2.005966  2.029454  2.112108  2.100311  2.005263 
dram[18]:  2.161912  2.234350  2.315961  2.271200  2.126871  2.173657  2.208207  2.049041  1.918353  2.013127  1.997776  2.008915  1.995769  2.094100  1.977372  2.044376 
dram[19]:  2.156617  2.240681  2.351867  2.469336  2.281346  2.183554  2.279251  2.287208  1.993213  1.946981  2.071651  2.004528  1.843333  2.006498  2.065549  2.042113 
dram[20]:  2.220000  2.257514  2.415596  2.252782  2.348235  2.295195  2.309637  2.103423  2.049269  1.954545  2.089286  1.912698  2.208366  2.054774  2.174819  2.045767 
dram[21]:  2.170732  2.340034  2.366501  2.285714  2.330690  2.429967  2.295419  2.156907  1.985736  2.062549  2.037341  1.970567  2.045952  2.147753  2.098765  2.141586 
dram[22]:  2.187988  2.170279  2.269778  2.358429  2.385657  2.243223  2.169428  2.222051  1.892781  1.982733  2.029412  1.998522  2.109538  2.139711  1.987518  2.092767 
dram[23]:  2.203470  2.194949  2.320033  2.213230  2.333862  2.287365  2.104121  2.206154  1.908038  1.951292  2.025641  1.981245  2.023530  1.979607  2.129310  2.008283 
average row locality = 1071510/501688 = 2.135809
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2687      2692      2712      2744      2840      2816      2756      2724      2506      2513      2504      2550      2634      2612      2587      2607 
dram[1]:      2672      2732      2724      2707      2840      2848      2780      2728      2504      2508      2532      2556      2687      2689      2592      2584 
dram[2]:      2700      2712      2728      2788      2808      2814      2763      2716      2512      2512      2534      2528      2679      2645      2591      2576 
dram[3]:      2704      2688      2688      2760      2844      2792      2748      2748      2492      2488      2496      2529      2635      2616      2580      2593 
dram[4]:      2712      2692      2720      2740      2824      2824      2755      2727      2514      2516      2523      2531      2677      2626      2586      2591 
dram[5]:      2681      2691      2701      2744      2842      2848      2740      2748      2496      2496      2548      2584      2688      2666      2580      2580 
dram[6]:      2708      2681      2732      2732      2840      2825      2712      2736      2508      2480      2544      2512      2667      2675      2583      2580 
dram[7]:      2708      2704      2736      2776      2848      2848      2752      2724      2488      2506      2496      2517      2648      2640      2593      2572 
dram[8]:      2699      2692      2732      2739      2848      2804      2758      2752      2515      2524      2524      2506      2651      2663      2568      2592 
dram[9]:      2692      2732      2752      2752      2836      2859      2745      2756      2516      2508      2536      2580      2681      2677      2593      2592 
dram[10]:      2655      2680      2740      2779      2844      2871      2728      2728      2492      2493      2540      2556      2681      2674      2588      2596 
dram[11]:      2662      2662      2732      2724      2872      2816      2760      2721      2497      2492      2516      2532      2650      2612      2584      2572 
dram[12]:      2691      2700      2724      2776      2840      2846      2728      2769      2512      2509      2526      2561      2625      2659      2585      2579 
dram[13]:      2724      2716      2704      2756      2832      2848      2736      2752      2504      2524      2552      2564      2687      2691      2588      2568 
dram[14]:      2700      2700      2744      2762      2850      2848      2724      2740      2504      2489      2544      2556      2694      2691      2576      2551 
dram[15]:      2676      2708      2804      2752      2840      2832      2744      2740      2484      2488      2528      2536      2627      2658      2587      2544 
dram[16]:      2682      2712      2704      2752      2839      2840      2732      2708      2517      2521      2523      2535      2644      2633      2548      2568 
dram[17]:      2719      2716      2716      2700      2808      2828      2745      2701      2496      2500      2532      2548      2681      2682      2584      2556 
dram[18]:      2704      2688      2736      2732      2848      2824      2752      2724      2512      2472      2552      2560      2686      2662      2590      2560 
dram[19]:      2664      2673      2728      2780      2848      2840      2760      2692      2499      2500      2516      2512      2624      2635      2591      2556 
dram[20]:      2681      2684      2716      2728      2856      2868      2762      2728      2518      2522      2547      2511      2657      2632      2592      2568 
dram[21]:      2668      2696      2744      2752      2812      2848      2748      2716      2499      2496      2584      2536      2664      2679      2599      2540 
dram[22]:      2705      2704      2756      2767      2856      2844      2728      2724      2504      2500      2548      2560      2687      2675      2588      2552 
dram[23]:      2696      2685      2740      2736      2815      2836      2752      2712      2492      2500      2544      2500      2611      2582      2596      2556 
total dram reads = 1021648
bank skew: 2872/2472 = 1.16
chip skew: 42807/42353 = 1.01
number of total write accesses:
dram[0]:        93        97       102       110       134       128       155       153       141       144       142       144       140       141       118       123 
dram[1]:        90       107       105       100       134       136       161       154       144       144       142       144       144       144       120       118 
dram[2]:        97       102       105       121       126       127       156       151       144       144       144       141       144       141       119       116 
dram[3]:        98        96        96       114       135       122       153       159       143       142       144       142       140       144       117       121 
dram[4]:       101        97       104       108       130       130       156       153       144       143       144       144       144       143       120       119 
dram[5]:        94        96        99       110       134       136       151       159       144       144       142       144       144       141       117       117 
dram[6]:       101        94       107       107       134       130       144       156       143       139       144       138       141       141       117       117 
dram[7]:       101       100       108       118       136       136       154       152       141       144       143       142       144       143       120       115 
dram[8]:        98        97       107       108       136       125       155       160       144       144       142       145       141       144       114       120 
dram[9]:        97       107       112       112       133       138       152       159       144       144       141       141       143       141       121       120 
dram[10]:        87        94       109       118       135       141       148       153       141       142       144       143       144       141       119       121 
dram[11]:        91        89       107       105       142       128       156       152       144       143       144       144       144       140       118       116 
dram[12]:        96        99       105       118       134       135       148       161       144       143       144       144       144       141       118       116 
dram[13]:       105       103       100       113       132       136       149       159       143       144       144       143       144       144       119       114 
dram[14]:        99        99       110       114       136       136       147       157       144       141       143       144       144       144       116       109 
dram[15]:        93       101       125       112       134       132       151       157       141       141       144       141       141       143       118       108 
dram[16]:        94       102       100       112       133       134       148       148       144       142       144       143       144       144       109       114 
dram[17]:       103       103       103        99       126       131       153       151       143       142       141       142       144       144       117       111 
dram[18]:       100        96       108       107       136       130       154       159       143       135       143       144       144       142       119       112 
dram[19]:        90        92       106       119       136       134       162       151       144       144       144       144       141       144       119       111 
dram[20]:        94        95       103       106       138       141       162       160       144       144       144       140       141       144       120       114 
dram[21]:        91        98       110       112       127       136       158       157       146       142       144       142       141       141       121       107 
dram[22]:       100       100       113       115       138       135       153       158       144       141       143       144       144       143       119       110 
dram[23]:        98        96       109       108       128       133       158       156       143       144       142       141       141       136       121       111 
total dram writes = 49862
bank skew: 162/87 = 1.86
chip skew: 2105/2053 = 1.03
average mf latency per bank:
dram[0]:       1370      1411      1148      1202      1048      1032       881       917       831       729       727       692       667       673      1199      1095
dram[1]:       1587      1464      1277      1192      1009       948       840       886       832       764       720       694       649       645      1136      1176
dram[2]:       1365      1498      1152      1175       937      1125       912       907       840       839       731       756       635       662      1142      1123
dram[3]:       1469      1469      1327      1124      1000      1037       811       877       754       760       663       698       627       669      1375      1082
dram[4]:       1373      1354      1283      1255       969       990       927       850       774       766       728       732       639       643      1243      1175
dram[5]:       1687      1366      1189      1197       921      1010       922       880       737       732       697       698       627       637      1094      1202
dram[6]:       1384      1544      1318      1175      1075      1003       843       826       853       749       660       686       638       630      1347      1137
dram[7]:       1456      1426      1301      1245      1007       947      1018       832       780       743       679       667       612       634      1725      1062
dram[8]:       1567      1556      1153      1155      1014      1033       823       918       818       847       729       689       668       667      1336      1265
dram[9]:       1584      1399      1168      1366      1038       989       862       958       834       783       716       707       625       632      1165      1606
dram[10]:       1262      1514      1136      1358      1144       947       883       892       772       790       680       699       639       656      1102      1444
dram[11]:       1451      1469      1220      1194      1001      1028       892       844       776       757       737       661       637       593      1147      1154
dram[12]:       1315      1497      1223      1175      1027       995       870       898       776       811       679       741       672       657      1374      1161
dram[13]:       1435      1504      1251      1110      1033      1110       856       856       764       739       708       690       618       636      1231      1400
dram[14]:       1443      1394      1093      1196       980       967       840       869       778       828       687       715       644       638      1327      1422
dram[15]:       1339      1351      1137      1302       932       999       892       868       796       796       684       701       664       639      1200      1149
dram[16]:       1473      1372      1164      1250       957      1020       878       841       810       825       699       659       639       658      1228      1454
dram[17]:       1430      1425      1190      1121      1009      1062       877       876       780       827       693       704       622       616      1204      1252
dram[18]:       1418      1446      1202      1118      1020      1048       883       789       768       814       697       685       620       670      1120      1181
dram[19]:       1382      1583      1157      1170       992      1069       956       856       837       777       708       728       636       624      1160      1219
dram[20]:       1639      1579      1201      1246      1054       976       903       860       787       811       743       720       685       640      1257      1168
dram[21]:       1318      1397      1134      1214      1092      1014       881       880       793       792       696       699       624       677      1251      1336
dram[22]:       1394      1539      1198      1414       970       964       898       839       778       717       701       686       636       629      1190      1268
dram[23]:       1317      1423      1237      1232      1142       993       861       878       760       783       678       682       621       603      1118      1146
maximum mf latency per bank:
dram[0]:        872       850       904      1013      1314      1205       899      1015      1241       888       858       973      1124      1341       681       828
dram[1]:       1019       923      1020       958      1762      1186       855      1120      1032      1096       963      1084      1274      1145       974      1116
dram[2]:        649       636       853       958       873       793       764       621       676       830       828       792       788       715       771       635
dram[3]:        719       879       762      1031       923      1012       597       802       811       802       687      1001       803       873       709       680
dram[4]:        929       967      1035      1042      1131      1353       886      1205      1069      1149      1041       876      1296      1151       805       974
dram[5]:       1047       740       702      1031      1067       874       869       756       861       900      1028      1099      1100       791       723       955
dram[6]:        685       727      1060       666      1087       747       954       801       796       716       614       974       886       786       778       862
dram[7]:        843       832      1386      1246       947       791      1050       940       948       824       732       811      1053      2033       800       903
dram[8]:       1124       865       965       992      1362      1281      1112       800      1332       925      1136       802      1689      1178      1180       785
dram[9]:        862       910      1344      1013      1268      1759       974       872      1126      1327      1059       870      1315       881       977       970
dram[10]:        831       766      1100      1411      1269       922      1193      1240      1066      1167       730      1026       972      1061       786       946
dram[11]:        905       822       713       807      1150      1050       972       686      1115       880       774       698       931       999      1014       653
dram[12]:        988      1163      1016      2086      1820      1353      1070      1411      1169      1279       936      1171      1237      1407       940      1116
dram[13]:       1031       812       985      1034      1651       985      1034       900      1065      1194       872      1244       902      1246       929       844
dram[14]:        723       782       783      1474      1089      1011       816       886       687       811       670       947       784      1049       852       877
dram[15]:        793       737       912      1081      1009       841       922       927       856       787       662       747      1681       648       663       759
dram[16]:        926       829      1126      1399      1197      1886      1166      1020      1053      1261      1039      1175      2013      1590       875      1306
dram[17]:       1013       871      1280       727      1054      1515      1268       870       923      1142       971       845       980      1207       932      1269
dram[18]:        762       907      1064      1063       732       992      1078       961       757       747       973      1113       841      1243       693      1046
dram[19]:        872       944       776      1064      1047      1049      1240      1149       828      1135       933      1084      1106      1106      1027       892
dram[20]:       1336      1272      1066      1110      1314      1582      1167      1122      1267      1283      1181       949      1692      1133      1201      1141
dram[21]:        963      1128       992      1529      1154      1198       923      1065      1181      1449       997      1206      1083      1240       875      1165
dram[22]:        760       698       999      1309       906       933       817      1005       686       948       709       949       777       908       754       775
dram[23]:        963       612       965      1261       875       734       865       663       569       840       762       888      1200       925       733       852

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=752759 n_nop=666375 n_act=20580 n_pre=20564 n_ref_event=0 n_req=44549 n_rd=42484 n_rd_L2_A=0 n_write=0 n_wr_bk=8260 bw_util=0.06741
n_activity=454400 dram_eff=0.1117
bk0: 2687a 714011i bk1: 2692a 714025i bk2: 2712a 713439i bk3: 2744a 713652i bk4: 2840a 712011i bk5: 2816a 711807i bk6: 2756a 710521i bk7: 2724a 709908i bk8: 2506a 709781i bk9: 2513a 708093i bk10: 2504a 710532i bk11: 2550a 709443i bk12: 2634a 710979i bk13: 2612a 706371i bk14: 2587a 710830i bk15: 2607a 712029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538059
Row_Buffer_Locality_read = 0.551007
Row_Buffer_Locality_write = 0.271671
Bank_Level_Parallism = 2.162788
Bank_Level_Parallism_Col = 1.797417
Bank_Level_Parallism_Ready = 1.440486
write_to_read_ratio_blp_rw_average = 0.094182
GrpLevelPara = 1.413046 

BW Util details:
bwutil = 0.067411 
total_CMD = 752759 
util_bw = 50744 
Wasted_Col = 173155 
Wasted_Row = 104964 
Idle = 423896 

BW Util Bottlenecks: 
RCDc_limit = 196932 
RCDWRc_limit = 8779 
WTRc_limit = 14769 
RTWc_limit = 33794 
CCDLc_limit = 19768 
rwq = 0 
CCDLc_limit_alone = 15786 
WTRc_limit_alone = 12930 
RTWc_limit_alone = 31651 

Commands details: 
total_CMD = 752759 
n_nop = 666375 
Read = 42484 
Write = 0 
L2_Alloc = 0 
L2_WB = 8260 
n_act = 20580 
n_pre = 20564 
n_ref = 0 
n_req = 44549 
total_req = 50744 

Dual Bus Interface Util: 
issued_total_row = 41144 
issued_total_col = 50744 
Row_Bus_Util =  0.054658 
CoL_Bus_Util = 0.067411 
Either_Row_CoL_Bus_Util = 0.114757 
Issued_on_Two_Bus_Simul_Util = 0.007312 
issued_two_Eff = 0.063716 
queue_avg = 0.994260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.99426
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=752759 n_nop=666124 n_act=20644 n_pre=20628 n_ref_event=0 n_req=44770 n_rd=42683 n_rd_L2_A=0 n_write=0 n_wr_bk=8348 bw_util=0.06779
n_activity=457000 dram_eff=0.1117
bk0: 2672a 715033i bk1: 2732a 711994i bk2: 2724a 711594i bk3: 2707a 711889i bk4: 2840a 710881i bk5: 2848a 709702i bk6: 2780a 710286i bk7: 2728a 708978i bk8: 2504a 710974i bk9: 2508a 708190i bk10: 2532a 708671i bk11: 2556a 708056i bk12: 2687a 709729i bk13: 2689a 705728i bk14: 2592a 711377i bk15: 2584a 712078i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538888
Row_Buffer_Locality_read = 0.549141
Row_Buffer_Locality_write = 0.329181
Bank_Level_Parallism = 2.191381
Bank_Level_Parallism_Col = 1.851683
Bank_Level_Parallism_Ready = 1.501499
write_to_read_ratio_blp_rw_average = 0.086599
GrpLevelPara = 1.419820 

BW Util details:
bwutil = 0.067792 
total_CMD = 752759 
util_bw = 51031 
Wasted_Col = 172293 
Wasted_Row = 106949 
Idle = 422486 

BW Util Bottlenecks: 
RCDc_limit = 197609 
RCDWRc_limit = 7675 
WTRc_limit = 15115 
RTWc_limit = 31775 
CCDLc_limit = 19679 
rwq = 0 
CCDLc_limit_alone = 15745 
WTRc_limit_alone = 13189 
RTWc_limit_alone = 29767 

Commands details: 
total_CMD = 752759 
n_nop = 666124 
Read = 42683 
Write = 0 
L2_Alloc = 0 
L2_WB = 8348 
n_act = 20644 
n_pre = 20628 
n_ref = 0 
n_req = 44770 
total_req = 51031 

Dual Bus Interface Util: 
issued_total_row = 41272 
issued_total_col = 51031 
Row_Bus_Util =  0.054828 
CoL_Bus_Util = 0.067792 
Either_Row_CoL_Bus_Util = 0.115090 
Issued_on_Two_Bus_Simul_Util = 0.007530 
issued_two_Eff = 0.065424 
queue_avg = 1.148377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14838
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=752759 n_nop=664768 n_act=21510 n_pre=21494 n_ref_event=0 n_req=44684 n_rd=42606 n_rd_L2_A=0 n_write=0 n_wr_bk=8312 bw_util=0.06764
n_activity=461763 dram_eff=0.1103
bk0: 2700a 712454i bk1: 2712a 712435i bk2: 2728a 710974i bk3: 2788a 708861i bk4: 2808a 710370i bk5: 2814a 708272i bk6: 2763a 709814i bk7: 2716a 708262i bk8: 2512a 708736i bk9: 2512a 705937i bk10: 2534a 707992i bk11: 2528a 709510i bk12: 2679a 709862i bk13: 2645a 707280i bk14: 2591a 709623i bk15: 2576a 712928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518620
Row_Buffer_Locality_read = 0.533305
Row_Buffer_Locality_write = 0.217517
Bank_Level_Parallism = 2.181446
Bank_Level_Parallism_Col = 1.793170
Bank_Level_Parallism_Ready = 1.396363
write_to_read_ratio_blp_rw_average = 0.091521
GrpLevelPara = 1.428181 

BW Util details:
bwutil = 0.067642 
total_CMD = 752759 
util_bw = 50918 
Wasted_Col = 178135 
Wasted_Row = 108117 
Idle = 415589 

BW Util Bottlenecks: 
RCDc_limit = 204767 
RCDWRc_limit = 9139 
WTRc_limit = 16351 
RTWc_limit = 35305 
CCDLc_limit = 19601 
rwq = 0 
CCDLc_limit_alone = 15698 
WTRc_limit_alone = 14480 
RTWc_limit_alone = 33273 

Commands details: 
total_CMD = 752759 
n_nop = 664768 
Read = 42606 
Write = 0 
L2_Alloc = 0 
L2_WB = 8312 
n_act = 21510 
n_pre = 21494 
n_ref = 0 
n_req = 44684 
total_req = 50918 

Dual Bus Interface Util: 
issued_total_row = 43004 
issued_total_col = 50918 
Row_Bus_Util =  0.057129 
CoL_Bus_Util = 0.067642 
Either_Row_CoL_Bus_Util = 0.116891 
Issued_on_Two_Bus_Simul_Util = 0.007879 
issued_two_Eff = 0.067405 
queue_avg = 0.879443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.879443
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=752759 n_nop=665287 n_act=21319 n_pre=21303 n_ref_event=0 n_req=44467 n_rd=42401 n_rd_L2_A=0 n_write=0 n_wr_bk=8261 bw_util=0.0673
n_activity=460764 dram_eff=0.11
bk0: 2704a 713847i bk1: 2688a 713845i bk2: 2688a 712218i bk3: 2760a 710639i bk4: 2844a 708446i bk5: 2792a 711213i bk6: 2748a 708809i bk7: 2748a 708400i bk8: 2492a 711461i bk9: 2488a 709778i bk10: 2496a 710942i bk11: 2529a 708280i bk12: 2635a 709965i bk13: 2616a 707251i bk14: 2580a 710310i bk15: 2593a 711738i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520566
Row_Buffer_Locality_read = 0.535577
Row_Buffer_Locality_write = 0.212488
Bank_Level_Parallism = 2.142530
Bank_Level_Parallism_Col = 1.756241
Bank_Level_Parallism_Ready = 1.367080
write_to_read_ratio_blp_rw_average = 0.091218
GrpLevelPara = 1.409710 

BW Util details:
bwutil = 0.067302 
total_CMD = 752759 
util_bw = 50662 
Wasted_Col = 178058 
Wasted_Row = 108017 
Idle = 416022 

BW Util Bottlenecks: 
RCDc_limit = 203057 
RCDWRc_limit = 9307 
WTRc_limit = 15986 
RTWc_limit = 32919 
CCDLc_limit = 20192 
rwq = 0 
CCDLc_limit_alone = 16195 
WTRc_limit_alone = 14002 
RTWc_limit_alone = 30906 

Commands details: 
total_CMD = 752759 
n_nop = 665287 
Read = 42401 
Write = 0 
L2_Alloc = 0 
L2_WB = 8261 
n_act = 21319 
n_pre = 21303 
n_ref = 0 
n_req = 44467 
total_req = 50662 

Dual Bus Interface Util: 
issued_total_row = 42622 
issued_total_col = 50662 
Row_Bus_Util =  0.056621 
CoL_Bus_Util = 0.067302 
Either_Row_CoL_Bus_Util = 0.116202 
Issued_on_Two_Bus_Simul_Util = 0.007721 
issued_two_Eff = 0.066444 
queue_avg = 0.855424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.855424
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=752759 n_nop=666135 n_act=20839 n_pre=20823 n_ref_event=0 n_req=44638 n_rd=42558 n_rd_L2_A=0 n_write=0 n_wr_bk=8308 bw_util=0.06757
n_activity=455362 dram_eff=0.1117
bk0: 2712a 711570i bk1: 2692a 714451i bk2: 2720a 712797i bk3: 2740a 711322i bk4: 2824a 710457i bk5: 2824a 709613i bk6: 2755a 708517i bk7: 2727a 706967i bk8: 2514a 709338i bk9: 2516a 708674i bk10: 2523a 707987i bk11: 2531a 708963i bk12: 2677a 708427i bk13: 2626a 706012i bk14: 2586a 712085i bk15: 2591a 710832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533156
Row_Buffer_Locality_read = 0.546102
Row_Buffer_Locality_write = 0.268269
Bank_Level_Parallism = 2.206191
Bank_Level_Parallism_Col = 1.851451
Bank_Level_Parallism_Ready = 1.480124
write_to_read_ratio_blp_rw_average = 0.089969
GrpLevelPara = 1.430185 

BW Util details:
bwutil = 0.067573 
total_CMD = 752759 
util_bw = 50866 
Wasted_Col = 173328 
Wasted_Row = 107042 
Idle = 421523 

BW Util Bottlenecks: 
RCDc_limit = 198693 
RCDWRc_limit = 8100 
WTRc_limit = 14709 
RTWc_limit = 34555 
CCDLc_limit = 19493 
rwq = 0 
CCDLc_limit_alone = 15604 
WTRc_limit_alone = 13144 
RTWc_limit_alone = 32231 

Commands details: 
total_CMD = 752759 
n_nop = 666135 
Read = 42558 
Write = 0 
L2_Alloc = 0 
L2_WB = 8308 
n_act = 20839 
n_pre = 20823 
n_ref = 0 
n_req = 44638 
total_req = 50866 

Dual Bus Interface Util: 
issued_total_row = 41662 
issued_total_col = 50866 
Row_Bus_Util =  0.055346 
CoL_Bus_Util = 0.067573 
Either_Row_CoL_Bus_Util = 0.115075 
Issued_on_Two_Bus_Simul_Util = 0.007843 
issued_two_Eff = 0.068157 
queue_avg = 1.136341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13634
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=752759 n_nop=666060 n_act=20782 n_pre=20766 n_ref_event=0 n_req=44705 n_rd=42633 n_rd_L2_A=0 n_write=0 n_wr_bk=8288 bw_util=0.06765
n_activity=456783 dram_eff=0.1115
bk0: 2681a 715554i bk1: 2691a 713493i bk2: 2701a 711618i bk3: 2744a 710793i bk4: 2842a 709972i bk5: 2848a 711271i bk6: 2740a 711203i bk7: 2748a 708765i bk8: 2496a 710696i bk9: 2496a 710136i bk10: 2548a 710494i bk11: 2584a 709478i bk12: 2688a 707158i bk13: 2666a 709372i bk14: 2580a 713313i bk15: 2580a 711660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535130
Row_Buffer_Locality_read = 0.548894
Row_Buffer_Locality_write = 0.251931
Bank_Level_Parallism = 2.150693
Bank_Level_Parallism_Col = 1.781075
Bank_Level_Parallism_Ready = 1.383417
write_to_read_ratio_blp_rw_average = 0.094631
GrpLevelPara = 1.417508 

BW Util details:
bwutil = 0.067646 
total_CMD = 752759 
util_bw = 50921 
Wasted_Col = 174351 
Wasted_Row = 106655 
Idle = 420832 

BW Util Bottlenecks: 
RCDc_limit = 197793 
RCDWRc_limit = 8925 
WTRc_limit = 14921 
RTWc_limit = 34839 
CCDLc_limit = 20261 
rwq = 0 
CCDLc_limit_alone = 16298 
WTRc_limit_alone = 13180 
RTWc_limit_alone = 32617 

Commands details: 
total_CMD = 752759 
n_nop = 666060 
Read = 42633 
Write = 0 
L2_Alloc = 0 
L2_WB = 8288 
n_act = 20782 
n_pre = 20766 
n_ref = 0 
n_req = 44705 
total_req = 50921 

Dual Bus Interface Util: 
issued_total_row = 41548 
issued_total_col = 50921 
Row_Bus_Util =  0.055194 
CoL_Bus_Util = 0.067646 
Either_Row_CoL_Bus_Util = 0.115175 
Issued_on_Two_Bus_Simul_Util = 0.007665 
issued_two_Eff = 0.066552 
queue_avg = 0.943007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.943007
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=752759 n_nop=665665 n_act=21118 n_pre=21102 n_ref_event=0 n_req=44568 n_rd=42515 n_rd_L2_A=0 n_write=0 n_wr_bk=8212 bw_util=0.06739
n_activity=457617 dram_eff=0.1109
bk0: 2708a 711726i bk1: 2681a 714968i bk2: 2732a 711340i bk3: 2732a 711033i bk4: 2840a 709939i bk5: 2825a 708825i bk6: 2712a 709203i bk7: 2736a 706236i bk8: 2508a 708622i bk9: 2480a 711047i bk10: 2544a 708785i bk11: 2512a 710476i bk12: 2667a 708610i bk13: 2675a 709424i bk14: 2583a 713230i bk15: 2580a 710326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526162
Row_Buffer_Locality_read = 0.540280
Row_Buffer_Locality_write = 0.233804
Bank_Level_Parallism = 2.170744
Bank_Level_Parallism_Col = 1.800025
Bank_Level_Parallism_Ready = 1.415459
write_to_read_ratio_blp_rw_average = 0.089723
GrpLevelPara = 1.423702 

BW Util details:
bwutil = 0.067388 
total_CMD = 752759 
util_bw = 50727 
Wasted_Col = 175228 
Wasted_Row = 107996 
Idle = 418808 

BW Util Bottlenecks: 
RCDc_limit = 201189 
RCDWRc_limit = 8886 
WTRc_limit = 14375 
RTWc_limit = 35059 
CCDLc_limit = 19814 
rwq = 0 
CCDLc_limit_alone = 15888 
WTRc_limit_alone = 12773 
RTWc_limit_alone = 32735 

Commands details: 
total_CMD = 752759 
n_nop = 665665 
Read = 42515 
Write = 0 
L2_Alloc = 0 
L2_WB = 8212 
n_act = 21118 
n_pre = 21102 
n_ref = 0 
n_req = 44568 
total_req = 50727 

Dual Bus Interface Util: 
issued_total_row = 42220 
issued_total_col = 50727 
Row_Bus_Util =  0.056087 
CoL_Bus_Util = 0.067388 
Either_Row_CoL_Bus_Util = 0.115700 
Issued_on_Two_Bus_Simul_Util = 0.007775 
issued_two_Eff = 0.067203 
queue_avg = 0.929174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.929174
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=752759 n_nop=666078 n_act=20826 n_pre=20810 n_ref_event=0 n_req=44653 n_rd=42556 n_rd_L2_A=0 n_write=0 n_wr_bk=8388 bw_util=0.06768
n_activity=455978 dram_eff=0.1117
bk0: 2708a 712921i bk1: 2704a 713208i bk2: 2736a 710086i bk3: 2776a 709334i bk4: 2848a 707326i bk5: 2848a 711100i bk6: 2752a 710347i bk7: 2724a 707981i bk8: 2488a 710557i bk9: 2506a 711579i bk10: 2496a 711007i bk11: 2517a 709532i bk12: 2648a 709498i bk13: 2640a 709885i bk14: 2593a 711331i bk15: 2572a 713668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533604
Row_Buffer_Locality_read = 0.547514
Row_Buffer_Locality_write = 0.251311
Bank_Level_Parallism = 2.174182
Bank_Level_Parallism_Col = 1.810793
Bank_Level_Parallism_Ready = 1.408821
write_to_read_ratio_blp_rw_average = 0.092417
GrpLevelPara = 1.425679 

BW Util details:
bwutil = 0.067676 
total_CMD = 752759 
util_bw = 50944 
Wasted_Col = 173059 
Wasted_Row = 106897 
Idle = 421859 

BW Util Bottlenecks: 
RCDc_limit = 197624 
RCDWRc_limit = 8771 
WTRc_limit = 16079 
RTWc_limit = 33784 
CCDLc_limit = 20209 
rwq = 0 
CCDLc_limit_alone = 16138 
WTRc_limit_alone = 14152 
RTWc_limit_alone = 31640 

Commands details: 
total_CMD = 752759 
n_nop = 666078 
Read = 42556 
Write = 0 
L2_Alloc = 0 
L2_WB = 8388 
n_act = 20826 
n_pre = 20810 
n_ref = 0 
n_req = 44653 
total_req = 50944 

Dual Bus Interface Util: 
issued_total_row = 41636 
issued_total_col = 50944 
Row_Bus_Util =  0.055311 
CoL_Bus_Util = 0.067676 
Either_Row_CoL_Bus_Util = 0.115151 
Issued_on_Two_Bus_Simul_Util = 0.007837 
issued_two_Eff = 0.068054 
queue_avg = 0.970163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.970163
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=752759 n_nop=666366 n_act=20658 n_pre=20642 n_ref_event=0 n_req=44647 n_rd=42567 n_rd_L2_A=0 n_write=0 n_wr_bk=8317 bw_util=0.0676
n_activity=453660 dram_eff=0.1122
bk0: 2699a 714126i bk1: 2692a 712466i bk2: 2732a 712036i bk3: 2739a 712070i bk4: 2848a 710922i bk5: 2804a 710761i bk6: 2758a 713320i bk7: 2752a 706435i bk8: 2515a 708673i bk9: 2524a 710018i bk10: 2524a 708941i bk11: 2506a 709329i bk12: 2651a 708733i bk13: 2663a 706735i bk14: 2568a 711552i bk15: 2592a 713718i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537304
Row_Buffer_Locality_read = 0.550497
Row_Buffer_Locality_write = 0.267308
Bank_Level_Parallism = 2.187957
Bank_Level_Parallism_Col = 1.828677
Bank_Level_Parallism_Ready = 1.433614
write_to_read_ratio_blp_rw_average = 0.091489
GrpLevelPara = 1.425560 

BW Util details:
bwutil = 0.067597 
total_CMD = 752759 
util_bw = 50884 
Wasted_Col = 171973 
Wasted_Row = 105740 
Idle = 424162 

BW Util Bottlenecks: 
RCDc_limit = 196682 
RCDWRc_limit = 8506 
WTRc_limit = 15923 
RTWc_limit = 34287 
CCDLc_limit = 20155 
rwq = 0 
CCDLc_limit_alone = 15915 
WTRc_limit_alone = 13974 
RTWc_limit_alone = 31996 

Commands details: 
total_CMD = 752759 
n_nop = 666366 
Read = 42567 
Write = 0 
L2_Alloc = 0 
L2_WB = 8317 
n_act = 20658 
n_pre = 20642 
n_ref = 0 
n_req = 44647 
total_req = 50884 

Dual Bus Interface Util: 
issued_total_row = 41300 
issued_total_col = 50884 
Row_Bus_Util =  0.054865 
CoL_Bus_Util = 0.067597 
Either_Row_CoL_Bus_Util = 0.114768 
Issued_on_Two_Bus_Simul_Util = 0.007693 
issued_two_Eff = 0.067031 
queue_avg = 1.061398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0614
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=752759 n_nop=665998 n_act=20812 n_pre=20796 n_ref_event=0 n_req=44912 n_rd=42807 n_rd_L2_A=0 n_write=0 n_wr_bk=8417 bw_util=0.06805
n_activity=454710 dram_eff=0.1127
bk0: 2692a 711341i bk1: 2732a 712794i bk2: 2752a 710151i bk3: 2752a 711080i bk4: 2836a 710707i bk5: 2859a 709261i bk6: 2745a 710249i bk7: 2756a 707404i bk8: 2516a 710507i bk9: 2508a 709397i bk10: 2536a 708688i bk11: 2580a 709876i bk12: 2681a 707381i bk13: 2677a 708844i bk14: 2593a 712627i bk15: 2592a 712024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536605
Row_Buffer_Locality_read = 0.549419
Row_Buffer_Locality_write = 0.276010
Bank_Level_Parallism = 2.202177
Bank_Level_Parallism_Col = 1.846227
Bank_Level_Parallism_Ready = 1.485905
write_to_read_ratio_blp_rw_average = 0.087138
GrpLevelPara = 1.429444 

BW Util details:
bwutil = 0.068048 
total_CMD = 752759 
util_bw = 51224 
Wasted_Col = 172457 
Wasted_Row = 106322 
Idle = 422756 

BW Util Bottlenecks: 
RCDc_limit = 197359 
RCDWRc_limit = 8197 
WTRc_limit = 14723 
RTWc_limit = 32818 
CCDLc_limit = 19616 
rwq = 0 
CCDLc_limit_alone = 15724 
WTRc_limit_alone = 13014 
RTWc_limit_alone = 30635 

Commands details: 
total_CMD = 752759 
n_nop = 665998 
Read = 42807 
Write = 0 
L2_Alloc = 0 
L2_WB = 8417 
n_act = 20812 
n_pre = 20796 
n_ref = 0 
n_req = 44912 
total_req = 51224 

Dual Bus Interface Util: 
issued_total_row = 41608 
issued_total_col = 51224 
Row_Bus_Util =  0.055274 
CoL_Bus_Util = 0.068048 
Either_Row_CoL_Bus_Util = 0.115257 
Issued_on_Two_Bus_Simul_Util = 0.008065 
issued_two_Eff = 0.069974 
queue_avg = 1.117055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11705
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=752759 n_nop=665746 n_act=20995 n_pre=20979 n_ref_event=0 n_req=44725 n_rd=42645 n_rd_L2_A=0 n_write=0 n_wr_bk=8314 bw_util=0.0677
n_activity=456985 dram_eff=0.1115
bk0: 2655a 712880i bk1: 2680a 716318i bk2: 2740a 710788i bk3: 2779a 711231i bk4: 2844a 708956i bk5: 2871a 708501i bk6: 2728a 707321i bk7: 2728a 708923i bk8: 2492a 708883i bk9: 2493a 707100i bk10: 2540a 709779i bk11: 2556a 709628i bk12: 2681a 710057i bk13: 2674a 708439i bk14: 2588a 710627i bk15: 2596a 711440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530576
Row_Buffer_Locality_read = 0.544026
Row_Buffer_Locality_write = 0.254808
Bank_Level_Parallism = 2.196503
Bank_Level_Parallism_Col = 1.823866
Bank_Level_Parallism_Ready = 1.447242
write_to_read_ratio_blp_rw_average = 0.084306
GrpLevelPara = 1.427472 

BW Util details:
bwutil = 0.067696 
total_CMD = 752759 
util_bw = 50959 
Wasted_Col = 173947 
Wasted_Row = 106529 
Idle = 421324 

BW Util Bottlenecks: 
RCDc_limit = 199775 
RCDWRc_limit = 8535 
WTRc_limit = 15751 
RTWc_limit = 31990 
CCDLc_limit = 19714 
rwq = 0 
CCDLc_limit_alone = 15931 
WTRc_limit_alone = 13900 
RTWc_limit_alone = 30058 

Commands details: 
total_CMD = 752759 
n_nop = 665746 
Read = 42645 
Write = 0 
L2_Alloc = 0 
L2_WB = 8314 
n_act = 20995 
n_pre = 20979 
n_ref = 0 
n_req = 44725 
total_req = 50959 

Dual Bus Interface Util: 
issued_total_row = 41974 
issued_total_col = 50959 
Row_Bus_Util =  0.055760 
CoL_Bus_Util = 0.067696 
Either_Row_CoL_Bus_Util = 0.115592 
Issued_on_Two_Bus_Simul_Util = 0.007864 
issued_two_Eff = 0.068036 
queue_avg = 1.057433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05743
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=752759 n_nop=665501 n_act=21162 n_pre=21146 n_ref_event=0 n_req=44467 n_rd=42404 n_rd_L2_A=0 n_write=0 n_wr_bk=8246 bw_util=0.06729
n_activity=458095 dram_eff=0.1106
bk0: 2662a 714525i bk1: 2662a 714320i bk2: 2732a 711021i bk3: 2724a 713451i bk4: 2872a 708697i bk5: 2816a 709027i bk6: 2760a 707548i bk7: 2721a 710435i bk8: 2497a 712505i bk9: 2492a 708592i bk10: 2516a 710522i bk11: 2532a 707968i bk12: 2650a 708168i bk13: 2612a 707141i bk14: 2584a 711180i bk15: 2572a 712393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.524097
Row_Buffer_Locality_read = 0.537756
Row_Buffer_Locality_write = 0.243335
Bank_Level_Parallism = 2.151031
Bank_Level_Parallism_Col = 1.772918
Bank_Level_Parallism_Ready = 1.366041
write_to_read_ratio_blp_rw_average = 0.090971
GrpLevelPara = 1.416336 

BW Util details:
bwutil = 0.067286 
total_CMD = 752759 
util_bw = 50650 
Wasted_Col = 177120 
Wasted_Row = 107473 
Idle = 417516 

BW Util Bottlenecks: 
RCDc_limit = 202437 
RCDWRc_limit = 8970 
WTRc_limit = 15713 
RTWc_limit = 34292 
CCDLc_limit = 19947 
rwq = 0 
CCDLc_limit_alone = 15945 
WTRc_limit_alone = 13773 
RTWc_limit_alone = 32230 

Commands details: 
total_CMD = 752759 
n_nop = 665501 
Read = 42404 
Write = 0 
L2_Alloc = 0 
L2_WB = 8246 
n_act = 21162 
n_pre = 21146 
n_ref = 0 
n_req = 44467 
total_req = 50650 

Dual Bus Interface Util: 
issued_total_row = 42308 
issued_total_col = 50650 
Row_Bus_Util =  0.056204 
CoL_Bus_Util = 0.067286 
Either_Row_CoL_Bus_Util = 0.115918 
Issued_on_Two_Bus_Simul_Util = 0.007572 
issued_two_Eff = 0.065324 
queue_avg = 0.910734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.910734
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=752759 n_nop=666373 n_act=20621 n_pre=20605 n_ref_event=0 n_req=44720 n_rd=42630 n_rd_L2_A=0 n_write=0 n_wr_bk=8360 bw_util=0.06774
n_activity=455660 dram_eff=0.1119
bk0: 2691a 715295i bk1: 2700a 713521i bk2: 2724a 711619i bk3: 2776a 711366i bk4: 2840a 710130i bk5: 2846a 709737i bk6: 2728a 709294i bk7: 2769a 706824i bk8: 2512a 706522i bk9: 2509a 708704i bk10: 2526a 710115i bk11: 2561a 707506i bk12: 2625a 709497i bk13: 2659a 709769i bk14: 2585a 710084i bk15: 2579a 711238i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538886
Row_Buffer_Locality_read = 0.549355
Row_Buffer_Locality_write = 0.325359
Bank_Level_Parallism = 2.215735
Bank_Level_Parallism_Col = 1.875961
Bank_Level_Parallism_Ready = 1.504217
write_to_read_ratio_blp_rw_average = 0.086295
GrpLevelPara = 1.432471 

BW Util details:
bwutil = 0.067737 
total_CMD = 752759 
util_bw = 50990 
Wasted_Col = 171358 
Wasted_Row = 106050 
Idle = 424361 

BW Util Bottlenecks: 
RCDc_limit = 197246 
RCDWRc_limit = 7612 
WTRc_limit = 15045 
RTWc_limit = 34659 
CCDLc_limit = 19562 
rwq = 0 
CCDLc_limit_alone = 15382 
WTRc_limit_alone = 13171 
RTWc_limit_alone = 32353 

Commands details: 
total_CMD = 752759 
n_nop = 666373 
Read = 42630 
Write = 0 
L2_Alloc = 0 
L2_WB = 8360 
n_act = 20621 
n_pre = 20605 
n_ref = 0 
n_req = 44720 
total_req = 50990 

Dual Bus Interface Util: 
issued_total_row = 41226 
issued_total_col = 50990 
Row_Bus_Util =  0.054767 
CoL_Bus_Util = 0.067737 
Either_Row_CoL_Bus_Util = 0.114759 
Issued_on_Two_Bus_Simul_Util = 0.007745 
issued_two_Eff = 0.067488 
queue_avg = 1.251790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.25179
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=752759 n_nop=666028 n_act=20814 n_pre=20798 n_ref_event=0 n_req=44838 n_rd=42746 n_rd_L2_A=0 n_write=0 n_wr_bk=8368 bw_util=0.0679
n_activity=454255 dram_eff=0.1125
bk0: 2724a 712155i bk1: 2716a 712634i bk2: 2704a 712355i bk3: 2756a 709708i bk4: 2832a 709632i bk5: 2848a 706936i bk6: 2736a 711250i bk7: 2752a 708895i bk8: 2504a 710836i bk9: 2524a 709734i bk10: 2552a 707794i bk11: 2564a 709060i bk12: 2687a 706647i bk13: 2691a 708070i bk14: 2588a 711633i bk15: 2568a 711265i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535796
Row_Buffer_Locality_read = 0.548496
Row_Buffer_Locality_write = 0.276291
Bank_Level_Parallism = 2.227407
Bank_Level_Parallism_Col = 1.861793
Bank_Level_Parallism_Ready = 1.471026
write_to_read_ratio_blp_rw_average = 0.089941
GrpLevelPara = 1.438782 

BW Util details:
bwutil = 0.067902 
total_CMD = 752759 
util_bw = 51114 
Wasted_Col = 171639 
Wasted_Row = 105152 
Idle = 424854 

BW Util Bottlenecks: 
RCDc_limit = 197863 
RCDWRc_limit = 8291 
WTRc_limit = 14975 
RTWc_limit = 36096 
CCDLc_limit = 19939 
rwq = 0 
CCDLc_limit_alone = 15778 
WTRc_limit_alone = 13165 
RTWc_limit_alone = 33745 

Commands details: 
total_CMD = 752759 
n_nop = 666028 
Read = 42746 
Write = 0 
L2_Alloc = 0 
L2_WB = 8368 
n_act = 20814 
n_pre = 20798 
n_ref = 0 
n_req = 44838 
total_req = 51114 

Dual Bus Interface Util: 
issued_total_row = 41612 
issued_total_col = 51114 
Row_Bus_Util =  0.055279 
CoL_Bus_Util = 0.067902 
Either_Row_CoL_Bus_Util = 0.115217 
Issued_on_Two_Bus_Simul_Util = 0.007964 
issued_two_Eff = 0.069122 
queue_avg = 1.150605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1506
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=752759 n_nop=665375 n_act=21071 n_pre=21055 n_ref_event=0 n_req=44756 n_rd=42673 n_rd_L2_A=0 n_write=0 n_wr_bk=8332 bw_util=0.06776
n_activity=459413 dram_eff=0.111
bk0: 2700a 714549i bk1: 2700a 712309i bk2: 2744a 709839i bk3: 2762a 709825i bk4: 2850a 709283i bk5: 2848a 709800i bk6: 2724a 712341i bk7: 2740a 710378i bk8: 2504a 707080i bk9: 2489a 708539i bk10: 2544a 708356i bk11: 2556a 709697i bk12: 2694a 710571i bk13: 2691a 708365i bk14: 2576a 711325i bk15: 2551a 711194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529203
Row_Buffer_Locality_read = 0.542334
Row_Buffer_Locality_write = 0.260202
Bank_Level_Parallism = 2.167920
Bank_Level_Parallism_Col = 1.798219
Bank_Level_Parallism_Ready = 1.413352
write_to_read_ratio_blp_rw_average = 0.091223
GrpLevelPara = 1.419679 

BW Util details:
bwutil = 0.067757 
total_CMD = 752759 
util_bw = 51005 
Wasted_Col = 175716 
Wasted_Row = 107908 
Idle = 418130 

BW Util Bottlenecks: 
RCDc_limit = 201332 
RCDWRc_limit = 8675 
WTRc_limit = 15441 
RTWc_limit = 34465 
CCDLc_limit = 20086 
rwq = 0 
CCDLc_limit_alone = 15797 
WTRc_limit_alone = 13356 
RTWc_limit_alone = 32261 

Commands details: 
total_CMD = 752759 
n_nop = 665375 
Read = 42673 
Write = 0 
L2_Alloc = 0 
L2_WB = 8332 
n_act = 21071 
n_pre = 21055 
n_ref = 0 
n_req = 44756 
total_req = 51005 

Dual Bus Interface Util: 
issued_total_row = 42126 
issued_total_col = 51005 
Row_Bus_Util =  0.055962 
CoL_Bus_Util = 0.067757 
Either_Row_CoL_Bus_Util = 0.116085 
Issued_on_Two_Bus_Simul_Util = 0.007635 
issued_two_Eff = 0.065767 
queue_avg = 1.004361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00436
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=752759 n_nop=665751 n_act=20976 n_pre=20960 n_ref_event=0 n_req=44630 n_rd=42548 n_rd_L2_A=0 n_write=0 n_wr_bk=8328 bw_util=0.06759
n_activity=456160 dram_eff=0.1115
bk0: 2676a 715145i bk1: 2708a 712342i bk2: 2804a 711232i bk3: 2752a 710743i bk4: 2840a 712321i bk5: 2832a 712332i bk6: 2744a 711476i bk7: 2740a 707754i bk8: 2484a 709820i bk9: 2488a 707316i bk10: 2528a 711534i bk11: 2536a 709001i bk12: 2627a 707809i bk13: 2658a 709376i bk14: 2587a 712682i bk15: 2544a 710691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530002
Row_Buffer_Locality_read = 0.542352
Row_Buffer_Locality_write = 0.277618
Bank_Level_Parallism = 2.160677
Bank_Level_Parallism_Col = 1.781717
Bank_Level_Parallism_Ready = 1.408464
write_to_read_ratio_blp_rw_average = 0.088657
GrpLevelPara = 1.416154 

BW Util details:
bwutil = 0.067586 
total_CMD = 752759 
util_bw = 50876 
Wasted_Col = 175337 
Wasted_Row = 105720 
Idle = 420826 

BW Util Bottlenecks: 
RCDc_limit = 200639 
RCDWRc_limit = 8575 
WTRc_limit = 15264 
RTWc_limit = 32131 
CCDLc_limit = 19572 
rwq = 0 
CCDLc_limit_alone = 15980 
WTRc_limit_alone = 13552 
RTWc_limit_alone = 30251 

Commands details: 
total_CMD = 752759 
n_nop = 665751 
Read = 42548 
Write = 0 
L2_Alloc = 0 
L2_WB = 8328 
n_act = 20976 
n_pre = 20960 
n_ref = 0 
n_req = 44630 
total_req = 50876 

Dual Bus Interface Util: 
issued_total_row = 41936 
issued_total_col = 50876 
Row_Bus_Util =  0.055710 
CoL_Bus_Util = 0.067586 
Either_Row_CoL_Bus_Util = 0.115585 
Issued_on_Two_Bus_Simul_Util = 0.007710 
issued_two_Eff = 0.066707 
queue_avg = 0.943529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.943529
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=752759 n_nop=666561 n_act=20677 n_pre=20661 n_ref_event=0 n_req=44513 n_rd=42458 n_rd_L2_A=0 n_write=0 n_wr_bk=8220 bw_util=0.06732
n_activity=453976 dram_eff=0.1116
bk0: 2682a 714105i bk1: 2712a 710786i bk2: 2704a 712911i bk3: 2752a 713026i bk4: 2839a 708962i bk5: 2840a 708834i bk6: 2732a 711139i bk7: 2708a 711280i bk8: 2517a 709705i bk9: 2521a 707818i bk10: 2523a 709395i bk11: 2535a 708750i bk12: 2644a 707676i bk13: 2633a 708581i bk14: 2548a 712987i bk15: 2568a 713085i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535484
Row_Buffer_Locality_read = 0.547836
Row_Buffer_Locality_write = 0.280292
Bank_Level_Parallism = 2.191095
Bank_Level_Parallism_Col = 1.836261
Bank_Level_Parallism_Ready = 1.449189
write_to_read_ratio_blp_rw_average = 0.089302
GrpLevelPara = 1.426359 

BW Util details:
bwutil = 0.067323 
total_CMD = 752759 
util_bw = 50678 
Wasted_Col = 171724 
Wasted_Row = 106026 
Idle = 424331 

BW Util Bottlenecks: 
RCDc_limit = 196966 
RCDWRc_limit = 8151 
WTRc_limit = 14133 
RTWc_limit = 33930 
CCDLc_limit = 19439 
rwq = 0 
CCDLc_limit_alone = 15670 
WTRc_limit_alone = 12500 
RTWc_limit_alone = 31794 

Commands details: 
total_CMD = 752759 
n_nop = 666561 
Read = 42458 
Write = 0 
L2_Alloc = 0 
L2_WB = 8220 
n_act = 20677 
n_pre = 20661 
n_ref = 0 
n_req = 44513 
total_req = 50678 

Dual Bus Interface Util: 
issued_total_row = 41338 
issued_total_col = 50678 
Row_Bus_Util =  0.054915 
CoL_Bus_Util = 0.067323 
Either_Row_CoL_Bus_Util = 0.114509 
Issued_on_Two_Bus_Simul_Util = 0.007729 
issued_two_Eff = 0.067496 
queue_avg = 1.113868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11387
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=752759 n_nop=665891 n_act=20917 n_pre=20901 n_ref_event=0 n_req=44565 n_rd=42512 n_rd_L2_A=0 n_write=0 n_wr_bk=8209 bw_util=0.06738
n_activity=455936 dram_eff=0.1112
bk0: 2719a 711395i bk1: 2716a 711846i bk2: 2716a 712183i bk3: 2700a 713441i bk4: 2808a 711938i bk5: 2828a 709325i bk6: 2745a 709929i bk7: 2701a 711751i bk8: 2496a 708455i bk9: 2500a 708498i bk10: 2532a 710088i bk11: 2548a 709585i bk12: 2681a 708149i bk13: 2682a 709289i bk14: 2584a 712090i bk15: 2556a 710428i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530641
Row_Buffer_Locality_read = 0.544293
Row_Buffer_Locality_write = 0.247930
Bank_Level_Parallism = 2.175369
Bank_Level_Parallism_Col = 1.792907
Bank_Level_Parallism_Ready = 1.402358
write_to_read_ratio_blp_rw_average = 0.090361
GrpLevelPara = 1.414135 

BW Util details:
bwutil = 0.067380 
total_CMD = 752759 
util_bw = 50721 
Wasted_Col = 174750 
Wasted_Row = 105654 
Idle = 421634 

BW Util Bottlenecks: 
RCDc_limit = 199396 
RCDWRc_limit = 8784 
WTRc_limit = 15723 
RTWc_limit = 32978 
CCDLc_limit = 19982 
rwq = 0 
CCDLc_limit_alone = 16152 
WTRc_limit_alone = 13951 
RTWc_limit_alone = 30920 

Commands details: 
total_CMD = 752759 
n_nop = 665891 
Read = 42512 
Write = 0 
L2_Alloc = 0 
L2_WB = 8209 
n_act = 20917 
n_pre = 20901 
n_ref = 0 
n_req = 44565 
total_req = 50721 

Dual Bus Interface Util: 
issued_total_row = 41818 
issued_total_col = 50721 
Row_Bus_Util =  0.055553 
CoL_Bus_Util = 0.067380 
Either_Row_CoL_Bus_Util = 0.115399 
Issued_on_Two_Bus_Simul_Util = 0.007534 
issued_two_Eff = 0.065283 
queue_avg = 0.940403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.940403
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=752759 n_nop=665220 n_act=21314 n_pre=21298 n_ref_event=0 n_req=44674 n_rd=42602 n_rd_L2_A=0 n_write=0 n_wr_bk=8288 bw_util=0.0676
n_activity=458432 dram_eff=0.111
bk0: 2704a 711114i bk1: 2688a 712427i bk2: 2736a 711867i bk3: 2732a 710753i bk4: 2848a 707157i bk5: 2824a 708777i bk6: 2752a 709338i bk7: 2724a 707807i bk8: 2512a 708743i bk9: 2472a 711020i bk10: 2552a 708951i bk11: 2560a 708906i bk12: 2686a 707449i bk13: 2662a 708966i bk14: 2590a 710141i bk15: 2560a 711685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522899
Row_Buffer_Locality_read = 0.536759
Row_Buffer_Locality_write = 0.237934
Bank_Level_Parallism = 2.180152
Bank_Level_Parallism_Col = 1.808874
Bank_Level_Parallism_Ready = 1.422657
write_to_read_ratio_blp_rw_average = 0.089725
GrpLevelPara = 1.421692 

BW Util details:
bwutil = 0.067605 
total_CMD = 752759 
util_bw = 50890 
Wasted_Col = 176696 
Wasted_Row = 108958 
Idle = 416215 

BW Util Bottlenecks: 
RCDc_limit = 203092 
RCDWRc_limit = 8767 
WTRc_limit = 15758 
RTWc_limit = 33809 
CCDLc_limit = 19753 
rwq = 0 
CCDLc_limit_alone = 15763 
WTRc_limit_alone = 13847 
RTWc_limit_alone = 31730 

Commands details: 
total_CMD = 752759 
n_nop = 665220 
Read = 42602 
Write = 0 
L2_Alloc = 0 
L2_WB = 8288 
n_act = 21314 
n_pre = 21298 
n_ref = 0 
n_req = 44674 
total_req = 50890 

Dual Bus Interface Util: 
issued_total_row = 42612 
issued_total_col = 50890 
Row_Bus_Util =  0.056608 
CoL_Bus_Util = 0.067605 
Either_Row_CoL_Bus_Util = 0.116291 
Issued_on_Two_Bus_Simul_Util = 0.007922 
issued_two_Eff = 0.068118 
queue_avg = 0.992561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.992561
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=752759 n_nop=666056 n_act=20881 n_pre=20865 n_ref_event=0 n_req=44499 n_rd=42418 n_rd_L2_A=0 n_write=0 n_wr_bk=8324 bw_util=0.06741
n_activity=455356 dram_eff=0.1114
bk0: 2664a 712772i bk1: 2673a 713666i bk2: 2728a 713294i bk3: 2780a 712479i bk4: 2848a 709124i bk5: 2840a 709030i bk6: 2760a 708937i bk7: 2692a 711643i bk8: 2499a 710500i bk9: 2500a 708367i bk10: 2516a 710521i bk11: 2512a 709986i bk12: 2624a 705702i bk13: 2635a 707333i bk14: 2591a 710392i bk15: 2556a 711822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530753
Row_Buffer_Locality_read = 0.543566
Row_Buffer_Locality_write = 0.269582
Bank_Level_Parallism = 2.187444
Bank_Level_Parallism_Col = 1.816140
Bank_Level_Parallism_Ready = 1.442750
write_to_read_ratio_blp_rw_average = 0.093363
GrpLevelPara = 1.421362 

BW Util details:
bwutil = 0.067408 
total_CMD = 752759 
util_bw = 50742 
Wasted_Col = 174492 
Wasted_Row = 105323 
Idle = 422202 

BW Util Bottlenecks: 
RCDc_limit = 199085 
RCDWRc_limit = 8781 
WTRc_limit = 14798 
RTWc_limit = 35277 
CCDLc_limit = 20227 
rwq = 0 
CCDLc_limit_alone = 16212 
WTRc_limit_alone = 13017 
RTWc_limit_alone = 33043 

Commands details: 
total_CMD = 752759 
n_nop = 666056 
Read = 42418 
Write = 0 
L2_Alloc = 0 
L2_WB = 8324 
n_act = 20881 
n_pre = 20865 
n_ref = 0 
n_req = 44499 
total_req = 50742 

Dual Bus Interface Util: 
issued_total_row = 41746 
issued_total_col = 50742 
Row_Bus_Util =  0.055457 
CoL_Bus_Util = 0.067408 
Either_Row_CoL_Bus_Util = 0.115180 
Issued_on_Two_Bus_Simul_Util = 0.007685 
issued_two_Eff = 0.066722 
queue_avg = 1.040195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04019
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=752759 n_nop=666449 n_act=20644 n_pre=20628 n_ref_event=0 n_req=44660 n_rd=42570 n_rd_L2_A=0 n_write=0 n_wr_bk=8360 bw_util=0.06766
n_activity=452713 dram_eff=0.1125
bk0: 2681a 712931i bk1: 2684a 712721i bk2: 2716a 713961i bk3: 2728a 711390i bk4: 2856a 710611i bk5: 2868a 708822i bk6: 2762a 710296i bk7: 2728a 708291i bk8: 2518a 709634i bk9: 2522a 707905i bk10: 2547a 710760i bk11: 2511a 709207i bk12: 2657a 709647i bk13: 2632a 708356i bk14: 2592a 711966i bk15: 2568a 711017i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537752
Row_Buffer_Locality_read = 0.548743
Row_Buffer_Locality_write = 0.313876
Bank_Level_Parallism = 2.197960
Bank_Level_Parallism_Col = 1.849864
Bank_Level_Parallism_Ready = 1.516748
write_to_read_ratio_blp_rw_average = 0.084883
GrpLevelPara = 1.419924 

BW Util details:
bwutil = 0.067658 
total_CMD = 752759 
util_bw = 50930 
Wasted_Col = 170982 
Wasted_Row = 106251 
Idle = 424596 

BW Util Bottlenecks: 
RCDc_limit = 196958 
RCDWRc_limit = 7571 
WTRc_limit = 13860 
RTWc_limit = 30277 
CCDLc_limit = 19185 
rwq = 0 
CCDLc_limit_alone = 15408 
WTRc_limit_alone = 12112 
RTWc_limit_alone = 28248 

Commands details: 
total_CMD = 752759 
n_nop = 666449 
Read = 42570 
Write = 0 
L2_Alloc = 0 
L2_WB = 8360 
n_act = 20644 
n_pre = 20628 
n_ref = 0 
n_req = 44660 
total_req = 50930 

Dual Bus Interface Util: 
issued_total_row = 41272 
issued_total_col = 50930 
Row_Bus_Util =  0.054828 
CoL_Bus_Util = 0.067658 
Either_Row_CoL_Bus_Util = 0.114658 
Issued_on_Two_Bus_Simul_Util = 0.007827 
issued_two_Eff = 0.068266 
queue_avg = 1.163893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16389
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=752759 n_nop=666580 n_act=20536 n_pre=20520 n_ref_event=0 n_req=44654 n_rd=42581 n_rd_L2_A=0 n_write=0 n_wr_bk=8286 bw_util=0.06757
n_activity=457110 dram_eff=0.1113
bk0: 2668a 712134i bk1: 2696a 713768i bk2: 2744a 712198i bk3: 2752a 711372i bk4: 2812a 710407i bk5: 2848a 711656i bk6: 2748a 710155i bk7: 2716a 708101i bk8: 2499a 708683i bk9: 2496a 710150i bk10: 2584a 708219i bk11: 2536a 708625i bk12: 2664a 707135i bk13: 2679a 709365i bk14: 2599a 710872i bk15: 2540a 713066i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.540108
Row_Buffer_Locality_read = 0.551983
Row_Buffer_Locality_write = 0.296189
Bank_Level_Parallism = 2.187308
Bank_Level_Parallism_Col = 1.859511
Bank_Level_Parallism_Ready = 1.535986
write_to_read_ratio_blp_rw_average = 0.089105
GrpLevelPara = 1.417446 

BW Util details:
bwutil = 0.067574 
total_CMD = 752759 
util_bw = 50867 
Wasted_Col = 172790 
Wasted_Row = 106837 
Idle = 422265 

BW Util Bottlenecks: 
RCDc_limit = 196634 
RCDWRc_limit = 7910 
WTRc_limit = 14651 
RTWc_limit = 33458 
CCDLc_limit = 19710 
rwq = 0 
CCDLc_limit_alone = 15677 
WTRc_limit_alone = 12837 
RTWc_limit_alone = 31239 

Commands details: 
total_CMD = 752759 
n_nop = 666580 
Read = 42581 
Write = 0 
L2_Alloc = 0 
L2_WB = 8286 
n_act = 20536 
n_pre = 20520 
n_ref = 0 
n_req = 44654 
total_req = 50867 

Dual Bus Interface Util: 
issued_total_row = 41056 
issued_total_col = 50867 
Row_Bus_Util =  0.054541 
CoL_Bus_Util = 0.067574 
Either_Row_CoL_Bus_Util = 0.114484 
Issued_on_Two_Bus_Simul_Util = 0.007631 
issued_two_Eff = 0.066652 
queue_avg = 1.207833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20783
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=752759 n_nop=665620 n_act=20971 n_pre=20955 n_ref_event=0 n_req=44798 n_rd=42698 n_rd_L2_A=0 n_write=0 n_wr_bk=8400 bw_util=0.06788
n_activity=454326 dram_eff=0.1125
bk0: 2705a 712143i bk1: 2704a 710835i bk2: 2756a 710571i bk3: 2767a 711920i bk4: 2856a 710986i bk5: 2844a 709237i bk6: 2728a 709794i bk7: 2724a 709804i bk8: 2504a 707444i bk9: 2500a 709281i bk10: 2548a 710162i bk11: 2560a 708662i bk12: 2687a 708766i bk13: 2675a 709202i bk14: 2588a 709833i bk15: 2552a 712142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531876
Row_Buffer_Locality_read = 0.544639
Row_Buffer_Locality_write = 0.272381
Bank_Level_Parallism = 2.208178
Bank_Level_Parallism_Col = 1.835411
Bank_Level_Parallism_Ready = 1.447728
write_to_read_ratio_blp_rw_average = 0.091227
GrpLevelPara = 1.434647 

BW Util details:
bwutil = 0.067881 
total_CMD = 752759 
util_bw = 51098 
Wasted_Col = 173198 
Wasted_Row = 105460 
Idle = 423003 

BW Util Bottlenecks: 
RCDc_limit = 199196 
RCDWRc_limit = 8514 
WTRc_limit = 15897 
RTWc_limit = 34834 
CCDLc_limit = 19480 
rwq = 0 
CCDLc_limit_alone = 15465 
WTRc_limit_alone = 13957 
RTWc_limit_alone = 32759 

Commands details: 
total_CMD = 752759 
n_nop = 665620 
Read = 42698 
Write = 0 
L2_Alloc = 0 
L2_WB = 8400 
n_act = 20971 
n_pre = 20955 
n_ref = 0 
n_req = 44798 
total_req = 51098 

Dual Bus Interface Util: 
issued_total_row = 41926 
issued_total_col = 51098 
Row_Bus_Util =  0.055696 
CoL_Bus_Util = 0.067881 
Either_Row_CoL_Bus_Util = 0.115759 
Issued_on_Two_Bus_Simul_Util = 0.007818 
issued_two_Eff = 0.067536 
queue_avg = 1.020374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02037
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=752759 n_nop=665855 n_act=21022 n_pre=21006 n_ref_event=0 n_req=44418 n_rd=42353 n_rd_L2_A=0 n_write=0 n_wr_bk=8253 bw_util=0.06723
n_activity=457686 dram_eff=0.1106
bk0: 2696a 713577i bk1: 2685a 714198i bk2: 2740a 713894i bk3: 2736a 712293i bk4: 2815a 711769i bk5: 2836a 710697i bk6: 2752a 708214i bk7: 2712a 710607i bk8: 2492a 709465i bk9: 2500a 709302i bk10: 2544a 709665i bk11: 2500a 710851i bk12: 2611a 709085i bk13: 2582a 709159i bk14: 2596a 711359i bk15: 2556a 711116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526723
Row_Buffer_Locality_read = 0.541733
Row_Buffer_Locality_write = 0.218886
Bank_Level_Parallism = 2.148417
Bank_Level_Parallism_Col = 1.756390
Bank_Level_Parallism_Ready = 1.354958
write_to_read_ratio_blp_rw_average = 0.096275
GrpLevelPara = 1.415026 

BW Util details:
bwutil = 0.067227 
total_CMD = 752759 
util_bw = 50606 
Wasted_Col = 175508 
Wasted_Row = 105903 
Idle = 420742 

BW Util Bottlenecks: 
RCDc_limit = 200554 
RCDWRc_limit = 9377 
WTRc_limit = 14983 
RTWc_limit = 35269 
CCDLc_limit = 20247 
rwq = 0 
CCDLc_limit_alone = 16175 
WTRc_limit_alone = 13156 
RTWc_limit_alone = 33024 

Commands details: 
total_CMD = 752759 
n_nop = 665855 
Read = 42353 
Write = 0 
L2_Alloc = 0 
L2_WB = 8253 
n_act = 21022 
n_pre = 21006 
n_ref = 0 
n_req = 44418 
total_req = 50606 

Dual Bus Interface Util: 
issued_total_row = 42028 
issued_total_col = 50606 
Row_Bus_Util =  0.055832 
CoL_Bus_Util = 0.067227 
Either_Row_CoL_Bus_Util = 0.115447 
Issued_on_Two_Bus_Simul_Util = 0.007612 
issued_two_Eff = 0.065935 
queue_avg = 0.858774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.858774

========= L2 cache stats =========
L2_cache_bank[0]: Access = 133507, Miss = 24174, Miss_rate = 0.181, Pending_hits = 103, Reservation_fails = 383
L2_cache_bank[1]: Access = 130360, Miss = 24198, Miss_rate = 0.186, Pending_hits = 135, Reservation_fails = 1610
L2_cache_bank[2]: Access = 135511, Miss = 24243, Miss_rate = 0.179, Pending_hits = 142, Reservation_fails = 2202
L2_cache_bank[3]: Access = 130306, Miss = 24280, Miss_rate = 0.186, Pending_hits = 139, Reservation_fails = 1080
L2_cache_bank[4]: Access = 131097, Miss = 24223, Miss_rate = 0.185, Pending_hits = 106, Reservation_fails = 642
L2_cache_bank[5]: Access = 138306, Miss = 24163, Miss_rate = 0.175, Pending_hits = 130, Reservation_fails = 243
L2_cache_bank[6]: Access = 137107, Miss = 24107, Miss_rate = 0.176, Pending_hits = 126, Reservation_fails = 1062
L2_cache_bank[7]: Access = 130519, Miss = 24194, Miss_rate = 0.185, Pending_hits = 123, Reservation_fails = 712
L2_cache_bank[8]: Access = 134341, Miss = 24207, Miss_rate = 0.180, Pending_hits = 144, Reservation_fails = 129
L2_cache_bank[9]: Access = 129885, Miss = 24203, Miss_rate = 0.186, Pending_hits = 118, Reservation_fails = 1103
L2_cache_bank[10]: Access = 133182, Miss = 24132, Miss_rate = 0.181, Pending_hits = 117, Reservation_fails = 288
L2_cache_bank[11]: Access = 130803, Miss = 24253, Miss_rate = 0.185, Pending_hits = 132, Reservation_fails = 1387
L2_cache_bank[12]: Access = 138148, Miss = 24134, Miss_rate = 0.175, Pending_hits = 103, Reservation_fails = 381
L2_cache_bank[13]: Access = 130945, Miss = 24109, Miss_rate = 0.184, Pending_hits = 99, Reservation_fails = 479
L2_cache_bank[14]: Access = 147264, Miss = 24257, Miss_rate = 0.165, Pending_hits = 135, Reservation_fails = 119
L2_cache_bank[15]: Access = 127624, Miss = 24299, Miss_rate = 0.190, Pending_hits = 111, Reservation_fails = 476
L2_cache_bank[16]: Access = 135816, Miss = 24215, Miss_rate = 0.178, Pending_hits = 185, Reservation_fails = 2707
L2_cache_bank[17]: Access = 137649, Miss = 24260, Miss_rate = 0.176, Pending_hits = 138, Reservation_fails = 1581
L2_cache_bank[18]: Access = 134737, Miss = 24327, Miss_rate = 0.181, Pending_hits = 171, Reservation_fails = 1989
L2_cache_bank[19]: Access = 144884, Miss = 24420, Miss_rate = 0.169, Pending_hits = 186, Reservation_fails = 292
L2_cache_bank[20]: Access = 128119, Miss = 24172, Miss_rate = 0.189, Pending_hits = 124, Reservation_fails = 1082
L2_cache_bank[21]: Access = 140884, Miss = 24297, Miss_rate = 0.172, Pending_hits = 172, Reservation_fails = 2878
L2_cache_bank[22]: Access = 133312, Miss = 24237, Miss_rate = 0.182, Pending_hits = 160, Reservation_fails = 1379
L2_cache_bank[23]: Access = 129378, Miss = 24063, Miss_rate = 0.186, Pending_hits = 121, Reservation_fails = 602
L2_cache_bank[24]: Access = 132863, Miss = 24123, Miss_rate = 0.182, Pending_hits = 145, Reservation_fails = 1658
L2_cache_bank[25]: Access = 130997, Miss = 24379, Miss_rate = 0.186, Pending_hits = 177, Reservation_fails = 2672
L2_cache_bank[26]: Access = 132577, Miss = 24231, Miss_rate = 0.183, Pending_hits = 160, Reservation_fails = 2424
L2_cache_bank[27]: Access = 137081, Miss = 24291, Miss_rate = 0.177, Pending_hits = 152, Reservation_fails = 462
L2_cache_bank[28]: Access = 131821, Miss = 24196, Miss_rate = 0.184, Pending_hits = 120, Reservation_fails = 909
L2_cache_bank[29]: Access = 135774, Miss = 24217, Miss_rate = 0.178, Pending_hits = 118, Reservation_fails = 1258
L2_cache_bank[30]: Access = 128767, Miss = 24222, Miss_rate = 0.188, Pending_hits = 144, Reservation_fails = 1134
L2_cache_bank[31]: Access = 132331, Miss = 24206, Miss_rate = 0.183, Pending_hits = 152, Reservation_fails = 1022
L2_cache_bank[32]: Access = 131087, Miss = 24085, Miss_rate = 0.184, Pending_hits = 104, Reservation_fails = 119
L2_cache_bank[33]: Access = 135109, Miss = 24213, Miss_rate = 0.179, Pending_hits = 132, Reservation_fails = 1981
L2_cache_bank[34]: Access = 130636, Miss = 24125, Miss_rate = 0.185, Pending_hits = 144, Reservation_fails = 3075
L2_cache_bank[35]: Access = 132432, Miss = 24119, Miss_rate = 0.182, Pending_hits = 148, Reservation_fails = 1864
L2_cache_bank[36]: Access = 130861, Miss = 24268, Miss_rate = 0.185, Pending_hits = 151, Reservation_fails = 773
L2_cache_bank[37]: Access = 129871, Miss = 24042, Miss_rate = 0.185, Pending_hits = 143, Reservation_fails = 1405
L2_cache_bank[38]: Access = 132011, Miss = 24182, Miss_rate = 0.183, Pending_hits = 121, Reservation_fails = 610
L2_cache_bank[39]: Access = 135093, Miss = 24176, Miss_rate = 0.179, Pending_hits = 145, Reservation_fails = 1261
L2_cache_bank[40]: Access = 139483, Miss = 24265, Miss_rate = 0.174, Pending_hits = 117, Reservation_fails = 745
L2_cache_bank[41]: Access = 133793, Miss = 24213, Miss_rate = 0.181, Pending_hits = 120, Reservation_fails = 831
L2_cache_bank[42]: Access = 130590, Miss = 24238, Miss_rate = 0.186, Pending_hits = 108, Reservation_fails = 433
L2_cache_bank[43]: Access = 133788, Miss = 24203, Miss_rate = 0.181, Pending_hits = 164, Reservation_fails = 1043
L2_cache_bank[44]: Access = 131385, Miss = 24244, Miss_rate = 0.185, Pending_hits = 128, Reservation_fails = 1681
L2_cache_bank[45]: Access = 136741, Miss = 24258, Miss_rate = 0.177, Pending_hits = 119, Reservation_fails = 578
L2_cache_bank[46]: Access = 131261, Miss = 24190, Miss_rate = 0.184, Pending_hits = 136, Reservation_fails = 621
L2_cache_bank[47]: Access = 130396, Miss = 24075, Miss_rate = 0.185, Pending_hits = 128, Reservation_fails = 584
L2_total_cache_accesses = 6410432
L2_total_cache_misses = 1161928
L2_total_cache_miss_rate = 0.1813
L2_total_cache_pending_hits = 6496
L2_total_cache_reservation_fails = 53949
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5080292
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6418
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 274863
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 53055
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 746747
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 158792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 35070
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 105210
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2772
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 72
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 767
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6108320
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 299072
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 53055
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 767
L2_cache_data_port_util = 0.103
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=6410432
icnt_total_pkts_simt_to_mem=6408192
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.2744
	minimum = 5
	maximum = 35
Network latency average = 5.23227
	minimum = 5
	maximum = 35
Slowest packet = 12598399
Flit latency average = 5.23227
	minimum = 5
	maximum = 35
Slowest flit = 12598399
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.285081
	minimum = 0.260374 (at node 50)
	maximum = 0.322112 (at node 0)
Accepted packet rate average = 0.285081
	minimum = 0.260374 (at node 50)
	maximum = 0.322112 (at node 0)
Injected flit rate average = 0.285081
	minimum = 0.260374 (at node 50)
	maximum = 0.322112 (at node 0)
Accepted flit rate average= 0.285081
	minimum = 0.260374 (at node 50)
	maximum = 0.322112 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.3187 (7 samples)
	minimum = 5 (7 samples)
	maximum = 73.7143 (7 samples)
Network latency average = 5.20595 (7 samples)
	minimum = 5 (7 samples)
	maximum = 73.7143 (7 samples)
Flit latency average = 5.20595 (7 samples)
	minimum = 5 (7 samples)
	maximum = 73.7143 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.20939 (7 samples)
	minimum = 0.188699 (7 samples)
	maximum = 0.243044 (7 samples)
Accepted packet rate average = 0.20939 (7 samples)
	minimum = 0.188699 (7 samples)
	maximum = 0.243427 (7 samples)
Injected flit rate average = 0.20939 (7 samples)
	minimum = 0.188699 (7 samples)
	maximum = 0.243044 (7 samples)
Accepted flit rate average = 0.20939 (7 samples)
	minimum = 0.188699 (7 samples)
	maximum = 0.243427 (7 samples)
Injected packet size average = 1 (7 samples)
Accepted packet size average = 1 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 10 hrs, 41 min, 16 sec (38476 sec)
gpgpu_simulation_rate = 2621 (inst/sec)
gpgpu_simulation_rate = 27 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399350..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399348..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399340..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29399334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29399370..

GPGPU-Sim PTX: cudaLaunch for 0x0x4019f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9pagerank1PiS_S_PfS0_ii 
GPGPU-Sim PTX: pushing kernel '_Z9pagerank1PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 63 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 64 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
Destroy streams for kernel 8: size 0
kernel_name = _Z9pagerank1PiS_S_PfS0_ii 
kernel_launch_uid = 8 
gpu_sim_cycle = 343098
gpu_sim_insn = 24252248
gpu_ipc =      70.6861
gpu_tot_sim_cycle = 1405819
gpu_tot_sim_insn = 125129170
gpu_tot_ipc =      89.0080
gpu_tot_issued_cta = 9352
gpu_occupancy = 76.9051% 
gpu_tot_occupancy = 77.0084% 
max_total_param_size = 0
gpu_stall_dramfull = 12849
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.8255
partiton_level_parallism_total  =       5.9801
partiton_level_parallism_util =       7.4618
partiton_level_parallism_util_total  =       7.6123
L2_BW  =     223.6997 GB/Sec
L2_BW_total  =     229.6964 GB/Sec
gpu_total_sim_rate=2483

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5186290
	L1I_total_cache_misses = 20753
	L1I_total_cache_miss_rate = 0.0040
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 126770
L1D_cache:
	L1D_cache_core[0]: Access = 252788, Miss = 40510, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 251901, Miss = 39938, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 265129, Miss = 41995, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 253096, Miss = 40330, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 261133, Miss = 40096, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 254293, Miss = 40472, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 253392, Miss = 39882, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 258085, Miss = 39858, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 252724, Miss = 39875, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 251656, Miss = 39796, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 252056, Miss = 40352, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 252457, Miss = 40033, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 253543, Miss = 40298, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 250368, Miss = 40765, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 251060, Miss = 39882, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 253074, Miss = 40254, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 256122, Miss = 41608, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 253458, Miss = 40023, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 251843, Miss = 38931, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 252004, Miss = 39648, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 253982, Miss = 39782, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 252976, Miss = 40212, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 256556, Miss = 41143, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 254012, Miss = 40391, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 248744, Miss = 38967, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 253712, Miss = 39245, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 254439, Miss = 40163, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 248460, Miss = 39748, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 265421, Miss = 40662, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 260084, Miss = 40319, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 252619, Miss = 40347, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 256207, Miss = 40239, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 251578, Miss = 39437, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 263837, Miss = 40584, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 260766, Miss = 39341, Miss_rate = 0.151, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 249636, Miss = 38525, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 255253, Miss = 39218, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 250258, Miss = 38788, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 247605, Miss = 38067, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 263021, Miss = 39976, Miss_rate = 0.152, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 10179348
	L1D_total_cache_misses = 1599700
	L1D_total_cache_miss_rate = 0.1572
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 336672
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0152
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8467496
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 740653
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 672127
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 331552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 112152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 186920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5165537
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20753
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126770
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9880276
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 336672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 299072
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5186290

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2513, 2933, 2429, 2961, 2457, 2177, 3603, 2933, 1914, 2362, 2502, 2138, 3538, 2222, 2726, 2222, 2501, 2557, 2277, 2772, 2380, 2527, 2361, 2837, 2188, 1908, 1908, 2048, 1908, 2048, 1936, 2132, 2048, 1544, 1684, 1600, 1796, 1712, 1544, 2048, 1460, 1656, 1654, 1432, 1768, 1516, 1824, 1768, 1436, 1492, 1464, 1324, 1240, 1296, 1436, 1436, 940, 884, 1080, 1024, 1052, 968, 1444, 1080, 
gpgpu_n_tot_thrd_icount = 318091648
gpgpu_n_tot_w_icount = 9940364
gpgpu_n_stall_shd_mem = 322448526
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8107042
gpgpu_n_mem_write_global = 299072
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 26753957
gpgpu_n_store_insn = 2392536
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10773504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:306598258	W0_Idle:11368184	W0_Scoreboard:16971406	W1:2013536	W2:928536	W3:584408	W4:428760	W5:342972	W6:285300	W7:258860	W8:223312	W9:190220	W10:174648	W11:155840	W12:146820	W13:135584	W14:132700	W15:135700	W16:135104	W17:132152	W18:127096	W19:130932	W20:118004	W21:114508	W22:109668	W23:110336	W24:102988	W25:103068	W26:95008	W27:95042	W28:72380	W29:63220	W30:49216	W31:26016	W32:2218430
single_issue_nums: WS0:2474678	WS1:2487926	WS2:2476988	WS3:2500772	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11182512 {8:1397814,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11962880 {40:299072,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 268369120 {40:6709228,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 55912560 {40:1397814,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2392576 {8:299072,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 268369120 {40:6709228,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
maxmflatency = 2190 
max_icnt2mem_latency = 793 
maxmrqlatency = 1810 
max_icnt2sh_latency = 123 
averagemflatency = 166 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 7 
mrq_lat_table:570435 	326438 	18882 	27117 	206503 	141428 	67913 	44887 	21587 	3325 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7028694 	1339093 	36593 	1882 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4651174 	3507679 	237989 	7196 	1069 	1065 	541 	201 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	7710977 	676920 	15681 	2216 	480 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2743 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        40        49        27        16        34        34        34        18        23        37 
dram[1]:        64        64        64        64        64        64        53        52        18        30        27        18        23        17        39        31 
dram[2]:        64        64        64        64        59        57        29        33        22        20        33        43        44        40        23        24 
dram[3]:        64        64        64        64        64        60        27        44        22        30        23        21        21        17        26        27 
dram[4]:        64        64        64        64        64        64        40        38        26        25        19        15        29        28        29        38 
dram[5]:        64        64        64        64        64        64        40        38        22        27        22        22        21        17        24        32 
dram[6]:        64        64        64        64        60        56        40        32        30        18        21        17        40        36        31        44 
dram[7]:        64        64        64        64        63        60        36        25        24        33        22        17        24        35        31        32 
dram[8]:        64        64        64        64        64        64        40        37        18        23        16        27        25        24        29        39 
dram[9]:        64        64        64        64        64        61        36        32        24        27        23        30        17        36        29        44 
dram[10]:        64        64        64        64        58        56        23        29        18        18        50        29        40        36        29        34 
dram[11]:        64        64        64        64        64        56        32        28        19        20        31        23        29        19        28        42 
dram[12]:        64        64        64        64        64        64        35        26        20        20        25        19        27        19        36        24 
dram[13]:        64        64        64        64        64        64        36        32        32        30        25        19        44        21        36        35 
dram[14]:        64        64        64        64        60        57        34        17        26        43        40        20        40        32        20        21 
dram[15]:        64        64        64        64        64        56        25        24        19        15        21        24        19        24        36        28 
dram[16]:        64        64        64        64        64        64        37        33        28        26        20        22        23        27        45        32 
dram[17]:        64        64        64        64        64        64        47        37        25        29        27        22        24        23        35        22 
dram[18]:        64        64        64        64        54        53        31        41        17        29        32        27        40        32        31        41 
dram[19]:        64        64        64        64        60        60        32        35        19        28        30        21        21        22        47        20 
dram[20]:        64        64        64        64        64        64        39        27        31        24        41        30        29        18        53        27 
dram[21]:        64        64        64        64        64        64        47        29        18        28        29        21        26        23        40        33 
dram[22]:        64        64        64        64        57        53        25        24        41        27        26        31        36        40        24        22 
dram[23]:        64        64        64        64        60        64        40        28        18        29        30        50        16        16        55        40 
maximum service time to same row:
dram[0]:     18066     10812     17222     15324     10374     28433     13255     12944      9285      7629     10697     11827     31140     15444     12729     66402 
dram[1]:     11938     16170     12987      6406      7320     15338      6006     11729     13525     18666     10016      9235      6617      5391     15856     10529 
dram[2]:     14815     17136     23887      6238     10040     20918      5973     13841      6973      6858     10643     13994     11697     18285     13767     13445 
dram[3]:     10827     19094     13516     11558      7126     13406     14608      8605     10192     18494      8658     24804      6966     15513      9209     10814 
dram[4]:      8779     14104      9549     10784     17536      9048      6287      6635     12323     13463     11515     12179      9871     23483     13987     18601 
dram[5]:     10290     12862      7577      7213      7458     11934     12948      9400      6688      7580     10389      8241      4643     12730      8772     11352 
dram[6]:     10566     17196      6679     10449      8200      6089      7794      4899     12403      9158      6750      7096     12761     37727     13337      9541 
dram[7]:     15507     15431     15087     10313      7259     18156     15248      7102     48520     11085      6847      8076      7933      6278     12987     11648 
dram[8]:     11078     37449     11328      6950     10080     20404      8616      6678     10777     27524      8612      8099     26154     11527     13919     16104 
dram[9]:     13129     21747      5674     18851      9822      8540      8291      9259     11486     14224      9497      8384      9602      9438     10858     12461 
dram[10]:     15132     84383      7373     19503      8064      8320      7305     12508      8882      9206      9597      9996      8546      8981     10465     13821 
dram[11]:      8755     89205     20801     10711      7682     11665      6555      9026      9237      6257      7703     14719     52604      8049     14386     11959 
dram[12]:     15692     10540     11834     15533      9369     10373      7183      9351     15548      6531      9656      5895      7256     18664     15399     10504 
dram[13]:      8961     23946     22310      6856      7550      9394      9927      5484     10895     15374     13392     14096     11731      8947     16007     14569 
dram[14]:     16577     16748      5410      9015      9538     10027     10102      9741     11465     11658      8846      9259      6301     10369     15408     23338 
dram[15]:     12899     14711      8865     10277      9206     10343     10857      8785     10735      7340     10584      8460     12474     21037     12782      9483 
dram[16]:     29014     12644      8030     10882     11051     14242     12395      8712      8051      8268      8800      8604     32928     10085     12759     24634 
dram[17]:     17607     15780     18757      7331      9555      9259      6925      5616     11263      8153     17077      9809     13190     10980     36104      8356 
dram[18]:     49491     35458     10810      5303      9346     10261     12033      7934      6498     15035     10337      9128      5167     36159     11076     37469 
dram[19]:     15051     15681     21438      8283      8653     14646     10553     14170     12607     25109     14369      9891      6096     13640     12051     11092 
dram[20]:     32544     10419     10173      7831      8349     11641     11967      5505     49692      8890     10746     14643     19766     11546     15094      8025 
dram[21]:     10441      9079     29208     23511      9132      8950      9632      7959      6976     12315     10762      8619      8099     13322     15247     11507 
dram[22]:     33404     10599      6535     17510     12554      9885      7970     13743     12508      6832     12872     15272     30646     11663      9237     12069 
dram[23]:      8605     15872      6576     18301     11273      8803     11617      7073     12167     12787     13927     13229      5239      8125     34659     13093 
average row accesses per activate:
dram[0]:  2.292365  2.323125  2.255396  2.404927  2.388186  2.407725  2.285209  2.207471  2.051805  1.865963  1.992651  2.005587  2.182249  1.910036  2.049404  2.189189 
dram[1]:  2.356138  2.227460  2.314111  2.253317  2.398305  2.388722  2.207653  2.195764  2.116377  1.929000  1.970702  1.972633  2.130852  1.943901  2.137544  2.144729 
dram[2]:  2.169866  2.208701  2.166191  2.165087  2.214245  2.180910  2.148148  2.073514  1.958011  1.812404  1.954521  1.993296  2.126554  1.905274  1.987356  2.097076 
dram[3]:  2.235188  2.218769  2.153091  2.160090  2.149351  2.249421  2.084052  2.108388  2.045455  1.981931  1.973094  1.967439  2.099319  1.870558  2.017957  2.079265 
dram[4]:  2.211674  2.313006  2.365869  2.276379  2.340666  2.292469  2.214286  2.096616  2.018223  1.997749  1.952721  2.042955  2.127684  1.928982  2.073521  2.109877 
dram[5]:  2.307165  2.233173  2.194592  2.199307  2.250567  2.374478  2.285291  2.177528  2.006841  2.047702  2.039249  2.035754  2.013896  2.061674  2.121534  2.057208 
dram[6]:  2.223411  2.294045  2.221765  2.252826  2.260399  2.206839  2.162791  2.002600  1.970933  2.034402  1.953133  2.026166  2.081156  2.066667  2.162162  1.985643 
dram[7]:  2.262967  2.247144  2.138764  2.161616  2.172037  2.302837  2.284956  2.109341  2.051402  2.094843  2.047258  1.965136  2.124500  2.100283  2.137707  2.223186 
dram[8]:  2.325843  2.250302  2.263032  2.236193  2.407497  2.267557  2.463538  2.026137  2.000000  2.074723  2.015323  1.960577  2.100959  1.990431  2.128572  2.178313 
dram[9]:  2.135399  2.321670  2.168373  2.326021  2.334708  2.296318  2.216216  2.107007  2.115821  2.057076  2.002245  2.059226  2.048370  2.066557  2.216912  2.124194 
dram[10]:  2.225532  2.466356  2.204307  2.317746  2.215522  2.266366  2.061861  2.137299  1.952142  1.880021  2.030630  2.052422  2.142207  2.080931  2.038961  2.102147 
dram[11]:  2.331222  2.248775  2.139943  2.304215  2.216887  2.204941  2.076923  2.176906  2.093341  1.928140  2.000000  1.903846  1.991453  1.888144  2.083670  2.066936 
dram[12]:  2.398967  2.380102  2.267911  2.352010  2.382300  2.391566  2.165630  2.122283  1.917163  1.991544  2.028490  1.942826  2.138808  2.165701  2.077278  2.116019 
dram[13]:  2.234597  2.316728  2.231365  2.181353  2.295244  2.186366  2.295102  2.187148  2.145024  2.110386  1.941495  2.042469  1.986323  2.079758  2.136256  2.060589 
dram[14]:  2.393842  2.204021  2.132361  2.236152  2.334505  2.285878  2.293341  2.218015  1.854890  1.935947  1.884027  1.974739  2.203736  2.030075  2.048488  1.976031 
dram[15]:  2.304619  2.214539  2.278947  2.241642  2.389759  2.402194  2.263220  2.126862  1.932634  1.850053  2.067364  1.940055  1.976471  2.061326  2.100523  1.965039 
dram[16]:  2.341572  2.116949  2.331254  2.422152  2.282184  2.236857  2.253661  2.295537  1.995498  1.946703  1.989368  1.988294  2.022851  2.061770  2.167075  2.133214 
dram[17]:  2.208823  2.212264  2.260036  2.272838  2.378115  2.204355  2.208452  2.267900  1.900487  1.931980  2.049511  2.009518  2.040606  2.095609  2.106893  2.006772 
dram[18]:  2.171412  2.210840  2.321670  2.269023  2.134336  2.159253  2.204662  2.048559  1.929039  2.010423  1.977937  2.021265  1.997352  2.097246  1.981360  2.052449 
dram[19]:  2.170213  2.235152  2.339751  2.455352  2.273871  2.192924  2.290417  2.274310  1.983118  1.948038  2.074226  2.027429  1.839401  2.013557  2.084198  2.025057 
dram[20]:  2.229380  2.279285  2.406910  2.256563  2.351001  2.301551  2.324985  2.091255  2.044355  1.953795  2.072129  1.927639  2.180491  2.049806  2.188143  2.039932 
dram[21]:  2.173939  2.344025  2.341718  2.257817  2.350269  2.401807  2.295266  2.166950  1.985916  2.050670  2.015504  1.971318  2.044784  2.149629  2.103889  2.147381 
dram[22]:  2.175276  2.176471  2.289742  2.365479  2.380441  2.216834  2.171946  2.215935  1.894737  1.970885  2.020845  1.995570  2.111857  2.144729  1.995028  2.073684 
dram[23]:  2.192353  2.211940  2.298426  2.189376  2.317591  2.273878  2.103149  2.183010  1.910326  1.955605  2.010101  1.985336  2.004367  1.987945  2.148104  1.991041 
average row locality = 1428652/669317 = 2.134492
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3571      3588      3624      3660      3784      3756      3672      3636      3337      3345      3336      3398      3502      3485      3451      3480 
dram[1]:      3564      3637      3632      3604      3784      3800      3708      3632      3336      3340      3376      3412      3586      3585      3460      3444 
dram[2]:      3600      3620      3650      3720      3748      3759      3679      3632      3352      3344      3375      3380      3572      3533      3456      3432 
dram[3]:      3604      3584      3596      3680      3792      3724      3664      3660      3320      3320      3328      3377      3512      3493      3440      3458 
dram[4]:      3616      3588      3620      3653      3764      3756      3668      3637      3352      3359      3360      3375      3574      3503      3450      3452 
dram[5]:      3577      3588      3601      3660      3791      3800      3652      3664      3328      3328      3396      3452      3576      3556      3440      3440 
dram[6]:      3608      3573      3636      3644      3788      3764      3620      3644      3336      3304      3392      3376      3556      3564      3444      3440 
dram[7]:      3616      3604      3660      3696      3796      3796      3668      3636      3324      3342      3320      3361      3528      3516      3457      3432 
dram[8]:      3596      3592      3636      3660      3800      3740      3678      3664      3352      3362      3362      3338      3537      3552      3424      3456 
dram[9]:      3592      3640      3664      3668      3784      3808      3653      3668      3352      3340      3380      3428      3578      3569      3457      3464 
dram[10]:      3544      3576      3644      3708      3789      3828      3636      3640      3320      3321      3388      3412      3574      3566      3452      3461 
dram[11]:      3558      3551      3636      3632      3828      3756      3680      3625      3329      3324      3356      3372      3536      3476      3452      3428 
dram[12]:      3588      3600      3628      3704      3780      3791      3635      3690      3349      3343      3368      3410      3506      3550      3445      3438 
dram[13]:      3632      3628      3608      3684      3780      3796      3644      3668      3344      3364      3392      3416      3584      3589      3448      3420 
dram[14]:      3600      3596      3656      3683      3803      3800      3628      3656      3336      3318      3384      3404      3583      3588      3436      3400 
dram[15]:      3568      3612      3732      3672      3788      3768      3652      3648      3312      3316      3368      3372      3508      3540      3456      3396 
dram[16]:      3571      3612      3604      3676      3792      3780      3649      3609      3354      3354      3363      3377      3526      3513      3396      3420 
dram[17]:      3619      3616      3632      3600      3744      3772      3662      3600      3324      3332      3372      3400      3577      3578      3450      3408 
dram[18]:      3604      3584      3640      3644      3792      3760      3672      3628      3344      3292      3396      3420      3579      3542      3455      3412 
dram[19]:      3552      3565      3628      3716      3796      3788      3680      3588      3332      3332      3357      3356      3500      3521      3455      3408 
dram[20]:      3577      3572      3624      3640      3808      3820      3683      3637      3357      3360      3399      3356      3545      3512      3457      3424 
dram[21]:      3564      3596      3668      3676      3760      3804      3668      3620      3331      3332      3448      3384      3556      3575      3464      3384 
dram[22]:      3613      3604      3668      3696      3808      3796      3636      3628      3336      3332      3396      3412      3584      3573      3452      3400 
dram[23]:      3596      3578      3652      3648      3755      3776      3664      3620      3324      3332      3392      3332      3484      3446      3464      3408 
total dram reads = 1362165
bank skew: 3828/3292 = 1.16
chip skew: 57045/56471 = 1.01
number of total write accesses:
dram[0]:       122       129       138       147       178       171       206       205       188       191       189       192       186       188       158       165 
dram[1]:       121       143       140       132       178       182       215       204       192       192       189       192       192       192       161       157 
dram[2]:       130       137       143       162       169       171       207       204       192       192       192       188       192       188       159       154 
dram[3]:       131       128       131       152       180       163       204       211       190       190       192       188       187       192       156       162 
dram[4]:       135       129       137       144       173       171       207       204       192       191       192       192       192       191       160       158 
dram[5]:       126       128       132       147       179       182       201       212       192       192       189       192       192       188       156       156 
dram[6]:       134       125       141       143       179       173       193       207       190       185       192       186       188       187       156       156 
dram[7]:       136       133       147       156       181       181       205       203       188       192       189       190       192       191       160       154 
dram[8]:       130       130       141       146       182       167       207       212       192       192       189       193       188       192       152       160 
dram[9]:       130       142       148       149       178       183       201       211       192       192       188       188       191       188       161       162 
dram[10]:       117       126       143       158       179       188       197       205       188       189       192       190       192       188       159       161 
dram[11]:       123       119       141       140       189       171       208       202       192       191       192       192       192       187       159       154 
dram[12]:       128       132       139       158       177       179       196       215       192       190       192       192       192       188       157       155 
dram[13]:       140       139       134       153       177       181       198       212       191       192       192       191       192       192       158       151 
dram[14]:       132       131       146       152       182       182       195       210       192       188       190       192       192       192       155       145 
dram[15]:       124       135       165       150       179       174       200       208       188       188       192       188       188       191       159       145 
dram[16]:       124       135       133       151       179       177       198       197       192       189       192       190       192       192       145       151 
dram[17]:       136       136       140       132       168       176       205       201       190       190       188       189       192       192       157       148 
dram[18]:       133       128       142       143       180       172       206       211       190       180       190       192       192       189       159       149 
dram[19]:       120       123       139       161       181       179       216       201       192       192       192       192       188       192       159       148 
dram[20]:       126       125       138       142       184       187       216       213       192       192       192       187       188       192       160       152 
dram[21]:       123       131       149       151       172       183       211       209       194       189       192       190       188       189       161       142 
dram[22]:       135       133       149       155       184       181       204       210       192       188       191       192       192       191       159       146 
dram[23]:       131       127       145       144       171       176       210       209       191       192       190       188       188       182       162       148 
total dram writes = 66487
bank skew: 216/117 = 1.85
chip skew: 2804/2735 = 1.03
average mf latency per bank:
dram[0]:       1357      1395      1132      1187      1035      1017       866       903       820       719       714       681       655       659      1185      1080
dram[1]:       1570      1451      1259      1177       995       934       825       872       821       751       707       680       633       631      1117      1160
dram[2]:       1351      1484      1134      1161       922      1108       900       889       827       826       718       740       625       651      1127      1112
dram[3]:       1457      1454      1311      1108       988      1022       796       863       742       745       650       683       614       656      1363      1068
dram[4]:       1360      1340      1272      1241       960       980       914       834       763       750       716       718       624       630      1233      1160
dram[5]:       1672      1352      1175      1183       907       995       909       866       723       718       684       687       614       624      1078      1187
dram[6]:       1369      1533      1306      1159      1060       992       827       813       840       736       647       669       625       619      1332      1122
dram[7]:       1440      1412      1283      1231       993       933      1004       816       766       730       667       653       601       621      1710      1048
dram[8]:       1554      1538      1139      1140       999      1018       808       904       804       832       715       676       654       653      1319      1251
dram[9]:       1571      1383      1155      1356      1025       975       849       944       819       769       701       695       614       620      1153      1589
dram[10]:       1245      1497      1125      1345      1131       936       870       878       760       775       667       685       626       643      1087      1429
dram[11]:       1432      1452      1208      1180       988      1015       875       832       762       743       723       648       623       579      1131      1141
dram[12]:       1301      1503      1211      1164      1014       987       858       884       766       804       668       729       658       648      1362      1176
dram[13]:       1421      1486      1235      1092      1014      1096       842       842       746       723       696       676       608       621      1219      1385
dram[14]:       1426      1380      1079      1179       963       953       827       855       765       812       675       704       633       624      1310      1404
dram[15]:       1324      1336      1124      1286       917       989       879       853       783       782       671       688       649       626      1184      1132
dram[16]:       1459      1356      1150      1233       946      1008       863       825       796       811       684       647       627       643      1212      1440
dram[17]:       1415      1410      1173      1106       995      1046       861       861       767       816       679       690       609       601      1183      1235
dram[18]:       1406      1431      1189      1104      1007      1037       867       777       756       800       685       672       608       656      1105      1166
dram[19]:       1367      1566      1144      1154       978      1052       937       841       822       763       694       714       625       609      1145      1204
dram[20]:       1622      1568      1186      1233      1041       961       888       846       772       796       730       706       671       630      1242      1153
dram[21]:       1301      1383      1116      1197      1075      1002       867       866       778       781       683       684       608       663      1239      1323
dram[22]:       1377      1525      1185      1400       956       950       884       825       766       705       687       672       623       616      1175      1254
dram[23]:       1301      1409      1223      1218      1127       979       849       863       746       771       664       668       608       588      1101      1131
maximum mf latency per bank:
dram[0]:        872       850       904      1013      1314      1481       899      1331      1241       898       858       973      1265      1341       752       947
dram[1]:       1019       923      1020       958      1762      1317       855      1120      1117      1096      1091      1084      1274      1145       974      1116
dram[2]:        723       732       853       958       873       793       764       637       704       830       828       792       875       930       771       822
dram[3]:        819       879       762      1031       923      1012       767       802       915       802       830      1001       803       873       709       833
dram[4]:        929       967      1062      1042      1559      1353       886      1205      1069      1149      1041       876      1296      1151       805       974
dram[5]:       1047       740       702      1031      1067       874       884       955       861       984      1028      1207      1100       791       723       955
dram[6]:        685       793      1060       666      1087       821       954       801       796       716       739       974       886       786       778       862
dram[7]:        843       832      1386      1246       947       791      1050       940       948       824       732       811      1053      2033       800       903
dram[8]:       1124       865       965       992      1362      1281      1112       800      1332       925      1136       802      1689      1178      1180       785
dram[9]:        862       910      1344      1174      1268      1759       974       872      1126      1327      1059      1199      1315       911       977       970
dram[10]:        831       766      1100      1411      1269      1074      1193      1240      1228      1167       748      1026       972      1061       786       946
dram[11]:        905       822       713       815      1150      1050       972       780      1115       880       774       698       931       999      1014       700
dram[12]:        988      1849      1016      2086      1820      1515      1191      1411      1258      1904       936      1441      1237      1597       992      1451
dram[13]:       1031       812       985      1034      1651       985      1034       900      1065      1194       903      1244      1442      1246       929       844
dram[14]:        723       782       783      1474      1089      1011       816       897       899       811       670       947       784      1049       852       877
dram[15]:        793       737       912      1081      1009       841       922       927       856       787       662       747      1681       648       663       759
dram[16]:        926       829      1126      1399      2190      1886      1166      1020      1053      1261      1039      1175      2013      1590       875      1306
dram[17]:       1013       871      1280       766      1054      1515      1268       870       923      1142       971       845       980      1207       932      1269
dram[18]:        911       907      1064      1063       962       992      1078       961       757       747       973      1113       841      1243       937      1046
dram[19]:        872       944       776      1064      1047      1049      1240      1149       828      1135       933      1084      1140      1106      1027       892
dram[20]:       1336      1272      1066      1280      1314      1582      1167      1122      1267      1283      1181       949      1692      1206      1201      1141
dram[21]:        963      1128       992      1529      1154      1348       923      1065      1181      1449      1238      1206      1083      1240       875      1165
dram[22]:        828       699       999      1327       906       933       817      1005       781       948       709       949       777       929       754       844
dram[23]:        963       612       965      1261       875       808       865       663       723       840       762       888      1200       925       733       852

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=995787 n_nop=880695 n_act=27401 n_pre=27385 n_ref_event=0 n_req=59378 n_rd=56625 n_rd_L2_A=0 n_write=0 n_wr_bk=11012 bw_util=0.06792
n_activity=605631 dram_eff=0.1117
bk0: 3571a 944865i bk1: 3588a 944218i bk2: 3624a 942938i bk3: 3660a 943369i bk4: 3784a 941218i bk5: 3756a 941422i bk6: 3672a 939673i bk7: 3636a 938194i bk8: 3337a 938795i bk9: 3345a 935837i bk10: 3336a 939550i bk11: 3398a 937800i bk12: 3502a 939780i bk13: 3485a 933802i bk14: 3451a 939831i bk15: 3480a 942064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538550
Row_Buffer_Locality_read = 0.551188
Row_Buffer_Locality_write = 0.278605
Bank_Level_Parallism = 2.166953
Bank_Level_Parallism_Col = 1.801045
Bank_Level_Parallism_Ready = 1.436078
write_to_read_ratio_blp_rw_average = 0.095147
GrpLevelPara = 1.414026 

BW Util details:
bwutil = 0.067923 
total_CMD = 995787 
util_bw = 67637 
Wasted_Col = 230586 
Wasted_Row = 139541 
Idle = 558023 

BW Util Bottlenecks: 
RCDc_limit = 262450 
RCDWRc_limit = 11658 
WTRc_limit = 19894 
RTWc_limit = 46139 
CCDLc_limit = 26544 
rwq = 0 
CCDLc_limit_alone = 21181 
WTRc_limit_alone = 17453 
RTWc_limit_alone = 43217 

Commands details: 
total_CMD = 995787 
n_nop = 880695 
Read = 56625 
Write = 0 
L2_Alloc = 0 
L2_WB = 11012 
n_act = 27401 
n_pre = 27385 
n_ref = 0 
n_req = 59378 
total_req = 67637 

Dual Bus Interface Util: 
issued_total_row = 54786 
issued_total_col = 67637 
Row_Bus_Util =  0.055018 
CoL_Bus_Util = 0.067923 
Either_Row_CoL_Bus_Util = 0.115579 
Issued_on_Two_Bus_Simul_Util = 0.007362 
issued_two_Eff = 0.063697 
queue_avg = 1.016176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.01618
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=995787 n_nop=880167 n_act=27615 n_pre=27599 n_ref_event=0 n_req=59682 n_rd=56900 n_rd_L2_A=0 n_write=0 n_wr_bk=11128 bw_util=0.06832
n_activity=609944 dram_eff=0.1115
bk0: 3564a 945615i bk1: 3637a 941125i bk2: 3632a 941977i bk3: 3604a 941019i bk4: 3784a 939893i bk5: 3800a 938642i bk6: 3708a 937927i bk7: 3632a 937760i bk8: 3336a 939618i bk9: 3340a 935471i bk10: 3376a 937062i bk11: 3412a 936033i bk12: 3586a 937526i bk13: 3585a 932942i bk14: 3460a 940835i bk15: 3444a 942132i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537298
Row_Buffer_Locality_read = 0.547768
Row_Buffer_Locality_write = 0.323149
Bank_Level_Parallism = 2.191669
Bank_Level_Parallism_Col = 1.847613
Bank_Level_Parallism_Ready = 1.487652
write_to_read_ratio_blp_rw_average = 0.087089
GrpLevelPara = 1.422821 

BW Util details:
bwutil = 0.068316 
total_CMD = 995787 
util_bw = 68028 
Wasted_Col = 230206 
Wasted_Row = 142844 
Idle = 554709 

BW Util Bottlenecks: 
RCDc_limit = 264156 
RCDWRc_limit = 10370 
WTRc_limit = 20130 
RTWc_limit = 42520 
CCDLc_limit = 26051 
rwq = 0 
CCDLc_limit_alone = 20930 
WTRc_limit_alone = 17707 
RTWc_limit_alone = 39822 

Commands details: 
total_CMD = 995787 
n_nop = 880167 
Read = 56900 
Write = 0 
L2_Alloc = 0 
L2_WB = 11128 
n_act = 27615 
n_pre = 27599 
n_ref = 0 
n_req = 59682 
total_req = 68028 

Dual Bus Interface Util: 
issued_total_row = 55214 
issued_total_col = 68028 
Row_Bus_Util =  0.055448 
CoL_Bus_Util = 0.068316 
Either_Row_CoL_Bus_Util = 0.116109 
Issued_on_Two_Bus_Simul_Util = 0.007654 
issued_two_Eff = 0.065923 
queue_avg = 1.134624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13462
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=995787 n_nop=878052 n_act=28822 n_pre=28806 n_ref_event=0 n_req=59632 n_rd=56852 n_rd_L2_A=0 n_write=0 n_wr_bk=11120 bw_util=0.06826
n_activity=616483 dram_eff=0.1103
bk0: 3600a 941326i bk1: 3620a 941500i bk2: 3650a 939199i bk3: 3720a 937100i bk4: 3748a 938377i bk5: 3759a 936994i bk6: 3679a 937192i bk7: 3632a 936794i bk8: 3352a 936939i bk9: 3344a 933733i bk10: 3375a 935652i bk11: 3380a 938352i bk12: 3572a 938213i bk13: 3533a 934086i bk14: 3456a 938406i bk15: 3432a 942672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.516669
Row_Buffer_Locality_read = 0.530993
Row_Buffer_Locality_write = 0.223741
Bank_Level_Parallism = 2.181177
Bank_Level_Parallism_Col = 1.790915
Bank_Level_Parallism_Ready = 1.401901
write_to_read_ratio_blp_rw_average = 0.091214
GrpLevelPara = 1.426562 

BW Util details:
bwutil = 0.068260 
total_CMD = 995787 
util_bw = 67972 
Wasted_Col = 239263 
Wasted_Row = 144672 
Idle = 543880 

BW Util Bottlenecks: 
RCDc_limit = 274908 
RCDWRc_limit = 12274 
WTRc_limit = 21975 
RTWc_limit = 47026 
CCDLc_limit = 26420 
rwq = 0 
CCDLc_limit_alone = 21078 
WTRc_limit_alone = 19404 
RTWc_limit_alone = 44255 

Commands details: 
total_CMD = 995787 
n_nop = 878052 
Read = 56852 
Write = 0 
L2_Alloc = 0 
L2_WB = 11120 
n_act = 28822 
n_pre = 28806 
n_ref = 0 
n_req = 59632 
total_req = 67972 

Dual Bus Interface Util: 
issued_total_row = 57628 
issued_total_col = 67972 
Row_Bus_Util =  0.057872 
CoL_Bus_Util = 0.068260 
Either_Row_CoL_Bus_Util = 0.118233 
Issued_on_Two_Bus_Simul_Util = 0.007898 
issued_two_Eff = 0.066803 
queue_avg = 0.905395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.905395
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=995787 n_nop=878997 n_act=28455 n_pre=28439 n_ref_event=0 n_req=59309 n_rd=56552 n_rd_L2_A=0 n_write=0 n_wr_bk=11022 bw_util=0.06786
n_activity=614375 dram_eff=0.11
bk0: 3604a 943323i bk1: 3584a 943614i bk2: 3596a 941582i bk3: 3680a 939586i bk4: 3792a 936933i bk5: 3724a 940461i bk6: 3664a 937129i bk7: 3660a 936888i bk8: 3320a 940418i bk9: 3320a 938882i bk10: 3328a 939679i bk11: 3377a 937089i bk12: 3512a 939209i bk13: 3493a 935100i bk14: 3440a 939601i bk15: 3458a 941255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520225
Row_Buffer_Locality_read = 0.535224
Row_Buffer_Locality_write = 0.212550
Bank_Level_Parallism = 2.142440
Bank_Level_Parallism_Col = 1.751563
Bank_Level_Parallism_Ready = 1.359088
write_to_read_ratio_blp_rw_average = 0.092330
GrpLevelPara = 1.411372 

BW Util details:
bwutil = 0.067860 
total_CMD = 995787 
util_bw = 67574 
Wasted_Col = 237383 
Wasted_Row = 143668 
Idle = 547162 

BW Util Bottlenecks: 
RCDc_limit = 271052 
RCDWRc_limit = 12519 
WTRc_limit = 21044 
RTWc_limit = 43944 
CCDLc_limit = 27075 
rwq = 0 
CCDLc_limit_alone = 21677 
WTRc_limit_alone = 18398 
RTWc_limit_alone = 41192 

Commands details: 
total_CMD = 995787 
n_nop = 878997 
Read = 56552 
Write = 0 
L2_Alloc = 0 
L2_WB = 11022 
n_act = 28455 
n_pre = 28439 
n_ref = 0 
n_req = 59309 
total_req = 67574 

Dual Bus Interface Util: 
issued_total_row = 56894 
issued_total_col = 67574 
Row_Bus_Util =  0.057135 
CoL_Bus_Util = 0.067860 
Either_Row_CoL_Bus_Util = 0.117284 
Issued_on_Two_Bus_Simul_Util = 0.007710 
issued_two_Eff = 0.065742 
queue_avg = 0.847612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.847612
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=995787 n_nop=880320 n_act=27771 n_pre=27755 n_ref_event=0 n_req=59495 n_rd=56727 n_rd_L2_A=0 n_write=0 n_wr_bk=11057 bw_util=0.06807
n_activity=607398 dram_eff=0.1116
bk0: 3616a 940607i bk1: 3588a 944549i bk2: 3620a 942941i bk3: 3653a 940444i bk4: 3764a 939658i bk5: 3756a 939130i bk6: 3668a 937534i bk7: 3637a 935436i bk8: 3352a 937405i bk9: 3359a 937244i bk10: 3360a 936429i bk11: 3375a 937661i bk12: 3574a 936913i bk13: 3503a 933454i bk14: 3450a 941007i bk15: 3452a 940093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533221
Row_Buffer_Locality_read = 0.546160
Row_Buffer_Locality_write = 0.268064
Bank_Level_Parallism = 2.199792
Bank_Level_Parallism_Col = 1.844301
Bank_Level_Parallism_Ready = 1.473268
write_to_read_ratio_blp_rw_average = 0.090170
GrpLevelPara = 1.428188 

BW Util details:
bwutil = 0.068071 
total_CMD = 995787 
util_bw = 67784 
Wasted_Col = 231302 
Wasted_Row = 142584 
Idle = 554117 

BW Util Bottlenecks: 
RCDc_limit = 264863 
RCDWRc_limit = 10886 
WTRc_limit = 19719 
RTWc_limit = 45925 
CCDLc_limit = 26043 
rwq = 0 
CCDLc_limit_alone = 20797 
WTRc_limit_alone = 17542 
RTWc_limit_alone = 42856 

Commands details: 
total_CMD = 995787 
n_nop = 880320 
Read = 56727 
Write = 0 
L2_Alloc = 0 
L2_WB = 11057 
n_act = 27771 
n_pre = 27755 
n_ref = 0 
n_req = 59495 
total_req = 67784 

Dual Bus Interface Util: 
issued_total_row = 55526 
issued_total_col = 67784 
Row_Bus_Util =  0.055761 
CoL_Bus_Util = 0.068071 
Either_Row_CoL_Bus_Util = 0.115956 
Issued_on_Two_Bus_Simul_Util = 0.007876 
issued_two_Eff = 0.067924 
queue_avg = 1.141796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1418
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=995787 n_nop=880080 n_act=27759 n_pre=27743 n_ref_event=0 n_req=59613 n_rd=56849 n_rd_L2_A=0 n_write=0 n_wr_bk=11056 bw_util=0.06819
n_activity=609423 dram_eff=0.1114
bk0: 3577a 945752i bk1: 3588a 943116i bk2: 3601a 940891i bk3: 3660a 939641i bk4: 3791a 938488i bk5: 3800a 940141i bk6: 3652a 941417i bk7: 3664a 937015i bk8: 3328a 939029i bk9: 3328a 938779i bk10: 3396a 939252i bk11: 3452a 937447i bk12: 3576a 935634i bk13: 3556a 937812i bk14: 3440a 942622i bk15: 3440a 941163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534347
Row_Buffer_Locality_read = 0.548031
Row_Buffer_Locality_write = 0.252894
Bank_Level_Parallism = 2.153682
Bank_Level_Parallism_Col = 1.784046
Bank_Level_Parallism_Ready = 1.383020
write_to_read_ratio_blp_rw_average = 0.094233
GrpLevelPara = 1.418217 

BW Util details:
bwutil = 0.068192 
total_CMD = 995787 
util_bw = 67905 
Wasted_Col = 232686 
Wasted_Row = 142374 
Idle = 552822 

BW Util Bottlenecks: 
RCDc_limit = 264176 
RCDWRc_limit = 11934 
WTRc_limit = 20042 
RTWc_limit = 47237 
CCDLc_limit = 27079 
rwq = 0 
CCDLc_limit_alone = 21746 
WTRc_limit_alone = 17655 
RTWc_limit_alone = 44291 

Commands details: 
total_CMD = 995787 
n_nop = 880080 
Read = 56849 
Write = 0 
L2_Alloc = 0 
L2_WB = 11056 
n_act = 27759 
n_pre = 27743 
n_ref = 0 
n_req = 59613 
total_req = 67905 

Dual Bus Interface Util: 
issued_total_row = 55502 
issued_total_col = 67905 
Row_Bus_Util =  0.055737 
CoL_Bus_Util = 0.068192 
Either_Row_CoL_Bus_Util = 0.116197 
Issued_on_Two_Bus_Simul_Util = 0.007733 
issued_two_Eff = 0.066547 
queue_avg = 0.958120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.95812
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=995787 n_nop=879773 n_act=28088 n_pre=28072 n_ref_event=0 n_req=59424 n_rd=56689 n_rd_L2_A=0 n_write=0 n_wr_bk=10940 bw_util=0.06792
n_activity=608452 dram_eff=0.1111
bk0: 3608a 941267i bk1: 3573a 944555i bk2: 3636a 940507i bk3: 3644a 941041i bk4: 3788a 938997i bk5: 3764a 936871i bk6: 3620a 938325i bk7: 3644a 933617i bk8: 3336a 937927i bk9: 3304a 940152i bk10: 3392a 936971i bk11: 3376a 939474i bk12: 3556a 937169i bk13: 3564a 938265i bk14: 3444a 942978i bk15: 3440a 938583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527329
Row_Buffer_Locality_read = 0.541657
Row_Buffer_Locality_write = 0.230347
Bank_Level_Parallism = 2.176824
Bank_Level_Parallism_Col = 1.802377
Bank_Level_Parallism_Ready = 1.406216
write_to_read_ratio_blp_rw_average = 0.090005
GrpLevelPara = 1.426123 

BW Util details:
bwutil = 0.067915 
total_CMD = 995787 
util_bw = 67629 
Wasted_Col = 232811 
Wasted_Row = 143012 
Idle = 552335 

BW Util Bottlenecks: 
RCDc_limit = 267341 
RCDWRc_limit = 11828 
WTRc_limit = 19448 
RTWc_limit = 47288 
CCDLc_limit = 26357 
rwq = 0 
CCDLc_limit_alone = 21059 
WTRc_limit_alone = 17230 
RTWc_limit_alone = 44208 

Commands details: 
total_CMD = 995787 
n_nop = 879773 
Read = 56689 
Write = 0 
L2_Alloc = 0 
L2_WB = 10940 
n_act = 28088 
n_pre = 28072 
n_ref = 0 
n_req = 59424 
total_req = 67629 

Dual Bus Interface Util: 
issued_total_row = 56160 
issued_total_col = 67629 
Row_Bus_Util =  0.056398 
CoL_Bus_Util = 0.067915 
Either_Row_CoL_Bus_Util = 0.116505 
Issued_on_Two_Bus_Simul_Util = 0.007808 
issued_two_Eff = 0.067018 
queue_avg = 0.931511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.931511
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=995787 n_nop=880296 n_act=27697 n_pre=27681 n_ref_event=0 n_req=59550 n_rd=56752 n_rd_L2_A=0 n_write=0 n_wr_bk=11192 bw_util=0.06823
n_activity=607762 dram_eff=0.1118
bk0: 3616a 942481i bk1: 3604a 942864i bk2: 3660a 939003i bk3: 3696a 938318i bk4: 3796a 935229i bk5: 3796a 939871i bk6: 3668a 939504i bk7: 3636a 936470i bk8: 3324a 939425i bk9: 3342a 940938i bk10: 3320a 940809i bk11: 3361a 938587i bk12: 3528a 938715i bk13: 3516a 938546i bk14: 3457a 941092i bk15: 3432a 943062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534895
Row_Buffer_Locality_read = 0.548967
Row_Buffer_Locality_write = 0.249464
Bank_Level_Parallism = 2.173597
Bank_Level_Parallism_Col = 1.811543
Bank_Level_Parallism_Ready = 1.409793
write_to_read_ratio_blp_rw_average = 0.093376
GrpLevelPara = 1.425058 

BW Util details:
bwutil = 0.068231 
total_CMD = 995787 
util_bw = 67944 
Wasted_Col = 230400 
Wasted_Row = 142045 
Idle = 555398 

BW Util Bottlenecks: 
RCDc_limit = 262618 
RCDWRc_limit = 11737 
WTRc_limit = 21099 
RTWc_limit = 45747 
CCDLc_limit = 26980 
rwq = 0 
CCDLc_limit_alone = 21509 
WTRc_limit_alone = 18561 
RTWc_limit_alone = 42814 

Commands details: 
total_CMD = 995787 
n_nop = 880296 
Read = 56752 
Write = 0 
L2_Alloc = 0 
L2_WB = 11192 
n_act = 27697 
n_pre = 27681 
n_ref = 0 
n_req = 59550 
total_req = 67944 

Dual Bus Interface Util: 
issued_total_row = 55378 
issued_total_col = 67944 
Row_Bus_Util =  0.055612 
CoL_Bus_Util = 0.068231 
Either_Row_CoL_Bus_Util = 0.115980 
Issued_on_Two_Bus_Simul_Util = 0.007864 
issued_two_Eff = 0.067806 
queue_avg = 0.976691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.976691
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=995787 n_nop=880644 n_act=27536 n_pre=27520 n_ref_event=0 n_req=59522 n_rd=56749 n_rd_L2_A=0 n_write=0 n_wr_bk=11089 bw_util=0.06813
n_activity=604567 dram_eff=0.1122
bk0: 3596a 944402i bk1: 3592a 942092i bk2: 3636a 941736i bk3: 3660a 940769i bk4: 3800a 939749i bk5: 3740a 939708i bk6: 3678a 943301i bk7: 3664a 933863i bk8: 3352a 937261i bk9: 3362a 939079i bk10: 3362a 937513i bk11: 3338a 938244i bk12: 3537a 936633i bk13: 3552a 934116i bk14: 3424a 941551i bk15: 3456a 942930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537381
Row_Buffer_Locality_read = 0.550847
Row_Buffer_Locality_write = 0.261810
Bank_Level_Parallism = 2.188944
Bank_Level_Parallism_Col = 1.831300
Bank_Level_Parallism_Ready = 1.432619
write_to_read_ratio_blp_rw_average = 0.093219
GrpLevelPara = 1.427286 

BW Util details:
bwutil = 0.068125 
total_CMD = 995787 
util_bw = 67838 
Wasted_Col = 228883 
Wasted_Row = 141466 
Idle = 557600 

BW Util Bottlenecks: 
RCDc_limit = 261887 
RCDWRc_limit = 11482 
WTRc_limit = 21019 
RTWc_limit = 47152 
CCDLc_limit = 26876 
rwq = 0 
CCDLc_limit_alone = 21245 
WTRc_limit_alone = 18509 
RTWc_limit_alone = 44031 

Commands details: 
total_CMD = 995787 
n_nop = 880644 
Read = 56749 
Write = 0 
L2_Alloc = 0 
L2_WB = 11089 
n_act = 27536 
n_pre = 27520 
n_ref = 0 
n_req = 59522 
total_req = 67838 

Dual Bus Interface Util: 
issued_total_row = 55056 
issued_total_col = 67838 
Row_Bus_Util =  0.055289 
CoL_Bus_Util = 0.068125 
Either_Row_CoL_Bus_Util = 0.115630 
Issued_on_Two_Bus_Simul_Util = 0.007784 
issued_two_Eff = 0.067316 
queue_avg = 1.055426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05543
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=995787 n_nop=880118 n_act=27713 n_pre=27697 n_ref_event=0 n_req=59849 n_rd=57045 n_rd_L2_A=0 n_write=0 n_wr_bk=11213 bw_util=0.06855
n_activity=607731 dram_eff=0.1123
bk0: 3592a 940444i bk1: 3640a 943082i bk2: 3664a 938924i bk3: 3668a 939880i bk4: 3784a 939668i bk5: 3808a 937771i bk6: 3653a 938941i bk7: 3668a 936275i bk8: 3352a 939270i bk9: 3340a 938281i bk10: 3380a 937922i bk11: 3428a 938580i bk12: 3578a 935816i bk13: 3569a 937244i bk14: 3457a 942912i bk15: 3464a 940816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536951
Row_Buffer_Locality_read = 0.549706
Row_Buffer_Locality_write = 0.277461
Bank_Level_Parallism = 2.194020
Bank_Level_Parallism_Col = 1.840279
Bank_Level_Parallism_Ready = 1.479680
write_to_read_ratio_blp_rw_average = 0.087528
GrpLevelPara = 1.425547 

BW Util details:
bwutil = 0.068547 
total_CMD = 995787 
util_bw = 68258 
Wasted_Col = 230304 
Wasted_Row = 142006 
Idle = 555219 

BW Util Bottlenecks: 
RCDc_limit = 263102 
RCDWRc_limit = 11053 
WTRc_limit = 20263 
RTWc_limit = 43512 
CCDLc_limit = 26120 
rwq = 0 
CCDLc_limit_alone = 20896 
WTRc_limit_alone = 17892 
RTWc_limit_alone = 40659 

Commands details: 
total_CMD = 995787 
n_nop = 880118 
Read = 57045 
Write = 0 
L2_Alloc = 0 
L2_WB = 11213 
n_act = 27713 
n_pre = 27697 
n_ref = 0 
n_req = 59849 
total_req = 68258 

Dual Bus Interface Util: 
issued_total_row = 55410 
issued_total_col = 68258 
Row_Bus_Util =  0.055644 
CoL_Bus_Util = 0.068547 
Either_Row_CoL_Bus_Util = 0.116158 
Issued_on_Two_Bus_Simul_Util = 0.008033 
issued_two_Eff = 0.069154 
queue_avg = 1.121321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12132
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=995787 n_nop=879728 n_act=27991 n_pre=27975 n_ref_event=0 n_req=59631 n_rd=56859 n_rd_L2_A=0 n_write=0 n_wr_bk=11082 bw_util=0.06823
n_activity=609432 dram_eff=0.1115
bk0: 3544a 943001i bk1: 3576a 947589i bk2: 3644a 940246i bk3: 3708a 940094i bk4: 3789a 937307i bk5: 3828a 936993i bk6: 3636a 934824i bk7: 3640a 937102i bk8: 3320a 937219i bk9: 3321a 934844i bk10: 3388a 938090i bk11: 3412a 938604i bk12: 3574a 938978i bk13: 3566a 937017i bk14: 3452a 939805i bk15: 3461a 940426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530596
Row_Buffer_Locality_read = 0.543889
Row_Buffer_Locality_write = 0.257937
Bank_Level_Parallism = 2.194929
Bank_Level_Parallism_Col = 1.822322
Bank_Level_Parallism_Ready = 1.453055
write_to_read_ratio_blp_rw_average = 0.085426
GrpLevelPara = 1.425104 

BW Util details:
bwutil = 0.068228 
total_CMD = 995787 
util_bw = 67941 
Wasted_Col = 232014 
Wasted_Row = 142011 
Idle = 553821 

BW Util Bottlenecks: 
RCDc_limit = 266510 
RCDWRc_limit = 11449 
WTRc_limit = 20804 
RTWc_limit = 42962 
CCDLc_limit = 26274 
rwq = 0 
CCDLc_limit_alone = 21228 
WTRc_limit_alone = 18327 
RTWc_limit_alone = 40393 

Commands details: 
total_CMD = 995787 
n_nop = 879728 
Read = 56859 
Write = 0 
L2_Alloc = 0 
L2_WB = 11082 
n_act = 27991 
n_pre = 27975 
n_ref = 0 
n_req = 59631 
total_req = 67941 

Dual Bus Interface Util: 
issued_total_row = 55966 
issued_total_col = 67941 
Row_Bus_Util =  0.056203 
CoL_Bus_Util = 0.068228 
Either_Row_CoL_Bus_Util = 0.116550 
Issued_on_Two_Bus_Simul_Util = 0.007881 
issued_two_Eff = 0.067621 
queue_avg = 1.061891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06189
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=995787 n_nop=879365 n_act=28265 n_pre=28249 n_ref_event=0 n_req=59291 n_rd=56539 n_rd_L2_A=0 n_write=0 n_wr_bk=11002 bw_util=0.06783
n_activity=610447 dram_eff=0.1106
bk0: 3558a 945449i bk1: 3551a 944698i bk2: 3636a 939789i bk3: 3632a 943066i bk4: 3828a 937028i bk5: 3756a 937525i bk6: 3680a 935257i bk7: 3625a 939546i bk8: 3329a 941697i bk9: 3324a 937169i bk10: 3356a 939261i bk11: 3372a 936596i bk12: 3536a 936414i bk13: 3476a 935405i bk14: 3452a 939795i bk15: 3428a 941714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523283
Row_Buffer_Locality_read = 0.537081
Row_Buffer_Locality_write = 0.239826
Bank_Level_Parallism = 2.152557
Bank_Level_Parallism_Col = 1.769657
Bank_Level_Parallism_Ready = 1.362861
write_to_read_ratio_blp_rw_average = 0.091261
GrpLevelPara = 1.416240 

BW Util details:
bwutil = 0.067827 
total_CMD = 995787 
util_bw = 67541 
Wasted_Col = 236066 
Wasted_Row = 143059 
Idle = 549121 

BW Util Bottlenecks: 
RCDc_limit = 270158 
RCDWRc_limit = 12065 
WTRc_limit = 20825 
RTWc_limit = 45599 
CCDLc_limit = 26781 
rwq = 0 
CCDLc_limit_alone = 21447 
WTRc_limit_alone = 18265 
RTWc_limit_alone = 42825 

Commands details: 
total_CMD = 995787 
n_nop = 879365 
Read = 56539 
Write = 0 
L2_Alloc = 0 
L2_WB = 11002 
n_act = 28265 
n_pre = 28249 
n_ref = 0 
n_req = 59291 
total_req = 67541 

Dual Bus Interface Util: 
issued_total_row = 56514 
issued_total_col = 67541 
Row_Bus_Util =  0.056753 
CoL_Bus_Util = 0.067827 
Either_Row_CoL_Bus_Util = 0.116915 
Issued_on_Two_Bus_Simul_Util = 0.007665 
issued_two_Eff = 0.065563 
queue_avg = 0.898576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.898576
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=995787 n_nop=880667 n_act=27467 n_pre=27451 n_ref_event=0 n_req=59607 n_rd=56825 n_rd_L2_A=0 n_write=0 n_wr_bk=11128 bw_util=0.06824
n_activity=607042 dram_eff=0.1119
bk0: 3588a 945245i bk1: 3600a 944091i bk2: 3628a 941473i bk3: 3704a 939908i bk4: 3780a 939461i bk5: 3791a 938980i bk6: 3635a 937400i bk7: 3690a 934564i bk8: 3349a 934799i bk9: 3343a 936754i bk10: 3368a 938469i bk11: 3410a 935899i bk12: 3506a 938356i bk13: 3550a 937967i bk14: 3445a 939378i bk15: 3438a 940540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539198
Row_Buffer_Locality_read = 0.549864
Row_Buffer_Locality_write = 0.321352
Bank_Level_Parallism = 2.211832
Bank_Level_Parallism_Col = 1.870559
Bank_Level_Parallism_Ready = 1.498153
write_to_read_ratio_blp_rw_average = 0.086935
GrpLevelPara = 1.430976 

BW Util details:
bwutil = 0.068240 
total_CMD = 995787 
util_bw = 67953 
Wasted_Col = 228499 
Wasted_Row = 141608 
Idle = 557727 

BW Util Bottlenecks: 
RCDc_limit = 262568 
RCDWRc_limit = 10288 
WTRc_limit = 19291 
RTWc_limit = 46896 
CCDLc_limit = 26044 
rwq = 0 
CCDLc_limit_alone = 20538 
WTRc_limit_alone = 16904 
RTWc_limit_alone = 43777 

Commands details: 
total_CMD = 995787 
n_nop = 880667 
Read = 56825 
Write = 0 
L2_Alloc = 0 
L2_WB = 11128 
n_act = 27467 
n_pre = 27451 
n_ref = 0 
n_req = 59607 
total_req = 67953 

Dual Bus Interface Util: 
issued_total_row = 54918 
issued_total_col = 67953 
Row_Bus_Util =  0.055150 
CoL_Bus_Util = 0.068240 
Either_Row_CoL_Bus_Util = 0.115607 
Issued_on_Two_Bus_Simul_Util = 0.007784 
issued_two_Eff = 0.067330 
queue_avg = 1.256582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.25658
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=995787 n_nop=879919 n_act=27826 n_pre=27810 n_ref_event=0 n_req=59790 n_rd=56997 n_rd_L2_A=0 n_write=0 n_wr_bk=11172 bw_util=0.06846
n_activity=606120 dram_eff=0.1125
bk0: 3632a 941537i bk1: 3628a 942366i bk2: 3608a 941948i bk3: 3684a 938413i bk4: 3780a 937765i bk5: 3796a 935061i bk6: 3644a 940493i bk7: 3668a 937338i bk8: 3344a 940284i bk9: 3364a 938668i bk10: 3392a 935667i bk11: 3416a 937853i bk12: 3584a 934249i bk13: 3589a 936437i bk14: 3448a 940812i bk15: 3420a 941136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534604
Row_Buffer_Locality_read = 0.547362
Row_Buffer_Locality_write = 0.274257
Bank_Level_Parallism = 2.217432
Bank_Level_Parallism_Col = 1.847743
Bank_Level_Parallism_Ready = 1.451246
write_to_read_ratio_blp_rw_average = 0.089619
GrpLevelPara = 1.436533 

BW Util details:
bwutil = 0.068457 
total_CMD = 995787 
util_bw = 68169 
Wasted_Col = 229456 
Wasted_Row = 140880 
Idle = 557282 

BW Util Bottlenecks: 
RCDc_limit = 264446 
RCDWRc_limit = 11117 
WTRc_limit = 20011 
RTWc_limit = 46999 
CCDLc_limit = 26495 
rwq = 0 
CCDLc_limit_alone = 20988 
WTRc_limit_alone = 17592 
RTWc_limit_alone = 43911 

Commands details: 
total_CMD = 995787 
n_nop = 879919 
Read = 56997 
Write = 0 
L2_Alloc = 0 
L2_WB = 11172 
n_act = 27826 
n_pre = 27810 
n_ref = 0 
n_req = 59790 
total_req = 68169 

Dual Bus Interface Util: 
issued_total_row = 55636 
issued_total_col = 68169 
Row_Bus_Util =  0.055871 
CoL_Bus_Util = 0.068457 
Either_Row_CoL_Bus_Util = 0.116358 
Issued_on_Two_Bus_Simul_Util = 0.007971 
issued_two_Eff = 0.068500 
queue_avg = 1.130802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1308
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=995787 n_nop=879148 n_act=28160 n_pre=28144 n_ref_event=0 n_req=59647 n_rd=56871 n_rd_L2_A=0 n_write=0 n_wr_bk=11104 bw_util=0.06826
n_activity=611160 dram_eff=0.1112
bk0: 3600a 945036i bk1: 3596a 941680i bk2: 3656a 939105i bk3: 3683a 938797i bk4: 3803a 938000i bk5: 3800a 938832i bk6: 3628a 941375i bk7: 3656a 938452i bk8: 3336a 935180i bk9: 3318a 937420i bk10: 3384a 936694i bk11: 3404a 938240i bk12: 3583a 939330i bk13: 3588a 936758i bk14: 3436a 940854i bk15: 3400a 939899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527889
Row_Buffer_Locality_read = 0.541313
Row_Buffer_Locality_write = 0.252882
Bank_Level_Parallism = 2.165905
Bank_Level_Parallism_Col = 1.788819
Bank_Level_Parallism_Ready = 1.400691
write_to_read_ratio_blp_rw_average = 0.091644
GrpLevelPara = 1.419855 

BW Util details:
bwutil = 0.068263 
total_CMD = 995787 
util_bw = 67975 
Wasted_Col = 234498 
Wasted_Row = 143801 
Idle = 549513 

BW Util Bottlenecks: 
RCDc_limit = 268861 
RCDWRc_limit = 11760 
WTRc_limit = 20330 
RTWc_limit = 46009 
CCDLc_limit = 26687 
rwq = 0 
CCDLc_limit_alone = 21179 
WTRc_limit_alone = 17767 
RTWc_limit_alone = 43064 

Commands details: 
total_CMD = 995787 
n_nop = 879148 
Read = 56871 
Write = 0 
L2_Alloc = 0 
L2_WB = 11104 
n_act = 28160 
n_pre = 28144 
n_ref = 0 
n_req = 59647 
total_req = 67975 

Dual Bus Interface Util: 
issued_total_row = 56304 
issued_total_col = 67975 
Row_Bus_Util =  0.056542 
CoL_Bus_Util = 0.068263 
Either_Row_CoL_Bus_Util = 0.117132 
Issued_on_Two_Bus_Simul_Util = 0.007672 
issued_two_Eff = 0.065501 
queue_avg = 0.984883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.984883
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=995787 n_nop=879725 n_act=27990 n_pre=27974 n_ref_event=0 n_req=59482 n_rd=56708 n_rd_L2_A=0 n_write=0 n_wr_bk=11096 bw_util=0.06809
n_activity=608178 dram_eff=0.1115
bk0: 3568a 945623i bk1: 3612a 942269i bk2: 3732a 940706i bk3: 3672a 940342i bk4: 3788a 941518i bk5: 3768a 941763i bk6: 3652a 940438i bk7: 3648a 936609i bk8: 3312a 938618i bk9: 3316a 935668i bk10: 3368a 940551i bk11: 3372a 937101i bk12: 3508a 935572i bk13: 3540a 938359i bk14: 3456a 941674i bk15: 3396a 939731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529437
Row_Buffer_Locality_read = 0.541828
Row_Buffer_Locality_write = 0.276136
Bank_Level_Parallism = 2.156602
Bank_Level_Parallism_Col = 1.777212
Bank_Level_Parallism_Ready = 1.400035
write_to_read_ratio_blp_rw_average = 0.089434
GrpLevelPara = 1.415836 

BW Util details:
bwutil = 0.068091 
total_CMD = 995787 
util_bw = 67804 
Wasted_Col = 233883 
Wasted_Row = 141386 
Idle = 552714 

BW Util Bottlenecks: 
RCDc_limit = 267683 
RCDWRc_limit = 11409 
WTRc_limit = 19935 
RTWc_limit = 42986 
CCDLc_limit = 26069 
rwq = 0 
CCDLc_limit_alone = 21245 
WTRc_limit_alone = 17676 
RTWc_limit_alone = 40421 

Commands details: 
total_CMD = 995787 
n_nop = 879725 
Read = 56708 
Write = 0 
L2_Alloc = 0 
L2_WB = 11096 
n_act = 27990 
n_pre = 27974 
n_ref = 0 
n_req = 59482 
total_req = 67804 

Dual Bus Interface Util: 
issued_total_row = 55964 
issued_total_col = 67804 
Row_Bus_Util =  0.056201 
CoL_Bus_Util = 0.068091 
Either_Row_CoL_Bus_Util = 0.116553 
Issued_on_Two_Bus_Simul_Util = 0.007739 
issued_two_Eff = 0.066396 
queue_avg = 0.934155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.934155
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=995787 n_nop=880877 n_act=27526 n_pre=27510 n_ref_event=0 n_req=59333 n_rd=56596 n_rd_L2_A=0 n_write=0 n_wr_bk=10948 bw_util=0.06783
n_activity=605295 dram_eff=0.1116
bk0: 3571a 945324i bk1: 3612a 939421i bk2: 3604a 942574i bk3: 3676a 942925i bk4: 3792a 937712i bk5: 3780a 937185i bk6: 3649a 939477i bk7: 3609a 941185i bk8: 3354a 938059i bk9: 3354a 935753i bk10: 3363a 937467i bk11: 3377a 937591i bk12: 3526a 935749i bk13: 3513a 936850i bk14: 3396a 942986i bk15: 3420a 942469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536076
Row_Buffer_Locality_read = 0.548290
Row_Buffer_Locality_write = 0.283522
Bank_Level_Parallism = 2.189260
Bank_Level_Parallism_Col = 1.834998
Bank_Level_Parallism_Ready = 1.451099
write_to_read_ratio_blp_rw_average = 0.089455
GrpLevelPara = 1.425755 

BW Util details:
bwutil = 0.067830 
total_CMD = 995787 
util_bw = 67544 
Wasted_Col = 229173 
Wasted_Row = 141421 
Idle = 557649 

BW Util Bottlenecks: 
RCDc_limit = 262617 
RCDWRc_limit = 10822 
WTRc_limit = 18846 
RTWc_limit = 45658 
CCDLc_limit = 25790 
rwq = 0 
CCDLc_limit_alone = 20721 
WTRc_limit_alone = 16689 
RTWc_limit_alone = 42746 

Commands details: 
total_CMD = 995787 
n_nop = 880877 
Read = 56596 
Write = 0 
L2_Alloc = 0 
L2_WB = 10948 
n_act = 27526 
n_pre = 27510 
n_ref = 0 
n_req = 59333 
total_req = 67544 

Dual Bus Interface Util: 
issued_total_row = 55036 
issued_total_col = 67544 
Row_Bus_Util =  0.055269 
CoL_Bus_Util = 0.067830 
Either_Row_CoL_Bus_Util = 0.115396 
Issued_on_Two_Bus_Simul_Util = 0.007702 
issued_two_Eff = 0.066748 
queue_avg = 1.120197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1202
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=995787 n_nop=879976 n_act=27895 n_pre=27879 n_ref_event=0 n_req=59426 n_rd=56686 n_rd_L2_A=0 n_write=0 n_wr_bk=10954 bw_util=0.06793
n_activity=608211 dram_eff=0.1112
bk0: 3619a 940874i bk1: 3616a 941193i bk2: 3632a 940980i bk3: 3600a 943433i bk4: 3744a 941671i bk5: 3772a 937951i bk6: 3662a 938633i bk7: 3600a 941113i bk8: 3324a 936510i bk9: 3332a 936642i bk10: 3372a 939092i bk11: 3400a 938343i bk12: 3577a 936579i bk13: 3578a 937506i bk14: 3450a 941423i bk15: 3408a 939700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530593
Row_Buffer_Locality_read = 0.544103
Row_Buffer_Locality_write = 0.251095
Bank_Level_Parallism = 2.170849
Bank_Level_Parallism_Col = 1.792542
Bank_Level_Parallism_Ready = 1.406742
write_to_read_ratio_blp_rw_average = 0.089772
GrpLevelPara = 1.413867 

BW Util details:
bwutil = 0.067926 
total_CMD = 995787 
util_bw = 67640 
Wasted_Col = 233042 
Wasted_Row = 141714 
Idle = 553391 

BW Util Bottlenecks: 
RCDc_limit = 266056 
RCDWRc_limit = 11708 
WTRc_limit = 20470 
RTWc_limit = 44293 
CCDLc_limit = 26386 
rwq = 0 
CCDLc_limit_alone = 21305 
WTRc_limit_alone = 18101 
RTWc_limit_alone = 41581 

Commands details: 
total_CMD = 995787 
n_nop = 879976 
Read = 56686 
Write = 0 
L2_Alloc = 0 
L2_WB = 10954 
n_act = 27895 
n_pre = 27879 
n_ref = 0 
n_req = 59426 
total_req = 67640 

Dual Bus Interface Util: 
issued_total_row = 55774 
issued_total_col = 67640 
Row_Bus_Util =  0.056010 
CoL_Bus_Util = 0.067926 
Either_Row_CoL_Bus_Util = 0.116301 
Issued_on_Two_Bus_Simul_Util = 0.007635 
issued_two_Eff = 0.065650 
queue_avg = 0.940951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.940951
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=995787 n_nop=879152 n_act=28398 n_pre=28382 n_ref_event=0 n_req=59520 n_rd=56764 n_rd_L2_A=0 n_write=0 n_wr_bk=11024 bw_util=0.06807
n_activity=610586 dram_eff=0.111
bk0: 3604a 940535i bk1: 3584a 941914i bk2: 3640a 941807i bk3: 3644a 939889i bk4: 3792a 935105i bk5: 3760a 936776i bk6: 3672a 937518i bk7: 3628a 935773i bk8: 3344a 937488i bk9: 3292a 940680i bk10: 3396a 937025i bk11: 3420a 937887i bk12: 3579a 935417i bk13: 3542a 938052i bk14: 3455a 938779i bk15: 3412a 941540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522883
Row_Buffer_Locality_read = 0.536696
Row_Buffer_Locality_write = 0.238389
Bank_Level_Parallism = 2.180979
Bank_Level_Parallism_Col = 1.802192
Bank_Level_Parallism_Ready = 1.415015
write_to_read_ratio_blp_rw_average = 0.090024
GrpLevelPara = 1.421717 

BW Util details:
bwutil = 0.068075 
total_CMD = 995787 
util_bw = 67788 
Wasted_Col = 235758 
Wasted_Row = 143926 
Idle = 548315 

BW Util Bottlenecks: 
RCDc_limit = 270765 
RCDWRc_limit = 11702 
WTRc_limit = 20533 
RTWc_limit = 45721 
CCDLc_limit = 26270 
rwq = 0 
CCDLc_limit_alone = 20994 
WTRc_limit_alone = 18054 
RTWc_limit_alone = 42924 

Commands details: 
total_CMD = 995787 
n_nop = 879152 
Read = 56764 
Write = 0 
L2_Alloc = 0 
L2_WB = 11024 
n_act = 28398 
n_pre = 28382 
n_ref = 0 
n_req = 59520 
total_req = 67788 

Dual Bus Interface Util: 
issued_total_row = 56780 
issued_total_col = 67788 
Row_Bus_Util =  0.057020 
CoL_Bus_Util = 0.068075 
Either_Row_CoL_Bus_Util = 0.117128 
Issued_on_Two_Bus_Simul_Util = 0.007967 
issued_two_Eff = 0.068016 
queue_avg = 0.988795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.988795
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=995787 n_nop=880191 n_act=27842 n_pre=27826 n_ref_event=0 n_req=59349 n_rd=56574 n_rd_L2_A=0 n_write=0 n_wr_bk=11100 bw_util=0.06796
n_activity=607646 dram_eff=0.1114
bk0: 3552a 942311i bk1: 3565a 943831i bk2: 3628a 943883i bk3: 3716a 941742i bk4: 3796a 938032i bk5: 3788a 937750i bk6: 3680a 938296i bk7: 3588a 940190i bk8: 3332a 939068i bk9: 3332a 936783i bk10: 3357a 939769i bk11: 3356a 939087i bk12: 3500a 932748i bk13: 3521a 935794i bk14: 3455a 939305i bk15: 3408a 940613i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530877
Row_Buffer_Locality_read = 0.543748
Row_Buffer_Locality_write = 0.268468
Bank_Level_Parallism = 2.180758
Bank_Level_Parallism_Col = 1.811827
Bank_Level_Parallism_Ready = 1.435795
write_to_read_ratio_blp_rw_average = 0.093459
GrpLevelPara = 1.421727 

BW Util details:
bwutil = 0.067960 
total_CMD = 995787 
util_bw = 67674 
Wasted_Col = 232655 
Wasted_Row = 141141 
Idle = 554317 

BW Util Bottlenecks: 
RCDc_limit = 265225 
RCDWRc_limit = 11694 
WTRc_limit = 20174 
RTWc_limit = 46380 
CCDLc_limit = 26949 
rwq = 0 
CCDLc_limit_alone = 21496 
WTRc_limit_alone = 17691 
RTWc_limit_alone = 43410 

Commands details: 
total_CMD = 995787 
n_nop = 880191 
Read = 56574 
Write = 0 
L2_Alloc = 0 
L2_WB = 11100 
n_act = 27842 
n_pre = 27826 
n_ref = 0 
n_req = 59349 
total_req = 67674 

Dual Bus Interface Util: 
issued_total_row = 55668 
issued_total_col = 67674 
Row_Bus_Util =  0.055904 
CoL_Bus_Util = 0.067960 
Either_Row_CoL_Bus_Util = 0.116085 
Issued_on_Two_Bus_Simul_Util = 0.007779 
issued_two_Eff = 0.067009 
queue_avg = 1.035640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03564
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=995787 n_nop=880705 n_act=27529 n_pre=27513 n_ref_event=0 n_req=59557 n_rd=56771 n_rd_L2_A=0 n_write=0 n_wr_bk=11144 bw_util=0.0682
n_activity=604036 dram_eff=0.1124
bk0: 3577a 942643i bk1: 3572a 942668i bk2: 3624a 943432i bk3: 3640a 940197i bk4: 3808a 939408i bk5: 3820a 937490i bk6: 3683a 939326i bk7: 3637a 935599i bk8: 3357a 938344i bk9: 3360a 936012i bk10: 3399a 939161i bk11: 3356a 937773i bk12: 3545a 937672i bk13: 3512a 936407i bk14: 3457a 941669i bk15: 3424a 939745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537771
Row_Buffer_Locality_read = 0.548925
Row_Buffer_Locality_write = 0.310481
Bank_Level_Parallism = 2.203689
Bank_Level_Parallism_Col = 1.854383
Bank_Level_Parallism_Ready = 1.522594
write_to_read_ratio_blp_rw_average = 0.085683
GrpLevelPara = 1.420924 

BW Util details:
bwutil = 0.068202 
total_CMD = 995787 
util_bw = 67915 
Wasted_Col = 228286 
Wasted_Row = 141521 
Idle = 558065 

BW Util Bottlenecks: 
RCDc_limit = 262654 
RCDWRc_limit = 10216 
WTRc_limit = 18610 
RTWc_limit = 41279 
CCDLc_limit = 25733 
rwq = 0 
CCDLc_limit_alone = 20580 
WTRc_limit_alone = 16210 
RTWc_limit_alone = 38526 

Commands details: 
total_CMD = 995787 
n_nop = 880705 
Read = 56771 
Write = 0 
L2_Alloc = 0 
L2_WB = 11144 
n_act = 27529 
n_pre = 27513 
n_ref = 0 
n_req = 59557 
total_req = 67915 

Dual Bus Interface Util: 
issued_total_row = 55042 
issued_total_col = 67915 
Row_Bus_Util =  0.055275 
CoL_Bus_Util = 0.068202 
Either_Row_CoL_Bus_Util = 0.115569 
Issued_on_Two_Bus_Simul_Util = 0.007908 
issued_two_Eff = 0.068429 
queue_avg = 1.176981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.17698
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=995787 n_nop=880729 n_act=27459 n_pre=27443 n_ref_event=0 n_req=59604 n_rd=56830 n_rd_L2_A=0 n_write=0 n_wr_bk=11090 bw_util=0.06821
n_activity=609197 dram_eff=0.1115
bk0: 3564a 941412i bk1: 3596a 944041i bk2: 3668a 941409i bk3: 3676a 940072i bk4: 3760a 939340i bk5: 3804a 939994i bk6: 3668a 938881i bk7: 3620a 936626i bk8: 3331a 937541i bk9: 3332a 938470i bk10: 3448a 935763i bk11: 3384a 936942i bk12: 3556a 935557i bk13: 3575a 937851i bk14: 3464a 939617i bk15: 3384a 942990i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539309
Row_Buffer_Locality_read = 0.551434
Row_Buffer_Locality_write = 0.290916
Bank_Level_Parallism = 2.190210
Bank_Level_Parallism_Col = 1.857382
Bank_Level_Parallism_Ready = 1.529196
write_to_read_ratio_blp_rw_average = 0.089441
GrpLevelPara = 1.419429 

BW Util details:
bwutil = 0.068207 
total_CMD = 995787 
util_bw = 67920 
Wasted_Col = 230710 
Wasted_Row = 142282 
Idle = 554875 

BW Util Bottlenecks: 
RCDc_limit = 262390 
RCDWRc_limit = 10651 
WTRc_limit = 19633 
RTWc_limit = 44960 
CCDLc_limit = 26336 
rwq = 0 
CCDLc_limit_alone = 20964 
WTRc_limit_alone = 17262 
RTWc_limit_alone = 41959 

Commands details: 
total_CMD = 995787 
n_nop = 880729 
Read = 56830 
Write = 0 
L2_Alloc = 0 
L2_WB = 11090 
n_act = 27459 
n_pre = 27443 
n_ref = 0 
n_req = 59604 
total_req = 67920 

Dual Bus Interface Util: 
issued_total_row = 54902 
issued_total_col = 67920 
Row_Bus_Util =  0.055134 
CoL_Bus_Util = 0.068207 
Either_Row_CoL_Bus_Util = 0.115545 
Issued_on_Two_Bus_Simul_Util = 0.007797 
issued_two_Eff = 0.067479 
queue_avg = 1.209679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20968
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=995787 n_nop=879531 n_act=27998 n_pre=27982 n_ref_event=0 n_req=59736 n_rd=56934 n_rd_L2_A=0 n_write=0 n_wr_bk=11208 bw_util=0.06843
n_activity=606527 dram_eff=0.1123
bk0: 3613a 941127i bk1: 3604a 940255i bk2: 3668a 940241i bk3: 3696a 941019i bk4: 3808a 940214i bk5: 3796a 936882i bk6: 3636a 938322i bk7: 3628a 938537i bk8: 3336a 935476i bk9: 3332a 937623i bk10: 3396a 939071i bk11: 3412a 937084i bk12: 3584a 937126i bk13: 3573a 938088i bk14: 3452a 938534i bk15: 3400a 941305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531304
Row_Buffer_Locality_read = 0.544420
Row_Buffer_Locality_write = 0.264811
Bank_Level_Parallism = 2.207054
Bank_Level_Parallism_Col = 1.833862
Bank_Level_Parallism_Ready = 1.446758
write_to_read_ratio_blp_rw_average = 0.091122
GrpLevelPara = 1.435084 

BW Util details:
bwutil = 0.068430 
total_CMD = 995787 
util_bw = 68142 
Wasted_Col = 231132 
Wasted_Row = 140871 
Idle = 555642 

BW Util Bottlenecks: 
RCDc_limit = 265939 
RCDWRc_limit = 11601 
WTRc_limit = 20795 
RTWc_limit = 47027 
CCDLc_limit = 26098 
rwq = 0 
CCDLc_limit_alone = 20790 
WTRc_limit_alone = 18290 
RTWc_limit_alone = 44224 

Commands details: 
total_CMD = 995787 
n_nop = 879531 
Read = 56934 
Write = 0 
L2_Alloc = 0 
L2_WB = 11208 
n_act = 27998 
n_pre = 27982 
n_ref = 0 
n_req = 59736 
total_req = 68142 

Dual Bus Interface Util: 
issued_total_row = 55980 
issued_total_col = 68142 
Row_Bus_Util =  0.056217 
CoL_Bus_Util = 0.068430 
Either_Row_CoL_Bus_Util = 0.116748 
Issued_on_Two_Bus_Simul_Util = 0.007899 
issued_two_Eff = 0.067661 
queue_avg = 1.026037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02604
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=995787 n_nop=879713 n_act=28115 n_pre=28099 n_ref_event=0 n_req=59225 n_rd=56471 n_rd_L2_A=0 n_write=0 n_wr_bk=11009 bw_util=0.06777
n_activity=610365 dram_eff=0.1106
bk0: 3596a 943286i bk1: 3578a 944603i bk2: 3652a 943596i bk3: 3648a 941343i bk4: 3755a 940788i bk5: 3776a 939784i bk6: 3664a 936493i bk7: 3620a 939206i bk8: 3324a 938138i bk9: 3332a 937805i bk10: 3392a 938391i bk11: 3332a 940223i bk12: 3484a 937087i bk13: 3446a 938230i bk14: 3464a 941736i bk15: 3408a 940491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525285
Row_Buffer_Locality_read = 0.540437
Row_Buffer_Locality_write = 0.214597
Bank_Level_Parallism = 2.142530
Bank_Level_Parallism_Col = 1.747748
Bank_Level_Parallism_Ready = 1.345673
write_to_read_ratio_blp_rw_average = 0.094638
GrpLevelPara = 1.413083 

BW Util details:
bwutil = 0.067765 
total_CMD = 995787 
util_bw = 67480 
Wasted_Col = 234656 
Wasted_Row = 141553 
Idle = 552098 

BW Util Bottlenecks: 
RCDc_limit = 268227 
RCDWRc_limit = 12623 
WTRc_limit = 20542 
RTWc_limit = 45600 
CCDLc_limit = 26788 
rwq = 0 
CCDLc_limit_alone = 21446 
WTRc_limit_alone = 18046 
RTWc_limit_alone = 42754 

Commands details: 
total_CMD = 995787 
n_nop = 879713 
Read = 56471 
Write = 0 
L2_Alloc = 0 
L2_WB = 11009 
n_act = 28115 
n_pre = 28099 
n_ref = 0 
n_req = 59225 
total_req = 67480 

Dual Bus Interface Util: 
issued_total_row = 56214 
issued_total_col = 67480 
Row_Bus_Util =  0.056452 
CoL_Bus_Util = 0.067765 
Either_Row_CoL_Bus_Util = 0.116565 
Issued_on_Two_Bus_Simul_Util = 0.007652 
issued_two_Eff = 0.065648 
queue_avg = 0.850294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.850294

========= L2 cache stats =========
L2_cache_bank[0]: Access = 174878, Miss = 31225, Miss_rate = 0.179, Pending_hits = 132, Reservation_fails = 383
L2_cache_bank[1]: Access = 170957, Miss = 31288, Miss_rate = 0.183, Pending_hits = 188, Reservation_fails = 2027
L2_cache_bank[2]: Access = 177606, Miss = 31358, Miss_rate = 0.177, Pending_hits = 193, Reservation_fails = 3053
L2_cache_bank[3]: Access = 170886, Miss = 31382, Miss_rate = 0.184, Pending_hits = 185, Reservation_fails = 1541
L2_cache_bank[4]: Access = 171718, Miss = 31340, Miss_rate = 0.183, Pending_hits = 146, Reservation_fails = 793
L2_cache_bank[5]: Access = 181552, Miss = 31292, Miss_rate = 0.172, Pending_hits = 182, Reservation_fails = 551
L2_cache_bank[6]: Access = 179732, Miss = 31176, Miss_rate = 0.173, Pending_hits = 171, Reservation_fails = 1830
L2_cache_bank[7]: Access = 171170, Miss = 31276, Miss_rate = 0.183, Pending_hits = 162, Reservation_fails = 1065
L2_cache_bank[8]: Access = 176152, Miss = 31300, Miss_rate = 0.178, Pending_hits = 186, Reservation_fails = 299
L2_cache_bank[9]: Access = 170325, Miss = 31279, Miss_rate = 0.184, Pending_hits = 151, Reservation_fails = 1372
L2_cache_bank[10]: Access = 174729, Miss = 31217, Miss_rate = 0.179, Pending_hits = 163, Reservation_fails = 416
L2_cache_bank[11]: Access = 171548, Miss = 31384, Miss_rate = 0.183, Pending_hits = 169, Reservation_fails = 1787
L2_cache_bank[12]: Access = 181352, Miss = 31220, Miss_rate = 0.172, Pending_hits = 135, Reservation_fails = 382
L2_cache_bank[13]: Access = 171737, Miss = 31197, Miss_rate = 0.182, Pending_hits = 133, Reservation_fails = 632
L2_cache_bank[14]: Access = 193507, Miss = 31357, Miss_rate = 0.162, Pending_hits = 174, Reservation_fails = 119
L2_cache_bank[15]: Access = 167308, Miss = 31395, Miss_rate = 0.188, Pending_hits = 142, Reservation_fails = 476
L2_cache_bank[16]: Access = 178242, Miss = 31305, Miss_rate = 0.176, Pending_hits = 246, Reservation_fails = 3632
L2_cache_bank[17]: Access = 180676, Miss = 31352, Miss_rate = 0.174, Pending_hits = 194, Reservation_fails = 2228
L2_cache_bank[18]: Access = 176803, Miss = 31436, Miss_rate = 0.178, Pending_hits = 223, Reservation_fails = 2977
L2_cache_bank[19]: Access = 190323, Miss = 31549, Miss_rate = 0.166, Pending_hits = 237, Reservation_fails = 442
L2_cache_bank[20]: Access = 167980, Miss = 31251, Miss_rate = 0.186, Pending_hits = 155, Reservation_fails = 1082
L2_cache_bank[21]: Access = 184990, Miss = 31432, Miss_rate = 0.170, Pending_hits = 226, Reservation_fails = 3664
L2_cache_bank[22]: Access = 174902, Miss = 31339, Miss_rate = 0.179, Pending_hits = 203, Reservation_fails = 1669
L2_cache_bank[23]: Access = 169648, Miss = 31096, Miss_rate = 0.183, Pending_hits = 163, Reservation_fails = 784
L2_cache_bank[24]: Access = 174305, Miss = 31191, Miss_rate = 0.179, Pending_hits = 183, Reservation_fails = 2312
L2_cache_bank[25]: Access = 171799, Miss = 31506, Miss_rate = 0.183, Pending_hits = 244, Reservation_fails = 4014
L2_cache_bank[26]: Access = 173924, Miss = 31336, Miss_rate = 0.180, Pending_hits = 224, Reservation_fails = 3454
L2_cache_bank[27]: Access = 179910, Miss = 31437, Miss_rate = 0.175, Pending_hits = 215, Reservation_fails = 580
L2_cache_bank[28]: Access = 172916, Miss = 31286, Miss_rate = 0.181, Pending_hits = 156, Reservation_fails = 958
L2_cache_bank[29]: Access = 178168, Miss = 31325, Miss_rate = 0.176, Pending_hits = 157, Reservation_fails = 1449
L2_cache_bank[30]: Access = 168843, Miss = 31316, Miss_rate = 0.185, Pending_hits = 186, Reservation_fails = 1327
L2_cache_bank[31]: Access = 173578, Miss = 31272, Miss_rate = 0.180, Pending_hits = 197, Reservation_fails = 1169
L2_cache_bank[32]: Access = 171936, Miss = 31151, Miss_rate = 0.181, Pending_hits = 139, Reservation_fails = 168
L2_cache_bank[33]: Access = 177282, Miss = 31285, Miss_rate = 0.176, Pending_hits = 177, Reservation_fails = 2305
L2_cache_bank[34]: Access = 171336, Miss = 31224, Miss_rate = 0.182, Pending_hits = 181, Reservation_fails = 3793
L2_cache_bank[35]: Access = 173712, Miss = 31194, Miss_rate = 0.180, Pending_hits = 188, Reservation_fails = 2285
L2_cache_bank[36]: Access = 171637, Miss = 31370, Miss_rate = 0.183, Pending_hits = 209, Reservation_fails = 891
L2_cache_bank[37]: Access = 170297, Miss = 31102, Miss_rate = 0.183, Pending_hits = 190, Reservation_fails = 1900
L2_cache_bank[38]: Access = 173159, Miss = 31252, Miss_rate = 0.180, Pending_hits = 149, Reservation_fails = 610
L2_cache_bank[39]: Access = 177261, Miss = 31262, Miss_rate = 0.176, Pending_hits = 201, Reservation_fails = 1644
L2_cache_bank[40]: Access = 183121, Miss = 31386, Miss_rate = 0.171, Pending_hits = 158, Reservation_fails = 1049
L2_cache_bank[41]: Access = 175526, Miss = 31293, Miss_rate = 0.178, Pending_hits = 163, Reservation_fails = 1246
L2_cache_bank[42]: Access = 171264, Miss = 31379, Miss_rate = 0.183, Pending_hits = 154, Reservation_fails = 761
L2_cache_bank[43]: Access = 175520, Miss = 31311, Miss_rate = 0.178, Pending_hits = 223, Reservation_fails = 1828
L2_cache_bank[44]: Access = 172324, Miss = 31365, Miss_rate = 0.182, Pending_hits = 173, Reservation_fails = 2254
L2_cache_bank[45]: Access = 179459, Miss = 31373, Miss_rate = 0.175, Pending_hits = 162, Reservation_fails = 578
L2_cache_bank[46]: Access = 172159, Miss = 31275, Miss_rate = 0.182, Pending_hits = 181, Reservation_fails = 773
L2_cache_bank[47]: Access = 170997, Miss = 31108, Miss_rate = 0.182, Pending_hits = 165, Reservation_fails = 699
L2_total_cache_accesses = 8409154
L2_total_cache_misses = 1502445
L2_total_cache_miss_rate = 0.1787
L2_total_cache_pending_hits = 8634
L2_total_cache_reservation_fails = 71251
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6736359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8556
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 366135
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 70357
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 995992
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 158792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 35070
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 105210
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2772
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 72
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 767
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8107042
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 299072
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 70357
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 767
L2_cache_data_port_util = 0.102
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=8409154
icnt_total_pkts_simt_to_mem=8406914
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.44814
	minimum = 5
	maximum = 116
Network latency average = 5.23906
	minimum = 5
	maximum = 116
Slowest packet = 12893607
Flit latency average = 5.23906
	minimum = 5
	maximum = 116
Slowest flit = 12893607
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.132398
	minimum = 0.115664 (at node 55)
	maximum = 0.15766 (at node 7)
Accepted packet rate average = 0.132398
	minimum = 0.115664 (at node 55)
	maximum = 0.15766 (at node 7)
Injected flit rate average = 0.132398
	minimum = 0.115664 (at node 55)
	maximum = 0.15766 (at node 7)
Accepted flit rate average= 0.132398
	minimum = 0.115664 (at node 55)
	maximum = 0.15766 (at node 7)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.33488 (8 samples)
	minimum = 5 (8 samples)
	maximum = 79 (8 samples)
Network latency average = 5.21009 (8 samples)
	minimum = 5 (8 samples)
	maximum = 79 (8 samples)
Flit latency average = 5.21009 (8 samples)
	minimum = 5 (8 samples)
	maximum = 79 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.199766 (8 samples)
	minimum = 0.17957 (8 samples)
	maximum = 0.232371 (8 samples)
Accepted packet rate average = 0.199766 (8 samples)
	minimum = 0.17957 (8 samples)
	maximum = 0.232706 (8 samples)
Injected flit rate average = 0.199766 (8 samples)
	minimum = 0.17957 (8 samples)
	maximum = 0.232371 (8 samples)
Accepted flit rate average = 0.199766 (8 samples)
	minimum = 0.17957 (8 samples)
	maximum = 0.232706 (8 samples)
Injected packet size average = 1 (8 samples)
Accepted packet size average = 1 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 13 hrs, 59 min, 40 sec (50380 sec)
gpgpu_simulation_rate = 2483 (inst/sec)
gpgpu_simulation_rate = 27 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399350..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399348..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399340..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29399334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29399370..

GPGPU-Sim PTX: cudaLaunch for 0x0x401b10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9pagerank2PiS_S_PfS0_ii 
GPGPU-Sim PTX: pushing kernel '_Z9pagerank2PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 43 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 45 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
Destroy streams for kernel 9: size 0
kernel_name = _Z9pagerank2PiS_S_PfS0_ii 
kernel_launch_uid = 9 
gpu_sim_cycle = 9006
gpu_sim_insn = 7478645
gpu_ipc =     830.4069
gpu_tot_sim_cycle = 1414825
gpu_tot_sim_insn = 132607815
gpu_tot_ipc =      93.7274
gpu_tot_issued_cta = 10521
gpu_occupancy = 77.1055% 
gpu_tot_occupancy = 77.0092% 
max_total_param_size = 0
gpu_stall_dramfull = 12849
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      12.4530
partiton_level_parallism_total  =       6.0213
partiton_level_parallism_util =      13.8579
partiton_level_parallism_util_total  =       7.6577
L2_BW  =     478.1964 GB/Sec
L2_BW_total  =     231.2782 GB/Sec
gpu_total_sim_rate=2606

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5307824
	L1I_total_cache_misses = 20753
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 126770
L1D_cache:
	L1D_cache_core[0]: Access = 255572, Miss = 42366, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 254781, Miss = 41858, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 268009, Miss = 43915, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 255784, Miss = 42122, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 264013, Miss = 42016, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 257173, Miss = 42392, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 256272, Miss = 41802, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 260869, Miss = 41714, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 255604, Miss = 41795, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 254440, Miss = 41652, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 254840, Miss = 42208, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 255145, Miss = 41825, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 256423, Miss = 42218, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 253056, Miss = 42557, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 253844, Miss = 41738, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 255858, Miss = 42110, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 259002, Miss = 43528, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 256242, Miss = 41879, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 254627, Miss = 40787, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 254884, Miss = 41568, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 256862, Miss = 41702, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 255760, Miss = 42068, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 259436, Miss = 43063, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 256796, Miss = 42247, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 251432, Miss = 40759, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 256400, Miss = 41037, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 257319, Miss = 42083, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 251340, Miss = 41668, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 268205, Miss = 42518, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 262868, Miss = 42175, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 255403, Miss = 42203, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 259087, Miss = 42159, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 254362, Miss = 41293, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 266621, Miss = 42440, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 263454, Miss = 41133, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 252516, Miss = 40445, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 258037, Miss = 41074, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 253042, Miss = 40644, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 250317, Miss = 39875, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 265805, Miss = 41832, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 10291500
	L1D_total_cache_misses = 1674468
	L1D_total_cache_miss_rate = 0.1627
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 364728
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0140
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8467496
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 778037
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 672127
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 359608
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 149536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 224304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5287071
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20753
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126770
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9917660
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 364728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 373840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5307824

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2565, 2985, 2481, 3013, 2509, 2229, 3655, 2985, 1966, 2414, 2554, 2190, 3590, 2274, 2778, 2274, 2553, 2609, 2329, 2824, 2432, 2579, 2413, 2889, 2240, 1960, 1960, 2100, 1960, 2100, 1988, 2184, 2100, 1596, 1736, 1652, 1848, 1764, 1596, 2100, 1512, 1708, 1706, 1484, 1820, 1568, 1876, 1820, 1462, 1518, 1490, 1350, 1266, 1322, 1462, 1462, 966, 910, 1106, 1050, 1078, 994, 1470, 1106, 
gpgpu_n_tot_thrd_icount = 325869440
gpgpu_n_tot_w_icount = 10183420
gpgpu_n_stall_shd_mem = 324774960
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8144426
gpgpu_n_mem_write_global = 373840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 27053024
gpgpu_n_store_insn = 2990670
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11671296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:308785707	W0_Idle:11542743	W0_Scoreboard:17104922	W1:2013536	W2:928536	W3:584408	W4:428760	W5:342972	W6:285300	W7:258860	W8:223312	W9:190220	W10:174648	W11:155840	W12:146820	W13:135584	W14:132700	W15:135700	W16:135104	W17:132152	W18:127096	W19:130932	W20:118004	W21:114508	W22:109668	W23:110336	W24:102988	W25:103068	W26:95008	W27:95058	W28:72380	W29:63220	W30:49216	W31:26016	W32:2461470
single_issue_nums: WS0:2535450	WS1:2548698	WS2:2537744	WS3:2561528	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11481584 {8:1435198,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14953600 {40:373840,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 268369120 {40:6709228,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 57407920 {40:1435198,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2990720 {8:373840,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 268369120 {40:6709228,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
maxmflatency = 2190 
max_icnt2mem_latency = 793 
maxmrqlatency = 1810 
max_icnt2sh_latency = 123 
averagemflatency = 165 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 7 
mrq_lat_table:570439 	326439 	18882 	27117 	206506 	141431 	67913 	44887 	21587 	3325 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7140835 	1339104 	36593 	1882 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4651174 	3600859 	256877 	7280 	1069 	1065 	541 	201 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	7823123 	676926 	15681 	2216 	480 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2761 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        40        49        27        16        34        34        34        18        23        37 
dram[1]:        64        64        64        64        64        64        53        52        18        30        27        18        23        17        39        31 
dram[2]:        64        64        64        64        59        57        29        33        22        20        33        43        44        40        23        24 
dram[3]:        64        64        64        64        64        60        27        44        22        30        23        21        21        17        26        27 
dram[4]:        64        64        64        64        64        64        40        38        26        25        19        15        29        28        29        38 
dram[5]:        64        64        64        64        64        64        40        38        22        27        22        22        21        17        24        32 
dram[6]:        64        64        64        64        60        56        40        32        30        18        21        17        40        36        31        44 
dram[7]:        64        64        64        64        63        60        36        25        24        33        22        17        24        35        31        32 
dram[8]:        64        64        64        64        64        64        40        37        18        23        16        27        25        24        29        39 
dram[9]:        64        64        64        64        64        61        36        32        24        27        23        30        17        36        29        44 
dram[10]:        64        64        64        64        58        56        23        29        18        18        50        29        40        36        29        34 
dram[11]:        64        64        64        64        64        56        32        28        19        20        31        23        29        19        28        42 
dram[12]:        64        64        64        64        64        64        35        26        20        20        25        19        27        19        36        24 
dram[13]:        64        64        64        64        64        64        36        32        32        30        25        19        44        21        36        35 
dram[14]:        64        64        64        64        60        57        34        17        26        43        40        20        40        32        20        21 
dram[15]:        64        64        64        64        64        56        25        24        19        15        21        24        19        24        36        28 
dram[16]:        64        64        64        64        64        64        37        33        28        26        20        22        23        27        45        32 
dram[17]:        64        64        64        64        64        64        47        37        25        29        27        22        24        23        35        22 
dram[18]:        64        64        64        64        54        53        31        41        17        29        32        27        40        32        31        41 
dram[19]:        64        64        64        64        60        60        32        35        19        28        30        21        21        22        47        20 
dram[20]:        64        64        64        64        64        64        39        27        31        24        41        30        29        18        53        27 
dram[21]:        64        64        64        64        64        64        47        29        18        28        29        21        26        23        40        33 
dram[22]:        64        64        64        64        57        53        25        24        41        27        26        31        36        40        24        22 
dram[23]:        64        64        64        64        60        64        40        28        18        29        30        50        16        16        55        40 
maximum service time to same row:
dram[0]:     18066     10812     17222     15324     10374     28433     13255     12944      9285      7629     10697     11827     31140     15444     12729     66402 
dram[1]:     11938     16170     12987      6406      7320     15338      6006     11729     13525     18666     10016      9235      6617      5391     15856     10529 
dram[2]:     14815     17136     23887      6238     10040     20918      5973     13841      6973      6858     10643     13994     11697     18285     13767     13445 
dram[3]:     10827     19094     13516     11558      7126     13406     14608      8605     10192     18494      8658     24804      6966     15513      9209     10814 
dram[4]:      8779     14104      9549     10784     17536      9048      6287      6635     12323     13463     11515     12179      9871     23483     13987     18601 
dram[5]:     10290     12862      7577      7213      7458     11934     12948      9400      6688      7580     10389      8241      4643     12730      8772     11352 
dram[6]:     10566     17196      6679     10449      8200      6089      7794      4899     12403      9158      6750      7096     12761     37727     13337      9541 
dram[7]:     15507     15431     15087     10313      7259     18156     15248      7102     48520     11085      6847      8076      7933      6278     12987     11648 
dram[8]:     11078     37449     11328      6950     10080     20404      8616      6678     10777     27524      8612      8099     26154     11527     13919     16104 
dram[9]:     13129     21747      5674     18851      9822      8540      8291      9259     11486     14224      9497      8384      9602      9438     10858     12461 
dram[10]:     15132     84383      7373     19503      8064      8320      7305     12508      8882      9206      9597      9996      8546      8981     10465     13821 
dram[11]:      8755     89205     20801     10711      7682     11665      6555      9026      9237      6257      7703     14719     52604      8049     14386     11959 
dram[12]:     15692     10540     11834     15533      9369     10373      7183      9351     15548      6531      9656      5895      7256     18664     15399     10504 
dram[13]:      8961     23946     22310      6856      7550      9394      9927      5484     10895     15374     13392     14096     11731      8947     16007     14569 
dram[14]:     16577     16748      5410      9015      9538     10027     10102      9741     11465     11658      8846      9259      6301     10369     15408     23338 
dram[15]:     12899     14711      8865     10277      9206     10343     10857      8785     10735      7340     10584      8460     12474     21037     12782      9483 
dram[16]:     29014     12644      8030     10882     11051     14242     12395      8712      8051      8268      8800      8604     32928     10085     12759     24634 
dram[17]:     17607     15780     18757      7331      9555      9259      6925      5616     11263      8153     17077      9809     13190     10980     36104      8356 
dram[18]:     49491     35458     10810      5303      9346     10261     12033      7934      6498     15035     10337      9128      5167     36159     11076     37469 
dram[19]:     15051     15681     21438      8283      8653     14646     10553     14170     12607     25109     14369      9891      6096     13640     12051     11092 
dram[20]:     32544     10419     10173      7831      8349     11641     11967      5505     49692      8890     10746     14643     19766     11546     15094      8025 
dram[21]:     10441      9079     29208     23511      9132      8950      9632      7959      6976     12315     10762      8619      8099     13322     15247     11507 
dram[22]:     33404     10599      6535     17510     12554      9885      7970     13743     12508      6832     12872     15272     30646     11663      9237     12069 
dram[23]:      8605     15872      6576     18301     11273      8803     11617      7073     12167     12787     13927     13229      5239      8125     34659     13093 
average row accesses per activate:
dram[0]:  2.292365  2.323125  2.255396  2.404927  2.388186  2.407725  2.285209  2.207471  2.051805  1.865963  1.992651  2.005587  2.182249  1.910036  2.049404  2.189189 
dram[1]:  2.356138  2.230271  2.314111  2.253317  2.398305  2.388722  2.207653  2.195764  2.116377  1.929000  1.970702  1.972633  2.130852  1.943901  2.137544  2.144729 
dram[2]:  2.169866  2.208701  2.166191  2.165087  2.214245  2.180910  2.148148  2.073514  1.958011  1.812404  1.954521  1.993296  2.126554  1.905274  1.987356  2.097076 
dram[3]:  2.235188  2.218769  2.153091  2.160090  2.149351  2.249421  2.084052  2.108388  2.045455  1.981931  1.973094  1.967439  2.099319  1.870558  2.017957  2.079265 
dram[4]:  2.211674  2.313006  2.365869  2.276379  2.340666  2.292469  2.214286  2.096616  2.018223  1.997749  1.952721  2.042955  2.127684  1.928982  2.073521  2.109877 
dram[5]:  2.307165  2.233173  2.194592  2.199307  2.250567  2.374478  2.285291  2.177528  2.006841  2.047702  2.039249  2.035754  2.013896  2.061674  2.121534  2.057208 
dram[6]:  2.223411  2.294045  2.221765  2.252826  2.260399  2.206839  2.162791  2.002600  1.970933  2.034402  1.953133  2.026166  2.081156  2.066667  2.162162  1.985643 
dram[7]:  2.262967  2.247144  2.138764  2.161616  2.172037  2.302837  2.284956  2.109341  2.051402  2.094843  2.047258  1.965136  2.124500  2.100283  2.137707  2.223186 
dram[8]:  2.325843  2.250302  2.263032  2.236193  2.407497  2.267557  2.463538  2.026137  2.000000  2.074723  2.015323  1.960577  2.100959  1.990431  2.128572  2.178313 
dram[9]:  2.135399  2.321670  2.168373  2.326021  2.334708  2.296318  2.216216  2.107007  2.115821  2.057076  2.002245  2.059226  2.048370  2.066557  2.216912  2.124194 
dram[10]:  2.225532  2.466356  2.204307  2.317746  2.215522  2.266366  2.061861  2.137299  1.952142  1.880021  2.030630  2.052422  2.142207  2.080931  2.038961  2.102147 
dram[11]:  2.331222  2.248775  2.139943  2.304215  2.216887  2.204941  2.076923  2.176906  2.093341  1.928140  2.000000  1.903846  1.991453  1.888144  2.083670  2.066936 
dram[12]:  2.398967  2.380102  2.267911  2.352010  2.382300  2.391566  2.165630  2.122283  1.917163  1.991544  2.028490  1.942826  2.138808  2.165701  2.077278  2.116019 
dram[13]:  2.234597  2.316728  2.231365  2.181353  2.295244  2.186366  2.295102  2.187148  2.145024  2.110386  1.941495  2.042469  1.986323  2.079758  2.136256  2.060589 
dram[14]:  2.393842  2.204021  2.132361  2.236152  2.334505  2.285878  2.293341  2.218015  1.854890  1.935947  1.884027  1.974739  2.203736  2.030075  2.048488  1.976031 
dram[15]:  2.304619  2.214539  2.278947  2.241642  2.389759  2.402194  2.263220  2.126862  1.932634  1.850053  2.067364  1.940055  1.976471  2.061326  2.100523  1.965039 
dram[16]:  2.341572  2.116949  2.331254  2.422152  2.282184  2.236857  2.253661  2.295537  1.995498  1.946703  1.989368  1.988294  2.022851  2.061770  2.167075  2.133214 
dram[17]:  2.208823  2.212264  2.260036  2.272838  2.378115  2.205357  2.208452  2.267900  1.900487  1.931980  2.049511  2.009518  2.040606  2.095609  2.106893  2.006772 
dram[18]:  2.171412  2.210840  2.321670  2.269023  2.134336  2.159253  2.204662  2.048559  1.929039  2.010423  1.977937  2.021265  1.997352  2.097246  1.981360  2.052449 
dram[19]:  2.170213  2.235152  2.339751  2.455352  2.273871  2.192924  2.290417  2.274310  1.983118  1.948038  2.074226  2.027429  1.839401  2.013557  2.084198  2.025057 
dram[20]:  2.229380  2.279285  2.406910  2.256563  2.351001  2.301551  2.324985  2.091255  2.044355  1.953795  2.072129  1.927639  2.180491  2.049806  2.188143  2.039932 
dram[21]:  2.173939  2.344025  2.341718  2.257817  2.350269  2.401807  2.295266  2.166950  1.985916  2.050670  2.015504  1.971318  2.044784  2.149629  2.103889  2.147381 
dram[22]:  2.175276  2.176471  2.289742  2.365479  2.380441  2.216834  2.171946  2.215935  1.894737  1.970885  2.020845  1.995570  2.111857  2.144729  1.995028  2.073684 
dram[23]:  2.192353  2.211940  2.298426  2.189376  2.317591  2.273878  2.103149  2.183010  1.910326  1.955605  2.010101  1.985336  2.004367  1.987945  2.148104  1.991041 
average row locality = 1428663/669319 = 2.134502
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3571      3588      3624      3660      3784      3756      3672      3636      3337      3345      3336      3398      3502      3485      3451      3480 
dram[1]:      3564      3644      3632      3604      3784      3800      3708      3632      3336      3340      3376      3412      3586      3585      3460      3444 
dram[2]:      3600      3620      3650      3720      3748      3759      3679      3632      3352      3344      3375      3380      3572      3533      3456      3432 
dram[3]:      3604      3584      3596      3680      3792      3724      3664      3660      3320      3320      3328      3377      3512      3493      3440      3458 
dram[4]:      3616      3588      3620      3653      3764      3756      3668      3637      3352      3359      3360      3375      3574      3503      3450      3452 
dram[5]:      3577      3588      3601      3660      3791      3800      3652      3664      3328      3328      3396      3452      3576      3556      3440      3440 
dram[6]:      3608      3573      3636      3644      3788      3764      3620      3644      3336      3304      3392      3376      3556      3564      3444      3440 
dram[7]:      3616      3604      3660      3696      3796      3796      3668      3636      3324      3342      3320      3361      3528      3516      3457      3432 
dram[8]:      3596      3592      3636      3660      3800      3740      3678      3664      3352      3362      3362      3338      3537      3552      3424      3456 
dram[9]:      3592      3640      3664      3668      3784      3808      3653      3668      3352      3340      3380      3428      3578      3569      3457      3464 
dram[10]:      3544      3576      3644      3708      3789      3828      3636      3640      3320      3321      3388      3412      3574      3566      3452      3461 
dram[11]:      3558      3551      3636      3632      3828      3756      3680      3625      3329      3324      3356      3372      3536      3476      3452      3428 
dram[12]:      3588      3600      3628      3704      3780      3791      3635      3690      3349      3343      3368      3410      3506      3550      3445      3438 
dram[13]:      3632      3628      3608      3684      3780      3796      3644      3668      3344      3364      3392      3416      3584      3589      3448      3420 
dram[14]:      3600      3596      3656      3683      3803      3800      3628      3656      3336      3318      3384      3404      3583      3588      3436      3400 
dram[15]:      3568      3612      3732      3672      3788      3768      3652      3648      3312      3316      3368      3372      3508      3540      3456      3396 
dram[16]:      3571      3612      3604      3676      3792      3780      3649      3609      3354      3354      3363      3377      3526      3513      3396      3420 
dram[17]:      3619      3616      3632      3600      3744      3776      3662      3600      3324      3332      3372      3400      3577      3578      3450      3408 
dram[18]:      3604      3584      3640      3644      3792      3760      3672      3628      3344      3292      3396      3420      3579      3542      3455      3412 
dram[19]:      3552      3565      3628      3716      3796      3788      3680      3588      3332      3332      3357      3356      3500      3521      3455      3408 
dram[20]:      3577      3572      3624      3640      3808      3820      3683      3637      3357      3360      3399      3356      3545      3512      3457      3424 
dram[21]:      3564      3596      3668      3676      3760      3804      3668      3620      3331      3332      3448      3384      3556      3575      3464      3384 
dram[22]:      3613      3604      3668      3696      3808      3796      3636      3628      3336      3332      3396      3412      3584      3573      3452      3400 
dram[23]:      3596      3578      3652      3648      3755      3776      3664      3620      3324      3332      3392      3332      3484      3446      3464      3408 
total dram reads = 1362176
bank skew: 3828/3292 = 1.16
chip skew: 57045/56471 = 1.01
number of total write accesses:
dram[0]:       122       129       138       147       178       171       206       205       188       191       189       192       186       188       158       165 
dram[1]:       121       143       140       132       178       182       215       204       192       192       189       192       192       192       161       157 
dram[2]:       130       137       143       162       169       171       207       204       192       192       192       188       192       188       159       154 
dram[3]:       131       128       131       152       180       163       204       211       190       190       192       188       187       192       156       162 
dram[4]:       135       129       137       144       173       171       207       204       192       191       192       192       192       191       160       158 
dram[5]:       126       128       132       147       179       182       201       212       192       192       189       192       192       188       156       156 
dram[6]:       134       125       141       143       179       173       193       207       190       185       192       186       188       187       156       156 
dram[7]:       136       133       147       156       181       181       205       203       188       192       189       190       192       191       160       154 
dram[8]:       130       130       141       146       182       167       207       212       192       192       189       193       188       192       152       160 
dram[9]:       130       142       148       149       178       183       201       211       192       192       188       188       191       188       161       162 
dram[10]:       117       126       143       158       179       188       197       205       188       189       192       190       192       188       159       161 
dram[11]:       123       119       141       140       189       171       208       202       192       191       192       192       192       187       159       154 
dram[12]:       128       132       139       158       177       179       196       215       192       190       192       192       192       188       157       155 
dram[13]:       140       139       134       153       177       181       198       212       191       192       192       191       192       192       158       151 
dram[14]:       132       131       146       152       182       182       195       210       192       188       190       192       192       192       155       145 
dram[15]:       124       135       165       150       179       174       200       208       188       188       192       188       188       191       159       145 
dram[16]:       124       135       133       151       179       177       198       197       192       189       192       190       192       192       145       151 
dram[17]:       136       136       140       132       168       176       205       201       190       190       188       189       192       192       157       148 
dram[18]:       133       128       142       143       180       172       206       211       190       180       190       192       192       189       159       149 
dram[19]:       120       123       139       161       181       179       216       201       192       192       192       192       188       192       159       148 
dram[20]:       126       125       138       142       184       187       216       213       192       192       192       187       188       192       160       152 
dram[21]:       123       131       149       151       172       183       211       209       194       189       192       190       188       189       161       142 
dram[22]:       135       133       149       155       184       181       204       210       192       188       191       192       192       191       159       146 
dram[23]:       131       127       145       144       171       176       210       209       191       192       190       188       188       182       162       148 
total dram writes = 66487
bank skew: 216/117 = 1.85
chip skew: 2804/2735 = 1.03
average mf latency per bank:
dram[0]:       1369      1408      1144      1199      1046      1029       878       915       831       729       725       691       665       669      1196      1092
dram[1]:       1583      1461      1271      1189      1006       945       837       884       831       761       718       690       643       641      1129      1171
dram[2]:       1363      1497      1146      1173       934      1119       912       901       837       836       729       751       635       661      1138      1124
dram[3]:       1470      1467      1323      1120       999      1034       809       874       752       755       661       694       624       666      1374      1080
dram[4]:       1372      1353      1284      1253       972       991       927       846       773       761       726       728       633       640      1245      1172
dram[5]:       1684      1364      1187      1195       919      1006       921       878       733       728       694       697       623       634      1090      1198
dram[6]:       1382      1546      1319      1171      1071      1004       839       825       850       746       657       679       635       629      1343      1134
dram[7]:       1452      1424      1295      1242      1005       944      1016       828       776       740       677       664       611       631      1721      1059
dram[8]:       1566      1550      1151      1152      1011      1030       820       915       814       842       726       686       664       663      1331      1263
dram[9]:       1583      1396      1167      1368      1036       987       861       955       829       779       711       706       624       630      1164      1600
dram[10]:       1258      1510      1137      1357      1143       947       882       890       770       786       678       695       636       652      1098      1440
dram[11]:       1445      1465      1220      1192       999      1026       887       844       773       753       733       659       633       589      1143      1153
dram[12]:       1313      1515      1223      1175      1026       999       870       895       776       814       678       740       668       658      1373      1188
dram[13]:       1433      1499      1247      1104      1025      1108       853       854       757       734       706       686       618       630      1231      1397
dram[14]:       1439      1392      1091      1191       975       965       838       867       776       823       685       714       642       634      1322      1417
dram[15]:       1336      1348      1136      1298       928      1001       891       865       793       792       681       698       659       636      1196      1144
dram[16]:       1472      1369      1162      1245       957      1019       874       837       806       821       695       658       637       652      1224      1453
dram[17]:       1428      1422      1185      1118      1007      1057       873       873       778       826       690       700       619       611      1194      1248
dram[18]:       1418      1444      1201      1116      1019      1049       878       788       767       811       696       682       618       666      1116      1178
dram[19]:       1380      1579      1156      1165       989      1064       949       853       832       773       704       725       635       619      1157      1216
dram[20]:       1634      1580      1199      1245      1052       973       899       858       783       807       741       716       681       640      1253      1165
dram[21]:       1313      1396      1128      1209      1087      1013       879       878       788       792       693       694       618       673      1250      1335
dram[22]:       1389      1537      1197      1412       967       962       896       837       777       716       697       682       632       626      1186      1266
dram[23]:       1314      1421      1235      1230      1139       991       861       875       757       782       674       679       618       598      1113      1143
maximum mf latency per bank:
dram[0]:        872       850       904      1013      1314      1481       899      1331      1241       898       858       973      1265      1341       752       947
dram[1]:       1019       923      1020       958      1762      1317       855      1120      1117      1096      1091      1084      1274      1145       974      1116
dram[2]:        723       732       853       958       873       793       764       637       704       830       828       792       875       930       771       822
dram[3]:        819       879       762      1031       923      1012       767       802       915       802       830      1001       803       873       709       833
dram[4]:        929       967      1062      1042      1559      1353       886      1205      1069      1149      1041       876      1296      1151       805       974
dram[5]:       1047       740       702      1031      1067       874       884       955       861       984      1028      1207      1100       791       723       955
dram[6]:        685       793      1060       666      1087       821       954       801       796       716       739       974       886       786       778       862
dram[7]:        843       832      1386      1246       947       791      1050       940       948       824       732       811      1053      2033       800       903
dram[8]:       1124       865       965       992      1362      1281      1112       800      1332       925      1136       802      1689      1178      1180       785
dram[9]:        862       910      1344      1174      1268      1759       974       872      1126      1327      1059      1199      1315       911       977       970
dram[10]:        831       766      1100      1411      1269      1074      1193      1240      1228      1167       748      1026       972      1061       786       946
dram[11]:        905       822       713       815      1150      1050       972       780      1115       880       774       698       931       999      1014       700
dram[12]:        988      1849      1016      2086      1820      1515      1191      1411      1258      1904       936      1441      1237      1597       992      1451
dram[13]:       1031       812       985      1034      1651       985      1034       900      1065      1194       903      1244      1442      1246       929       844
dram[14]:        723       782       783      1474      1089      1011       816       897       899       811       670       947       784      1049       852       877
dram[15]:        793       737       912      1081      1009       841       922       927       856       787       662       747      1681       648       663       759
dram[16]:        926       829      1126      1399      2190      1886      1166      1020      1053      1261      1039      1175      2013      1590       875      1306
dram[17]:       1013       871      1280       766      1054      1515      1268       870       923      1142       971       845       980      1207       932      1269
dram[18]:        911       907      1064      1063       962       992      1078       961       757       747       973      1113       841      1243       937      1046
dram[19]:        872       944       776      1064      1047      1049      1240      1149       828      1135       933      1084      1140      1106      1027       892
dram[20]:       1336      1272      1066      1280      1314      1582      1167      1122      1267      1283      1181       949      1692      1206      1201      1141
dram[21]:        963      1128       992      1529      1154      1348       923      1065      1181      1449      1238      1206      1083      1240       875      1165
dram[22]:        828       699       999      1327       906       933       817      1005       781       948       709       949       777       929       754       844
dram[23]:        963       612       965      1261       875       808       865       663       723       840       762       888      1200       925       733       852

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002166 n_nop=887074 n_act=27401 n_pre=27385 n_ref_event=0 n_req=59378 n_rd=56625 n_rd_L2_A=0 n_write=0 n_wr_bk=11012 bw_util=0.06749
n_activity=605631 dram_eff=0.1117
bk0: 3571a 951244i bk1: 3588a 950597i bk2: 3624a 949317i bk3: 3660a 949748i bk4: 3784a 947597i bk5: 3756a 947801i bk6: 3672a 946052i bk7: 3636a 944573i bk8: 3337a 945174i bk9: 3345a 942216i bk10: 3336a 945929i bk11: 3398a 944179i bk12: 3502a 946159i bk13: 3485a 940181i bk14: 3451a 946210i bk15: 3480a 948443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538550
Row_Buffer_Locality_read = 0.551188
Row_Buffer_Locality_write = 0.278605
Bank_Level_Parallism = 2.166953
Bank_Level_Parallism_Col = 1.801045
Bank_Level_Parallism_Ready = 1.436078
write_to_read_ratio_blp_rw_average = 0.095147
GrpLevelPara = 1.414026 

BW Util details:
bwutil = 0.067491 
total_CMD = 1002166 
util_bw = 67637 
Wasted_Col = 230586 
Wasted_Row = 139541 
Idle = 564402 

BW Util Bottlenecks: 
RCDc_limit = 262450 
RCDWRc_limit = 11658 
WTRc_limit = 19894 
RTWc_limit = 46139 
CCDLc_limit = 26544 
rwq = 0 
CCDLc_limit_alone = 21181 
WTRc_limit_alone = 17453 
RTWc_limit_alone = 43217 

Commands details: 
total_CMD = 1002166 
n_nop = 887074 
Read = 56625 
Write = 0 
L2_Alloc = 0 
L2_WB = 11012 
n_act = 27401 
n_pre = 27385 
n_ref = 0 
n_req = 59378 
total_req = 67637 

Dual Bus Interface Util: 
issued_total_row = 54786 
issued_total_col = 67637 
Row_Bus_Util =  0.054668 
CoL_Bus_Util = 0.067491 
Either_Row_CoL_Bus_Util = 0.114843 
Issued_on_Two_Bus_Simul_Util = 0.007315 
issued_two_Eff = 0.063697 
queue_avg = 1.009708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00971
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002166 n_nop=886537 n_act=27616 n_pre=27600 n_ref_event=0 n_req=59689 n_rd=56907 n_rd_L2_A=0 n_write=0 n_wr_bk=11128 bw_util=0.06789
n_activity=610016 dram_eff=0.1115
bk0: 3564a 951994i bk1: 3644a 947477i bk2: 3632a 948356i bk3: 3604a 947398i bk4: 3784a 946272i bk5: 3800a 945021i bk6: 3708a 944306i bk7: 3632a 944139i bk8: 3336a 945997i bk9: 3340a 941850i bk10: 3376a 943441i bk11: 3412a 942412i bk12: 3586a 943905i bk13: 3585a 939321i bk14: 3460a 947214i bk15: 3444a 948511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537335
Row_Buffer_Locality_read = 0.547806
Row_Buffer_Locality_write = 0.323149
Bank_Level_Parallism = 2.191577
Bank_Level_Parallism_Col = 1.847551
Bank_Level_Parallism_Ready = 1.487602
write_to_read_ratio_blp_rw_average = 0.087083
GrpLevelPara = 1.422790 

BW Util details:
bwutil = 0.067888 
total_CMD = 1002166 
util_bw = 68035 
Wasted_Col = 230221 
Wasted_Row = 142856 
Idle = 561054 

BW Util Bottlenecks: 
RCDc_limit = 264168 
RCDWRc_limit = 10370 
WTRc_limit = 20130 
RTWc_limit = 42520 
CCDLc_limit = 26054 
rwq = 0 
CCDLc_limit_alone = 20933 
WTRc_limit_alone = 17707 
RTWc_limit_alone = 39822 

Commands details: 
total_CMD = 1002166 
n_nop = 886537 
Read = 56907 
Write = 0 
L2_Alloc = 0 
L2_WB = 11128 
n_act = 27616 
n_pre = 27600 
n_ref = 0 
n_req = 59689 
total_req = 68035 

Dual Bus Interface Util: 
issued_total_row = 55216 
issued_total_col = 68035 
Row_Bus_Util =  0.055097 
CoL_Bus_Util = 0.067888 
Either_Row_CoL_Bus_Util = 0.115379 
Issued_on_Two_Bus_Simul_Util = 0.007606 
issued_two_Eff = 0.065918 
queue_avg = 1.127451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12745
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002166 n_nop=884431 n_act=28822 n_pre=28806 n_ref_event=0 n_req=59632 n_rd=56852 n_rd_L2_A=0 n_write=0 n_wr_bk=11120 bw_util=0.06783
n_activity=616483 dram_eff=0.1103
bk0: 3600a 947705i bk1: 3620a 947879i bk2: 3650a 945578i bk3: 3720a 943479i bk4: 3748a 944756i bk5: 3759a 943373i bk6: 3679a 943571i bk7: 3632a 943173i bk8: 3352a 943318i bk9: 3344a 940112i bk10: 3375a 942031i bk11: 3380a 944731i bk12: 3572a 944592i bk13: 3533a 940465i bk14: 3456a 944785i bk15: 3432a 949051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.516669
Row_Buffer_Locality_read = 0.530993
Row_Buffer_Locality_write = 0.223741
Bank_Level_Parallism = 2.181177
Bank_Level_Parallism_Col = 1.790915
Bank_Level_Parallism_Ready = 1.401901
write_to_read_ratio_blp_rw_average = 0.091214
GrpLevelPara = 1.426562 

BW Util details:
bwutil = 0.067825 
total_CMD = 1002166 
util_bw = 67972 
Wasted_Col = 239263 
Wasted_Row = 144672 
Idle = 550259 

BW Util Bottlenecks: 
RCDc_limit = 274908 
RCDWRc_limit = 12274 
WTRc_limit = 21975 
RTWc_limit = 47026 
CCDLc_limit = 26420 
rwq = 0 
CCDLc_limit_alone = 21078 
WTRc_limit_alone = 19404 
RTWc_limit_alone = 44255 

Commands details: 
total_CMD = 1002166 
n_nop = 884431 
Read = 56852 
Write = 0 
L2_Alloc = 0 
L2_WB = 11120 
n_act = 28822 
n_pre = 28806 
n_ref = 0 
n_req = 59632 
total_req = 67972 

Dual Bus Interface Util: 
issued_total_row = 57628 
issued_total_col = 67972 
Row_Bus_Util =  0.057503 
CoL_Bus_Util = 0.067825 
Either_Row_CoL_Bus_Util = 0.117481 
Issued_on_Two_Bus_Simul_Util = 0.007848 
issued_two_Eff = 0.066803 
queue_avg = 0.899632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.899632
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002166 n_nop=885376 n_act=28455 n_pre=28439 n_ref_event=0 n_req=59309 n_rd=56552 n_rd_L2_A=0 n_write=0 n_wr_bk=11022 bw_util=0.06743
n_activity=614375 dram_eff=0.11
bk0: 3604a 949702i bk1: 3584a 949993i bk2: 3596a 947961i bk3: 3680a 945965i bk4: 3792a 943312i bk5: 3724a 946840i bk6: 3664a 943508i bk7: 3660a 943267i bk8: 3320a 946797i bk9: 3320a 945261i bk10: 3328a 946058i bk11: 3377a 943468i bk12: 3512a 945588i bk13: 3493a 941479i bk14: 3440a 945980i bk15: 3458a 947634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520225
Row_Buffer_Locality_read = 0.535224
Row_Buffer_Locality_write = 0.212550
Bank_Level_Parallism = 2.142440
Bank_Level_Parallism_Col = 1.751563
Bank_Level_Parallism_Ready = 1.359088
write_to_read_ratio_blp_rw_average = 0.092330
GrpLevelPara = 1.411372 

BW Util details:
bwutil = 0.067428 
total_CMD = 1002166 
util_bw = 67574 
Wasted_Col = 237383 
Wasted_Row = 143668 
Idle = 553541 

BW Util Bottlenecks: 
RCDc_limit = 271052 
RCDWRc_limit = 12519 
WTRc_limit = 21044 
RTWc_limit = 43944 
CCDLc_limit = 27075 
rwq = 0 
CCDLc_limit_alone = 21677 
WTRc_limit_alone = 18398 
RTWc_limit_alone = 41192 

Commands details: 
total_CMD = 1002166 
n_nop = 885376 
Read = 56552 
Write = 0 
L2_Alloc = 0 
L2_WB = 11022 
n_act = 28455 
n_pre = 28439 
n_ref = 0 
n_req = 59309 
total_req = 67574 

Dual Bus Interface Util: 
issued_total_row = 56894 
issued_total_col = 67574 
Row_Bus_Util =  0.056771 
CoL_Bus_Util = 0.067428 
Either_Row_CoL_Bus_Util = 0.116538 
Issued_on_Two_Bus_Simul_Util = 0.007661 
issued_two_Eff = 0.065742 
queue_avg = 0.842217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.842217
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002166 n_nop=886699 n_act=27771 n_pre=27755 n_ref_event=0 n_req=59495 n_rd=56727 n_rd_L2_A=0 n_write=0 n_wr_bk=11057 bw_util=0.06764
n_activity=607398 dram_eff=0.1116
bk0: 3616a 946986i bk1: 3588a 950928i bk2: 3620a 949320i bk3: 3653a 946823i bk4: 3764a 946037i bk5: 3756a 945509i bk6: 3668a 943913i bk7: 3637a 941815i bk8: 3352a 943784i bk9: 3359a 943623i bk10: 3360a 942808i bk11: 3375a 944040i bk12: 3574a 943292i bk13: 3503a 939833i bk14: 3450a 947386i bk15: 3452a 946472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533221
Row_Buffer_Locality_read = 0.546160
Row_Buffer_Locality_write = 0.268064
Bank_Level_Parallism = 2.199792
Bank_Level_Parallism_Col = 1.844301
Bank_Level_Parallism_Ready = 1.473268
write_to_read_ratio_blp_rw_average = 0.090170
GrpLevelPara = 1.428188 

BW Util details:
bwutil = 0.067637 
total_CMD = 1002166 
util_bw = 67784 
Wasted_Col = 231302 
Wasted_Row = 142584 
Idle = 560496 

BW Util Bottlenecks: 
RCDc_limit = 264863 
RCDWRc_limit = 10886 
WTRc_limit = 19719 
RTWc_limit = 45925 
CCDLc_limit = 26043 
rwq = 0 
CCDLc_limit_alone = 20797 
WTRc_limit_alone = 17542 
RTWc_limit_alone = 42856 

Commands details: 
total_CMD = 1002166 
n_nop = 886699 
Read = 56727 
Write = 0 
L2_Alloc = 0 
L2_WB = 11057 
n_act = 27771 
n_pre = 27755 
n_ref = 0 
n_req = 59495 
total_req = 67784 

Dual Bus Interface Util: 
issued_total_row = 55526 
issued_total_col = 67784 
Row_Bus_Util =  0.055406 
CoL_Bus_Util = 0.067637 
Either_Row_CoL_Bus_Util = 0.115217 
Issued_on_Two_Bus_Simul_Util = 0.007826 
issued_two_Eff = 0.067924 
queue_avg = 1.134529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13453
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002166 n_nop=886459 n_act=27759 n_pre=27743 n_ref_event=0 n_req=59613 n_rd=56849 n_rd_L2_A=0 n_write=0 n_wr_bk=11056 bw_util=0.06776
n_activity=609423 dram_eff=0.1114
bk0: 3577a 952131i bk1: 3588a 949495i bk2: 3601a 947270i bk3: 3660a 946020i bk4: 3791a 944867i bk5: 3800a 946520i bk6: 3652a 947796i bk7: 3664a 943394i bk8: 3328a 945408i bk9: 3328a 945158i bk10: 3396a 945631i bk11: 3452a 943826i bk12: 3576a 942013i bk13: 3556a 944191i bk14: 3440a 949001i bk15: 3440a 947542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534347
Row_Buffer_Locality_read = 0.548031
Row_Buffer_Locality_write = 0.252894
Bank_Level_Parallism = 2.153682
Bank_Level_Parallism_Col = 1.784046
Bank_Level_Parallism_Ready = 1.383020
write_to_read_ratio_blp_rw_average = 0.094233
GrpLevelPara = 1.418217 

BW Util details:
bwutil = 0.067758 
total_CMD = 1002166 
util_bw = 67905 
Wasted_Col = 232686 
Wasted_Row = 142374 
Idle = 559201 

BW Util Bottlenecks: 
RCDc_limit = 264176 
RCDWRc_limit = 11934 
WTRc_limit = 20042 
RTWc_limit = 47237 
CCDLc_limit = 27079 
rwq = 0 
CCDLc_limit_alone = 21746 
WTRc_limit_alone = 17655 
RTWc_limit_alone = 44291 

Commands details: 
total_CMD = 1002166 
n_nop = 886459 
Read = 56849 
Write = 0 
L2_Alloc = 0 
L2_WB = 11056 
n_act = 27759 
n_pre = 27743 
n_ref = 0 
n_req = 59613 
total_req = 67905 

Dual Bus Interface Util: 
issued_total_row = 55502 
issued_total_col = 67905 
Row_Bus_Util =  0.055382 
CoL_Bus_Util = 0.067758 
Either_Row_CoL_Bus_Util = 0.115457 
Issued_on_Two_Bus_Simul_Util = 0.007683 
issued_two_Eff = 0.066547 
queue_avg = 0.952021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.952021
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002166 n_nop=886152 n_act=28088 n_pre=28072 n_ref_event=0 n_req=59424 n_rd=56689 n_rd_L2_A=0 n_write=0 n_wr_bk=10940 bw_util=0.06748
n_activity=608452 dram_eff=0.1111
bk0: 3608a 947646i bk1: 3573a 950934i bk2: 3636a 946886i bk3: 3644a 947420i bk4: 3788a 945376i bk5: 3764a 943250i bk6: 3620a 944704i bk7: 3644a 939996i bk8: 3336a 944306i bk9: 3304a 946531i bk10: 3392a 943350i bk11: 3376a 945853i bk12: 3556a 943548i bk13: 3564a 944644i bk14: 3444a 949357i bk15: 3440a 944962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527329
Row_Buffer_Locality_read = 0.541657
Row_Buffer_Locality_write = 0.230347
Bank_Level_Parallism = 2.176824
Bank_Level_Parallism_Col = 1.802377
Bank_Level_Parallism_Ready = 1.406216
write_to_read_ratio_blp_rw_average = 0.090005
GrpLevelPara = 1.426123 

BW Util details:
bwutil = 0.067483 
total_CMD = 1002166 
util_bw = 67629 
Wasted_Col = 232811 
Wasted_Row = 143012 
Idle = 558714 

BW Util Bottlenecks: 
RCDc_limit = 267341 
RCDWRc_limit = 11828 
WTRc_limit = 19448 
RTWc_limit = 47288 
CCDLc_limit = 26357 
rwq = 0 
CCDLc_limit_alone = 21059 
WTRc_limit_alone = 17230 
RTWc_limit_alone = 44208 

Commands details: 
total_CMD = 1002166 
n_nop = 886152 
Read = 56689 
Write = 0 
L2_Alloc = 0 
L2_WB = 10940 
n_act = 28088 
n_pre = 28072 
n_ref = 0 
n_req = 59424 
total_req = 67629 

Dual Bus Interface Util: 
issued_total_row = 56160 
issued_total_col = 67629 
Row_Bus_Util =  0.056039 
CoL_Bus_Util = 0.067483 
Either_Row_CoL_Bus_Util = 0.115763 
Issued_on_Two_Bus_Simul_Util = 0.007758 
issued_two_Eff = 0.067018 
queue_avg = 0.925582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.925582
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002166 n_nop=886675 n_act=27697 n_pre=27681 n_ref_event=0 n_req=59550 n_rd=56752 n_rd_L2_A=0 n_write=0 n_wr_bk=11192 bw_util=0.0678
n_activity=607762 dram_eff=0.1118
bk0: 3616a 948860i bk1: 3604a 949243i bk2: 3660a 945382i bk3: 3696a 944697i bk4: 3796a 941608i bk5: 3796a 946250i bk6: 3668a 945883i bk7: 3636a 942849i bk8: 3324a 945804i bk9: 3342a 947317i bk10: 3320a 947188i bk11: 3361a 944966i bk12: 3528a 945094i bk13: 3516a 944925i bk14: 3457a 947471i bk15: 3432a 949441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534895
Row_Buffer_Locality_read = 0.548967
Row_Buffer_Locality_write = 0.249464
Bank_Level_Parallism = 2.173597
Bank_Level_Parallism_Col = 1.811543
Bank_Level_Parallism_Ready = 1.409793
write_to_read_ratio_blp_rw_average = 0.093376
GrpLevelPara = 1.425058 

BW Util details:
bwutil = 0.067797 
total_CMD = 1002166 
util_bw = 67944 
Wasted_Col = 230400 
Wasted_Row = 142045 
Idle = 561777 

BW Util Bottlenecks: 
RCDc_limit = 262618 
RCDWRc_limit = 11737 
WTRc_limit = 21099 
RTWc_limit = 45747 
CCDLc_limit = 26980 
rwq = 0 
CCDLc_limit_alone = 21509 
WTRc_limit_alone = 18561 
RTWc_limit_alone = 42814 

Commands details: 
total_CMD = 1002166 
n_nop = 886675 
Read = 56752 
Write = 0 
L2_Alloc = 0 
L2_WB = 11192 
n_act = 27697 
n_pre = 27681 
n_ref = 0 
n_req = 59550 
total_req = 67944 

Dual Bus Interface Util: 
issued_total_row = 55378 
issued_total_col = 67944 
Row_Bus_Util =  0.055258 
CoL_Bus_Util = 0.067797 
Either_Row_CoL_Bus_Util = 0.115241 
Issued_on_Two_Bus_Simul_Util = 0.007814 
issued_two_Eff = 0.067806 
queue_avg = 0.970474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.970474
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002166 n_nop=887023 n_act=27536 n_pre=27520 n_ref_event=0 n_req=59522 n_rd=56749 n_rd_L2_A=0 n_write=0 n_wr_bk=11089 bw_util=0.06769
n_activity=604567 dram_eff=0.1122
bk0: 3596a 950781i bk1: 3592a 948471i bk2: 3636a 948115i bk3: 3660a 947148i bk4: 3800a 946128i bk5: 3740a 946087i bk6: 3678a 949680i bk7: 3664a 940242i bk8: 3352a 943640i bk9: 3362a 945458i bk10: 3362a 943892i bk11: 3338a 944623i bk12: 3537a 943012i bk13: 3552a 940495i bk14: 3424a 947930i bk15: 3456a 949309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537381
Row_Buffer_Locality_read = 0.550847
Row_Buffer_Locality_write = 0.261810
Bank_Level_Parallism = 2.188944
Bank_Level_Parallism_Col = 1.831300
Bank_Level_Parallism_Ready = 1.432619
write_to_read_ratio_blp_rw_average = 0.093219
GrpLevelPara = 1.427286 

BW Util details:
bwutil = 0.067691 
total_CMD = 1002166 
util_bw = 67838 
Wasted_Col = 228883 
Wasted_Row = 141466 
Idle = 563979 

BW Util Bottlenecks: 
RCDc_limit = 261887 
RCDWRc_limit = 11482 
WTRc_limit = 21019 
RTWc_limit = 47152 
CCDLc_limit = 26876 
rwq = 0 
CCDLc_limit_alone = 21245 
WTRc_limit_alone = 18509 
RTWc_limit_alone = 44031 

Commands details: 
total_CMD = 1002166 
n_nop = 887023 
Read = 56749 
Write = 0 
L2_Alloc = 0 
L2_WB = 11089 
n_act = 27536 
n_pre = 27520 
n_ref = 0 
n_req = 59522 
total_req = 67838 

Dual Bus Interface Util: 
issued_total_row = 55056 
issued_total_col = 67838 
Row_Bus_Util =  0.054937 
CoL_Bus_Util = 0.067691 
Either_Row_CoL_Bus_Util = 0.114894 
Issued_on_Two_Bus_Simul_Util = 0.007734 
issued_two_Eff = 0.067316 
queue_avg = 1.048707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04871
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002166 n_nop=886497 n_act=27713 n_pre=27697 n_ref_event=0 n_req=59849 n_rd=57045 n_rd_L2_A=0 n_write=0 n_wr_bk=11213 bw_util=0.06811
n_activity=607731 dram_eff=0.1123
bk0: 3592a 946823i bk1: 3640a 949461i bk2: 3664a 945303i bk3: 3668a 946259i bk4: 3784a 946047i bk5: 3808a 944150i bk6: 3653a 945320i bk7: 3668a 942654i bk8: 3352a 945649i bk9: 3340a 944660i bk10: 3380a 944301i bk11: 3428a 944959i bk12: 3578a 942195i bk13: 3569a 943623i bk14: 3457a 949291i bk15: 3464a 947195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536951
Row_Buffer_Locality_read = 0.549706
Row_Buffer_Locality_write = 0.277461
Bank_Level_Parallism = 2.194020
Bank_Level_Parallism_Col = 1.840279
Bank_Level_Parallism_Ready = 1.479680
write_to_read_ratio_blp_rw_average = 0.087528
GrpLevelPara = 1.425547 

BW Util details:
bwutil = 0.068110 
total_CMD = 1002166 
util_bw = 68258 
Wasted_Col = 230304 
Wasted_Row = 142006 
Idle = 561598 

BW Util Bottlenecks: 
RCDc_limit = 263102 
RCDWRc_limit = 11053 
WTRc_limit = 20263 
RTWc_limit = 43512 
CCDLc_limit = 26120 
rwq = 0 
CCDLc_limit_alone = 20896 
WTRc_limit_alone = 17892 
RTWc_limit_alone = 40659 

Commands details: 
total_CMD = 1002166 
n_nop = 886497 
Read = 57045 
Write = 0 
L2_Alloc = 0 
L2_WB = 11213 
n_act = 27713 
n_pre = 27697 
n_ref = 0 
n_req = 59849 
total_req = 68258 

Dual Bus Interface Util: 
issued_total_row = 55410 
issued_total_col = 68258 
Row_Bus_Util =  0.055290 
CoL_Bus_Util = 0.068110 
Either_Row_CoL_Bus_Util = 0.115419 
Issued_on_Two_Bus_Simul_Util = 0.007982 
issued_two_Eff = 0.069154 
queue_avg = 1.114184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11418
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002166 n_nop=886107 n_act=27991 n_pre=27975 n_ref_event=0 n_req=59631 n_rd=56859 n_rd_L2_A=0 n_write=0 n_wr_bk=11082 bw_util=0.06779
n_activity=609432 dram_eff=0.1115
bk0: 3544a 949380i bk1: 3576a 953968i bk2: 3644a 946625i bk3: 3708a 946473i bk4: 3789a 943686i bk5: 3828a 943372i bk6: 3636a 941203i bk7: 3640a 943481i bk8: 3320a 943598i bk9: 3321a 941223i bk10: 3388a 944469i bk11: 3412a 944983i bk12: 3574a 945357i bk13: 3566a 943396i bk14: 3452a 946184i bk15: 3461a 946805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530596
Row_Buffer_Locality_read = 0.543889
Row_Buffer_Locality_write = 0.257937
Bank_Level_Parallism = 2.194929
Bank_Level_Parallism_Col = 1.822322
Bank_Level_Parallism_Ready = 1.453055
write_to_read_ratio_blp_rw_average = 0.085426
GrpLevelPara = 1.425104 

BW Util details:
bwutil = 0.067794 
total_CMD = 1002166 
util_bw = 67941 
Wasted_Col = 232014 
Wasted_Row = 142011 
Idle = 560200 

BW Util Bottlenecks: 
RCDc_limit = 266510 
RCDWRc_limit = 11449 
WTRc_limit = 20804 
RTWc_limit = 42962 
CCDLc_limit = 26274 
rwq = 0 
CCDLc_limit_alone = 21228 
WTRc_limit_alone = 18327 
RTWc_limit_alone = 40393 

Commands details: 
total_CMD = 1002166 
n_nop = 886107 
Read = 56859 
Write = 0 
L2_Alloc = 0 
L2_WB = 11082 
n_act = 27991 
n_pre = 27975 
n_ref = 0 
n_req = 59631 
total_req = 67941 

Dual Bus Interface Util: 
issued_total_row = 55966 
issued_total_col = 67941 
Row_Bus_Util =  0.055845 
CoL_Bus_Util = 0.067794 
Either_Row_CoL_Bus_Util = 0.115808 
Issued_on_Two_Bus_Simul_Util = 0.007831 
issued_two_Eff = 0.067621 
queue_avg = 1.055132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05513
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002166 n_nop=885744 n_act=28265 n_pre=28249 n_ref_event=0 n_req=59291 n_rd=56539 n_rd_L2_A=0 n_write=0 n_wr_bk=11002 bw_util=0.0674
n_activity=610447 dram_eff=0.1106
bk0: 3558a 951828i bk1: 3551a 951077i bk2: 3636a 946168i bk3: 3632a 949445i bk4: 3828a 943407i bk5: 3756a 943904i bk6: 3680a 941636i bk7: 3625a 945925i bk8: 3329a 948076i bk9: 3324a 943548i bk10: 3356a 945640i bk11: 3372a 942975i bk12: 3536a 942793i bk13: 3476a 941784i bk14: 3452a 946174i bk15: 3428a 948093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523283
Row_Buffer_Locality_read = 0.537081
Row_Buffer_Locality_write = 0.239826
Bank_Level_Parallism = 2.152557
Bank_Level_Parallism_Col = 1.769657
Bank_Level_Parallism_Ready = 1.362861
write_to_read_ratio_blp_rw_average = 0.091261
GrpLevelPara = 1.416240 

BW Util details:
bwutil = 0.067395 
total_CMD = 1002166 
util_bw = 67541 
Wasted_Col = 236066 
Wasted_Row = 143059 
Idle = 555500 

BW Util Bottlenecks: 
RCDc_limit = 270158 
RCDWRc_limit = 12065 
WTRc_limit = 20825 
RTWc_limit = 45599 
CCDLc_limit = 26781 
rwq = 0 
CCDLc_limit_alone = 21447 
WTRc_limit_alone = 18265 
RTWc_limit_alone = 42825 

Commands details: 
total_CMD = 1002166 
n_nop = 885744 
Read = 56539 
Write = 0 
L2_Alloc = 0 
L2_WB = 11002 
n_act = 28265 
n_pre = 28249 
n_ref = 0 
n_req = 59291 
total_req = 67541 

Dual Bus Interface Util: 
issued_total_row = 56514 
issued_total_col = 67541 
Row_Bus_Util =  0.056392 
CoL_Bus_Util = 0.067395 
Either_Row_CoL_Bus_Util = 0.116170 
Issued_on_Two_Bus_Simul_Util = 0.007617 
issued_two_Eff = 0.065563 
queue_avg = 0.892856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.892856
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002166 n_nop=887046 n_act=27467 n_pre=27451 n_ref_event=0 n_req=59607 n_rd=56825 n_rd_L2_A=0 n_write=0 n_wr_bk=11128 bw_util=0.06781
n_activity=607042 dram_eff=0.1119
bk0: 3588a 951624i bk1: 3600a 950470i bk2: 3628a 947852i bk3: 3704a 946287i bk4: 3780a 945840i bk5: 3791a 945359i bk6: 3635a 943779i bk7: 3690a 940943i bk8: 3349a 941178i bk9: 3343a 943133i bk10: 3368a 944848i bk11: 3410a 942278i bk12: 3506a 944735i bk13: 3550a 944346i bk14: 3445a 945757i bk15: 3438a 946919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539198
Row_Buffer_Locality_read = 0.549864
Row_Buffer_Locality_write = 0.321352
Bank_Level_Parallism = 2.211832
Bank_Level_Parallism_Col = 1.870559
Bank_Level_Parallism_Ready = 1.498153
write_to_read_ratio_blp_rw_average = 0.086935
GrpLevelPara = 1.430976 

BW Util details:
bwutil = 0.067806 
total_CMD = 1002166 
util_bw = 67953 
Wasted_Col = 228499 
Wasted_Row = 141608 
Idle = 564106 

BW Util Bottlenecks: 
RCDc_limit = 262568 
RCDWRc_limit = 10288 
WTRc_limit = 19291 
RTWc_limit = 46896 
CCDLc_limit = 26044 
rwq = 0 
CCDLc_limit_alone = 20538 
WTRc_limit_alone = 16904 
RTWc_limit_alone = 43777 

Commands details: 
total_CMD = 1002166 
n_nop = 887046 
Read = 56825 
Write = 0 
L2_Alloc = 0 
L2_WB = 11128 
n_act = 27467 
n_pre = 27451 
n_ref = 0 
n_req = 59607 
total_req = 67953 

Dual Bus Interface Util: 
issued_total_row = 54918 
issued_total_col = 67953 
Row_Bus_Util =  0.054799 
CoL_Bus_Util = 0.067806 
Either_Row_CoL_Bus_Util = 0.114871 
Issued_on_Two_Bus_Simul_Util = 0.007734 
issued_two_Eff = 0.067330 
queue_avg = 1.248584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24858
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002166 n_nop=886298 n_act=27826 n_pre=27810 n_ref_event=0 n_req=59790 n_rd=56997 n_rd_L2_A=0 n_write=0 n_wr_bk=11172 bw_util=0.06802
n_activity=606120 dram_eff=0.1125
bk0: 3632a 947916i bk1: 3628a 948745i bk2: 3608a 948327i bk3: 3684a 944792i bk4: 3780a 944144i bk5: 3796a 941440i bk6: 3644a 946872i bk7: 3668a 943717i bk8: 3344a 946663i bk9: 3364a 945047i bk10: 3392a 942046i bk11: 3416a 944232i bk12: 3584a 940628i bk13: 3589a 942816i bk14: 3448a 947191i bk15: 3420a 947515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534604
Row_Buffer_Locality_read = 0.547362
Row_Buffer_Locality_write = 0.274257
Bank_Level_Parallism = 2.217432
Bank_Level_Parallism_Col = 1.847743
Bank_Level_Parallism_Ready = 1.451246
write_to_read_ratio_blp_rw_average = 0.089619
GrpLevelPara = 1.436533 

BW Util details:
bwutil = 0.068022 
total_CMD = 1002166 
util_bw = 68169 
Wasted_Col = 229456 
Wasted_Row = 140880 
Idle = 563661 

BW Util Bottlenecks: 
RCDc_limit = 264446 
RCDWRc_limit = 11117 
WTRc_limit = 20011 
RTWc_limit = 46999 
CCDLc_limit = 26495 
rwq = 0 
CCDLc_limit_alone = 20988 
WTRc_limit_alone = 17592 
RTWc_limit_alone = 43911 

Commands details: 
total_CMD = 1002166 
n_nop = 886298 
Read = 56997 
Write = 0 
L2_Alloc = 0 
L2_WB = 11172 
n_act = 27826 
n_pre = 27810 
n_ref = 0 
n_req = 59790 
total_req = 68169 

Dual Bus Interface Util: 
issued_total_row = 55636 
issued_total_col = 68169 
Row_Bus_Util =  0.055516 
CoL_Bus_Util = 0.068022 
Either_Row_CoL_Bus_Util = 0.115618 
Issued_on_Two_Bus_Simul_Util = 0.007920 
issued_two_Eff = 0.068500 
queue_avg = 1.123604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1236
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002166 n_nop=885527 n_act=28160 n_pre=28144 n_ref_event=0 n_req=59647 n_rd=56871 n_rd_L2_A=0 n_write=0 n_wr_bk=11104 bw_util=0.06783
n_activity=611160 dram_eff=0.1112
bk0: 3600a 951415i bk1: 3596a 948059i bk2: 3656a 945484i bk3: 3683a 945176i bk4: 3803a 944379i bk5: 3800a 945211i bk6: 3628a 947754i bk7: 3656a 944831i bk8: 3336a 941559i bk9: 3318a 943799i bk10: 3384a 943073i bk11: 3404a 944619i bk12: 3583a 945709i bk13: 3588a 943137i bk14: 3436a 947233i bk15: 3400a 946278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527889
Row_Buffer_Locality_read = 0.541313
Row_Buffer_Locality_write = 0.252882
Bank_Level_Parallism = 2.165905
Bank_Level_Parallism_Col = 1.788819
Bank_Level_Parallism_Ready = 1.400691
write_to_read_ratio_blp_rw_average = 0.091644
GrpLevelPara = 1.419855 

BW Util details:
bwutil = 0.067828 
total_CMD = 1002166 
util_bw = 67975 
Wasted_Col = 234498 
Wasted_Row = 143801 
Idle = 555892 

BW Util Bottlenecks: 
RCDc_limit = 268861 
RCDWRc_limit = 11760 
WTRc_limit = 20330 
RTWc_limit = 46009 
CCDLc_limit = 26687 
rwq = 0 
CCDLc_limit_alone = 21179 
WTRc_limit_alone = 17767 
RTWc_limit_alone = 43064 

Commands details: 
total_CMD = 1002166 
n_nop = 885527 
Read = 56871 
Write = 0 
L2_Alloc = 0 
L2_WB = 11104 
n_act = 28160 
n_pre = 28144 
n_ref = 0 
n_req = 59647 
total_req = 67975 

Dual Bus Interface Util: 
issued_total_row = 56304 
issued_total_col = 67975 
Row_Bus_Util =  0.056182 
CoL_Bus_Util = 0.067828 
Either_Row_CoL_Bus_Util = 0.116387 
Issued_on_Two_Bus_Simul_Util = 0.007623 
issued_two_Eff = 0.065501 
queue_avg = 0.978614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.978614
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002166 n_nop=886104 n_act=27990 n_pre=27974 n_ref_event=0 n_req=59482 n_rd=56708 n_rd_L2_A=0 n_write=0 n_wr_bk=11096 bw_util=0.06766
n_activity=608178 dram_eff=0.1115
bk0: 3568a 952002i bk1: 3612a 948648i bk2: 3732a 947085i bk3: 3672a 946721i bk4: 3788a 947897i bk5: 3768a 948142i bk6: 3652a 946817i bk7: 3648a 942988i bk8: 3312a 944997i bk9: 3316a 942047i bk10: 3368a 946930i bk11: 3372a 943480i bk12: 3508a 941951i bk13: 3540a 944738i bk14: 3456a 948053i bk15: 3396a 946110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529437
Row_Buffer_Locality_read = 0.541828
Row_Buffer_Locality_write = 0.276136
Bank_Level_Parallism = 2.156602
Bank_Level_Parallism_Col = 1.777212
Bank_Level_Parallism_Ready = 1.400035
write_to_read_ratio_blp_rw_average = 0.089434
GrpLevelPara = 1.415836 

BW Util details:
bwutil = 0.067657 
total_CMD = 1002166 
util_bw = 67804 
Wasted_Col = 233883 
Wasted_Row = 141386 
Idle = 559093 

BW Util Bottlenecks: 
RCDc_limit = 267683 
RCDWRc_limit = 11409 
WTRc_limit = 19935 
RTWc_limit = 42986 
CCDLc_limit = 26069 
rwq = 0 
CCDLc_limit_alone = 21245 
WTRc_limit_alone = 17676 
RTWc_limit_alone = 40421 

Commands details: 
total_CMD = 1002166 
n_nop = 886104 
Read = 56708 
Write = 0 
L2_Alloc = 0 
L2_WB = 11096 
n_act = 27990 
n_pre = 27974 
n_ref = 0 
n_req = 59482 
total_req = 67804 

Dual Bus Interface Util: 
issued_total_row = 55964 
issued_total_col = 67804 
Row_Bus_Util =  0.055843 
CoL_Bus_Util = 0.067657 
Either_Row_CoL_Bus_Util = 0.115811 
Issued_on_Two_Bus_Simul_Util = 0.007689 
issued_two_Eff = 0.066396 
queue_avg = 0.928209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.928209
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002166 n_nop=887256 n_act=27526 n_pre=27510 n_ref_event=0 n_req=59333 n_rd=56596 n_rd_L2_A=0 n_write=0 n_wr_bk=10948 bw_util=0.0674
n_activity=605295 dram_eff=0.1116
bk0: 3571a 951703i bk1: 3612a 945800i bk2: 3604a 948953i bk3: 3676a 949304i bk4: 3792a 944091i bk5: 3780a 943564i bk6: 3649a 945856i bk7: 3609a 947564i bk8: 3354a 944438i bk9: 3354a 942132i bk10: 3363a 943846i bk11: 3377a 943970i bk12: 3526a 942128i bk13: 3513a 943229i bk14: 3396a 949365i bk15: 3420a 948848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536076
Row_Buffer_Locality_read = 0.548290
Row_Buffer_Locality_write = 0.283522
Bank_Level_Parallism = 2.189260
Bank_Level_Parallism_Col = 1.834998
Bank_Level_Parallism_Ready = 1.451099
write_to_read_ratio_blp_rw_average = 0.089455
GrpLevelPara = 1.425755 

BW Util details:
bwutil = 0.067398 
total_CMD = 1002166 
util_bw = 67544 
Wasted_Col = 229173 
Wasted_Row = 141421 
Idle = 564028 

BW Util Bottlenecks: 
RCDc_limit = 262617 
RCDWRc_limit = 10822 
WTRc_limit = 18846 
RTWc_limit = 45658 
CCDLc_limit = 25790 
rwq = 0 
CCDLc_limit_alone = 20721 
WTRc_limit_alone = 16689 
RTWc_limit_alone = 42746 

Commands details: 
total_CMD = 1002166 
n_nop = 887256 
Read = 56596 
Write = 0 
L2_Alloc = 0 
L2_WB = 10948 
n_act = 27526 
n_pre = 27510 
n_ref = 0 
n_req = 59333 
total_req = 67544 

Dual Bus Interface Util: 
issued_total_row = 55036 
issued_total_col = 67544 
Row_Bus_Util =  0.054917 
CoL_Bus_Util = 0.067398 
Either_Row_CoL_Bus_Util = 0.114662 
Issued_on_Two_Bus_Simul_Util = 0.007653 
issued_two_Eff = 0.066748 
queue_avg = 1.113067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11307
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002166 n_nop=886349 n_act=27896 n_pre=27880 n_ref_event=0 n_req=59430 n_rd=56690 n_rd_L2_A=0 n_write=0 n_wr_bk=10954 bw_util=0.0675
n_activity=608263 dram_eff=0.1112
bk0: 3619a 947253i bk1: 3616a 947572i bk2: 3632a 947359i bk3: 3600a 949812i bk4: 3744a 948050i bk5: 3776a 944303i bk6: 3662a 945012i bk7: 3600a 947492i bk8: 3324a 942889i bk9: 3332a 943021i bk10: 3372a 945471i bk11: 3400a 944722i bk12: 3577a 942958i bk13: 3578a 943885i bk14: 3450a 947802i bk15: 3408a 946079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530607
Row_Buffer_Locality_read = 0.544117
Row_Buffer_Locality_write = 0.251095
Bank_Level_Parallism = 2.170767
Bank_Level_Parallism_Col = 1.792493
Bank_Level_Parallism_Ready = 1.406718
write_to_read_ratio_blp_rw_average = 0.089767
GrpLevelPara = 1.413841 

BW Util details:
bwutil = 0.067498 
total_CMD = 1002166 
util_bw = 67644 
Wasted_Col = 233057 
Wasted_Row = 141726 
Idle = 559739 

BW Util Bottlenecks: 
RCDc_limit = 266068 
RCDWRc_limit = 11708 
WTRc_limit = 20470 
RTWc_limit = 44293 
CCDLc_limit = 26389 
rwq = 0 
CCDLc_limit_alone = 21308 
WTRc_limit_alone = 18101 
RTWc_limit_alone = 41581 

Commands details: 
total_CMD = 1002166 
n_nop = 886349 
Read = 56690 
Write = 0 
L2_Alloc = 0 
L2_WB = 10954 
n_act = 27896 
n_pre = 27880 
n_ref = 0 
n_req = 59430 
total_req = 67644 

Dual Bus Interface Util: 
issued_total_row = 55776 
issued_total_col = 67644 
Row_Bus_Util =  0.055655 
CoL_Bus_Util = 0.067498 
Either_Row_CoL_Bus_Util = 0.115567 
Issued_on_Two_Bus_Simul_Util = 0.007587 
issued_two_Eff = 0.065647 
queue_avg = 0.935034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.935034
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002166 n_nop=885531 n_act=28398 n_pre=28382 n_ref_event=0 n_req=59520 n_rd=56764 n_rd_L2_A=0 n_write=0 n_wr_bk=11024 bw_util=0.06764
n_activity=610586 dram_eff=0.111
bk0: 3604a 946914i bk1: 3584a 948293i bk2: 3640a 948186i bk3: 3644a 946268i bk4: 3792a 941484i bk5: 3760a 943155i bk6: 3672a 943897i bk7: 3628a 942152i bk8: 3344a 943867i bk9: 3292a 947059i bk10: 3396a 943404i bk11: 3420a 944266i bk12: 3579a 941796i bk13: 3542a 944431i bk14: 3455a 945158i bk15: 3412a 947919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522883
Row_Buffer_Locality_read = 0.536696
Row_Buffer_Locality_write = 0.238389
Bank_Level_Parallism = 2.180979
Bank_Level_Parallism_Col = 1.802192
Bank_Level_Parallism_Ready = 1.415015
write_to_read_ratio_blp_rw_average = 0.090024
GrpLevelPara = 1.421717 

BW Util details:
bwutil = 0.067641 
total_CMD = 1002166 
util_bw = 67788 
Wasted_Col = 235758 
Wasted_Row = 143926 
Idle = 554694 

BW Util Bottlenecks: 
RCDc_limit = 270765 
RCDWRc_limit = 11702 
WTRc_limit = 20533 
RTWc_limit = 45721 
CCDLc_limit = 26270 
rwq = 0 
CCDLc_limit_alone = 20994 
WTRc_limit_alone = 18054 
RTWc_limit_alone = 42924 

Commands details: 
total_CMD = 1002166 
n_nop = 885531 
Read = 56764 
Write = 0 
L2_Alloc = 0 
L2_WB = 11024 
n_act = 28398 
n_pre = 28382 
n_ref = 0 
n_req = 59520 
total_req = 67788 

Dual Bus Interface Util: 
issued_total_row = 56780 
issued_total_col = 67788 
Row_Bus_Util =  0.056657 
CoL_Bus_Util = 0.067641 
Either_Row_CoL_Bus_Util = 0.116383 
Issued_on_Two_Bus_Simul_Util = 0.007916 
issued_two_Eff = 0.068016 
queue_avg = 0.982501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.982501
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002166 n_nop=886570 n_act=27842 n_pre=27826 n_ref_event=0 n_req=59349 n_rd=56574 n_rd_L2_A=0 n_write=0 n_wr_bk=11100 bw_util=0.06753
n_activity=607646 dram_eff=0.1114
bk0: 3552a 948690i bk1: 3565a 950210i bk2: 3628a 950262i bk3: 3716a 948121i bk4: 3796a 944411i bk5: 3788a 944129i bk6: 3680a 944675i bk7: 3588a 946569i bk8: 3332a 945447i bk9: 3332a 943162i bk10: 3357a 946148i bk11: 3356a 945466i bk12: 3500a 939127i bk13: 3521a 942173i bk14: 3455a 945684i bk15: 3408a 946992i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530877
Row_Buffer_Locality_read = 0.543748
Row_Buffer_Locality_write = 0.268468
Bank_Level_Parallism = 2.180758
Bank_Level_Parallism_Col = 1.811827
Bank_Level_Parallism_Ready = 1.435795
write_to_read_ratio_blp_rw_average = 0.093459
GrpLevelPara = 1.421727 

BW Util details:
bwutil = 0.067528 
total_CMD = 1002166 
util_bw = 67674 
Wasted_Col = 232655 
Wasted_Row = 141141 
Idle = 560696 

BW Util Bottlenecks: 
RCDc_limit = 265225 
RCDWRc_limit = 11694 
WTRc_limit = 20174 
RTWc_limit = 46380 
CCDLc_limit = 26949 
rwq = 0 
CCDLc_limit_alone = 21496 
WTRc_limit_alone = 17691 
RTWc_limit_alone = 43410 

Commands details: 
total_CMD = 1002166 
n_nop = 886570 
Read = 56574 
Write = 0 
L2_Alloc = 0 
L2_WB = 11100 
n_act = 27842 
n_pre = 27826 
n_ref = 0 
n_req = 59349 
total_req = 67674 

Dual Bus Interface Util: 
issued_total_row = 55668 
issued_total_col = 67674 
Row_Bus_Util =  0.055548 
CoL_Bus_Util = 0.067528 
Either_Row_CoL_Bus_Util = 0.115346 
Issued_on_Two_Bus_Simul_Util = 0.007729 
issued_two_Eff = 0.067009 
queue_avg = 1.029048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02905
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002166 n_nop=887084 n_act=27529 n_pre=27513 n_ref_event=0 n_req=59557 n_rd=56771 n_rd_L2_A=0 n_write=0 n_wr_bk=11144 bw_util=0.06777
n_activity=604036 dram_eff=0.1124
bk0: 3577a 949022i bk1: 3572a 949047i bk2: 3624a 949811i bk3: 3640a 946576i bk4: 3808a 945787i bk5: 3820a 943869i bk6: 3683a 945705i bk7: 3637a 941978i bk8: 3357a 944723i bk9: 3360a 942391i bk10: 3399a 945540i bk11: 3356a 944152i bk12: 3545a 944051i bk13: 3512a 942786i bk14: 3457a 948048i bk15: 3424a 946124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537771
Row_Buffer_Locality_read = 0.548925
Row_Buffer_Locality_write = 0.310481
Bank_Level_Parallism = 2.203689
Bank_Level_Parallism_Col = 1.854383
Bank_Level_Parallism_Ready = 1.522594
write_to_read_ratio_blp_rw_average = 0.085683
GrpLevelPara = 1.420924 

BW Util details:
bwutil = 0.067768 
total_CMD = 1002166 
util_bw = 67915 
Wasted_Col = 228286 
Wasted_Row = 141521 
Idle = 564444 

BW Util Bottlenecks: 
RCDc_limit = 262654 
RCDWRc_limit = 10216 
WTRc_limit = 18610 
RTWc_limit = 41279 
CCDLc_limit = 25733 
rwq = 0 
CCDLc_limit_alone = 20580 
WTRc_limit_alone = 16210 
RTWc_limit_alone = 38526 

Commands details: 
total_CMD = 1002166 
n_nop = 887084 
Read = 56771 
Write = 0 
L2_Alloc = 0 
L2_WB = 11144 
n_act = 27529 
n_pre = 27513 
n_ref = 0 
n_req = 59557 
total_req = 67915 

Dual Bus Interface Util: 
issued_total_row = 55042 
issued_total_col = 67915 
Row_Bus_Util =  0.054923 
CoL_Bus_Util = 0.067768 
Either_Row_CoL_Bus_Util = 0.114833 
Issued_on_Two_Bus_Simul_Util = 0.007858 
issued_two_Eff = 0.068429 
queue_avg = 1.169489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16949
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002166 n_nop=887108 n_act=27459 n_pre=27443 n_ref_event=0 n_req=59604 n_rd=56830 n_rd_L2_A=0 n_write=0 n_wr_bk=11090 bw_util=0.06777
n_activity=609197 dram_eff=0.1115
bk0: 3564a 947791i bk1: 3596a 950420i bk2: 3668a 947788i bk3: 3676a 946451i bk4: 3760a 945719i bk5: 3804a 946373i bk6: 3668a 945260i bk7: 3620a 943005i bk8: 3331a 943920i bk9: 3332a 944849i bk10: 3448a 942142i bk11: 3384a 943321i bk12: 3556a 941936i bk13: 3575a 944230i bk14: 3464a 945996i bk15: 3384a 949369i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539309
Row_Buffer_Locality_read = 0.551434
Row_Buffer_Locality_write = 0.290916
Bank_Level_Parallism = 2.190210
Bank_Level_Parallism_Col = 1.857382
Bank_Level_Parallism_Ready = 1.529196
write_to_read_ratio_blp_rw_average = 0.089441
GrpLevelPara = 1.419429 

BW Util details:
bwutil = 0.067773 
total_CMD = 1002166 
util_bw = 67920 
Wasted_Col = 230710 
Wasted_Row = 142282 
Idle = 561254 

BW Util Bottlenecks: 
RCDc_limit = 262390 
RCDWRc_limit = 10651 
WTRc_limit = 19633 
RTWc_limit = 44960 
CCDLc_limit = 26336 
rwq = 0 
CCDLc_limit_alone = 20964 
WTRc_limit_alone = 17262 
RTWc_limit_alone = 41959 

Commands details: 
total_CMD = 1002166 
n_nop = 887108 
Read = 56830 
Write = 0 
L2_Alloc = 0 
L2_WB = 11090 
n_act = 27459 
n_pre = 27443 
n_ref = 0 
n_req = 59604 
total_req = 67920 

Dual Bus Interface Util: 
issued_total_row = 54902 
issued_total_col = 67920 
Row_Bus_Util =  0.054783 
CoL_Bus_Util = 0.067773 
Either_Row_CoL_Bus_Util = 0.114809 
Issued_on_Two_Bus_Simul_Util = 0.007747 
issued_two_Eff = 0.067479 
queue_avg = 1.201980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20198
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002166 n_nop=885910 n_act=27998 n_pre=27982 n_ref_event=0 n_req=59736 n_rd=56934 n_rd_L2_A=0 n_write=0 n_wr_bk=11208 bw_util=0.06799
n_activity=606527 dram_eff=0.1123
bk0: 3613a 947506i bk1: 3604a 946634i bk2: 3668a 946620i bk3: 3696a 947398i bk4: 3808a 946593i bk5: 3796a 943261i bk6: 3636a 944701i bk7: 3628a 944916i bk8: 3336a 941855i bk9: 3332a 944002i bk10: 3396a 945450i bk11: 3412a 943463i bk12: 3584a 943505i bk13: 3573a 944467i bk14: 3452a 944913i bk15: 3400a 947684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531304
Row_Buffer_Locality_read = 0.544420
Row_Buffer_Locality_write = 0.264811
Bank_Level_Parallism = 2.207054
Bank_Level_Parallism_Col = 1.833862
Bank_Level_Parallism_Ready = 1.446758
write_to_read_ratio_blp_rw_average = 0.091122
GrpLevelPara = 1.435084 

BW Util details:
bwutil = 0.067995 
total_CMD = 1002166 
util_bw = 68142 
Wasted_Col = 231132 
Wasted_Row = 140871 
Idle = 562021 

BW Util Bottlenecks: 
RCDc_limit = 265939 
RCDWRc_limit = 11601 
WTRc_limit = 20795 
RTWc_limit = 47027 
CCDLc_limit = 26098 
rwq = 0 
CCDLc_limit_alone = 20790 
WTRc_limit_alone = 18290 
RTWc_limit_alone = 44224 

Commands details: 
total_CMD = 1002166 
n_nop = 885910 
Read = 56934 
Write = 0 
L2_Alloc = 0 
L2_WB = 11208 
n_act = 27998 
n_pre = 27982 
n_ref = 0 
n_req = 59736 
total_req = 68142 

Dual Bus Interface Util: 
issued_total_row = 55980 
issued_total_col = 68142 
Row_Bus_Util =  0.055859 
CoL_Bus_Util = 0.067995 
Either_Row_CoL_Bus_Util = 0.116005 
Issued_on_Two_Bus_Simul_Util = 0.007849 
issued_two_Eff = 0.067661 
queue_avg = 1.019506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.01951
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002166 n_nop=886092 n_act=28115 n_pre=28099 n_ref_event=0 n_req=59225 n_rd=56471 n_rd_L2_A=0 n_write=0 n_wr_bk=11009 bw_util=0.06733
n_activity=610365 dram_eff=0.1106
bk0: 3596a 949665i bk1: 3578a 950982i bk2: 3652a 949975i bk3: 3648a 947722i bk4: 3755a 947167i bk5: 3776a 946163i bk6: 3664a 942872i bk7: 3620a 945585i bk8: 3324a 944517i bk9: 3332a 944184i bk10: 3392a 944770i bk11: 3332a 946602i bk12: 3484a 943466i bk13: 3446a 944609i bk14: 3464a 948115i bk15: 3408a 946870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525285
Row_Buffer_Locality_read = 0.540437
Row_Buffer_Locality_write = 0.214597
Bank_Level_Parallism = 2.142530
Bank_Level_Parallism_Col = 1.747748
Bank_Level_Parallism_Ready = 1.345673
write_to_read_ratio_blp_rw_average = 0.094638
GrpLevelPara = 1.413083 

BW Util details:
bwutil = 0.067334 
total_CMD = 1002166 
util_bw = 67480 
Wasted_Col = 234656 
Wasted_Row = 141553 
Idle = 558477 

BW Util Bottlenecks: 
RCDc_limit = 268227 
RCDWRc_limit = 12623 
WTRc_limit = 20542 
RTWc_limit = 45600 
CCDLc_limit = 26788 
rwq = 0 
CCDLc_limit_alone = 21446 
WTRc_limit_alone = 18046 
RTWc_limit_alone = 42754 

Commands details: 
total_CMD = 1002166 
n_nop = 886092 
Read = 56471 
Write = 0 
L2_Alloc = 0 
L2_WB = 11009 
n_act = 28115 
n_pre = 28099 
n_ref = 0 
n_req = 59225 
total_req = 67480 

Dual Bus Interface Util: 
issued_total_row = 56214 
issued_total_col = 67480 
Row_Bus_Util =  0.056093 
CoL_Bus_Util = 0.067334 
Either_Row_CoL_Bus_Util = 0.115823 
Issued_on_Two_Bus_Simul_Util = 0.007604 
issued_two_Eff = 0.065648 
queue_avg = 0.844882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.844882

========= L2 cache stats =========
L2_cache_bank[0]: Access = 177222, Miss = 31665, Miss_rate = 0.179, Pending_hits = 132, Reservation_fails = 383
L2_cache_bank[1]: Access = 173293, Miss = 31764, Miss_rate = 0.183, Pending_hits = 188, Reservation_fails = 2027
L2_cache_bank[2]: Access = 179950, Miss = 31802, Miss_rate = 0.177, Pending_hits = 193, Reservation_fails = 3053
L2_cache_bank[3]: Access = 173222, Miss = 31861, Miss_rate = 0.184, Pending_hits = 185, Reservation_fails = 1541
L2_cache_bank[4]: Access = 174062, Miss = 31776, Miss_rate = 0.183, Pending_hits = 146, Reservation_fails = 793
L2_cache_bank[5]: Access = 183888, Miss = 31748, Miss_rate = 0.173, Pending_hits = 182, Reservation_fails = 551
L2_cache_bank[6]: Access = 182076, Miss = 31636, Miss_rate = 0.174, Pending_hits = 171, Reservation_fails = 1830
L2_cache_bank[7]: Access = 173506, Miss = 31728, Miss_rate = 0.183, Pending_hits = 162, Reservation_fails = 1065
L2_cache_bank[8]: Access = 178496, Miss = 31748, Miss_rate = 0.178, Pending_hits = 186, Reservation_fails = 299
L2_cache_bank[9]: Access = 172661, Miss = 31739, Miss_rate = 0.184, Pending_hits = 151, Reservation_fails = 1372
L2_cache_bank[10]: Access = 177057, Miss = 31645, Miss_rate = 0.179, Pending_hits = 163, Reservation_fails = 416
L2_cache_bank[11]: Access = 173884, Miss = 31828, Miss_rate = 0.183, Pending_hits = 169, Reservation_fails = 1787
L2_cache_bank[12]: Access = 183680, Miss = 31648, Miss_rate = 0.172, Pending_hits = 135, Reservation_fails = 382
L2_cache_bank[13]: Access = 174073, Miss = 31625, Miss_rate = 0.182, Pending_hits = 133, Reservation_fails = 632
L2_cache_bank[14]: Access = 195835, Miss = 31829, Miss_rate = 0.163, Pending_hits = 174, Reservation_fails = 119
L2_cache_bank[15]: Access = 169644, Miss = 31871, Miss_rate = 0.188, Pending_hits = 142, Reservation_fails = 476
L2_cache_bank[16]: Access = 180570, Miss = 31769, Miss_rate = 0.176, Pending_hits = 246, Reservation_fails = 3632
L2_cache_bank[17]: Access = 183012, Miss = 31832, Miss_rate = 0.174, Pending_hits = 194, Reservation_fails = 2228
L2_cache_bank[18]: Access = 179131, Miss = 31884, Miss_rate = 0.178, Pending_hits = 223, Reservation_fails = 2977
L2_cache_bank[19]: Access = 192659, Miss = 32025, Miss_rate = 0.166, Pending_hits = 237, Reservation_fails = 442
L2_cache_bank[20]: Access = 170308, Miss = 31691, Miss_rate = 0.186, Pending_hits = 155, Reservation_fails = 1082
L2_cache_bank[21]: Access = 187326, Miss = 31880, Miss_rate = 0.170, Pending_hits = 226, Reservation_fails = 3664
L2_cache_bank[22]: Access = 177230, Miss = 31811, Miss_rate = 0.179, Pending_hits = 203, Reservation_fails = 1669
L2_cache_bank[23]: Access = 171984, Miss = 31560, Miss_rate = 0.184, Pending_hits = 163, Reservation_fails = 784
L2_cache_bank[24]: Access = 176633, Miss = 31663, Miss_rate = 0.179, Pending_hits = 183, Reservation_fails = 2312
L2_cache_bank[25]: Access = 174143, Miss = 31950, Miss_rate = 0.183, Pending_hits = 244, Reservation_fails = 4014
L2_cache_bank[26]: Access = 176252, Miss = 31796, Miss_rate = 0.180, Pending_hits = 224, Reservation_fails = 3454
L2_cache_bank[27]: Access = 182254, Miss = 31869, Miss_rate = 0.175, Pending_hits = 215, Reservation_fails = 580
L2_cache_bank[28]: Access = 175244, Miss = 31730, Miss_rate = 0.181, Pending_hits = 156, Reservation_fails = 958
L2_cache_bank[29]: Access = 180512, Miss = 31765, Miss_rate = 0.176, Pending_hits = 157, Reservation_fails = 1449
L2_cache_bank[30]: Access = 171171, Miss = 31792, Miss_rate = 0.186, Pending_hits = 186, Reservation_fails = 1327
L2_cache_bank[31]: Access = 175922, Miss = 31740, Miss_rate = 0.180, Pending_hits = 197, Reservation_fails = 1169
L2_cache_bank[32]: Access = 174264, Miss = 31611, Miss_rate = 0.181, Pending_hits = 139, Reservation_fails = 168
L2_cache_bank[33]: Access = 179626, Miss = 31761, Miss_rate = 0.177, Pending_hits = 177, Reservation_fails = 2305
L2_cache_bank[34]: Access = 173664, Miss = 31664, Miss_rate = 0.182, Pending_hits = 181, Reservation_fails = 3793
L2_cache_bank[35]: Access = 176056, Miss = 31634, Miss_rate = 0.180, Pending_hits = 188, Reservation_fails = 2285
L2_cache_bank[36]: Access = 173965, Miss = 31826, Miss_rate = 0.183, Pending_hits = 209, Reservation_fails = 891
L2_cache_bank[37]: Access = 172641, Miss = 31530, Miss_rate = 0.183, Pending_hits = 190, Reservation_fails = 1900
L2_cache_bank[38]: Access = 175495, Miss = 31720, Miss_rate = 0.181, Pending_hits = 149, Reservation_fails = 610
L2_cache_bank[39]: Access = 179605, Miss = 31738, Miss_rate = 0.177, Pending_hits = 201, Reservation_fails = 1644
L2_cache_bank[40]: Access = 185457, Miss = 31842, Miss_rate = 0.172, Pending_hits = 158, Reservation_fails = 1049
L2_cache_bank[41]: Access = 177870, Miss = 31765, Miss_rate = 0.179, Pending_hits = 163, Reservation_fails = 1246
L2_cache_bank[42]: Access = 173600, Miss = 31815, Miss_rate = 0.183, Pending_hits = 154, Reservation_fails = 761
L2_cache_bank[43]: Access = 177864, Miss = 31771, Miss_rate = 0.179, Pending_hits = 223, Reservation_fails = 1828
L2_cache_bank[44]: Access = 174660, Miss = 31801, Miss_rate = 0.182, Pending_hits = 173, Reservation_fails = 2254
L2_cache_bank[45]: Access = 181803, Miss = 31821, Miss_rate = 0.175, Pending_hits = 162, Reservation_fails = 578
L2_cache_bank[46]: Access = 174495, Miss = 31759, Miss_rate = 0.182, Pending_hits = 181, Reservation_fails = 773
L2_cache_bank[47]: Access = 173341, Miss = 31572, Miss_rate = 0.182, Pending_hits = 165, Reservation_fails = 699
L2_total_cache_accesses = 8521306
L2_total_cache_misses = 1524300
L2_total_cache_miss_rate = 0.1789
L2_total_cache_pending_hits = 8634
L2_total_cache_reservation_fails = 71251
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6773732
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8556
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 366137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 70357
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 996001
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211716
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40531
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 121593
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2772
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 72
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 767
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8144426
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 373840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 70357
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 767
L2_cache_data_port_util = 0.103
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=8521306
icnt_total_pkts_simt_to_mem=8519066
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.30937
	minimum = 5
	maximum = 39
Network latency average = 5.25747
	minimum = 5
	maximum = 38
Slowest packet = 16835616
Flit latency average = 5.25747
	minimum = 5
	maximum = 38
Slowest flit = 16835616
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.283023
	minimum = 0.258494 (at node 50)
	maximum = 0.319787 (at node 1)
Accepted packet rate average = 0.283023
	minimum = 0.258494 (at node 50)
	maximum = 0.319787 (at node 1)
Injected flit rate average = 0.283023
	minimum = 0.258494 (at node 50)
	maximum = 0.319787 (at node 1)
Accepted flit rate average= 0.283023
	minimum = 0.258494 (at node 50)
	maximum = 0.319787 (at node 1)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.33205 (9 samples)
	minimum = 5 (9 samples)
	maximum = 74.5556 (9 samples)
Network latency average = 5.21535 (9 samples)
	minimum = 5 (9 samples)
	maximum = 74.4444 (9 samples)
Flit latency average = 5.21535 (9 samples)
	minimum = 5 (9 samples)
	maximum = 74.4444 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.209016 (9 samples)
	minimum = 0.188339 (9 samples)
	maximum = 0.242084 (9 samples)
Accepted packet rate average = 0.209016 (9 samples)
	minimum = 0.188339 (9 samples)
	maximum = 0.242382 (9 samples)
Injected flit rate average = 0.209016 (9 samples)
	minimum = 0.188339 (9 samples)
	maximum = 0.242084 (9 samples)
Accepted flit rate average = 0.209016 (9 samples)
	minimum = 0.188339 (9 samples)
	maximum = 0.242382 (9 samples)
Injected packet size average = 1 (9 samples)
Accepted packet size average = 1 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 14 hrs, 8 min, 4 sec (50884 sec)
gpgpu_simulation_rate = 2606 (inst/sec)
gpgpu_simulation_rate = 27 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399350..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399348..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399340..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29399334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29399370..

GPGPU-Sim PTX: cudaLaunch for 0x0x4019f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9pagerank1PiS_S_PfS0_ii 
GPGPU-Sim PTX: pushing kernel '_Z9pagerank1PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 79 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
Destroy streams for kernel 10: size 0
kernel_name = _Z9pagerank1PiS_S_PfS0_ii 
kernel_launch_uid = 10 
gpu_sim_cycle = 343427
gpu_sim_insn = 24252248
gpu_ipc =      70.6183
gpu_tot_sim_cycle = 1758252
gpu_tot_sim_insn = 156860063
gpu_tot_ipc =      89.2136
gpu_tot_issued_cta = 11690
gpu_occupancy = 76.9913% 
gpu_tot_occupancy = 77.0057% 
max_total_param_size = 0
gpu_stall_dramfull = 15917
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.8199
partiton_level_parallism_total  =       5.9820
partiton_level_parallism_util =       7.4661
partiton_level_parallism_util_total  =       7.6206
L2_BW  =     223.4860 GB/Sec
L2_BW_total  =     229.7562 GB/Sec
gpu_total_sim_rate=2497

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6489872
	L1I_total_cache_misses = 20753
	L1I_total_cache_miss_rate = 0.0032
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 126770
L1D_cache:
	L1D_cache_core[0]: Access = 314760, Miss = 49855, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 315496, Miss = 49740, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 329915, Miss = 51887, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 315017, Miss = 49997, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 326040, Miss = 50468, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 317707, Miss = 50187, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 315229, Miss = 49243, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 322472, Miss = 49474, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 316683, Miss = 50010, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 313932, Miss = 49541, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 325451, Miss = 50976, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 315387, Miss = 50080, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 316805, Miss = 50255, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 313737, Miss = 51085, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 313870, Miss = 49432, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 325627, Miss = 50776, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 318992, Miss = 51303, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 318123, Miss = 49962, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 314531, Miss = 48752, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 314084, Miss = 49079, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 316706, Miss = 49554, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 315894, Miss = 50383, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 320070, Miss = 51213, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 317901, Miss = 50453, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 312144, Miss = 49175, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 316347, Miss = 49024, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 317412, Miss = 50038, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 314385, Miss = 50404, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 327138, Miss = 50424, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 322194, Miss = 50067, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 316645, Miss = 50503, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 319694, Miss = 50368, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 316154, Miss = 49774, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 328385, Miss = 50876, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 324910, Miss = 49801, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 311668, Miss = 48329, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 318076, Miss = 49114, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 314072, Miss = 49099, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 310853, Miss = 48236, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 329025, Miss = 49892, Miss_rate = 0.152, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 12733531
	L1D_total_cache_misses = 1998829
	L1D_total_cache_miss_rate = 0.1570
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 420840
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10585166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 935262
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 839263
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 415720
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 149536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 224304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6469119
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20753
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126770
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12359691
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 420840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 373840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6489872

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3920, 3696, 3052, 3556, 3136, 2856, 4170, 4900, 2565, 2985, 3433, 2621, 3825, 2677, 3769, 3041, 3012, 3068, 3348, 3423, 3115, 2814, 2760, 3292, 2626, 2430, 2486, 2570, 2346, 2458, 2458, 2710, 2430, 2066, 2206, 2122, 2346, 2290, 1926, 2514, 1831, 1999, 1969, 1803, 2055, 1775, 2279, 2251, 1613, 1893, 1669, 1585, 1557, 1585, 1669, 1697, 1117, 1145, 1285, 1229, 1201, 1201, 1649, 1285, 
gpgpu_n_tot_thrd_icount = 398063168
gpgpu_n_tot_w_icount = 12439474
gpgpu_n_stall_shd_mem = 403273134
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10143153
gpgpu_n_mem_write_global = 373840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 33517213
gpgpu_n_store_insn = 2990670
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 13466880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:383486402	W0_Idle:14009861	W0_Scoreboard:21192215	W1:2516920	W2:1160670	W3:730510	W4:535950	W5:428715	W6:356625	W7:323575	W8:279140	W9:237775	W10:218310	W11:194800	W12:183525	W13:169480	W14:165875	W15:169625	W16:168880	W17:165190	W18:158870	W19:163665	W20:147505	W21:143135	W22:137085	W23:137920	W24:128735	W25:128835	W26:118760	W27:118804	W28:90475	W29:79025	W30:61520	W31:32520	W32:2787055
single_issue_nums: WS0:3096853	WS1:3113413	WS2:3099739	WS3:3129469	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14052944 {8:1756618,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14953600 {40:373840,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 335461400 {40:8386535,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70264720 {40:1756618,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2990720 {8:373840,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 335461400 {40:8386535,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
maxmflatency = 2190 
max_icnt2mem_latency = 793 
maxmrqlatency = 1810 
max_icnt2sh_latency = 123 
averagemflatency = 166 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 7 
mrq_lat_table:713154 	407797 	23415 	33584 	258593 	177584 	85176 	55899 	26436 	3997 	158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8795164 	1675077 	44715 	2185 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5814105 	4386535 	304924 	8652 	1365 	1326 	680 	206 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	9650360 	844327 	19312 	2531 	623 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3433 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        40        49        27        16        34        34        34        18        36        37 
dram[1]:        64        64        64        64        64        64        53        52        18        30        27        18        23        17        39        31 
dram[2]:        64        64        64        64        59        57        29        33        22        20        33        43        44        40        24        24 
dram[3]:        64        64        64        64        64        60        27        44        27        30        23        21        21        17        26        27 
dram[4]:        64        64        64        64        64        64        40        38        26        25        19        17        29        28        29        38 
dram[5]:        64        64        64        64        64        64        40        38        22        27        22        22        21        17        24        32 
dram[6]:        64        64        64        64        60        56        40        32        30        28        21        17        40        36        31        44 
dram[7]:        64        64        64        64        63        60        36        25        24        33        22        24        29        35        31        32 
dram[8]:        64        64        64        64        64        64        40        37        18        23        16        27        25        24        35        39 
dram[9]:        64        64        64        64        64        61        36        32        24        27        23        47        17        36        34        44 
dram[10]:        64        64        64        64        58        56        23        29        23        18        50        29        40        36        29        34 
dram[11]:        64        64        64        64        64        56        32        28        19        20        31        28        29        19        28        42 
dram[12]:        64        64        64        64        64        64        37        26        20        20        25        19        27        19        36        24 
dram[13]:        64        64        64        64        64        64        36        32        32        30        25        27        44        24        36        35 
dram[14]:        64        64        64        64        60        57        34        17        26        43        40        20        40        36        31        21 
dram[15]:        64        64        64        64        64        57        25        24        22        15        21        24        19        24        36        38 
dram[16]:        64        64        64        64        64        64        37        33        28        26        20        22        23        27        45        32 
dram[17]:        64        64        64        64        64        64        47        37        28        29        27        22        24        28        35        22 
dram[18]:        64        64        64        64        54        53        31        41        27        29        32        27        40        32        31        41 
dram[19]:        64        64        64        64        60        60        32        35        19        28        30        45        21        27        47        20 
dram[20]:        64        64        64        64        64        64        39        27        31        24        41        41        38        18        53        27 
dram[21]:        64        64        64        64        64        64        47        29        18        31        29        31        26        23        50        37 
dram[22]:        64        64        64        64        57        53        25        24        41        27        26        31        36        40        30        23 
dram[23]:        64        64        64        64        60        64        40        28        18        29        30        50        17        34        55        40 
maximum service time to same row:
dram[0]:     18066     10812     17222     15324     10374     28433     13255     12944      9285      7629     10697     11827     31140     15444     12729     66402 
dram[1]:     11938     16170     12987      6406      7320     15338      6439     11729     13525     18666     10687      9235      6617      6261     15856     10883 
dram[2]:     15327     17136     23887      6238     10040     20918      5973     13841      9102      6858     10643     13994     11697     18662     13767     13445 
dram[3]:     10827     19094     13516     11558      8590     13406     14608      8605     10192     18494      8658     24804      6966     15513      9209     10814 
dram[4]:      8779     15119      9549     10784     17536     10415      6429      6635     12323     13463     11515     12876      9871     23483     14569     18601 
dram[5]:     10290     12862      7577      7213      7458     11934     12948      9400      6688      7580     10389      8241      5837     12730     10850     11352 
dram[6]:     10566     17196      6679     11588      8200      9819      7794      4899     12403      9158      6750      8004     12761     37727     13337     15173 
dram[7]:     15507     15431     15087     10313      7259     20938     15248      7102     48520     11085      6847      8076      7933      7402     12987     11648 
dram[8]:     11078     37449     11328      7790     10080     20404      8616      6678     10777     27524      8612      8099     26154     11527     14733     16104 
dram[9]:     13129     21747      5674     18851      9822      8648      8291      9259     12476     14224      9497     15902      9602      9438     10858     13947 
dram[10]:     15132     86016      7373     19503      8064      8320      7305     12508      8882      9206      9597      9996      8546      8981     10465     13821 
dram[11]:      8755     89205     20801     10711      7682     11665      7498      9026      9237      6257      7703     14719     52604      8049     14386     11959 
dram[12]:     15692     10540     11834     15533      9369     10373     15559      9351     15548      6900      9656      5895      7256     18727     16309     10504 
dram[13]:      8961     25157     22310      6856      8054      9394      9927      5484     10895     15374     13392     14096     11731     14948     16560     14569 
dram[14]:     16577     16807      5410      9015      9538     10027     16614      9741     11465     11658      8846      9259      6301     10369     15408     23338 
dram[15]:     12899     14711      8865     10277      9206     10343     10857      8785     10735      7340     10722     11261     13141     21037     14990     10112 
dram[16]:     29014     12644      8030     10882     11381     14242     12395      8712     11835     10566     12461     10039     32928     10085     12759     24634 
dram[17]:     17607     15809     18757      7395      9555      9259      7874      6418     11764     11283     17077     12173     13190     10980     36104      8356 
dram[18]:     49491     35458     10810      5303      9346     10261     12033      7934      9039     15035     10337      9128      5167     36159     11076     37469 
dram[19]:     15051     15681     27521      8283     17684     14646     10553     14170     13990     25109     14369     12369      6096     13640     12051     11092 
dram[20]:     36590     10419     10173      7831      8349     11641     11967      5958     49692      8890     10746     14643     19766     11546     15094      8642 
dram[21]:     10441      9079     29208     23511     10580      8950      9632      7959      6976     13064     10762      8619      8099     13322     15247     14324 
dram[22]:     33404     10599      7418     17510     12554      9885      8463     13743     12508      6832     12872     15272     30646     11663      9667     12069 
dram[23]:      8605     15872      6725     18301     11273      8803     11617      7073     12167     12787     13927     13229      5239      8125     34659     13093 
average row accesses per activate:
dram[0]:  2.315419  2.321518  2.252274  2.416073  2.387283  2.377724  2.290978  2.192237  2.051724  1.871773  1.984248  2.013495  2.205545  1.922208  2.053279  2.181208 
dram[1]:  2.372680  2.239697  2.296837  2.230181  2.383470  2.380497  2.186524  2.200276  2.132559  1.929165  1.966431  1.985015  2.122697  1.945155  2.142519  2.138783 
dram[2]:  2.160482  2.229058  2.187269  2.170994  2.235643  2.158311  2.152550  2.071644  1.944298  1.804082  1.956102  1.988849  2.120830  1.903437  1.978528  2.101687 
dram[3]:  2.234562  2.223022  2.153066  2.162896  2.168412  2.248959  2.115385  2.105744  2.056206  1.992737  1.974393  1.970393  2.101456  1.878059  2.012987  2.072736 
dram[4]:  2.196537  2.302925  2.378665  2.274688  2.373616  2.301922  2.221357  2.105702  2.015931  2.006784  1.961555  2.068150  2.146241  1.935348  2.071593  2.124352 
dram[5]:  2.304933  2.233173  2.177622  2.196024  2.259006  2.383805  2.273585  2.169727  2.013730  2.036094  2.038689  2.054054  2.012810  2.063933  2.125649  2.050639 
dram[6]:  2.242206  2.280632  2.204101  2.243833  2.262990  2.229760  2.155445  2.008761  1.968247  2.035014  1.944396  2.022717  2.072695  2.066578  2.180233  1.995118 
dram[7]:  2.258065  2.225131  2.104563  2.154053  2.179543  2.308585  2.256637  2.119258  2.064471  2.084042  2.032453  1.971606  2.138723  2.094203  2.142654  2.223599 
dram[8]:  2.314769  2.261673  2.267498  2.232896  2.392035  2.263231  2.456753  2.022120  1.998646  2.066077  2.005885  1.962617  2.104835  1.979281  2.133651  2.159580 
dram[9]:  2.138582  2.338112  2.178376  2.342829  2.335061  2.306094  2.210938  2.088755  2.125901  2.049188  1.993289  2.066240  2.048282  2.056042  2.241209  2.111266 
dram[10]:  2.221411  2.454931  2.198977  2.323092  2.203638  2.262280  2.059708  2.136384  1.959321  1.873185  2.019855  2.050045  2.166973  2.083000  2.038879  2.118914 
dram[11]:  2.321555  2.253065  2.137353  2.295322  2.216085  2.207734  2.059322  2.181113  2.077904  1.930519  2.000000  1.885038  1.994861  1.889393  2.083141  2.057931 
dram[12]:  2.418011  2.397331  2.267051  2.329798  2.364897  2.375598  2.199080  2.116703  1.902838  1.991888  2.036156  1.930901  2.139815  2.181309  2.071724  2.094639 
dram[13]:  2.228261  2.316953  2.254808  2.189214  2.298931  2.192053  2.308506  2.171518  2.133752  2.094251  1.954704  2.071036  2.002970  2.074627  2.148642  2.043896 
dram[14]:  2.378765  2.199151  2.133901  2.234251  2.325549  2.283555  2.303614  2.189764  1.845124  1.916885  1.891571  1.978003  2.199441  2.026158  2.042253  1.976381 
dram[15]:  2.282178  2.242453  2.293039  2.249647  2.396135  2.406052  2.269467  2.113447  1.936339  1.846121  2.063080  1.936847  1.974797  2.045255  2.093938  1.976796 
dram[16]:  2.321285  2.112867  2.342886  2.414315  2.295423  2.238874  2.251991  2.282150  2.012716  1.951542  1.990591  1.989271  2.023489  2.070630  2.157484  2.122507 
dram[17]:  2.208941  2.220379  2.250834  2.269641  2.383155  2.195729  2.203282  2.289360  1.909091  1.945671  2.029237  2.002685  2.031466  2.108326  2.098696  1.992380 
dram[18]:  2.165354  2.199337  2.321867  2.260994  2.134856  2.163292  2.203544  2.037824  1.935526  2.011595  1.971378  2.029743  1.985245  2.093596  1.996025  2.047860 
dram[19]:  2.181256  2.246229  2.333004  2.427209  2.277727  2.185299  2.272515  2.276227  1.979326  1.952170  2.075375  2.032095  1.853924  2.023084  2.068681  2.014959 
dram[20]:  2.217371  2.271611  2.405419  2.264692  2.363809  2.289570  2.319372  2.080346  2.055144  1.964586  2.066421  1.936570  2.199623  2.058563  2.204291  2.042962 
dram[21]:  2.170123  2.341867  2.345133  2.256011  2.364117  2.382887  2.298154  2.164179  1.962138  2.050279  2.012389  1.991525  2.032580  2.157798  2.125117  2.126992 
dram[22]:  2.173772  2.180205  2.293468  2.357982  2.380611  2.222719  2.179091  2.204138  1.879847  1.949911  2.033998  2.000888  2.101024  2.159321  2.010240  2.081767 
dram[23]:  2.189850  2.211154  2.278846  2.210551  2.305228  2.266269  2.101996  2.173024  1.920052  1.961213  2.015773  1.975698  2.006993  1.996911  2.160229  1.994155 
average row locality = 1785793/836674 = 2.134395
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4458      4488      4532      4568      4733      4696      4592      4545      4168      4184      4173      4238      4382      4361      4312      4345 
dram[1]:      4452      4549      4544      4505      4736      4752      4632      4536      4168      4172      4216      4264      4483      4477      4324      4304 
dram[2]:      4496      4536      4563      4648      4692      4695      4596      4544      4193      4180      4216      4224      4465      4417      4317      4292 
dram[3]:      4504      4476      4504      4592      4744      4656      4584      4576      4152      4152      4156      4225      4386      4365      4300      4327 
dram[4]:      4524      4484      4532      4565      4712      4696      4588      4546      4189      4198      4199      4221      4471      4371      4314      4313 
dram[5]:      4469      4485      4505      4568      4732      4748      4568      4580      4160      4160      4241      4320      4474      4446      4304      4300 
dram[6]:      4508      4461      4552      4552      4740      4712      4528      4556      4164      4128      4236      4220      4441      4453      4305      4300 
dram[7]:      4520      4508      4568      4616      4740      4748      4588      4544      4152      4174      4148      4206      4416      4385      4321      4292 
dram[8]:      4493      4488      4552      4581      4756      4668      4598      4580      4189      4200      4195      4170      4423      4441      4280      4320 
dram[9]:      4484      4552      4588      4584      4732      4765      4561      4584      4184      4176      4220      4288      4471      4461      4323      4332 
dram[10]:      4421      4472      4552      4640      4742      4785      4548      4552      4148      4150      4236      4268      4471      4458      4312      4325 
dram[11]:      4446      4444      4540      4536      4780      4696      4600      4529      4161      4152      4196      4220      4418      4344      4312      4284 
dram[12]:      4485      4504      4544      4633      4724      4740      4539      4610      4186      4182      4209      4259      4382      4432      4309      4299 
dram[13]:      4540      4540      4520      4600      4724      4740      4556      4584      4180      4204      4248      4280      4481      4486      4312      4280 
dram[14]:      4496      4496      4580      4599      4752      4756      4536      4572      4168      4147      4228      4256      4480      4485      4300      4253 
dram[15]:      4456      4512      4668      4596      4736      4712      4560      4564      4144      4144      4208      4212      4389      4418      4325      4248 
dram[16]:      4468      4512      4496      4600      4741      4712      4561      4510      4192      4194      4203      4213      4411      4393      4244      4280 
dram[17]:      4524      4516      4544      4512      4684      4716      4578      4503      4152      4168      4208      4240      4473      4470      4312      4260 
dram[18]:      4508      4484      4548      4552      4732      4700      4592      4532      4176      4112      4240      4264      4469      4438      4320      4264 
dram[19]:      4436      4461      4540      4636      4744      4740      4600      4480      4164      4168      4193      4192      4372      4405      4319      4260 
dram[20]:      4465      4468      4532      4560      4760      4772      4603      4549      4195      4198      4240      4194      4437      4400      4321      4280 
dram[21]:      4452      4500      4584      4596      4700      4756      4592      4524      4163      4168      4308      4228      4444      4468      4333      4228 
dram[22]:      4521      4504      4588      4621      4756      4744      4540      4532      4172      4164      4248      4268      4481      4465      4316      4248 
dram[23]:      4496      4479      4560      4556      4683      4724      4580      4524      4156      4160      4236      4156      4357      4298      4328      4252 
total dram reads = 1702674
bank skew: 4785/4112 = 1.16
chip skew: 71305/70545 = 1.01
number of total write accesses:
dram[0]:       152       162       173       182       223       214       258       256       235       239       236       238       232       235       197       205 
dram[1]:       151       179       176       165       224       228       268       254       240       240       236       240       240       240       201       196 
dram[2]:       162       174       179       202       213       213       258       256       240       240       240       235       239       235       198       193 
dram[3]:       164       159       166       188       226       204       256       263       238       238       239       234       233       240       195       204 
dram[4]:       170       161       173       180       218       214       259       255       240       239       240       240       240       239       200       197 
dram[5]:       157       160       166       182       222       227       252       265       240       240       238       240       240       235       196       195 
dram[6]:       167       155       178       178       225       218       242       259       237       231       240       232       235       234       195       195 
dram[7]:       170       167       182       194       225       227       257       254       235       240       236       238       240       239       200       193 
dram[8]:       162       162       178       184       229       207       259       265       240       240       236       240       235       240       190       200 
dram[9]:       161       178       187       186       223       230       250       264       240       240       235       235       238       235       202       203 
dram[10]:       144       158       178       199       225       235       247       257       235       237       240       238       240       235       198       201 
dram[11]:       153       150       175       174       235       214       260       252       240       238       240       240       240       234       198       192 
dram[12]:       160       166       176       199       221       225       244       269       240       238       240       240       240       236       197       194 
dram[13]:       175       175       170       190       221       225       248       265       239       240       240       239       240       240       198       190 
dram[14]:       164       164       185       189       227       229       244       263       240       235       238       240       240       240       195       182 
dram[15]:       154       168       207       189       224       218       249       261       236       235       240       235       234       237       200       182 
dram[16]:       156       168       164       190       224       218       247       246       240       236       240       237       241       239       181       190 
dram[17]:       170       169       176       168       211       220       256       252       237       237       234       236       240       240       196       185 
dram[18]:       167       161       177       178       223       215       258       263       237       225       237       240       240       237       199       186 
dram[19]:       149       155       175       199       226       225       270       250       240       240       240       240       235       240       199       185 
dram[20]:       156       157       173       180       230       233       270       267       240       240       240       233       235       240       200       190 
dram[21]:       153       165       186       189       215       229       264       261       242       236       240       237       235       236       202       177 
dram[22]:       170       166       187       194       229       226       254       262       240       235       239       240       240       238       199       182 
dram[23]:       164       160       180       179       211       221       263       261       239       239       237       234       235       227       202       183 
total dram writes = 83119
bank skew: 270/144 = 1.88
chip skew: 3507/3417 = 1.03
average mf latency per bank:
dram[0]:       1357      1393      1132      1188      1034      1018       867       903       821       718       714       682       658       659      1186      1080
dram[1]:       1569      1451      1257      1177       991       932       826       873       821       751       707       681       632       631      1114      1161
dram[2]:       1356      1480      1135      1162       922      1110       902       890       828       826       719       741       626       651      1129      1112
dram[3]:       1462      1456      1310      1110       987      1023       797       864       743       744       651       683       618       656      1367      1068
dram[4]:       1360      1340      1272      1242       959       981       916       835       763       753       716       719       622       631      1233      1160
dram[5]:       1673      1352      1174      1183       909       996       909       867       724       718       685       690       614       624      1077      1187
dram[6]:       1372      1535      1306      1162      1061       992       828       815       841       738       648       669       625       620      1334      1123
dram[7]:       1440      1412      1285      1232       996       933      1004       816       766       730       668       653       601       620      1710      1047
dram[8]:       1555      1539      1139      1138      1000      1019       808       904       805       831       717       677       653       652      1321      1251
dram[9]:       1581      1386      1155      1358      1029       975       852       946       819       768       702       696       616       620      1161      1588
dram[10]:       1249      1499      1127      1349      1131       939       871       881       760       777       668       685       627       644      1089      1429
dram[11]:       1434      1451      1210      1182       990      1015       875       832       763       743       723       649       623       580      1131      1142
dram[12]:       1300      1498      1208      1158      1013       985       858       883       765       801       668       730       657       647      1359      1170
dram[13]:       1421      1486      1231      1094      1012      1099       841       842       745       721       693       676       607       619      1216      1386
dram[14]:       1428      1381      1078      1181       963       954       828       856       767       814       675       706       633       626      1309      1403
dram[15]:       1329      1340      1126      1286       919       990       882       854       783       782       672       689       650       628      1189      1132
dram[16]:       1459      1359      1152      1232       946      1011       865       828       798       810       685       649       625       640      1213      1442
dram[17]:       1414      1410      1172      1105       994      1046       860       861       766       815       680       691       609       601      1181      1237
dram[18]:       1405      1431      1189      1105      1011      1037       866       778       757       801       687       672       608       655      1106      1166
dram[19]:       1369      1566      1145      1155       978      1052       938       841       824       762       695       715       628       611      1145      1204
dram[20]:       1624      1566      1187      1230      1041       963       888       846       773       795       731       707       673       629      1241      1153
dram[21]:       1302      1380      1117      1197      1074      1001       867       866       776       780       683       682       607       660      1236      1321
dram[22]:       1378      1526      1189      1398       958       951       887       826       767       705       688       671       623       616      1176      1254
dram[23]:       1301      1407      1225      1219      1131       979       849       865       746       771       666       670       608       588      1102      1133
maximum mf latency per bank:
dram[0]:        952       850       904      1013      1314      1481       899      1331      1241       898       858       973      1716      1341       844       947
dram[1]:       1019       923      1020       990      1762      1317       855      1120      1117      1096      1091      1084      1274      1145       974      1116
dram[2]:        723       732       853       958       873       793       764       665       775       830       867       792       875       930       771       822
dram[3]:        895       879       946      1031       923      1012       767       802       915       802       830      1001      1190       873       713       833
dram[4]:        929       967      1062      1042      1559      1539       886      1205      1178      1170      1041      1175      1296      1151       805       974
dram[5]:       1047       740       702      1031      1067       874       884       955       861       984      1028      1694      1100       791       723       955
dram[6]:        818       793      1074       820      1087       821       954       801       796       716       739       974       886       786       811       862
dram[7]:        843       832      1386      1246       952       791      1050       940       948       824       732       811      1053      2033       800       903
dram[8]:       1124       865      1220       992      1445      1281      1112       800      1332       925      1136       802      1689      1178      1180       785
dram[9]:        862       910      1344      1174      1268      1759      1141       872      1126      1327      1059      1199      1315       911      1009       970
dram[10]:        831       956      1100      1411      1269      1185      1193      1240      1228      1167       759      1026       972      1061       862       946
dram[11]:        905       822       757       815      1150      1050       972       780      1115       880       774       698       931      1018      1014       700
dram[12]:        988      1849      1016      2086      1820      1515      1191      1462      1258      1904       936      1441      1237      1597       992      1451
dram[13]:       1031       812       985      1089      1651       985      1034       900      1065      1194       903      1244      1442      1246       929       844
dram[14]:        723       782       845      1474      1089      1011       816       897       899       811       710      1087       784      1049       852       877
dram[15]:        793       737      1161      1081      1219       841       922       927      1266       854       931       747      1681       820       828       759
dram[16]:        926       833      1126      1399      2190      1886      1166      1020      1053      1261      1039      1175      2013      1590       907      1306
dram[17]:       1013       871      1280       792      1054      1515      1268       870       923      1142       971       845       980      1207       932      1269
dram[18]:        911       907      1064      1063       962       992      1078       961       757       747       973      1113       841      1243       937      1046
dram[19]:        872       944       780      1064      1047      1049      1279      1149       914      1135       933      1084      1404      1106      1027       892
dram[20]:       1336      1272      1066      1280      1314      1582      1167      1122      1267      1283      1181       960      1692      1206      1201      1141
dram[21]:        963      1128       992      1529      1154      1348       923      1065      1181      1449      1238      1206      1083      1240       875      1165
dram[22]:        828       859      1350      1327       906       933       826      1005       781       948       814       949       777       929       754       844
dram[23]:        963       660       965      1261       875       808       865       663       723       840       762       888      1200       925       733       852

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245427 n_nop=1101650 n_act=34217 n_pre=34201 n_ref_event=0 n_req=74212 n_rd=70775 n_rd_L2_A=0 n_write=0 n_wr_bk=13748 bw_util=0.06787
n_activity=756183 dram_eff=0.1118
bk0: 4458a 1182809i bk1: 4488a 1181340i bk2: 4532a 1179514i bk3: 4568a 1180411i bk4: 4733a 1177280i bk5: 4696a 1176317i bk6: 4592a 1175403i bk7: 4545a 1173497i bk8: 4168a 1174538i bk9: 4184a 1170582i bk10: 4173a 1175001i bk11: 4238a 1173539i bk12: 4382a 1175943i bk13: 4361a 1168243i bk14: 4312a 1175987i bk15: 4345a 1178213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538943
Row_Buffer_Locality_read = 0.551621
Row_Buffer_Locality_write = 0.277859
Bank_Level_Parallism = 2.163331
Bank_Level_Parallism_Col = 1.797679
Bank_Level_Parallism_Ready = 1.431705
write_to_read_ratio_blp_rw_average = 0.094450
GrpLevelPara = 1.413549 

BW Util details:
bwutil = 0.067867 
total_CMD = 1245427 
util_bw = 84523 
Wasted_Col = 287620 
Wasted_Row = 174434 
Idle = 698850 

BW Util Bottlenecks: 
RCDc_limit = 327508 
RCDWRc_limit = 14499 
WTRc_limit = 24913 
RTWc_limit = 56433 
CCDLc_limit = 33071 
rwq = 0 
CCDLc_limit_alone = 26437 
WTRc_limit_alone = 21868 
RTWc_limit_alone = 52844 

Commands details: 
total_CMD = 1245427 
n_nop = 1101650 
Read = 70775 
Write = 0 
L2_Alloc = 0 
L2_WB = 13748 
n_act = 34217 
n_pre = 34201 
n_ref = 0 
n_req = 74212 
total_req = 84523 

Dual Bus Interface Util: 
issued_total_row = 68418 
issued_total_col = 84523 
Row_Bus_Util =  0.054935 
CoL_Bus_Util = 0.067867 
Either_Row_CoL_Bus_Util = 0.115444 
Issued_on_Two_Bus_Simul_Util = 0.007358 
issued_two_Eff = 0.063738 
queue_avg = 1.007232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00723
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245427 n_nop=1100821 n_act=34544 n_pre=34528 n_ref_event=0 n_req=74592 n_rd=71114 n_rd_L2_A=0 n_write=0 n_wr_bk=13912 bw_util=0.06827
n_activity=761929 dram_eff=0.1116
bk0: 4452a 1183525i bk1: 4549a 1177503i bk2: 4544a 1177817i bk3: 4505a 1176306i bk4: 4736a 1175068i bk5: 4752a 1174207i bk6: 4632a 1173032i bk7: 4536a 1173296i bk8: 4168a 1176011i bk9: 4172a 1170420i bk10: 4216a 1172163i bk11: 4264a 1171071i bk12: 4483a 1172353i bk13: 4477a 1167332i bk14: 4324a 1177344i bk15: 4304a 1178328i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536894
Row_Buffer_Locality_read = 0.547178
Row_Buffer_Locality_write = 0.326624
Bank_Level_Parallism = 2.185721
Bank_Level_Parallism_Col = 1.837697
Bank_Level_Parallism_Ready = 1.473373
write_to_read_ratio_blp_rw_average = 0.086783
GrpLevelPara = 1.421447 

BW Util details:
bwutil = 0.068271 
total_CMD = 1245427 
util_bw = 85026 
Wasted_Col = 288234 
Wasted_Row = 178342 
Idle = 693825 

BW Util Bottlenecks: 
RCDc_limit = 330487 
RCDWRc_limit = 12997 
WTRc_limit = 25468 
RTWc_limit = 52688 
CCDLc_limit = 32686 
rwq = 0 
CCDLc_limit_alone = 26269 
WTRc_limit_alone = 22364 
RTWc_limit_alone = 49375 

Commands details: 
total_CMD = 1245427 
n_nop = 1100821 
Read = 71114 
Write = 0 
L2_Alloc = 0 
L2_WB = 13912 
n_act = 34544 
n_pre = 34528 
n_ref = 0 
n_req = 74592 
total_req = 85026 

Dual Bus Interface Util: 
issued_total_row = 69072 
issued_total_col = 85026 
Row_Bus_Util =  0.055460 
CoL_Bus_Util = 0.068271 
Either_Row_CoL_Bus_Util = 0.116110 
Issued_on_Two_Bus_Simul_Util = 0.007621 
issued_two_Eff = 0.065640 
queue_avg = 1.110796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1108
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245427 n_nop=1098293 n_act=36039 n_pre=36023 n_ref_event=0 n_req=74551 n_rd=71074 n_rd_L2_A=0 n_write=0 n_wr_bk=13908 bw_util=0.06824
n_activity=770168 dram_eff=0.1103
bk0: 4496a 1177403i bk1: 4536a 1177830i bk2: 4563a 1175460i bk3: 4648a 1172421i bk4: 4692a 1174291i bk5: 4695a 1171293i bk6: 4596a 1172708i bk7: 4544a 1171825i bk8: 4193a 1171596i bk9: 4180a 1168100i bk10: 4216a 1170924i bk11: 4224a 1173215i bk12: 4465a 1173237i bk13: 4417a 1168452i bk14: 4317a 1173625i bk15: 4292a 1178607i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.516586
Row_Buffer_Locality_read = 0.531179
Row_Buffer_Locality_write = 0.218292
Bank_Level_Parallism = 2.180687
Bank_Level_Parallism_Col = 1.787487
Bank_Level_Parallism_Ready = 1.391000
write_to_read_ratio_blp_rw_average = 0.091052
GrpLevelPara = 1.424919 

BW Util details:
bwutil = 0.068235 
total_CMD = 1245427 
util_bw = 84982 
Wasted_Col = 298949 
Wasted_Row = 180293 
Idle = 681203 

BW Util Bottlenecks: 
RCDc_limit = 343513 
RCDWRc_limit = 15320 
WTRc_limit = 27255 
RTWc_limit = 58564 
CCDLc_limit = 33290 
rwq = 0 
CCDLc_limit_alone = 26600 
WTRc_limit_alone = 24019 
RTWc_limit_alone = 55110 

Commands details: 
total_CMD = 1245427 
n_nop = 1098293 
Read = 71074 
Write = 0 
L2_Alloc = 0 
L2_WB = 13908 
n_act = 36039 
n_pre = 36023 
n_ref = 0 
n_req = 74551 
total_req = 84982 

Dual Bus Interface Util: 
issued_total_row = 72062 
issued_total_col = 84982 
Row_Bus_Util =  0.057861 
CoL_Bus_Util = 0.068235 
Either_Row_CoL_Bus_Util = 0.118139 
Issued_on_Two_Bus_Simul_Util = 0.007957 
issued_two_Eff = 0.067354 
queue_avg = 0.904340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.90434
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245427 n_nop=1099577 n_act=35488 n_pre=35472 n_ref_event=0 n_req=74146 n_rd=70699 n_rd_L2_A=0 n_write=0 n_wr_bk=13779 bw_util=0.06783
n_activity=767597 dram_eff=0.1101
bk0: 4504a 1179660i bk1: 4476a 1180388i bk2: 4504a 1177114i bk3: 4592a 1175672i bk4: 4744a 1172365i bk5: 4656a 1176379i bk6: 4584a 1172908i bk7: 4576a 1171546i bk8: 4152a 1176375i bk9: 4152a 1175280i bk10: 4156a 1175943i bk11: 4225a 1172432i bk12: 4386a 1174596i bk13: 4365a 1169859i bk14: 4300a 1175169i bk15: 4327a 1176876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.521377
Row_Buffer_Locality_read = 0.536203
Row_Buffer_Locality_write = 0.217290
Bank_Level_Parallism = 2.139501
Bank_Level_Parallism_Col = 1.749967
Bank_Level_Parallism_Ready = 1.354234
write_to_read_ratio_blp_rw_average = 0.093196
GrpLevelPara = 1.411905 

BW Util details:
bwutil = 0.067831 
total_CMD = 1245427 
util_bw = 84478 
Wasted_Col = 296331 
Wasted_Row = 179329 
Idle = 685289 

BW Util Bottlenecks: 
RCDc_limit = 338172 
RCDWRc_limit = 15634 
WTRc_limit = 26349 
RTWc_limit = 55392 
CCDLc_limit = 33557 
rwq = 0 
CCDLc_limit_alone = 26822 
WTRc_limit_alone = 23144 
RTWc_limit_alone = 51862 

Commands details: 
total_CMD = 1245427 
n_nop = 1099577 
Read = 70699 
Write = 0 
L2_Alloc = 0 
L2_WB = 13779 
n_act = 35488 
n_pre = 35472 
n_ref = 0 
n_req = 74146 
total_req = 84478 

Dual Bus Interface Util: 
issued_total_row = 70960 
issued_total_col = 84478 
Row_Bus_Util =  0.056976 
CoL_Bus_Util = 0.067831 
Either_Row_CoL_Bus_Util = 0.117108 
Issued_on_Two_Bus_Simul_Util = 0.007699 
issued_two_Eff = 0.065739 
queue_avg = 0.849890 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.84989
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245427 n_nop=1101240 n_act=34597 n_pre=34581 n_ref_event=0 n_req=74388 n_rd=70923 n_rd_L2_A=0 n_write=0 n_wr_bk=13845 bw_util=0.06806
n_activity=758206 dram_eff=0.1118
bk0: 4524a 1176036i bk1: 4484a 1181257i bk2: 4532a 1179376i bk3: 4565a 1176405i bk4: 4712a 1175922i bk5: 4696a 1174802i bk6: 4588a 1172417i bk7: 4546a 1170044i bk8: 4189a 1172705i bk9: 4198a 1172656i bk10: 4199a 1171739i bk11: 4221a 1173562i bk12: 4471a 1172496i bk13: 4371a 1168212i bk14: 4314a 1176839i bk15: 4313a 1176512i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534912
Row_Buffer_Locality_read = 0.547608
Row_Buffer_Locality_write = 0.275036
Bank_Level_Parallism = 2.197971
Bank_Level_Parallism_Col = 1.844769
Bank_Level_Parallism_Ready = 1.472171
write_to_read_ratio_blp_rw_average = 0.090277
GrpLevelPara = 1.427610 

BW Util details:
bwutil = 0.068063 
total_CMD = 1245427 
util_bw = 84768 
Wasted_Col = 288368 
Wasted_Row = 177481 
Idle = 694810 

BW Util Bottlenecks: 
RCDc_limit = 330081 
RCDWRc_limit = 13525 
WTRc_limit = 25209 
RTWc_limit = 56932 
CCDLc_limit = 32757 
rwq = 0 
CCDLc_limit_alone = 26086 
WTRc_limit_alone = 22297 
RTWc_limit_alone = 53173 

Commands details: 
total_CMD = 1245427 
n_nop = 1101240 
Read = 70923 
Write = 0 
L2_Alloc = 0 
L2_WB = 13845 
n_act = 34597 
n_pre = 34581 
n_ref = 0 
n_req = 74388 
total_req = 84768 

Dual Bus Interface Util: 
issued_total_row = 69178 
issued_total_col = 84768 
Row_Bus_Util =  0.055546 
CoL_Bus_Util = 0.068063 
Either_Row_CoL_Bus_Util = 0.115773 
Issued_on_Two_Bus_Simul_Util = 0.007836 
issued_two_Eff = 0.067683 
queue_avg = 1.148221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14822
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245427 n_nop=1100715 n_act=34710 n_pre=34694 n_ref_event=0 n_req=74515 n_rd=71060 n_rd_L2_A=0 n_write=0 n_wr_bk=13817 bw_util=0.06815
n_activity=761928 dram_eff=0.1114
bk0: 4469a 1182429i bk1: 4485a 1180034i bk2: 4505a 1176745i bk3: 4568a 1176066i bk4: 4732a 1174302i bk5: 4748a 1176345i bk6: 4568a 1177236i bk7: 4580a 1171531i bk8: 4160a 1174367i bk9: 4160a 1174186i bk10: 4241a 1174591i bk11: 4320a 1172347i bk12: 4474a 1170122i bk13: 4446a 1173196i bk14: 4304a 1178726i bk15: 4300a 1176856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534188
Row_Buffer_Locality_read = 0.548058
Row_Buffer_Locality_write = 0.248915
Bank_Level_Parallism = 2.151895
Bank_Level_Parallism_Col = 1.784098
Bank_Level_Parallism_Ready = 1.385311
write_to_read_ratio_blp_rw_average = 0.093928
GrpLevelPara = 1.418409 

BW Util details:
bwutil = 0.068151 
total_CMD = 1245427 
util_bw = 84877 
Wasted_Col = 290866 
Wasted_Row = 178312 
Idle = 691372 

BW Util Bottlenecks: 
RCDc_limit = 330587 
RCDWRc_limit = 14984 
WTRc_limit = 24945 
RTWc_limit = 59092 
CCDLc_limit = 33771 
rwq = 0 
CCDLc_limit_alone = 27055 
WTRc_limit_alone = 21920 
RTWc_limit_alone = 55401 

Commands details: 
total_CMD = 1245427 
n_nop = 1100715 
Read = 71060 
Write = 0 
L2_Alloc = 0 
L2_WB = 13817 
n_act = 34710 
n_pre = 34694 
n_ref = 0 
n_req = 74515 
total_req = 84877 

Dual Bus Interface Util: 
issued_total_row = 69404 
issued_total_col = 84877 
Row_Bus_Util =  0.055727 
CoL_Bus_Util = 0.068151 
Either_Row_CoL_Bus_Util = 0.116195 
Issued_on_Two_Bus_Simul_Util = 0.007683 
issued_two_Eff = 0.066124 
queue_avg = 0.954258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.954258
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245427 n_nop=1100472 n_act=35100 n_pre=35084 n_ref_event=0 n_req=74277 n_rd=70856 n_rd_L2_A=0 n_write=0 n_wr_bk=13684 bw_util=0.06788
n_activity=760963 dram_eff=0.1111
bk0: 4508a 1177604i bk1: 4461a 1181218i bk2: 4552a 1175603i bk3: 4552a 1176620i bk4: 4740a 1173614i bk5: 4712a 1172414i bk6: 4528a 1172935i bk7: 4556a 1167933i bk8: 4164a 1173350i bk9: 4128a 1175604i bk10: 4236a 1171718i bk11: 4220a 1175412i bk12: 4441a 1172209i bk13: 4453a 1173205i bk14: 4305a 1179747i bk15: 4300a 1173994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527445
Row_Buffer_Locality_read = 0.541944
Row_Buffer_Locality_write = 0.227127
Bank_Level_Parallism = 2.177123
Bank_Level_Parallism_Col = 1.802071
Bank_Level_Parallism_Ready = 1.403572
write_to_read_ratio_blp_rw_average = 0.091030
GrpLevelPara = 1.427019 

BW Util details:
bwutil = 0.067880 
total_CMD = 1245427 
util_bw = 84540 
Wasted_Col = 291376 
Wasted_Row = 178912 
Idle = 690599 

BW Util Bottlenecks: 
RCDc_limit = 334039 
RCDWRc_limit = 14915 
WTRc_limit = 24424 
RTWc_limit = 60372 
CCDLc_limit = 32953 
rwq = 0 
CCDLc_limit_alone = 26288 
WTRc_limit_alone = 21640 
RTWc_limit_alone = 56491 

Commands details: 
total_CMD = 1245427 
n_nop = 1100472 
Read = 70856 
Write = 0 
L2_Alloc = 0 
L2_WB = 13684 
n_act = 35100 
n_pre = 35084 
n_ref = 0 
n_req = 74277 
total_req = 84540 

Dual Bus Interface Util: 
issued_total_row = 70184 
issued_total_col = 84540 
Row_Bus_Util =  0.056353 
CoL_Bus_Util = 0.067880 
Either_Row_CoL_Bus_Util = 0.116390 
Issued_on_Two_Bus_Simul_Util = 0.007844 
issued_two_Eff = 0.067393 
queue_avg = 0.934304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.934304
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245427 n_nop=1100930 n_act=34678 n_pre=34662 n_ref_event=0 n_req=74423 n_rd=70926 n_rd_L2_A=0 n_write=0 n_wr_bk=13988 bw_util=0.06818
n_activity=761006 dram_eff=0.1116
bk0: 4520a 1179078i bk1: 4508a 1178921i bk2: 4568a 1173843i bk3: 4616a 1173341i bk4: 4740a 1170169i bk5: 4748a 1175443i bk6: 4588a 1174362i bk7: 4544a 1172068i bk8: 4152a 1175403i bk9: 4174a 1176546i bk10: 4148a 1176244i bk11: 4206a 1174053i bk12: 4416a 1174163i bk13: 4385a 1174467i bk14: 4321a 1177426i bk15: 4292a 1179665i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534042
Row_Buffer_Locality_read = 0.548149
Row_Buffer_Locality_write = 0.247927
Bank_Level_Parallism = 2.168478
Bank_Level_Parallism_Col = 1.805209
Bank_Level_Parallism_Ready = 1.399804
write_to_read_ratio_blp_rw_average = 0.093710
GrpLevelPara = 1.423888 

BW Util details:
bwutil = 0.068181 
total_CMD = 1245427 
util_bw = 84914 
Wasted_Col = 288633 
Wasted_Row = 178021 
Idle = 693859 

BW Util Bottlenecks: 
RCDc_limit = 328800 
RCDWRc_limit = 14816 
WTRc_limit = 27015 
RTWc_limit = 56586 
CCDLc_limit = 33691 
rwq = 0 
CCDLc_limit_alone = 26775 
WTRc_limit_alone = 23763 
RTWc_limit_alone = 52922 

Commands details: 
total_CMD = 1245427 
n_nop = 1100930 
Read = 70926 
Write = 0 
L2_Alloc = 0 
L2_WB = 13988 
n_act = 34678 
n_pre = 34662 
n_ref = 0 
n_req = 74423 
total_req = 84914 

Dual Bus Interface Util: 
issued_total_row = 69340 
issued_total_col = 84914 
Row_Bus_Util =  0.055676 
CoL_Bus_Util = 0.068181 
Either_Row_CoL_Bus_Util = 0.116022 
Issued_on_Two_Bus_Simul_Util = 0.007834 
issued_two_Eff = 0.067524 
queue_avg = 0.961296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.961296
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245427 n_nop=1101332 n_act=34485 n_pre=34469 n_ref_event=0 n_req=74401 n_rd=70934 n_rd_L2_A=0 n_write=0 n_wr_bk=13865 bw_util=0.06809
n_activity=756153 dram_eff=0.1121
bk0: 4493a 1181185i bk1: 4488a 1178969i bk2: 4552a 1177995i bk3: 4581a 1176369i bk4: 4756a 1174907i bk5: 4668a 1175562i bk6: 4598a 1179170i bk7: 4580a 1168060i bk8: 4189a 1172079i bk9: 4200a 1174049i bk10: 4195a 1172959i bk11: 4170a 1173545i bk12: 4423a 1171609i bk13: 4441a 1168344i bk14: 4280a 1178080i bk15: 4320a 1178164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536498
Row_Buffer_Locality_read = 0.549990
Row_Buffer_Locality_write = 0.260456
Bank_Level_Parallism = 2.188026
Bank_Level_Parallism_Col = 1.826243
Bank_Level_Parallism_Ready = 1.429180
write_to_read_ratio_blp_rw_average = 0.093820
GrpLevelPara = 1.425693 

BW Util details:
bwutil = 0.068088 
total_CMD = 1245427 
util_bw = 84799 
Wasted_Col = 287154 
Wasted_Row = 176572 
Idle = 696902 

BW Util Bottlenecks: 
RCDc_limit = 328160 
RCDWRc_limit = 14369 
WTRc_limit = 25801 
RTWc_limit = 59329 
CCDLc_limit = 33538 
rwq = 0 
CCDLc_limit_alone = 26552 
WTRc_limit_alone = 22755 
RTWc_limit_alone = 55389 

Commands details: 
total_CMD = 1245427 
n_nop = 1101332 
Read = 70934 
Write = 0 
L2_Alloc = 0 
L2_WB = 13865 
n_act = 34485 
n_pre = 34469 
n_ref = 0 
n_req = 74401 
total_req = 84799 

Dual Bus Interface Util: 
issued_total_row = 68954 
issued_total_col = 84799 
Row_Bus_Util =  0.055366 
CoL_Bus_Util = 0.068088 
Either_Row_CoL_Bus_Util = 0.115699 
Issued_on_Two_Bus_Simul_Util = 0.007755 
issued_two_Eff = 0.067025 
queue_avg = 1.056186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05619
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245427 n_nop=1100785 n_act=34618 n_pre=34602 n_ref_event=0 n_req=74812 n_rd=71305 n_rd_L2_A=0 n_write=0 n_wr_bk=14022 bw_util=0.06851
n_activity=761050 dram_eff=0.1121
bk0: 4484a 1176725i bk1: 4552a 1179001i bk2: 4588a 1174114i bk3: 4584a 1176224i bk4: 4732a 1174624i bk5: 4765a 1172539i bk6: 4561a 1173972i bk7: 4584a 1170167i bk8: 4184a 1175658i bk9: 4176a 1173520i bk10: 4220a 1172771i bk11: 4288a 1174057i bk12: 4471a 1170603i bk13: 4461a 1172183i bk14: 4323a 1179678i bk15: 4332a 1176192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537267
Row_Buffer_Locality_read = 0.549933
Row_Buffer_Locality_write = 0.279726
Bank_Level_Parallism = 2.191214
Bank_Level_Parallism_Col = 1.840080
Bank_Level_Parallism_Ready = 1.475477
write_to_read_ratio_blp_rw_average = 0.087509
GrpLevelPara = 1.424818 

BW Util details:
bwutil = 0.068512 
total_CMD = 1245427 
util_bw = 85327 
Wasted_Col = 288587 
Wasted_Row = 178116 
Idle = 693397 

BW Util Bottlenecks: 
RCDc_limit = 329153 
RCDWRc_limit = 13772 
WTRc_limit = 25850 
RTWc_limit = 54848 
CCDLc_limit = 32906 
rwq = 0 
CCDLc_limit_alone = 26276 
WTRc_limit_alone = 22808 
RTWc_limit_alone = 51260 

Commands details: 
total_CMD = 1245427 
n_nop = 1100785 
Read = 71305 
Write = 0 
L2_Alloc = 0 
L2_WB = 14022 
n_act = 34618 
n_pre = 34602 
n_ref = 0 
n_req = 74812 
total_req = 85327 

Dual Bus Interface Util: 
issued_total_row = 69220 
issued_total_col = 85327 
Row_Bus_Util =  0.055579 
CoL_Bus_Util = 0.068512 
Either_Row_CoL_Bus_Util = 0.116138 
Issued_on_Two_Bus_Simul_Util = 0.007953 
issued_two_Eff = 0.068479 
queue_avg = 1.128441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12844
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245427 n_nop=1100345 n_act=34995 n_pre=34979 n_ref_event=0 n_req=74547 n_rd=71080 n_rd_L2_A=0 n_write=0 n_wr_bk=13859 bw_util=0.0682
n_activity=762732 dram_eff=0.1114
bk0: 4421a 1179480i bk1: 4472a 1184816i bk2: 4552a 1176057i bk3: 4640a 1175482i bk4: 4742a 1171519i bk5: 4785a 1171707i bk6: 4548a 1168997i bk7: 4552a 1171897i bk8: 4148a 1172320i bk9: 4150a 1168854i bk10: 4236a 1173403i bk11: 4268a 1173594i bk12: 4471a 1174660i bk13: 4458a 1172150i bk14: 4312a 1175215i bk15: 4325a 1176759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530565
Row_Buffer_Locality_read = 0.543725
Row_Buffer_Locality_write = 0.260744
Bank_Level_Parallism = 2.196548
Bank_Level_Parallism_Col = 1.827358
Bank_Level_Parallism_Ready = 1.451147
write_to_read_ratio_blp_rw_average = 0.086389
GrpLevelPara = 1.425990 

BW Util details:
bwutil = 0.068201 
total_CMD = 1245427 
util_bw = 84939 
Wasted_Col = 290313 
Wasted_Row = 177647 
Idle = 692528 

BW Util Bottlenecks: 
RCDc_limit = 333316 
RCDWRc_limit = 14220 
WTRc_limit = 27013 
RTWc_limit = 54316 
CCDLc_limit = 33090 
rwq = 0 
CCDLc_limit_alone = 26543 
WTRc_limit_alone = 23746 
RTWc_limit_alone = 51036 

Commands details: 
total_CMD = 1245427 
n_nop = 1100345 
Read = 71080 
Write = 0 
L2_Alloc = 0 
L2_WB = 13859 
n_act = 34995 
n_pre = 34979 
n_ref = 0 
n_req = 74547 
total_req = 84939 

Dual Bus Interface Util: 
issued_total_row = 69974 
issued_total_col = 84939 
Row_Bus_Util =  0.056185 
CoL_Bus_Util = 0.068201 
Either_Row_CoL_Bus_Util = 0.116492 
Issued_on_Two_Bus_Simul_Util = 0.007894 
issued_two_Eff = 0.067762 
queue_avg = 1.071798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0718
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245427 n_nop=1099884 n_act=35391 n_pre=35375 n_ref_event=0 n_req=74093 n_rd=70658 n_rd_L2_A=0 n_write=0 n_wr_bk=13734 bw_util=0.06776
n_activity=763143 dram_eff=0.1106
bk0: 4446a 1182452i bk1: 4444a 1181591i bk2: 4540a 1175170i bk3: 4536a 1179332i bk4: 4780a 1172011i bk5: 4696a 1172718i bk6: 4600a 1169275i bk7: 4529a 1175055i bk8: 4161a 1177386i bk9: 4152a 1172397i bk10: 4196a 1174660i bk11: 4220a 1170996i bk12: 4418a 1171458i bk13: 4344a 1170039i bk14: 4312a 1175904i bk15: 4284a 1177679i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522344
Row_Buffer_Locality_read = 0.536203
Row_Buffer_Locality_write = 0.237263
Bank_Level_Parallism = 2.152832
Bank_Level_Parallism_Col = 1.765656
Bank_Level_Parallism_Ready = 1.357344
write_to_read_ratio_blp_rw_average = 0.091154
GrpLevelPara = 1.416057 

BW Util details:
bwutil = 0.067761 
total_CMD = 1245427 
util_bw = 84392 
Wasted_Col = 295190 
Wasted_Row = 179125 
Idle = 686720 

BW Util Bottlenecks: 
RCDc_limit = 338152 
RCDWRc_limit = 15148 
WTRc_limit = 25955 
RTWc_limit = 56449 
CCDLc_limit = 33265 
rwq = 0 
CCDLc_limit_alone = 26737 
WTRc_limit_alone = 22806 
RTWc_limit_alone = 53070 

Commands details: 
total_CMD = 1245427 
n_nop = 1099884 
Read = 70658 
Write = 0 
L2_Alloc = 0 
L2_WB = 13734 
n_act = 35391 
n_pre = 35375 
n_ref = 0 
n_req = 74093 
total_req = 84392 

Dual Bus Interface Util: 
issued_total_row = 70766 
issued_total_col = 84392 
Row_Bus_Util =  0.056821 
CoL_Bus_Util = 0.067761 
Either_Row_CoL_Bus_Util = 0.116862 
Issued_on_Two_Bus_Simul_Util = 0.007720 
issued_two_Eff = 0.066063 
queue_avg = 0.884951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.884951
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245427 n_nop=1101383 n_act=34366 n_pre=34350 n_ref_event=0 n_req=74522 n_rd=71037 n_rd_L2_A=0 n_write=0 n_wr_bk=13931 bw_util=0.06822
n_activity=758244 dram_eff=0.1121
bk0: 4485a 1182348i bk1: 4504a 1181141i bk2: 4544a 1177394i bk3: 4633a 1175508i bk4: 4724a 1175112i bk5: 4740a 1174224i bk6: 4539a 1173762i bk7: 4610a 1168357i bk8: 4186a 1168516i bk9: 4182a 1172047i bk10: 4209a 1174296i bk11: 4259a 1170284i bk12: 4382a 1173936i bk13: 4432a 1173837i bk14: 4309a 1175432i bk15: 4299a 1176113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538848
Row_Buffer_Locality_read = 0.549474
Row_Buffer_Locality_write = 0.322238
Bank_Level_Parallism = 2.205727
Bank_Level_Parallism_Col = 1.860137
Bank_Level_Parallism_Ready = 1.491008
write_to_read_ratio_blp_rw_average = 0.087099
GrpLevelPara = 1.427672 

BW Util details:
bwutil = 0.068224 
total_CMD = 1245427 
util_bw = 84968 
Wasted_Col = 286361 
Wasted_Row = 176811 
Idle = 697287 

BW Util Bottlenecks: 
RCDc_limit = 328544 
RCDWRc_limit = 12909 
WTRc_limit = 24549 
RTWc_limit = 57131 
CCDLc_limit = 32640 
rwq = 0 
CCDLc_limit_alone = 25766 
WTRc_limit_alone = 21504 
RTWc_limit_alone = 53302 

Commands details: 
total_CMD = 1245427 
n_nop = 1101383 
Read = 71037 
Write = 0 
L2_Alloc = 0 
L2_WB = 13931 
n_act = 34366 
n_pre = 34350 
n_ref = 0 
n_req = 74522 
total_req = 84968 

Dual Bus Interface Util: 
issued_total_row = 68716 
issued_total_col = 84968 
Row_Bus_Util =  0.055175 
CoL_Bus_Util = 0.068224 
Either_Row_CoL_Bus_Util = 0.115658 
Issued_on_Two_Bus_Simul_Util = 0.007740 
issued_two_Eff = 0.066924 
queue_avg = 1.224400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.2244
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245427 n_nop=1100674 n_act=34741 n_pre=34725 n_ref_event=0 n_req=74770 n_rd=71275 n_rd_L2_A=0 n_write=0 n_wr_bk=13980 bw_util=0.06845
n_activity=757935 dram_eff=0.1125
bk0: 4540a 1177331i bk1: 4540a 1178758i bk2: 4520a 1178733i bk3: 4600a 1174403i bk4: 4724a 1173431i bk5: 4740a 1170091i bk6: 4556a 1176698i bk7: 4584a 1172308i bk8: 4180a 1175817i bk9: 4204a 1173915i bk10: 4248a 1171191i bk11: 4280a 1173629i bk12: 4481a 1169092i bk13: 4486a 1171329i bk14: 4312a 1177198i bk15: 4280a 1176405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535362
Row_Buffer_Locality_read = 0.548130
Row_Buffer_Locality_write = 0.274964
Bank_Level_Parallism = 2.209421
Bank_Level_Parallism_Col = 1.839011
Bank_Level_Parallism_Ready = 1.438356
write_to_read_ratio_blp_rw_average = 0.089416
GrpLevelPara = 1.436320 

BW Util details:
bwutil = 0.068454 
total_CMD = 1245427 
util_bw = 85255 
Wasted_Col = 286706 
Wasted_Row = 176270 
Idle = 697196 

BW Util Bottlenecks: 
RCDc_limit = 330022 
RCDWRc_limit = 13809 
WTRc_limit = 25242 
RTWc_limit = 57549 
CCDLc_limit = 32949 
rwq = 0 
CCDLc_limit_alone = 26150 
WTRc_limit_alone = 22187 
RTWc_limit_alone = 53805 

Commands details: 
total_CMD = 1245427 
n_nop = 1100674 
Read = 71275 
Write = 0 
L2_Alloc = 0 
L2_WB = 13980 
n_act = 34741 
n_pre = 34725 
n_ref = 0 
n_req = 74770 
total_req = 85255 

Dual Bus Interface Util: 
issued_total_row = 69466 
issued_total_col = 85255 
Row_Bus_Util =  0.055777 
CoL_Bus_Util = 0.068454 
Either_Row_CoL_Bus_Util = 0.116228 
Issued_on_Two_Bus_Simul_Util = 0.008004 
issued_two_Eff = 0.068862 
queue_avg = 1.094844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09484
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245427 n_nop=1099530 n_act=35293 n_pre=35277 n_ref_event=0 n_req=74579 n_rd=71104 n_rd_L2_A=0 n_write=0 n_wr_bk=13900 bw_util=0.06825
n_activity=763806 dram_eff=0.1113
bk0: 4496a 1181755i bk1: 4496a 1178070i bk2: 4580a 1174232i bk3: 4599a 1174379i bk4: 4752a 1173035i bk5: 4756a 1174107i bk6: 4536a 1177854i bk7: 4572a 1173108i bk8: 4168a 1169358i bk9: 4147a 1172209i bk10: 4228a 1171645i bk11: 4256a 1173551i bk12: 4480a 1174854i bk13: 4485a 1171504i bk14: 4300a 1176635i bk15: 4253a 1175613i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526770
Row_Buffer_Locality_read = 0.540448
Row_Buffer_Locality_write = 0.246906
Bank_Level_Parallism = 2.169008
Bank_Level_Parallism_Col = 1.785160
Bank_Level_Parallism_Ready = 1.400158
write_to_read_ratio_blp_rw_average = 0.091988
GrpLevelPara = 1.419198 

BW Util details:
bwutil = 0.068253 
total_CMD = 1245427 
util_bw = 85004 
Wasted_Col = 293353 
Wasted_Row = 179272 
Idle = 687798 

BW Util Bottlenecks: 
RCDc_limit = 336490 
RCDWRc_limit = 14898 
WTRc_limit = 25372 
RTWc_limit = 56998 
CCDLc_limit = 33349 
rwq = 0 
CCDLc_limit_alone = 26611 
WTRc_limit_alone = 22231 
RTWc_limit_alone = 53401 

Commands details: 
total_CMD = 1245427 
n_nop = 1099530 
Read = 71104 
Write = 0 
L2_Alloc = 0 
L2_WB = 13900 
n_act = 35293 
n_pre = 35277 
n_ref = 0 
n_req = 74579 
total_req = 85004 

Dual Bus Interface Util: 
issued_total_row = 70570 
issued_total_col = 85004 
Row_Bus_Util =  0.056663 
CoL_Bus_Util = 0.068253 
Either_Row_CoL_Bus_Util = 0.117146 
Issued_on_Two_Bus_Simul_Util = 0.007770 
issued_two_Eff = 0.066328 
queue_avg = 0.986379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.986379
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245427 n_nop=1100405 n_act=34986 n_pre=34970 n_ref_event=0 n_req=74361 n_rd=70892 n_rd_L2_A=0 n_write=0 n_wr_bk=13876 bw_util=0.06806
n_activity=759520 dram_eff=0.1116
bk0: 4456a 1182026i bk1: 4512a 1179298i bk2: 4668a 1176519i bk3: 4596a 1176095i bk4: 4736a 1177223i bk5: 4712a 1178063i bk6: 4560a 1176258i bk7: 4564a 1171298i bk8: 4144a 1173696i bk9: 4144a 1170346i bk10: 4208a 1176444i bk11: 4212a 1171851i bk12: 4389a 1169714i bk13: 4418a 1172998i bk14: 4325a 1177014i bk15: 4248a 1175414i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529511
Row_Buffer_Locality_read = 0.541965
Row_Buffer_Locality_write = 0.275007
Bank_Level_Parallism = 2.161151
Bank_Level_Parallism_Col = 1.783049
Bank_Level_Parallism_Ready = 1.401378
write_to_read_ratio_blp_rw_average = 0.090020
GrpLevelPara = 1.417600 

BW Util details:
bwutil = 0.068063 
total_CMD = 1245427 
util_bw = 84768 
Wasted_Col = 292309 
Wasted_Row = 176765 
Idle = 691585 

BW Util Bottlenecks: 
RCDc_limit = 334473 
RCDWRc_limit = 14307 
WTRc_limit = 25144 
RTWc_limit = 54876 
CCDLc_limit = 32763 
rwq = 0 
CCDLc_limit_alone = 26518 
WTRc_limit_alone = 22235 
RTWc_limit_alone = 51540 

Commands details: 
total_CMD = 1245427 
n_nop = 1100405 
Read = 70892 
Write = 0 
L2_Alloc = 0 
L2_WB = 13876 
n_act = 34986 
n_pre = 34970 
n_ref = 0 
n_req = 74361 
total_req = 84768 

Dual Bus Interface Util: 
issued_total_row = 69956 
issued_total_col = 84768 
Row_Bus_Util =  0.056170 
CoL_Bus_Util = 0.068063 
Either_Row_CoL_Bus_Util = 0.116444 
Issued_on_Two_Bus_Simul_Util = 0.007790 
issued_two_Eff = 0.066900 
queue_avg = 0.957941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.957941
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245427 n_nop=1101851 n_act=34398 n_pre=34382 n_ref_event=0 n_req=74147 n_rd=70730 n_rd_L2_A=0 n_write=0 n_wr_bk=13666 bw_util=0.06776
n_activity=756621 dram_eff=0.1115
bk0: 4468a 1181661i bk1: 4512a 1175200i bk2: 4496a 1179930i bk3: 4600a 1178997i bk4: 4741a 1172666i bk5: 4712a 1172114i bk6: 4561a 1174768i bk7: 4510a 1176263i bk8: 4192a 1173720i bk9: 4194a 1170821i bk10: 4203a 1172641i bk11: 4213a 1172298i bk12: 4411a 1170420i bk13: 4393a 1172289i bk14: 4244a 1178896i bk15: 4280a 1178064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536084
Row_Buffer_Locality_read = 0.548296
Row_Buffer_Locality_write = 0.283289
Bank_Level_Parallism = 2.192880
Bank_Level_Parallism_Col = 1.838263
Bank_Level_Parallism_Ready = 1.454133
write_to_read_ratio_blp_rw_average = 0.090357
GrpLevelPara = 1.427439 

BW Util details:
bwutil = 0.067765 
total_CMD = 1245427 
util_bw = 84396 
Wasted_Col = 286375 
Wasted_Row = 176560 
Idle = 698096 

BW Util Bottlenecks: 
RCDc_limit = 328403 
RCDWRc_limit = 13439 
WTRc_limit = 23420 
RTWc_limit = 58034 
CCDLc_limit = 32441 
rwq = 0 
CCDLc_limit_alone = 26088 
WTRc_limit_alone = 20731 
RTWc_limit_alone = 54370 

Commands details: 
total_CMD = 1245427 
n_nop = 1101851 
Read = 70730 
Write = 0 
L2_Alloc = 0 
L2_WB = 13666 
n_act = 34398 
n_pre = 34382 
n_ref = 0 
n_req = 74147 
total_req = 84396 

Dual Bus Interface Util: 
issued_total_row = 68780 
issued_total_col = 84396 
Row_Bus_Util =  0.055226 
CoL_Bus_Util = 0.067765 
Either_Row_CoL_Bus_Util = 0.115283 
Issued_on_Two_Bus_Simul_Util = 0.007708 
issued_two_Eff = 0.066864 
queue_avg = 1.116790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11679
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245427 n_nop=1100617 n_act=34887 n_pre=34871 n_ref_event=0 n_req=74287 n_rd=70860 n_rd_L2_A=0 n_write=0 n_wr_bk=13702 bw_util=0.0679
n_activity=759636 dram_eff=0.1113
bk0: 4524a 1177229i bk1: 4516a 1177944i bk2: 4544a 1177105i bk3: 4512a 1179506i bk4: 4684a 1178348i bk5: 4716a 1172845i bk6: 4578a 1174167i bk7: 4503a 1178001i bk8: 4152a 1172019i bk9: 4168a 1171899i bk10: 4208a 1174528i bk11: 4240a 1173683i bk12: 4473a 1171141i bk13: 4470a 1173298i bk14: 4312a 1177561i bk15: 4260a 1174965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530375
Row_Buffer_Locality_read = 0.544115
Row_Buffer_Locality_write = 0.246280
Bank_Level_Parallism = 2.165715
Bank_Level_Parallism_Col = 1.783064
Bank_Level_Parallism_Ready = 1.391512
write_to_read_ratio_blp_rw_average = 0.090651
GrpLevelPara = 1.412873 

BW Util details:
bwutil = 0.067898 
total_CMD = 1245427 
util_bw = 84562 
Wasted_Col = 291364 
Wasted_Row = 176723 
Idle = 692778 

BW Util Bottlenecks: 
RCDc_limit = 332749 
RCDWRc_limit = 14744 
WTRc_limit = 25478 
RTWc_limit = 55163 
CCDLc_limit = 33108 
rwq = 0 
CCDLc_limit_alone = 26720 
WTRc_limit_alone = 22461 
RTWc_limit_alone = 51792 

Commands details: 
total_CMD = 1245427 
n_nop = 1100617 
Read = 70860 
Write = 0 
L2_Alloc = 0 
L2_WB = 13702 
n_act = 34887 
n_pre = 34871 
n_ref = 0 
n_req = 74287 
total_req = 84562 

Dual Bus Interface Util: 
issued_total_row = 69758 
issued_total_col = 84562 
Row_Bus_Util =  0.056011 
CoL_Bus_Util = 0.067898 
Either_Row_CoL_Bus_Util = 0.116273 
Issued_on_Two_Bus_Simul_Util = 0.007636 
issued_two_Eff = 0.065672 
queue_avg = 0.916470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.91647
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245427 n_nop=1099611 n_act=35513 n_pre=35497 n_ref_event=0 n_req=74374 n_rd=70931 n_rd_L2_A=0 n_write=0 n_wr_bk=13772 bw_util=0.06801
n_activity=763073 dram_eff=0.111
bk0: 4508a 1176437i bk1: 4484a 1177629i bk2: 4548a 1177810i bk3: 4552a 1175635i bk4: 4732a 1169875i bk5: 4700a 1172039i bk6: 4592a 1172927i bk7: 4532a 1169882i bk8: 4176a 1172414i bk9: 4112a 1176164i bk10: 4240a 1171239i bk11: 4264a 1173981i bk12: 4469a 1169930i bk13: 4438a 1172931i bk14: 4320a 1174393i bk15: 4264a 1177525i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522508
Row_Buffer_Locality_read = 0.536465
Row_Buffer_Locality_write = 0.234969
Bank_Level_Parallism = 2.182937
Bank_Level_Parallism_Col = 1.802670
Bank_Level_Parallism_Ready = 1.414944
write_to_read_ratio_blp_rw_average = 0.090425
GrpLevelPara = 1.423424 

BW Util details:
bwutil = 0.068011 
total_CMD = 1245427 
util_bw = 84703 
Wasted_Col = 294591 
Wasted_Row = 179767 
Idle = 686366 

BW Util Bottlenecks: 
RCDc_limit = 338543 
RCDWRc_limit = 14742 
WTRc_limit = 25502 
RTWc_limit = 57714 
CCDLc_limit = 32982 
rwq = 0 
CCDLc_limit_alone = 26384 
WTRc_limit_alone = 22423 
RTWc_limit_alone = 54195 

Commands details: 
total_CMD = 1245427 
n_nop = 1099611 
Read = 70931 
Write = 0 
L2_Alloc = 0 
L2_WB = 13772 
n_act = 35513 
n_pre = 35497 
n_ref = 0 
n_req = 74374 
total_req = 84703 

Dual Bus Interface Util: 
issued_total_row = 71010 
issued_total_col = 84703 
Row_Bus_Util =  0.057017 
CoL_Bus_Util = 0.068011 
Either_Row_CoL_Bus_Util = 0.117081 
Issued_on_Two_Bus_Simul_Util = 0.007947 
issued_two_Eff = 0.067873 
queue_avg = 0.976467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.976467
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245427 n_nop=1100868 n_act=34816 n_pre=34800 n_ref_event=0 n_req=74178 n_rd=70710 n_rd_L2_A=0 n_write=0 n_wr_bk=13872 bw_util=0.06791
n_activity=759887 dram_eff=0.1113
bk0: 4436a 1178936i bk1: 4461a 1180658i bk2: 4540a 1180541i bk3: 4636a 1177668i bk4: 4744a 1173308i bk5: 4740a 1172610i bk6: 4600a 1173129i bk7: 4480a 1176279i bk8: 4164a 1174001i bk9: 4168a 1172122i bk10: 4193a 1175557i bk11: 4192a 1174725i bk12: 4372a 1167052i bk13: 4405a 1170550i bk14: 4319a 1174584i bk15: 4260a 1176359i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530643
Row_Buffer_Locality_read = 0.543445
Row_Buffer_Locality_write = 0.269608
Bank_Level_Parallism = 2.176360
Bank_Level_Parallism_Col = 1.807378
Bank_Level_Parallism_Ready = 1.426757
write_to_read_ratio_blp_rw_average = 0.093098
GrpLevelPara = 1.420856 

BW Util details:
bwutil = 0.067914 
total_CMD = 1245427 
util_bw = 84582 
Wasted_Col = 291215 
Wasted_Row = 176929 
Idle = 692701 

BW Util Bottlenecks: 
RCDc_limit = 331787 
RCDWRc_limit = 14659 
WTRc_limit = 25715 
RTWc_limit = 57196 
CCDLc_limit = 33666 
rwq = 0 
CCDLc_limit_alone = 26901 
WTRc_limit_alone = 22569 
RTWc_limit_alone = 53577 

Commands details: 
total_CMD = 1245427 
n_nop = 1100868 
Read = 70710 
Write = 0 
L2_Alloc = 0 
L2_WB = 13872 
n_act = 34816 
n_pre = 34800 
n_ref = 0 
n_req = 74178 
total_req = 84582 

Dual Bus Interface Util: 
issued_total_row = 69616 
issued_total_col = 84582 
Row_Bus_Util =  0.055897 
CoL_Bus_Util = 0.067914 
Either_Row_CoL_Bus_Util = 0.116072 
Issued_on_Two_Bus_Simul_Util = 0.007740 
issued_two_Eff = 0.066679 
queue_avg = 1.033612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03361
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245427 n_nop=1101600 n_act=34370 n_pre=34354 n_ref_event=0 n_req=74458 n_rd=70974 n_rd_L2_A=0 n_write=0 n_wr_bk=13936 bw_util=0.06818
n_activity=755028 dram_eff=0.1125
bk0: 4465a 1179121i bk1: 4468a 1179108i bk2: 4532a 1179992i bk3: 4560a 1175900i bk4: 4760a 1175345i bk5: 4772a 1171982i bk6: 4603a 1174895i bk7: 4549a 1169967i bk8: 4195a 1173975i bk9: 4198a 1171336i bk10: 4240a 1174350i bk11: 4194a 1173432i bk12: 4437a 1173319i bk13: 4400a 1171414i bk14: 4321a 1178480i bk15: 4280a 1175872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538397
Row_Buffer_Locality_read = 0.549596
Row_Buffer_Locality_write = 0.310276
Bank_Level_Parallism = 2.198083
Bank_Level_Parallism_Col = 1.848955
Bank_Level_Parallism_Ready = 1.512978
write_to_read_ratio_blp_rw_average = 0.086688
GrpLevelPara = 1.419992 

BW Util details:
bwutil = 0.068177 
total_CMD = 1245427 
util_bw = 84910 
Wasted_Col = 285415 
Wasted_Row = 176880 
Idle = 698222 

BW Util Bottlenecks: 
RCDc_limit = 328030 
RCDWRc_limit = 12831 
WTRc_limit = 22899 
RTWc_limit = 51987 
CCDLc_limit = 31986 
rwq = 0 
CCDLc_limit_alone = 25640 
WTRc_limit_alone = 20005 
RTWc_limit_alone = 48535 

Commands details: 
total_CMD = 1245427 
n_nop = 1101600 
Read = 70974 
Write = 0 
L2_Alloc = 0 
L2_WB = 13936 
n_act = 34370 
n_pre = 34354 
n_ref = 0 
n_req = 74458 
total_req = 84910 

Dual Bus Interface Util: 
issued_total_row = 68724 
issued_total_col = 84910 
Row_Bus_Util =  0.055181 
CoL_Bus_Util = 0.068177 
Either_Row_CoL_Bus_Util = 0.115484 
Issued_on_Two_Bus_Simul_Util = 0.007874 
issued_two_Eff = 0.068186 
queue_avg = 1.167592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16759
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245427 n_nop=1101462 n_act=34346 n_pre=34330 n_ref_event=0 n_req=74511 n_rd=71044 n_rd_L2_A=0 n_write=0 n_wr_bk=13862 bw_util=0.06817
n_activity=760195 dram_eff=0.1117
bk0: 4452a 1177491i bk1: 4500a 1180637i bk2: 4584a 1176999i bk3: 4596a 1175714i bk4: 4700a 1175358i bk5: 4756a 1175379i bk6: 4592a 1174091i bk7: 4524a 1171986i bk8: 4163a 1172349i bk9: 4168a 1174117i bk10: 4308a 1170343i bk11: 4228a 1172241i bk12: 4444a 1170253i bk13: 4468a 1173831i bk14: 4333a 1175964i bk15: 4228a 1179315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539048
Row_Buffer_Locality_read = 0.551377
Row_Buffer_Locality_write = 0.286415
Bank_Level_Parallism = 2.187214
Bank_Level_Parallism_Col = 1.849916
Bank_Level_Parallism_Ready = 1.516595
write_to_read_ratio_blp_rw_average = 0.089795
GrpLevelPara = 1.418957 

BW Util details:
bwutil = 0.068174 
total_CMD = 1245427 
util_bw = 84906 
Wasted_Col = 288425 
Wasted_Row = 177724 
Idle = 694372 

BW Util Bottlenecks: 
RCDc_limit = 328120 
RCDWRc_limit = 13440 
WTRc_limit = 24787 
RTWc_limit = 55842 
CCDLc_limit = 32998 
rwq = 0 
CCDLc_limit_alone = 26289 
WTRc_limit_alone = 21771 
RTWc_limit_alone = 52149 

Commands details: 
total_CMD = 1245427 
n_nop = 1101462 
Read = 71044 
Write = 0 
L2_Alloc = 0 
L2_WB = 13862 
n_act = 34346 
n_pre = 34330 
n_ref = 0 
n_req = 74511 
total_req = 84906 

Dual Bus Interface Util: 
issued_total_row = 68676 
issued_total_col = 84906 
Row_Bus_Util =  0.055143 
CoL_Bus_Util = 0.068174 
Either_Row_CoL_Bus_Util = 0.115595 
Issued_on_Two_Bus_Simul_Util = 0.007722 
issued_two_Eff = 0.066801 
queue_avg = 1.176853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.17685
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245427 n_nop=1100083 n_act=34990 n_pre=34974 n_ref_event=0 n_req=74669 n_rd=71168 n_rd_L2_A=0 n_write=0 n_wr_bk=14004 bw_util=0.06839
n_activity=759090 dram_eff=0.1122
bk0: 4521a 1176976i bk1: 4504a 1176482i bk2: 4588a 1176167i bk3: 4621a 1177095i bk4: 4756a 1176246i bk5: 4744a 1171813i bk6: 4540a 1174058i bk7: 4532a 1173714i bk8: 4172a 1169866i bk9: 4164a 1172548i bk10: 4248a 1174694i bk11: 4268a 1172258i bk12: 4481a 1171669i bk13: 4465a 1173660i bk14: 4316a 1174348i bk15: 4248a 1177926i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531399
Row_Buffer_Locality_read = 0.544711
Row_Buffer_Locality_write = 0.260783
Bank_Level_Parallism = 2.198677
Bank_Level_Parallism_Col = 1.825334
Bank_Level_Parallism_Ready = 1.441201
write_to_read_ratio_blp_rw_average = 0.091863
GrpLevelPara = 1.434080 

BW Util details:
bwutil = 0.068388 
total_CMD = 1245427 
util_bw = 85172 
Wasted_Col = 289455 
Wasted_Row = 176605 
Idle = 694195 

BW Util Bottlenecks: 
RCDc_limit = 332467 
RCDWRc_limit = 14584 
WTRc_limit = 25773 
RTWc_limit = 58481 
CCDLc_limit = 32483 
rwq = 0 
CCDLc_limit_alone = 25932 
WTRc_limit_alone = 22718 
RTWc_limit_alone = 54985 

Commands details: 
total_CMD = 1245427 
n_nop = 1100083 
Read = 71168 
Write = 0 
L2_Alloc = 0 
L2_WB = 14004 
n_act = 34990 
n_pre = 34974 
n_ref = 0 
n_req = 74669 
total_req = 85172 

Dual Bus Interface Util: 
issued_total_row = 69964 
issued_total_col = 85172 
Row_Bus_Util =  0.056177 
CoL_Bus_Util = 0.068388 
Either_Row_CoL_Bus_Util = 0.116702 
Issued_on_Two_Bus_Simul_Util = 0.007862 
issued_two_Eff = 0.067371 
queue_avg = 1.020591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02059
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245427 n_nop=1100415 n_act=35107 n_pre=35091 n_ref_event=0 n_req=73980 n_rd=70545 n_rd_L2_A=0 n_write=0 n_wr_bk=13733 bw_util=0.06767
n_activity=761773 dram_eff=0.1106
bk0: 4496a 1179901i bk1: 4479a 1181065i bk2: 4560a 1179717i bk3: 4556a 1178349i bk4: 4683a 1176660i bk5: 4724a 1175066i bk6: 4580a 1171158i bk7: 4524a 1174255i bk8: 4156a 1173792i bk9: 4160a 1173368i bk10: 4236a 1173977i bk11: 4156a 1175546i bk12: 4357a 1172358i bk13: 4298a 1174345i bk14: 4328a 1177473i bk15: 4252a 1176259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525453
Row_Buffer_Locality_read = 0.540534
Row_Buffer_Locality_write = 0.215721
Bank_Level_Parallism = 2.145367
Bank_Level_Parallism_Col = 1.749043
Bank_Level_Parallism_Ready = 1.341643
write_to_read_ratio_blp_rw_average = 0.095191
GrpLevelPara = 1.414823 

BW Util details:
bwutil = 0.067670 
total_CMD = 1245427 
util_bw = 84278 
Wasted_Col = 292801 
Wasted_Row = 176450 
Idle = 691898 

BW Util Bottlenecks: 
RCDc_limit = 334800 
RCDWRc_limit = 15922 
WTRc_limit = 26159 
RTWc_limit = 57477 
CCDLc_limit = 33442 
rwq = 0 
CCDLc_limit_alone = 26838 
WTRc_limit_alone = 23041 
RTWc_limit_alone = 53991 

Commands details: 
total_CMD = 1245427 
n_nop = 1100415 
Read = 70545 
Write = 0 
L2_Alloc = 0 
L2_WB = 13733 
n_act = 35107 
n_pre = 35091 
n_ref = 0 
n_req = 73980 
total_req = 84278 

Dual Bus Interface Util: 
issued_total_row = 70198 
issued_total_col = 84278 
Row_Bus_Util =  0.056365 
CoL_Bus_Util = 0.067670 
Either_Row_CoL_Bus_Util = 0.116436 
Issued_on_Two_Bus_Simul_Util = 0.007599 
issued_two_Eff = 0.065264 
queue_avg = 0.836846 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.836846

========= L2 cache stats =========
L2_cache_bank[0]: Access = 218591, Miss = 38738, Miss_rate = 0.177, Pending_hits = 155, Reservation_fails = 528
L2_cache_bank[1]: Access = 213891, Miss = 38841, Miss_rate = 0.182, Pending_hits = 225, Reservation_fails = 2070
L2_cache_bank[2]: Access = 222044, Miss = 38911, Miss_rate = 0.175, Pending_hits = 236, Reservation_fails = 3318
L2_cache_bank[3]: Access = 213801, Miss = 38959, Miss_rate = 0.182, Pending_hits = 227, Reservation_fails = 1902
L2_cache_bank[4]: Access = 214684, Miss = 38882, Miss_rate = 0.181, Pending_hits = 187, Reservation_fails = 1330
L2_cache_bank[5]: Access = 227134, Miss = 38864, Miss_rate = 0.171, Pending_hits = 226, Reservation_fails = 659
L2_cache_bank[6]: Access = 224701, Miss = 38710, Miss_rate = 0.172, Pending_hits = 219, Reservation_fails = 2554
L2_cache_bank[7]: Access = 214155, Miss = 38801, Miss_rate = 0.181, Pending_hits = 199, Reservation_fails = 1216
L2_cache_bank[8]: Access = 220307, Miss = 38873, Miss_rate = 0.176, Pending_hits = 225, Reservation_fails = 299
L2_cache_bank[9]: Access = 213101, Miss = 38810, Miss_rate = 0.182, Pending_hits = 186, Reservation_fails = 1567
L2_cache_bank[10]: Access = 218606, Miss = 38737, Miss_rate = 0.177, Pending_hits = 198, Reservation_fails = 534
L2_cache_bank[11]: Access = 214629, Miss = 38947, Miss_rate = 0.181, Pending_hits = 207, Reservation_fails = 2058
L2_cache_bank[12]: Access = 226884, Miss = 38742, Miss_rate = 0.171, Pending_hits = 172, Reservation_fails = 702
L2_cache_bank[13]: Access = 214865, Miss = 38698, Miss_rate = 0.180, Pending_hits = 164, Reservation_fails = 765
L2_cache_bank[14]: Access = 242078, Miss = 38913, Miss_rate = 0.161, Pending_hits = 220, Reservation_fails = 188
L2_cache_bank[15]: Access = 209329, Miss = 38961, Miss_rate = 0.186, Pending_hits = 177, Reservation_fails = 476
L2_cache_bank[16]: Access = 222997, Miss = 38870, Miss_rate = 0.174, Pending_hits = 315, Reservation_fails = 4575
L2_cache_bank[17]: Access = 226040, Miss = 38916, Miss_rate = 0.172, Pending_hits = 245, Reservation_fails = 2562
L2_cache_bank[18]: Access = 221199, Miss = 38987, Miss_rate = 0.176, Pending_hits = 275, Reservation_fails = 4267
L2_cache_bank[19]: Access = 238098, Miss = 39182, Miss_rate = 0.165, Pending_hits = 302, Reservation_fails = 769
L2_cache_bank[20]: Access = 210169, Miss = 38774, Miss_rate = 0.184, Pending_hits = 194, Reservation_fails = 1282
L2_cache_bank[21]: Access = 231432, Miss = 39018, Miss_rate = 0.169, Pending_hits = 282, Reservation_fails = 4880
L2_cache_bank[22]: Access = 218822, Miss = 38889, Miss_rate = 0.178, Pending_hits = 252, Reservation_fails = 2091
L2_cache_bank[23]: Access = 212254, Miss = 38601, Miss_rate = 0.182, Pending_hits = 205, Reservation_fails = 1095
L2_cache_bank[24]: Access = 218075, Miss = 38742, Miss_rate = 0.178, Pending_hits = 232, Reservation_fails = 2614
L2_cache_bank[25]: Access = 214945, Miss = 39083, Miss_rate = 0.182, Pending_hits = 306, Reservation_fails = 4688
L2_cache_bank[26]: Access = 217599, Miss = 38925, Miss_rate = 0.179, Pending_hits = 283, Reservation_fails = 3916
L2_cache_bank[27]: Access = 225084, Miss = 39018, Miss_rate = 0.173, Pending_hits = 266, Reservation_fails = 903
L2_cache_bank[28]: Access = 216339, Miss = 38844, Miss_rate = 0.180, Pending_hits = 194, Reservation_fails = 958
L2_cache_bank[29]: Access = 222906, Miss = 38884, Miss_rate = 0.174, Pending_hits = 195, Reservation_fails = 1743
L2_cache_bank[30]: Access = 211248, Miss = 38894, Miss_rate = 0.184, Pending_hits = 231, Reservation_fails = 2152
L2_cache_bank[31]: Access = 217169, Miss = 38822, Miss_rate = 0.179, Pending_hits = 250, Reservation_fails = 1771
L2_cache_bank[32]: Access = 215116, Miss = 38672, Miss_rate = 0.180, Pending_hits = 173, Reservation_fails = 247
L2_cache_bank[33]: Access = 221799, Miss = 38834, Miss_rate = 0.175, Pending_hits = 230, Reservation_fails = 3014
L2_cache_bank[34]: Access = 214364, Miss = 38759, Miss_rate = 0.181, Pending_hits = 220, Reservation_fails = 4654
L2_cache_bank[35]: Access = 217335, Miss = 38709, Miss_rate = 0.178, Pending_hits = 236, Reservation_fails = 2822
L2_cache_bank[36]: Access = 214739, Miss = 38929, Miss_rate = 0.181, Pending_hits = 264, Reservation_fails = 1179
L2_cache_bank[37]: Access = 213067, Miss = 38594, Miss_rate = 0.181, Pending_hits = 233, Reservation_fails = 2100
L2_cache_bank[38]: Access = 216643, Miss = 38788, Miss_rate = 0.179, Pending_hits = 191, Reservation_fails = 763
L2_cache_bank[39]: Access = 221772, Miss = 38806, Miss_rate = 0.175, Pending_hits = 244, Reservation_fails = 2076
L2_cache_bank[40]: Access = 229096, Miss = 38945, Miss_rate = 0.170, Pending_hits = 193, Reservation_fails = 1199
L2_cache_bank[41]: Access = 219604, Miss = 38865, Miss_rate = 0.177, Pending_hits = 207, Reservation_fails = 1412
L2_cache_bank[42]: Access = 214274, Miss = 38932, Miss_rate = 0.182, Pending_hits = 188, Reservation_fails = 953
L2_cache_bank[43]: Access = 219596, Miss = 38868, Miss_rate = 0.177, Pending_hits = 279, Reservation_fails = 2109
L2_cache_bank[44]: Access = 215599, Miss = 38930, Miss_rate = 0.181, Pending_hits = 219, Reservation_fails = 2783
L2_cache_bank[45]: Access = 224519, Miss = 38926, Miss_rate = 0.173, Pending_hits = 195, Reservation_fails = 578
L2_cache_bank[46]: Access = 215393, Miss = 38824, Miss_rate = 0.180, Pending_hits = 220, Reservation_fails = 924
L2_cache_bank[47]: Access = 213941, Miss = 38581, Miss_rate = 0.180, Pending_hits = 204, Reservation_fails = 699
L2_total_cache_accesses = 10520033
L2_total_cache_misses = 1864798
L2_total_cache_miss_rate = 0.1773
L2_total_cache_pending_hits = 10746
L2_total_cache_reservation_fails = 87944
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8429849
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10668
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 457348
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 87050
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1245288
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211716
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40531
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 121593
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2772
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 72
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 767
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10143153
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 373840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 87050
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 767
L2_cache_data_port_util = 0.102
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=10520033
icnt_total_pkts_simt_to_mem=10517793
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.43938
	minimum = 5
	maximum = 102
Network latency average = 5.2314
	minimum = 5
	maximum = 102
Slowest packet = 17115755
Flit latency average = 5.2314
	minimum = 5
	maximum = 102
Slowest flit = 17115755
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.132272
	minimum = 0.115556 (at node 55)
	maximum = 0.158846 (at node 15)
Accepted packet rate average = 0.132272
	minimum = 0.115556 (at node 55)
	maximum = 0.158846 (at node 15)
Injected flit rate average = 0.132272
	minimum = 0.115556 (at node 55)
	maximum = 0.158846 (at node 15)
Accepted flit rate average= 0.132272
	minimum = 0.115556 (at node 55)
	maximum = 0.158846 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.34278 (10 samples)
	minimum = 5 (10 samples)
	maximum = 77.3 (10 samples)
Network latency average = 5.21696 (10 samples)
	minimum = 5 (10 samples)
	maximum = 77.2 (10 samples)
Flit latency average = 5.21696 (10 samples)
	minimum = 5 (10 samples)
	maximum = 77.2 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.201342 (10 samples)
	minimum = 0.181061 (10 samples)
	maximum = 0.23376 (10 samples)
Accepted packet rate average = 0.201342 (10 samples)
	minimum = 0.181061 (10 samples)
	maximum = 0.234028 (10 samples)
Injected flit rate average = 0.201342 (10 samples)
	minimum = 0.181061 (10 samples)
	maximum = 0.23376 (10 samples)
Accepted flit rate average = 0.201342 (10 samples)
	minimum = 0.181061 (10 samples)
	maximum = 0.234028 (10 samples)
Injected packet size average = 1 (10 samples)
Accepted packet size average = 1 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 17 hrs, 26 min, 53 sec (62813 sec)
gpgpu_simulation_rate = 2497 (inst/sec)
gpgpu_simulation_rate = 27 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399350..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399348..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399340..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29399338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29399334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29399370..

GPGPU-Sim PTX: cudaLaunch for 0x0x401b10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9pagerank2PiS_S_PfS0_ii 
GPGPU-Sim PTX: pushing kernel '_Z9pagerank2PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 44 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 47 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
Destroy streams for kernel 11: size 0
kernel_name = _Z9pagerank2PiS_S_PfS0_ii 
kernel_launch_uid = 11 
gpu_sim_cycle = 9030
gpu_sim_insn = 7478645
gpu_ipc =     828.1999
gpu_tot_sim_cycle = 1767282
gpu_tot_sim_insn = 164338708
gpu_tot_ipc =      92.9895
gpu_tot_issued_cta = 12859
gpu_occupancy = 77.1152% 
gpu_tot_occupancy = 77.0064% 
max_total_param_size = 0
gpu_stall_dramfull = 15917
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      12.4199
partiton_level_parallism_total  =       6.0149
partiton_level_parallism_util =      13.8442
partiton_level_parallism_util_total  =       7.6569
L2_BW  =     476.9254 GB/Sec
L2_BW_total  =     231.0191 GB/Sec
gpu_total_sim_rate=2601

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6611406
	L1I_total_cache_misses = 20753
	L1I_total_cache_miss_rate = 0.0031
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 126770
L1D_cache:
	L1D_cache_core[0]: Access = 317544, Miss = 51711, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 318184, Miss = 51532, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 332723, Miss = 53759, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 317705, Miss = 51789, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 328920, Miss = 52388, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 320395, Miss = 51979, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 318109, Miss = 51163, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 325256, Miss = 51330, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 319467, Miss = 51866, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 316812, Miss = 51461, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 328235, Miss = 52832, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 318267, Miss = 52000, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 319589, Miss = 52111, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 316617, Miss = 53005, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 316750, Miss = 51352, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 328507, Miss = 52696, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 321776, Miss = 53159, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 321003, Miss = 51882, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 317315, Miss = 50608, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 316964, Miss = 50999, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 319490, Miss = 51410, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 318774, Miss = 52303, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 322950, Miss = 53133, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 320781, Miss = 52373, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 315024, Miss = 51095, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 319035, Miss = 50816, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 320100, Miss = 51830, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 317073, Miss = 52196, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 329922, Miss = 52280, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 324978, Miss = 51923, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 319429, Miss = 52359, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 322478, Miss = 52224, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 318842, Miss = 51566, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 331073, Miss = 52668, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 327694, Miss = 51657, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 314548, Miss = 50249, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 320956, Miss = 51034, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 316856, Miss = 50955, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 313733, Miss = 50156, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 331809, Miss = 51748, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 12845683
	L1D_total_cache_misses = 2073597
	L1D_total_cache_miss_rate = 0.1614
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 448896
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0114
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10585166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 972646
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 839263
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 443776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 186920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 261688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6590653
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20753
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126770
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12397075
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 448896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 448608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6611406

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3972, 3748, 3104, 3608, 3188, 2908, 4222, 4952, 2617, 3037, 3485, 2673, 3877, 2729, 3821, 3093, 3064, 3120, 3400, 3475, 3167, 2866, 2812, 3344, 2678, 2482, 2538, 2622, 2398, 2510, 2510, 2762, 2482, 2118, 2258, 2174, 2398, 2342, 1978, 2566, 1883, 2051, 2021, 1855, 2107, 1827, 2331, 2303, 1665, 1945, 1721, 1637, 1609, 1637, 1721, 1749, 1143, 1171, 1311, 1255, 1227, 1227, 1675, 1311, 
gpgpu_n_tot_thrd_icount = 405840960
gpgpu_n_tot_w_icount = 12682530
gpgpu_n_stall_shd_mem = 405600048
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10180537
gpgpu_n_mem_write_global = 448608
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 33816280
gpgpu_n_store_insn = 3588804
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14364672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:385672986	W0_Idle:14184445	W0_Scoreboard:21323623	W1:2516920	W2:1160670	W3:730510	W4:535950	W5:428715	W6:356625	W7:323575	W8:279140	W9:237775	W10:218310	W11:194800	W12:183525	W13:169480	W14:165875	W15:169625	W16:168880	W17:165190	W18:158870	W19:163665	W20:147505	W21:143135	W22:137085	W23:137920	W24:128735	W25:128835	W26:118760	W27:118820	W28:90475	W29:79025	W30:61520	W31:32520	W32:3030095
single_issue_nums: WS0:3157625	WS1:3174185	WS2:3160495	WS3:3190225	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14352016 {8:1794002,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17944320 {40:448608,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 335461400 {40:8386535,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71760080 {40:1794002,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3588864 {8:448608,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 335461400 {40:8386535,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
maxmflatency = 2190 
max_icnt2mem_latency = 793 
maxmrqlatency = 1810 
max_icnt2sh_latency = 123 
averagemflatency = 165 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 7 
mrq_lat_table:713157 	407800 	23415 	33584 	258598 	177584 	85176 	55899 	26436 	3997 	158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8907305 	1675088 	44715 	2185 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5814105 	4482515 	321094 	8654 	1365 	1326 	680 	206 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	9762476 	844363 	19312 	2531 	623 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3451 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        40        49        27        16        34        34        34        18        36        37 
dram[1]:        64        64        64        64        64        64        53        52        18        30        27        18        23        17        39        31 
dram[2]:        64        64        64        64        59        57        29        33        22        20        33        43        44        40        24        24 
dram[3]:        64        64        64        64        64        60        27        44        27        30        23        21        21        17        26        27 
dram[4]:        64        64        64        64        64        64        40        38        26        25        19        17        29        28        29        38 
dram[5]:        64        64        64        64        64        64        40        38        22        27        22        22        21        17        24        32 
dram[6]:        64        64        64        64        60        56        40        32        30        28        21        17        40        36        31        44 
dram[7]:        64        64        64        64        63        60        36        25        24        33        22        24        29        35        31        32 
dram[8]:        64        64        64        64        64        64        40        37        18        23        16        27        25        24        35        39 
dram[9]:        64        64        64        64        64        61        36        32        24        27        23        47        17        36        34        44 
dram[10]:        64        64        64        64        58        56        23        29        23        18        50        29        40        36        29        34 
dram[11]:        64        64        64        64        64        56        32        28        19        20        31        28        29        19        28        42 
dram[12]:        64        64        64        64        64        64        37        26        20        20        25        19        27        19        36        24 
dram[13]:        64        64        64        64        64        64        36        32        32        30        25        27        44        24        36        35 
dram[14]:        64        64        64        64        60        57        34        17        26        43        40        20        40        36        31        21 
dram[15]:        64        64        64        64        64        57        25        24        22        15        21        24        19        24        36        38 
dram[16]:        64        64        64        64        64        64        37        33        28        26        20        22        23        27        45        32 
dram[17]:        64        64        64        64        64        64        47        37        28        29        27        22        24        28        35        22 
dram[18]:        64        64        64        64        54        53        31        41        27        29        32        27        40        32        31        41 
dram[19]:        64        64        64        64        60        60        32        35        19        28        30        45        21        27        47        20 
dram[20]:        64        64        64        64        64        64        39        27        31        24        41        41        38        18        53        27 
dram[21]:        64        64        64        64        64        64        47        29        18        31        29        31        26        23        50        37 
dram[22]:        64        64        64        64        57        53        25        24        41        27        26        31        36        40        30        23 
dram[23]:        64        64        64        64        60        64        40        28        18        29        30        50        17        34        55        40 
maximum service time to same row:
dram[0]:     18066     10812     17222     15324     10374     28433     13255     12944      9285      7629     10697     11827     31140     15444     12729     66402 
dram[1]:     11938     16170     12987      6406      7320     15338      6439     11729     13525     18666     10687      9235      6617      6261     15856     10883 
dram[2]:     15327     17136     23887      6238     10040     20918      5973     13841      9102      6858     10643     13994     11697     18662     13767     13445 
dram[3]:     10827     19094     13516     11558      8590     13406     14608      8605     10192     18494      8658     24804      6966     15513      9209     10814 
dram[4]:      8779     15119      9549     10784     17536     10415      6429      6635     12323     13463     11515     12876      9871     23483     14569     18601 
dram[5]:     10290     12862      7577      7213      7458     11934     12948      9400      6688      7580     10389      8241      5837     12730     10850     11352 
dram[6]:     10566     17196      6679     11588      8200      9819      7794      4899     12403      9158      6750      8004     12761     37727     13337     15173 
dram[7]:     15507     15431     15087     10313      7259     20938     15248      7102     48520     11085      6847      8076      7933      7402     12987     11648 
dram[8]:     11078     37449     11328      7790     10080     20404      8616      6678     10777     27524      8612      8099     26154     11527     14733     16104 
dram[9]:     13129     21747      5674     18851      9822      8648      8291      9259     12476     14224      9497     15902      9602      9438     10858     13947 
dram[10]:     15132     86016      7373     19503      8064      8320      7305     12508      8882      9206      9597      9996      8546      8981     10465     13821 
dram[11]:      8755     89205     20801     10711      7682     11665      7498      9026      9237      6257      7703     14719     52604      8049     14386     11959 
dram[12]:     15692     10540     11834     15533      9369     10373     15559      9351     15548      6900      9656      5895      7256     18727     16309     10504 
dram[13]:      8961     25157     22310      6856      8054      9394      9927      5484     10895     15374     13392     14096     11731     14948     16560     14569 
dram[14]:     16577     16807      5410      9015      9538     10027     16614      9741     11465     11658      8846      9259      6301     10369     15408     23338 
dram[15]:     12899     14711      8865     10277      9206     10343     10857      8785     10735      7340     10722     11261     13141     21037     14990     10112 
dram[16]:     29014     12644      8030     10882     11381     14242     12395      8712     11835     10566     12461     10039     32928     10085     12759     24634 
dram[17]:     17607     15809     18757      7395      9555      9259      7874      6418     11764     11283     17077     12173     13190     10980     36104      8356 
dram[18]:     49491     35458     10810      5303      9346     10261     12033      7934      9039     15035     10337      9128      5167     36159     11076     37469 
dram[19]:     15051     15681     27521      8283     17684     14646     10553     14170     13990     25109     14369     12369      6096     13640     12051     11092 
dram[20]:     36590     10419     10173      7831      8349     11641     11967      5958     49692      8890     10746     14643     19766     11546     15094      8642 
dram[21]:     10441      9079     29208     23511     10580      8950      9632      7959      6976     13064     10762      8619      8099     13322     15247     14324 
dram[22]:     33404     10599      7418     17510     12554      9885      8463     13743     12508      6832     12872     15272     30646     11663      9667     12069 
dram[23]:      8605     15872      6725     18301     11273      8803     11617      7073     12167     12787     13927     13229      5239      8125     34659     13093 
average row accesses per activate:
dram[0]:  2.315419  2.321518  2.252274  2.416073  2.387283  2.377724  2.290978  2.192237  2.051724  1.871773  1.984248  2.013495  2.205545  1.922208  2.053279  2.181208 
dram[1]:  2.372680  2.241951  2.296837  2.230181  2.383470  2.380497  2.186524  2.200276  2.132559  1.929165  1.966431  1.985015  2.122697  1.945155  2.142519  2.138783 
dram[2]:  2.160482  2.229058  2.187269  2.170994  2.235643  2.158311  2.152550  2.071644  1.944298  1.804082  1.956102  1.988849  2.120830  1.903437  1.978528  2.101687 
dram[3]:  2.234562  2.223022  2.153066  2.162896  2.168412  2.248959  2.115385  2.105744  2.056206  1.992737  1.974393  1.970393  2.101456  1.878059  2.012987  2.072736 
dram[4]:  2.196537  2.302925  2.378665  2.274688  2.373616  2.301922  2.221357  2.105702  2.015931  2.006784  1.961555  2.068150  2.146241  1.935348  2.071593  2.124352 
dram[5]:  2.304933  2.233173  2.177622  2.196024  2.259006  2.383805  2.273585  2.169727  2.013730  2.036094  2.038689  2.054054  2.012810  2.063933  2.125649  2.050639 
dram[6]:  2.242206  2.280632  2.204101  2.243833  2.262990  2.229760  2.155445  2.008761  1.968247  2.035014  1.944396  2.022717  2.072695  2.066578  2.180233  1.995118 
dram[7]:  2.258065  2.225131  2.104563  2.154053  2.179543  2.308585  2.256637  2.119258  2.064471  2.084042  2.032453  1.971606  2.138723  2.094203  2.142654  2.223599 
dram[8]:  2.314769  2.261673  2.267498  2.232896  2.392035  2.263231  2.456753  2.022120  1.998646  2.066077  2.005885  1.962617  2.104835  1.979281  2.133651  2.159580 
dram[9]:  2.138582  2.338112  2.178376  2.342829  2.335061  2.306094  2.210938  2.088755  2.125901  2.049188  1.993289  2.066240  2.048282  2.056042  2.241209  2.111266 
dram[10]:  2.221411  2.454931  2.198977  2.323092  2.203638  2.262280  2.059708  2.136384  1.959321  1.873185  2.019855  2.050045  2.166973  2.083000  2.038879  2.118914 
dram[11]:  2.321555  2.253065  2.137353  2.295322  2.216085  2.207734  2.059322  2.181113  2.077904  1.930519  2.000000  1.885038  1.994861  1.889393  2.083141  2.057931 
dram[12]:  2.418011  2.397331  2.267051  2.329798  2.364897  2.375598  2.199080  2.116703  1.902838  1.991888  2.036156  1.930901  2.139815  2.181309  2.071724  2.094639 
dram[13]:  2.228261  2.316953  2.254808  2.189214  2.298931  2.192053  2.308506  2.171518  2.133752  2.094251  1.954704  2.071036  2.002970  2.074627  2.148642  2.043896 
dram[14]:  2.378765  2.199151  2.133901  2.234251  2.325549  2.283555  2.303614  2.189764  1.845124  1.916885  1.891571  1.978003  2.199441  2.026158  2.042253  1.976381 
dram[15]:  2.282178  2.242453  2.293039  2.249647  2.396135  2.406052  2.269467  2.113447  1.936339  1.846121  2.063080  1.936847  1.974797  2.045255  2.093938  1.976796 
dram[16]:  2.321285  2.112867  2.342886  2.414315  2.295423  2.238874  2.251991  2.282150  2.012716  1.951542  1.990591  1.989271  2.023489  2.070630  2.157484  2.122507 
dram[17]:  2.208941  2.220379  2.250834  2.269641  2.383155  2.196532  2.203282  2.289360  1.909091  1.945671  2.029237  2.002685  2.031466  2.108326  2.098696  1.992380 
dram[18]:  2.165354  2.199337  2.321867  2.260994  2.134856  2.163292  2.203544  2.037824  1.935526  2.011595  1.971378  2.029743  1.985245  2.093596  1.996025  2.047860 
dram[19]:  2.181256  2.246229  2.333004  2.427209  2.277727  2.185299  2.272515  2.276227  1.979326  1.952170  2.075375  2.032095  1.853924  2.023084  2.068681  2.014959 
dram[20]:  2.217371  2.271611  2.405419  2.264692  2.363809  2.289570  2.319372  2.080346  2.055144  1.964586  2.066421  1.936570  2.199623  2.058563  2.204291  2.042962 
dram[21]:  2.170123  2.341867  2.345133  2.256011  2.364117  2.382887  2.298154  2.164179  1.962138  2.050279  2.012389  1.991525  2.032580  2.157798  2.125117  2.126992 
dram[22]:  2.173772  2.180205  2.293468  2.357982  2.380611  2.222719  2.179091  2.204138  1.879847  1.949911  2.033998  2.000888  2.101024  2.159321  2.010240  2.081767 
dram[23]:  2.189850  2.211154  2.278846  2.210551  2.305228  2.266269  2.101996  2.173024  1.920052  1.961213  2.015773  1.975698  2.006993  1.996911  2.160229  1.994155 
average row locality = 1785804/836676 = 2.134403
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4458      4488      4532      4568      4733      4696      4592      4545      4168      4184      4173      4238      4382      4361      4312      4345 
dram[1]:      4452      4556      4544      4505      4736      4752      4632      4536      4168      4172      4216      4264      4483      4477      4324      4304 
dram[2]:      4496      4536      4563      4648      4692      4695      4596      4544      4193      4180      4216      4224      4465      4417      4317      4292 
dram[3]:      4504      4476      4504      4592      4744      4656      4584      4576      4152      4152      4156      4225      4386      4365      4300      4327 
dram[4]:      4524      4484      4532      4565      4712      4696      4588      4546      4189      4198      4199      4221      4471      4371      4314      4313 
dram[5]:      4469      4485      4505      4568      4732      4748      4568      4580      4160      4160      4241      4320      4474      4446      4304      4300 
dram[6]:      4508      4461      4552      4552      4740      4712      4528      4556      4164      4128      4236      4220      4441      4453      4305      4300 
dram[7]:      4520      4508      4568      4616      4740      4748      4588      4544      4152      4174      4148      4206      4416      4385      4321      4292 
dram[8]:      4493      4488      4552      4581      4756      4668      4598      4580      4189      4200      4195      4170      4423      4441      4280      4320 
dram[9]:      4484      4552      4588      4584      4732      4765      4561      4584      4184      4176      4220      4288      4471      4461      4323      4332 
dram[10]:      4421      4472      4552      4640      4742      4785      4548      4552      4148      4150      4236      4268      4471      4458      4312      4325 
dram[11]:      4446      4444      4540      4536      4780      4696      4600      4529      4161      4152      4196      4220      4418      4344      4312      4284 
dram[12]:      4485      4504      4544      4633      4724      4740      4539      4610      4186      4182      4209      4259      4382      4432      4309      4299 
dram[13]:      4540      4540      4520      4600      4724      4740      4556      4584      4180      4204      4248      4280      4481      4486      4312      4280 
dram[14]:      4496      4496      4580      4599      4752      4756      4536      4572      4168      4147      4228      4256      4480      4485      4300      4253 
dram[15]:      4456      4512      4668      4596      4736      4712      4560      4564      4144      4144      4208      4212      4389      4418      4325      4248 
dram[16]:      4468      4512      4496      4600      4741      4712      4561      4510      4192      4194      4203      4213      4411      4393      4244      4280 
dram[17]:      4524      4516      4544      4512      4684      4720      4578      4503      4152      4168      4208      4240      4473      4470      4312      4260 
dram[18]:      4508      4484      4548      4552      4732      4700      4592      4532      4176      4112      4240      4264      4469      4438      4320      4264 
dram[19]:      4436      4461      4540      4636      4744      4740      4600      4480      4164      4168      4193      4192      4372      4405      4319      4260 
dram[20]:      4465      4468      4532      4560      4760      4772      4603      4549      4195      4198      4240      4194      4437      4400      4321      4280 
dram[21]:      4452      4500      4584      4596      4700      4756      4592      4524      4163      4168      4308      4228      4444      4468      4333      4228 
dram[22]:      4521      4504      4588      4621      4756      4744      4540      4532      4172      4164      4248      4268      4481      4465      4316      4248 
dram[23]:      4496      4479      4560      4556      4683      4724      4580      4524      4156      4160      4236      4156      4357      4298      4328      4252 
total dram reads = 1702685
bank skew: 4785/4112 = 1.16
chip skew: 71305/70545 = 1.01
number of total write accesses:
dram[0]:       152       162       173       182       223       214       258       256       235       239       236       238       232       235       197       205 
dram[1]:       151       179       176       165       224       228       268       254       240       240       236       240       240       240       201       196 
dram[2]:       162       174       179       202       213       213       258       256       240       240       240       235       239       235       198       193 
dram[3]:       164       159       166       188       226       204       256       263       238       238       239       234       233       240       195       204 
dram[4]:       170       161       173       180       218       214       259       255       240       239       240       240       240       239       200       197 
dram[5]:       157       160       166       182       222       227       252       265       240       240       238       240       240       235       196       195 
dram[6]:       167       155       178       178       225       218       242       259       237       231       240       232       235       234       195       195 
dram[7]:       170       167       182       194       225       227       257       254       235       240       236       238       240       239       200       193 
dram[8]:       162       162       178       184       229       207       259       265       240       240       236       240       235       240       190       200 
dram[9]:       161       178       187       186       223       230       250       264       240       240       235       235       238       235       202       203 
dram[10]:       144       158       178       199       225       235       247       257       235       237       240       238       240       235       198       201 
dram[11]:       153       150       175       174       235       214       260       252       240       238       240       240       240       234       198       192 
dram[12]:       160       166       176       199       221       225       244       269       240       238       240       240       240       236       197       194 
dram[13]:       175       175       170       190       221       225       248       265       239       240       240       239       240       240       198       190 
dram[14]:       164       164       185       189       227       229       244       263       240       235       238       240       240       240       195       182 
dram[15]:       154       168       207       189       224       218       249       261       236       235       240       235       234       237       200       182 
dram[16]:       156       168       164       190       224       218       247       246       240       236       240       237       241       239       181       190 
dram[17]:       170       169       176       168       211       220       256       252       237       237       234       236       240       240       196       185 
dram[18]:       167       161       177       178       223       215       258       263       237       225       237       240       240       237       199       186 
dram[19]:       149       155       175       199       226       225       270       250       240       240       240       240       235       240       199       185 
dram[20]:       156       157       173       180       230       233       270       267       240       240       240       233       235       240       200       190 
dram[21]:       153       165       186       189       215       229       264       261       242       236       240       237       235       236       202       177 
dram[22]:       170       166       187       194       229       226       254       262       240       235       239       240       240       238       199       182 
dram[23]:       164       160       180       179       211       221       263       261       239       239       237       234       235       227       202       183 
total dram writes = 83119
bank skew: 270/144 = 1.88
chip skew: 3507/3417 = 1.03
average mf latency per bank:
dram[0]:       1367      1403      1142      1197      1043      1027       877       913       829       726       723       690       666       667      1195      1089
dram[1]:       1579      1459      1267      1187      1000       942       835       882       830       759       715       689       640       639      1123      1170
dram[2]:       1366      1490      1145      1171       931      1119       911       899       836       834       727       749       634       659      1138      1122
dram[3]:       1472      1466      1320      1120       997      1032       807       873       751       752       660       692       626       664      1376      1077
dram[4]:       1370      1350      1282      1252       969       990       926       844       772       761       724       727       630       639      1242      1169
dram[5]:       1683      1362      1184      1193       918      1005       918       877       732       726       693       698       622       632      1086      1196
dram[6]:       1382      1545      1316      1171      1070      1001       837       824       850       746       656       678       633       628      1343      1132
dram[7]:       1450      1422      1295      1241      1005       942      1013       825       774       738       676       661       609       628      1719      1057
dram[8]:       1565      1549      1149      1148      1009      1028       817       914       813       839       725       685       661       660      1330      1260
dram[9]:       1591      1395      1165      1367      1038       985       861       955       828       777       710       704       624       628      1170      1597
dram[10]:       1260      1509      1137      1358      1140       948       880       891       769       786       676       693       635       652      1099      1439
dram[11]:       1444      1461      1220      1192       999      1025       885       842       771       752       731       657       630       588      1141      1152
dram[12]:       1310      1508      1217      1168      1023       994       868       892       773       809       676       738       665       655      1368      1179
dram[13]:       1431      1495      1241      1103      1022      1108       851       851       753       730       701       684       614       627      1225      1395
dram[14]:       1438      1391      1087      1190       973       963       837       866       776       822       684       715       641       634      1318      1413
dram[15]:       1339      1350      1136      1296       929       999       891       863       792       791       681       697       658       636      1198      1142
dram[16]:       1469      1369      1162      1242       955      1020       875       837       806       818       693       657       632       648      1222      1451
dram[17]:       1424      1419      1182      1115      1004      1055       869       870       774       823       688       699       617       609      1191      1246
dram[18]:       1415      1441      1199      1115      1020      1046       875       788       765       809       696       680       616       663      1115      1175
dram[19]:       1379      1576      1154      1164       987      1062       948       851       833       770       703       723       636       619      1155      1214
dram[20]:       1634      1576      1197      1239      1051       972       897       855       781       804       739       716       680       637      1250      1163
dram[21]:       1312      1390      1127      1207      1084      1010       877       876       785       788       691       691       615       668      1245      1331
dram[22]:       1388      1536      1199      1407       968       961       896       835       775       713       696       680       631       624      1186      1264
dram[23]:       1311      1417      1234      1228      1140       989       859       874       754       779       674       678       616       596      1112      1143
maximum mf latency per bank:
dram[0]:        952       850       904      1013      1314      1481       899      1331      1241       898       858       973      1716      1341       844       947
dram[1]:       1019       923      1020       990      1762      1317       855      1120      1117      1096      1091      1084      1274      1145       974      1116
dram[2]:        723       732       853       958       873       793       764       665       775       830       867       792       875       930       771       822
dram[3]:        895       879       946      1031       923      1012       767       802       915       802       830      1001      1190       873       713       833
dram[4]:        929       967      1062      1042      1559      1539       886      1205      1178      1170      1041      1175      1296      1151       805       974
dram[5]:       1047       740       702      1031      1067       874       884       955       861       984      1028      1694      1100       791       723       955
dram[6]:        818       793      1074       820      1087       821       954       801       796       716       739       974       886       786       811       862
dram[7]:        843       832      1386      1246       952       791      1050       940       948       824       732       811      1053      2033       800       903
dram[8]:       1124       865      1220       992      1445      1281      1112       800      1332       925      1136       802      1689      1178      1180       785
dram[9]:        862       910      1344      1174      1268      1759      1141       872      1126      1327      1059      1199      1315       911      1009       970
dram[10]:        831       956      1100      1411      1269      1185      1193      1240      1228      1167       759      1026       972      1061       862       946
dram[11]:        905       822       757       815      1150      1050       972       780      1115       880       774       698       931      1018      1014       700
dram[12]:        988      1849      1016      2086      1820      1515      1191      1462      1258      1904       936      1441      1237      1597       992      1451
dram[13]:       1031       812       985      1089      1651       985      1034       900      1065      1194       903      1244      1442      1246       929       844
dram[14]:        723       782       845      1474      1089      1011       816       897       899       811       710      1087       784      1049       852       877
dram[15]:        793       737      1161      1081      1219       841       922       927      1266       854       931       747      1681       820       828       759
dram[16]:        926       833      1126      1399      2190      1886      1166      1020      1053      1261      1039      1175      2013      1590       907      1306
dram[17]:       1013       871      1280       792      1054      1515      1268       870       923      1142       971       845       980      1207       932      1269
dram[18]:        911       907      1064      1063       962       992      1078       961       757       747       973      1113       841      1243       937      1046
dram[19]:        872       944       780      1064      1047      1049      1279      1149       914      1135       933      1084      1404      1106      1027       892
dram[20]:       1336      1272      1066      1280      1314      1582      1167      1122      1267      1283      1181       960      1692      1206      1201      1141
dram[21]:        963      1128       992      1529      1154      1348       923      1065      1181      1449      1238      1206      1083      1240       875      1165
dram[22]:        828       859      1350      1327       906       933       826      1005       781       948       814       949       777       929       754       844
dram[23]:        963       660       965      1261       875       808       865       663       723       840       762       888      1200       925       733       852

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251823 n_nop=1108046 n_act=34217 n_pre=34201 n_ref_event=0 n_req=74212 n_rd=70775 n_rd_L2_A=0 n_write=0 n_wr_bk=13748 bw_util=0.06752
n_activity=756183 dram_eff=0.1118
bk0: 4458a 1189205i bk1: 4488a 1187736i bk2: 4532a 1185910i bk3: 4568a 1186807i bk4: 4733a 1183676i bk5: 4696a 1182713i bk6: 4592a 1181799i bk7: 4545a 1179893i bk8: 4168a 1180934i bk9: 4184a 1176978i bk10: 4173a 1181397i bk11: 4238a 1179935i bk12: 4382a 1182339i bk13: 4361a 1174639i bk14: 4312a 1182383i bk15: 4345a 1184609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538943
Row_Buffer_Locality_read = 0.551621
Row_Buffer_Locality_write = 0.277859
Bank_Level_Parallism = 2.163331
Bank_Level_Parallism_Col = 1.797679
Bank_Level_Parallism_Ready = 1.431705
write_to_read_ratio_blp_rw_average = 0.094450
GrpLevelPara = 1.413549 

BW Util details:
bwutil = 0.067520 
total_CMD = 1251823 
util_bw = 84523 
Wasted_Col = 287620 
Wasted_Row = 174434 
Idle = 705246 

BW Util Bottlenecks: 
RCDc_limit = 327508 
RCDWRc_limit = 14499 
WTRc_limit = 24913 
RTWc_limit = 56433 
CCDLc_limit = 33071 
rwq = 0 
CCDLc_limit_alone = 26437 
WTRc_limit_alone = 21868 
RTWc_limit_alone = 52844 

Commands details: 
total_CMD = 1251823 
n_nop = 1108046 
Read = 70775 
Write = 0 
L2_Alloc = 0 
L2_WB = 13748 
n_act = 34217 
n_pre = 34201 
n_ref = 0 
n_req = 74212 
total_req = 84523 

Dual Bus Interface Util: 
issued_total_row = 68418 
issued_total_col = 84523 
Row_Bus_Util =  0.054655 
CoL_Bus_Util = 0.067520 
Either_Row_CoL_Bus_Util = 0.114854 
Issued_on_Two_Bus_Simul_Util = 0.007321 
issued_two_Eff = 0.063738 
queue_avg = 1.002086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00209
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251823 n_nop=1107208 n_act=34545 n_pre=34529 n_ref_event=0 n_req=74599 n_rd=71121 n_rd_L2_A=0 n_write=0 n_wr_bk=13912 bw_util=0.06793
n_activity=762002 dram_eff=0.1116
bk0: 4452a 1189921i bk1: 4556a 1183872i bk2: 4544a 1184213i bk3: 4505a 1182702i bk4: 4736a 1181464i bk5: 4752a 1180603i bk6: 4632a 1179428i bk7: 4536a 1179692i bk8: 4168a 1182407i bk9: 4172a 1176816i bk10: 4216a 1178559i bk11: 4264a 1177467i bk12: 4483a 1178749i bk13: 4477a 1173728i bk14: 4324a 1183740i bk15: 4304a 1184724i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536924
Row_Buffer_Locality_read = 0.547208
Row_Buffer_Locality_write = 0.326624
Bank_Level_Parallism = 2.185648
Bank_Level_Parallism_Col = 1.837647
Bank_Level_Parallism_Ready = 1.473334
write_to_read_ratio_blp_rw_average = 0.086778
GrpLevelPara = 1.421422 

BW Util details:
bwutil = 0.067927 
total_CMD = 1251823 
util_bw = 85033 
Wasted_Col = 288249 
Wasted_Row = 178354 
Idle = 700187 

BW Util Bottlenecks: 
RCDc_limit = 330499 
RCDWRc_limit = 12997 
WTRc_limit = 25468 
RTWc_limit = 52688 
CCDLc_limit = 32689 
rwq = 0 
CCDLc_limit_alone = 26272 
WTRc_limit_alone = 22364 
RTWc_limit_alone = 49375 

Commands details: 
total_CMD = 1251823 
n_nop = 1107208 
Read = 71121 
Write = 0 
L2_Alloc = 0 
L2_WB = 13912 
n_act = 34545 
n_pre = 34529 
n_ref = 0 
n_req = 74599 
total_req = 85033 

Dual Bus Interface Util: 
issued_total_row = 69074 
issued_total_col = 85033 
Row_Bus_Util =  0.055179 
CoL_Bus_Util = 0.067927 
Either_Row_CoL_Bus_Util = 0.115524 
Issued_on_Two_Bus_Simul_Util = 0.007583 
issued_two_Eff = 0.065636 
queue_avg = 1.105153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.10515
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251823 n_nop=1104689 n_act=36039 n_pre=36023 n_ref_event=0 n_req=74551 n_rd=71074 n_rd_L2_A=0 n_write=0 n_wr_bk=13908 bw_util=0.06789
n_activity=770168 dram_eff=0.1103
bk0: 4496a 1183799i bk1: 4536a 1184226i bk2: 4563a 1181856i bk3: 4648a 1178817i bk4: 4692a 1180687i bk5: 4695a 1177689i bk6: 4596a 1179104i bk7: 4544a 1178221i bk8: 4193a 1177992i bk9: 4180a 1174496i bk10: 4216a 1177320i bk11: 4224a 1179611i bk12: 4465a 1179633i bk13: 4417a 1174848i bk14: 4317a 1180021i bk15: 4292a 1185003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.516586
Row_Buffer_Locality_read = 0.531179
Row_Buffer_Locality_write = 0.218292
Bank_Level_Parallism = 2.180687
Bank_Level_Parallism_Col = 1.787487
Bank_Level_Parallism_Ready = 1.391000
write_to_read_ratio_blp_rw_average = 0.091052
GrpLevelPara = 1.424919 

BW Util details:
bwutil = 0.067887 
total_CMD = 1251823 
util_bw = 84982 
Wasted_Col = 298949 
Wasted_Row = 180293 
Idle = 687599 

BW Util Bottlenecks: 
RCDc_limit = 343513 
RCDWRc_limit = 15320 
WTRc_limit = 27255 
RTWc_limit = 58564 
CCDLc_limit = 33290 
rwq = 0 
CCDLc_limit_alone = 26600 
WTRc_limit_alone = 24019 
RTWc_limit_alone = 55110 

Commands details: 
total_CMD = 1251823 
n_nop = 1104689 
Read = 71074 
Write = 0 
L2_Alloc = 0 
L2_WB = 13908 
n_act = 36039 
n_pre = 36023 
n_ref = 0 
n_req = 74551 
total_req = 84982 

Dual Bus Interface Util: 
issued_total_row = 72062 
issued_total_col = 84982 
Row_Bus_Util =  0.057566 
CoL_Bus_Util = 0.067887 
Either_Row_CoL_Bus_Util = 0.117536 
Issued_on_Two_Bus_Simul_Util = 0.007916 
issued_two_Eff = 0.067354 
queue_avg = 0.899720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.89972
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251823 n_nop=1105973 n_act=35488 n_pre=35472 n_ref_event=0 n_req=74146 n_rd=70699 n_rd_L2_A=0 n_write=0 n_wr_bk=13779 bw_util=0.06748
n_activity=767597 dram_eff=0.1101
bk0: 4504a 1186056i bk1: 4476a 1186784i bk2: 4504a 1183510i bk3: 4592a 1182068i bk4: 4744a 1178761i bk5: 4656a 1182775i bk6: 4584a 1179304i bk7: 4576a 1177942i bk8: 4152a 1182771i bk9: 4152a 1181676i bk10: 4156a 1182339i bk11: 4225a 1178828i bk12: 4386a 1180992i bk13: 4365a 1176255i bk14: 4300a 1181565i bk15: 4327a 1183272i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.521377
Row_Buffer_Locality_read = 0.536203
Row_Buffer_Locality_write = 0.217290
Bank_Level_Parallism = 2.139501
Bank_Level_Parallism_Col = 1.749967
Bank_Level_Parallism_Ready = 1.354234
write_to_read_ratio_blp_rw_average = 0.093196
GrpLevelPara = 1.411905 

BW Util details:
bwutil = 0.067484 
total_CMD = 1251823 
util_bw = 84478 
Wasted_Col = 296331 
Wasted_Row = 179329 
Idle = 691685 

BW Util Bottlenecks: 
RCDc_limit = 338172 
RCDWRc_limit = 15634 
WTRc_limit = 26349 
RTWc_limit = 55392 
CCDLc_limit = 33557 
rwq = 0 
CCDLc_limit_alone = 26822 
WTRc_limit_alone = 23144 
RTWc_limit_alone = 51862 

Commands details: 
total_CMD = 1251823 
n_nop = 1105973 
Read = 70699 
Write = 0 
L2_Alloc = 0 
L2_WB = 13779 
n_act = 35488 
n_pre = 35472 
n_ref = 0 
n_req = 74146 
total_req = 84478 

Dual Bus Interface Util: 
issued_total_row = 70960 
issued_total_col = 84478 
Row_Bus_Util =  0.056685 
CoL_Bus_Util = 0.067484 
Either_Row_CoL_Bus_Util = 0.116510 
Issued_on_Two_Bus_Simul_Util = 0.007659 
issued_two_Eff = 0.065739 
queue_avg = 0.845548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.845548
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251823 n_nop=1107636 n_act=34597 n_pre=34581 n_ref_event=0 n_req=74388 n_rd=70923 n_rd_L2_A=0 n_write=0 n_wr_bk=13845 bw_util=0.06772
n_activity=758206 dram_eff=0.1118
bk0: 4524a 1182432i bk1: 4484a 1187653i bk2: 4532a 1185772i bk3: 4565a 1182801i bk4: 4712a 1182318i bk5: 4696a 1181198i bk6: 4588a 1178813i bk7: 4546a 1176440i bk8: 4189a 1179101i bk9: 4198a 1179052i bk10: 4199a 1178135i bk11: 4221a 1179958i bk12: 4471a 1178892i bk13: 4371a 1174608i bk14: 4314a 1183235i bk15: 4313a 1182908i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534912
Row_Buffer_Locality_read = 0.547608
Row_Buffer_Locality_write = 0.275036
Bank_Level_Parallism = 2.197971
Bank_Level_Parallism_Col = 1.844769
Bank_Level_Parallism_Ready = 1.472171
write_to_read_ratio_blp_rw_average = 0.090277
GrpLevelPara = 1.427610 

BW Util details:
bwutil = 0.067716 
total_CMD = 1251823 
util_bw = 84768 
Wasted_Col = 288368 
Wasted_Row = 177481 
Idle = 701206 

BW Util Bottlenecks: 
RCDc_limit = 330081 
RCDWRc_limit = 13525 
WTRc_limit = 25209 
RTWc_limit = 56932 
CCDLc_limit = 32757 
rwq = 0 
CCDLc_limit_alone = 26086 
WTRc_limit_alone = 22297 
RTWc_limit_alone = 53173 

Commands details: 
total_CMD = 1251823 
n_nop = 1107636 
Read = 70923 
Write = 0 
L2_Alloc = 0 
L2_WB = 13845 
n_act = 34597 
n_pre = 34581 
n_ref = 0 
n_req = 74388 
total_req = 84768 

Dual Bus Interface Util: 
issued_total_row = 69178 
issued_total_col = 84768 
Row_Bus_Util =  0.055262 
CoL_Bus_Util = 0.067716 
Either_Row_CoL_Bus_Util = 0.115182 
Issued_on_Two_Bus_Simul_Util = 0.007796 
issued_two_Eff = 0.067683 
queue_avg = 1.142354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14235
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251823 n_nop=1107111 n_act=34710 n_pre=34694 n_ref_event=0 n_req=74515 n_rd=71060 n_rd_L2_A=0 n_write=0 n_wr_bk=13817 bw_util=0.0678
n_activity=761928 dram_eff=0.1114
bk0: 4469a 1188825i bk1: 4485a 1186430i bk2: 4505a 1183141i bk3: 4568a 1182462i bk4: 4732a 1180698i bk5: 4748a 1182741i bk6: 4568a 1183632i bk7: 4580a 1177927i bk8: 4160a 1180763i bk9: 4160a 1180582i bk10: 4241a 1180987i bk11: 4320a 1178743i bk12: 4474a 1176518i bk13: 4446a 1179592i bk14: 4304a 1185122i bk15: 4300a 1183252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534188
Row_Buffer_Locality_read = 0.548058
Row_Buffer_Locality_write = 0.248915
Bank_Level_Parallism = 2.151895
Bank_Level_Parallism_Col = 1.784098
Bank_Level_Parallism_Ready = 1.385311
write_to_read_ratio_blp_rw_average = 0.093928
GrpLevelPara = 1.418409 

BW Util details:
bwutil = 0.067803 
total_CMD = 1251823 
util_bw = 84877 
Wasted_Col = 290866 
Wasted_Row = 178312 
Idle = 697768 

BW Util Bottlenecks: 
RCDc_limit = 330587 
RCDWRc_limit = 14984 
WTRc_limit = 24945 
RTWc_limit = 59092 
CCDLc_limit = 33771 
rwq = 0 
CCDLc_limit_alone = 27055 
WTRc_limit_alone = 21920 
RTWc_limit_alone = 55401 

Commands details: 
total_CMD = 1251823 
n_nop = 1107111 
Read = 71060 
Write = 0 
L2_Alloc = 0 
L2_WB = 13817 
n_act = 34710 
n_pre = 34694 
n_ref = 0 
n_req = 74515 
total_req = 84877 

Dual Bus Interface Util: 
issued_total_row = 69404 
issued_total_col = 84877 
Row_Bus_Util =  0.055442 
CoL_Bus_Util = 0.067803 
Either_Row_CoL_Bus_Util = 0.115601 
Issued_on_Two_Bus_Simul_Util = 0.007644 
issued_two_Eff = 0.066124 
queue_avg = 0.949383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.949383
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251823 n_nop=1106868 n_act=35100 n_pre=35084 n_ref_event=0 n_req=74277 n_rd=70856 n_rd_L2_A=0 n_write=0 n_wr_bk=13684 bw_util=0.06753
n_activity=760963 dram_eff=0.1111
bk0: 4508a 1184000i bk1: 4461a 1187614i bk2: 4552a 1181999i bk3: 4552a 1183016i bk4: 4740a 1180010i bk5: 4712a 1178810i bk6: 4528a 1179331i bk7: 4556a 1174329i bk8: 4164a 1179746i bk9: 4128a 1182000i bk10: 4236a 1178114i bk11: 4220a 1181808i bk12: 4441a 1178605i bk13: 4453a 1179601i bk14: 4305a 1186143i bk15: 4300a 1180390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527445
Row_Buffer_Locality_read = 0.541944
Row_Buffer_Locality_write = 0.227127
Bank_Level_Parallism = 2.177123
Bank_Level_Parallism_Col = 1.802071
Bank_Level_Parallism_Ready = 1.403572
write_to_read_ratio_blp_rw_average = 0.091030
GrpLevelPara = 1.427019 

BW Util details:
bwutil = 0.067534 
total_CMD = 1251823 
util_bw = 84540 
Wasted_Col = 291376 
Wasted_Row = 178912 
Idle = 696995 

BW Util Bottlenecks: 
RCDc_limit = 334039 
RCDWRc_limit = 14915 
WTRc_limit = 24424 
RTWc_limit = 60372 
CCDLc_limit = 32953 
rwq = 0 
CCDLc_limit_alone = 26288 
WTRc_limit_alone = 21640 
RTWc_limit_alone = 56491 

Commands details: 
total_CMD = 1251823 
n_nop = 1106868 
Read = 70856 
Write = 0 
L2_Alloc = 0 
L2_WB = 13684 
n_act = 35100 
n_pre = 35084 
n_ref = 0 
n_req = 74277 
total_req = 84540 

Dual Bus Interface Util: 
issued_total_row = 70184 
issued_total_col = 84540 
Row_Bus_Util =  0.056065 
CoL_Bus_Util = 0.067534 
Either_Row_CoL_Bus_Util = 0.115795 
Issued_on_Two_Bus_Simul_Util = 0.007804 
issued_two_Eff = 0.067393 
queue_avg = 0.929530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.92953
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251823 n_nop=1107326 n_act=34678 n_pre=34662 n_ref_event=0 n_req=74423 n_rd=70926 n_rd_L2_A=0 n_write=0 n_wr_bk=13988 bw_util=0.06783
n_activity=761006 dram_eff=0.1116
bk0: 4520a 1185474i bk1: 4508a 1185317i bk2: 4568a 1180239i bk3: 4616a 1179737i bk4: 4740a 1176565i bk5: 4748a 1181839i bk6: 4588a 1180758i bk7: 4544a 1178464i bk8: 4152a 1181799i bk9: 4174a 1182942i bk10: 4148a 1182640i bk11: 4206a 1180449i bk12: 4416a 1180559i bk13: 4385a 1180863i bk14: 4321a 1183822i bk15: 4292a 1186061i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534042
Row_Buffer_Locality_read = 0.548149
Row_Buffer_Locality_write = 0.247927
Bank_Level_Parallism = 2.168478
Bank_Level_Parallism_Col = 1.805209
Bank_Level_Parallism_Ready = 1.399804
write_to_read_ratio_blp_rw_average = 0.093710
GrpLevelPara = 1.423888 

BW Util details:
bwutil = 0.067832 
total_CMD = 1251823 
util_bw = 84914 
Wasted_Col = 288633 
Wasted_Row = 178021 
Idle = 700255 

BW Util Bottlenecks: 
RCDc_limit = 328800 
RCDWRc_limit = 14816 
WTRc_limit = 27015 
RTWc_limit = 56586 
CCDLc_limit = 33691 
rwq = 0 
CCDLc_limit_alone = 26775 
WTRc_limit_alone = 23763 
RTWc_limit_alone = 52922 

Commands details: 
total_CMD = 1251823 
n_nop = 1107326 
Read = 70926 
Write = 0 
L2_Alloc = 0 
L2_WB = 13988 
n_act = 34678 
n_pre = 34662 
n_ref = 0 
n_req = 74423 
total_req = 84914 

Dual Bus Interface Util: 
issued_total_row = 69340 
issued_total_col = 84914 
Row_Bus_Util =  0.055391 
CoL_Bus_Util = 0.067832 
Either_Row_CoL_Bus_Util = 0.115429 
Issued_on_Two_Bus_Simul_Util = 0.007794 
issued_two_Eff = 0.067524 
queue_avg = 0.956384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.956384
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251823 n_nop=1107728 n_act=34485 n_pre=34469 n_ref_event=0 n_req=74401 n_rd=70934 n_rd_L2_A=0 n_write=0 n_wr_bk=13865 bw_util=0.06774
n_activity=756153 dram_eff=0.1121
bk0: 4493a 1187581i bk1: 4488a 1185365i bk2: 4552a 1184391i bk3: 4581a 1182765i bk4: 4756a 1181303i bk5: 4668a 1181958i bk6: 4598a 1185566i bk7: 4580a 1174456i bk8: 4189a 1178475i bk9: 4200a 1180445i bk10: 4195a 1179355i bk11: 4170a 1179941i bk12: 4423a 1178005i bk13: 4441a 1174740i bk14: 4280a 1184476i bk15: 4320a 1184560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536498
Row_Buffer_Locality_read = 0.549990
Row_Buffer_Locality_write = 0.260456
Bank_Level_Parallism = 2.188026
Bank_Level_Parallism_Col = 1.826243
Bank_Level_Parallism_Ready = 1.429180
write_to_read_ratio_blp_rw_average = 0.093820
GrpLevelPara = 1.425693 

BW Util details:
bwutil = 0.067740 
total_CMD = 1251823 
util_bw = 84799 
Wasted_Col = 287154 
Wasted_Row = 176572 
Idle = 703298 

BW Util Bottlenecks: 
RCDc_limit = 328160 
RCDWRc_limit = 14369 
WTRc_limit = 25801 
RTWc_limit = 59329 
CCDLc_limit = 33538 
rwq = 0 
CCDLc_limit_alone = 26552 
WTRc_limit_alone = 22755 
RTWc_limit_alone = 55389 

Commands details: 
total_CMD = 1251823 
n_nop = 1107728 
Read = 70934 
Write = 0 
L2_Alloc = 0 
L2_WB = 13865 
n_act = 34485 
n_pre = 34469 
n_ref = 0 
n_req = 74401 
total_req = 84799 

Dual Bus Interface Util: 
issued_total_row = 68954 
issued_total_col = 84799 
Row_Bus_Util =  0.055083 
CoL_Bus_Util = 0.067740 
Either_Row_CoL_Bus_Util = 0.115108 
Issued_on_Two_Bus_Simul_Util = 0.007715 
issued_two_Eff = 0.067025 
queue_avg = 1.050789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05079
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251823 n_nop=1107181 n_act=34618 n_pre=34602 n_ref_event=0 n_req=74812 n_rd=71305 n_rd_L2_A=0 n_write=0 n_wr_bk=14022 bw_util=0.06816
n_activity=761050 dram_eff=0.1121
bk0: 4484a 1183121i bk1: 4552a 1185397i bk2: 4588a 1180510i bk3: 4584a 1182620i bk4: 4732a 1181020i bk5: 4765a 1178935i bk6: 4561a 1180368i bk7: 4584a 1176563i bk8: 4184a 1182054i bk9: 4176a 1179916i bk10: 4220a 1179167i bk11: 4288a 1180453i bk12: 4471a 1176999i bk13: 4461a 1178579i bk14: 4323a 1186074i bk15: 4332a 1182588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537267
Row_Buffer_Locality_read = 0.549933
Row_Buffer_Locality_write = 0.279726
Bank_Level_Parallism = 2.191214
Bank_Level_Parallism_Col = 1.840080
Bank_Level_Parallism_Ready = 1.475477
write_to_read_ratio_blp_rw_average = 0.087509
GrpLevelPara = 1.424818 

BW Util details:
bwutil = 0.068162 
total_CMD = 1251823 
util_bw = 85327 
Wasted_Col = 288587 
Wasted_Row = 178116 
Idle = 699793 

BW Util Bottlenecks: 
RCDc_limit = 329153 
RCDWRc_limit = 13772 
WTRc_limit = 25850 
RTWc_limit = 54848 
CCDLc_limit = 32906 
rwq = 0 
CCDLc_limit_alone = 26276 
WTRc_limit_alone = 22808 
RTWc_limit_alone = 51260 

Commands details: 
total_CMD = 1251823 
n_nop = 1107181 
Read = 71305 
Write = 0 
L2_Alloc = 0 
L2_WB = 14022 
n_act = 34618 
n_pre = 34602 
n_ref = 0 
n_req = 74812 
total_req = 85327 

Dual Bus Interface Util: 
issued_total_row = 69220 
issued_total_col = 85327 
Row_Bus_Util =  0.055295 
CoL_Bus_Util = 0.068162 
Either_Row_CoL_Bus_Util = 0.115545 
Issued_on_Two_Bus_Simul_Util = 0.007912 
issued_two_Eff = 0.068479 
queue_avg = 1.122676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12268
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251823 n_nop=1106741 n_act=34995 n_pre=34979 n_ref_event=0 n_req=74547 n_rd=71080 n_rd_L2_A=0 n_write=0 n_wr_bk=13859 bw_util=0.06785
n_activity=762732 dram_eff=0.1114
bk0: 4421a 1185876i bk1: 4472a 1191212i bk2: 4552a 1182453i bk3: 4640a 1181878i bk4: 4742a 1177915i bk5: 4785a 1178103i bk6: 4548a 1175393i bk7: 4552a 1178293i bk8: 4148a 1178716i bk9: 4150a 1175250i bk10: 4236a 1179799i bk11: 4268a 1179990i bk12: 4471a 1181056i bk13: 4458a 1178546i bk14: 4312a 1181611i bk15: 4325a 1183155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530565
Row_Buffer_Locality_read = 0.543725
Row_Buffer_Locality_write = 0.260744
Bank_Level_Parallism = 2.196548
Bank_Level_Parallism_Col = 1.827358
Bank_Level_Parallism_Ready = 1.451147
write_to_read_ratio_blp_rw_average = 0.086389
GrpLevelPara = 1.425990 

BW Util details:
bwutil = 0.067852 
total_CMD = 1251823 
util_bw = 84939 
Wasted_Col = 290313 
Wasted_Row = 177647 
Idle = 698924 

BW Util Bottlenecks: 
RCDc_limit = 333316 
RCDWRc_limit = 14220 
WTRc_limit = 27013 
RTWc_limit = 54316 
CCDLc_limit = 33090 
rwq = 0 
CCDLc_limit_alone = 26543 
WTRc_limit_alone = 23746 
RTWc_limit_alone = 51036 

Commands details: 
total_CMD = 1251823 
n_nop = 1106741 
Read = 71080 
Write = 0 
L2_Alloc = 0 
L2_WB = 13859 
n_act = 34995 
n_pre = 34979 
n_ref = 0 
n_req = 74547 
total_req = 84939 

Dual Bus Interface Util: 
issued_total_row = 69974 
issued_total_col = 84939 
Row_Bus_Util =  0.055898 
CoL_Bus_Util = 0.067852 
Either_Row_CoL_Bus_Util = 0.115897 
Issued_on_Two_Bus_Simul_Util = 0.007853 
issued_two_Eff = 0.067762 
queue_avg = 1.066322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06632
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251823 n_nop=1106280 n_act=35391 n_pre=35375 n_ref_event=0 n_req=74093 n_rd=70658 n_rd_L2_A=0 n_write=0 n_wr_bk=13734 bw_util=0.06742
n_activity=763143 dram_eff=0.1106
bk0: 4446a 1188848i bk1: 4444a 1187987i bk2: 4540a 1181566i bk3: 4536a 1185728i bk4: 4780a 1178407i bk5: 4696a 1179114i bk6: 4600a 1175671i bk7: 4529a 1181451i bk8: 4161a 1183782i bk9: 4152a 1178793i bk10: 4196a 1181056i bk11: 4220a 1177392i bk12: 4418a 1177854i bk13: 4344a 1176435i bk14: 4312a 1182300i bk15: 4284a 1184075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522344
Row_Buffer_Locality_read = 0.536203
Row_Buffer_Locality_write = 0.237263
Bank_Level_Parallism = 2.152832
Bank_Level_Parallism_Col = 1.765656
Bank_Level_Parallism_Ready = 1.357344
write_to_read_ratio_blp_rw_average = 0.091154
GrpLevelPara = 1.416057 

BW Util details:
bwutil = 0.067415 
total_CMD = 1251823 
util_bw = 84392 
Wasted_Col = 295190 
Wasted_Row = 179125 
Idle = 693116 

BW Util Bottlenecks: 
RCDc_limit = 338152 
RCDWRc_limit = 15148 
WTRc_limit = 25955 
RTWc_limit = 56449 
CCDLc_limit = 33265 
rwq = 0 
CCDLc_limit_alone = 26737 
WTRc_limit_alone = 22806 
RTWc_limit_alone = 53070 

Commands details: 
total_CMD = 1251823 
n_nop = 1106280 
Read = 70658 
Write = 0 
L2_Alloc = 0 
L2_WB = 13734 
n_act = 35391 
n_pre = 35375 
n_ref = 0 
n_req = 74093 
total_req = 84392 

Dual Bus Interface Util: 
issued_total_row = 70766 
issued_total_col = 84392 
Row_Bus_Util =  0.056530 
CoL_Bus_Util = 0.067415 
Either_Row_CoL_Bus_Util = 0.116265 
Issued_on_Two_Bus_Simul_Util = 0.007681 
issued_two_Eff = 0.066063 
queue_avg = 0.880430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.88043
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251823 n_nop=1107779 n_act=34366 n_pre=34350 n_ref_event=0 n_req=74522 n_rd=71037 n_rd_L2_A=0 n_write=0 n_wr_bk=13931 bw_util=0.06788
n_activity=758244 dram_eff=0.1121
bk0: 4485a 1188744i bk1: 4504a 1187537i bk2: 4544a 1183790i bk3: 4633a 1181904i bk4: 4724a 1181508i bk5: 4740a 1180620i bk6: 4539a 1180158i bk7: 4610a 1174753i bk8: 4186a 1174912i bk9: 4182a 1178443i bk10: 4209a 1180692i bk11: 4259a 1176680i bk12: 4382a 1180332i bk13: 4432a 1180233i bk14: 4309a 1181828i bk15: 4299a 1182509i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538848
Row_Buffer_Locality_read = 0.549474
Row_Buffer_Locality_write = 0.322238
Bank_Level_Parallism = 2.205727
Bank_Level_Parallism_Col = 1.860137
Bank_Level_Parallism_Ready = 1.491008
write_to_read_ratio_blp_rw_average = 0.087099
GrpLevelPara = 1.427672 

BW Util details:
bwutil = 0.067875 
total_CMD = 1251823 
util_bw = 84968 
Wasted_Col = 286361 
Wasted_Row = 176811 
Idle = 703683 

BW Util Bottlenecks: 
RCDc_limit = 328544 
RCDWRc_limit = 12909 
WTRc_limit = 24549 
RTWc_limit = 57131 
CCDLc_limit = 32640 
rwq = 0 
CCDLc_limit_alone = 25766 
WTRc_limit_alone = 21504 
RTWc_limit_alone = 53302 

Commands details: 
total_CMD = 1251823 
n_nop = 1107779 
Read = 71037 
Write = 0 
L2_Alloc = 0 
L2_WB = 13931 
n_act = 34366 
n_pre = 34350 
n_ref = 0 
n_req = 74522 
total_req = 84968 

Dual Bus Interface Util: 
issued_total_row = 68716 
issued_total_col = 84968 
Row_Bus_Util =  0.054893 
CoL_Bus_Util = 0.067875 
Either_Row_CoL_Bus_Util = 0.115067 
Issued_on_Two_Bus_Simul_Util = 0.007701 
issued_two_Eff = 0.066924 
queue_avg = 1.218144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.21814
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251823 n_nop=1107070 n_act=34741 n_pre=34725 n_ref_event=0 n_req=74770 n_rd=71275 n_rd_L2_A=0 n_write=0 n_wr_bk=13980 bw_util=0.0681
n_activity=757935 dram_eff=0.1125
bk0: 4540a 1183727i bk1: 4540a 1185154i bk2: 4520a 1185129i bk3: 4600a 1180799i bk4: 4724a 1179827i bk5: 4740a 1176487i bk6: 4556a 1183094i bk7: 4584a 1178704i bk8: 4180a 1182213i bk9: 4204a 1180311i bk10: 4248a 1177587i bk11: 4280a 1180025i bk12: 4481a 1175488i bk13: 4486a 1177725i bk14: 4312a 1183594i bk15: 4280a 1182801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535362
Row_Buffer_Locality_read = 0.548130
Row_Buffer_Locality_write = 0.274964
Bank_Level_Parallism = 2.209421
Bank_Level_Parallism_Col = 1.839011
Bank_Level_Parallism_Ready = 1.438356
write_to_read_ratio_blp_rw_average = 0.089416
GrpLevelPara = 1.436320 

BW Util details:
bwutil = 0.068105 
total_CMD = 1251823 
util_bw = 85255 
Wasted_Col = 286706 
Wasted_Row = 176270 
Idle = 703592 

BW Util Bottlenecks: 
RCDc_limit = 330022 
RCDWRc_limit = 13809 
WTRc_limit = 25242 
RTWc_limit = 57549 
CCDLc_limit = 32949 
rwq = 0 
CCDLc_limit_alone = 26150 
WTRc_limit_alone = 22187 
RTWc_limit_alone = 53805 

Commands details: 
total_CMD = 1251823 
n_nop = 1107070 
Read = 71275 
Write = 0 
L2_Alloc = 0 
L2_WB = 13980 
n_act = 34741 
n_pre = 34725 
n_ref = 0 
n_req = 74770 
total_req = 85255 

Dual Bus Interface Util: 
issued_total_row = 69466 
issued_total_col = 85255 
Row_Bus_Util =  0.055492 
CoL_Bus_Util = 0.068105 
Either_Row_CoL_Bus_Util = 0.115634 
Issued_on_Two_Bus_Simul_Util = 0.007963 
issued_two_Eff = 0.068862 
queue_avg = 1.089250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08925
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251823 n_nop=1105926 n_act=35293 n_pre=35277 n_ref_event=0 n_req=74579 n_rd=71104 n_rd_L2_A=0 n_write=0 n_wr_bk=13900 bw_util=0.0679
n_activity=763806 dram_eff=0.1113
bk0: 4496a 1188151i bk1: 4496a 1184466i bk2: 4580a 1180628i bk3: 4599a 1180775i bk4: 4752a 1179431i bk5: 4756a 1180503i bk6: 4536a 1184250i bk7: 4572a 1179504i bk8: 4168a 1175754i bk9: 4147a 1178605i bk10: 4228a 1178041i bk11: 4256a 1179947i bk12: 4480a 1181250i bk13: 4485a 1177900i bk14: 4300a 1183031i bk15: 4253a 1182009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526770
Row_Buffer_Locality_read = 0.540448
Row_Buffer_Locality_write = 0.246906
Bank_Level_Parallism = 2.169008
Bank_Level_Parallism_Col = 1.785160
Bank_Level_Parallism_Ready = 1.400158
write_to_read_ratio_blp_rw_average = 0.091988
GrpLevelPara = 1.419198 

BW Util details:
bwutil = 0.067904 
total_CMD = 1251823 
util_bw = 85004 
Wasted_Col = 293353 
Wasted_Row = 179272 
Idle = 694194 

BW Util Bottlenecks: 
RCDc_limit = 336490 
RCDWRc_limit = 14898 
WTRc_limit = 25372 
RTWc_limit = 56998 
CCDLc_limit = 33349 
rwq = 0 
CCDLc_limit_alone = 26611 
WTRc_limit_alone = 22231 
RTWc_limit_alone = 53401 

Commands details: 
total_CMD = 1251823 
n_nop = 1105926 
Read = 71104 
Write = 0 
L2_Alloc = 0 
L2_WB = 13900 
n_act = 35293 
n_pre = 35277 
n_ref = 0 
n_req = 74579 
total_req = 85004 

Dual Bus Interface Util: 
issued_total_row = 70570 
issued_total_col = 85004 
Row_Bus_Util =  0.056374 
CoL_Bus_Util = 0.067904 
Either_Row_CoL_Bus_Util = 0.116548 
Issued_on_Two_Bus_Simul_Util = 0.007730 
issued_two_Eff = 0.066328 
queue_avg = 0.981339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.981339
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251823 n_nop=1106801 n_act=34986 n_pre=34970 n_ref_event=0 n_req=74361 n_rd=70892 n_rd_L2_A=0 n_write=0 n_wr_bk=13876 bw_util=0.06772
n_activity=759520 dram_eff=0.1116
bk0: 4456a 1188422i bk1: 4512a 1185694i bk2: 4668a 1182915i bk3: 4596a 1182491i bk4: 4736a 1183619i bk5: 4712a 1184459i bk6: 4560a 1182654i bk7: 4564a 1177694i bk8: 4144a 1180092i bk9: 4144a 1176742i bk10: 4208a 1182840i bk11: 4212a 1178247i bk12: 4389a 1176110i bk13: 4418a 1179394i bk14: 4325a 1183410i bk15: 4248a 1181810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529511
Row_Buffer_Locality_read = 0.541965
Row_Buffer_Locality_write = 0.275007
Bank_Level_Parallism = 2.161151
Bank_Level_Parallism_Col = 1.783049
Bank_Level_Parallism_Ready = 1.401378
write_to_read_ratio_blp_rw_average = 0.090020
GrpLevelPara = 1.417600 

BW Util details:
bwutil = 0.067716 
total_CMD = 1251823 
util_bw = 84768 
Wasted_Col = 292309 
Wasted_Row = 176765 
Idle = 697981 

BW Util Bottlenecks: 
RCDc_limit = 334473 
RCDWRc_limit = 14307 
WTRc_limit = 25144 
RTWc_limit = 54876 
CCDLc_limit = 32763 
rwq = 0 
CCDLc_limit_alone = 26518 
WTRc_limit_alone = 22235 
RTWc_limit_alone = 51540 

Commands details: 
total_CMD = 1251823 
n_nop = 1106801 
Read = 70892 
Write = 0 
L2_Alloc = 0 
L2_WB = 13876 
n_act = 34986 
n_pre = 34970 
n_ref = 0 
n_req = 74361 
total_req = 84768 

Dual Bus Interface Util: 
issued_total_row = 69956 
issued_total_col = 84768 
Row_Bus_Util =  0.055883 
CoL_Bus_Util = 0.067716 
Either_Row_CoL_Bus_Util = 0.115849 
Issued_on_Two_Bus_Simul_Util = 0.007750 
issued_two_Eff = 0.066900 
queue_avg = 0.953047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.953047
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251823 n_nop=1108247 n_act=34398 n_pre=34382 n_ref_event=0 n_req=74147 n_rd=70730 n_rd_L2_A=0 n_write=0 n_wr_bk=13666 bw_util=0.06742
n_activity=756621 dram_eff=0.1115
bk0: 4468a 1188057i bk1: 4512a 1181596i bk2: 4496a 1186326i bk3: 4600a 1185393i bk4: 4741a 1179062i bk5: 4712a 1178510i bk6: 4561a 1181164i bk7: 4510a 1182659i bk8: 4192a 1180116i bk9: 4194a 1177217i bk10: 4203a 1179037i bk11: 4213a 1178694i bk12: 4411a 1176816i bk13: 4393a 1178685i bk14: 4244a 1185292i bk15: 4280a 1184460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536084
Row_Buffer_Locality_read = 0.548296
Row_Buffer_Locality_write = 0.283289
Bank_Level_Parallism = 2.192880
Bank_Level_Parallism_Col = 1.838263
Bank_Level_Parallism_Ready = 1.454133
write_to_read_ratio_blp_rw_average = 0.090357
GrpLevelPara = 1.427439 

BW Util details:
bwutil = 0.067418 
total_CMD = 1251823 
util_bw = 84396 
Wasted_Col = 286375 
Wasted_Row = 176560 
Idle = 704492 

BW Util Bottlenecks: 
RCDc_limit = 328403 
RCDWRc_limit = 13439 
WTRc_limit = 23420 
RTWc_limit = 58034 
CCDLc_limit = 32441 
rwq = 0 
CCDLc_limit_alone = 26088 
WTRc_limit_alone = 20731 
RTWc_limit_alone = 54370 

Commands details: 
total_CMD = 1251823 
n_nop = 1108247 
Read = 70730 
Write = 0 
L2_Alloc = 0 
L2_WB = 13666 
n_act = 34398 
n_pre = 34382 
n_ref = 0 
n_req = 74147 
total_req = 84396 

Dual Bus Interface Util: 
issued_total_row = 68780 
issued_total_col = 84396 
Row_Bus_Util =  0.054944 
CoL_Bus_Util = 0.067418 
Either_Row_CoL_Bus_Util = 0.114694 
Issued_on_Two_Bus_Simul_Util = 0.007669 
issued_two_Eff = 0.066864 
queue_avg = 1.111084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11108
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251823 n_nop=1107007 n_act=34888 n_pre=34872 n_ref_event=0 n_req=74291 n_rd=70864 n_rd_L2_A=0 n_write=0 n_wr_bk=13702 bw_util=0.06755
n_activity=759688 dram_eff=0.1113
bk0: 4524a 1183625i bk1: 4516a 1184340i bk2: 4544a 1183501i bk3: 4512a 1185902i bk4: 4684a 1184744i bk5: 4720a 1179214i bk6: 4578a 1180563i bk7: 4503a 1184397i bk8: 4152a 1178415i bk9: 4168a 1178295i bk10: 4208a 1180924i bk11: 4240a 1180079i bk12: 4473a 1177537i bk13: 4470a 1179694i bk14: 4312a 1183957i bk15: 4260a 1181361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530387
Row_Buffer_Locality_read = 0.544127
Row_Buffer_Locality_write = 0.246280
Bank_Level_Parallism = 2.165649
Bank_Level_Parallism_Col = 1.783024
Bank_Level_Parallism_Ready = 1.391493
write_to_read_ratio_blp_rw_average = 0.090646
GrpLevelPara = 1.412852 

BW Util details:
bwutil = 0.067554 
total_CMD = 1251823 
util_bw = 84566 
Wasted_Col = 291379 
Wasted_Row = 176735 
Idle = 699143 

BW Util Bottlenecks: 
RCDc_limit = 332761 
RCDWRc_limit = 14744 
WTRc_limit = 25478 
RTWc_limit = 55163 
CCDLc_limit = 33111 
rwq = 0 
CCDLc_limit_alone = 26723 
WTRc_limit_alone = 22461 
RTWc_limit_alone = 51792 

Commands details: 
total_CMD = 1251823 
n_nop = 1107007 
Read = 70864 
Write = 0 
L2_Alloc = 0 
L2_WB = 13702 
n_act = 34888 
n_pre = 34872 
n_ref = 0 
n_req = 74291 
total_req = 84566 

Dual Bus Interface Util: 
issued_total_row = 69760 
issued_total_col = 84566 
Row_Bus_Util =  0.055727 
CoL_Bus_Util = 0.067554 
Either_Row_CoL_Bus_Util = 0.115684 
Issued_on_Two_Bus_Simul_Util = 0.007597 
issued_two_Eff = 0.065670 
queue_avg = 0.911833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.911833
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251823 n_nop=1106007 n_act=35513 n_pre=35497 n_ref_event=0 n_req=74374 n_rd=70931 n_rd_L2_A=0 n_write=0 n_wr_bk=13772 bw_util=0.06766
n_activity=763073 dram_eff=0.111
bk0: 4508a 1182833i bk1: 4484a 1184025i bk2: 4548a 1184206i bk3: 4552a 1182031i bk4: 4732a 1176271i bk5: 4700a 1178435i bk6: 4592a 1179323i bk7: 4532a 1176278i bk8: 4176a 1178810i bk9: 4112a 1182560i bk10: 4240a 1177635i bk11: 4264a 1180377i bk12: 4469a 1176326i bk13: 4438a 1179327i bk14: 4320a 1180789i bk15: 4264a 1183921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522508
Row_Buffer_Locality_read = 0.536465
Row_Buffer_Locality_write = 0.234969
Bank_Level_Parallism = 2.182937
Bank_Level_Parallism_Col = 1.802670
Bank_Level_Parallism_Ready = 1.414944
write_to_read_ratio_blp_rw_average = 0.090425
GrpLevelPara = 1.423424 

BW Util details:
bwutil = 0.067664 
total_CMD = 1251823 
util_bw = 84703 
Wasted_Col = 294591 
Wasted_Row = 179767 
Idle = 692762 

BW Util Bottlenecks: 
RCDc_limit = 338543 
RCDWRc_limit = 14742 
WTRc_limit = 25502 
RTWc_limit = 57714 
CCDLc_limit = 32982 
rwq = 0 
CCDLc_limit_alone = 26384 
WTRc_limit_alone = 22423 
RTWc_limit_alone = 54195 

Commands details: 
total_CMD = 1251823 
n_nop = 1106007 
Read = 70931 
Write = 0 
L2_Alloc = 0 
L2_WB = 13772 
n_act = 35513 
n_pre = 35497 
n_ref = 0 
n_req = 74374 
total_req = 84703 

Dual Bus Interface Util: 
issued_total_row = 71010 
issued_total_col = 84703 
Row_Bus_Util =  0.056725 
CoL_Bus_Util = 0.067664 
Either_Row_CoL_Bus_Util = 0.116483 
Issued_on_Two_Bus_Simul_Util = 0.007906 
issued_two_Eff = 0.067873 
queue_avg = 0.971478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.971478
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251823 n_nop=1107264 n_act=34816 n_pre=34800 n_ref_event=0 n_req=74178 n_rd=70710 n_rd_L2_A=0 n_write=0 n_wr_bk=13872 bw_util=0.06757
n_activity=759887 dram_eff=0.1113
bk0: 4436a 1185332i bk1: 4461a 1187054i bk2: 4540a 1186937i bk3: 4636a 1184064i bk4: 4744a 1179704i bk5: 4740a 1179006i bk6: 4600a 1179525i bk7: 4480a 1182675i bk8: 4164a 1180397i bk9: 4168a 1178518i bk10: 4193a 1181953i bk11: 4192a 1181121i bk12: 4372a 1173448i bk13: 4405a 1176946i bk14: 4319a 1180980i bk15: 4260a 1182755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530643
Row_Buffer_Locality_read = 0.543445
Row_Buffer_Locality_write = 0.269608
Bank_Level_Parallism = 2.176360
Bank_Level_Parallism_Col = 1.807378
Bank_Level_Parallism_Ready = 1.426757
write_to_read_ratio_blp_rw_average = 0.093098
GrpLevelPara = 1.420856 

BW Util details:
bwutil = 0.067567 
total_CMD = 1251823 
util_bw = 84582 
Wasted_Col = 291215 
Wasted_Row = 176929 
Idle = 699097 

BW Util Bottlenecks: 
RCDc_limit = 331787 
RCDWRc_limit = 14659 
WTRc_limit = 25715 
RTWc_limit = 57196 
CCDLc_limit = 33666 
rwq = 0 
CCDLc_limit_alone = 26901 
WTRc_limit_alone = 22569 
RTWc_limit_alone = 53577 

Commands details: 
total_CMD = 1251823 
n_nop = 1107264 
Read = 70710 
Write = 0 
L2_Alloc = 0 
L2_WB = 13872 
n_act = 34816 
n_pre = 34800 
n_ref = 0 
n_req = 74178 
total_req = 84582 

Dual Bus Interface Util: 
issued_total_row = 69616 
issued_total_col = 84582 
Row_Bus_Util =  0.055612 
CoL_Bus_Util = 0.067567 
Either_Row_CoL_Bus_Util = 0.115479 
Issued_on_Two_Bus_Simul_Util = 0.007700 
issued_two_Eff = 0.066679 
queue_avg = 1.028331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02833
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251823 n_nop=1107996 n_act=34370 n_pre=34354 n_ref_event=0 n_req=74458 n_rd=70974 n_rd_L2_A=0 n_write=0 n_wr_bk=13936 bw_util=0.06783
n_activity=755028 dram_eff=0.1125
bk0: 4465a 1185517i bk1: 4468a 1185504i bk2: 4532a 1186388i bk3: 4560a 1182296i bk4: 4760a 1181741i bk5: 4772a 1178378i bk6: 4603a 1181291i bk7: 4549a 1176363i bk8: 4195a 1180371i bk9: 4198a 1177732i bk10: 4240a 1180746i bk11: 4194a 1179828i bk12: 4437a 1179715i bk13: 4400a 1177810i bk14: 4321a 1184876i bk15: 4280a 1182268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538397
Row_Buffer_Locality_read = 0.549596
Row_Buffer_Locality_write = 0.310276
Bank_Level_Parallism = 2.198083
Bank_Level_Parallism_Col = 1.848955
Bank_Level_Parallism_Ready = 1.512978
write_to_read_ratio_blp_rw_average = 0.086688
GrpLevelPara = 1.419992 

BW Util details:
bwutil = 0.067829 
total_CMD = 1251823 
util_bw = 84910 
Wasted_Col = 285415 
Wasted_Row = 176880 
Idle = 704618 

BW Util Bottlenecks: 
RCDc_limit = 328030 
RCDWRc_limit = 12831 
WTRc_limit = 22899 
RTWc_limit = 51987 
CCDLc_limit = 31986 
rwq = 0 
CCDLc_limit_alone = 25640 
WTRc_limit_alone = 20005 
RTWc_limit_alone = 48535 

Commands details: 
total_CMD = 1251823 
n_nop = 1107996 
Read = 70974 
Write = 0 
L2_Alloc = 0 
L2_WB = 13936 
n_act = 34370 
n_pre = 34354 
n_ref = 0 
n_req = 74458 
total_req = 84910 

Dual Bus Interface Util: 
issued_total_row = 68724 
issued_total_col = 84910 
Row_Bus_Util =  0.054899 
CoL_Bus_Util = 0.067829 
Either_Row_CoL_Bus_Util = 0.114894 
Issued_on_Two_Bus_Simul_Util = 0.007834 
issued_two_Eff = 0.068186 
queue_avg = 1.161626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16163
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251823 n_nop=1107858 n_act=34346 n_pre=34330 n_ref_event=0 n_req=74511 n_rd=71044 n_rd_L2_A=0 n_write=0 n_wr_bk=13862 bw_util=0.06783
n_activity=760195 dram_eff=0.1117
bk0: 4452a 1183887i bk1: 4500a 1187033i bk2: 4584a 1183395i bk3: 4596a 1182110i bk4: 4700a 1181754i bk5: 4756a 1181775i bk6: 4592a 1180487i bk7: 4524a 1178382i bk8: 4163a 1178745i bk9: 4168a 1180513i bk10: 4308a 1176739i bk11: 4228a 1178637i bk12: 4444a 1176649i bk13: 4468a 1180227i bk14: 4333a 1182360i bk15: 4228a 1185711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539048
Row_Buffer_Locality_read = 0.551377
Row_Buffer_Locality_write = 0.286415
Bank_Level_Parallism = 2.187214
Bank_Level_Parallism_Col = 1.849916
Bank_Level_Parallism_Ready = 1.516595
write_to_read_ratio_blp_rw_average = 0.089795
GrpLevelPara = 1.418957 

BW Util details:
bwutil = 0.067826 
total_CMD = 1251823 
util_bw = 84906 
Wasted_Col = 288425 
Wasted_Row = 177724 
Idle = 700768 

BW Util Bottlenecks: 
RCDc_limit = 328120 
RCDWRc_limit = 13440 
WTRc_limit = 24787 
RTWc_limit = 55842 
CCDLc_limit = 32998 
rwq = 0 
CCDLc_limit_alone = 26289 
WTRc_limit_alone = 21771 
RTWc_limit_alone = 52149 

Commands details: 
total_CMD = 1251823 
n_nop = 1107858 
Read = 71044 
Write = 0 
L2_Alloc = 0 
L2_WB = 13862 
n_act = 34346 
n_pre = 34330 
n_ref = 0 
n_req = 74511 
total_req = 84906 

Dual Bus Interface Util: 
issued_total_row = 68676 
issued_total_col = 84906 
Row_Bus_Util =  0.054861 
CoL_Bus_Util = 0.067826 
Either_Row_CoL_Bus_Util = 0.115004 
Issued_on_Two_Bus_Simul_Util = 0.007682 
issued_two_Eff = 0.066801 
queue_avg = 1.170841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.17084
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251823 n_nop=1106479 n_act=34990 n_pre=34974 n_ref_event=0 n_req=74669 n_rd=71168 n_rd_L2_A=0 n_write=0 n_wr_bk=14004 bw_util=0.06804
n_activity=759090 dram_eff=0.1122
bk0: 4521a 1183372i bk1: 4504a 1182878i bk2: 4588a 1182563i bk3: 4621a 1183491i bk4: 4756a 1182642i bk5: 4744a 1178209i bk6: 4540a 1180454i bk7: 4532a 1180110i bk8: 4172a 1176262i bk9: 4164a 1178944i bk10: 4248a 1181090i bk11: 4268a 1178654i bk12: 4481a 1178065i bk13: 4465a 1180056i bk14: 4316a 1180744i bk15: 4248a 1184322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531399
Row_Buffer_Locality_read = 0.544711
Row_Buffer_Locality_write = 0.260783
Bank_Level_Parallism = 2.198677
Bank_Level_Parallism_Col = 1.825334
Bank_Level_Parallism_Ready = 1.441201
write_to_read_ratio_blp_rw_average = 0.091863
GrpLevelPara = 1.434080 

BW Util details:
bwutil = 0.068038 
total_CMD = 1251823 
util_bw = 85172 
Wasted_Col = 289455 
Wasted_Row = 176605 
Idle = 700591 

BW Util Bottlenecks: 
RCDc_limit = 332467 
RCDWRc_limit = 14584 
WTRc_limit = 25773 
RTWc_limit = 58481 
CCDLc_limit = 32483 
rwq = 0 
CCDLc_limit_alone = 25932 
WTRc_limit_alone = 22718 
RTWc_limit_alone = 54985 

Commands details: 
total_CMD = 1251823 
n_nop = 1106479 
Read = 71168 
Write = 0 
L2_Alloc = 0 
L2_WB = 14004 
n_act = 34990 
n_pre = 34974 
n_ref = 0 
n_req = 74669 
total_req = 85172 

Dual Bus Interface Util: 
issued_total_row = 69964 
issued_total_col = 85172 
Row_Bus_Util =  0.055890 
CoL_Bus_Util = 0.068038 
Either_Row_CoL_Bus_Util = 0.116106 
Issued_on_Two_Bus_Simul_Util = 0.007822 
issued_two_Eff = 0.067371 
queue_avg = 1.015377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.01538
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251823 n_nop=1106811 n_act=35107 n_pre=35091 n_ref_event=0 n_req=73980 n_rd=70545 n_rd_L2_A=0 n_write=0 n_wr_bk=13733 bw_util=0.06732
n_activity=761773 dram_eff=0.1106
bk0: 4496a 1186297i bk1: 4479a 1187461i bk2: 4560a 1186113i bk3: 4556a 1184745i bk4: 4683a 1183056i bk5: 4724a 1181462i bk6: 4580a 1177554i bk7: 4524a 1180651i bk8: 4156a 1180188i bk9: 4160a 1179764i bk10: 4236a 1180373i bk11: 4156a 1181942i bk12: 4357a 1178754i bk13: 4298a 1180741i bk14: 4328a 1183869i bk15: 4252a 1182655i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525453
Row_Buffer_Locality_read = 0.540534
Row_Buffer_Locality_write = 0.215721
Bank_Level_Parallism = 2.145367
Bank_Level_Parallism_Col = 1.749043
Bank_Level_Parallism_Ready = 1.341643
write_to_read_ratio_blp_rw_average = 0.095191
GrpLevelPara = 1.414823 

BW Util details:
bwutil = 0.067324 
total_CMD = 1251823 
util_bw = 84278 
Wasted_Col = 292801 
Wasted_Row = 176450 
Idle = 698294 

BW Util Bottlenecks: 
RCDc_limit = 334800 
RCDWRc_limit = 15922 
WTRc_limit = 26159 
RTWc_limit = 57477 
CCDLc_limit = 33442 
rwq = 0 
CCDLc_limit_alone = 26838 
WTRc_limit_alone = 23041 
RTWc_limit_alone = 53991 

Commands details: 
total_CMD = 1251823 
n_nop = 1106811 
Read = 70545 
Write = 0 
L2_Alloc = 0 
L2_WB = 13733 
n_act = 35107 
n_pre = 35091 
n_ref = 0 
n_req = 73980 
total_req = 84278 

Dual Bus Interface Util: 
issued_total_row = 70198 
issued_total_col = 84278 
Row_Bus_Util =  0.056077 
CoL_Bus_Util = 0.067324 
Either_Row_CoL_Bus_Util = 0.115841 
Issued_on_Two_Bus_Simul_Util = 0.007560 
issued_two_Eff = 0.065264 
queue_avg = 0.832570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.83257

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220935, Miss = 39206, Miss_rate = 0.177, Pending_hits = 155, Reservation_fails = 528
L2_cache_bank[1]: Access = 216227, Miss = 39301, Miss_rate = 0.182, Pending_hits = 225, Reservation_fails = 2070
L2_cache_bank[2]: Access = 224388, Miss = 39367, Miss_rate = 0.175, Pending_hits = 236, Reservation_fails = 3318
L2_cache_bank[3]: Access = 216137, Miss = 39450, Miss_rate = 0.183, Pending_hits = 227, Reservation_fails = 1902
L2_cache_bank[4]: Access = 217028, Miss = 39334, Miss_rate = 0.181, Pending_hits = 187, Reservation_fails = 1330
L2_cache_bank[5]: Access = 229470, Miss = 39324, Miss_rate = 0.171, Pending_hits = 226, Reservation_fails = 659
L2_cache_bank[6]: Access = 227045, Miss = 39158, Miss_rate = 0.172, Pending_hits = 219, Reservation_fails = 2554
L2_cache_bank[7]: Access = 216491, Miss = 39277, Miss_rate = 0.181, Pending_hits = 199, Reservation_fails = 1216
L2_cache_bank[8]: Access = 222651, Miss = 39305, Miss_rate = 0.177, Pending_hits = 225, Reservation_fails = 299
L2_cache_bank[9]: Access = 215437, Miss = 39270, Miss_rate = 0.182, Pending_hits = 186, Reservation_fails = 1567
L2_cache_bank[10]: Access = 220934, Miss = 39157, Miss_rate = 0.177, Pending_hits = 198, Reservation_fails = 534
L2_cache_bank[11]: Access = 216965, Miss = 39379, Miss_rate = 0.181, Pending_hits = 207, Reservation_fails = 2058
L2_cache_bank[12]: Access = 229212, Miss = 39166, Miss_rate = 0.171, Pending_hits = 172, Reservation_fails = 702
L2_cache_bank[13]: Access = 217201, Miss = 39142, Miss_rate = 0.180, Pending_hits = 164, Reservation_fails = 765
L2_cache_bank[14]: Access = 244406, Miss = 39397, Miss_rate = 0.161, Pending_hits = 220, Reservation_fails = 188
L2_cache_bank[15]: Access = 211665, Miss = 39429, Miss_rate = 0.186, Pending_hits = 177, Reservation_fails = 476
L2_cache_bank[16]: Access = 225325, Miss = 39338, Miss_rate = 0.175, Pending_hits = 315, Reservation_fails = 4575
L2_cache_bank[17]: Access = 228376, Miss = 39388, Miss_rate = 0.172, Pending_hits = 245, Reservation_fails = 2562
L2_cache_bank[18]: Access = 223527, Miss = 39451, Miss_rate = 0.176, Pending_hits = 275, Reservation_fails = 4267
L2_cache_bank[19]: Access = 240434, Miss = 39654, Miss_rate = 0.165, Pending_hits = 302, Reservation_fails = 769
L2_cache_bank[20]: Access = 212497, Miss = 39222, Miss_rate = 0.185, Pending_hits = 194, Reservation_fails = 1282
L2_cache_bank[21]: Access = 233768, Miss = 39470, Miss_rate = 0.169, Pending_hits = 282, Reservation_fails = 4880
L2_cache_bank[22]: Access = 221150, Miss = 39369, Miss_rate = 0.178, Pending_hits = 252, Reservation_fails = 2091
L2_cache_bank[23]: Access = 214590, Miss = 39061, Miss_rate = 0.182, Pending_hits = 205, Reservation_fails = 1095
L2_cache_bank[24]: Access = 220403, Miss = 39206, Miss_rate = 0.178, Pending_hits = 232, Reservation_fails = 2614
L2_cache_bank[25]: Access = 217289, Miss = 39535, Miss_rate = 0.182, Pending_hits = 306, Reservation_fails = 4688
L2_cache_bank[26]: Access = 219927, Miss = 39393, Miss_rate = 0.179, Pending_hits = 283, Reservation_fails = 3916
L2_cache_bank[27]: Access = 227428, Miss = 39450, Miss_rate = 0.173, Pending_hits = 266, Reservation_fails = 903
L2_cache_bank[28]: Access = 218667, Miss = 39300, Miss_rate = 0.180, Pending_hits = 194, Reservation_fails = 958
L2_cache_bank[29]: Access = 225250, Miss = 39324, Miss_rate = 0.175, Pending_hits = 195, Reservation_fails = 1743
L2_cache_bank[30]: Access = 213576, Miss = 39354, Miss_rate = 0.184, Pending_hits = 231, Reservation_fails = 2152
L2_cache_bank[31]: Access = 219513, Miss = 39298, Miss_rate = 0.179, Pending_hits = 250, Reservation_fails = 1771
L2_cache_bank[32]: Access = 217444, Miss = 39120, Miss_rate = 0.180, Pending_hits = 173, Reservation_fails = 247
L2_cache_bank[33]: Access = 224143, Miss = 39314, Miss_rate = 0.175, Pending_hits = 230, Reservation_fails = 3014
L2_cache_bank[34]: Access = 216692, Miss = 39183, Miss_rate = 0.181, Pending_hits = 220, Reservation_fails = 4654
L2_cache_bank[35]: Access = 219679, Miss = 39157, Miss_rate = 0.178, Pending_hits = 236, Reservation_fails = 2822
L2_cache_bank[36]: Access = 217067, Miss = 39373, Miss_rate = 0.181, Pending_hits = 264, Reservation_fails = 1179
L2_cache_bank[37]: Access = 215411, Miss = 39034, Miss_rate = 0.181, Pending_hits = 233, Reservation_fails = 2100
L2_cache_bank[38]: Access = 218979, Miss = 39264, Miss_rate = 0.179, Pending_hits = 191, Reservation_fails = 763
L2_cache_bank[39]: Access = 224116, Miss = 39274, Miss_rate = 0.175, Pending_hits = 244, Reservation_fails = 2076
L2_cache_bank[40]: Access = 231432, Miss = 39405, Miss_rate = 0.170, Pending_hits = 193, Reservation_fails = 1199
L2_cache_bank[41]: Access = 221948, Miss = 39337, Miss_rate = 0.177, Pending_hits = 207, Reservation_fails = 1412
L2_cache_bank[42]: Access = 216610, Miss = 39380, Miss_rate = 0.182, Pending_hits = 188, Reservation_fails = 953
L2_cache_bank[43]: Access = 221940, Miss = 39312, Miss_rate = 0.177, Pending_hits = 279, Reservation_fails = 2109
L2_cache_bank[44]: Access = 217935, Miss = 39346, Miss_rate = 0.181, Pending_hits = 219, Reservation_fails = 2783
L2_cache_bank[45]: Access = 226863, Miss = 39374, Miss_rate = 0.174, Pending_hits = 195, Reservation_fails = 578
L2_cache_bank[46]: Access = 217729, Miss = 39296, Miss_rate = 0.180, Pending_hits = 220, Reservation_fails = 924
L2_cache_bank[47]: Access = 216285, Miss = 39061, Miss_rate = 0.181, Pending_hits = 204, Reservation_fails = 699
L2_total_cache_accesses = 10632185
L2_total_cache_misses = 1886705
L2_total_cache_miss_rate = 0.1775
L2_total_cache_pending_hits = 10746
L2_total_cache_reservation_fails = 87944
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8467222
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10668
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 457350
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 87050
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1245297
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 264588
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 46005
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 138015
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2772
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 72
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 767
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10180537
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 448608
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 87050
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 767
L2_cache_data_port_util = 0.103
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=10632185
icnt_total_pkts_simt_to_mem=10629945
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.24054
	minimum = 5
	maximum = 23
Network latency average = 5.19629
	minimum = 5
	maximum = 23
Slowest packet = 21228136
Flit latency average = 5.19629
	minimum = 5
	maximum = 23
Slowest flit = 21228136
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.282271
	minimum = 0.257807 (at node 50)
	maximum = 0.318937 (at node 4)
Accepted packet rate average = 0.282271
	minimum = 0.257807 (at node 50)
	maximum = 0.318937 (at node 4)
Injected flit rate average = 0.282271
	minimum = 0.257807 (at node 50)
	maximum = 0.318937 (at node 4)
Accepted flit rate average= 0.282271
	minimum = 0.257807 (at node 50)
	maximum = 0.318937 (at node 4)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.33349 (11 samples)
	minimum = 5 (11 samples)
	maximum = 72.3636 (11 samples)
Network latency average = 5.21508 (11 samples)
	minimum = 5 (11 samples)
	maximum = 72.2727 (11 samples)
Flit latency average = 5.21508 (11 samples)
	minimum = 5 (11 samples)
	maximum = 72.2727 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.208699 (11 samples)
	minimum = 0.188038 (11 samples)
	maximum = 0.241503 (11 samples)
Accepted packet rate average = 0.208699 (11 samples)
	minimum = 0.188038 (11 samples)
	maximum = 0.241747 (11 samples)
Injected flit rate average = 0.208699 (11 samples)
	minimum = 0.188038 (11 samples)
	maximum = 0.241503 (11 samples)
Accepted flit rate average = 0.208699 (11 samples)
	minimum = 0.188038 (11 samples)
	maximum = 0.241747 (11 samples)
Injected packet size average = 1 (11 samples)
Accepted packet size average = 1 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 17 hrs, 32 min, 50 sec (63170 sec)
gpgpu_simulation_rate = 2601 (inst/sec)
gpgpu_simulation_rate = 27 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
kernel time = 63166961.008072 ms
kernel + memcpy time = 63169572.605848 ms
GPGPU-Sim: *** exit detected ***
