INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/Camera_Demo/Camera_Demo.srcs/sources_1/new/getRGBaverge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getRGBaverge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/Camera_Demo/Camera_Demo.srcs/sim_1/new/testbench_average.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_average
