static unsigned long div2_recalc(struct clk *clk)\r\n{\r\nreturn clk->parent->rate / 2;\r\n}\r\nstatic unsigned long pllc1_recalc(struct clk *clk)\r\n{\r\nunsigned long mult = 1;\r\nif (__raw_readl(PLLC1CR) & (1 << 14))\r\nmult = (((__raw_readl(RTFRQCR) >> 24) & 0x3f) + 1) * 2;\r\nreturn clk->parent->rate * mult;\r\n}\r\nstatic unsigned long pllc2_recalc(struct clk *clk)\r\n{\r\nunsigned long mult = 1;\r\nif (__raw_readl(PLLC2CR) & (1 << 31))\r\nmult = (((__raw_readl(PLLC2CR) >> 24) & 0x3f) + 1) * 2;\r\nreturn clk->parent->rate * mult;\r\n}\r\nstatic void div4_kick(struct clk *clk)\r\n{\r\nunsigned long value;\r\nvalue = __raw_readl(SYFRQCR);\r\nvalue |= (1 << 31);\r\n__raw_writel(value, SYFRQCR);\r\n}\r\nvoid __init sh7377_clock_init(void)\r\n{\r\nint k, ret = 0;\r\nfor (k = 0; !ret && (k < ARRAY_SIZE(main_clks)); k++)\r\nret = clk_register(main_clks[k]);\r\nif (!ret)\r\nret = sh_clk_div4_register(div4_clks, DIV4_NR, &div4_table);\r\nif (!ret)\r\nret = sh_clk_div6_register(div6_clks, DIV6_NR);\r\nif (!ret)\r\nret = sh_clk_mstp32_register(mstp_clks, MSTP_NR);\r\nclkdev_add_table(lookups, ARRAY_SIZE(lookups));\r\nif (!ret)\r\nclk_init();\r\nelse\r\npanic("failed to setup sh7377 clocks\n");\r\n}
