// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_array_ap_fixed_25u_array_ap_fixed_16_6_5_3_0_4u_config13_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        layer12_out_dout,
        layer12_out_num_data_valid,
        layer12_out_fifo_cap,
        layer12_out_empty_n,
        layer12_out_read,
        layer13_out_din,
        layer13_out_num_data_valid,
        layer13_out_fifo_cap,
        layer13_out_full_n,
        layer13_out_write
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [399:0] layer12_out_dout;
input  [1:0] layer12_out_num_data_valid;
input  [1:0] layer12_out_fifo_cap;
input   layer12_out_empty_n;
output   layer12_out_read;
output  [63:0] layer13_out_din;
input  [1:0] layer13_out_num_data_valid;
input  [1:0] layer13_out_fifo_cap;
input   layer13_out_full_n;
output   layer13_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg layer12_out_read;
reg layer13_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    layer12_out_blk_n;
reg    layer13_out_blk_n;
wire    ap_CS_fsm_state2;
reg   [26:0] trunc_ln42_88_reg_11806;
reg    ap_block_state1;
reg   [26:0] trunc_ln42_89_reg_11811;
reg   [27:0] trunc_ln42_92_reg_11816;
reg   [27:0] trunc_ln42_94_reg_11821;
reg   [26:0] trunc_ln42_95_reg_11826;
reg   [25:0] trunc_ln42_98_reg_11831;
reg   [27:0] trunc_ln42_101_reg_11836;
reg   [26:0] trunc_ln42_103_reg_11841;
reg   [27:0] trunc_ln42_107_reg_11846;
reg   [27:0] trunc_ln42_110_reg_11851;
reg   [27:0] trunc_ln42_113_reg_11856;
reg   [26:0] trunc_ln42_115_reg_11861;
reg   [27:0] trunc_ln42_117_reg_11866;
reg   [27:0] trunc_ln42_119_reg_11871;
reg   [27:0] trunc_ln42_128_reg_11876;
reg   [26:0] trunc_ln42_132_reg_11881;
reg   [27:0] trunc_ln42_133_reg_11886;
wire   [27:0] add_ln58_fu_11446_p2;
reg   [27:0] add_ln58_reg_11891;
wire   [27:0] add_ln58_88_fu_11452_p2;
reg   [27:0] add_ln58_88_reg_11896;
wire   [27:0] add_ln58_95_fu_11464_p2;
reg   [27:0] add_ln58_95_reg_11901;
wire   [27:0] add_ln58_97_fu_11470_p2;
reg   [27:0] add_ln58_97_reg_11906;
wire   [27:0] add_ln58_100_fu_11476_p2;
reg   [27:0] add_ln58_100_reg_11911;
wire   [26:0] add_ln58_102_fu_11482_p2;
reg   [26:0] add_ln58_102_reg_11916;
wire   [26:0] add_ln58_103_fu_11488_p2;
reg   [26:0] add_ln58_103_reg_11921;
wire   [27:0] add_ln58_108_fu_11500_p2;
reg   [27:0] add_ln58_108_reg_11926;
wire   [27:0] add_ln58_110_fu_11506_p2;
reg   [27:0] add_ln58_110_reg_11931;
wire   [27:0] add_ln58_113_fu_11512_p2;
reg   [27:0] add_ln58_113_reg_11936;
wire   [26:0] add_ln58_116_fu_11518_p2;
reg   [26:0] add_ln58_116_reg_11941;
wire   [27:0] add_ln58_121_fu_11524_p2;
reg   [27:0] add_ln58_121_reg_11946;
wire   [27:0] add_ln58_125_fu_11536_p2;
reg   [27:0] add_ln58_125_reg_11951;
wire   [27:0] add_ln58_128_fu_11542_p2;
reg   [27:0] add_ln58_128_reg_11956;
wire   [27:0] add_ln58_129_fu_11548_p2;
reg   [27:0] add_ln58_129_reg_11961;
wire   [27:0] add_ln58_133_fu_11560_p2;
reg   [27:0] add_ln58_133_reg_11966;
wire  signed [15:0] mul_ln42_fu_261_p0;
wire  signed [30:0] sext_ln73_fu_10679_p1;
wire  signed [15:0] mul_ln42_fu_261_p1;
wire  signed [15:0] mul_ln73_81_fu_262_p0;
wire  signed [30:0] sext_ln42_49_fu_11360_p1;
wire  signed [14:0] mul_ln73_81_fu_262_p1;
wire  signed [15:0] mul_ln42_30_fu_263_p1;
wire  signed [16:0] mul_ln42_21_fu_264_p1;
wire   [13:0] mul_ln73_fu_265_p1;
wire   [14:0] mul_ln73_84_fu_266_p1;
wire  signed [15:0] mul_ln42_27_fu_267_p0;
wire  signed [30:0] sext_ln42_43_fu_11196_p1;
wire  signed [16:0] mul_ln42_27_fu_267_p1;
wire  signed [15:0] mul_ln42_34_fu_268_p0;
wire   [16:0] mul_ln42_34_fu_268_p1;
wire  signed [15:0] mul_ln42_16_fu_269_p0;
wire  signed [30:0] sext_ln42_26_fu_10765_p1;
wire   [16:0] mul_ln42_16_fu_269_p1;
wire  signed [15:0] mul_ln42_18_fu_270_p0;
wire  signed [30:0] sext_ln42_28_fu_10810_p1;
wire   [16:0] mul_ln42_18_fu_270_p1;
wire  signed [15:0] mul_ln42_32_fu_271_p0;
wire  signed [30:0] sext_ln42_47_fu_11277_p1;
wire  signed [17:0] mul_ln42_32_fu_271_p1;
wire  signed [13:0] mul_ln73_83_fu_272_p1;
wire  signed [13:0] mul_ln73_80_fu_273_p1;
wire   [14:0] mul_ln73_64_fu_274_p1;
wire  signed [15:0] mul_ln42_20_fu_275_p0;
wire  signed [30:0] sext_ln73_13_fu_10871_p1;
wire   [15:0] mul_ln42_20_fu_275_p1;
wire  signed [14:0] mul_ln73_67_fu_276_p1;
wire  signed [13:0] mul_ln73_76_fu_277_p1;
wire  signed [15:0] mul_ln73_69_fu_278_p0;
wire  signed [29:0] sext_ln70_61_fu_10941_p1;
wire  signed [13:0] mul_ln73_69_fu_278_p1;
wire  signed [15:0] mul_ln42_15_fu_279_p1;
wire  signed [15:0] mul_ln42_26_fu_280_p0;
wire  signed [30:0] sext_ln42_40_fu_11124_p1;
wire  signed [17:0] mul_ln42_26_fu_280_p1;
wire  signed [15:0] mul_ln42_22_fu_281_p0;
wire  signed [30:0] sext_ln42_35_fu_10986_p1;
wire   [15:0] mul_ln42_22_fu_281_p1;
wire   [13:0] mul_ln73_71_fu_282_p1;
wire  signed [13:0] mul_ln73_63_fu_283_p1;
wire  signed [15:0] mul_ln42_19_fu_284_p0;
wire  signed [15:0] mul_ln42_19_fu_284_p1;
wire  signed [12:0] mul_ln73_79_fu_285_p1;
wire  signed [15:0] mul_ln42_25_fu_286_p0;
wire   [16:0] mul_ln42_25_fu_286_p1;
wire  signed [15:0] mul_ln42_33_fu_287_p0;
wire  signed [15:0] mul_ln42_33_fu_287_p1;
wire  signed [12:0] mul_ln73_77_fu_288_p1;
wire   [12:0] mul_ln73_82_fu_289_p1;
wire  signed [15:0] mul_ln42_17_fu_290_p0;
wire   [15:0] mul_ln42_17_fu_290_p1;
wire  signed [13:0] mul_ln73_66_fu_291_p1;
wire  signed [15:0] mul_ln42_28_fu_292_p0;
wire  signed [15:0] mul_ln42_28_fu_292_p1;
wire   [13:0] mul_ln73_60_fu_293_p1;
wire  signed [15:0] mul_ln42_31_fu_294_p1;
wire  signed [14:0] mul_ln73_72_fu_295_p1;
wire  signed [15:0] mul_ln73_75_fu_296_p0;
wire  signed [29:0] sext_ln70_65_fu_11161_p1;
wire  signed [13:0] mul_ln73_75_fu_296_p1;
wire  signed [15:0] mul_ln42_23_fu_297_p1;
wire   [15:0] mul_ln42_14_fu_298_p1;
wire  signed [12:0] mul_ln73_65_fu_299_p1;
wire  signed [15:0] mul_ln73_74_fu_300_p0;
wire  signed [13:0] mul_ln73_74_fu_300_p1;
wire  signed [15:0] mul_ln42_13_fu_301_p0;
wire  signed [15:0] mul_ln42_13_fu_301_p1;
wire  signed [13:0] mul_ln73_61_fu_302_p1;
wire  signed [15:0] mul_ln73_68_fu_303_p0;
wire  signed [13:0] mul_ln73_68_fu_303_p1;
wire  signed [15:0] mul_ln42_29_fu_304_p0;
wire   [15:0] mul_ln42_29_fu_304_p1;
wire  signed [15:0] mul_ln73_70_fu_305_p0;
wire  signed [14:0] mul_ln73_70_fu_305_p1;
wire  signed [15:0] mul_ln73_62_fu_307_p0;
wire  signed [14:0] mul_ln73_62_fu_307_p1;
wire  signed [15:0] mul_ln73_78_fu_308_p0;
wire   [14:0] mul_ln73_78_fu_308_p1;
wire  signed [12:0] mul_ln73_73_fu_309_p1;
wire  signed [15:0] mul_ln42_24_fu_310_p0;
wire   [16:0] mul_ln42_24_fu_310_p1;
wire   [15:0] data_fu_10455_p1;
wire   [30:0] mul_ln42_fu_261_p2;
wire   [30:0] mul_ln42_13_fu_301_p2;
wire  signed [15:0] data_23_fu_10479_p4;
wire   [30:0] mul_ln42_14_fu_298_p2;
wire  signed [15:0] data_24_fu_10489_p4;
wire   [30:0] mul_ln42_15_fu_279_p2;
wire  signed [15:0] data_25_fu_10499_p4;
wire   [29:0] mul_ln73_fu_265_p2;
wire  signed [15:0] data_26_fu_10509_p4;
wire   [29:0] mul_ln73_60_fu_293_p2;
wire  signed [15:0] data_27_fu_10519_p4;
wire   [29:0] mul_ln73_61_fu_302_p2;
wire   [26:0] trunc_ln42_90_fu_10776_p4;
wire   [30:0] mul_ln73_62_fu_307_p2;
wire   [30:0] mul_ln42_16_fu_269_p2;
wire   [15:0] data_28_fu_10529_p4;
wire   [30:0] mul_ln42_17_fu_290_p2;
wire   [30:0] mul_ln42_18_fu_270_p2;
wire  signed [15:0] data_29_fu_10539_p4;
wire   [29:0] mul_ln73_63_fu_283_p2;
wire   [30:0] mul_ln73_64_fu_274_p2;
wire  signed [15:0] data_30_fu_10549_p4;
wire   [30:0] mul_ln42_19_fu_284_p2;
wire   [28:0] mul_ln73_65_fu_299_p2;
wire   [30:0] mul_ln42_20_fu_275_p2;
wire  signed [15:0] data_31_fu_10559_p4;
wire   [29:0] mul_ln73_66_fu_291_p2;
wire   [26:0] trunc_ln42_100_fu_10917_p4;
wire   [30:0] mul_ln73_67_fu_276_p2;
wire  signed [15:0] data_32_fu_10569_p4;
wire   [30:0] mul_ln42_21_fu_264_p2;
wire   [29:0] mul_ln73_68_fu_303_p2;
wire   [29:0] mul_ln73_69_fu_278_p2;
wire   [26:0] trunc_ln42_104_fu_10972_p4;
wire  signed [15:0] data_33_fu_10579_p4;
wire   [27:0] shl_ln_fu_10992_p3;
wire   [23:0] shl_ln73_s_fu_11004_p3;
wire  signed [28:0] sext_ln73_15_fu_11012_p1;
wire  signed [28:0] sext_ln73_14_fu_11000_p1;
wire   [28:0] sub_ln73_fu_11016_p2;
wire   [25:0] trunc_ln42_105_fu_11022_p4;
wire   [30:0] mul_ln73_70_fu_305_p2;
wire   [30:0] mul_ln42_22_fu_281_p2;
wire  signed [15:0] data_34_fu_10589_p4;
wire   [29:0] mul_ln73_71_fu_282_p2;
wire   [26:0] trunc_ln42_108_fu_11066_p4;
wire   [30:0] mul_ln73_72_fu_295_p2;
wire  signed [15:0] data_35_fu_10599_p4;
wire   [30:0] mul_ln42_23_fu_297_p2;
wire   [28:0] mul_ln73_73_fu_309_p2;
wire   [25:0] trunc_ln42_111_fu_11110_p4;
wire   [15:0] data_36_fu_10609_p4;
wire   [30:0] mul_ln42_24_fu_310_p2;
wire   [30:0] mul_ln42_25_fu_286_p2;
wire   [30:0] mul_ln42_26_fu_280_p2;
wire   [15:0] data_37_fu_10619_p4;
wire   [29:0] mul_ln73_74_fu_300_p2;
wire   [29:0] mul_ln73_75_fu_296_p2;
wire   [26:0] trunc_ln42_116_fu_11177_p4;
wire  signed [15:0] data_38_fu_10629_p4;
wire   [30:0] mul_ln42_27_fu_267_p2;
wire   [29:0] mul_ln73_76_fu_277_p2;
wire   [26:0] trunc_ln42_118_fu_11213_p4;
wire   [30:0] mul_ln42_28_fu_292_p2;
wire   [30:0] mul_ln42_29_fu_304_p2;
wire  signed [15:0] data_39_fu_10639_p4;
wire   [30:0] mul_ln42_30_fu_263_p2;
wire  signed [15:0] data_40_fu_10649_p4;
wire   [30:0] mul_ln42_31_fu_294_p2;
wire  signed [15:0] data_41_fu_10659_p4;
wire   [28:0] mul_ln73_77_fu_288_p2;
wire   [25:0] trunc_ln42_123_fu_11288_p4;
wire   [30:0] mul_ln73_78_fu_308_p2;
wire   [30:0] mul_ln42_32_fu_271_p2;
wire  signed [15:0] data_42_fu_10669_p4;
wire   [28:0] mul_ln73_79_fu_285_p2;
wire   [25:0] trunc_ln42_126_fu_11332_p4;
wire   [29:0] mul_ln73_80_fu_273_p2;
wire   [26:0] trunc_ln42_127_fu_11346_p4;
wire   [15:0] data_43_fu_10459_p4;
wire   [30:0] mul_ln42_33_fu_287_p2;
wire   [30:0] mul_ln73_81_fu_262_p2;
wire   [30:0] mul_ln42_34_fu_268_p2;
wire  signed [15:0] data_44_fu_10469_p4;
wire   [28:0] mul_ln73_82_fu_289_p2;
wire   [25:0] trunc_ln42_131_fu_11412_p4;
wire   [29:0] mul_ln73_83_fu_272_p2;
wire   [30:0] mul_ln73_84_fu_266_p2;
wire   [27:0] trunc_ln42_87_fu_10725_p4;
wire   [27:0] trunc_ln42_97_fu_10877_p4;
wire   [27:0] trunc_ln42_102_fu_10952_p4;
wire   [27:0] trunc_ln42_112_fu_11131_p4;
wire   [27:0] trunc_ln_fu_10685_p4;
wire   [27:0] trunc_ln42_93_fu_10816_p4;
wire   [27:0] add_ln58_94_fu_11458_p2;
wire   [27:0] trunc_ln42_86_fu_10710_p4;
wire  signed [27:0] sext_ln42_27_fu_10786_p1;
wire  signed [27:0] sext_ln42_31_fu_10927_p1;
wire  signed [27:0] sext_ln42_44_fu_11223_p1;
wire  signed [27:0] sext_ln42_36_fu_11032_p1;
wire  signed [26:0] sext_ln73_23_fu_11298_p1;
wire  signed [26:0] sext_ln73_24_fu_11342_p1;
wire  signed [26:0] sext_ln73_25_fu_11422_p1;
wire   [27:0] trunc_ln42_91_fu_10790_p4;
wire   [27:0] trunc_ln42_106_fu_11036_p4;
wire   [27:0] add_ln58_107_fu_11494_p2;
wire   [27:0] trunc_ln42_s_fu_10695_p4;
wire   [27:0] trunc_ln42_124_fu_11302_p4;
wire   [27:0] trunc_ln42_129_fu_11377_p4;
wire  signed [27:0] sext_ln42_37_fu_11076_p1;
wire  signed [27:0] sext_ln42_48_fu_11356_p1;
wire  signed [26:0] sext_ln42_39_fu_11120_p1;
wire   [27:0] trunc_ln42_96_fu_10856_p4;
wire   [27:0] trunc_ln42_99_fu_10897_p4;
wire   [27:0] trunc_ln42_114_fu_11151_p4;
wire   [27:0] trunc_ln42_120_fu_11237_p4;
wire   [27:0] add_ln58_124_fu_11530_p2;
wire   [27:0] trunc_ln42_109_fu_11080_p4;
wire   [27:0] trunc_ln42_121_fu_11252_p4;
wire   [27:0] trunc_ln42_122_fu_11267_p4;
wire   [27:0] trunc_ln42_125_fu_11312_p4;
wire   [27:0] trunc_ln42_130_fu_11387_p4;
wire  signed [27:0] sext_ln42_42_fu_11187_p1;
wire   [27:0] add_ln58_132_fu_11554_p2;
wire  signed [27:0] sext_ln42_34_fu_10982_p1;
wire  signed [27:0] sext_ln42_41_fu_11581_p1;
wire   [27:0] add_ln58_91_fu_11595_p2;
wire   [27:0] add_ln58_90_fu_11591_p2;
wire   [27:0] add_ln58_92_fu_11601_p2;
wire   [27:0] add_ln58_89_fu_11587_p2;
wire  signed [27:0] sext_ln42_24_fu_11566_p1;
wire   [27:0] add_ln58_96_fu_11613_p2;
wire   [27:0] add_ln58_98_fu_11618_p2;
wire  signed [27:0] sext_ln42_33_fu_11578_p1;
wire  signed [27:0] sext_ln58_30_fu_11636_p1;
wire  signed [27:0] sext_ln58_fu_11633_p1;
wire   [27:0] add_ln58_104_fu_11639_p2;
wire   [27:0] add_ln58_101_fu_11628_p2;
wire   [27:0] add_ln58_105_fu_11645_p2;
wire   [27:0] add_ln58_99_fu_11623_p2;
wire   [27:0] add_ln58_109_fu_11657_p2;
wire   [27:0] add_ln58_111_fu_11661_p2;
wire  signed [27:0] sext_ln42_29_fu_11572_p1;
wire  signed [27:0] sext_ln42_50_fu_11584_p1;
wire  signed [27:0] sext_ln42_30_fu_11575_p1;
wire  signed [27:0] sext_ln58_31_fu_11682_p1;
wire   [27:0] add_ln58_115_fu_11676_p2;
wire   [27:0] add_ln58_117_fu_11685_p2;
wire   [27:0] add_ln58_114_fu_11671_p2;
wire   [27:0] add_ln58_118_fu_11691_p2;
wire   [27:0] add_ln58_112_fu_11666_p2;
wire   [27:0] add_ln58_120_fu_11703_p2;
wire   [27:0] add_ln58_123_fu_11712_p2;
wire   [27:0] add_ln58_126_fu_11716_p2;
wire   [27:0] add_ln58_122_fu_11707_p2;
wire  signed [27:0] sext_ln42_25_fu_11569_p1;
wire   [27:0] add_ln58_131_fu_11731_p2;
wire   [27:0] add_ln58_134_fu_11736_p2;
wire   [27:0] add_ln58_130_fu_11727_p2;
wire   [27:0] add_ln58_135_fu_11741_p2;
wire   [27:0] add_ln58_127_fu_11721_p2;
wire   [27:0] x_fu_11607_p2;
wire   [27:0] x_7_fu_11747_p2;
wire   [27:0] x_6_fu_11697_p2;
wire   [27:0] x_5_fu_11651_p2;
wire   [15:0] res_1_fu_11763_p4;
wire   [15:0] tmp_s_fu_11773_p4;
wire   [15:0] tmp_11_fu_11783_p4;
wire   [15:0] res_fu_11753_p4;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
end

myproject_mul_16s_16s_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_0_U191(
    .din0(mul_ln42_fu_261_p0),
    .din1(mul_ln42_fu_261_p1),
    .dout(mul_ln42_fu_261_p2)
);

myproject_mul_16s_15s_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15s_31_1_0_U192(
    .din0(mul_ln73_81_fu_262_p0),
    .din1(mul_ln73_81_fu_262_p1),
    .dout(mul_ln73_81_fu_262_p2)
);

myproject_mul_16s_16s_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_0_U193(
    .din0(data_39_fu_10639_p4),
    .din1(mul_ln42_30_fu_263_p1),
    .dout(mul_ln42_30_fu_263_p2)
);

myproject_mul_16s_17s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 31 ))
mul_16s_17s_31_1_1_U194(
    .din0(data_32_fu_10569_p4),
    .din1(mul_ln42_21_fu_264_p1),
    .dout(mul_ln42_21_fu_264_p2)
);

myproject_mul_16s_14ns_30_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_16s_14ns_30_1_0_U195(
    .din0(data_25_fu_10499_p4),
    .din1(mul_ln73_fu_265_p1),
    .dout(mul_ln73_fu_265_p2)
);

myproject_mul_16s_15ns_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15ns_31_1_0_U196(
    .din0(data_44_fu_10469_p4),
    .din1(mul_ln73_84_fu_266_p1),
    .dout(mul_ln73_84_fu_266_p2)
);

myproject_mul_16s_17s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 31 ))
mul_16s_17s_31_1_1_U197(
    .din0(mul_ln42_27_fu_267_p0),
    .din1(mul_ln42_27_fu_267_p1),
    .dout(mul_ln42_27_fu_267_p2)
);

myproject_mul_16s_17ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 31 ))
mul_16s_17ns_31_1_1_U198(
    .din0(mul_ln42_34_fu_268_p0),
    .din1(mul_ln42_34_fu_268_p1),
    .dout(mul_ln42_34_fu_268_p2)
);

myproject_mul_16s_17ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 31 ))
mul_16s_17ns_31_1_1_U199(
    .din0(mul_ln42_16_fu_269_p0),
    .din1(mul_ln42_16_fu_269_p1),
    .dout(mul_ln42_16_fu_269_p2)
);

myproject_mul_16s_17ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 31 ))
mul_16s_17ns_31_1_1_U200(
    .din0(mul_ln42_18_fu_270_p0),
    .din1(mul_ln42_18_fu_270_p1),
    .dout(mul_ln42_18_fu_270_p2)
);

myproject_mul_16s_18s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 31 ))
mul_16s_18s_31_1_1_U201(
    .din0(mul_ln42_32_fu_271_p0),
    .din1(mul_ln42_32_fu_271_p1),
    .dout(mul_ln42_32_fu_271_p2)
);

myproject_mul_16s_14s_30_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_16s_14s_30_1_0_U202(
    .din0(data_44_fu_10469_p4),
    .din1(mul_ln73_83_fu_272_p1),
    .dout(mul_ln73_83_fu_272_p2)
);

myproject_mul_16s_14s_30_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_16s_14s_30_1_0_U203(
    .din0(data_42_fu_10669_p4),
    .din1(mul_ln73_80_fu_273_p1),
    .dout(mul_ln73_80_fu_273_p2)
);

myproject_mul_16s_15ns_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15ns_31_1_0_U204(
    .din0(data_29_fu_10539_p4),
    .din1(mul_ln73_64_fu_274_p1),
    .dout(mul_ln73_64_fu_274_p2)
);

myproject_mul_16s_16ns_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16ns_31_1_0_U205(
    .din0(mul_ln42_20_fu_275_p0),
    .din1(mul_ln42_20_fu_275_p1),
    .dout(mul_ln42_20_fu_275_p2)
);

myproject_mul_16s_15s_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15s_31_1_0_U206(
    .din0(data_31_fu_10559_p4),
    .din1(mul_ln73_67_fu_276_p1),
    .dout(mul_ln73_67_fu_276_p2)
);

myproject_mul_16s_14s_30_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_16s_14s_30_1_0_U207(
    .din0(data_38_fu_10629_p4),
    .din1(mul_ln73_76_fu_277_p1),
    .dout(mul_ln73_76_fu_277_p2)
);

myproject_mul_16s_14s_30_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_16s_14s_30_1_0_U208(
    .din0(mul_ln73_69_fu_278_p0),
    .din1(mul_ln73_69_fu_278_p1),
    .dout(mul_ln73_69_fu_278_p2)
);

myproject_mul_16s_16s_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_0_U209(
    .din0(data_24_fu_10489_p4),
    .din1(mul_ln42_15_fu_279_p1),
    .dout(mul_ln42_15_fu_279_p2)
);

myproject_mul_16s_18s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 31 ))
mul_16s_18s_31_1_1_U210(
    .din0(mul_ln42_26_fu_280_p0),
    .din1(mul_ln42_26_fu_280_p1),
    .dout(mul_ln42_26_fu_280_p2)
);

myproject_mul_16s_16ns_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16ns_31_1_0_U211(
    .din0(mul_ln42_22_fu_281_p0),
    .din1(mul_ln42_22_fu_281_p1),
    .dout(mul_ln42_22_fu_281_p2)
);

myproject_mul_16s_14ns_30_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_16s_14ns_30_1_0_U212(
    .din0(data_34_fu_10589_p4),
    .din1(mul_ln73_71_fu_282_p1),
    .dout(mul_ln73_71_fu_282_p2)
);

myproject_mul_16s_14s_30_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_16s_14s_30_1_0_U213(
    .din0(data_29_fu_10539_p4),
    .din1(mul_ln73_63_fu_283_p1),
    .dout(mul_ln73_63_fu_283_p2)
);

myproject_mul_16s_16s_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_0_U214(
    .din0(mul_ln42_19_fu_284_p0),
    .din1(mul_ln42_19_fu_284_p1),
    .dout(mul_ln42_19_fu_284_p2)
);

myproject_mul_16s_13s_29_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
mul_16s_13s_29_1_0_U215(
    .din0(data_42_fu_10669_p4),
    .din1(mul_ln73_79_fu_285_p1),
    .dout(mul_ln73_79_fu_285_p2)
);

myproject_mul_16s_17ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 31 ))
mul_16s_17ns_31_1_1_U216(
    .din0(mul_ln42_25_fu_286_p0),
    .din1(mul_ln42_25_fu_286_p1),
    .dout(mul_ln42_25_fu_286_p2)
);

myproject_mul_16s_16s_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_0_U217(
    .din0(mul_ln42_33_fu_287_p0),
    .din1(mul_ln42_33_fu_287_p1),
    .dout(mul_ln42_33_fu_287_p2)
);

myproject_mul_16s_13s_29_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
mul_16s_13s_29_1_0_U218(
    .din0(data_41_fu_10659_p4),
    .din1(mul_ln73_77_fu_288_p1),
    .dout(mul_ln73_77_fu_288_p2)
);

myproject_mul_16s_13ns_29_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
mul_16s_13ns_29_1_0_U219(
    .din0(data_44_fu_10469_p4),
    .din1(mul_ln73_82_fu_289_p1),
    .dout(mul_ln73_82_fu_289_p2)
);

myproject_mul_16s_16ns_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16ns_31_1_0_U220(
    .din0(mul_ln42_17_fu_290_p0),
    .din1(mul_ln42_17_fu_290_p1),
    .dout(mul_ln42_17_fu_290_p2)
);

myproject_mul_16s_14s_30_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_16s_14s_30_1_0_U221(
    .din0(data_31_fu_10559_p4),
    .din1(mul_ln73_66_fu_291_p1),
    .dout(mul_ln73_66_fu_291_p2)
);

myproject_mul_16s_16s_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_0_U222(
    .din0(mul_ln42_28_fu_292_p0),
    .din1(mul_ln42_28_fu_292_p1),
    .dout(mul_ln42_28_fu_292_p2)
);

myproject_mul_16s_14ns_30_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_16s_14ns_30_1_0_U223(
    .din0(data_26_fu_10509_p4),
    .din1(mul_ln73_60_fu_293_p1),
    .dout(mul_ln73_60_fu_293_p2)
);

myproject_mul_16s_16s_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_0_U224(
    .din0(data_40_fu_10649_p4),
    .din1(mul_ln42_31_fu_294_p1),
    .dout(mul_ln42_31_fu_294_p2)
);

myproject_mul_16s_15s_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15s_31_1_0_U225(
    .din0(data_34_fu_10589_p4),
    .din1(mul_ln73_72_fu_295_p1),
    .dout(mul_ln73_72_fu_295_p2)
);

myproject_mul_16s_14s_30_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_16s_14s_30_1_0_U226(
    .din0(mul_ln73_75_fu_296_p0),
    .din1(mul_ln73_75_fu_296_p1),
    .dout(mul_ln73_75_fu_296_p2)
);

myproject_mul_16s_16s_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_0_U227(
    .din0(data_35_fu_10599_p4),
    .din1(mul_ln42_23_fu_297_p1),
    .dout(mul_ln42_23_fu_297_p2)
);

myproject_mul_16s_16ns_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16ns_31_1_0_U228(
    .din0(data_23_fu_10479_p4),
    .din1(mul_ln42_14_fu_298_p1),
    .dout(mul_ln42_14_fu_298_p2)
);

myproject_mul_16s_13s_29_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
mul_16s_13s_29_1_0_U229(
    .din0(data_30_fu_10549_p4),
    .din1(mul_ln73_65_fu_299_p1),
    .dout(mul_ln73_65_fu_299_p2)
);

myproject_mul_16s_14s_30_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_16s_14s_30_1_0_U230(
    .din0(mul_ln73_74_fu_300_p0),
    .din1(mul_ln73_74_fu_300_p1),
    .dout(mul_ln73_74_fu_300_p2)
);

myproject_mul_16s_16s_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_0_U231(
    .din0(mul_ln42_13_fu_301_p0),
    .din1(mul_ln42_13_fu_301_p1),
    .dout(mul_ln42_13_fu_301_p2)
);

myproject_mul_16s_14s_30_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_16s_14s_30_1_0_U232(
    .din0(data_27_fu_10519_p4),
    .din1(mul_ln73_61_fu_302_p1),
    .dout(mul_ln73_61_fu_302_p2)
);

myproject_mul_16s_14s_30_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_16s_14s_30_1_0_U233(
    .din0(mul_ln73_68_fu_303_p0),
    .din1(mul_ln73_68_fu_303_p1),
    .dout(mul_ln73_68_fu_303_p2)
);

myproject_mul_16s_16ns_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16ns_31_1_0_U234(
    .din0(mul_ln42_29_fu_304_p0),
    .din1(mul_ln42_29_fu_304_p1),
    .dout(mul_ln42_29_fu_304_p2)
);

myproject_mul_16s_15s_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15s_31_1_0_U235(
    .din0(mul_ln73_70_fu_305_p0),
    .din1(mul_ln73_70_fu_305_p1),
    .dout(mul_ln73_70_fu_305_p2)
);

myproject_mul_16s_15s_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15s_31_1_0_U236(
    .din0(mul_ln73_62_fu_307_p0),
    .din1(mul_ln73_62_fu_307_p1),
    .dout(mul_ln73_62_fu_307_p2)
);

myproject_mul_16s_15ns_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15ns_31_1_0_U237(
    .din0(mul_ln73_78_fu_308_p0),
    .din1(mul_ln73_78_fu_308_p1),
    .dout(mul_ln73_78_fu_308_p2)
);

myproject_mul_16s_13s_29_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
mul_16s_13s_29_1_0_U238(
    .din0(data_35_fu_10599_p4),
    .din1(mul_ln73_73_fu_309_p1),
    .dout(mul_ln73_73_fu_309_p2)
);

myproject_mul_16s_17ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 31 ))
mul_16s_17ns_31_1_1_U239(
    .din0(mul_ln42_24_fu_310_p0),
    .din1(mul_ln42_24_fu_310_p1),
    .dout(mul_ln42_24_fu_310_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((layer13_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (layer12_out_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        add_ln58_100_reg_11911 <= add_ln58_100_fu_11476_p2;
        add_ln58_102_reg_11916 <= add_ln58_102_fu_11482_p2;
        add_ln58_103_reg_11921 <= add_ln58_103_fu_11488_p2;
        add_ln58_108_reg_11926 <= add_ln58_108_fu_11500_p2;
        add_ln58_110_reg_11931 <= add_ln58_110_fu_11506_p2;
        add_ln58_113_reg_11936 <= add_ln58_113_fu_11512_p2;
        add_ln58_116_reg_11941 <= add_ln58_116_fu_11518_p2;
        add_ln58_121_reg_11946 <= add_ln58_121_fu_11524_p2;
        add_ln58_125_reg_11951 <= add_ln58_125_fu_11536_p2;
        add_ln58_128_reg_11956 <= add_ln58_128_fu_11542_p2;
        add_ln58_129_reg_11961 <= add_ln58_129_fu_11548_p2;
        add_ln58_133_reg_11966 <= add_ln58_133_fu_11560_p2;
        add_ln58_88_reg_11896 <= add_ln58_88_fu_11452_p2;
        add_ln58_95_reg_11901 <= add_ln58_95_fu_11464_p2;
        add_ln58_97_reg_11906 <= add_ln58_97_fu_11470_p2;
        add_ln58_reg_11891 <= add_ln58_fu_11446_p2;
        trunc_ln42_101_reg_11836 <= {{mul_ln73_67_fu_276_p2[30:3]}};
        trunc_ln42_103_reg_11841 <= {{mul_ln73_68_fu_303_p2[29:3]}};
        trunc_ln42_107_reg_11846 <= {{mul_ln42_22_fu_281_p2[30:3]}};
        trunc_ln42_110_reg_11851 <= {{mul_ln42_23_fu_297_p2[30:3]}};
        trunc_ln42_113_reg_11856 <= {{mul_ln42_25_fu_286_p2[30:3]}};
        trunc_ln42_115_reg_11861 <= {{mul_ln73_74_fu_300_p2[29:3]}};
        trunc_ln42_117_reg_11866 <= {{mul_ln42_27_fu_267_p2[30:3]}};
        trunc_ln42_119_reg_11871 <= {{mul_ln42_28_fu_292_p2[30:3]}};
        trunc_ln42_128_reg_11876 <= {{mul_ln42_33_fu_287_p2[30:3]}};
        trunc_ln42_132_reg_11881 <= {{mul_ln73_83_fu_272_p2[29:3]}};
        trunc_ln42_133_reg_11886 <= {{mul_ln73_84_fu_266_p2[30:3]}};
        trunc_ln42_88_reg_11806 <= {{mul_ln73_fu_265_p2[29:3]}};
        trunc_ln42_89_reg_11811 <= {{mul_ln73_60_fu_293_p2[29:3]}};
        trunc_ln42_92_reg_11816 <= {{mul_ln42_16_fu_269_p2[30:3]}};
        trunc_ln42_94_reg_11821 <= {{mul_ln42_18_fu_270_p2[30:3]}};
        trunc_ln42_95_reg_11826 <= {{mul_ln73_63_fu_283_p2[29:3]}};
        trunc_ln42_98_reg_11831 <= {{mul_ln73_65_fu_299_p2[28:3]}};
    end
end

always @ (*) begin
    if (((real_start == 1'b0) | (layer12_out_empty_n == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((layer13_out_full_n == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if (((layer13_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((layer13_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer12_out_blk_n = layer12_out_empty_n;
    end else begin
        layer12_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (layer12_out_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer12_out_read = 1'b1;
    end else begin
        layer12_out_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        layer13_out_blk_n = layer13_out_full_n;
    end else begin
        layer13_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((layer13_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        layer13_out_write = 1'b1;
    end else begin
        layer13_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (layer12_out_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((layer13_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln58_100_fu_11476_p2 = ($signed(sext_ln42_44_fu_11223_p1) + $signed(sext_ln42_36_fu_11032_p1));

assign add_ln58_101_fu_11628_p2 = ($signed(add_ln58_100_reg_11911) + $signed(sext_ln42_33_fu_11578_p1));

assign add_ln58_102_fu_11482_p2 = ($signed(sext_ln73_23_fu_11298_p1) + $signed(sext_ln73_24_fu_11342_p1));

assign add_ln58_103_fu_11488_p2 = ($signed(sext_ln73_25_fu_11422_p1) + $signed(27'd919424));

assign add_ln58_104_fu_11639_p2 = ($signed(sext_ln58_30_fu_11636_p1) + $signed(sext_ln58_fu_11633_p1));

assign add_ln58_105_fu_11645_p2 = (add_ln58_104_fu_11639_p2 + add_ln58_101_fu_11628_p2);

assign add_ln58_107_fu_11494_p2 = (trunc_ln42_91_fu_10790_p4 + trunc_ln42_106_fu_11036_p4);

assign add_ln58_108_fu_11500_p2 = (add_ln58_107_fu_11494_p2 + trunc_ln42_s_fu_10695_p4);

assign add_ln58_109_fu_11657_p2 = (trunc_ln42_113_reg_11856 + trunc_ln42_119_reg_11871);

assign add_ln58_110_fu_11506_p2 = (trunc_ln42_124_fu_11302_p4 + trunc_ln42_129_fu_11377_p4);

assign add_ln58_111_fu_11661_p2 = (add_ln58_110_reg_11931 + add_ln58_109_fu_11657_p2);

assign add_ln58_112_fu_11666_p2 = (add_ln58_111_fu_11661_p2 + add_ln58_108_reg_11926);

assign add_ln58_113_fu_11512_p2 = ($signed(sext_ln42_37_fu_11076_p1) + $signed(sext_ln42_48_fu_11356_p1));

assign add_ln58_114_fu_11671_p2 = ($signed(add_ln58_113_reg_11936) + $signed(sext_ln42_29_fu_11572_p1));

assign add_ln58_115_fu_11676_p2 = ($signed(sext_ln42_50_fu_11584_p1) + $signed(sext_ln42_30_fu_11575_p1));

assign add_ln58_116_fu_11518_p2 = ($signed(sext_ln42_39_fu_11120_p1) + $signed(27'd133426176));

assign add_ln58_117_fu_11685_p2 = ($signed(sext_ln58_31_fu_11682_p1) + $signed(add_ln58_115_fu_11676_p2));

assign add_ln58_118_fu_11691_p2 = (add_ln58_117_fu_11685_p2 + add_ln58_114_fu_11671_p2);

assign add_ln58_120_fu_11703_p2 = (trunc_ln42_92_reg_11816 + trunc_ln42_94_reg_11821);

assign add_ln58_121_fu_11524_p2 = (trunc_ln42_96_fu_10856_p4 + trunc_ln42_99_fu_10897_p4);

assign add_ln58_122_fu_11707_p2 = (add_ln58_121_reg_11946 + add_ln58_120_fu_11703_p2);

assign add_ln58_123_fu_11712_p2 = (trunc_ln42_101_reg_11836 + trunc_ln42_107_reg_11846);

assign add_ln58_124_fu_11530_p2 = (trunc_ln42_114_fu_11151_p4 + trunc_ln42_120_fu_11237_p4);

assign add_ln58_125_fu_11536_p2 = (add_ln58_124_fu_11530_p2 + trunc_ln42_109_fu_11080_p4);

assign add_ln58_126_fu_11716_p2 = (add_ln58_125_reg_11951 + add_ln58_123_fu_11712_p2);

assign add_ln58_127_fu_11721_p2 = (add_ln58_126_fu_11716_p2 + add_ln58_122_fu_11707_p2);

assign add_ln58_128_fu_11542_p2 = (trunc_ln42_121_fu_11252_p4 + trunc_ln42_122_fu_11267_p4);

assign add_ln58_129_fu_11548_p2 = (trunc_ln42_125_fu_11312_p4 + trunc_ln42_130_fu_11387_p4);

assign add_ln58_130_fu_11727_p2 = (add_ln58_129_reg_11961 + add_ln58_128_reg_11956);

assign add_ln58_131_fu_11731_p2 = ($signed(trunc_ln42_133_reg_11886) + $signed(sext_ln42_25_fu_11569_p1));

assign add_ln58_132_fu_11554_p2 = ($signed(sext_ln42_42_fu_11187_p1) + $signed(28'd1107968));

assign add_ln58_133_fu_11560_p2 = ($signed(add_ln58_132_fu_11554_p2) + $signed(sext_ln42_34_fu_10982_p1));

assign add_ln58_134_fu_11736_p2 = (add_ln58_133_reg_11966 + add_ln58_131_fu_11731_p2);

assign add_ln58_135_fu_11741_p2 = (add_ln58_134_fu_11736_p2 + add_ln58_130_fu_11727_p2);

assign add_ln58_88_fu_11452_p2 = (trunc_ln42_102_fu_10952_p4 + trunc_ln42_112_fu_11131_p4);

assign add_ln58_89_fu_11587_p2 = (add_ln58_88_reg_11896 + add_ln58_reg_11891);

assign add_ln58_90_fu_11591_p2 = (trunc_ln42_117_reg_11866 + trunc_ln42_128_reg_11876);

assign add_ln58_91_fu_11595_p2 = ($signed(sext_ln42_41_fu_11581_p1) + $signed(28'd266021632));

assign add_ln58_92_fu_11601_p2 = (add_ln58_91_fu_11595_p2 + add_ln58_90_fu_11591_p2);

assign add_ln58_94_fu_11458_p2 = (trunc_ln_fu_10685_p4 + trunc_ln42_93_fu_10816_p4);

assign add_ln58_95_fu_11464_p2 = (add_ln58_94_fu_11458_p2 + trunc_ln42_86_fu_10710_p4);

assign add_ln58_96_fu_11613_p2 = ($signed(trunc_ln42_110_reg_11851) + $signed(sext_ln42_24_fu_11566_p1));

assign add_ln58_97_fu_11470_p2 = ($signed(sext_ln42_27_fu_10786_p1) + $signed(sext_ln42_31_fu_10927_p1));

assign add_ln58_98_fu_11618_p2 = (add_ln58_97_reg_11906 + add_ln58_96_fu_11613_p2);

assign add_ln58_99_fu_11623_p2 = (add_ln58_98_fu_11618_p2 + add_ln58_95_reg_11901);

assign add_ln58_fu_11446_p2 = (trunc_ln42_87_fu_10725_p4 + trunc_ln42_97_fu_10877_p4);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (layer12_out_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_ready = internal_ap_ready;

assign data_23_fu_10479_p4 = {{layer12_out_dout[31:16]}};

assign data_24_fu_10489_p4 = {{layer12_out_dout[47:32]}};

assign data_25_fu_10499_p4 = {{layer12_out_dout[63:48]}};

assign data_26_fu_10509_p4 = {{layer12_out_dout[79:64]}};

assign data_27_fu_10519_p4 = {{layer12_out_dout[95:80]}};

assign data_28_fu_10529_p4 = {{layer12_out_dout[111:96]}};

assign data_29_fu_10539_p4 = {{layer12_out_dout[127:112]}};

assign data_30_fu_10549_p4 = {{layer12_out_dout[143:128]}};

assign data_31_fu_10559_p4 = {{layer12_out_dout[159:144]}};

assign data_32_fu_10569_p4 = {{layer12_out_dout[175:160]}};

assign data_33_fu_10579_p4 = {{layer12_out_dout[191:176]}};

assign data_34_fu_10589_p4 = {{layer12_out_dout[207:192]}};

assign data_35_fu_10599_p4 = {{layer12_out_dout[239:224]}};

assign data_36_fu_10609_p4 = {{layer12_out_dout[255:240]}};

assign data_37_fu_10619_p4 = {{layer12_out_dout[271:256]}};

assign data_38_fu_10629_p4 = {{layer12_out_dout[287:272]}};

assign data_39_fu_10639_p4 = {{layer12_out_dout[303:288]}};

assign data_40_fu_10649_p4 = {{layer12_out_dout[335:320]}};

assign data_41_fu_10659_p4 = {{layer12_out_dout[351:336]}};

assign data_42_fu_10669_p4 = {{layer12_out_dout[367:352]}};

assign data_43_fu_10459_p4 = {{layer12_out_dout[383:368]}};

assign data_44_fu_10469_p4 = {{layer12_out_dout[399:384]}};

assign data_fu_10455_p1 = layer12_out_dout[15:0];

assign layer13_out_din = {{{{res_1_fu_11763_p4}, {tmp_s_fu_11773_p4}}, {tmp_11_fu_11783_p4}}, {res_fu_11753_p4}};

assign mul_ln42_13_fu_301_p0 = sext_ln73_fu_10679_p1;

assign mul_ln42_13_fu_301_p1 = 31'd2147464738;

assign mul_ln42_14_fu_298_p1 = 31'd21988;

assign mul_ln42_15_fu_279_p1 = 31'd2147455848;

assign mul_ln42_16_fu_269_p0 = sext_ln42_26_fu_10765_p1;

assign mul_ln42_16_fu_269_p1 = 31'd32824;

assign mul_ln42_17_fu_290_p0 = sext_ln42_28_fu_10810_p1;

assign mul_ln42_17_fu_290_p1 = 31'd21612;

assign mul_ln42_18_fu_270_p0 = sext_ln42_28_fu_10810_p1;

assign mul_ln42_18_fu_270_p1 = 31'd34256;

assign mul_ln42_19_fu_284_p0 = sext_ln73_13_fu_10871_p1;

assign mul_ln42_19_fu_284_p1 = 31'd2147462620;

assign mul_ln42_20_fu_275_p0 = sext_ln73_13_fu_10871_p1;

assign mul_ln42_20_fu_275_p1 = 31'd30522;

assign mul_ln42_21_fu_264_p1 = 31'd2147439394;

assign mul_ln42_22_fu_281_p0 = sext_ln42_35_fu_10986_p1;

assign mul_ln42_22_fu_281_p1 = 31'd29882;

assign mul_ln42_23_fu_297_p1 = 31'd2147460947;

assign mul_ln42_24_fu_310_p0 = sext_ln42_40_fu_11124_p1;

assign mul_ln42_24_fu_310_p1 = 31'd37168;

assign mul_ln42_25_fu_286_p0 = sext_ln42_40_fu_11124_p1;

assign mul_ln42_25_fu_286_p1 = 31'd45540;

assign mul_ln42_26_fu_280_p0 = sext_ln42_40_fu_11124_p1;

assign mul_ln42_26_fu_280_p1 = 31'd2147407599;

assign mul_ln42_27_fu_267_p0 = sext_ln42_43_fu_11196_p1;

assign mul_ln42_27_fu_267_p1 = 31'd2147446304;

assign mul_ln42_28_fu_292_p0 = sext_ln42_43_fu_11196_p1;

assign mul_ln42_28_fu_292_p1 = 31'd2147461748;

assign mul_ln42_29_fu_304_p0 = sext_ln42_43_fu_11196_p1;

assign mul_ln42_29_fu_304_p1 = 31'd28754;

assign mul_ln42_30_fu_263_p1 = 31'd2147459388;

assign mul_ln42_31_fu_294_p1 = 31'd2147464370;

assign mul_ln42_32_fu_271_p0 = sext_ln42_47_fu_11277_p1;

assign mul_ln42_32_fu_271_p1 = 31'd2147416660;

assign mul_ln42_33_fu_287_p0 = sext_ln42_49_fu_11360_p1;

assign mul_ln42_33_fu_287_p1 = 31'd2147463076;

assign mul_ln42_34_fu_268_p0 = sext_ln42_49_fu_11360_p1;

assign mul_ln42_34_fu_268_p1 = 31'd47715;

assign mul_ln42_fu_261_p0 = sext_ln73_fu_10679_p1;

assign mul_ln42_fu_261_p1 = 31'd2147458903;

assign mul_ln73_60_fu_293_p1 = 30'd5010;

assign mul_ln73_61_fu_302_p1 = 30'd1073737142;

assign mul_ln73_62_fu_307_p0 = sext_ln42_26_fu_10765_p1;

assign mul_ln73_62_fu_307_p1 = 31'd2147467828;

assign mul_ln73_63_fu_283_p1 = 30'd1073737119;

assign mul_ln73_64_fu_274_p1 = 31'd13878;

assign mul_ln73_65_fu_299_p1 = 29'd536867707;

assign mul_ln73_66_fu_291_p1 = 30'd1073734180;

assign mul_ln73_67_fu_276_p1 = 31'd2147467526;

assign mul_ln73_68_fu_303_p0 = sext_ln70_61_fu_10941_p1;

assign mul_ln73_68_fu_303_p1 = 30'd1073737308;

assign mul_ln73_69_fu_278_p0 = sext_ln70_61_fu_10941_p1;

assign mul_ln73_69_fu_278_p1 = 30'd1073736450;

assign mul_ln73_70_fu_305_p0 = sext_ln42_35_fu_10986_p1;

assign mul_ln73_70_fu_305_p1 = 31'd2147474106;

assign mul_ln73_71_fu_282_p1 = 30'd6976;

assign mul_ln73_72_fu_295_p1 = 31'd2147475192;

assign mul_ln73_73_fu_309_p1 = 29'd536866838;

assign mul_ln73_74_fu_300_p0 = sext_ln70_65_fu_11161_p1;

assign mul_ln73_74_fu_300_p1 = 30'd1073736540;

assign mul_ln73_75_fu_296_p0 = sext_ln70_65_fu_11161_p1;

assign mul_ln73_75_fu_296_p1 = 30'd1073733991;

assign mul_ln73_76_fu_277_p1 = 30'd1073737119;

assign mul_ln73_77_fu_288_p1 = 29'd536866878;

assign mul_ln73_78_fu_308_p0 = sext_ln42_47_fu_11277_p1;

assign mul_ln73_78_fu_308_p1 = 31'd14292;

assign mul_ln73_79_fu_285_p1 = 29'd536866884;

assign mul_ln73_80_fu_273_p1 = 30'd1073735200;

assign mul_ln73_81_fu_262_p0 = sext_ln42_49_fu_11360_p1;

assign mul_ln73_81_fu_262_p1 = 31'd2147472000;

assign mul_ln73_82_fu_289_p1 = 29'd3519;

assign mul_ln73_83_fu_272_p1 = 30'd1073736488;

assign mul_ln73_84_fu_266_p1 = 31'd12344;

assign mul_ln73_fu_265_p1 = 30'd4544;

assign res_1_fu_11763_p4 = {{x_7_fu_11747_p2[27:12]}};

assign res_fu_11753_p4 = {{x_fu_11607_p2[27:12]}};

assign sext_ln42_24_fu_11566_p1 = $signed(trunc_ln42_88_reg_11806);

assign sext_ln42_25_fu_11569_p1 = $signed(trunc_ln42_89_reg_11811);

assign sext_ln42_26_fu_10765_p1 = data_27_fu_10519_p4;

assign sext_ln42_27_fu_10786_p1 = $signed(trunc_ln42_90_fu_10776_p4);

assign sext_ln42_28_fu_10810_p1 = $signed(data_28_fu_10529_p4);

assign sext_ln42_29_fu_11572_p1 = $signed(trunc_ln42_95_reg_11826);

assign sext_ln42_30_fu_11575_p1 = $signed(trunc_ln42_98_reg_11831);

assign sext_ln42_31_fu_10927_p1 = $signed(trunc_ln42_100_fu_10917_p4);

assign sext_ln42_33_fu_11578_p1 = $signed(trunc_ln42_103_reg_11841);

assign sext_ln42_34_fu_10982_p1 = $signed(trunc_ln42_104_fu_10972_p4);

assign sext_ln42_35_fu_10986_p1 = data_33_fu_10579_p4;

assign sext_ln42_36_fu_11032_p1 = $signed(trunc_ln42_105_fu_11022_p4);

assign sext_ln42_37_fu_11076_p1 = $signed(trunc_ln42_108_fu_11066_p4);

assign sext_ln42_39_fu_11120_p1 = $signed(trunc_ln42_111_fu_11110_p4);

assign sext_ln42_40_fu_11124_p1 = $signed(data_36_fu_10609_p4);

assign sext_ln42_41_fu_11581_p1 = $signed(trunc_ln42_115_reg_11861);

assign sext_ln42_42_fu_11187_p1 = $signed(trunc_ln42_116_fu_11177_p4);

assign sext_ln42_43_fu_11196_p1 = data_38_fu_10629_p4;

assign sext_ln42_44_fu_11223_p1 = $signed(trunc_ln42_118_fu_11213_p4);

assign sext_ln42_47_fu_11277_p1 = data_41_fu_10659_p4;

assign sext_ln42_48_fu_11356_p1 = $signed(trunc_ln42_127_fu_11346_p4);

assign sext_ln42_49_fu_11360_p1 = $signed(data_43_fu_10459_p4);

assign sext_ln42_50_fu_11584_p1 = $signed(trunc_ln42_132_reg_11881);

assign sext_ln58_30_fu_11636_p1 = $signed(add_ln58_103_reg_11921);

assign sext_ln58_31_fu_11682_p1 = $signed(add_ln58_116_reg_11941);

assign sext_ln58_fu_11633_p1 = $signed(add_ln58_102_reg_11916);

assign sext_ln70_61_fu_10941_p1 = data_32_fu_10569_p4;

assign sext_ln70_65_fu_11161_p1 = $signed(data_37_fu_10619_p4);

assign sext_ln73_13_fu_10871_p1 = data_30_fu_10549_p4;

assign sext_ln73_14_fu_11000_p1 = $signed(shl_ln_fu_10992_p3);

assign sext_ln73_15_fu_11012_p1 = $signed(shl_ln73_s_fu_11004_p3);

assign sext_ln73_23_fu_11298_p1 = $signed(trunc_ln42_123_fu_11288_p4);

assign sext_ln73_24_fu_11342_p1 = $signed(trunc_ln42_126_fu_11332_p4);

assign sext_ln73_25_fu_11422_p1 = $signed(trunc_ln42_131_fu_11412_p4);

assign sext_ln73_fu_10679_p1 = $signed(data_fu_10455_p1);

assign shl_ln73_s_fu_11004_p3 = {{data_33_fu_10579_p4}, {8'd0}};

assign shl_ln_fu_10992_p3 = {{data_33_fu_10579_p4}, {12'd0}};

assign start_out = real_start;

assign sub_ln73_fu_11016_p2 = ($signed(sext_ln73_15_fu_11012_p1) - $signed(sext_ln73_14_fu_11000_p1));

assign tmp_11_fu_11783_p4 = {{x_5_fu_11651_p2[27:12]}};

assign tmp_s_fu_11773_p4 = {{x_6_fu_11697_p2[27:12]}};

assign trunc_ln42_100_fu_10917_p4 = {{mul_ln73_66_fu_291_p2[29:3]}};

assign trunc_ln42_102_fu_10952_p4 = {{mul_ln42_21_fu_264_p2[30:3]}};

assign trunc_ln42_104_fu_10972_p4 = {{mul_ln73_69_fu_278_p2[29:3]}};

assign trunc_ln42_105_fu_11022_p4 = {{sub_ln73_fu_11016_p2[28:3]}};

assign trunc_ln42_106_fu_11036_p4 = {{mul_ln73_70_fu_305_p2[30:3]}};

assign trunc_ln42_108_fu_11066_p4 = {{mul_ln73_71_fu_282_p2[29:3]}};

assign trunc_ln42_109_fu_11080_p4 = {{mul_ln73_72_fu_295_p2[30:3]}};

assign trunc_ln42_111_fu_11110_p4 = {{mul_ln73_73_fu_309_p2[28:3]}};

assign trunc_ln42_112_fu_11131_p4 = {{mul_ln42_24_fu_310_p2[30:3]}};

assign trunc_ln42_114_fu_11151_p4 = {{mul_ln42_26_fu_280_p2[30:3]}};

assign trunc_ln42_116_fu_11177_p4 = {{mul_ln73_75_fu_296_p2[29:3]}};

assign trunc_ln42_118_fu_11213_p4 = {{mul_ln73_76_fu_277_p2[29:3]}};

assign trunc_ln42_120_fu_11237_p4 = {{mul_ln42_29_fu_304_p2[30:3]}};

assign trunc_ln42_121_fu_11252_p4 = {{mul_ln42_30_fu_263_p2[30:3]}};

assign trunc_ln42_122_fu_11267_p4 = {{mul_ln42_31_fu_294_p2[30:3]}};

assign trunc_ln42_123_fu_11288_p4 = {{mul_ln73_77_fu_288_p2[28:3]}};

assign trunc_ln42_124_fu_11302_p4 = {{mul_ln73_78_fu_308_p2[30:3]}};

assign trunc_ln42_125_fu_11312_p4 = {{mul_ln42_32_fu_271_p2[30:3]}};

assign trunc_ln42_126_fu_11332_p4 = {{mul_ln73_79_fu_285_p2[28:3]}};

assign trunc_ln42_127_fu_11346_p4 = {{mul_ln73_80_fu_273_p2[29:3]}};

assign trunc_ln42_129_fu_11377_p4 = {{mul_ln73_81_fu_262_p2[30:3]}};

assign trunc_ln42_130_fu_11387_p4 = {{mul_ln42_34_fu_268_p2[30:3]}};

assign trunc_ln42_131_fu_11412_p4 = {{mul_ln73_82_fu_289_p2[28:3]}};

assign trunc_ln42_86_fu_10710_p4 = {{mul_ln42_14_fu_298_p2[30:3]}};

assign trunc_ln42_87_fu_10725_p4 = {{mul_ln42_15_fu_279_p2[30:3]}};

assign trunc_ln42_90_fu_10776_p4 = {{mul_ln73_61_fu_302_p2[29:3]}};

assign trunc_ln42_91_fu_10790_p4 = {{mul_ln73_62_fu_307_p2[30:3]}};

assign trunc_ln42_93_fu_10816_p4 = {{mul_ln42_17_fu_290_p2[30:3]}};

assign trunc_ln42_96_fu_10856_p4 = {{mul_ln73_64_fu_274_p2[30:3]}};

assign trunc_ln42_97_fu_10877_p4 = {{mul_ln42_19_fu_284_p2[30:3]}};

assign trunc_ln42_99_fu_10897_p4 = {{mul_ln42_20_fu_275_p2[30:3]}};

assign trunc_ln42_s_fu_10695_p4 = {{mul_ln42_13_fu_301_p2[30:3]}};

assign trunc_ln_fu_10685_p4 = {{mul_ln42_fu_261_p2[30:3]}};

assign x_5_fu_11651_p2 = (add_ln58_105_fu_11645_p2 + add_ln58_99_fu_11623_p2);

assign x_6_fu_11697_p2 = (add_ln58_118_fu_11691_p2 + add_ln58_112_fu_11666_p2);

assign x_7_fu_11747_p2 = (add_ln58_135_fu_11741_p2 + add_ln58_127_fu_11721_p2);

assign x_fu_11607_p2 = (add_ln58_92_fu_11601_p2 + add_ln58_89_fu_11587_p2);

endmodule //myproject_dense_array_ap_fixed_25u_array_ap_fixed_16_6_5_3_0_4u_config13_s
