// `default_nettype none

// module cache (
//     // Global clock.
//     input  wire        i_clk,
//     // Synchronous active-high reset.
//     input  wire        i_rst,
//     // External memory interface. See hart interface for details. This
//     // interface is nearly identical to the phase 5 memory interface, with the
//     // exception that the byte mask (`o_mem_mask`) has been removed. This is
//     // no longer needed as the cache will only access the memory at word
//     // granularity, and implement masking internally.
//     input  wire        i_mem_ready,
//     output wire [31:0] o_mem_addr,
//     output wire        o_mem_ren,
//     output wire        o_mem_wen,
//     output wire [31:0] o_mem_wdata,
//     input  wire [31:0] i_mem_rdata,
//     input  wire        i_mem_valid,
//     // Interface to CPU hart. This is nearly identical to the phase 5 hart memory
//     // interface, but includes a stall signal (`o_busy`), and the input/output
//     // polarities are swapped for obvious reasons.
//     //
//     // The CPU should use this as a stall signal for both instruction fetch
//     // (IF) and memory (MEM) stages, from the instruction or data cache
//     // respectively. If a memory request is made (`i_req_ren` for instruction
//     // cache, or either `i_req_ren` or `i_req_wen` for data cache), this
//     // should be asserted *combinationally* if the request results in a cache
//     // miss.
//     //
//     // In case of a cache miss, the CPU must stall the respective pipeline
//     // stage and deassert ren/wen on subsequent cycles, until the cache
//     // deasserts `o_busy` to indicate it has serviced the cache miss. However,
//     // the CPU must keep the other request lines constant. For example, the
//     // CPU should not change the request address while stalling.
//     output wire        o_busy,
//     // 32-bit read/write address to access from the cache. This should be
//     // 32-bit aligned (i.e. the two LSBs should be zero). See `i_req_mask` for
//     // how to perform half-word and byte accesses to unaligned addresses.
//     input  wire [31:0] i_req_addr,
//     // When asserted, the cache should perform a read at the aligned address
//     // specified by `i_req_addr` and return the 32-bit word at that address,
//     // either immediately (i.e. combinationally) on a cache hit, or
//     // synchronously on a cache miss. It is illegal to assert this and
//     // `i_dmem_wen` on the same cycle.
//     input  wire        i_req_ren,
//     // When asserted, the cache should perform a write at the aligned address
//     // specified by `i_req_addr` with the 32-bit word provided in
//     // `o_req_wdata` (specified by the mask). This is necessarily synchronous,
//     // but may either happen on the next clock edge (on a cache hit) or after
//     // multiple cycles of latency (cache miss). As the cache is write-through
//     // and write-allocate, writes must be applied to both the cache and
//     // underlying memory.
//     // It is illegal to assert this and `i_dmem_ren` on the same cycle.
//     input  wire        i_req_wen,
//     // The memory interface expects word (32 bit) aligned addresses. However,
//     // WISC-25 supports byte and half-word loads and stores at unaligned and
//     // 16-bit aligned addresses, respectively. To support this, the access
//     // mask specifies which bytes within the 32-bit word are actually read
//     // from or written to memory.
//     input  wire [ 3:0] i_req_mask,
//     // The 32-bit word to write to memory, if the request is a write
//     // (i_req_wen is asserted). Only the bytes corresponding to set bits in
//     // the mask should be written into the cache (and to backing memory).
//     input  wire [31:0] i_req_wdata,
//     // THe 32-bit data word read from memory on a read request.
//     output wire [31:0] o_res_rdata
// );
//     // These parameters are equivalent to those provided in the project
//     // 6 specification. Feel free to use them, but hardcoding these numbers
//     // rather than using the localparams is also permitted, as long as the
//     // same values are used (and consistent with the project specification).
//     //
//     // 32 sets * 2 ways per set * 16 bytes per way = 1K cache
//     localparam O = 4;            // 4 bit offset => 16 byte cache line
//     localparam S = 5;            // 5 bit set index => 32 sets
//     localparam DEPTH = 2 ** S;   // 32 sets
//     localparam W = 2;            // 2 way set associative, NMRU
//     localparam T = 32 - O - S;   // 23 bit tag
//     localparam D = 2 ** O / 4;   // 16 bytes per line / 4 bytes per word = 4 words per line

//     // The following memory arrays model the cache structure. As this is
//     // an internal implementation detail, you are *free* to modify these
//     // arrays as you please.

//     // Backing memory, modeled as two separate ways.
//     reg [   31:0] datas0 [DEPTH - 1:0][D - 1:0];
//     reg [   31:0] datas1 [DEPTH - 1:0][D - 1:0];
//     reg [T - 1:0] tags0  [DEPTH - 1:0];
//     reg [T - 1:0] tags1  [DEPTH - 1:0];
//     reg [1:0] valid [DEPTH - 1:0];
//     reg       lru   [DEPTH - 1:0];

//     // Fill in your implementation here.
//     // alway block for cache regs
//     integer i, j;
//     always @(posedge i_clk) begin
//         if (i_rst) begin
//             for (i = 0; i < DEPTH; i = i + 1) begin
//                 valid[i] <= 0;
//                 lru[i] <= 0;
//                 tags0[i] <= 0;
//                 tags1[i] <= 0;
//                 for (j = 0; j < D; j = j + 1) begin
//                     datas0[i][j] <= 0;
//                     datas1[i][j] <= 0;
//                 end
//             end
//         end else begin
//             //cache write logic

//         end
//     end


//     //hash function for the cache
//     wire [S - 1:0] set_index = i_req_addr[O + S - 1:O];
//     wire [T - 1:0] tag = i_req_addr[31:O + S];
//     wire [O - 1:0] block_offset = i_req_addr[O - 1:0];
//     //cache hit logic
//     wire hit0 = valid[set_index][0] && (tags0[set_index] == tag);
//     wire hit1 = valid[set_index][1] && (tags1[set_index] == tag);
//     wire hit = hit0 || hit1;
//     //assign outputs
//     assign o_busy = (i_req_ren || i_req_wen) && !hit;
//     assign o_res_rdata = hit0 ? datas0[set_index][block_offset[O - 1:2]] : datas1[set_index][block_offset[O - 1:2]];

// endmodule

// `default_nettype wire
