{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1425347490358 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_Nano_Basic_Computer EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DE0_Nano_Basic_Computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1425347490576 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1425347490686 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1425347490686 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "nios_system:NiosII\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"nios_system:NiosII\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios_system:NiosII\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for nios_system:NiosII\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Altera/Boots/db/altpll_3lb2.tdf" 28 2 0 } } { "" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 2043 9695 10437 0 0 }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1425347490869 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios_system:NiosII\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for nios_system:NiosII\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Altera/Boots/db/altpll_3lb2.tdf" 28 2 0 } } { "" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 2044 9695 10437 0 0 }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1425347490869 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Altera/Boots/db/altpll_3lb2.tdf" 28 2 0 } } { "" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 2043 9695 10437 0 0 }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1425347490869 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1425347491601 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1425347491623 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425347493305 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425347493305 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425347493305 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1425347493305 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 30887 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1425347493383 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 30889 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1425347493383 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 30891 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1425347493383 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1425347493383 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1425347493383 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1425347495293 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1425347501642 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1425347501642 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1425347502122 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1425347502217 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1425347502376 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_system:NiosII\|nios_system_SDRAM:sdram\|m_addr\[0\] CLOCK_50 " "Register nios_system:NiosII\|nios_system_SDRAM:sdram\|m_addr\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1425347502536 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1425347502536 "|DE0_Nano_Basic_Computer|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1425347503068 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1425347503068 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1425347503068 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1425347503070 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1425347503070 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1425347503070 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1425347503070 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1425347503072 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1425347503072 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1425347503072 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1425347503072 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1425347503072 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node nios_system:NiosII\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425347506053 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Altera/Boots/db/altpll_3lb2.tdf" 33 2 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 2043 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425347506053 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node nios_system:NiosII\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425347506054 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Altera/Boots/db/altpll_3lb2.tdf" 33 2 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 2043 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425347506054 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425347506054 ""}  } { { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 30205 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425347506054 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node nios_system:NiosII\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425347506054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|W_rf_wren " "Destination node nios_system:NiosII\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|W_rf_wren" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 3741 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 6278 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425347506054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_debug:the_nios_system_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node nios_system:NiosII\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_debug:the_nios_system_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "e:/master_folder/programs/altera/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 25265 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425347506054 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1425347506054 ""}  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 8006 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425347506054 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node nios_system:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425347506054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_Green_LEDs:green_leds\|data\[0\] " "Destination node nios_system:NiosII\|nios_system_Green_LEDs:green_leds\|data\[0\]" {  } { { "nios_system/synthesis/submodules/nios_system_Green_LEDs.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Green_LEDs.v" 153 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 7311 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425347506054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_Green_LEDs:green_leds\|data\[1\] " "Destination node nios_system:NiosII\|nios_system_Green_LEDs:green_leds\|data\[1\]" {  } { { "nios_system/synthesis/submodules/nios_system_Green_LEDs.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Green_LEDs.v" 153 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 7301 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425347506054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_Green_LEDs:green_leds\|data\[2\] " "Destination node nios_system:NiosII\|nios_system_Green_LEDs:green_leds\|data\[2\]" {  } { { "nios_system/synthesis/submodules/nios_system_Green_LEDs.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Green_LEDs.v" 153 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 7300 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425347506054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_Green_LEDs:green_leds\|data\[3\] " "Destination node nios_system:NiosII\|nios_system_Green_LEDs:green_leds\|data\[3\]" {  } { { "nios_system/synthesis/submodules/nios_system_Green_LEDs.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Green_LEDs.v" 153 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 7299 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425347506054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_Green_LEDs:green_leds\|data\[4\] " "Destination node nios_system:NiosII\|nios_system_Green_LEDs:green_leds\|data\[4\]" {  } { { "nios_system/synthesis/submodules/nios_system_Green_LEDs.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Green_LEDs.v" 153 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 7298 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425347506054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_Green_LEDs:green_leds\|data\[5\] " "Destination node nios_system:NiosII\|nios_system_Green_LEDs:green_leds\|data\[5\]" {  } { { "nios_system/synthesis/submodules/nios_system_Green_LEDs.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Green_LEDs.v" 153 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 7297 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425347506054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_Green_LEDs:green_leds\|data\[6\] " "Destination node nios_system:NiosII\|nios_system_Green_LEDs:green_leds\|data\[6\]" {  } { { "nios_system/synthesis/submodules/nios_system_Green_LEDs.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Green_LEDs.v" 153 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 7296 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425347506054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_Green_LEDs:green_leds\|data\[7\] " "Destination node nios_system:NiosII\|nios_system_Green_LEDs:green_leds\|data\[7\]" {  } { { "nios_system/synthesis/submodules/nios_system_Green_LEDs.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Green_LEDs.v" 153 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 7295 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425347506054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|readdata\[2\] " "Destination node nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|readdata\[2\]" {  } { { "nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" 151 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 7328 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425347506054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_Pushbuttons:pushbuttons\|readdata\[1\] " "Destination node nios_system:NiosII\|nios_system_Pushbuttons:pushbuttons\|readdata\[1\]" {  } { { "nios_system/synthesis/submodules/nios_system_Pushbuttons.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Pushbuttons.v" 151 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 2466 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425347506054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1425347506054 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1425347506054 ""}  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 8010 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425347506054 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node nios_system:NiosII\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425347506056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1 " "Destination node nios_system:NiosII\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "e:/master_folder/programs/altera/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 11838 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425347506056 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1425347506056 ""}  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 6364 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425347506056 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\|shift_taps_06n:auto_generated\|dffe6  " "Automatically promoted node nios_system:NiosII\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\|shift_taps_06n:auto_generated\|dffe6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425347506057 ""}  } { { "db/shift_taps_06n.tdf" "" { Text "C:/Altera/Boots/db/shift_taps_06n.tdf" 43 2 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 13224 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425347506057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:exp_pipeline0c_rtl_0\|shift_taps_56n:auto_generated\|dffe4  " "Automatically promoted node nios_system:NiosII\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:exp_pipeline0c_rtl_0\|shift_taps_56n:auto_generated\|dffe4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425347506057 ""}  } { { "db/shift_taps_56n.tdf" "" { Text "C:/Altera/Boots/db/shift_taps_56n.tdf" 40 2 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 13651 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425347506057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_0\|shift_taps_t5n:auto_generated\|dffe4  " "Automatically promoted node nios_system:NiosII\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_0\|shift_taps_t5n:auto_generated\|dffe4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425347506057 ""}  } { { "db/shift_taps_t5n.tdf" "" { Text "C:/Altera/Boots/db/shift_taps_t5n.tdf" 40 2 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 13741 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425347506057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|altshift_taps:input_is_infinite_dffe1_rtl_0\|shift_taps_d4n:auto_generated\|dffe4  " "Automatically promoted node nios_system:NiosII\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|altshift_taps:input_is_infinite_dffe1_rtl_0\|shift_taps_d4n:auto_generated\|dffe4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425347506058 ""}  } { { "db/shift_taps_d4n.tdf" "" { Text "C:/Altera/Boots/db/shift_taps_d4n.tdf" 40 2 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 13255 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425347506058 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|altshift_taps:input_is_infinity_dffe_0_rtl_0\|shift_taps_f4n:auto_generated\|dffe4  " "Automatically promoted node nios_system:NiosII\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|altshift_taps:input_is_infinity_dffe_0_rtl_0\|shift_taps_f4n:auto_generated\|dffe4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425347506058 ""}  } { { "db/shift_taps_f4n.tdf" "" { Text "C:/Altera/Boots/db/shift_taps_f4n.tdf" 40 2 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 13293 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425347506058 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|altshift_taps:sign_node_ff0_rtl_0\|shift_taps_v5n:auto_generated\|dffe4  " "Automatically promoted node nios_system:NiosII\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|altshift_taps:sign_node_ff0_rtl_0\|shift_taps_v5n:auto_generated\|dffe4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425347506058 ""}  } { { "db/shift_taps_v5n.tdf" "" { Text "C:/Altera/Boots/db/shift_taps_v5n.tdf" 40 2 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 13326 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425347506058 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node nios_system:NiosII\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425347506058 ""}  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 15239 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425347506058 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|altshift_taps:rom_out_dffe_rtl_0\|shift_taps_q5n:auto_generated\|dffe4  " "Automatically promoted node nios_system:NiosII\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|altshift_taps:rom_out_dffe_rtl_0\|shift_taps_q5n:auto_generated\|dffe4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425347506058 ""}  } { { "db/shift_taps_q5n.tdf" "" { Text "C:/Altera/Boots/db/shift_taps_q5n.tdf" 40 2 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 13597 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425347506058 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|altshift_taps:rom_out_dffe_rtl_0\|shift_taps_o5n:auto_generated\|dffe4  " "Automatically promoted node nios_system:NiosII\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|altshift_taps:rom_out_dffe_rtl_0\|shift_taps_o5n:auto_generated\|dffe4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425347506059 ""}  } { { "db/shift_taps_o5n.tdf" "" { Text "C:/Altera/Boots/db/shift_taps_o5n.tdf" 40 2 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 13555 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425347506059 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|altshift_taps:rom_out_dffe_rtl_0\|shift_taps_n5n:auto_generated\|dffe4  " "Automatically promoted node nios_system:NiosII\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|altshift_taps:rom_out_dffe_rtl_0\|shift_taps_n5n:auto_generated\|dffe4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425347506059 ""}  } { { "db/shift_taps_n5n.tdf" "" { Text "C:/Altera/Boots/db/shift_taps_n5n.tdf" 40 2 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 13513 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425347506059 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|altshift_taps:rom_out_dffe_rtl_0\|shift_taps_u5n:auto_generated\|dffe4  " "Automatically promoted node nios_system:NiosII\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|altshift_taps:rom_out_dffe_rtl_0\|shift_taps_u5n:auto_generated\|dffe4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425347506059 ""}  } { { "db/shift_taps_u5n.tdf" "" { Text "C:/Altera/Boots/db/shift_taps_u5n.tdf" 40 2 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 13471 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425347506059 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|altshift_taps:rom_out_dffe_rtl_0\|shift_taps_r5n:auto_generated\|dffe4  " "Automatically promoted node nios_system:NiosII\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|altshift_taps:rom_out_dffe_rtl_0\|shift_taps_r5n:auto_generated\|dffe4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425347506059 ""}  } { { "db/shift_taps_r5n.tdf" "" { Text "C:/Altera/Boots/db/shift_taps_r5n.tdf" 40 2 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 13434 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425347506059 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|altshift_taps:rom_out_dffe_rtl_0\|shift_taps_p5n:auto_generated\|dffe4  " "Automatically promoted node nios_system:NiosII\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|altshift_taps:rom_out_dffe_rtl_0\|shift_taps_p5n:auto_generated\|dffe4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425347506060 ""}  } { { "db/shift_taps_p5n.tdf" "" { Text "C:/Altera/Boots/db/shift_taps_p5n.tdf" 40 2 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 13398 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425347506060 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|altshift_taps:rom_out_dffe_rtl_0\|shift_taps_s5n:auto_generated\|dffe4  " "Automatically promoted node nios_system:NiosII\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|altshift_taps:rom_out_dffe_rtl_0\|shift_taps_s5n:auto_generated\|dffe4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425347506060 ""}  } { { "db/shift_taps_s5n.tdf" "" { Text "C:/Altera/Boots/db/shift_taps_s5n.tdf" 40 2 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 13362 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425347506060 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1425347512272 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1425347512316 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1425347512324 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1425347512385 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[2\] " "Can't pack node nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[2\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[2\] SW\[2\] " "Can't pack node nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[2\] and I/O node SW\[2\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Dip_Switches.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Dip_Switches.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 8001 9695 10437 0 0 } { 0 { 0 ""} 0 1076 9695 10437 0 0 }  }  } } { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 47 0 0 } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1425347512533 ""}  } { { "nios_system/synthesis/submodules/nios_system_Dip_Switches.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Dip_Switches.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 8001 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512533 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|data_in\[2\] " "Can't pack node nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|data_in\[2\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|data_in\[2\] GPIO_2_IN\[2\] " "Can't pack node nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|data_in\[2\] and I/O node GPIO_2_IN\[2\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 7326 9695 10437 0 0 } { 0 { 0 ""} 0 1157 9695 10437 0 0 }  }  } } { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[2] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 53 0 0 } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1425347512534 ""}  } { { "nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 7326 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512534 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Pushbuttons:pushbuttons\|data_in\[1\] " "Can't pack node nios_system:NiosII\|nios_system_Pushbuttons:pushbuttons\|data_in\[1\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Pushbuttons:pushbuttons\|data_in\[1\] KEY\[1\] " "Can't pack node nios_system:NiosII\|nios_system_Pushbuttons:pushbuttons\|data_in\[1\] and I/O node KEY\[1\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Pushbuttons.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Pushbuttons.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 2465 9695 10437 0 0 } { 0 { 0 ""} 0 1073 9695 10437 0 0 }  }  } } { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 46 0 0 } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1425347512536 ""}  } { { "nios_system/synthesis/submodules/nios_system_Pushbuttons.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Pushbuttons.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 2465 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512536 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[1\] " "Can't pack node nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[1\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[1\] SW\[1\] " "Can't pack node nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[1\] and I/O node SW\[1\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Dip_Switches.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Dip_Switches.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 8000 9695 10437 0 0 } { 0 { 0 ""} 0 1075 9695 10437 0 0 }  }  } } { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 47 0 0 } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1425347512537 ""}  } { { "nios_system/synthesis/submodules/nios_system_Dip_Switches.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Dip_Switches.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 8000 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512537 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|data_in\[1\] " "Can't pack node nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|data_in\[1\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|data_in\[1\] GPIO_2_IN\[1\] " "Can't pack node nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|data_in\[1\] and I/O node GPIO_2_IN\[1\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 7327 9695 10437 0 0 } { 0 { 0 ""} 0 1156 9695 10437 0 0 }  }  } } { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[1] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 53 0 0 } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1425347512537 ""}  } { { "nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 7327 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512537 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[3\] " "Can't pack node nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[3\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[3\] SW\[3\] " "Can't pack node nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[3\] and I/O node SW\[3\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Dip_Switches.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Dip_Switches.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 8002 9695 10437 0 0 } { 0 { 0 ""} 0 1077 9695 10437 0 0 }  }  } } { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 47 0 0 } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1425347512544 ""}  } { { "nios_system/synthesis/submodules/nios_system_Dip_Switches.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Dip_Switches.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 8002 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512544 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[0\] " "Can't pack node nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[0\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[0\] SW\[0\] " "Can't pack node nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[0\] and I/O node SW\[0\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Dip_Switches.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Dip_Switches.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 7995 9695 10437 0 0 } { 0 { 0 ""} 0 1074 9695 10437 0 0 }  }  } } { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 47 0 0 } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1425347512546 ""}  } { { "nios_system/synthesis/submodules/nios_system_Dip_Switches.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Dip_Switches.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 7995 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512546 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|data_in\[0\] " "Can't pack node nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|data_in\[0\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|data_in\[0\] GPIO_2_IN\[0\] " "Can't pack node nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|data_in\[0\] and I/O node GPIO_2_IN\[0\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 7325 9695 10437 0 0 } { 0 { 0 ""} 0 1155 9695 10437 0 0 }  }  } } { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[0] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 53 0 0 } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1425347512547 ""}  } { { "nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 7325 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512547 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[2\] " "Can't pack node nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[2\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[2\] SW\[2\] " "Can't pack node nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[2\] and I/O node SW\[2\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Dip_Switches.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Dip_Switches.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 8001 9695 10437 0 0 } { 0 { 0 ""} 0 1076 9695 10437 0 0 }  }  } } { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 47 0 0 } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1425347512574 ""}  } { { "nios_system/synthesis/submodules/nios_system_Dip_Switches.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Dip_Switches.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 8001 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512574 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[2\] " "Can't pack node nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[2\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[2\] SW\[2\] " "Can't pack node nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[2\] and I/O node SW\[2\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Dip_Switches.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Dip_Switches.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 8001 9695 10437 0 0 } { 0 { 0 ""} 0 1076 9695 10437 0 0 }  }  } } { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 47 0 0 } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1425347512575 ""}  } { { "nios_system/synthesis/submodules/nios_system_Dip_Switches.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Dip_Switches.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 8001 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512575 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|data_in\[2\] " "Can't pack node nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|data_in\[2\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|data_in\[2\] GPIO_2_IN\[2\] " "Can't pack node nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|data_in\[2\] and I/O node GPIO_2_IN\[2\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 7326 9695 10437 0 0 } { 0 { 0 ""} 0 1157 9695 10437 0 0 }  }  } } { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[2] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 53 0 0 } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1425347512575 ""}  } { { "nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 7326 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512575 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|data_in\[2\] " "Can't pack node nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|data_in\[2\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|data_in\[2\] GPIO_2_IN\[2\] " "Can't pack node nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|data_in\[2\] and I/O node GPIO_2_IN\[2\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 7326 9695 10437 0 0 } { 0 { 0 ""} 0 1157 9695 10437 0 0 }  }  } } { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[2] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 53 0 0 } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1425347512576 ""}  } { { "nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 7326 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512576 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Pushbuttons:pushbuttons\|data_in\[1\] " "Can't pack node nios_system:NiosII\|nios_system_Pushbuttons:pushbuttons\|data_in\[1\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Pushbuttons:pushbuttons\|data_in\[1\] KEY\[1\] " "Can't pack node nios_system:NiosII\|nios_system_Pushbuttons:pushbuttons\|data_in\[1\] and I/O node KEY\[1\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Pushbuttons.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Pushbuttons.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 2465 9695 10437 0 0 } { 0 { 0 ""} 0 1073 9695 10437 0 0 }  }  } } { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 46 0 0 } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1425347512577 ""}  } { { "nios_system/synthesis/submodules/nios_system_Pushbuttons.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Pushbuttons.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 2465 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512577 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Pushbuttons:pushbuttons\|data_in\[1\] " "Can't pack node nios_system:NiosII\|nios_system_Pushbuttons:pushbuttons\|data_in\[1\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Pushbuttons:pushbuttons\|data_in\[1\] KEY\[1\] " "Can't pack node nios_system:NiosII\|nios_system_Pushbuttons:pushbuttons\|data_in\[1\] and I/O node KEY\[1\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Pushbuttons.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Pushbuttons.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 2465 9695 10437 0 0 } { 0 { 0 ""} 0 1073 9695 10437 0 0 }  }  } } { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 46 0 0 } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1425347512577 ""}  } { { "nios_system/synthesis/submodules/nios_system_Pushbuttons.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Pushbuttons.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 2465 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512577 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[1\] " "Can't pack node nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[1\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[1\] SW\[1\] " "Can't pack node nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[1\] and I/O node SW\[1\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Dip_Switches.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Dip_Switches.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 8000 9695 10437 0 0 } { 0 { 0 ""} 0 1075 9695 10437 0 0 }  }  } } { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 47 0 0 } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1425347512578 ""}  } { { "nios_system/synthesis/submodules/nios_system_Dip_Switches.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Dip_Switches.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 8000 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512578 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[1\] " "Can't pack node nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[1\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[1\] SW\[1\] " "Can't pack node nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[1\] and I/O node SW\[1\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Dip_Switches.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Dip_Switches.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 8000 9695 10437 0 0 } { 0 { 0 ""} 0 1075 9695 10437 0 0 }  }  } } { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 47 0 0 } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1425347512579 ""}  } { { "nios_system/synthesis/submodules/nios_system_Dip_Switches.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Dip_Switches.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 8000 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512579 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|data_in\[1\] " "Can't pack node nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|data_in\[1\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|data_in\[1\] GPIO_2_IN\[1\] " "Can't pack node nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|data_in\[1\] and I/O node GPIO_2_IN\[1\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 7327 9695 10437 0 0 } { 0 { 0 ""} 0 1156 9695 10437 0 0 }  }  } } { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[1] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 53 0 0 } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1425347512579 ""}  } { { "nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 7327 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512579 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|data_in\[1\] " "Can't pack node nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|data_in\[1\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|data_in\[1\] GPIO_2_IN\[1\] " "Can't pack node nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|data_in\[1\] and I/O node GPIO_2_IN\[1\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 7327 9695 10437 0 0 } { 0 { 0 ""} 0 1156 9695 10437 0 0 }  }  } } { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[1] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 53 0 0 } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1425347512580 ""}  } { { "nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 7327 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512580 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[3\] " "Can't pack node nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[3\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[3\] SW\[3\] " "Can't pack node nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[3\] and I/O node SW\[3\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Dip_Switches.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Dip_Switches.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 8002 9695 10437 0 0 } { 0 { 0 ""} 0 1077 9695 10437 0 0 }  }  } } { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 47 0 0 } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1425347512581 ""}  } { { "nios_system/synthesis/submodules/nios_system_Dip_Switches.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Dip_Switches.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 8002 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512581 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[3\] " "Can't pack node nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[3\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[3\] SW\[3\] " "Can't pack node nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[3\] and I/O node SW\[3\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Dip_Switches.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Dip_Switches.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 8002 9695 10437 0 0 } { 0 { 0 ""} 0 1077 9695 10437 0 0 }  }  } } { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 47 0 0 } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1425347512582 ""}  } { { "nios_system/synthesis/submodules/nios_system_Dip_Switches.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Dip_Switches.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 8002 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512582 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[0\] " "Can't pack node nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[0\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[0\] SW\[0\] " "Can't pack node nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[0\] and I/O node SW\[0\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Dip_Switches.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Dip_Switches.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 7995 9695 10437 0 0 } { 0 { 0 ""} 0 1074 9695 10437 0 0 }  }  } } { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 47 0 0 } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1425347512582 ""}  } { { "nios_system/synthesis/submodules/nios_system_Dip_Switches.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Dip_Switches.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 7995 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512582 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[0\] " "Can't pack node nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[0\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[0\] SW\[0\] " "Can't pack node nios_system:NiosII\|nios_system_Dip_Switches:dip_switches\|data_in\[0\] and I/O node SW\[0\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Dip_Switches.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Dip_Switches.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 7995 9695 10437 0 0 } { 0 { 0 ""} 0 1074 9695 10437 0 0 }  }  } } { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 47 0 0 } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1425347512583 ""}  } { { "nios_system/synthesis/submodules/nios_system_Dip_Switches.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Dip_Switches.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 7995 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512583 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|data_in\[0\] " "Can't pack node nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|data_in\[0\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|data_in\[0\] GPIO_2_IN\[0\] " "Can't pack node nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|data_in\[0\] and I/O node GPIO_2_IN\[0\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 7325 9695 10437 0 0 } { 0 { 0 ""} 0 1155 9695 10437 0 0 }  }  } } { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[0] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 53 0 0 } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1425347512584 ""}  } { { "nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 7325 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512584 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|data_in\[0\] " "Can't pack node nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|data_in\[0\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|data_in\[0\] GPIO_2_IN\[0\] " "Can't pack node nios_system:NiosII\|nios_system_Expansion_JP3_In:expansion_jp3_in\|data_in\[0\] and I/O node GPIO_2_IN\[0\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 7325 9695 10437 0 0 } { 0 { 0 ""} 0 1155 9695 10437 0 0 }  }  } } { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[0] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 53 0 0 } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1425347512584 ""}  } { { "nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_Expansion_JP3_In.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 7325 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512584 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[0\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[0\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[0\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[0\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_SDRAM.v" 440 -1 0 } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[0\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 31192 9695 10437 0 0 }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1425347512639 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_SDRAM.v" 440 -1 0 } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[0\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 31192 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512639 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[1\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[1\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[1\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[1\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_SDRAM.v" 440 -1 0 } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[1\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 31195 9695 10437 0 0 }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1425347512639 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_SDRAM.v" 440 -1 0 } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[1\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 31195 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512639 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[2\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[2\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[2\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[2\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_SDRAM.v" 440 -1 0 } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[2\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 31198 9695 10437 0 0 }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1425347512640 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_SDRAM.v" 440 -1 0 } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[2\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 31198 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512640 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[3\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[3\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[3\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[3\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_SDRAM.v" 440 -1 0 } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[3\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 31201 9695 10437 0 0 }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1425347512640 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_SDRAM.v" 440 -1 0 } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[3\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 31201 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512640 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[4\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[4\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[4\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[4\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_SDRAM.v" 440 -1 0 } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[4\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 31204 9695 10437 0 0 }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1425347512641 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_SDRAM.v" 440 -1 0 } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[4\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 31204 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512641 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[5\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[5\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[5\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[5\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_SDRAM.v" 440 -1 0 } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[5\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 31207 9695 10437 0 0 }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1425347512641 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_SDRAM.v" 440 -1 0 } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[5\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 31207 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512641 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[6\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[6\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[6\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[6\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_SDRAM.v" 440 -1 0 } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[6\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 31210 9695 10437 0 0 }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1425347512642 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_SDRAM.v" 440 -1 0 } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[6\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 31210 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512642 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[7\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[7\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[7\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[7\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_SDRAM.v" 440 -1 0 } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[7\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 31213 9695 10437 0 0 }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1425347512643 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_SDRAM.v" 440 -1 0 } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[7\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 31213 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512643 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[8\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[8\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[8\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[8\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_SDRAM.v" 440 -1 0 } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[8\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 31216 9695 10437 0 0 }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1425347512643 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_SDRAM.v" 440 -1 0 } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[8\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 31216 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512643 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[9\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[9\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[9\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[9\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_SDRAM.v" 440 -1 0 } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[9\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 31219 9695 10437 0 0 }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1425347512644 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_SDRAM.v" 440 -1 0 } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[9\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 31219 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512644 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[10\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[10\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[10\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[10\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_SDRAM.v" 440 -1 0 } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[10\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 31222 9695 10437 0 0 }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1425347512644 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_SDRAM.v" 440 -1 0 } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[10\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 31222 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512644 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[11\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[11\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[11\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[11\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_SDRAM.v" 440 -1 0 } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[11\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 31225 9695 10437 0 0 }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1425347512645 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_SDRAM.v" 440 -1 0 } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[11\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 31225 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512645 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[12\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[12\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[12\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[12\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_SDRAM.v" 440 -1 0 } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[12\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 31228 9695 10437 0 0 }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1425347512646 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_SDRAM.v" 440 -1 0 } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[12\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 31228 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512646 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[13\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[13\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[13\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[13\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_SDRAM.v" 440 -1 0 } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[13\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 31231 9695 10437 0 0 }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1425347512646 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_SDRAM.v" 440 -1 0 } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[13\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 31231 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512646 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[14\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[14\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[14\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[14\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_SDRAM.v" 440 -1 0 } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[14\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 31234 9695 10437 0 0 }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1425347512647 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_SDRAM.v" 440 -1 0 } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[14\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 31234 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512647 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[15\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[15\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[15\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[15\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_SDRAM.v" 440 -1 0 } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[15\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 31237 9695 10437 0 0 }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1425347512647 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_SDRAM.v" 440 -1 0 } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[15\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 31237 9695 10437 0 0 }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1425347512647 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1425347512666 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON * " "Wildcard assignment \"Fast Output Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1425347512667 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON * " "Wildcard assignment \"Fast Input Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1425347512667 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1425347512667 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1425347512667 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1425347512668 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1425347512754 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1425347518518 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 EC " "Packed 16 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1425347518566 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "94 I/O Input Buffer " "Packed 94 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1425347518566 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "138 I/O Output Buffer " "Packed 138 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1425347518566 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1425347518566 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1425347518566 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "nios_system:NiosII\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 clk\[1\] DRAM_CLK~output " "PLL \"nios_system:NiosII\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Altera/Boots/db/altpll_3lb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "e:/master_folder/programs/altera/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "nios_system/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/altera_up_altpll.v" 159 0 0 } } { "nios_system/synthesis/submodules/nios_system_System_PLL.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/submodules/nios_system_System_PLL.v" 35 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Altera/Boots/nios_system/synthesis/nios_system.v" 507 0 0 } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 141 0 0 } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 66 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1425347519291 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425347521415 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SADDR " "Node \"ADC_SADDR\" is assigned to location or region, but does not exist in design" {  } { { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SADDR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425347521415 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425347521415 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDAT " "Node \"ADC_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425347521415 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425347521415 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425347521415 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_IN\[0\] " "Node \"GPIO_0_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425347521415 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_IN\[1\] " "Node \"GPIO_0_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425347521415 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425347521415 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425347521415 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_IN\[0\] " "Node \"GPIO_1_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425347521415 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_IN\[1\] " "Node \"GPIO_1_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425347521415 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_CS_N " "Node \"G_SENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425347521415 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_INT " "Node \"G_SENSOR_INT\" is assigned to location or region, but does not exist in design" {  } { { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425347521415 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425347521415 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425347521415 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1425347521415 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:29 " "Fitter preparation operations ending: elapsed time is 00:00:29" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425347521417 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1425347521470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1425347527800 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425347531977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1425347532339 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1425347545120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425347545121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1425347551633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "18 " "Router estimated average interconnect usage is 18% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "43 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Altera/Boots/" { { 1 { 0 "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1425347562421 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1425347562421 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425347564990 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1425347565008 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1425347565008 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1425347565008 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "5.39 " "Total time spent on timing analysis during the Fitter is 5.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1425347566140 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1425347566616 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1425347569475 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1425347569611 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1425347572254 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425347579220 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1425347582306 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "103 Cyclone IV E " "103 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[0\] 3.3-V LVTTL D3 " "Pin GPIO_0\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1078 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[1\] 3.3-V LVTTL C3 " "Pin GPIO_0\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1079 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[2\] 3.3-V LVTTL A2 " "Pin GPIO_0\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1080 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[3\] 3.3-V LVTTL A3 " "Pin GPIO_0\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1081 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[4\] 3.3-V LVTTL B3 " "Pin GPIO_0\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1082 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[5\] 3.3-V LVTTL B4 " "Pin GPIO_0\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1083 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[6\] 3.3-V LVTTL A4 " "Pin GPIO_0\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1084 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[7\] 3.3-V LVTTL B5 " "Pin GPIO_0\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1085 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[8\] 3.3-V LVTTL A5 " "Pin GPIO_0\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1086 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[9\] 3.3-V LVTTL D5 " "Pin GPIO_0\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1087 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[10\] 3.3-V LVTTL B6 " "Pin GPIO_0\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1088 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[11\] 3.3-V LVTTL A6 " "Pin GPIO_0\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1089 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[12\] 3.3-V LVTTL B7 " "Pin GPIO_0\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1090 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[13\] 3.3-V LVTTL D6 " "Pin GPIO_0\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1091 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[14\] 3.3-V LVTTL A7 " "Pin GPIO_0\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1092 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[15\] 3.3-V LVTTL C6 " "Pin GPIO_0\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1093 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[16\] 3.3-V LVTTL C8 " "Pin GPIO_0\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1094 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[17\] 3.3-V LVTTL E6 " "Pin GPIO_0\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1095 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[18\] 3.3-V LVTTL E7 " "Pin GPIO_0\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1096 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[19\] 3.3-V LVTTL D8 " "Pin GPIO_0\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1097 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[20\] 3.3-V LVTTL E8 " "Pin GPIO_0\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1098 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[21\] 3.3-V LVTTL F8 " "Pin GPIO_0\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1099 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[22\] 3.3-V LVTTL F9 " "Pin GPIO_0\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1100 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[23\] 3.3-V LVTTL E9 " "Pin GPIO_0\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1101 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[24\] 3.3-V LVTTL C9 " "Pin GPIO_0\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1102 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[25\] 3.3-V LVTTL D9 " "Pin GPIO_0\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1103 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[26\] 3.3-V LVTTL E11 " "Pin GPIO_0\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1104 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[27\] 3.3-V LVTTL E10 " "Pin GPIO_0\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1105 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[28\] 3.3-V LVTTL C11 " "Pin GPIO_0\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1106 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[29\] 3.3-V LVTTL B11 " "Pin GPIO_0\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1107 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[30\] 3.3-V LVTTL A12 " "Pin GPIO_0\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1108 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[31\] 3.3-V LVTTL D11 " "Pin GPIO_0\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1109 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[0\] 3.3-V LVTTL F13 " "Pin GPIO_1\[0\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1110 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[1\] 3.3-V LVTTL T15 " "Pin GPIO_1\[1\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1111 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[2\] 3.3-V LVTTL T14 " "Pin GPIO_1\[2\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1112 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[3\] 3.3-V LVTTL T13 " "Pin GPIO_1\[3\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1113 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[4\] 3.3-V LVTTL R13 " "Pin GPIO_1\[4\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1114 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[5\] 3.3-V LVTTL T12 " "Pin GPIO_1\[5\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1115 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[6\] 3.3-V LVTTL R12 " "Pin GPIO_1\[6\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1116 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[7\] 3.3-V LVTTL T11 " "Pin GPIO_1\[7\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1117 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[8\] 3.3-V LVTTL T10 " "Pin GPIO_1\[8\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1118 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[9\] 3.3-V LVTTL R11 " "Pin GPIO_1\[9\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1119 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[10\] 3.3-V LVTTL P11 " "Pin GPIO_1\[10\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1120 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[11\] 3.3-V LVTTL R10 " "Pin GPIO_1\[11\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1121 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[12\] 3.3-V LVTTL N12 " "Pin GPIO_1\[12\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1122 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[13\] 3.3-V LVTTL P9 " "Pin GPIO_1\[13\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1123 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[14\] 3.3-V LVTTL N9 " "Pin GPIO_1\[14\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1124 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[15\] 3.3-V LVTTL N11 " "Pin GPIO_1\[15\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1125 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[16\] 3.3-V LVTTL L16 " "Pin GPIO_1\[16\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1126 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[17\] 3.3-V LVTTL K16 " "Pin GPIO_1\[17\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1127 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[18\] 3.3-V LVTTL R16 " "Pin GPIO_1\[18\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1128 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[19\] 3.3-V LVTTL L15 " "Pin GPIO_1\[19\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1129 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[20\] 3.3-V LVTTL P15 " "Pin GPIO_1\[20\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1130 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[21\] 3.3-V LVTTL P16 " "Pin GPIO_1\[21\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1131 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[22\] 3.3-V LVTTL R14 " "Pin GPIO_1\[22\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1132 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[23\] 3.3-V LVTTL N16 " "Pin GPIO_1\[23\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1133 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[24\] 3.3-V LVTTL N15 " "Pin GPIO_1\[24\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1134 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[25\] 3.3-V LVTTL P14 " "Pin GPIO_1\[25\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1135 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[26\] 3.3-V LVTTL L14 " "Pin GPIO_1\[26\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1136 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[27\] 3.3-V LVTTL N14 " "Pin GPIO_1\[27\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1137 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[28\] 3.3-V LVTTL M10 " "Pin GPIO_1\[28\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1138 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[29\] 3.3-V LVTTL L13 " "Pin GPIO_1\[29\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1139 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[30\] 3.3-V LVTTL J16 " "Pin GPIO_1\[30\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1140 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[31\] 3.3-V LVTTL K15 " "Pin GPIO_1\[31\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1141 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL A14 " "Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1142 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL B16 " "Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1143 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL C14 " "Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1144 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL C16 " "Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1145 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL C15 " "Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1146 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL D16 " "Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1147 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL D15 " "Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1148 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL D14 " "Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1149 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL F15 " "Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1150 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[9\] 3.3-V LVTTL F16 " "Pin GPIO_2\[9\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1151 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[10\] 3.3-V LVTTL F14 " "Pin GPIO_2\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1152 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[11\] 3.3-V LVTTL G16 " "Pin GPIO_2\[11\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1153 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[12\] 3.3-V LVTTL G15 " "Pin GPIO_2\[12\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1154 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL G2 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1158 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G1 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1159 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1160 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL K5 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1161 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL K2 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1162 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL J2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1163 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL J1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1164 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1165 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL T4 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1166 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL T2 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1167 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1168 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1169 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL R5 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1170 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL P3 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1171 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1172 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL K1 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1173 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1199 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1076 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[2\] 3.3-V LVTTL M16 " "Pin GPIO_2_IN\[2\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[2] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1157 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1073 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1075 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[1\] 3.3-V LVTTL E16 " "Pin GPIO_2_IN\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[1] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1156 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1077 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1072 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1074 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[0\] 3.3-V LVTTL E15 " "Pin GPIO_2_IN\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/master_folder/programs/altera/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[0] } } } { "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/master_folder/programs/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "de0_nano_basic_computer.v" "" { Text "C:/Altera/Boots/de0_nano_basic_computer.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Altera/Boots/" { { 0 { 0 ""} 0 1155 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425347582652 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1425347582652 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Altera/Boots/DE0_Nano_Basic_Computer.fit.smsg " "Generated suppressed messages file C:/Altera/Boots/DE0_Nano_Basic_Computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1425347585478 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 111 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2164 " "Peak virtual memory: 2164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425347592058 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 02 20:53:12 2015 " "Processing ended: Mon Mar 02 20:53:12 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425347592058 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:44 " "Elapsed time: 00:01:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425347592058 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:55 " "Total CPU time (on all processors): 00:02:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425347592058 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1425347592058 ""}
