{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 13 11:03:25 2011 " "Info: Processing started: Mon Jun 13 11:03:25 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Contador_display -c Contador_display --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Contador_display -c Contador_display --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Contador_display.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_conta_display/Contador_display.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Divider:div_clk\|D " "Info: Detected ripple clock \"Divider:div_clk\|D\" as buffer" {  } { { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_conta_display/divider.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divider:div_clk\|D" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Divider:div_clk\|count0\[3\] register Divider:div_clk\|D 244.62 MHz 4.088 ns Internal " "Info: Clock \"clk\" has Internal fmax of 244.62 MHz between source register \"Divider:div_clk\|count0\[3\]\" and destination register \"Divider:div_clk\|D\" (period= 4.088 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.751 ns + Longest register register " "Info: + Longest register to register delay is 3.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Divider:div_clk\|count0\[3\] 1 REG LCFF_X43_Y26_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y26_N1; Fanout = 3; REG Node = 'Divider:div_clk\|count0\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Divider:div_clk|count0[3] } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_conta_display/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.437 ns) 1.394 ns Divider:div_clk\|Equal0~0 2 COMB LCCOMB_X42_Y26_N0 1 " "Info: 2: + IC(0.957 ns) + CELL(0.437 ns) = 1.394 ns; Loc. = LCCOMB_X42_Y26_N0; Fanout = 1; COMB Node = 'Divider:div_clk\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.394 ns" { Divider:div_clk|count0[3] Divider:div_clk|Equal0~0 } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_conta_display/divider.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 1.789 ns Divider:div_clk\|Equal0~2 3 COMB LCCOMB_X42_Y26_N28 17 " "Info: 3: + IC(0.245 ns) + CELL(0.150 ns) = 1.789 ns; Loc. = LCCOMB_X42_Y26_N28; Fanout = 17; COMB Node = 'Divider:div_clk\|Equal0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { Divider:div_clk|Equal0~0 Divider:div_clk|Equal0~2 } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_conta_display/divider.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.150 ns) 2.390 ns Divider:div_clk\|D~0 4 COMB LCCOMB_X41_Y26_N20 11 " "Info: 4: + IC(0.451 ns) + CELL(0.150 ns) = 2.390 ns; Loc. = LCCOMB_X41_Y26_N20; Fanout = 11; COMB Node = 'Divider:div_clk\|D~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.601 ns" { Divider:div_clk|Equal0~2 Divider:div_clk|D~0 } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_conta_display/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.150 ns) 3.667 ns Divider:div_clk\|D~1 5 COMB LCCOMB_X32_Y26_N8 1 " "Info: 5: + IC(1.127 ns) + CELL(0.150 ns) = 3.667 ns; Loc. = LCCOMB_X32_Y26_N8; Fanout = 1; COMB Node = 'Divider:div_clk\|D~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { Divider:div_clk|D~0 Divider:div_clk|D~1 } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_conta_display/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.751 ns Divider:div_clk\|D 6 REG LCFF_X32_Y26_N9 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.751 ns; Loc. = LCFF_X32_Y26_N9; Fanout = 2; REG Node = 'Divider:div_clk\|D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Divider:div_clk|D~1 Divider:div_clk|D } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_conta_display/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.971 ns ( 25.89 % ) " "Info: Total cell delay = 0.971 ns ( 25.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.780 ns ( 74.11 % ) " "Info: Total interconnect delay = 2.780 ns ( 74.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.751 ns" { Divider:div_clk|count0[3] Divider:div_clk|Equal0~0 Divider:div_clk|Equal0~2 Divider:div_clk|D~0 Divider:div_clk|D~1 Divider:div_clk|D } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.751 ns" { Divider:div_clk|count0[3] {} Divider:div_clk|Equal0~0 {} Divider:div_clk|Equal0~2 {} Divider:div_clk|D~0 {} Divider:div_clk|D~1 {} Divider:div_clk|D {} } { 0.000ns 0.957ns 0.245ns 0.451ns 1.127ns 0.000ns } { 0.000ns 0.437ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.123 ns - Smallest " "Info: - Smallest clock skew is -0.123 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.496 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Contador_display.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_conta_display/Contador_display.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.537 ns) 2.496 ns Divider:div_clk\|D 2 REG LCFF_X32_Y26_N9 2 " "Info: 2: + IC(0.980 ns) + CELL(0.537 ns) = 2.496 ns; Loc. = LCFF_X32_Y26_N9; Fanout = 2; REG Node = 'Divider:div_clk\|D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { clk Divider:div_clk|D } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_conta_display/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 60.74 % ) " "Info: Total cell delay = 1.516 ns ( 60.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.980 ns ( 39.26 % ) " "Info: Total interconnect delay = 0.980 ns ( 39.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk Divider:div_clk|D } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} Divider:div_clk|D {} } { 0.000ns 0.000ns 0.980ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.619 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Contador_display.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_conta_display/Contador_display.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns clk~clkctrl 2 COMB CLKCTRL_G11 40 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 40; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Contador_display.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_conta_display/Contador_display.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.537 ns) 2.619 ns Divider:div_clk\|count0\[3\] 3 REG LCFF_X43_Y26_N1 3 " "Info: 3: + IC(0.990 ns) + CELL(0.537 ns) = 2.619 ns; Loc. = LCFF_X43_Y26_N1; Fanout = 3; REG Node = 'Divider:div_clk\|count0\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { clk~clkctrl Divider:div_clk|count0[3] } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_conta_display/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.88 % ) " "Info: Total cell delay = 1.516 ns ( 57.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.103 ns ( 42.12 % ) " "Info: Total interconnect delay = 1.103 ns ( 42.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { clk clk~clkctrl Divider:div_clk|count0[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.619 ns" { clk {} clk~combout {} clk~clkctrl {} Divider:div_clk|count0[3] {} } { 0.000ns 0.000ns 0.113ns 0.990ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk Divider:div_clk|D } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} Divider:div_clk|D {} } { 0.000ns 0.000ns 0.980ns } { 0.000ns 0.979ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { clk clk~clkctrl Divider:div_clk|count0[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.619 ns" { clk {} clk~combout {} clk~clkctrl {} Divider:div_clk|count0[3] {} } { 0.000ns 0.000ns 0.113ns 0.990ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_conta_display/divider.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_conta_display/divider.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.751 ns" { Divider:div_clk|count0[3] Divider:div_clk|Equal0~0 Divider:div_clk|Equal0~2 Divider:div_clk|D~0 Divider:div_clk|D~1 Divider:div_clk|D } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.751 ns" { Divider:div_clk|count0[3] {} Divider:div_clk|Equal0~0 {} Divider:div_clk|Equal0~2 {} Divider:div_clk|D~0 {} Divider:div_clk|D~1 {} Divider:div_clk|D {} } { 0.000ns 0.957ns 0.245ns 0.451ns 1.127ns 0.000ns } { 0.000ns 0.437ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk Divider:div_clk|D } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} Divider:div_clk|D {} } { 0.000ns 0.000ns 0.980ns } { 0.000ns 0.979ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { clk clk~clkctrl Divider:div_clk|count0[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.619 ns" { clk {} clk~combout {} clk~clkctrl {} Divider:div_clk|count0[3] {} } { 0.000ns 0.000ns 0.113ns 0.990ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk s\[2\] contador:contador1\|count\[1\] 10.545 ns register " "Info: tco from clock \"clk\" to destination pin \"s\[2\]\" through register \"contador:contador1\|count\[1\]\" is 10.545 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.717 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Contador_display.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_conta_display/Contador_display.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.787 ns) 2.746 ns Divider:div_clk\|D 2 REG LCFF_X32_Y26_N9 2 " "Info: 2: + IC(0.980 ns) + CELL(0.787 ns) = 2.746 ns; Loc. = LCFF_X32_Y26_N9; Fanout = 2; REG Node = 'Divider:div_clk\|D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.767 ns" { clk Divider:div_clk|D } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_conta_display/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.000 ns) 4.134 ns Divider:div_clk\|D~clkctrl 3 COMB CLKCTRL_G10 3 " "Info: 3: + IC(1.388 ns) + CELL(0.000 ns) = 4.134 ns; Loc. = CLKCTRL_G10; Fanout = 3; COMB Node = 'Divider:div_clk\|D~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.388 ns" { Divider:div_clk|D Divider:div_clk|D~clkctrl } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_conta_display/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.537 ns) 5.717 ns contador:contador1\|count\[1\] 4 REG LCFF_X27_Y1_N13 9 " "Info: 4: + IC(1.046 ns) + CELL(0.537 ns) = 5.717 ns; Loc. = LCFF_X27_Y1_N13; Fanout = 9; REG Node = 'contador:contador1\|count\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { Divider:div_clk|D~clkctrl contador:contador1|count[1] } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_conta_display/contador.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 40.28 % ) " "Info: Total cell delay = 2.303 ns ( 40.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.414 ns ( 59.72 % ) " "Info: Total interconnect delay = 3.414 ns ( 59.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.717 ns" { clk Divider:div_clk|D Divider:div_clk|D~clkctrl contador:contador1|count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.717 ns" { clk {} clk~combout {} Divider:div_clk|D {} Divider:div_clk|D~clkctrl {} contador:contador1|count[1] {} } { 0.000ns 0.000ns 0.980ns 1.388ns 1.046ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_conta_display/contador.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.578 ns + Longest register pin " "Info: + Longest register to pin delay is 4.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns contador:contador1\|count\[1\] 1 REG LCFF_X27_Y1_N13 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y1_N13; Fanout = 9; REG Node = 'contador:contador1\|count\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:contador1|count[1] } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_conta_display/contador.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.566 ns) + CELL(0.420 ns) 0.986 ns seg7:conversor\|Mux4~0 2 COMB LCCOMB_X27_Y1_N18 1 " "Info: 2: + IC(0.566 ns) + CELL(0.420 ns) = 0.986 ns; Loc. = LCCOMB_X27_Y1_N18; Fanout = 1; COMB Node = 'seg7:conversor\|Mux4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { contador:contador1|count[1] seg7:conversor|Mux4~0 } "NODE_NAME" } } { "seg7.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_conta_display/seg7.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(2.778 ns) 4.578 ns s\[2\] 3 PIN PIN_AC12 0 " "Info: 3: + IC(0.814 ns) + CELL(2.778 ns) = 4.578 ns; Loc. = PIN_AC12; Fanout = 0; PIN Node = 's\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.592 ns" { seg7:conversor|Mux4~0 s[2] } "NODE_NAME" } } { "Contador_display.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_conta_display/Contador_display.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.198 ns ( 69.86 % ) " "Info: Total cell delay = 3.198 ns ( 69.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.380 ns ( 30.14 % ) " "Info: Total interconnect delay = 1.380 ns ( 30.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.578 ns" { contador:contador1|count[1] seg7:conversor|Mux4~0 s[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.578 ns" { contador:contador1|count[1] {} seg7:conversor|Mux4~0 {} s[2] {} } { 0.000ns 0.566ns 0.814ns } { 0.000ns 0.420ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.717 ns" { clk Divider:div_clk|D Divider:div_clk|D~clkctrl contador:contador1|count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.717 ns" { clk {} clk~combout {} Divider:div_clk|D {} Divider:div_clk|D~clkctrl {} contador:contador1|count[1] {} } { 0.000ns 0.000ns 0.980ns 1.388ns 1.046ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.578 ns" { contador:contador1|count[1] seg7:conversor|Mux4~0 s[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.578 ns" { contador:contador1|count[1] {} seg7:conversor|Mux4~0 {} s[2] {} } { 0.000ns 0.566ns 0.814ns } { 0.000ns 0.420ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 13 11:03:26 2011 " "Info: Processing ended: Mon Jun 13 11:03:26 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
