<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/ic/adwlib.c</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">dev/ic</a> - adwlib.c<span style="font-size: 80%;"> (source / <a href="adwlib.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">615</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">20</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*      $OpenBSD: adwlib.c,v 1.25 2017/09/08 05:36:52 deraadt Exp $ */</a>
<span class="lineNum">       2 </span>            : /* $NetBSD: adwlib.c,v 1.20 2000/07/04 04:17:03 itojun Exp $        */
<span class="lineNum">       3 </span>            : 
<span class="lineNum">       4 </span>            : /*
<span class="lineNum">       5 </span>            :  * Low level routines for the Advanced Systems Inc. SCSI controllers chips
<span class="lineNum">       6 </span>            :  *
<span class="lineNum">       7 </span>            :  * Copyright (c) 1998, 1999, 2000 The NetBSD Foundation, Inc.
<span class="lineNum">       8 </span>            :  * All rights reserved.
<span class="lineNum">       9 </span>            :  *
<span class="lineNum">      10 </span>            :  * Author: Baldassare Dante Profeta &lt;dante@mclink.it&gt;
<span class="lineNum">      11 </span>            :  *
<span class="lineNum">      12 </span>            :  * Redistribution and use in source and binary forms, with or without
<span class="lineNum">      13 </span>            :  * modification, are permitted provided that the following conditions
<span class="lineNum">      14 </span>            :  * are met:
<span class="lineNum">      15 </span>            :  * 1. Redistributions of source code must retain the above copyright
<span class="lineNum">      16 </span>            :  *    notice, this list of conditions and the following disclaimer.
<span class="lineNum">      17 </span>            :  * 2. Redistributions in binary form must reproduce the above copyright
<span class="lineNum">      18 </span>            :  *    notice, this list of conditions and the following disclaimer in the
<span class="lineNum">      19 </span>            :  *    documentation and/or other materials provided with the distribution.
<span class="lineNum">      20 </span>            :  *
<span class="lineNum">      21 </span>            :  * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
<span class="lineNum">      22 </span>            :  * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
<span class="lineNum">      23 </span>            :  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
<span class="lineNum">      24 </span>            :  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
<span class="lineNum">      25 </span>            :  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
<span class="lineNum">      26 </span>            :  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
<span class="lineNum">      27 </span>            :  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
<span class="lineNum">      28 </span>            :  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
<span class="lineNum">      29 </span>            :  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
<span class="lineNum">      30 </span>            :  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
<span class="lineNum">      31 </span>            :  * POSSIBILITY OF SUCH DAMAGE.
<span class="lineNum">      32 </span>            :  */
<span class="lineNum">      33 </span>            : /*
<span class="lineNum">      34 </span>            :  * Ported from:
<span class="lineNum">      35 </span>            :  */
<span class="lineNum">      36 </span>            : /*
<span class="lineNum">      37 </span>            :  * advansys.c - Linux Host Driver for AdvanSys SCSI Adapters
<span class="lineNum">      38 </span>            :  * 
<span class="lineNum">      39 </span>            :  * Copyright (c) 1995-2000 Advanced System Products, Inc.
<span class="lineNum">      40 </span>            :  * All Rights Reserved.
<span class="lineNum">      41 </span>            :  *
<span class="lineNum">      42 </span>            :  * Redistribution and use in source and binary forms, with or without
<span class="lineNum">      43 </span>            :  * modification, are permitted provided that redistributions of source
<span class="lineNum">      44 </span>            :  * code retain the above copyright notice and this comment without
<span class="lineNum">      45 </span>            :  * modification.
<span class="lineNum">      46 </span>            :  */
<span class="lineNum">      47 </span>            : 
<span class="lineNum">      48 </span>            : #include &lt;sys/param.h&gt;
<span class="lineNum">      49 </span>            : #include &lt;sys/systm.h&gt;
<span class="lineNum">      50 </span>            : #include &lt;sys/malloc.h&gt;
<span class="lineNum">      51 </span>            : #include &lt;sys/kernel.h&gt;
<span class="lineNum">      52 </span>            : #include &lt;sys/queue.h&gt;
<span class="lineNum">      53 </span>            : #include &lt;sys/device.h&gt;
<span class="lineNum">      54 </span>            : 
<span class="lineNum">      55 </span>            : #include &lt;machine/bus.h&gt;
<span class="lineNum">      56 </span>            : #include &lt;machine/intr.h&gt;
<span class="lineNum">      57 </span>            : 
<span class="lineNum">      58 </span>            : #include &lt;scsi/scsi_all.h&gt;
<span class="lineNum">      59 </span>            : #include &lt;scsi/scsiconf.h&gt;
<span class="lineNum">      60 </span>            : 
<span class="lineNum">      61 </span>            : #include &lt;dev/pci/pcidevs.h&gt;
<span class="lineNum">      62 </span>            : 
<span class="lineNum">      63 </span>            : #include &lt;dev/ic/adwlib.h&gt;
<span class="lineNum">      64 </span>            : #include &lt;dev/microcode/adw/adwmcode.h&gt;
<span class="lineNum">      65 </span>            : #include &lt;dev/ic/adw.h&gt;
<span class="lineNum">      66 </span>            : 
<span class="lineNum">      67 </span>            : 
<span class="lineNum">      68 </span>            : int AdwRamSelfTest(bus_space_tag_t, bus_space_handle_t, u_int8_t);
<span class="lineNum">      69 </span>            : int AdwLoadMCode(bus_space_tag_t, bus_space_handle_t, u_int16_t *,
<span class="lineNum">      70 </span>            :                                                                 u_int8_t);
<span class="lineNum">      71 </span>            : int AdwASC3550Cabling(bus_space_tag_t, bus_space_handle_t, ADW_DVC_CFG *);
<span class="lineNum">      72 </span>            : int AdwASC38C0800Cabling(bus_space_tag_t, bus_space_handle_t,
<span class="lineNum">      73 </span>            :                                                                 ADW_DVC_CFG *);
<span class="lineNum">      74 </span>            : int AdwASC38C1600Cabling(bus_space_tag_t, bus_space_handle_t,
<span class="lineNum">      75 </span>            :                                                                 ADW_DVC_CFG *);
<span class="lineNum">      76 </span>            : 
<span class="lineNum">      77 </span>            : u_int16_t AdwGetEEPROMConfig(bus_space_tag_t, bus_space_handle_t,
<span class="lineNum">      78 </span>            :                                                         ADW_EEPROM *);
<span class="lineNum">      79 </span>            : void AdwSetEEPROMConfig(bus_space_tag_t, bus_space_handle_t,
<span class="lineNum">      80 </span>            :                                                          ADW_EEPROM *);
<span class="lineNum">      81 </span>            : u_int16_t AdwReadEEPWord(bus_space_tag_t, bus_space_handle_t, int);
<span class="lineNum">      82 </span>            : void AdwWaitEEPCmd(bus_space_tag_t, bus_space_handle_t);
<span class="lineNum">      83 </span>            : 
<span class="lineNum">      84 </span>            : void AdwInquiryHandling(ADW_SOFTC *, ADW_SCSI_REQ_Q *);
<span class="lineNum">      85 </span>            : 
<span class="lineNum">      86 </span>            : void AdwSleepMilliSecond(u_int32_t);
<span class="lineNum">      87 </span>            : void AdwDelayMicroSecond(u_int32_t);
<span class="lineNum">      88 </span>            : 
<span class="lineNum">      89 </span>            : 
<span class="lineNum">      90 </span>            : /*
<span class="lineNum">      91 </span>            :  * EEPROM Configuration.
<span class="lineNum">      92 </span>            :  *
<span class="lineNum">      93 </span>            :  * All drivers should use this structure to set the default EEPROM
<span class="lineNum">      94 </span>            :  * configuration. The BIOS now uses this structure when it is built.
<span class="lineNum">      95 </span>            :  * Additional structure information can be found in adwlib.h where
<span class="lineNum">      96 </span>            :  * the structure is defined.
<span class="lineNum">      97 </span>            :  */
<span class="lineNum">      98 </span>            : const static ADW_EEPROM adw_3550_Default_EEPROM = {
<span class="lineNum">      99 </span>            :         ADW_EEPROM_BIOS_ENABLE, /* 00 cfg_lsw */
<span class="lineNum">     100 </span>            :         0x0000,                 /* 01 cfg_msw */
<span class="lineNum">     101 </span>            :         0xFFFF,                 /* 02 disc_enable */
<span class="lineNum">     102 </span>            :         0xFFFF,                 /* 03 wdtr_able */
<span class="lineNum">     103 </span>            :         { 0xFFFF },             /* 04 sdtr_able */
<span class="lineNum">     104 </span>            :         0xFFFF,                 /* 05 start_motor */
<span class="lineNum">     105 </span>            :         0xFFFF,                 /* 06 tagqng_able */
<span class="lineNum">     106 </span>            :         0xFFFF,                 /* 07 bios_scan */
<span class="lineNum">     107 </span>            :         0,                      /* 08 scam_tolerant */
<span class="lineNum">     108 </span>            :         7,                      /* 09 adapter_scsi_id */
<span class="lineNum">     109 </span>            :         0,                      /*    bios_boot_delay */
<span class="lineNum">     110 </span>            :         3,                      /* 10 scsi_reset_delay */
<span class="lineNum">     111 </span>            :         0,                      /*    bios_id_lun */
<span class="lineNum">     112 </span>            :         0,                      /* 11 termination */
<span class="lineNum">     113 </span>            :         0,                      /*    reserved1 */
<span class="lineNum">     114 </span>            :         0xFFE7,                 /* 12 bios_ctrl */
<span class="lineNum">     115 </span>            :         { 0xFFFF },             /* 13 ultra_able */
<span class="lineNum">     116 </span>            :         { 0 },                  /* 14 reserved2 */
<span class="lineNum">     117 </span>            :         ADW_DEF_MAX_HOST_QNG,   /* 15 max_host_qng */
<span class="lineNum">     118 </span>            :         ADW_DEF_MAX_DVC_QNG,    /*    max_dvc_qng */
<span class="lineNum">     119 </span>            :         0,                      /* 16 dvc_cntl */
<span class="lineNum">     120 </span>            :         { 0 },                  /* 17 bug_fix */
<span class="lineNum">     121 </span>            :         { 0,0,0 },              /* 18-20 serial_number[3] */
<span class="lineNum">     122 </span>            :         0,                      /* 21 check_sum */
<span class="lineNum">     123 </span>            :         {                       /* 22-29 oem_name[16] */
<span class="lineNum">     124 </span>            :           0,0,0,0,0,0,0,0,
<span class="lineNum">     125 </span>            :           0,0,0,0,0,0,0,0
<span class="lineNum">     126 </span>            :         },
<span class="lineNum">     127 </span>            :         0,                      /* 30 dvc_err_code */
<span class="lineNum">     128 </span>            :         0,                      /* 31 adw_err_code */
<span class="lineNum">     129 </span>            :         0,                      /* 32 adw_err_addr */
<span class="lineNum">     130 </span>            :         0,                      /* 33 saved_dvc_err_code */
<span class="lineNum">     131 </span>            :         0,                      /* 34 saved_adw_err_code */
<span class="lineNum">     132 </span>            :         0                       /* 35 saved_adw_err_addr */
<span class="lineNum">     133 </span>            : };
<span class="lineNum">     134 </span>            : 
<span class="lineNum">     135 </span>            : const static ADW_EEPROM adw_38C0800_Default_EEPROM = {
<span class="lineNum">     136 </span>            :         ADW_EEPROM_BIOS_ENABLE, /* 00 cfg_lsw */
<span class="lineNum">     137 </span>            :         0x0000,                 /* 01 cfg_msw */
<span class="lineNum">     138 </span>            :         0xFFFF,                 /* 02 disc_enable */
<span class="lineNum">     139 </span>            :         0xFFFF,                 /* 03 wdtr_able */
<span class="lineNum">     140 </span>            :         { 0x4444 },             /* 04 sdtr_speed1 */
<span class="lineNum">     141 </span>            :         0xFFFF,                 /* 05 start_motor */
<span class="lineNum">     142 </span>            :         0xFFFF,                 /* 06 tagqng_able */
<span class="lineNum">     143 </span>            :         0xFFFF,                 /* 07 bios_scan */
<span class="lineNum">     144 </span>            :         0,                      /* 08 scam_tolerant */
<span class="lineNum">     145 </span>            :         7,                      /* 09 adapter_scsi_id */
<span class="lineNum">     146 </span>            :         0,                      /*    bios_boot_delay */
<span class="lineNum">     147 </span>            :         3,                      /* 10 scsi_reset_delay */
<span class="lineNum">     148 </span>            :         0,                      /*    bios_id_lun */
<span class="lineNum">     149 </span>            :         0,                      /* 11 termination_se */
<span class="lineNum">     150 </span>            :         0,                      /*    termination_lvd */
<span class="lineNum">     151 </span>            :         0xFFE7,                 /* 12 bios_ctrl */
<span class="lineNum">     152 </span>            :         { 0x4444 },             /* 13 sdtr_speed2 */
<span class="lineNum">     153 </span>            :         { 0x4444 },             /* 14 sdtr_speed3 */
<span class="lineNum">     154 </span>            :         ADW_DEF_MAX_HOST_QNG,   /* 15 max_host_qng */
<span class="lineNum">     155 </span>            :         ADW_DEF_MAX_DVC_QNG,    /*    max_dvc_qng */
<span class="lineNum">     156 </span>            :         0,                      /* 16 dvc_cntl */
<span class="lineNum">     157 </span>            :         { 0x4444 },             /* 17 sdtr_speed4 */
<span class="lineNum">     158 </span>            :         { 0,0,0 },              /* 18-20 serial_number[3] */
<span class="lineNum">     159 </span>            :         0,                      /* 21 check_sum */
<span class="lineNum">     160 </span>            :         {                       /* 22-29 oem_name[16] */
<span class="lineNum">     161 </span>            :           0,0,0,0,0,0,0,0,
<span class="lineNum">     162 </span>            :           0,0,0,0,0,0,0,0
<span class="lineNum">     163 </span>            :         },
<span class="lineNum">     164 </span>            :         0,                      /* 30 dvc_err_code */
<span class="lineNum">     165 </span>            :         0,                      /* 31 adw_err_code */
<span class="lineNum">     166 </span>            :         0,                      /* 32 adw_err_addr */
<span class="lineNum">     167 </span>            :         0,                      /* 33 saved_dvc_err_code */
<span class="lineNum">     168 </span>            :         0,                      /* 34 saved_adw_err_code */
<span class="lineNum">     169 </span>            :         0,                      /* 35 saved_adw_err_addr */
<span class="lineNum">     170 </span>            :         {                       /* 36-55 reserved1[16] */
<span class="lineNum">     171 </span>            :           0,0,0,0,0,0,0,0,0,0,
<span class="lineNum">     172 </span>            :           0,0,0,0,0,0,0,0,0,0
<span class="lineNum">     173 </span>            :         },
<span class="lineNum">     174 </span>            :         0,                      /* 56 cisptr_lsw */
<span class="lineNum">     175 </span>            :         0,                      /* 57 cisprt_msw */
<span class="lineNum">     176 </span>            :         PCI_VENDOR_ADVSYS,      /* 58 subsysvid */
<span class="lineNum">     177 </span>            :         PCI_PRODUCT_ADVSYS_U2W, /* 59 subsysid */
<span class="lineNum">     178 </span>            :         { 0,0,0,0 }             /* 60-63 reserved2[4] */
<span class="lineNum">     179 </span>            : };
<span class="lineNum">     180 </span>            : 
<span class="lineNum">     181 </span>            : const static ADW_EEPROM adw_38C1600_Default_EEPROM = {
<span class="lineNum">     182 </span>            :         ADW_EEPROM_BIOS_ENABLE, /* 00 cfg_lsw */
<span class="lineNum">     183 </span>            :         0x0000,                 /* 01 cfg_msw */
<span class="lineNum">     184 </span>            :         0xFFFF,                 /* 02 disc_enable */
<span class="lineNum">     185 </span>            :         0xFFFF,                 /* 03 wdtr_able */
<span class="lineNum">     186 </span>            :         { 0x5555 },             /* 04 sdtr_speed1 */
<span class="lineNum">     187 </span>            :         0xFFFF,                 /* 05 start_motor */
<span class="lineNum">     188 </span>            :         0xFFFF,                 /* 06 tagqng_able */
<span class="lineNum">     189 </span>            :         0xFFFF,                 /* 07 bios_scan */
<span class="lineNum">     190 </span>            :         0,                      /* 08 scam_tolerant */
<span class="lineNum">     191 </span>            :         7,                      /* 09 adapter_scsi_id */
<span class="lineNum">     192 </span>            :         0,                      /*    bios_boot_delay */
<span class="lineNum">     193 </span>            :         3,                      /* 10 scsi_reset_delay */
<span class="lineNum">     194 </span>            :         0,                      /*    bios_id_lun */
<span class="lineNum">     195 </span>            :         0,                      /* 11 termination_se */
<span class="lineNum">     196 </span>            :         0,                      /*    termination_lvd */
<span class="lineNum">     197 </span>            :         0xFFE7,                 /* 12 bios_ctrl */
<span class="lineNum">     198 </span>            :         { 0x5555 },             /* 13 sdtr_speed2 */
<span class="lineNum">     199 </span>            :         { 0x5555 },             /* 14 sdtr_speed3 */
<span class="lineNum">     200 </span>            :         ADW_DEF_MAX_HOST_QNG,   /* 15 max_host_qng */
<span class="lineNum">     201 </span>            :         ADW_DEF_MAX_DVC_QNG,    /*    max_dvc_qng */
<span class="lineNum">     202 </span>            :         0,                      /* 16 dvc_cntl */
<span class="lineNum">     203 </span>            :         { 0x5555 },             /* 17 sdtr_speed4 */
<span class="lineNum">     204 </span>            :         { 0,0,0 },              /* 18-20 serial_number[3] */
<span class="lineNum">     205 </span>            :         0,                      /* 21 check_sum */
<span class="lineNum">     206 </span>            :         {                       /* 22-29 oem_name[16] */
<span class="lineNum">     207 </span>            :           0,0,0,0,0,0,0,0,
<span class="lineNum">     208 </span>            :           0,0,0,0,0,0,0,0
<span class="lineNum">     209 </span>            :         },
<span class="lineNum">     210 </span>            :         0,                      /* 30 dvc_err_code */
<span class="lineNum">     211 </span>            :         0,                      /* 31 adw_err_code */
<span class="lineNum">     212 </span>            :         0,                      /* 32 adw_err_addr */
<span class="lineNum">     213 </span>            :         0,                      /* 33 saved_dvc_err_code */
<span class="lineNum">     214 </span>            :         0,                      /* 34 saved_adw_err_code */
<span class="lineNum">     215 </span>            :         0,                      /* 35 saved_adw_err_addr */
<span class="lineNum">     216 </span>            :         {                       /* 36-55 reserved1[16] */
<span class="lineNum">     217 </span>            :           0,0,0,0,0,0,0,0,0,0,
<span class="lineNum">     218 </span>            :           0,0,0,0,0,0,0,0,0,0
<span class="lineNum">     219 </span>            :         },
<span class="lineNum">     220 </span>            :         0,                      /* 56 cisptr_lsw */
<span class="lineNum">     221 </span>            :         0,                      /* 57 cisprt_msw */
<span class="lineNum">     222 </span>            :         PCI_VENDOR_ADVSYS,      /* 58 subsysvid */
<span class="lineNum">     223 </span>            :         PCI_PRODUCT_ADVSYS_U3W, /* 59 subsysid */
<span class="lineNum">     224 </span>            :         { 0,0,0,0 }             /* 60-63 reserved2[4] */
<span class="lineNum">     225 </span>            : };
<span class="lineNum">     226 </span>            : 
<span class="lineNum">     227 </span>            : 
<span class="lineNum">     228 </span>            : /*
<span class="lineNum">     229 </span>            :  * Read the board's EEPROM configuration. Set fields in ADW_SOFTC and
<span class="lineNum">     230 </span>            :  * ADW_DVC_CFG based on the EEPROM settings. The chip is stopped while
<span class="lineNum">     231 </span>            :  * all of this is done.
<span class="lineNum">     232 </span>            :  *
<span class="lineNum">     233 </span>            :  * For a non-fatal error return a warning code. If there are no warnings
<span class="lineNum">     234 </span>            :  * then 0 is returned.
<span class="lineNum">     235 </span>            :  *
<span class="lineNum">     236 </span>            :  * Note: Chip is stopped on entry.
<a name="237"><span class="lineNum">     237 </span>            :  */</a>
<span class="lineNum">     238 </span>            : int
<span class="lineNum">     239 </span><span class="lineNoCov">          0 : AdwInitFromEEPROM(ADW_SOFTC *sc)</span>
<span class="lineNum">     240 </span>            : {
<span class="lineNum">     241 </span><span class="lineNoCov">          0 :         bus_space_tag_t iot = sc-&gt;sc_iot;</span>
<span class="lineNum">     242 </span><span class="lineNoCov">          0 :         bus_space_handle_t ioh = sc-&gt;sc_ioh;</span>
<span class="lineNum">     243 </span><span class="lineNoCov">          0 :         ADW_EEPROM              eep_config;</span>
<span class="lineNum">     244 </span>            :         u_int16_t               warn_code;
<span class="lineNum">     245 </span>            :         u_int16_t               sdtr_speed = 0;
<span class="lineNum">     246 </span>            :         u_int8_t                tid, termination;
<span class="lineNum">     247 </span>            :         int                     i, j;
<span class="lineNum">     248 </span>            : 
<span class="lineNum">     249 </span>            : 
<span class="lineNum">     250 </span>            :         warn_code = 0;
<span class="lineNum">     251 </span>            : 
<span class="lineNum">     252 </span>            :         /*
<span class="lineNum">     253 </span>            :          * Read the board's EEPROM configuration.
<span class="lineNum">     254 </span>            :          *
<span class="lineNum">     255 </span>            :          * Set default values if a bad checksum is found.
<span class="lineNum">     256 </span>            :          *
<span class="lineNum">     257 </span>            :          * XXX - Don't handle big-endian access to EEPROM yet.
<span class="lineNum">     258 </span>            :          */
<span class="lineNum">     259 </span><span class="lineNoCov">          0 :         if (AdwGetEEPROMConfig(iot, ioh, &amp;eep_config) != eep_config.check_sum) {</span>
<span class="lineNum">     260 </span>            :                 warn_code |= ADW_WARN_EEPROM_CHKSUM;
<span class="lineNum">     261 </span>            : 
<span class="lineNum">     262 </span>            :                 /*
<span class="lineNum">     263 </span>            :                  * Set EEPROM default values.
<span class="lineNum">     264 </span>            :                  */
<span class="lineNum">     265 </span><span class="lineNoCov">          0 :                 switch(sc-&gt;chip_type) {</span>
<span class="lineNum">     266 </span>            :                 case ADW_CHIP_ASC3550:
<span class="lineNum">     267 </span><span class="lineNoCov">          0 :                         eep_config = adw_3550_Default_EEPROM;</span>
<span class="lineNum">     268 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     269 </span>            :                 case ADW_CHIP_ASC38C0800:
<span class="lineNum">     270 </span><span class="lineNoCov">          0 :                         eep_config = adw_38C0800_Default_EEPROM;</span>
<span class="lineNum">     271 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     272 </span>            :                 case ADW_CHIP_ASC38C1600:
<span class="lineNum">     273 </span><span class="lineNoCov">          0 :                         eep_config = adw_38C1600_Default_EEPROM;</span>
<span class="lineNum">     274 </span>            : 
<span class="lineNum">     275 </span>            : // XXX    TODO!!!       if (ASC_PCI_ID2FUNC(sc-&gt;cfg.pci_slot_info) != 0) {
<span class="lineNum">     276 </span><span class="lineNoCov">          0 :                         if (sc-&gt;cfg.pci_slot_info != 0) {</span>
<span class="lineNum">     277 </span>            :                                 u_int8_t lsw_msb;
<span class="lineNum">     278 </span>            : 
<span class="lineNum">     279 </span><span class="lineNoCov">          0 :                                 lsw_msb = eep_config.cfg_lsw &gt;&gt; 8;</span>
<span class="lineNum">     280 </span>            :                                 /*
<span class="lineNum">     281 </span>            :                                  * Set Function 1 EEPROM Word 0 MSB
<span class="lineNum">     282 </span>            :                                  *
<span class="lineNum">     283 </span>            :                                  * Clear the BIOS_ENABLE (bit 14) and
<span class="lineNum">     284 </span>            :                                  * INTAB (bit 11) EEPROM bits.
<span class="lineNum">     285 </span>            :                                  *
<span class="lineNum">     286 </span>            :                                  * Disable Bit 14 (BIOS_ENABLE) to fix
<span class="lineNum">     287 </span>            :                                  * SPARC Ultra 60 and old Mac system booting
<span class="lineNum">     288 </span>            :                                  * problem. The Expansion ROM must
<span class="lineNum">     289 </span>            :                                  * be disabled in Function 1 for these systems.
<span class="lineNum">     290 </span>            :                                  */
<span class="lineNum">     291 </span><span class="lineNoCov">          0 :                                 lsw_msb &amp;= ~(((ADW_EEPROM_BIOS_ENABLE |</span>
<span class="lineNum">     292 </span>            :                                                 ADW_EEPROM_INTAB) &gt;&gt; 8) &amp; 0xFF);
<span class="lineNum">     293 </span>            :                                 /*
<span class="lineNum">     294 </span>            :                                  * Set the INTAB (bit 11) if the GPIO 0 input
<span class="lineNum">     295 </span>            :                                  * indicates the Function 1 interrupt line is
<span class="lineNum">     296 </span>            :                                  * wired to INTA.
<span class="lineNum">     297 </span>            :                                  *
<span class="lineNum">     298 </span>            :                                  * Set/Clear Bit 11 (INTAB) from
<span class="lineNum">     299 </span>            :                                  * the GPIO bit 0 input:
<span class="lineNum">     300 </span>            :                                  *   1 - Function 1 intr line wired to INT A.
<span class="lineNum">     301 </span>            :                                  *   0 - Function 1 intr line wired to INT B.
<span class="lineNum">     302 </span>            :                                  *
<span class="lineNum">     303 </span>            :                                  * Note: Adapter boards always have Function 0
<span class="lineNum">     304 </span>            :                                  * wired to INTA.
<span class="lineNum">     305 </span>            :                                  * Put all 5 GPIO bits in input mode and then
<span class="lineNum">     306 </span>            :                                  * read their input values.
<span class="lineNum">     307 </span>            :                                  */
<span class="lineNum">     308 </span><span class="lineNoCov">          0 :                                 ADW_WRITE_BYTE_REGISTER(iot, ioh,</span>
<span class="lineNum">     309 </span>            :                                                         IOPB_GPIO_CNTL, 0);
<span class="lineNum">     310 </span><span class="lineNoCov">          0 :                                 if (ADW_READ_BYTE_REGISTER(iot, ioh,</span>
<span class="lineNum">     311 </span><span class="lineNoCov">          0 :                                                 IOPB_GPIO_DATA) &amp; 0x01) {</span>
<span class="lineNum">     312 </span>            :                                         /*
<span class="lineNum">     313 </span>            :                                          * Function 1 interrupt wired to INTA;
<span class="lineNum">     314 </span>            :                                          * Set EEPROM bit.
<span class="lineNum">     315 </span>            :                                          */
<span class="lineNum">     316 </span><span class="lineNoCov">          0 :                                         lsw_msb |= (ADW_EEPROM_INTAB &gt;&gt; 8)</span>
<span class="lineNum">     317 </span>            :                                                          &amp; 0xFF;
<span class="lineNum">     318 </span><span class="lineNoCov">          0 :                                  }</span>
<span class="lineNum">     319 </span><span class="lineNoCov">          0 :                                  eep_config.cfg_lsw &amp;= 0x00FF;</span>
<span class="lineNum">     320 </span><span class="lineNoCov">          0 :                                  eep_config.cfg_lsw |= lsw_msb &lt;&lt; 8;</span>
<span class="lineNum">     321 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     322 </span>            :                         break;
<span class="lineNum">     323 </span>            :                 }
<span class="lineNum">     324 </span>            : 
<span class="lineNum">     325 </span>            :                 /*
<span class="lineNum">     326 </span>            :                  * Assume the 6 byte board serial number that was read
<span class="lineNum">     327 </span>            :                  * from EEPROM is correct even if the EEPROM checksum
<span class="lineNum">     328 </span>            :                  * failed.
<span class="lineNum">     329 </span>            :                  */
<span class="lineNum">     330 </span><span class="lineNoCov">          0 :                 for (i=2, j=1; i&gt;=0; i--, j++) {</span>
<span class="lineNum">     331 </span><span class="lineNoCov">          0 :                 eep_config.serial_number[i] =</span>
<span class="lineNum">     332 </span><span class="lineNoCov">          0 :                         AdwReadEEPWord(iot, ioh, ADW_EEP_DVC_CFG_END - j);</span>
<span class="lineNum">     333 </span>            :                 }
<span class="lineNum">     334 </span>            : 
<span class="lineNum">     335 </span><span class="lineNoCov">          0 :                 AdwSetEEPROMConfig(iot, ioh, &amp;eep_config);</span>
<span class="lineNum">     336 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     337 </span>            :         /*
<span class="lineNum">     338 </span>            :          * Set sc and sc-&gt;cfg variables from the EEPROM configuration
<span class="lineNum">     339 </span>            :          * that was read.
<span class="lineNum">     340 </span>            :          *
<span class="lineNum">     341 </span>            :          * This is the mapping of EEPROM fields to Adw Library fields.
<span class="lineNum">     342 </span>            :          */
<span class="lineNum">     343 </span><span class="lineNoCov">          0 :         sc-&gt;wdtr_able = eep_config.wdtr_able;</span>
<span class="lineNum">     344 </span><span class="lineNoCov">          0 :         if (sc-&gt;chip_type == ADW_CHIP_ASC3550) {</span>
<span class="lineNum">     345 </span><span class="lineNoCov">          0 :                 sc-&gt;sdtr_able = eep_config.sdtr1.sdtr_able;</span>
<span class="lineNum">     346 </span><span class="lineNoCov">          0 :                 sc-&gt;ultra_able = eep_config.sdtr2.ultra_able;</span>
<span class="lineNum">     347 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     348 </span><span class="lineNoCov">          0 :                 sc-&gt;sdtr_speed1 = eep_config.sdtr1.sdtr_speed1;</span>
<span class="lineNum">     349 </span><span class="lineNoCov">          0 :                 sc-&gt;sdtr_speed2 = eep_config.sdtr2.sdtr_speed2;</span>
<span class="lineNum">     350 </span><span class="lineNoCov">          0 :                 sc-&gt;sdtr_speed3 = eep_config.sdtr3.sdtr_speed3;</span>
<span class="lineNum">     351 </span><span class="lineNoCov">          0 :                 sc-&gt;sdtr_speed4 = eep_config.sdtr4.sdtr_speed4;</span>
<span class="lineNum">     352 </span>            :         }
<span class="lineNum">     353 </span><span class="lineNoCov">          0 :         sc-&gt;ppr_able = 0;</span>
<span class="lineNum">     354 </span><span class="lineNoCov">          0 :         sc-&gt;tagqng_able = eep_config.tagqng_able;</span>
<span class="lineNum">     355 </span><span class="lineNoCov">          0 :         sc-&gt;cfg.disc_enable = eep_config.disc_enable;</span>
<span class="lineNum">     356 </span><span class="lineNoCov">          0 :         sc-&gt;max_host_qng = eep_config.max_host_qng;</span>
<span class="lineNum">     357 </span><span class="lineNoCov">          0 :         sc-&gt;max_dvc_qng = eep_config.max_dvc_qng;</span>
<span class="lineNum">     358 </span><span class="lineNoCov">          0 :         sc-&gt;chip_scsi_id = (eep_config.adapter_scsi_id &amp; ADW_MAX_TID);</span>
<span class="lineNum">     359 </span><span class="lineNoCov">          0 :         sc-&gt;start_motor = eep_config.start_motor;</span>
<span class="lineNum">     360 </span><span class="lineNoCov">          0 :         sc-&gt;scsi_reset_wait = eep_config.scsi_reset_delay;</span>
<span class="lineNum">     361 </span><span class="lineNoCov">          0 :         sc-&gt;bios_ctrl = eep_config.bios_ctrl;</span>
<span class="lineNum">     362 </span><span class="lineNoCov">          0 :         sc-&gt;no_scam = eep_config.scam_tolerant;</span>
<span class="lineNum">     363 </span><span class="lineNoCov">          0 :         sc-&gt;cfg.serial1 = eep_config.serial_number[0];</span>
<span class="lineNum">     364 </span><span class="lineNoCov">          0 :         sc-&gt;cfg.serial2 = eep_config.serial_number[1];</span>
<span class="lineNum">     365 </span><span class="lineNoCov">          0 :         sc-&gt;cfg.serial3 = eep_config.serial_number[2];</span>
<span class="lineNum">     366 </span>            : 
<span class="lineNum">     367 </span><span class="lineNoCov">          0 :         if (sc-&gt;chip_type == ADW_CHIP_ASC38C0800 ||</span>
<span class="lineNum">     368 </span><span class="lineNoCov">          0 :             sc-&gt;chip_type == ADW_CHIP_ASC38C1600) {</span>
<span class="lineNum">     369 </span><span class="lineNoCov">          0 :                 sc-&gt;sdtr_able = 0;</span>
<span class="lineNum">     370 </span><span class="lineNoCov">          0 :                 for (tid = 0; tid &lt;= ADW_MAX_TID; tid++) {</span>
<span class="lineNum">     371 </span><span class="lineNoCov">          0 :                         if (tid == 0) {</span>
<span class="lineNum">     372 </span><span class="lineNoCov">          0 :                                 sdtr_speed = sc-&gt;sdtr_speed1;</span>
<span class="lineNum">     373 </span><span class="lineNoCov">          0 :                         } else if (tid == 4) {</span>
<span class="lineNum">     374 </span><span class="lineNoCov">          0 :                                 sdtr_speed = sc-&gt;sdtr_speed2;</span>
<span class="lineNum">     375 </span><span class="lineNoCov">          0 :                         } else if (tid == 8) {</span>
<span class="lineNum">     376 </span><span class="lineNoCov">          0 :                                 sdtr_speed = sc-&gt;sdtr_speed3;</span>
<span class="lineNum">     377 </span><span class="lineNoCov">          0 :                         } else if (tid == 12) {</span>
<span class="lineNum">     378 </span><span class="lineNoCov">          0 :                                 sdtr_speed = sc-&gt;sdtr_speed4;</span>
<span class="lineNum">     379 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     380 </span><span class="lineNoCov">          0 :                         if (sdtr_speed &amp; ADW_MAX_TID) {</span>
<span class="lineNum">     381 </span><span class="lineNoCov">          0 :                                 sc-&gt;sdtr_able |= (1 &lt;&lt; tid);</span>
<span class="lineNum">     382 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     383 </span><span class="lineNoCov">          0 :                         sdtr_speed &gt;&gt;= 4;</span>
<span class="lineNum">     384 </span>            :                 }
<span class="lineNum">     385 </span>            :         }
<span class="lineNum">     386 </span>            : 
<span class="lineNum">     387 </span>            :         /*
<span class="lineNum">     388 </span>            :          * Set the host maximum queuing (max. 253, min. 16) and the per device
<span class="lineNum">     389 </span>            :          * maximum queuing (max. 63, min. 4).
<span class="lineNum">     390 </span>            :          */
<span class="lineNum">     391 </span><span class="lineNoCov">          0 :         if (eep_config.max_host_qng &gt; ADW_DEF_MAX_HOST_QNG) {</span>
<span class="lineNum">     392 </span><span class="lineNoCov">          0 :                 eep_config.max_host_qng = ADW_DEF_MAX_HOST_QNG;</span>
<span class="lineNum">     393 </span><span class="lineNoCov">          0 :         } else if (eep_config.max_host_qng &lt; ADW_DEF_MIN_HOST_QNG)</span>
<span class="lineNum">     394 </span>            :         {
<span class="lineNum">     395 </span>            :                 /* If the value is zero, assume it is uninitialized. */
<span class="lineNum">     396 </span><span class="lineNoCov">          0 :                 if (eep_config.max_host_qng == 0) {</span>
<span class="lineNum">     397 </span><span class="lineNoCov">          0 :                         eep_config.max_host_qng = ADW_DEF_MAX_HOST_QNG;</span>
<span class="lineNum">     398 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     399 </span><span class="lineNoCov">          0 :                         eep_config.max_host_qng = ADW_DEF_MIN_HOST_QNG;</span>
<span class="lineNum">     400 </span>            :                 }
<span class="lineNum">     401 </span>            :         }
<span class="lineNum">     402 </span>            : 
<span class="lineNum">     403 </span><span class="lineNoCov">          0 :         if (eep_config.max_dvc_qng &gt; ADW_DEF_MAX_DVC_QNG) {</span>
<span class="lineNum">     404 </span><span class="lineNoCov">          0 :                 eep_config.max_dvc_qng = ADW_DEF_MAX_DVC_QNG;</span>
<span class="lineNum">     405 </span><span class="lineNoCov">          0 :         } else if (eep_config.max_dvc_qng &lt; ADW_DEF_MIN_DVC_QNG) {</span>
<span class="lineNum">     406 </span>            :                 /* If the value is zero, assume it is uninitialized. */
<span class="lineNum">     407 </span><span class="lineNoCov">          0 :                 if (eep_config.max_dvc_qng == 0) {</span>
<span class="lineNum">     408 </span><span class="lineNoCov">          0 :                         eep_config.max_dvc_qng = ADW_DEF_MAX_DVC_QNG;</span>
<span class="lineNum">     409 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     410 </span><span class="lineNoCov">          0 :                         eep_config.max_dvc_qng = ADW_DEF_MIN_DVC_QNG;</span>
<span class="lineNum">     411 </span>            :                 }
<span class="lineNum">     412 </span>            :         }
<span class="lineNum">     413 </span>            : 
<span class="lineNum">     414 </span>            :         /*
<span class="lineNum">     415 </span>            :          * If 'max_dvc_qng' is greater than 'max_host_qng', then
<span class="lineNum">     416 </span>            :          * set 'max_dvc_qng' to 'max_host_qng'.
<span class="lineNum">     417 </span>            :          */
<span class="lineNum">     418 </span><span class="lineNoCov">          0 :         if (eep_config.max_dvc_qng &gt; eep_config.max_host_qng) {</span>
<span class="lineNum">     419 </span><span class="lineNoCov">          0 :                 eep_config.max_dvc_qng = eep_config.max_host_qng;</span>
<span class="lineNum">     420 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     421 </span>            : 
<span class="lineNum">     422 </span>            :         /*
<span class="lineNum">     423 </span>            :          * Set ADW_SOFTC 'max_host_qng' and 'max_dvc_qng'
<span class="lineNum">     424 </span>            :          * values based on possibly adjusted EEPROM values.
<span class="lineNum">     425 </span>            :          */
<span class="lineNum">     426 </span><span class="lineNoCov">          0 :         sc-&gt;max_host_qng = eep_config.max_host_qng;</span>
<span class="lineNum">     427 </span><span class="lineNoCov">          0 :         sc-&gt;max_dvc_qng = eep_config.max_dvc_qng;</span>
<span class="lineNum">     428 </span>            : 
<span class="lineNum">     429 </span>            : 
<span class="lineNum">     430 </span>            :         /*
<span class="lineNum">     431 </span>            :          * If the EEPROM 'termination' field is set to automatic (0), then set
<span class="lineNum">     432 </span>            :          * the ADW_SOFTC.cfg 'termination' field to automatic also.
<span class="lineNum">     433 </span>            :          *
<span class="lineNum">     434 </span>            :          * If the termination is specified with a non-zero 'termination'
<span class="lineNum">     435 </span>            :          * value check that a legal value is set and set the ADW_SOFTC.cfg
<span class="lineNum">     436 </span>            :          * 'termination' field appropriately.
<span class="lineNum">     437 </span>            :          */
<span class="lineNum">     438 </span>            : 
<span class="lineNum">     439 </span><span class="lineNoCov">          0 :         switch(sc-&gt;chip_type) {</span>
<span class="lineNum">     440 </span>            :         case ADW_CHIP_ASC3550:
<span class="lineNum">     441 </span><span class="lineNoCov">          0 :                 sc-&gt;cfg.termination = 0;     /* auto termination */</span>
<span class="lineNum">     442 </span><span class="lineNoCov">          0 :                 switch(eep_config.termination_se) {</span>
<span class="lineNum">     443 </span>            :                 case 3:
<span class="lineNum">     444 </span>            :                         /* Enable manual control with low on / high on. */
<span class="lineNum">     445 </span><span class="lineNoCov">          0 :                         sc-&gt;cfg.termination |= ADW_TERM_CTL_L;</span>
<span class="lineNum">     446 </span>            :                 case 2:
<span class="lineNum">     447 </span>            :                         /* Enable manual control with low off / high on. */
<span class="lineNum">     448 </span><span class="lineNoCov">          0 :                         sc-&gt;cfg.termination |= ADW_TERM_CTL_H;</span>
<span class="lineNum">     449 </span>            :                 case 1:
<span class="lineNum">     450 </span>            :                         /* Enable manual control with low off / high off. */
<span class="lineNum">     451 </span><span class="lineNoCov">          0 :                         sc-&gt;cfg.termination |= ADW_TERM_CTL_SEL;</span>
<span class="lineNum">     452 </span>            :                 case 0:
<span class="lineNum">     453 </span>            :                         break;
<span class="lineNum">     454 </span>            :                 default:
<span class="lineNum">     455 </span><span class="lineNoCov">          0 :                         warn_code |= ADW_WARN_EEPROM_TERMINATION;</span>
<span class="lineNum">     456 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     457 </span>            :                 break;
<span class="lineNum">     458 </span>            : 
<span class="lineNum">     459 </span>            :         case ADW_CHIP_ASC38C0800:
<span class="lineNum">     460 </span>            :         case ADW_CHIP_ASC38C1600:
<span class="lineNum">     461 </span><span class="lineNoCov">          0 :                 switch(eep_config.termination_se) {</span>
<span class="lineNum">     462 </span>            :                 case 0:
<span class="lineNum">     463 </span>            :                         /* auto termination for SE */
<span class="lineNum">     464 </span>            :                         termination = 0;
<span class="lineNum">     465 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     466 </span>            :                 case 1:
<span class="lineNum">     467 </span>            :                         /* Enable manual control with low off / high off. */
<span class="lineNum">     468 </span>            :                         termination = 0;
<span class="lineNum">     469 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     470 </span>            :                 case 2:
<span class="lineNum">     471 </span>            :                         /* Enable manual control with low off / high on. */
<span class="lineNum">     472 </span>            :                         termination = ADW_TERM_SE_HI;
<span class="lineNum">     473 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     474 </span>            :                 case 3:
<span class="lineNum">     475 </span>            :                         /* Enable manual control with low on / high on. */
<span class="lineNum">     476 </span>            :                         termination = ADW_TERM_SE;
<span class="lineNum">     477 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     478 </span>            :                 default:
<span class="lineNum">     479 </span>            :                         /*
<span class="lineNum">     480 </span>            :                          * The EEPROM 'termination_se' field contains a
<span class="lineNum">     481 </span>            :                          * bad value. Use automatic termination instead.
<span class="lineNum">     482 </span>            :                          */
<span class="lineNum">     483 </span>            :                         termination = 0;
<span class="lineNum">     484 </span><span class="lineNoCov">          0 :                         warn_code |= ADW_WARN_EEPROM_TERMINATION;</span>
<span class="lineNum">     485 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     486 </span>            : 
<span class="lineNum">     487 </span><span class="lineNoCov">          0 :                 switch(eep_config.termination_lvd) {</span>
<span class="lineNum">     488 </span>            :                 case 0:
<span class="lineNum">     489 </span>            :                         /* auto termination for LVD */
<span class="lineNum">     490 </span><span class="lineNoCov">          0 :                         sc-&gt;cfg.termination = termination;</span>
<span class="lineNum">     491 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     492 </span>            :                 case 1:
<span class="lineNum">     493 </span>            :                         /* Enable manual control with low off / high off. */
<span class="lineNum">     494 </span><span class="lineNoCov">          0 :                         sc-&gt;cfg.termination = termination;</span>
<span class="lineNum">     495 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     496 </span>            :                 case 2:
<span class="lineNum">     497 </span>            :                         /* Enable manual control with low off / high on. */
<span class="lineNum">     498 </span><span class="lineNoCov">          0 :                         sc-&gt;cfg.termination = termination | ADW_TERM_LVD_HI;</span>
<span class="lineNum">     499 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     500 </span>            :                 case 3:
<span class="lineNum">     501 </span>            :                         /* Enable manual control with low on / high on. */
<span class="lineNum">     502 </span><span class="lineNoCov">          0 :                         sc-&gt;cfg.termination = termination | ADW_TERM_LVD;</span>
<span class="lineNum">     503 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     504 </span>            :                 default:
<span class="lineNum">     505 </span>            :                         /*
<span class="lineNum">     506 </span>            :                          * The EEPROM 'termination_lvd' field contains a
<span class="lineNum">     507 </span>            :                          * bad value. Use automatic termination instead.
<span class="lineNum">     508 </span>            :                          */
<span class="lineNum">     509 </span><span class="lineNoCov">          0 :                         sc-&gt;cfg.termination = termination;</span>
<span class="lineNum">     510 </span><span class="lineNoCov">          0 :                         warn_code |= ADW_WARN_EEPROM_TERMINATION;</span>
<span class="lineNum">     511 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     512 </span>            :                 break;
<span class="lineNum">     513 </span>            :         }
<span class="lineNum">     514 </span>            : 
<span class="lineNum">     515 </span><span class="lineNoCov">          0 :         return warn_code;</span>
<span class="lineNum">     516 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     517 </span>            : 
<span class="lineNum">     518 </span>            : 
<span class="lineNum">     519 </span>            : /*
<span class="lineNum">     520 </span>            :  * Initialize the ASC-3550/ASC-38C0800/ASC-38C1600.
<span class="lineNum">     521 </span>            :  *
<span class="lineNum">     522 </span>            :  * On failure return the error code.
<a name="523"><span class="lineNum">     523 </span>            :  */</a>
<span class="lineNum">     524 </span>            : int
<span class="lineNum">     525 </span><span class="lineNoCov">          0 : AdwInitDriver(ADW_SOFTC *sc)</span>
<span class="lineNum">     526 </span>            : {
<span class="lineNum">     527 </span><span class="lineNoCov">          0 :         bus_space_tag_t iot = sc-&gt;sc_iot;</span>
<span class="lineNum">     528 </span><span class="lineNoCov">          0 :         bus_space_handle_t ioh = sc-&gt;sc_ioh;</span>
<span class="lineNum">     529 </span>            :         u_int16_t       error_code;
<span class="lineNum">     530 </span>            :         int             word;
<span class="lineNum">     531 </span>            :         int             i;
<span class="lineNum">     532 </span><span class="lineNoCov">          0 :         u_int16_t       bios_mem[ADW_MC_BIOSLEN/2];     /* BIOS RISC Memory</span>
<span class="lineNum">     533 </span>            :                                                                 0x40-0x8F. */
<span class="lineNum">     534 </span>            :         u_int16_t       wdtr_able = 0, sdtr_able, ppr_able, tagqng_able;
<span class="lineNum">     535 </span><span class="lineNoCov">          0 :         u_int8_t        max_cmd[ADW_MAX_TID + 1];</span>
<span class="lineNum">     536 </span>            :         u_int8_t        tid;
<span class="lineNum">     537 </span>            : 
<span class="lineNum">     538 </span>            : 
<span class="lineNum">     539 </span>            :         error_code = 0;
<span class="lineNum">     540 </span>            : 
<span class="lineNum">     541 </span>            :         /*
<span class="lineNum">     542 </span>            :          * Save the RISC memory BIOS region before writing the microcode.
<span class="lineNum">     543 </span>            :          * The BIOS may already be loaded and using its RISC LRAM region
<span class="lineNum">     544 </span>            :          * so its region must be saved and restored.
<span class="lineNum">     545 </span>            :          *
<span class="lineNum">     546 </span>            :          * Note: This code makes the assumption, which is currently true,
<span class="lineNum">     547 </span>            :          * that a chip reset does not clear RISC LRAM.
<span class="lineNum">     548 </span>            :          */
<span class="lineNum">     549 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ADW_MC_BIOSLEN/2; i++) {</span>
<span class="lineNum">     550 </span><span class="lineNoCov">          0 :                 ADW_READ_WORD_LRAM(iot, ioh, ADW_MC_BIOSMEM+(2*i), bios_mem[i]);</span>
<span class="lineNum">     551 </span>            :         }
<span class="lineNum">     552 </span>            : 
<span class="lineNum">     553 </span>            :         /*
<span class="lineNum">     554 </span>            :          * Save current per TID negotiated values.
<span class="lineNum">     555 </span>            :          */
<span class="lineNum">     556 </span><span class="lineNoCov">          0 :         switch (sc-&gt;chip_type) {</span>
<span class="lineNum">     557 </span>            :         case ADW_CHIP_ASC3550:
<span class="lineNum">     558 </span><span class="lineNoCov">          0 :                 if (bios_mem[(ADW_MC_BIOS_SIGNATURE-ADW_MC_BIOSMEM)/2]==0x55AA){</span>
<span class="lineNum">     559 </span>            : 
<span class="lineNum">     560 </span>            :                         u_int16_t  bios_version, major, minor;
<span class="lineNum">     561 </span>            : 
<span class="lineNum">     562 </span><span class="lineNoCov">          0 :                         bios_version = bios_mem[(ADW_MC_BIOS_VERSION -</span>
<span class="lineNum">     563 </span>            :                                         ADW_MC_BIOSMEM) / 2];
<span class="lineNum">     564 </span><span class="lineNoCov">          0 :                         major = (bios_version  &gt;&gt; 12) &amp; 0xF;</span>
<span class="lineNum">     565 </span><span class="lineNoCov">          0 :                         minor = (bios_version  &gt;&gt; 8) &amp; 0xF;</span>
<span class="lineNum">     566 </span><span class="lineNoCov">          0 :                         if (major &lt; 3 || (major == 3 &amp;&amp; minor == 1)) {</span>
<span class="lineNum">     567 </span>            :                             /*
<span class="lineNum">     568 </span>            :                              * BIOS 3.1 and earlier location of
<span class="lineNum">     569 </span>            :                              * 'wdtr_able' variable.
<span class="lineNum">     570 </span>            :                              */
<span class="lineNum">     571 </span><span class="lineNoCov">          0 :                             ADW_READ_WORD_LRAM(iot, ioh, 0x120, wdtr_able);</span>
<span class="lineNum">     572 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">     573 </span><span class="lineNoCov">          0 :                             ADW_READ_WORD_LRAM(iot, ioh, ADW_MC_WDTR_ABLE,</span>
<span class="lineNum">     574 </span>            :                                             wdtr_able);
<span class="lineNum">     575 </span>            :                         }
<span class="lineNum">     576 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     577 </span>            :                 break;
<span class="lineNum">     578 </span>            : 
<span class="lineNum">     579 </span>            :         case ADW_CHIP_ASC38C1600:
<span class="lineNum">     580 </span><span class="lineNoCov">          0 :                 ADW_READ_WORD_LRAM(iot, ioh, ADW_MC_PPR_ABLE, ppr_able);</span>
<span class="lineNum">     581 </span>            :                 /* FALLTHROUGH */
<span class="lineNum">     582 </span>            :         case ADW_CHIP_ASC38C0800:
<span class="lineNum">     583 </span><span class="lineNoCov">          0 :                 ADW_READ_WORD_LRAM(iot, ioh, ADW_MC_WDTR_ABLE, wdtr_able);</span>
<span class="lineNum">     584 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     585 </span>            :         }
<span class="lineNum">     586 </span><span class="lineNoCov">          0 :         ADW_READ_WORD_LRAM(iot, ioh, ADW_MC_SDTR_ABLE, sdtr_able);</span>
<span class="lineNum">     587 </span><span class="lineNoCov">          0 :         ADW_READ_WORD_LRAM(iot, ioh, ADW_MC_TAGQNG_ABLE, tagqng_able);</span>
<span class="lineNum">     588 </span><span class="lineNoCov">          0 :         for (tid = 0; tid &lt;= ADW_MAX_TID; tid++) {</span>
<span class="lineNum">     589 </span><span class="lineNoCov">          0 :                 ADW_READ_BYTE_LRAM(iot, ioh, ADW_MC_NUMBER_OF_MAX_CMD + tid,</span>
<span class="lineNum">     590 </span>            :                         max_cmd[tid]);
<span class="lineNum">     591 </span>            :         }
<span class="lineNum">     592 </span>            : 
<span class="lineNum">     593 </span>            :         /*
<span class="lineNum">     594 </span>            :          * Perform a RAM Built-In Self Test
<span class="lineNum">     595 </span>            :          */
<span class="lineNum">     596 </span><span class="lineNoCov">          0 :         if((error_code = AdwRamSelfTest(iot, ioh, sc-&gt;chip_type))) {</span>
<span class="lineNum">     597 </span><span class="lineNoCov">          0 :                 return error_code;</span>
<span class="lineNum">     598 </span>            :         }
<span class="lineNum">     599 </span>            : 
<span class="lineNum">     600 </span>            :         /*
<span class="lineNum">     601 </span>            :          * Load the Microcode
<span class="lineNum">     602 </span>            :          */
<span class="lineNum">     603 </span>            :         ;
<span class="lineNum">     604 </span><span class="lineNoCov">          0 :         if((error_code = AdwLoadMCode(iot, ioh, bios_mem, sc-&gt;chip_type))) {</span>
<span class="lineNum">     605 </span><span class="lineNoCov">          0 :                 return error_code;</span>
<span class="lineNum">     606 </span>            :         }
<span class="lineNum">     607 </span>            : 
<span class="lineNum">     608 </span>            :         /*
<span class="lineNum">     609 </span>            :          * Read microcode version and date.
<span class="lineNum">     610 </span>            :          */
<span class="lineNum">     611 </span><span class="lineNoCov">          0 :         ADW_READ_WORD_LRAM(iot, ioh, ADW_MC_VERSION_DATE, sc-&gt;cfg.mcode_date);</span>
<span class="lineNum">     612 </span><span class="lineNoCov">          0 :         ADW_READ_WORD_LRAM(iot, ioh, ADW_MC_VERSION_NUM, sc-&gt;cfg.mcode_version);</span>
<span class="lineNum">     613 </span>            : 
<span class="lineNum">     614 </span>            :         /*
<span class="lineNum">     615 </span>            :          * If the PCI Configuration Command Register &quot;Parity Error Response
<span class="lineNum">     616 </span>            :          * Control&quot; Bit was clear (0), then set the microcode variable
<span class="lineNum">     617 </span>            :          * 'control_flag' CONTROL_FLAG_IGNORE_PERR flag to tell the microcode
<span class="lineNum">     618 </span>            :          * to ignore DMA parity errors.
<span class="lineNum">     619 </span>            :          */
<span class="lineNum">     620 </span><span class="lineNoCov">          0 :         if (sc-&gt;cfg.control_flag &amp; CONTROL_FLAG_IGNORE_PERR) {</span>
<span class="lineNum">     621 </span><span class="lineNoCov">          0 :                 ADW_READ_WORD_LRAM(iot, ioh, ADW_MC_CONTROL_FLAG, word);</span>
<span class="lineNum">     622 </span><span class="lineNoCov">          0 :                 ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_CONTROL_FLAG,</span>
<span class="lineNum">     623 </span>            :                                         word | CONTROL_FLAG_IGNORE_PERR);
<span class="lineNum">     624 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     625 </span>            : 
<span class="lineNum">     626 </span><span class="lineNoCov">          0 :         switch (sc-&gt;chip_type) {</span>
<span class="lineNum">     627 </span>            :         case ADW_CHIP_ASC3550:
<span class="lineNum">     628 </span>            :                 /*
<span class="lineNum">     629 </span>            :                  * For ASC-3550, setting the START_CTL_EMFU [3:2] bits sets a
<span class="lineNum">     630 </span>            :                  * FIFO threshold of 128 bytes.
<span class="lineNum">     631 </span>            :                  * This register is only accessible to the host.
<span class="lineNum">     632 </span>            :                  */
<span class="lineNum">     633 </span><span class="lineNoCov">          0 :                 ADW_WRITE_BYTE_REGISTER(iot, ioh, IOPB_DMA_CFG0,</span>
<span class="lineNum">     634 </span>            :                                 START_CTL_EMFU | READ_CMD_MRM);
<span class="lineNum">     635 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     636 </span>            : 
<span class="lineNum">     637 </span>            :         case ADW_CHIP_ASC38C0800:
<span class="lineNum">     638 </span>            :                 /*
<span class="lineNum">     639 </span>            :                  * Write 1 to bit 14 'DIS_TERM_DRV' in the SCSI_CFG1 register.
<span class="lineNum">     640 </span>            :                  * When DIS_TERM_DRV set to 1, C_DET[3:0] will reflect current
<span class="lineNum">     641 </span>            :                  * cable detection and then we are able to read C_DET[3:0].
<span class="lineNum">     642 </span>            :                  *
<span class="lineNum">     643 </span>            :                  * Note: We will reset DIS_TERM_DRV to 0 in the 'Set SCSI_CFG1
<span class="lineNum">     644 </span>            :                  * Microcode Default Value' section below.
<span class="lineNum">     645 </span>            :                  */
<span class="lineNum">     646 </span><span class="lineNoCov">          0 :                 ADW_WRITE_WORD_REGISTER(iot, ioh, IOPW_SCSI_CFG1,</span>
<span class="lineNum">     647 </span>            :                                 ADW_READ_WORD_REGISTER(iot, ioh, IOPW_SCSI_CFG1)
<span class="lineNum">     648 </span>            :                                 | ADW_DIS_TERM_DRV);
<span class="lineNum">     649 </span>            : 
<span class="lineNum">     650 </span>            :                 /*
<span class="lineNum">     651 </span>            :                  * For ASC-38C0800, set FIFO_THRESH_80B [6:4] bits and
<span class="lineNum">     652 </span>            :                  * START_CTL_TH [3:2] bits for the default FIFO threshold.
<span class="lineNum">     653 </span>            :                  *
<span class="lineNum">     654 </span>            :                  * Note: ASC-38C0800 FIFO threshold has been changed to
<span class="lineNum">     655 </span>            :                  * 256 bytes.
<span class="lineNum">     656 </span>            :                  *
<span class="lineNum">     657 </span>            :                  * For DMA Errata #4 set the BC_THRESH_ENB bit.
<span class="lineNum">     658 </span>            :                  */
<span class="lineNum">     659 </span><span class="lineNoCov">          0 :                 ADW_WRITE_BYTE_REGISTER(iot, ioh, IOPB_DMA_CFG0,</span>
<span class="lineNum">     660 </span>            :                                                 BC_THRESH_ENB | FIFO_THRESH_80B
<span class="lineNum">     661 </span>            :                                                 | START_CTL_TH | READ_CMD_MRM);
<span class="lineNum">     662 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     663 </span>            : 
<span class="lineNum">     664 </span>            :         case ADW_CHIP_ASC38C1600:
<span class="lineNum">     665 </span>            :                 /*
<span class="lineNum">     666 </span>            :                  * Write 1 to bit 14 'DIS_TERM_DRV' in the SCSI_CFG1 register.
<span class="lineNum">     667 </span>            :                  * When DIS_TERM_DRV set to 1, C_DET[3:0] will reflect current
<span class="lineNum">     668 </span>            :                  * cable detection and then we are able to read C_DET[3:0].
<span class="lineNum">     669 </span>            :                  *
<span class="lineNum">     670 </span>            :                  * Note: We will reset DIS_TERM_DRV to 0 in the 'Set SCSI_CFG1
<span class="lineNum">     671 </span>            :                  * Microcode Default Value' section below.
<span class="lineNum">     672 </span>            :                  */
<span class="lineNum">     673 </span><span class="lineNoCov">          0 :                 ADW_WRITE_WORD_REGISTER(iot, ioh, IOPW_SCSI_CFG1,</span>
<span class="lineNum">     674 </span>            :                                 ADW_READ_WORD_REGISTER(iot, ioh, IOPW_SCSI_CFG1)
<span class="lineNum">     675 </span>            :                                 | ADW_DIS_TERM_DRV);
<span class="lineNum">     676 </span>            : 
<span class="lineNum">     677 </span>            :                 /*
<span class="lineNum">     678 </span>            :                  * If the BIOS control flag AIPP (Asynchronous Information
<span class="lineNum">     679 </span>            :                  * Phase Protection) disable bit is not set, then set the
<span class="lineNum">     680 </span>            :                  * firmware 'control_flag' CONTROL_FLAG_ENABLE_AIPP bit to
<span class="lineNum">     681 </span>            :                  * enable AIPP checking and encoding.
<span class="lineNum">     682 </span>            :                  */
<span class="lineNum">     683 </span><span class="lineNoCov">          0 :                 if ((sc-&gt;bios_ctrl &amp; BIOS_CTRL_AIPP_DIS) == 0) {</span>
<span class="lineNum">     684 </span><span class="lineNoCov">          0 :                         ADW_READ_WORD_LRAM(iot, ioh, ADW_MC_CONTROL_FLAG, word);</span>
<span class="lineNum">     685 </span><span class="lineNoCov">          0 :                         ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_CONTROL_FLAG,</span>
<span class="lineNum">     686 </span>            :                                         word | CONTROL_FLAG_ENABLE_AIPP);
<span class="lineNum">     687 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     688 </span>            : 
<span class="lineNum">     689 </span>            :                 /*
<span class="lineNum">     690 </span>            :                  * For ASC-38C1600 use DMA_CFG0 default values:
<span class="lineNum">     691 </span>            :                  * FIFO_THRESH_80B [6:4], and START_CTL_TH [3:2].
<span class="lineNum">     692 </span>            :                  */
<span class="lineNum">     693 </span><span class="lineNoCov">          0 :                 ADW_WRITE_BYTE_REGISTER(iot, ioh, IOPB_DMA_CFG0,</span>
<span class="lineNum">     694 </span>            :                                 FIFO_THRESH_80B | START_CTL_TH | READ_CMD_MRM);
<span class="lineNum">     695 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     696 </span>            :         }
<span class="lineNum">     697 </span>            : 
<span class="lineNum">     698 </span>            :         /*
<span class="lineNum">     699 </span>            :          * Microcode operating variables for WDTR, SDTR, and command tag
<span class="lineNum">     700 </span>            :          * queuing will be set in AdwInquiryHandling() based on what a
<span class="lineNum">     701 </span>            :          * device reports it is capable of in Inquiry byte 7.
<span class="lineNum">     702 </span>            :          *
<span class="lineNum">     703 </span>            :          * If SCSI Bus Resets have been disabled, then directly set
<span class="lineNum">     704 </span>            :          * SDTR and WDTR from the EEPROM configuration. This will allow
<span class="lineNum">     705 </span>            :          * the BIOS and warm boot to work without a SCSI bus hang on
<span class="lineNum">     706 </span>            :          * the Inquiry caused by host and target mismatched DTR values.
<span class="lineNum">     707 </span>            :          * Without the SCSI Bus Reset, before an Inquiry a device can't
<span class="lineNum">     708 </span>            :          * be assumed to be in Asynchronous, Narrow mode.
<span class="lineNum">     709 </span>            :          */
<span class="lineNum">     710 </span><span class="lineNoCov">          0 :         if ((sc-&gt;bios_ctrl &amp; BIOS_CTRL_RESET_SCSI_BUS) == 0) {</span>
<span class="lineNum">     711 </span><span class="lineNoCov">          0 :                 ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_WDTR_ABLE, sc-&gt;wdtr_able);</span>
<span class="lineNum">     712 </span><span class="lineNoCov">          0 :                 ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_SDTR_ABLE, sc-&gt;sdtr_able);</span>
<span class="lineNum">     713 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     714 </span>            : 
<span class="lineNum">     715 </span>            :         /*
<span class="lineNum">     716 </span>            :          * Set microcode operating variables for SDTR_SPEED1, SDTR_SPEED2,
<span class="lineNum">     717 </span>            :          * SDTR_SPEED3, and SDTR_SPEED4 based on the ULTRA EEPROM per TID
<span class="lineNum">     718 </span>            :          * bitmask. These values determine the maximum SDTR speed negotiated
<span class="lineNum">     719 </span>            :          * with a device.
<span class="lineNum">     720 </span>            :          *
<span class="lineNum">     721 </span>            :          * The SDTR per TID bitmask overrides the SDTR_SPEED1, SDTR_SPEED2,
<span class="lineNum">     722 </span>            :          * SDTR_SPEED3, and SDTR_SPEED4 values so it is safe to set them
<span class="lineNum">     723 </span>            :          * without determining here whether the device supports SDTR.
<span class="lineNum">     724 </span>            :          */
<span class="lineNum">     725 </span><span class="lineNoCov">          0 :         switch (sc-&gt;chip_type) {</span>
<span class="lineNum">     726 </span>            :         case ADW_CHIP_ASC3550:
<span class="lineNum">     727 </span>            :                 word = 0;
<span class="lineNum">     728 </span><span class="lineNoCov">          0 :                 for (tid = 0; tid &lt;= ADW_MAX_TID; tid++) {</span>
<span class="lineNum">     729 </span><span class="lineNoCov">          0 :                         if (ADW_TID_TO_TIDMASK(tid) &amp; sc-&gt;ultra_able) {</span>
<span class="lineNum">     730 </span>            :                                 /* Set Ultra speed for TID 'tid'. */
<span class="lineNum">     731 </span><span class="lineNoCov">          0 :                                 word |= (0x3 &lt;&lt; (4 * (tid % 4)));</span>
<span class="lineNum">     732 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">     733 </span>            :                                 /* Set Fast speed for TID 'tid'. */
<span class="lineNum">     734 </span><span class="lineNoCov">          0 :                                 word |= (0x2 &lt;&lt; (4 * (tid % 4)));</span>
<span class="lineNum">     735 </span>            :                         }
<span class="lineNum">     736 </span>            :                         /* Check if done with sdtr_speed1. */
<span class="lineNum">     737 </span><span class="lineNoCov">          0 :                         if (tid == 3) {</span>
<span class="lineNum">     738 </span><span class="lineNoCov">          0 :                                 ADW_WRITE_WORD_LRAM(iot, ioh,</span>
<span class="lineNum">     739 </span>            :                                                 ADW_MC_SDTR_SPEED1, word);
<span class="lineNum">     740 </span>            :                                 word = 0;
<span class="lineNum">     741 </span>            :                         /* Check if done with sdtr_speed2. */
<span class="lineNum">     742 </span><span class="lineNoCov">          0 :                         } else if (tid == 7) {</span>
<span class="lineNum">     743 </span><span class="lineNoCov">          0 :                                 ADW_WRITE_WORD_LRAM(iot, ioh,</span>
<span class="lineNum">     744 </span>            :                                                 ADW_MC_SDTR_SPEED2, word);
<span class="lineNum">     745 </span>            :                                 word = 0;
<span class="lineNum">     746 </span>            :                         /* Check if done with sdtr_speed3. */
<span class="lineNum">     747 </span><span class="lineNoCov">          0 :                         } else if (tid == 11) {</span>
<span class="lineNum">     748 </span><span class="lineNoCov">          0 :                                 ADW_WRITE_WORD_LRAM(iot, ioh,</span>
<span class="lineNum">     749 </span>            :                                                 ADW_MC_SDTR_SPEED3, word);
<span class="lineNum">     750 </span>            :                                 word = 0;
<span class="lineNum">     751 </span>            :                         /* Check if done with sdtr_speed4. */
<span class="lineNum">     752 </span><span class="lineNoCov">          0 :                         } else if (tid == 15) {</span>
<span class="lineNum">     753 </span><span class="lineNoCov">          0 :                                 ADW_WRITE_WORD_LRAM(iot, ioh,</span>
<span class="lineNum">     754 </span>            :                                                 ADW_MC_SDTR_SPEED4, word);
<span class="lineNum">     755 </span>            :                                 /* End of loop. */
<span class="lineNum">     756 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     757 </span>            :                 }
<span class="lineNum">     758 </span>            : 
<span class="lineNum">     759 </span>            :                 /*
<span class="lineNum">     760 </span>            :                  * Set microcode operating variable for the
<span class="lineNum">     761 </span>            :                  * disconnect per TID bitmask.
<span class="lineNum">     762 </span>            :                  */
<span class="lineNum">     763 </span><span class="lineNoCov">          0 :                 ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_DISC_ENABLE,</span>
<span class="lineNum">     764 </span>            :                                                         sc-&gt;cfg.disc_enable);
<span class="lineNum">     765 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     766 </span>            : 
<span class="lineNum">     767 </span>            :         case ADW_CHIP_ASC38C0800:
<span class="lineNum">     768 </span>            :                 /* FALLTHROUGH */
<span class="lineNum">     769 </span>            :         case ADW_CHIP_ASC38C1600:
<span class="lineNum">     770 </span><span class="lineNoCov">          0 :                 ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_DISC_ENABLE,</span>
<span class="lineNum">     771 </span>            :                                                         sc-&gt;cfg.disc_enable);
<span class="lineNum">     772 </span><span class="lineNoCov">          0 :                 ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_SDTR_SPEED1,</span>
<span class="lineNum">     773 </span>            :                                                         sc-&gt;sdtr_speed1);
<span class="lineNum">     774 </span><span class="lineNoCov">          0 :                 ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_SDTR_SPEED2,</span>
<span class="lineNum">     775 </span>            :                                                         sc-&gt;sdtr_speed2);
<span class="lineNum">     776 </span><span class="lineNoCov">          0 :                 ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_SDTR_SPEED3,</span>
<span class="lineNum">     777 </span>            :                                                         sc-&gt;sdtr_speed3);
<span class="lineNum">     778 </span><span class="lineNoCov">          0 :                 ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_SDTR_SPEED4,</span>
<span class="lineNum">     779 </span>            :                                                         sc-&gt;sdtr_speed4);
<span class="lineNum">     780 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     781 </span>            :         }
<span class="lineNum">     782 </span>            : 
<span class="lineNum">     783 </span>            : 
<span class="lineNum">     784 </span>            :         /*
<span class="lineNum">     785 </span>            :          * Set SCSI_CFG0 Microcode Default Value.
<span class="lineNum">     786 </span>            :          *
<span class="lineNum">     787 </span>            :          * The microcode will set the SCSI_CFG0 register using this value
<span class="lineNum">     788 </span>            :          * after it is started below.
<span class="lineNum">     789 </span>            :          */
<span class="lineNum">     790 </span><span class="lineNoCov">          0 :         ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_DEFAULT_SCSI_CFG0,</span>
<span class="lineNum">     791 </span>            :                 ADW_PARITY_EN | ADW_QUEUE_128 | ADW_SEL_TMO_LONG |
<span class="lineNum">     792 </span>            :                 ADW_OUR_ID_EN | sc-&gt;chip_scsi_id);
<span class="lineNum">     793 </span>            : 
<span class="lineNum">     794 </span>            : 
<span class="lineNum">     795 </span><span class="lineNoCov">          0 :         switch(sc-&gt;chip_type) {</span>
<span class="lineNum">     796 </span>            :         case ADW_CHIP_ASC3550:
<span class="lineNum">     797 </span><span class="lineNoCov">          0 :                 error_code = AdwASC3550Cabling(iot, ioh, &amp;sc-&gt;cfg);</span>
<span class="lineNum">     798 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     799 </span>            : 
<span class="lineNum">     800 </span>            :         case ADW_CHIP_ASC38C0800:
<span class="lineNum">     801 </span><span class="lineNoCov">          0 :                 error_code = AdwASC38C0800Cabling(iot, ioh, &amp;sc-&gt;cfg);</span>
<span class="lineNum">     802 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     803 </span>            : 
<span class="lineNum">     804 </span>            :         case ADW_CHIP_ASC38C1600:
<span class="lineNum">     805 </span><span class="lineNoCov">          0 :                 error_code = AdwASC38C1600Cabling(iot, ioh, &amp;sc-&gt;cfg);</span>
<span class="lineNum">     806 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     807 </span>            :         }
<span class="lineNum">     808 </span><span class="lineNoCov">          0 :         if(error_code) {</span>
<span class="lineNum">     809 </span><span class="lineNoCov">          0 :                 return error_code;</span>
<span class="lineNum">     810 </span>            :         }
<span class="lineNum">     811 </span>            : 
<span class="lineNum">     812 </span>            :         /*
<span class="lineNum">     813 </span>            :          * Set SEL_MASK Microcode Default Value
<span class="lineNum">     814 </span>            :          *
<span class="lineNum">     815 </span>            :          * The microcode will set the SEL_MASK register using this value
<span class="lineNum">     816 </span>            :          * after it is started below.
<span class="lineNum">     817 </span>            :          */
<span class="lineNum">     818 </span><span class="lineNoCov">          0 :         ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_DEFAULT_SEL_MASK,</span>
<span class="lineNum">     819 </span>            :                 ADW_TID_TO_TIDMASK(sc-&gt;chip_scsi_id));
<span class="lineNum">     820 </span>            : 
<span class="lineNum">     821 </span>            :         /*
<span class="lineNum">     822 </span>            :          * Create and Initialize Host-&gt;RISC Carrier lists
<span class="lineNum">     823 </span>            :          */
<span class="lineNum">     824 </span><span class="lineNoCov">          0 :         sc-&gt;carr_freelist = AdwInitCarriers(sc-&gt;sc_dmamap_carrier,</span>
<span class="lineNum">     825 </span><span class="lineNoCov">          0 :                                                 sc-&gt;sc_control-&gt;carriers);</span>
<span class="lineNum">     826 </span>            : 
<span class="lineNum">     827 </span>            :         /*
<span class="lineNum">     828 </span>            :          * Set-up the Host-&gt;RISC Initiator Command Queue (ICQ).
<span class="lineNum">     829 </span>            :          */
<span class="lineNum">     830 </span>            : 
<span class="lineNum">     831 </span><span class="lineNoCov">          0 :         if ((sc-&gt;icq_sp = sc-&gt;carr_freelist) == NULL) {</span>
<span class="lineNum">     832 </span><span class="lineNoCov">          0 :                 return ADW_IERR_NO_CARRIER;</span>
<span class="lineNum">     833 </span>            :         }
<span class="lineNum">     834 </span><span class="lineNoCov">          0 :         sc-&gt;carr_freelist = ADW_CARRIER_VADDR(sc,</span>
<span class="lineNum">     835 </span>            :                         ADW_GET_CARRP(sc-&gt;icq_sp-&gt;next_ba));
<span class="lineNum">     836 </span>            : 
<span class="lineNum">     837 </span>            :         /*
<span class="lineNum">     838 </span>            :          * The first command issued will be placed in the stopper carrier.
<span class="lineNum">     839 </span>            :          */
<span class="lineNum">     840 </span><span class="lineNoCov">          0 :         sc-&gt;icq_sp-&gt;next_ba = ADW_CQ_STOPPER;</span>
<span class="lineNum">     841 </span>            : 
<span class="lineNum">     842 </span>            :         /*
<span class="lineNum">     843 </span>            :          * Set RISC ICQ physical address start value.
<span class="lineNum">     844 </span>            :          */
<span class="lineNum">     845 </span><span class="lineNoCov">          0 :         ADW_WRITE_DWORD_LRAM(iot, ioh, ADW_MC_ICQ, sc-&gt;icq_sp-&gt;carr_ba);</span>
<span class="lineNum">     846 </span>            : 
<span class="lineNum">     847 </span>            :         /*
<span class="lineNum">     848 </span>            :          * Initialize the COMMA register to the same value otherwise
<span class="lineNum">     849 </span>            :          * the RISC will prematurely detect a command is available.
<span class="lineNum">     850 </span>            :          */
<span class="lineNum">     851 </span><span class="lineNoCov">          0 :         if(sc-&gt;chip_type == ADW_CHIP_ASC38C1600) {</span>
<span class="lineNum">     852 </span><span class="lineNoCov">          0 :                 ADW_WRITE_DWORD_REGISTER(iot, ioh, IOPDW_COMMA,</span>
<span class="lineNum">     853 </span>            :                                                         sc-&gt;icq_sp-&gt;carr_ba);
<span class="lineNum">     854 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     855 </span>            : 
<span class="lineNum">     856 </span>            :         /*
<span class="lineNum">     857 </span>            :          * Set-up the RISC-&gt;Host Initiator Response Queue (IRQ).
<span class="lineNum">     858 </span>            :          */
<span class="lineNum">     859 </span><span class="lineNoCov">          0 :         if ((sc-&gt;irq_sp = sc-&gt;carr_freelist) == NULL) {</span>
<span class="lineNum">     860 </span><span class="lineNoCov">          0 :                 return ADW_IERR_NO_CARRIER;</span>
<span class="lineNum">     861 </span>            :         }
<span class="lineNum">     862 </span><span class="lineNoCov">          0 :         sc-&gt;carr_freelist = ADW_CARRIER_VADDR(sc,</span>
<span class="lineNum">     863 </span>            :                         ADW_GET_CARRP(sc-&gt;irq_sp-&gt;next_ba));
<span class="lineNum">     864 </span>            : 
<span class="lineNum">     865 </span>            :         /*
<span class="lineNum">     866 </span>            :          * The first command completed by the RISC will be placed in
<span class="lineNum">     867 </span>            :          * the stopper.
<span class="lineNum">     868 </span>            :          *
<span class="lineNum">     869 </span>            :          * Note: Set 'next_ba' to ADW_CQ_STOPPER. When the request is
<span class="lineNum">     870 </span>            :          * completed the RISC will set the ADW_RQ_DONE bit.
<span class="lineNum">     871 </span>            :          */
<span class="lineNum">     872 </span><span class="lineNoCov">          0 :         sc-&gt;irq_sp-&gt;next_ba = ADW_CQ_STOPPER;</span>
<span class="lineNum">     873 </span>            : 
<span class="lineNum">     874 </span>            :         /*
<span class="lineNum">     875 </span>            :          * Set RISC IRQ physical address start value.
<span class="lineNum">     876 </span>            :          */
<span class="lineNum">     877 </span><span class="lineNoCov">          0 :         ADW_WRITE_DWORD_LRAM(iot, ioh, ADW_MC_IRQ, sc-&gt;irq_sp-&gt;carr_ba);</span>
<span class="lineNum">     878 </span><span class="lineNoCov">          0 :         sc-&gt;carr_pending_cnt = 0;</span>
<span class="lineNum">     879 </span>            : 
<span class="lineNum">     880 </span><span class="lineNoCov">          0 :         ADW_WRITE_BYTE_REGISTER(iot, ioh, IOPB_INTR_ENABLES,</span>
<span class="lineNum">     881 </span>            :                 (ADW_INTR_ENABLE_HOST_INTR | ADW_INTR_ENABLE_GLOBAL_INTR));
<span class="lineNum">     882 </span><span class="lineNoCov">          0 :         ADW_READ_WORD_LRAM(iot, ioh, ADW_MC_CODE_BEGIN_ADDR, word);</span>
<span class="lineNum">     883 </span><span class="lineNoCov">          0 :         ADW_WRITE_WORD_REGISTER(iot, ioh, IOPW_PC, word);</span>
<span class="lineNum">     884 </span>            : 
<span class="lineNum">     885 </span>            :         /* finally, finally, gentlemen, start your engine */
<span class="lineNum">     886 </span><span class="lineNoCov">          0 :         ADW_WRITE_WORD_REGISTER(iot, ioh, IOPW_RISC_CSR, ADW_RISC_CSR_RUN);</span>
<span class="lineNum">     887 </span>            : 
<span class="lineNum">     888 </span>            :         /*
<span class="lineNum">     889 </span>            :          * Reset the SCSI Bus if the EEPROM indicates that SCSI Bus
<span class="lineNum">     890 </span>            :          * Resets should be performed. The RISC has to be running
<span class="lineNum">     891 </span>            :          * to issue a SCSI Bus Reset.
<span class="lineNum">     892 </span>            :          */
<span class="lineNum">     893 </span><span class="lineNoCov">          0 :         if (sc-&gt;bios_ctrl &amp; BIOS_CTRL_RESET_SCSI_BUS)</span>
<span class="lineNum">     894 </span>            :         {
<span class="lineNum">     895 </span>            :                 /*
<span class="lineNum">     896 </span>            :                  * If the BIOS Signature is present in memory, restore the
<span class="lineNum">     897 </span>            :                  * BIOS Handshake Configuration Table and do not perform
<span class="lineNum">     898 </span>            :                  * a SCSI Bus Reset.
<span class="lineNum">     899 </span>            :                  */
<span class="lineNum">     900 </span><span class="lineNoCov">          0 :                 if (bios_mem[(ADW_MC_BIOS_SIGNATURE - ADW_MC_BIOSMEM)/2] ==</span>
<span class="lineNum">     901 </span>            :                                 0x55AA) {
<span class="lineNum">     902 </span>            :                         /*
<span class="lineNum">     903 </span>            :                          * Restore per TID negotiated values.
<span class="lineNum">     904 </span>            :                          */
<span class="lineNum">     905 </span><span class="lineNoCov">          0 :                         ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_WDTR_ABLE,</span>
<span class="lineNum">     906 </span>            :                                         wdtr_able);
<span class="lineNum">     907 </span><span class="lineNoCov">          0 :                         ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_SDTR_ABLE,</span>
<span class="lineNum">     908 </span>            :                                         sdtr_able);
<span class="lineNum">     909 </span><span class="lineNoCov">          0 :                         ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_TAGQNG_ABLE,</span>
<span class="lineNum">     910 </span>            :                                         tagqng_able);
<span class="lineNum">     911 </span><span class="lineNoCov">          0 :                         for (tid = 0; tid &lt;= ADW_MAX_TID; tid++) {</span>
<span class="lineNum">     912 </span><span class="lineNoCov">          0 :                                 ADW_WRITE_BYTE_LRAM(iot, ioh,</span>
<span class="lineNum">     913 </span>            :                                                 ADW_MC_NUMBER_OF_MAX_CMD + tid,
<span class="lineNum">     914 </span>            :                                                 max_cmd[tid]);
<span class="lineNum">     915 </span>            :                         }
<span class="lineNum">     916 </span>            :                 } else {
<span class="lineNum">     917 </span><span class="lineNoCov">          0 :                         if (AdwResetCCB(sc) != ADW_TRUE) {</span>
<span class="lineNum">     918 </span>            :                                 error_code = ADW_WARN_BUSRESET_ERROR;
<span class="lineNum">     919 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     920 </span>            :                 }
<span class="lineNum">     921 </span>            :         }
<span class="lineNum">     922 </span>            : 
<span class="lineNum">     923 </span><span class="lineNoCov">          0 :         return error_code;</span>
<span class="lineNum">     924 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     925 </span>            : 
<a name="926"><span class="lineNum">     926 </span>            : </a>
<span class="lineNum">     927 </span>            : int
<span class="lineNum">     928 </span><span class="lineNoCov">          0 : AdwRamSelfTest(bus_space_tag_t iot, bus_space_handle_t ioh, u_int8_t chip_type)</span>
<span class="lineNum">     929 </span>            : {
<span class="lineNum">     930 </span>            :         int             i;
<span class="lineNum">     931 </span>            :         u_int8_t        byte;
<span class="lineNum">     932 </span>            : 
<span class="lineNum">     933 </span>            : 
<span class="lineNum">     934 </span><span class="lineNoCov">          0 :         if ((chip_type == ADW_CHIP_ASC38C0800) ||</span>
<span class="lineNum">     935 </span><span class="lineNoCov">          0 :             (chip_type == ADW_CHIP_ASC38C1600)) {</span>
<span class="lineNum">     936 </span>            :                 /*
<span class="lineNum">     937 </span>            :                  * RAM BIST (RAM Built-In Self Test)
<span class="lineNum">     938 </span>            :                  *
<span class="lineNum">     939 </span>            :                  * Address : I/O base + offset 0x38h register (byte).
<span class="lineNum">     940 </span>            :                  * Function: Bit 7-6(RW) : RAM mode
<span class="lineNum">     941 </span>            :                  *                          Normal Mode   : 0x00
<span class="lineNum">     942 </span>            :                  *                          Pre-test Mode : 0x40
<span class="lineNum">     943 </span>            :                  *                          RAM Test Mode : 0x80
<span class="lineNum">     944 </span>            :                  *           Bit 5       : unused
<span class="lineNum">     945 </span>            :                  *           Bit 4(RO)   : Done bit
<span class="lineNum">     946 </span>            :                  *           Bit 3-0(RO) : Status
<span class="lineNum">     947 </span>            :                  *                          Host Error    : 0x08
<span class="lineNum">     948 </span>            :                  *                          Int_RAM Error : 0x04
<span class="lineNum">     949 </span>            :                  *                          RISC Error    : 0x02
<span class="lineNum">     950 </span>            :                  *                          SCSI Error    : 0x01
<span class="lineNum">     951 </span>            :                  *                          No Error      : 0x00
<span class="lineNum">     952 </span>            :                  *
<span class="lineNum">     953 </span>            :                  * Note: RAM BIST code should be put right here, before loading
<span class="lineNum">     954 </span>            :                  * the microcode and after saving the RISC memory BIOS region.
<span class="lineNum">     955 </span>            :                  */
<span class="lineNum">     956 </span>            : 
<span class="lineNum">     957 </span>            :                 /*
<span class="lineNum">     958 </span>            :                  * LRAM Pre-test
<span class="lineNum">     959 </span>            :                  *
<span class="lineNum">     960 </span>            :                  * Write PRE_TEST_MODE (0x40) to register and wait for
<span class="lineNum">     961 </span>            :                  * 10 milliseconds.
<span class="lineNum">     962 </span>            :                  * If Done bit not set or low nibble not PRE_TEST_VALUE (0x05),
<span class="lineNum">     963 </span>            :                  * return an error. Reset to NORMAL_MODE (0x00) and do again.
<span class="lineNum">     964 </span>            :                  * If cannot reset to NORMAL_MODE, return an error too.
<span class="lineNum">     965 </span>            :                  */
<span class="lineNum">     966 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; 2; i++) {</span>
<span class="lineNum">     967 </span><span class="lineNoCov">          0 :                         ADW_WRITE_BYTE_REGISTER(iot, ioh, IOPB_RAM_BIST,</span>
<span class="lineNum">     968 </span>            :                                         PRE_TEST_MODE);
<span class="lineNum">     969 </span>            :                          /* Wait for 10ms before reading back. */
<span class="lineNum">     970 </span><span class="lineNoCov">          0 :                         AdwSleepMilliSecond(10);</span>
<span class="lineNum">     971 </span><span class="lineNoCov">          0 :                         byte = ADW_READ_BYTE_REGISTER(iot, ioh, IOPB_RAM_BIST);</span>
<span class="lineNum">     972 </span><span class="lineNoCov">          0 :                         if ((byte &amp; RAM_TEST_DONE) == 0 || (byte &amp; 0x0F) !=</span>
<span class="lineNum">     973 </span>            :                                         PRE_TEST_VALUE) {
<span class="lineNum">     974 </span><span class="lineNoCov">          0 :                                 return ADW_IERR_BIST_PRE_TEST;</span>
<span class="lineNum">     975 </span>            :                         }
<span class="lineNum">     976 </span>            : 
<span class="lineNum">     977 </span><span class="lineNoCov">          0 :                         ADW_WRITE_BYTE_REGISTER(iot, ioh, IOPB_RAM_BIST,</span>
<span class="lineNum">     978 </span>            :                                                                 NORMAL_MODE);
<span class="lineNum">     979 </span>            :                         /* Wait for 10ms before reading back. */
<span class="lineNum">     980 </span><span class="lineNoCov">          0 :                         AdwSleepMilliSecond(10);</span>
<span class="lineNum">     981 </span><span class="lineNoCov">          0 :                         if (ADW_READ_BYTE_REGISTER(iot, ioh, IOPB_RAM_BIST)</span>
<span class="lineNum">     982 </span><span class="lineNoCov">          0 :                             != NORMAL_VALUE) {</span>
<span class="lineNum">     983 </span><span class="lineNoCov">          0 :                                 return ADW_IERR_BIST_PRE_TEST;</span>
<span class="lineNum">     984 </span>            :                         }
<span class="lineNum">     985 </span>            :                 }
<span class="lineNum">     986 </span>            : 
<span class="lineNum">     987 </span>            :                 /*
<span class="lineNum">     988 </span>            :                  * LRAM Test - It takes about 1.5 ms to run through the test.
<span class="lineNum">     989 </span>            :                  *
<span class="lineNum">     990 </span>            :                  * Write RAM_TEST_MODE (0x80) to register and wait for
<span class="lineNum">     991 </span>            :                  * 10 milliseconds.
<span class="lineNum">     992 </span>            :                  * If Done bit not set or Status not 0, save register byte,
<span class="lineNum">     993 </span>            :                  * set the err_code, and return an error.
<span class="lineNum">     994 </span>            :                  */
<span class="lineNum">     995 </span><span class="lineNoCov">          0 :                 ADW_WRITE_BYTE_REGISTER(iot, ioh, IOPB_RAM_BIST, RAM_TEST_MODE);</span>
<span class="lineNum">     996 </span>            :                 /* Wait for 10ms before checking status. */
<span class="lineNum">     997 </span><span class="lineNoCov">          0 :                 AdwSleepMilliSecond(10);</span>
<span class="lineNum">     998 </span>            : 
<span class="lineNum">     999 </span><span class="lineNoCov">          0 :                 byte = ADW_READ_BYTE_REGISTER(iot, ioh, IOPB_RAM_BIST);</span>
<span class="lineNum">    1000 </span><span class="lineNoCov">          0 :                 if ((byte &amp; RAM_TEST_DONE)==0 || (byte &amp; RAM_TEST_STATUS)!=0) {</span>
<span class="lineNum">    1001 </span>            :                         /* Get here if Done bit not set or Status not 0. */
<span class="lineNum">    1002 </span><span class="lineNoCov">          0 :                         return ADW_IERR_BIST_RAM_TEST;</span>
<span class="lineNum">    1003 </span>            :                 }
<span class="lineNum">    1004 </span>            : 
<span class="lineNum">    1005 </span>            :                 /* We need to reset back to normal mode after LRAM test passes*/
<span class="lineNum">    1006 </span><span class="lineNoCov">          0 :                 ADW_WRITE_BYTE_REGISTER(iot, ioh, IOPB_RAM_BIST, NORMAL_MODE);</span>
<span class="lineNum">    1007 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1008 </span>            : 
<span class="lineNum">    1009 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    1010 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1011 </span>            : 
<a name="1012"><span class="lineNum">    1012 </span>            : </a>
<span class="lineNum">    1013 </span>            : int
<span class="lineNum">    1014 </span><span class="lineNoCov">          0 : AdwLoadMCode(bus_space_tag_t iot, bus_space_handle_t ioh, u_int16_t *bios_mem,</span>
<span class="lineNum">    1015 </span>            :     u_int8_t chip_type)
<span class="lineNum">    1016 </span>            : {
<span class="lineNum">    1017 </span>            :         u_int8_t        *mcode_data = NULL;
<span class="lineNum">    1018 </span>            :         u_int32_t        mcode_chksum = 0;
<span class="lineNum">    1019 </span>            :         u_int16_t        mcode_size = 0;
<span class="lineNum">    1020 </span>            :         u_int32_t       sum;
<span class="lineNum">    1021 </span>            :         u_int16_t       code_sum;
<span class="lineNum">    1022 </span>            :         int             begin_addr;
<span class="lineNum">    1023 </span>            :         int             end_addr;
<span class="lineNum">    1024 </span>            :         int             word;
<span class="lineNum">    1025 </span>            :         int             adw_memsize = 0;
<span class="lineNum">    1026 </span>            :         int             adw_mcode_expanded_size;
<span class="lineNum">    1027 </span>            :         int             i, j;
<span class="lineNum">    1028 </span>            : 
<span class="lineNum">    1029 </span>            : 
<span class="lineNum">    1030 </span><span class="lineNoCov">          0 :         switch(chip_type) {</span>
<span class="lineNum">    1031 </span>            :         case ADW_CHIP_ASC3550:
<span class="lineNum">    1032 </span><span class="lineNoCov">          0 :                 mcode_data = (u_int8_t *)adw_asc3550_mcode_data.mcode_data;</span>
<span class="lineNum">    1033 </span><span class="lineNoCov">          0 :                 mcode_chksum = (u_int32_t)adw_asc3550_mcode_data.mcode_chksum;</span>
<span class="lineNum">    1034 </span><span class="lineNoCov">          0 :                 mcode_size = (u_int16_t)adw_asc3550_mcode_data.mcode_size;</span>
<span class="lineNum">    1035 </span>            :                 adw_memsize = ADW_3550_MEMSIZE;
<span class="lineNum">    1036 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1037 </span>            : 
<span class="lineNum">    1038 </span>            :         case ADW_CHIP_ASC38C0800:
<span class="lineNum">    1039 </span><span class="lineNoCov">          0 :                 mcode_data = (u_int8_t *)adw_asc38C0800_mcode_data.mcode_data;</span>
<span class="lineNum">    1040 </span><span class="lineNoCov">          0 :                 mcode_chksum =(u_int32_t)adw_asc38C0800_mcode_data.mcode_chksum;</span>
<span class="lineNum">    1041 </span><span class="lineNoCov">          0 :                 mcode_size = (u_int16_t)adw_asc38C0800_mcode_data.mcode_size;</span>
<span class="lineNum">    1042 </span>            :                 adw_memsize = ADW_38C0800_MEMSIZE;
<span class="lineNum">    1043 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1044 </span>            : 
<span class="lineNum">    1045 </span>            :         case ADW_CHIP_ASC38C1600:
<span class="lineNum">    1046 </span><span class="lineNoCov">          0 :                 mcode_data = (u_int8_t *)adw_asc38C1600_mcode_data.mcode_data;</span>
<span class="lineNum">    1047 </span><span class="lineNoCov">          0 :                 mcode_chksum =(u_int32_t)adw_asc38C1600_mcode_data.mcode_chksum;</span>
<span class="lineNum">    1048 </span><span class="lineNoCov">          0 :                 mcode_size = (u_int16_t)adw_asc38C1600_mcode_data.mcode_size;</span>
<span class="lineNum">    1049 </span>            :                 adw_memsize = ADW_38C1600_MEMSIZE;
<span class="lineNum">    1050 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1051 </span>            :         }
<span class="lineNum">    1052 </span>            : 
<span class="lineNum">    1053 </span>            :         /*
<span class="lineNum">    1054 </span>            :          * Write the microcode image to RISC memory starting at address 0.
<span class="lineNum">    1055 </span>            :          */
<span class="lineNum">    1056 </span><span class="lineNoCov">          0 :         ADW_WRITE_WORD_REGISTER(iot, ioh, IOPW_RAM_ADDR, 0);</span>
<span class="lineNum">    1057 </span>            : 
<span class="lineNum">    1058 </span>            :         /* Assume the following compressed format of the microcode buffer:
<span class="lineNum">    1059 </span>            :          *
<span class="lineNum">    1060 </span>            :          *  254 word (508 byte) table indexed by byte code followed
<span class="lineNum">    1061 </span>            :          *  by the following byte codes:
<span class="lineNum">    1062 </span>            :          *
<span class="lineNum">    1063 </span>            :          *    1-Byte Code:
<span class="lineNum">    1064 </span>            :          *      00: Emit word 0 in table.
<span class="lineNum">    1065 </span>            :          *      01: Emit word 1 in table.
<span class="lineNum">    1066 </span>            :          *      .
<span class="lineNum">    1067 </span>            :          *      FD: Emit word 253 in table.
<span class="lineNum">    1068 </span>            :          *
<span class="lineNum">    1069 </span>            :          *    Multi-Byte Code:
<span class="lineNum">    1070 </span>            :          *      FE WW WW: (3 byte code) Word to emit is the next word WW WW.
<span class="lineNum">    1071 </span>            :          *      FF BB WW WW: (4 byte code) Emit BB count times next word WW WW.
<span class="lineNum">    1072 </span>            :          */
<span class="lineNum">    1073 </span>            :         word = 0;
<span class="lineNum">    1074 </span><span class="lineNoCov">          0 :         for (i = 253 * 2; i &lt; mcode_size; i++) {</span>
<span class="lineNum">    1075 </span><span class="lineNoCov">          0 :                 if (mcode_data[i] == 0xff) {</span>
<span class="lineNum">    1076 </span><span class="lineNoCov">          0 :                         for (j = 0; j &lt; mcode_data[i + 1]; j++) {</span>
<span class="lineNum">    1077 </span><span class="lineNoCov">          0 :                                 ADW_WRITE_WORD_AUTO_INC_LRAM(iot, ioh,</span>
<span class="lineNum">    1078 </span>            :                                   (((u_int16_t)mcode_data[i + 3] &lt;&lt; 8) |
<span class="lineNum">    1079 </span>            :                                   mcode_data[i + 2]));
<span class="lineNum">    1080 </span><span class="lineNoCov">          0 :                                 word++;</span>
<span class="lineNum">    1081 </span>            :                         }
<span class="lineNum">    1082 </span><span class="lineNoCov">          0 :                         i += 3;</span>
<span class="lineNum">    1083 </span><span class="lineNoCov">          0 :                 } else if (mcode_data[i] == 0xfe) {</span>
<span class="lineNum">    1084 </span><span class="lineNoCov">          0 :                         ADW_WRITE_WORD_AUTO_INC_LRAM(iot, ioh,</span>
<span class="lineNum">    1085 </span>            :                             (((u_int16_t)mcode_data[i + 2] &lt;&lt; 8) |
<span class="lineNum">    1086 </span>            :                             mcode_data[i + 1]));
<span class="lineNum">    1087 </span>            :                         i += 2;
<span class="lineNum">    1088 </span><span class="lineNoCov">          0 :                         word++;</span>
<span class="lineNum">    1089 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    1090 </span><span class="lineNoCov">          0 :                         ADW_WRITE_WORD_AUTO_INC_LRAM(iot, ioh, (((u_int16_t)</span>
<span class="lineNum">    1091 </span>            :                          mcode_data[(mcode_data[i] * 2) + 1] &lt;&lt;8) |
<span class="lineNum">    1092 </span>            :                          mcode_data[mcode_data[i] * 2]));
<span class="lineNum">    1093 </span><span class="lineNoCov">          0 :                         word++;</span>
<span class="lineNum">    1094 </span>            :                 }
<span class="lineNum">    1095 </span>            :         }
<span class="lineNum">    1096 </span>            : 
<span class="lineNum">    1097 </span>            :         /*
<span class="lineNum">    1098 </span>            :          * Set 'word' for later use to clear the rest of memory and save
<span class="lineNum">    1099 </span>            :          * the expanded mcode size.
<span class="lineNum">    1100 </span>            :          */
<span class="lineNum">    1101 </span><span class="lineNoCov">          0 :         word *= 2;</span>
<span class="lineNum">    1102 </span>            :         adw_mcode_expanded_size = word;
<span class="lineNum">    1103 </span>            : 
<span class="lineNum">    1104 </span>            :         /*
<span class="lineNum">    1105 </span>            :          * Clear the rest of the Internal RAM.
<span class="lineNum">    1106 </span>            :          */
<span class="lineNum">    1107 </span><span class="lineNoCov">          0 :         for (; word &lt; adw_memsize; word += 2) {</span>
<span class="lineNum">    1108 </span><span class="lineNoCov">          0 :                 ADW_WRITE_WORD_AUTO_INC_LRAM(iot, ioh, 0);</span>
<span class="lineNum">    1109 </span>            :         }
<span class="lineNum">    1110 </span>            : 
<span class="lineNum">    1111 </span>            :         /*
<span class="lineNum">    1112 </span>            :          * Verify the microcode checksum.
<span class="lineNum">    1113 </span>            :          */
<span class="lineNum">    1114 </span>            :         sum = 0;
<span class="lineNum">    1115 </span><span class="lineNoCov">          0 :         ADW_WRITE_WORD_REGISTER(iot, ioh, IOPW_RAM_ADDR, 0);</span>
<span class="lineNum">    1116 </span>            : 
<span class="lineNum">    1117 </span><span class="lineNoCov">          0 :         for (word = 0; word &lt; adw_mcode_expanded_size; word += 2) {</span>
<span class="lineNum">    1118 </span><span class="lineNoCov">          0 :                 sum += ADW_READ_WORD_AUTO_INC_LRAM(iot, ioh);</span>
<span class="lineNum">    1119 </span>            :         }
<span class="lineNum">    1120 </span>            : 
<span class="lineNum">    1121 </span><span class="lineNoCov">          0 :         if (sum != mcode_chksum) {</span>
<span class="lineNum">    1122 </span><span class="lineNoCov">          0 :                 return ADW_IERR_MCODE_CHKSUM;</span>
<span class="lineNum">    1123 </span>            :         }
<span class="lineNum">    1124 </span>            : 
<span class="lineNum">    1125 </span>            :         /*
<span class="lineNum">    1126 </span>            :          * Restore the RISC memory BIOS region.
<span class="lineNum">    1127 </span>            :          */
<span class="lineNum">    1128 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ADW_MC_BIOSLEN/2; i++) {</span>
<span class="lineNum">    1129 </span><span class="lineNoCov">          0 :                 if(chip_type == ADW_CHIP_ASC3550) {</span>
<span class="lineNum">    1130 </span><span class="lineNoCov">          0 :                         ADW_WRITE_BYTE_LRAM(iot, ioh, ADW_MC_BIOSMEM + (2 * i),</span>
<span class="lineNum">    1131 </span>            :                                                                 bios_mem[i]);
<span class="lineNum">    1132 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    1133 </span><span class="lineNoCov">          0 :                         ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_BIOSMEM + (2 * i),</span>
<span class="lineNum">    1134 </span>            :                                                                 bios_mem[i]);
<span class="lineNum">    1135 </span>            :                 }
<span class="lineNum">    1136 </span>            :         }
<span class="lineNum">    1137 </span>            : 
<span class="lineNum">    1138 </span>            :         /*
<span class="lineNum">    1139 </span>            :          * Calculate and write the microcode code checksum to the microcode
<span class="lineNum">    1140 </span>            :          * code checksum location ADW_MC_CODE_CHK_SUM (0x2C).
<span class="lineNum">    1141 </span>            :          */
<span class="lineNum">    1142 </span><span class="lineNoCov">          0 :         ADW_READ_WORD_LRAM(iot, ioh, ADW_MC_CODE_BEGIN_ADDR, begin_addr);</span>
<span class="lineNum">    1143 </span><span class="lineNoCov">          0 :         ADW_READ_WORD_LRAM(iot, ioh, ADW_MC_CODE_END_ADDR, end_addr);</span>
<span class="lineNum">    1144 </span>            :         code_sum = 0;
<span class="lineNum">    1145 </span><span class="lineNoCov">          0 :         ADW_WRITE_WORD_REGISTER(iot, ioh, IOPW_RAM_ADDR, begin_addr);</span>
<span class="lineNum">    1146 </span><span class="lineNoCov">          0 :         for (word = begin_addr; word &lt; end_addr; word += 2) {</span>
<span class="lineNum">    1147 </span><span class="lineNoCov">          0 :                 code_sum += ADW_READ_WORD_AUTO_INC_LRAM(iot, ioh);</span>
<span class="lineNum">    1148 </span>            :         }
<span class="lineNum">    1149 </span><span class="lineNoCov">          0 :         ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_CODE_CHK_SUM, code_sum);</span>
<span class="lineNum">    1150 </span>            : 
<span class="lineNum">    1151 </span>            :         /*
<span class="lineNum">    1152 </span>            :          * Set the chip type.
<span class="lineNum">    1153 </span>            :          */
<span class="lineNum">    1154 </span><span class="lineNoCov">          0 :         ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_CHIP_TYPE, chip_type);</span>
<span class="lineNum">    1155 </span>            : 
<span class="lineNum">    1156 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    1157 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1158 </span>            : 
<a name="1159"><span class="lineNum">    1159 </span>            : </a>
<span class="lineNum">    1160 </span>            : int
<span class="lineNum">    1161 </span><span class="lineNoCov">          0 : AdwASC3550Cabling(bus_space_tag_t iot, bus_space_handle_t ioh, ADW_DVC_CFG *cfg)</span>
<span class="lineNum">    1162 </span>            : {
<span class="lineNum">    1163 </span>            :         u_int16_t       scsi_cfg1;
<span class="lineNum">    1164 </span>            : 
<span class="lineNum">    1165 </span>            : 
<span class="lineNum">    1166 </span>            :         /*
<span class="lineNum">    1167 </span>            :          * Determine SCSI_CFG1 Microcode Default Value.
<span class="lineNum">    1168 </span>            :          *
<span class="lineNum">    1169 </span>            :          * The microcode will set the SCSI_CFG1 register using this value
<span class="lineNum">    1170 </span>            :          * after it is started below.
<span class="lineNum">    1171 </span>            :          */
<span class="lineNum">    1172 </span>            : 
<span class="lineNum">    1173 </span>            :         /* Read current SCSI_CFG1 Register value. */
<span class="lineNum">    1174 </span><span class="lineNoCov">          0 :         scsi_cfg1 = ADW_READ_WORD_REGISTER(iot, ioh, IOPW_SCSI_CFG1);</span>
<span class="lineNum">    1175 </span>            : 
<span class="lineNum">    1176 </span>            :         /*
<span class="lineNum">    1177 </span>            :          * If all three connectors are in use in ASC3550, return an error.
<span class="lineNum">    1178 </span>            :          */
<span class="lineNum">    1179 </span><span class="lineNoCov">          0 :         if ((scsi_cfg1 &amp; CABLE_ILLEGAL_A) == 0 ||</span>
<span class="lineNum">    1180 </span><span class="lineNoCov">          0 :              (scsi_cfg1 &amp; CABLE_ILLEGAL_B) == 0) {</span>
<span class="lineNum">    1181 </span><span class="lineNoCov">          0 :                 return ADW_IERR_ILLEGAL_CONNECTION;</span>
<span class="lineNum">    1182 </span>            :         }
<span class="lineNum">    1183 </span>            : 
<span class="lineNum">    1184 </span>            :         /*
<span class="lineNum">    1185 </span>            :          * If the cable is reversed all of the SCSI_CTRL register signals
<span class="lineNum">    1186 </span>            :          * will be set. Check for and return an error if this condition is
<span class="lineNum">    1187 </span>            :          * found.
<span class="lineNum">    1188 </span>            :          */
<span class="lineNum">    1189 </span><span class="lineNoCov">          0 :         if ((ADW_READ_WORD_REGISTER(iot,ioh, IOPW_SCSI_CTRL) &amp; 0x3F07)==0x3F07){</span>
<span class="lineNum">    1190 </span><span class="lineNoCov">          0 :                 return ADW_IERR_REVERSED_CABLE;</span>
<span class="lineNum">    1191 </span>            :         }
<span class="lineNum">    1192 </span>            : 
<span class="lineNum">    1193 </span>            :         /*
<span class="lineNum">    1194 </span>            :          * If this is a differential board and a single-ended device
<span class="lineNum">    1195 </span>            :          * is attached to one of the connectors, return an error.
<span class="lineNum">    1196 </span>            :          */
<span class="lineNum">    1197 </span><span class="lineNoCov">          0 :         if ((scsi_cfg1 &amp; ADW_DIFF_MODE) &amp;&amp;</span>
<span class="lineNum">    1198 </span><span class="lineNoCov">          0 :             (scsi_cfg1 &amp; ADW_DIFF_SENSE) == 0) {</span>
<span class="lineNum">    1199 </span><span class="lineNoCov">          0 :                 return ADW_IERR_SINGLE_END_DEVICE;</span>
<span class="lineNum">    1200 </span>            :         }
<span class="lineNum">    1201 </span>            : 
<span class="lineNum">    1202 </span>            :         /*
<span class="lineNum">    1203 </span>            :          * If automatic termination control is enabled, then set the
<span class="lineNum">    1204 </span>            :          * termination value based on a table listed in a_condor.h.
<span class="lineNum">    1205 </span>            :          *
<span class="lineNum">    1206 </span>            :          * If manual termination was specified with an EEPROM setting
<span class="lineNum">    1207 </span>            :          * then 'termination' was set-up in AdwInitFromEEPROM() and
<span class="lineNum">    1208 </span>            :          * is ready to be 'ored' into SCSI_CFG1.
<span class="lineNum">    1209 </span>            :          */
<span class="lineNum">    1210 </span><span class="lineNoCov">          0 :         if (cfg-&gt;termination == 0) {</span>
<span class="lineNum">    1211 </span>            :                 /*
<span class="lineNum">    1212 </span>            :                  * The software always controls termination by setting
<span class="lineNum">    1213 </span>            :                  * TERM_CTL_SEL.
<span class="lineNum">    1214 </span>            :                  * If TERM_CTL_SEL were set to 0, the hardware would set
<span class="lineNum">    1215 </span>            :                  * termination.
<span class="lineNum">    1216 </span>            :                  */
<span class="lineNum">    1217 </span><span class="lineNoCov">          0 :                 cfg-&gt;termination |= ADW_TERM_CTL_SEL;</span>
<span class="lineNum">    1218 </span>            : 
<span class="lineNum">    1219 </span><span class="lineNoCov">          0 :                 switch(scsi_cfg1 &amp; ADW_CABLE_DETECT) {</span>
<span class="lineNum">    1220 </span>            :                         /* TERM_CTL_H: on, TERM_CTL_L: on */
<span class="lineNum">    1221 </span>            :                         case 0x3: case 0x7: case 0xB:
<span class="lineNum">    1222 </span>            :                         case 0xD: case 0xE: case 0xF:
<span class="lineNum">    1223 </span><span class="lineNoCov">          0 :                                 cfg-&gt;termination |=</span>
<span class="lineNum">    1224 </span>            :                                 (ADW_TERM_CTL_H | ADW_TERM_CTL_L);
<span class="lineNum">    1225 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    1226 </span>            : 
<span class="lineNum">    1227 </span>            :                         /* TERM_CTL_H: on, TERM_CTL_L: off */
<span class="lineNum">    1228 </span>            :                         case 0x1: case 0x5: case 0x9:
<span class="lineNum">    1229 </span>            :                         case 0xA: case 0xC:
<span class="lineNum">    1230 </span><span class="lineNoCov">          0 :                                 cfg-&gt;termination |= ADW_TERM_CTL_H;</span>
<span class="lineNum">    1231 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    1232 </span>            : 
<span class="lineNum">    1233 </span>            :                         /* TERM_CTL_H: off, TERM_CTL_L: off */
<span class="lineNum">    1234 </span>            :                         case 0x2: case 0x6:
<span class="lineNum">    1235 </span>            :                                 break;
<span class="lineNum">    1236 </span>            :                 }
<span class="lineNum">    1237 </span>            :         }
<span class="lineNum">    1238 </span>            : 
<span class="lineNum">    1239 </span>            :         /*
<span class="lineNum">    1240 </span>            :          * Clear any set TERM_CTL_H and TERM_CTL_L bits.
<span class="lineNum">    1241 </span>            :          */
<span class="lineNum">    1242 </span><span class="lineNoCov">          0 :         scsi_cfg1 &amp;= ~ADW_TERM_CTL;</span>
<span class="lineNum">    1243 </span>            : 
<span class="lineNum">    1244 </span>            :         /*
<span class="lineNum">    1245 </span>            :          * Invert the TERM_CTL_H and TERM_CTL_L bits and then
<span class="lineNum">    1246 </span>            :          * set 'scsi_cfg1'. The TERM_POL bit does not need to be
<span class="lineNum">    1247 </span>            :          * referenced, because the hardware internally inverts
<span class="lineNum">    1248 </span>            :          * the Termination High and Low bits if TERM_POL is set.
<span class="lineNum">    1249 </span>            :          */
<span class="lineNum">    1250 </span><span class="lineNoCov">          0 :         scsi_cfg1 |= (ADW_TERM_CTL_SEL | (~cfg-&gt;termination &amp; ADW_TERM_CTL));</span>
<span class="lineNum">    1251 </span>            : 
<span class="lineNum">    1252 </span>            :         /*
<span class="lineNum">    1253 </span>            :          * Set SCSI_CFG1 Microcode Default Value
<span class="lineNum">    1254 </span>            :          *
<span class="lineNum">    1255 </span>            :          * Set filter value and possibly modified termination control
<span class="lineNum">    1256 </span>            :          * bits in the Microcode SCSI_CFG1 Register Value.
<span class="lineNum">    1257 </span>            :          *
<span class="lineNum">    1258 </span>            :          * The microcode will set the SCSI_CFG1 register using this value
<span class="lineNum">    1259 </span>            :          * after it is started below.
<span class="lineNum">    1260 </span>            :          */
<span class="lineNum">    1261 </span><span class="lineNoCov">          0 :         ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_DEFAULT_SCSI_CFG1,</span>
<span class="lineNum">    1262 </span>            :                                                 ADW_FLTR_DISABLE | scsi_cfg1);
<span class="lineNum">    1263 </span>            : 
<span class="lineNum">    1264 </span>            :         /*
<span class="lineNum">    1265 </span>            :          * Set MEM_CFG Microcode Default Value
<span class="lineNum">    1266 </span>            :          *
<span class="lineNum">    1267 </span>            :          * The microcode will set the MEM_CFG register using this value
<span class="lineNum">    1268 </span>            :          * after it is started below.
<span class="lineNum">    1269 </span>            :          *
<span class="lineNum">    1270 </span>            :          * MEM_CFG may be accessed as a word or byte, but only bits 0-7
<span class="lineNum">    1271 </span>            :          * are defined.
<span class="lineNum">    1272 </span>            :          *
<span class="lineNum">    1273 </span>            :          * ASC-3550 has 8KB internal memory.
<span class="lineNum">    1274 </span>            :          */
<span class="lineNum">    1275 </span><span class="lineNoCov">          0 :         ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_DEFAULT_MEM_CFG,</span>
<span class="lineNum">    1276 </span>            :                                                 ADW_BIOS_EN | ADW_RAM_SZ_8KB);
<span class="lineNum">    1277 </span>            : 
<span class="lineNum">    1278 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    1279 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1280 </span>            : 
<a name="1281"><span class="lineNum">    1281 </span>            : </a>
<span class="lineNum">    1282 </span>            : int
<span class="lineNum">    1283 </span><span class="lineNoCov">          0 : AdwASC38C0800Cabling(bus_space_tag_t iot, bus_space_handle_t ioh,</span>
<span class="lineNum">    1284 </span>            :     ADW_DVC_CFG *cfg)
<span class="lineNum">    1285 </span>            : {
<span class="lineNum">    1286 </span>            :         u_int16_t       scsi_cfg1;
<span class="lineNum">    1287 </span>            : 
<span class="lineNum">    1288 </span>            : 
<span class="lineNum">    1289 </span>            :         /*
<span class="lineNum">    1290 </span>            :          * Determine SCSI_CFG1 Microcode Default Value.
<span class="lineNum">    1291 </span>            :          *
<span class="lineNum">    1292 </span>            :          * The microcode will set the SCSI_CFG1 register using this value
<span class="lineNum">    1293 </span>            :          * after it is started below.
<span class="lineNum">    1294 </span>            :          */
<span class="lineNum">    1295 </span>            : 
<span class="lineNum">    1296 </span>            :         /* Read current SCSI_CFG1 Register value. */
<span class="lineNum">    1297 </span><span class="lineNoCov">          0 :         scsi_cfg1 = ADW_READ_WORD_REGISTER(iot, ioh, IOPW_SCSI_CFG1);</span>
<span class="lineNum">    1298 </span>            : 
<span class="lineNum">    1299 </span>            :         /*
<span class="lineNum">    1300 </span>            :          * If the cable is reversed all of the SCSI_CTRL register signals
<span class="lineNum">    1301 </span>            :          * will be set. Check for and return an error if this condition is
<span class="lineNum">    1302 </span>            :          * found.
<span class="lineNum">    1303 </span>            :          */
<span class="lineNum">    1304 </span><span class="lineNoCov">          0 :         if ((ADW_READ_WORD_REGISTER(iot,ioh, IOPW_SCSI_CTRL) &amp; 0x3F07)==0x3F07){</span>
<span class="lineNum">    1305 </span><span class="lineNoCov">          0 :                 return ADW_IERR_REVERSED_CABLE;</span>
<span class="lineNum">    1306 </span>            :         }
<span class="lineNum">    1307 </span>            : 
<span class="lineNum">    1308 </span>            :         /*
<span class="lineNum">    1309 </span>            :          * All kind of combinations of devices attached to one of four
<span class="lineNum">    1310 </span>            :          * connectors are acceptable except HVD device attached.
<span class="lineNum">    1311 </span>            :          * For example, LVD device can be attached to SE connector while
<span class="lineNum">    1312 </span>            :          * SE device attached to LVD connector.
<span class="lineNum">    1313 </span>            :          * If LVD device attached to SE connector, it only runs up to
<span class="lineNum">    1314 </span>            :          * Ultra speed.
<span class="lineNum">    1315 </span>            :          *
<span class="lineNum">    1316 </span>            :          * If an HVD device is attached to one of LVD connectors, return
<span class="lineNum">    1317 </span>            :          * an error.
<span class="lineNum">    1318 </span>            :          * However, there is no way to detect HVD device attached to
<span class="lineNum">    1319 </span>            :          * SE connectors.
<span class="lineNum">    1320 </span>            :          */
<span class="lineNum">    1321 </span><span class="lineNoCov">          0 :         if (scsi_cfg1 &amp; ADW_HVD) {</span>
<span class="lineNum">    1322 </span><span class="lineNoCov">          0 :                 return ADW_IERR_HVD_DEVICE;</span>
<span class="lineNum">    1323 </span>            :         }
<span class="lineNum">    1324 </span>            : 
<span class="lineNum">    1325 </span>            :         /*
<span class="lineNum">    1326 </span>            :          * If either SE or LVD automatic termination control is enabled, then
<span class="lineNum">    1327 </span>            :          * set the termination value based on a table listed in a_condor.h.
<span class="lineNum">    1328 </span>            :          *
<span class="lineNum">    1329 </span>            :          * If manual termination was specified with an EEPROM setting then
<span class="lineNum">    1330 </span>            :          * 'termination' was set-up in AdwInitFromEEPROM() and is ready
<span class="lineNum">    1331 </span>            :          * to be 'ored' into SCSI_CFG1.
<span class="lineNum">    1332 </span>            :          */
<span class="lineNum">    1333 </span><span class="lineNoCov">          0 :         if ((cfg-&gt;termination &amp; ADW_TERM_SE) == 0) {</span>
<span class="lineNum">    1334 </span>            :                 /* SE automatic termination control is enabled. */
<span class="lineNum">    1335 </span><span class="lineNoCov">          0 :                 switch(scsi_cfg1 &amp; ADW_C_DET_SE) {</span>
<span class="lineNum">    1336 </span>            :                         /* TERM_SE_HI: on, TERM_SE_LO: on */
<span class="lineNum">    1337 </span>            :                         case 0x1: case 0x2: case 0x3:
<span class="lineNum">    1338 </span><span class="lineNoCov">          0 :                                 cfg-&gt;termination |= ADW_TERM_SE;</span>
<span class="lineNum">    1339 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    1340 </span>            : 
<span class="lineNum">    1341 </span>            :                         /* TERM_SE_HI: on, TERM_SE_LO: off */
<span class="lineNum">    1342 </span>            :                         case 0x0:
<span class="lineNum">    1343 </span><span class="lineNoCov">          0 :                                 cfg-&gt;termination |= ADW_TERM_SE_HI;</span>
<span class="lineNum">    1344 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    1345 </span>            :                 }
<span class="lineNum">    1346 </span>            :         }
<span class="lineNum">    1347 </span>            : 
<span class="lineNum">    1348 </span><span class="lineNoCov">          0 :         if ((cfg-&gt;termination &amp; ADW_TERM_LVD) == 0) {</span>
<span class="lineNum">    1349 </span>            :                 /* LVD automatic termination control is enabled. */
<span class="lineNum">    1350 </span><span class="lineNoCov">          0 :                 switch(scsi_cfg1 &amp; ADW_C_DET_LVD) {</span>
<span class="lineNum">    1351 </span>            :                         /* TERM_LVD_HI: on, TERM_LVD_LO: on */
<span class="lineNum">    1352 </span>            :                         case 0x4: case 0x8: case 0xC:
<span class="lineNum">    1353 </span><span class="lineNoCov">          0 :                                 cfg-&gt;termination |= ADW_TERM_LVD;</span>
<span class="lineNum">    1354 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    1355 </span>            : 
<span class="lineNum">    1356 </span>            :                         /* TERM_LVD_HI: off, TERM_LVD_LO: off */
<span class="lineNum">    1357 </span>            :                         case 0x0:
<span class="lineNum">    1358 </span>            :                                 break;
<span class="lineNum">    1359 </span>            :                 }
<span class="lineNum">    1360 </span>            :         }
<span class="lineNum">    1361 </span>            : 
<span class="lineNum">    1362 </span>            :         /*
<span class="lineNum">    1363 </span>            :          * Clear any set TERM_SE and TERM_LVD bits.
<span class="lineNum">    1364 </span>            :          */
<span class="lineNum">    1365 </span><span class="lineNoCov">          0 :         scsi_cfg1 &amp;= (~ADW_TERM_SE &amp; ~ADW_TERM_LVD);</span>
<span class="lineNum">    1366 </span>            : 
<span class="lineNum">    1367 </span>            :         /*
<span class="lineNum">    1368 </span>            :          * Invert the TERM_SE and TERM_LVD bits and then set 'scsi_cfg1'.
<span class="lineNum">    1369 </span>            :          */
<span class="lineNum">    1370 </span><span class="lineNoCov">          0 :         scsi_cfg1 |= (~cfg-&gt;termination &amp; 0xF0);</span>
<span class="lineNum">    1371 </span>            : 
<span class="lineNum">    1372 </span>            :         /*
<span class="lineNum">    1373 </span>            :          * Clear BIG_ENDIAN, DIS_TERM_DRV, Terminator Polarity and
<span class="lineNum">    1374 </span>            :          * HVD/LVD/SE bits and set possibly modified termination control bits
<span class="lineNum">    1375 </span>            :          * in the Microcode SCSI_CFG1 Register Value.
<span class="lineNum">    1376 </span>            :          */
<span class="lineNum">    1377 </span><span class="lineNoCov">          0 :         scsi_cfg1 &amp;= (~ADW_BIG_ENDIAN &amp; ~ADW_DIS_TERM_DRV &amp;</span>
<span class="lineNum">    1378 </span>            :                                         ~ADW_TERM_POL &amp; ~ADW_HVD_LVD_SE);
<span class="lineNum">    1379 </span>            : 
<span class="lineNum">    1380 </span>            :         /*
<span class="lineNum">    1381 </span>            :          * Set SCSI_CFG1 Microcode Default Value
<span class="lineNum">    1382 </span>            :          *
<span class="lineNum">    1383 </span>            :          * Set possibly modified termination control and reset DIS_TERM_DRV
<span class="lineNum">    1384 </span>            :          * bits in the Microcode SCSI_CFG1 Register Value.
<span class="lineNum">    1385 </span>            :          *
<span class="lineNum">    1386 </span>            :          * The microcode will set the SCSI_CFG1 register using this value
<span class="lineNum">    1387 </span>            :          * after it is started below.
<span class="lineNum">    1388 </span>            :          */
<span class="lineNum">    1389 </span><span class="lineNoCov">          0 :         ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_DEFAULT_SCSI_CFG1, scsi_cfg1);</span>
<span class="lineNum">    1390 </span>            : 
<span class="lineNum">    1391 </span>            :         /*
<span class="lineNum">    1392 </span>            :          * Set MEM_CFG Microcode Default Value
<span class="lineNum">    1393 </span>            :          *
<span class="lineNum">    1394 </span>            :          * The microcode will set the MEM_CFG register using this value
<span class="lineNum">    1395 </span>            :          * after it is started below.
<span class="lineNum">    1396 </span>            :          *
<span class="lineNum">    1397 </span>            :          * MEM_CFG may be accessed as a word or byte, but only bits 0-7
<span class="lineNum">    1398 </span>            :          * are defined.
<span class="lineNum">    1399 </span>            :          *
<span class="lineNum">    1400 </span>            :          * ASC-38C0800 has 16KB internal memory.
<span class="lineNum">    1401 </span>            :          */
<span class="lineNum">    1402 </span><span class="lineNoCov">          0 :         ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_DEFAULT_MEM_CFG,</span>
<span class="lineNum">    1403 </span>            :                                                 ADW_BIOS_EN | ADW_RAM_SZ_16KB);
<span class="lineNum">    1404 </span>            : 
<span class="lineNum">    1405 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    1406 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1407 </span>            : 
<a name="1408"><span class="lineNum">    1408 </span>            : </a>
<span class="lineNum">    1409 </span>            : int
<span class="lineNum">    1410 </span><span class="lineNoCov">          0 : AdwASC38C1600Cabling(bus_space_tag_t iot, bus_space_handle_t ioh,</span>
<span class="lineNum">    1411 </span>            :     ADW_DVC_CFG *cfg)
<span class="lineNum">    1412 </span>            : {
<span class="lineNum">    1413 </span>            :         u_int16_t       scsi_cfg1;
<span class="lineNum">    1414 </span>            : 
<span class="lineNum">    1415 </span>            : 
<span class="lineNum">    1416 </span>            :         /*
<span class="lineNum">    1417 </span>            :          * Determine SCSI_CFG1 Microcode Default Value.
<span class="lineNum">    1418 </span>            :          *
<span class="lineNum">    1419 </span>            :          * The microcode will set the SCSI_CFG1 register using this value
<span class="lineNum">    1420 </span>            :          * after it is started below.
<span class="lineNum">    1421 </span>            :          * Each ASC-38C1600 function has only two cable detect bits.
<span class="lineNum">    1422 </span>            :          * The bus mode override bits are in IOPB_SOFT_OVER_WR.
<span class="lineNum">    1423 </span>            :          */
<span class="lineNum">    1424 </span>            : 
<span class="lineNum">    1425 </span>            :         /* Read current SCSI_CFG1 Register value. */
<span class="lineNum">    1426 </span><span class="lineNoCov">          0 :         scsi_cfg1 = ADW_READ_WORD_REGISTER(iot, ioh, IOPW_SCSI_CFG1);</span>
<span class="lineNum">    1427 </span>            : 
<span class="lineNum">    1428 </span>            :         /*
<span class="lineNum">    1429 </span>            :          * If the cable is reversed all of the SCSI_CTRL register signals
<span class="lineNum">    1430 </span>            :          * will be set. Check for and return an error if this condition is
<span class="lineNum">    1431 </span>            :          * found.
<span class="lineNum">    1432 </span>            :          */
<span class="lineNum">    1433 </span><span class="lineNoCov">          0 :         if ((ADW_READ_WORD_REGISTER(iot,ioh, IOPW_SCSI_CTRL) &amp; 0x3F07)==0x3F07){</span>
<span class="lineNum">    1434 </span><span class="lineNoCov">          0 :                 return ADW_IERR_REVERSED_CABLE;</span>
<span class="lineNum">    1435 </span>            :         }
<span class="lineNum">    1436 </span>            : 
<span class="lineNum">    1437 </span>            :         /*
<span class="lineNum">    1438 </span>            :          * Each ASC-38C1600 function has two connectors. Only an HVD device
<span class="lineNum">    1439 </span>            :          * cannot be connected to either connector. An LVD device or SE device
<span class="lineNum">    1440 </span>            :          * may be connected to either connector. If an SE device is connected,
<span class="lineNum">    1441 </span>            :          * then at most Ultra speed (20 MHz) can be used on both connectors.
<span class="lineNum">    1442 </span>            :          *
<span class="lineNum">    1443 </span>            :          * If an HVD device is attached, return an error.
<span class="lineNum">    1444 </span>            :          */
<span class="lineNum">    1445 </span><span class="lineNoCov">          0 :         if (scsi_cfg1 &amp; ADW_HVD) {</span>
<span class="lineNum">    1446 </span><span class="lineNoCov">          0 :                 return ADW_IERR_HVD_DEVICE;</span>
<span class="lineNum">    1447 </span>            :         }
<span class="lineNum">    1448 </span>            : 
<span class="lineNum">    1449 </span>            :         /*
<span class="lineNum">    1450 </span>            :          * Each function in the ASC-38C1600 uses only the SE cable detect and
<span class="lineNum">    1451 </span>            :          * termination because there are two connectors for each function.
<span class="lineNum">    1452 </span>            :          * Each function may use either LVD or SE mode.
<span class="lineNum">    1453 </span>            :          * Corresponding the SE automatic termination control EEPROM bits are
<span class="lineNum">    1454 </span>            :          * used for each function.
<span class="lineNum">    1455 </span>            :          * Each function has its own EEPROM. If SE automatic control is enabled
<span class="lineNum">    1456 </span>            :          * for the function, then set the termination value based on a table
<span class="lineNum">    1457 </span>            :          * listed in adwlib.h.
<span class="lineNum">    1458 </span>            :          *
<span class="lineNum">    1459 </span>            :          * If manual termination is specified in the EEPROM for the function,
<span class="lineNum">    1460 </span>            :          * then 'termination' was set-up in AdwInitFromEEPROM() and is
<span class="lineNum">    1461 </span>            :          * ready to be 'ored' into SCSI_CFG1.
<span class="lineNum">    1462 </span>            :          */
<span class="lineNum">    1463 </span><span class="lineNoCov">          0 :         if ((cfg-&gt;termination &amp; ADW_TERM_SE) == 0) {</span>
<span class="lineNum">    1464 </span>            :                 /* SE automatic termination control is enabled. */
<span class="lineNum">    1465 </span><span class="lineNoCov">          0 :                 switch(scsi_cfg1 &amp; ADW_C_DET_SE) {</span>
<span class="lineNum">    1466 </span>            :                         /* TERM_SE_HI: on, TERM_SE_LO: on */
<span class="lineNum">    1467 </span>            :                         case 0x1: case 0x2: case 0x3:
<span class="lineNum">    1468 </span><span class="lineNoCov">          0 :                                 cfg-&gt;termination |= ADW_TERM_SE;</span>
<span class="lineNum">    1469 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    1470 </span>            : 
<span class="lineNum">    1471 </span>            :                         case 0x0:
<span class="lineNum">    1472 </span>            :         /* !!!!TODO!!!! */
<span class="lineNum">    1473 </span>            : //                              if (ASC_PCI_ID2FUNC(cfg-&gt;pci_slot_info) == 0) {
<span class="lineNum">    1474 </span>            :                                 /* Function 0 - TERM_SE_HI: off, TERM_SE_LO: off */
<span class="lineNum">    1475 </span>            : //                              }
<span class="lineNum">    1476 </span>            : //                              else
<span class="lineNum">    1477 </span>            : //                              {
<span class="lineNum">    1478 </span>            :                                 /* Function 1 - TERM_SE_HI: on, TERM_SE_LO: off */
<span class="lineNum">    1479 </span><span class="lineNoCov">          0 :                                         cfg-&gt;termination |= ADW_TERM_SE_HI;</span>
<span class="lineNum">    1480 </span>            : //                              }
<span class="lineNum">    1481 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    1482 </span>            :                         }
<span class="lineNum">    1483 </span>            :         }
<span class="lineNum">    1484 </span>            : 
<span class="lineNum">    1485 </span>            :         /*
<span class="lineNum">    1486 </span>            :          * Clear any set TERM_SE bits.
<span class="lineNum">    1487 </span>            :          */
<span class="lineNum">    1488 </span><span class="lineNoCov">          0 :         scsi_cfg1 &amp;= ~ADW_TERM_SE;</span>
<span class="lineNum">    1489 </span>            : 
<span class="lineNum">    1490 </span>            :         /*
<span class="lineNum">    1491 </span>            :          * Invert the TERM_SE bits and then set 'scsi_cfg1'.
<span class="lineNum">    1492 </span>            :          */
<span class="lineNum">    1493 </span><span class="lineNoCov">          0 :         scsi_cfg1 |= (~cfg-&gt;termination &amp; ADW_TERM_SE);</span>
<span class="lineNum">    1494 </span>            : 
<span class="lineNum">    1495 </span>            :         /*
<span class="lineNum">    1496 </span>            :          * Clear Big Endian and Terminator Polarity bits and set possibly
<span class="lineNum">    1497 </span>            :          * modified termination control bits in the Microcode SCSI_CFG1
<span class="lineNum">    1498 </span>            :          * Register Value.
<span class="lineNum">    1499 </span>            :          */
<span class="lineNum">    1500 </span><span class="lineNoCov">          0 :         scsi_cfg1 &amp;= (~ADW_BIG_ENDIAN &amp; ~ADW_DIS_TERM_DRV &amp; ~ADW_TERM_POL);</span>
<span class="lineNum">    1501 </span>            : 
<span class="lineNum">    1502 </span>            :         /*
<span class="lineNum">    1503 </span>            :          * Set SCSI_CFG1 Microcode Default Value
<span class="lineNum">    1504 </span>            :          *
<span class="lineNum">    1505 </span>            :          * Set possibly modified termination control bits in the Microcode
<span class="lineNum">    1506 </span>            :          * SCSI_CFG1 Register Value.
<span class="lineNum">    1507 </span>            :          *
<span class="lineNum">    1508 </span>            :          * The microcode will set the SCSI_CFG1 register using this value
<span class="lineNum">    1509 </span>            :          * after it is started below.
<span class="lineNum">    1510 </span>            :          */
<span class="lineNum">    1511 </span><span class="lineNoCov">          0 :         ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_DEFAULT_SCSI_CFG1, scsi_cfg1);</span>
<span class="lineNum">    1512 </span>            : 
<span class="lineNum">    1513 </span>            :         /*
<span class="lineNum">    1514 </span>            :          * Set MEM_CFG Microcode Default Value
<span class="lineNum">    1515 </span>            :          *
<span class="lineNum">    1516 </span>            :          * The microcode will set the MEM_CFG register using this value
<span class="lineNum">    1517 </span>            :          * after it is started below.
<span class="lineNum">    1518 </span>            :          *
<span class="lineNum">    1519 </span>            :          * MEM_CFG may be accessed as a word or byte, but only bits 0-7
<span class="lineNum">    1520 </span>            :          * are defined.
<span class="lineNum">    1521 </span>            :          *
<span class="lineNum">    1522 </span>            :          * ASC-38C1600 has 32KB internal memory.
<span class="lineNum">    1523 </span>            :          */
<span class="lineNum">    1524 </span><span class="lineNoCov">          0 :         ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_DEFAULT_MEM_CFG,</span>
<span class="lineNum">    1525 </span>            :                                                 ADW_BIOS_EN | ADW_RAM_SZ_32KB);
<span class="lineNum">    1526 </span>            : 
<span class="lineNum">    1527 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    1528 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1529 </span>            : 
<span class="lineNum">    1530 </span>            : 
<span class="lineNum">    1531 </span>            : /*
<span class="lineNum">    1532 </span>            :  * Read EEPROM configuration into the specified buffer.
<span class="lineNum">    1533 </span>            :  *
<span class="lineNum">    1534 </span>            :  * Return a checksum based on the EEPROM configuration read.
<a name="1535"><span class="lineNum">    1535 </span>            :  */</a>
<span class="lineNum">    1536 </span>            : u_int16_t
<span class="lineNum">    1537 </span><span class="lineNoCov">          0 : AdwGetEEPROMConfig(bus_space_tag_t iot, bus_space_handle_t ioh,</span>
<span class="lineNum">    1538 </span>            :     ADW_EEPROM *cfg_buf)
<span class="lineNum">    1539 </span>            : {
<span class="lineNum">    1540 </span>            :         u_int16_t              wval, chksum;
<span class="lineNum">    1541 </span>            :         u_int16_t              *wbuf;
<span class="lineNum">    1542 </span>            :         int                 eep_addr;
<span class="lineNum">    1543 </span>            : 
<span class="lineNum">    1544 </span>            : 
<span class="lineNum">    1545 </span><span class="lineNoCov">          0 :         wbuf = (u_int16_t *) cfg_buf;</span>
<span class="lineNum">    1546 </span>            :         chksum = 0;
<span class="lineNum">    1547 </span>            : 
<span class="lineNum">    1548 </span><span class="lineNoCov">          0 :         for (eep_addr = ADW_EEP_DVC_CFG_BEGIN;</span>
<span class="lineNum">    1549 </span><span class="lineNoCov">          0 :                 eep_addr &lt; ADW_EEP_DVC_CFG_END;</span>
<span class="lineNum">    1550 </span><span class="lineNoCov">          0 :                 eep_addr++, wbuf++) {</span>
<span class="lineNum">    1551 </span>            :                 wval = AdwReadEEPWord(iot, ioh, eep_addr);
<span class="lineNum">    1552 </span><span class="lineNoCov">          0 :                 chksum += wval;</span>
<span class="lineNum">    1553 </span><span class="lineNoCov">          0 :                 *wbuf = wval;</span>
<span class="lineNum">    1554 </span>            :         }
<span class="lineNum">    1555 </span>            : 
<span class="lineNum">    1556 </span><span class="lineNoCov">          0 :         *wbuf = AdwReadEEPWord(iot, ioh, eep_addr);</span>
<span class="lineNum">    1557 </span><span class="lineNoCov">          0 :         wbuf++;</span>
<span class="lineNum">    1558 </span><span class="lineNoCov">          0 :         for (eep_addr = ADW_EEP_DVC_CTL_BEGIN;</span>
<span class="lineNum">    1559 </span><span class="lineNoCov">          0 :                         eep_addr &lt; ADW_EEP_MAX_WORD_ADDR;</span>
<span class="lineNum">    1560 </span><span class="lineNoCov">          0 :                         eep_addr++, wbuf++) {</span>
<span class="lineNum">    1561 </span><span class="lineNoCov">          0 :                 *wbuf = AdwReadEEPWord(iot, ioh, eep_addr);</span>
<span class="lineNum">    1562 </span>            :         }
<span class="lineNum">    1563 </span>            : 
<span class="lineNum">    1564 </span><span class="lineNoCov">          0 :         return chksum;</span>
<span class="lineNum">    1565 </span>            : }
<span class="lineNum">    1566 </span>            : 
<span class="lineNum">    1567 </span>            : 
<span class="lineNum">    1568 </span>            : /*
<span class="lineNum">    1569 </span>            :  * Read the EEPROM from specified location
<a name="1570"><span class="lineNum">    1570 </span>            :  */</a>
<span class="lineNum">    1571 </span>            : u_int16_t
<span class="lineNum">    1572 </span><span class="lineNoCov">          0 : AdwReadEEPWord(bus_space_tag_t iot, bus_space_handle_t ioh, int eep_word_addr)</span>
<span class="lineNum">    1573 </span>            : {
<span class="lineNum">    1574 </span><span class="lineNoCov">          0 :         ADW_WRITE_WORD_REGISTER(iot, ioh, IOPW_EE_CMD,</span>
<span class="lineNum">    1575 </span>            :                 ADW_EEP_CMD_READ | eep_word_addr);
<span class="lineNum">    1576 </span><span class="lineNoCov">          0 :         AdwWaitEEPCmd(iot, ioh);</span>
<span class="lineNum">    1577 </span>            : 
<span class="lineNum">    1578 </span><span class="lineNoCov">          0 :         return ADW_READ_WORD_REGISTER(iot, ioh, IOPW_EE_DATA);</span>
<span class="lineNum">    1579 </span>            : }
<span class="lineNum">    1580 </span>            : 
<span class="lineNum">    1581 </span>            : 
<span class="lineNum">    1582 </span>            : /*
<span class="lineNum">    1583 </span>            :  * Wait for EEPROM command to complete
<a name="1584"><span class="lineNum">    1584 </span>            :  */</a>
<span class="lineNum">    1585 </span>            : void
<span class="lineNum">    1586 </span><span class="lineNoCov">          0 : AdwWaitEEPCmd(bus_space_tag_t iot, bus_space_handle_t ioh)</span>
<span class="lineNum">    1587 </span>            : {
<span class="lineNum">    1588 </span>            :         int eep_delay_ms;
<span class="lineNum">    1589 </span>            : 
<span class="lineNum">    1590 </span>            : 
<span class="lineNum">    1591 </span><span class="lineNoCov">          0 :         for (eep_delay_ms = 0; eep_delay_ms &lt; ADW_EEP_DELAY_MS; eep_delay_ms++){</span>
<span class="lineNum">    1592 </span><span class="lineNoCov">          0 :                 if (ADW_READ_WORD_REGISTER(iot, ioh, IOPW_EE_CMD) &amp;</span>
<span class="lineNum">    1593 </span>            :                                 ADW_EEP_CMD_DONE) {
<span class="lineNum">    1594 </span>            :                         break;
<span class="lineNum">    1595 </span>            :                 }
<span class="lineNum">    1596 </span><span class="lineNoCov">          0 :                 AdwSleepMilliSecond(1);</span>
<span class="lineNum">    1597 </span>            :         }
<span class="lineNum">    1598 </span>            : 
<span class="lineNum">    1599 </span><span class="lineNoCov">          0 :         ADW_READ_WORD_REGISTER(iot, ioh, IOPW_EE_CMD);</span>
<span class="lineNum">    1600 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1601 </span>            : 
<span class="lineNum">    1602 </span>            : 
<span class="lineNum">    1603 </span>            : /*
<span class="lineNum">    1604 </span>            :  * Write the EEPROM from 'cfg_buf'.
<a name="1605"><span class="lineNum">    1605 </span>            :  */</a>
<span class="lineNum">    1606 </span>            : void
<span class="lineNum">    1607 </span><span class="lineNoCov">          0 : AdwSetEEPROMConfig(bus_space_tag_t iot, bus_space_handle_t ioh,</span>
<span class="lineNum">    1608 </span>            :     ADW_EEPROM *cfg_buf)
<span class="lineNum">    1609 </span>            : {
<span class="lineNum">    1610 </span>            :         u_int16_t *wbuf;
<span class="lineNum">    1611 </span>            :         u_int16_t addr, chksum;
<span class="lineNum">    1612 </span>            : 
<span class="lineNum">    1613 </span>            : 
<span class="lineNum">    1614 </span><span class="lineNoCov">          0 :         wbuf = (u_int16_t *) cfg_buf;</span>
<span class="lineNum">    1615 </span>            :         chksum = 0;
<span class="lineNum">    1616 </span>            : 
<span class="lineNum">    1617 </span><span class="lineNoCov">          0 :         ADW_WRITE_WORD_REGISTER(iot, ioh, IOPW_EE_CMD, ADW_EEP_CMD_WRITE_ABLE);</span>
<span class="lineNum">    1618 </span><span class="lineNoCov">          0 :         AdwWaitEEPCmd(iot, ioh);</span>
<span class="lineNum">    1619 </span>            : 
<span class="lineNum">    1620 </span>            :         /*
<span class="lineNum">    1621 </span>            :          * Write EEPROM from word 0 to word 20
<span class="lineNum">    1622 </span>            :          */
<span class="lineNum">    1623 </span><span class="lineNoCov">          0 :         for (addr = ADW_EEP_DVC_CFG_BEGIN;</span>
<span class="lineNum">    1624 </span><span class="lineNoCov">          0 :              addr &lt; ADW_EEP_DVC_CFG_END; addr++, wbuf++) {</span>
<span class="lineNum">    1625 </span><span class="lineNoCov">          0 :                 chksum += *wbuf;</span>
<span class="lineNum">    1626 </span><span class="lineNoCov">          0 :                 ADW_WRITE_WORD_REGISTER(iot, ioh, IOPW_EE_DATA, *wbuf);</span>
<span class="lineNum">    1627 </span><span class="lineNoCov">          0 :                 ADW_WRITE_WORD_REGISTER(iot, ioh, IOPW_EE_CMD,</span>
<span class="lineNum">    1628 </span>            :                                 ADW_EEP_CMD_WRITE | addr);
<span class="lineNum">    1629 </span><span class="lineNoCov">          0 :                 AdwWaitEEPCmd(iot, ioh);</span>
<span class="lineNum">    1630 </span><span class="lineNoCov">          0 :                 AdwSleepMilliSecond(ADW_EEP_DELAY_MS);</span>
<span class="lineNum">    1631 </span>            :         }
<span class="lineNum">    1632 </span>            : 
<span class="lineNum">    1633 </span>            :         /*
<span class="lineNum">    1634 </span>            :          * Write EEPROM checksum at word 21
<span class="lineNum">    1635 </span>            :          */
<span class="lineNum">    1636 </span><span class="lineNoCov">          0 :         ADW_WRITE_WORD_REGISTER(iot, ioh, IOPW_EE_DATA, chksum);</span>
<span class="lineNum">    1637 </span><span class="lineNoCov">          0 :         ADW_WRITE_WORD_REGISTER(iot, ioh, IOPW_EE_CMD,</span>
<span class="lineNum">    1638 </span>            :                         ADW_EEP_CMD_WRITE | addr);
<span class="lineNum">    1639 </span><span class="lineNoCov">          0 :         AdwWaitEEPCmd(iot, ioh);</span>
<span class="lineNum">    1640 </span><span class="lineNoCov">          0 :         wbuf++;        /* skip over check_sum */</span>
<span class="lineNum">    1641 </span>            : 
<span class="lineNum">    1642 </span>            :         /*
<span class="lineNum">    1643 </span>            :          * Write EEPROM OEM name at words 22 to 29
<span class="lineNum">    1644 </span>            :          */
<span class="lineNum">    1645 </span><span class="lineNoCov">          0 :         for (addr = ADW_EEP_DVC_CTL_BEGIN;</span>
<span class="lineNum">    1646 </span><span class="lineNoCov">          0 :              addr &lt; ADW_EEP_MAX_WORD_ADDR; addr++, wbuf++) {</span>
<span class="lineNum">    1647 </span><span class="lineNoCov">          0 :                 ADW_WRITE_WORD_REGISTER(iot, ioh, IOPW_EE_DATA, *wbuf);</span>
<span class="lineNum">    1648 </span><span class="lineNoCov">          0 :                 ADW_WRITE_WORD_REGISTER(iot, ioh, IOPW_EE_CMD,</span>
<span class="lineNum">    1649 </span>            :                                 ADW_EEP_CMD_WRITE | addr);
<span class="lineNum">    1650 </span><span class="lineNoCov">          0 :                 AdwWaitEEPCmd(iot, ioh);</span>
<span class="lineNum">    1651 </span>            :         }
<span class="lineNum">    1652 </span>            : 
<span class="lineNum">    1653 </span><span class="lineNoCov">          0 :         ADW_WRITE_WORD_REGISTER(iot, ioh, IOPW_EE_CMD,</span>
<span class="lineNum">    1654 </span>            :                         ADW_EEP_CMD_WRITE_DISABLE);
<span class="lineNum">    1655 </span><span class="lineNoCov">          0 :         AdwWaitEEPCmd(iot, ioh);</span>
<span class="lineNum">    1656 </span>            : 
<span class="lineNum">    1657 </span>            :         return;
<span class="lineNum">    1658 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1659 </span>            : 
<span class="lineNum">    1660 </span>            : 
<span class="lineNum">    1661 </span>            : /*
<span class="lineNum">    1662 </span>            :  * AdwExeScsiQueue() - Send a request to the RISC microcode program.
<span class="lineNum">    1663 </span>            :  *
<span class="lineNum">    1664 </span>            :  *   Allocate a carrier structure, point the carrier to the ADW_SCSI_REQ_Q,
<span class="lineNum">    1665 </span>            :  *   add the carrier to the ICQ (Initiator Command Queue), and tickle the
<span class="lineNum">    1666 </span>            :  *   RISC to notify it a new command is ready to be executed.
<span class="lineNum">    1667 </span>            :  *
<span class="lineNum">    1668 </span>            :  * If 'done_status' is not set to QD_DO_RETRY, then 'error_retry' will be
<span class="lineNum">    1669 </span>            :  * set to SCSI_MAX_RETRY.
<span class="lineNum">    1670 </span>            :  *
<span class="lineNum">    1671 </span>            :  * Return:
<span class="lineNum">    1672 </span>            :  *      ADW_SUCCESS(1) - The request was successfully queued.
<span class="lineNum">    1673 </span>            :  *      ADW_BUSY(0) -    Resource unavailable; Retry again after pending
<span class="lineNum">    1674 </span>            :  *                       request completes.
<span class="lineNum">    1675 </span>            :  *      ADW_ERROR(-1) -  Invalid ADW_SCSI_REQ_Q request structure
<span class="lineNum">    1676 </span>            :  *                       host IC error.
<a name="1677"><span class="lineNum">    1677 </span>            :  */</a>
<span class="lineNum">    1678 </span>            : int
<span class="lineNum">    1679 </span><span class="lineNoCov">          0 : AdwExeScsiQueue(ADW_SOFTC *sc, ADW_SCSI_REQ_Q *scsiq)</span>
<span class="lineNum">    1680 </span>            : {
<span class="lineNum">    1681 </span><span class="lineNoCov">          0 :         bus_space_tag_t iot = sc-&gt;sc_iot;</span>
<span class="lineNum">    1682 </span><span class="lineNoCov">          0 :         bus_space_handle_t ioh = sc-&gt;sc_ioh;</span>
<span class="lineNum">    1683 </span>            :         ADW_CCB         *ccb;
<span class="lineNum">    1684 </span>            :         long            req_size;
<span class="lineNum">    1685 </span>            :         u_int32_t       req_paddr;
<span class="lineNum">    1686 </span>            :         ADW_CARRIER     *new_carrp;
<span class="lineNum">    1687 </span>            : 
<span class="lineNum">    1688 </span>            :         /*
<span class="lineNum">    1689 </span>            :          * The ADW_SCSI_REQ_Q 'target_id' field should never exceed ADW_MAX_TID.
<span class="lineNum">    1690 </span>            :          */
<span class="lineNum">    1691 </span><span class="lineNoCov">          0 :         if (scsiq-&gt;target_id &gt; ADW_MAX_TID) {</span>
<span class="lineNum">    1692 </span><span class="lineNoCov">          0 :                 scsiq-&gt;host_status = QHSTA_M_INVALID_DEVICE;</span>
<span class="lineNum">    1693 </span><span class="lineNoCov">          0 :                 scsiq-&gt;done_status = QD_WITH_ERROR;</span>
<span class="lineNum">    1694 </span><span class="lineNoCov">          0 :                 return ADW_ERROR;</span>
<span class="lineNum">    1695 </span>            :         }
<span class="lineNum">    1696 </span>            : 
<span class="lineNum">    1697 </span>            :         /*
<span class="lineNum">    1698 </span>            :          * Beginning of CRITICAL SECTION: ASSUME splbio() in effect
<span class="lineNum">    1699 </span>            :          */
<span class="lineNum">    1700 </span>            :         
<span class="lineNum">    1701 </span><span class="lineNoCov">          0 :         ccb = adw_ccb_phys_kv(sc, scsiq-&gt;ccb_ptr);</span>
<span class="lineNum">    1702 </span>            : 
<span class="lineNum">    1703 </span>            :         /*
<span class="lineNum">    1704 </span>            :          * Allocate a carrier and initialize fields.
<span class="lineNum">    1705 </span>            :          */
<span class="lineNum">    1706 </span><span class="lineNoCov">          0 :         if ((new_carrp = sc-&gt;carr_freelist) == NULL) {</span>
<span class="lineNum">    1707 </span><span class="lineNoCov">          0 :                 return ADW_BUSY;</span>
<span class="lineNum">    1708 </span>            :         }
<span class="lineNum">    1709 </span><span class="lineNoCov">          0 :         sc-&gt;carr_freelist = ADW_CARRIER_VADDR(sc,</span>
<span class="lineNum">    1710 </span>            :                         ADW_GET_CARRP(new_carrp-&gt;next_ba));
<span class="lineNum">    1711 </span><span class="lineNoCov">          0 :         sc-&gt;carr_pending_cnt++;</span>
<span class="lineNum">    1712 </span>            : 
<span class="lineNum">    1713 </span>            :         /*
<span class="lineNum">    1714 </span>            :          * Set the carrier to be a stopper by setting 'next_ba'
<span class="lineNum">    1715 </span>            :          * to the stopper value. The current stopper will be changed
<span class="lineNum">    1716 </span>            :          * below to point to the new stopper.
<span class="lineNum">    1717 </span>            :          */
<span class="lineNum">    1718 </span><span class="lineNoCov">          0 :         new_carrp-&gt;next_ba = ADW_CQ_STOPPER;</span>
<span class="lineNum">    1719 </span>            : 
<span class="lineNum">    1720 </span>            :         req_size = sizeof(ADW_SCSI_REQ_Q);
<span class="lineNum">    1721 </span><span class="lineNoCov">          0 :         req_paddr = sc-&gt;sc_dmamap_control-&gt;dm_segs[0].ds_addr +</span>
<span class="lineNum">    1722 </span><span class="lineNoCov">          0 :                 ADW_CCB_OFF(ccb) + offsetof(struct adw_ccb, scsiq);</span>
<span class="lineNum">    1723 </span>            : 
<span class="lineNum">    1724 </span>            :         /* Save physical address of ADW_SCSI_REQ_Q and Carrier. */
<span class="lineNum">    1725 </span><span class="lineNoCov">          0 :         scsiq-&gt;scsiq_rptr = req_paddr;</span>
<span class="lineNum">    1726 </span>            : 
<span class="lineNum">    1727 </span>            :         /*
<span class="lineNum">    1728 </span>            :          * Every ADW_SCSI_REQ_Q.carr_ba is byte swapped to little-endian
<span class="lineNum">    1729 </span>            :          * order during initialization.
<span class="lineNum">    1730 </span>            :          */
<span class="lineNum">    1731 </span><span class="lineNoCov">          0 :         scsiq-&gt;carr_ba = sc-&gt;icq_sp-&gt;carr_ba;</span>
<span class="lineNum">    1732 </span><span class="lineNoCov">          0 :         scsiq-&gt;carr_va = sc-&gt;icq_sp-&gt;carr_ba;</span>
<span class="lineNum">    1733 </span>            : 
<span class="lineNum">    1734 </span>            :         /*
<span class="lineNum">    1735 </span>            :          * Use the current stopper to send the ADW_SCSI_REQ_Q command to
<span class="lineNum">    1736 </span>            :          * the microcode. The newly allocated stopper will become the new
<span class="lineNum">    1737 </span>            :          * stopper.
<span class="lineNum">    1738 </span>            :          */
<span class="lineNum">    1739 </span><span class="lineNoCov">          0 :         sc-&gt;icq_sp-&gt;areq_ba = req_paddr;</span>
<span class="lineNum">    1740 </span>            : 
<span class="lineNum">    1741 </span>            :         /*
<span class="lineNum">    1742 </span>            :          * Set the 'next_ba' pointer for the old stopper to be the
<span class="lineNum">    1743 </span>            :          * physical address of the new stopper. The RISC can only
<span class="lineNum">    1744 </span>            :          * follow physical addresses.
<span class="lineNum">    1745 </span>            :          */
<span class="lineNum">    1746 </span><span class="lineNoCov">          0 :         sc-&gt;icq_sp-&gt;next_ba = new_carrp-&gt;carr_ba;</span>
<span class="lineNum">    1747 </span>            : 
<span class="lineNum">    1748 </span>            : #if ADW_DEBUG
<span class="lineNum">    1749 </span>            :         printf(&quot;icq 0x%x, 0x%x, 0x%x, 0x%x\n&quot;,
<span class="lineNum">    1750 </span>            :                         sc-&gt;icq_sp-&gt;carr_id,
<span class="lineNum">    1751 </span>            :                         sc-&gt;icq_sp-&gt;carr_ba,
<span class="lineNum">    1752 </span>            :                         sc-&gt;icq_sp-&gt;areq_ba,
<span class="lineNum">    1753 </span>            :                         sc-&gt;icq_sp-&gt;next_ba);
<span class="lineNum">    1754 </span>            : #endif
<span class="lineNum">    1755 </span>            :         /*
<span class="lineNum">    1756 </span>            :          * Set the host adapter stopper pointer to point to the new carrier.
<span class="lineNum">    1757 </span>            :          */
<span class="lineNum">    1758 </span><span class="lineNoCov">          0 :         sc-&gt;icq_sp = new_carrp;</span>
<span class="lineNum">    1759 </span>            : 
<span class="lineNum">    1760 </span><span class="lineNoCov">          0 :         if (sc-&gt;chip_type == ADW_CHIP_ASC3550 ||</span>
<span class="lineNum">    1761 </span><span class="lineNoCov">          0 :             sc-&gt;chip_type == ADW_CHIP_ASC38C0800) {</span>
<span class="lineNum">    1762 </span>            :                 /*
<span class="lineNum">    1763 </span>            :                  * Tickle the RISC to tell it to read its Command Queue Head
<span class="lineNum">    1764 </span>            :                  * pointer.
<span class="lineNum">    1765 </span>            :                  */
<span class="lineNum">    1766 </span><span class="lineNoCov">          0 :                 ADW_WRITE_BYTE_REGISTER(iot, ioh, IOPB_TICKLE, ADW_TICKLE_A);</span>
<span class="lineNum">    1767 </span><span class="lineNoCov">          0 :                 if (sc-&gt;chip_type == ADW_CHIP_ASC3550) {</span>
<span class="lineNum">    1768 </span>            :                         /*
<span class="lineNum">    1769 </span>            :                          * Clear the tickle value. In the ASC-3550 the RISC flag
<span class="lineNum">    1770 </span>            :                          * command 'clr_tickle_a' does not work unless the host
<span class="lineNum">    1771 </span>            :                          * value is cleared.
<span class="lineNum">    1772 </span>            :                          */
<span class="lineNum">    1773 </span><span class="lineNoCov">          0 :                         ADW_WRITE_BYTE_REGISTER(iot, ioh, IOPB_TICKLE,</span>
<span class="lineNum">    1774 </span>            :                                         ADW_TICKLE_NOP);
<span class="lineNum">    1775 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1776 </span><span class="lineNoCov">          0 :         } else if (sc-&gt;chip_type == ADW_CHIP_ASC38C1600) {</span>
<span class="lineNum">    1777 </span>            :                 /*
<span class="lineNum">    1778 </span>            :                  * Notify the RISC a carrier is ready by writing the physical
<span class="lineNum">    1779 </span>            :                  * address of the new carrier stopper to the COMMA register.
<span class="lineNum">    1780 </span>            :                  */
<span class="lineNum">    1781 </span><span class="lineNoCov">          0 :                 ADW_WRITE_DWORD_REGISTER(iot, ioh, IOPDW_COMMA,</span>
<span class="lineNum">    1782 </span>            :                                 new_carrp-&gt;carr_ba);
<span class="lineNum">    1783 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1784 </span>            : 
<span class="lineNum">    1785 </span>            :         /*
<span class="lineNum">    1786 </span>            :          * End of CRITICAL SECTION: Must be protected within splbio/splx pair
<span class="lineNum">    1787 </span>            :          */
<span class="lineNum">    1788 </span>            :         
<span class="lineNum">    1789 </span><span class="lineNoCov">          0 :         return ADW_SUCCESS;</span>
<span class="lineNum">    1790 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1791 </span>            : 
<a name="1792"><span class="lineNum">    1792 </span>            : </a>
<span class="lineNum">    1793 </span>            : void
<span class="lineNum">    1794 </span><span class="lineNoCov">          0 : AdwResetChip(bus_space_tag_t iot, bus_space_handle_t ioh)</span>
<span class="lineNum">    1795 </span>            : {
<span class="lineNum">    1796 </span>            : 
<span class="lineNum">    1797 </span>            :         /*
<span class="lineNum">    1798 </span>            :          * Reset Chip.
<span class="lineNum">    1799 </span>            :          */
<span class="lineNum">    1800 </span><span class="lineNoCov">          0 :         ADW_WRITE_WORD_REGISTER(iot, ioh, IOPW_CTRL_REG,</span>
<span class="lineNum">    1801 </span>            :                         ADW_CTRL_REG_CMD_RESET);
<span class="lineNum">    1802 </span><span class="lineNoCov">          0 :         AdwSleepMilliSecond(100);</span>
<span class="lineNum">    1803 </span><span class="lineNoCov">          0 :         ADW_WRITE_WORD_REGISTER(iot, ioh, IOPW_CTRL_REG,</span>
<span class="lineNum">    1804 </span>            :                         ADW_CTRL_REG_CMD_WR_IO_REG);
<span class="lineNum">    1805 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1806 </span>            : 
<span class="lineNum">    1807 </span>            : 
<span class="lineNum">    1808 </span>            : /*
<span class="lineNum">    1809 </span>            :  * Reset SCSI Bus and purge all outstanding requests.
<span class="lineNum">    1810 </span>            :  *
<span class="lineNum">    1811 </span>            :  * Return Value:
<span class="lineNum">    1812 </span>            :  *      ADW_TRUE(1) -   All requests are purged and SCSI Bus is reset.
<span class="lineNum">    1813 </span>            :  *      ADW_FALSE(0) -  Microcode command failed.
<span class="lineNum">    1814 </span>            :  *      ADW_ERROR(-1) - Microcode command timed-out. Microcode or IC
<span class="lineNum">    1815 </span>            :  *                      may be hung which requires driver recovery.
<a name="1816"><span class="lineNum">    1816 </span>            :  */</a>
<span class="lineNum">    1817 </span>            : int
<span class="lineNum">    1818 </span><span class="lineNoCov">          0 : AdwResetCCB(ADW_SOFTC *sc)</span>
<span class="lineNum">    1819 </span>            : {
<span class="lineNum">    1820 </span>            :         int         status;
<span class="lineNum">    1821 </span>            : 
<span class="lineNum">    1822 </span>            :         /*
<span class="lineNum">    1823 </span>            :          * Send the SCSI Bus Reset idle start idle command which asserts
<span class="lineNum">    1824 </span>            :          * the SCSI Bus Reset signal.
<span class="lineNum">    1825 </span>            :          */
<span class="lineNum">    1826 </span><span class="lineNoCov">          0 :         status = AdwSendIdleCmd(sc, (u_int16_t) IDLE_CMD_SCSI_RESET_START, 0L);</span>
<span class="lineNum">    1827 </span><span class="lineNoCov">          0 :         if (status != ADW_TRUE) {</span>
<span class="lineNum">    1828 </span><span class="lineNoCov">          0 :                 return status;</span>
<span class="lineNum">    1829 </span>            :         }
<span class="lineNum">    1830 </span>            : 
<span class="lineNum">    1831 </span>            :         /*
<span class="lineNum">    1832 </span>            :          * Delay for the specified SCSI Bus Reset hold time.
<span class="lineNum">    1833 </span>            :          *
<span class="lineNum">    1834 </span>            :          * The hold time delay is done on the host because the RISC has no
<span class="lineNum">    1835 </span>            :          * microsecond accurate timer.
<span class="lineNum">    1836 </span>            :          */
<span class="lineNum">    1837 </span><span class="lineNoCov">          0 :         AdwDelayMicroSecond((u_int16_t) ADW_SCSI_RESET_HOLD_TIME_US);</span>
<span class="lineNum">    1838 </span>            : 
<span class="lineNum">    1839 </span>            :         /*
<span class="lineNum">    1840 </span>            :          * Send the SCSI Bus Reset end idle command which de-asserts
<span class="lineNum">    1841 </span>            :          * the SCSI Bus Reset signal and purges any pending requests.
<span class="lineNum">    1842 </span>            :          */
<span class="lineNum">    1843 </span><span class="lineNoCov">          0 :         status = AdwSendIdleCmd(sc, (u_int16_t) IDLE_CMD_SCSI_RESET_END, 0L);</span>
<span class="lineNum">    1844 </span><span class="lineNoCov">          0 :         if (status != ADW_TRUE) {</span>
<span class="lineNum">    1845 </span><span class="lineNoCov">          0 :                 return status;</span>
<span class="lineNum">    1846 </span>            :         }
<span class="lineNum">    1847 </span>            : 
<span class="lineNum">    1848 </span><span class="lineNoCov">          0 :         AdwSleepMilliSecond((u_int32_t) sc-&gt;scsi_reset_wait * 1000);</span>
<span class="lineNum">    1849 </span>            : 
<span class="lineNum">    1850 </span><span class="lineNoCov">          0 :         return status;</span>
<span class="lineNum">    1851 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1852 </span>            : 
<span class="lineNum">    1853 </span>            : 
<span class="lineNum">    1854 </span>            : /*
<span class="lineNum">    1855 </span>            :  * Reset chip and SCSI Bus.
<span class="lineNum">    1856 </span>            :  *
<span class="lineNum">    1857 </span>            :  * Return Value:
<span class="lineNum">    1858 </span>            :  *      ADW_TRUE(1) -   Chip re-initialization and SCSI Bus Reset successful.
<span class="lineNum">    1859 </span>            :  *      ADW_FALSE(0) -  Chip re-initialization and SCSI Bus Reset failure.
<a name="1860"><span class="lineNum">    1860 </span>            :  */</a>
<span class="lineNum">    1861 </span>            : int
<span class="lineNum">    1862 </span><span class="lineNoCov">          0 : AdwResetSCSIBus(ADW_SOFTC *sc)</span>
<span class="lineNum">    1863 </span>            : {
<span class="lineNum">    1864 </span><span class="lineNoCov">          0 :         bus_space_tag_t iot = sc-&gt;sc_iot;</span>
<span class="lineNum">    1865 </span><span class="lineNoCov">          0 :         bus_space_handle_t ioh = sc-&gt;sc_ioh;</span>
<span class="lineNum">    1866 </span>            :         int             status;
<span class="lineNum">    1867 </span>            :         u_int16_t       wdtr_able, sdtr_able, ppr_able = 0, tagqng_able;
<span class="lineNum">    1868 </span><span class="lineNoCov">          0 :         u_int8_t        tid, max_cmd[ADW_MAX_TID + 1];</span>
<span class="lineNum">    1869 </span>            :         u_int16_t       bios_sig;
<span class="lineNum">    1870 </span>            : 
<span class="lineNum">    1871 </span>            : 
<span class="lineNum">    1872 </span>            :         /*
<span class="lineNum">    1873 </span>            :          * Save current per TID negotiated values.
<span class="lineNum">    1874 </span>            :          */
<span class="lineNum">    1875 </span><span class="lineNoCov">          0 :         ADW_READ_WORD_LRAM(iot, ioh, ADW_MC_WDTR_ABLE, wdtr_able);</span>
<span class="lineNum">    1876 </span><span class="lineNoCov">          0 :         ADW_READ_WORD_LRAM(iot, ioh, ADW_MC_SDTR_ABLE, sdtr_able);</span>
<span class="lineNum">    1877 </span><span class="lineNoCov">          0 :         if (sc-&gt;chip_type == ADW_CHIP_ASC38C1600) {</span>
<span class="lineNum">    1878 </span><span class="lineNoCov">          0 :                 ADW_READ_WORD_LRAM(iot, ioh, ADW_MC_PPR_ABLE, ppr_able);</span>
<span class="lineNum">    1879 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1880 </span><span class="lineNoCov">          0 :         ADW_READ_WORD_LRAM(iot, ioh, ADW_MC_TAGQNG_ABLE, tagqng_able);</span>
<span class="lineNum">    1881 </span><span class="lineNoCov">          0 :         for (tid = 0; tid &lt;= ADW_MAX_TID; tid++) {</span>
<span class="lineNum">    1882 </span><span class="lineNoCov">          0 :                 ADW_READ_BYTE_LRAM(iot, ioh, ADW_MC_NUMBER_OF_MAX_CMD + tid,</span>
<span class="lineNum">    1883 </span>            :                         max_cmd[tid]);
<span class="lineNum">    1884 </span>            :         }
<span class="lineNum">    1885 </span>            : 
<span class="lineNum">    1886 </span>            :         /*
<span class="lineNum">    1887 </span>            :          * Force the AdwInitAscDriver() function to perform a SCSI Bus Reset
<span class="lineNum">    1888 </span>            :          * by clearing the BIOS signature word.
<span class="lineNum">    1889 </span>            :          * The initialization functions assumes a SCSI Bus Reset is not
<span class="lineNum">    1890 </span>            :          * needed if the BIOS signature word is present.
<span class="lineNum">    1891 </span>            :          */
<span class="lineNum">    1892 </span><span class="lineNoCov">          0 :         ADW_READ_WORD_LRAM(iot, ioh, ADW_MC_BIOS_SIGNATURE, bios_sig);</span>
<span class="lineNum">    1893 </span><span class="lineNoCov">          0 :         ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_BIOS_SIGNATURE, 0);</span>
<span class="lineNum">    1894 </span>            : 
<span class="lineNum">    1895 </span>            :         /*
<span class="lineNum">    1896 </span>            :          * Stop chip and reset it.
<span class="lineNum">    1897 </span>            :          */
<span class="lineNum">    1898 </span><span class="lineNoCov">          0 :         ADW_WRITE_WORD_REGISTER(iot, ioh, IOPW_RISC_CSR, ADW_RISC_CSR_STOP);</span>
<span class="lineNum">    1899 </span><span class="lineNoCov">          0 :         ADW_WRITE_WORD_REGISTER(iot, ioh, IOPW_CTRL_REG,</span>
<span class="lineNum">    1900 </span>            :                         ADW_CTRL_REG_CMD_RESET);
<span class="lineNum">    1901 </span><span class="lineNoCov">          0 :         AdwSleepMilliSecond(100);</span>
<span class="lineNum">    1902 </span><span class="lineNoCov">          0 :         ADW_WRITE_WORD_REGISTER(iot, ioh, IOPW_CTRL_REG,</span>
<span class="lineNum">    1903 </span>            :                         ADW_CTRL_REG_CMD_WR_IO_REG);
<span class="lineNum">    1904 </span>            : 
<span class="lineNum">    1905 </span>            :         /*
<span class="lineNum">    1906 </span>            :          * Reset Adw Library error code, if any, and try
<span class="lineNum">    1907 </span>            :          * re-initializing the chip.
<span class="lineNum">    1908 </span>            :          * Then translate initialization return value to status value.
<span class="lineNum">    1909 </span>            :          */
<span class="lineNum">    1910 </span><span class="lineNoCov">          0 :         status = (AdwInitDriver(sc) == 0)? ADW_TRUE : ADW_FALSE;</span>
<span class="lineNum">    1911 </span>            : 
<span class="lineNum">    1912 </span>            :         /*
<span class="lineNum">    1913 </span>            :          * Restore the BIOS signature word.
<span class="lineNum">    1914 </span>            :          */
<span class="lineNum">    1915 </span><span class="lineNoCov">          0 :         ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_BIOS_SIGNATURE, bios_sig);</span>
<span class="lineNum">    1916 </span>            : 
<span class="lineNum">    1917 </span>            :         /*
<span class="lineNum">    1918 </span>            :          * Restore per TID negotiated values.
<span class="lineNum">    1919 </span>            :          */
<span class="lineNum">    1920 </span><span class="lineNoCov">          0 :         ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_WDTR_ABLE, wdtr_able);</span>
<span class="lineNum">    1921 </span><span class="lineNoCov">          0 :         ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_SDTR_ABLE, sdtr_able);</span>
<span class="lineNum">    1922 </span><span class="lineNoCov">          0 :         if (sc-&gt;chip_type == ADW_CHIP_ASC38C1600) {</span>
<span class="lineNum">    1923 </span><span class="lineNoCov">          0 :                 ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_PPR_ABLE, ppr_able);</span>
<span class="lineNum">    1924 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1925 </span><span class="lineNoCov">          0 :         ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_TAGQNG_ABLE, tagqng_able);</span>
<span class="lineNum">    1926 </span><span class="lineNoCov">          0 :         for (tid = 0; tid &lt;= ADW_MAX_TID; tid++) {</span>
<span class="lineNum">    1927 </span><span class="lineNoCov">          0 :                 ADW_WRITE_BYTE_LRAM(iot, ioh, ADW_MC_NUMBER_OF_MAX_CMD + tid,</span>
<span class="lineNum">    1928 </span>            :                         max_cmd[tid]);
<span class="lineNum">    1929 </span>            :         }
<span class="lineNum">    1930 </span>            : 
<span class="lineNum">    1931 </span><span class="lineNoCov">          0 :         return status;</span>
<span class="lineNum">    1932 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1933 </span>            : 
<span class="lineNum">    1934 </span>            : 
<span class="lineNum">    1935 </span>            : /*
<span class="lineNum">    1936 </span>            :  * Adw Library Interrupt Service Routine
<span class="lineNum">    1937 </span>            :  *
<span class="lineNum">    1938 </span>            :  *  This function is called by a driver's interrupt service routine.
<span class="lineNum">    1939 </span>            :  *  The function disables and re-enables interrupts.
<span class="lineNum">    1940 </span>            :  *
<span class="lineNum">    1941 </span>            :  *  Note: AdwISR() can be called when interrupts are disabled or even
<span class="lineNum">    1942 </span>            :  *  when there is no hardware interrupt condition present. It will
<span class="lineNum">    1943 </span>            :  *  always check for completed idle commands and microcode requests.
<span class="lineNum">    1944 </span>            :  *  This is an important feature that shouldn't be changed because it
<span class="lineNum">    1945 </span>            :  *  allows commands to be completed from polling mode loops.
<span class="lineNum">    1946 </span>            :  *
<span class="lineNum">    1947 </span>            :  * Return:
<span class="lineNum">    1948 </span>            :  *   ADW_TRUE(1) - interrupt was pending
<span class="lineNum">    1949 </span>            :  *   ADW_FALSE(0) - no interrupt was pending
<a name="1950"><span class="lineNum">    1950 </span>            :  */</a>
<span class="lineNum">    1951 </span>            : int
<span class="lineNum">    1952 </span><span class="lineNoCov">          0 : AdwISR(ADW_SOFTC *sc)</span>
<span class="lineNum">    1953 </span>            : {
<span class="lineNum">    1954 </span><span class="lineNoCov">          0 :         bus_space_tag_t iot = sc-&gt;sc_iot;</span>
<span class="lineNum">    1955 </span><span class="lineNoCov">          0 :         bus_space_handle_t ioh = sc-&gt;sc_ioh;</span>
<span class="lineNum">    1956 </span>            :         u_int8_t        int_stat;
<span class="lineNum">    1957 </span>            :         u_int16_t       target_bit;
<span class="lineNum">    1958 </span>            :         ADW_CARRIER     *free_carrp/*, *ccb_carr*/;
<span class="lineNum">    1959 </span>            :         u_int32_t       irq_next_pa;
<span class="lineNum">    1960 </span>            :         ADW_SCSI_REQ_Q  *scsiq;
<span class="lineNum">    1961 </span>            :         ADW_CCB         *ccb;
<span class="lineNum">    1962 </span>            :         int             s;
<span class="lineNum">    1963 </span>            : 
<span class="lineNum">    1964 </span>            : 
<span class="lineNum">    1965 </span><span class="lineNoCov">          0 :         s = splbio();</span>
<span class="lineNum">    1966 </span>            : 
<span class="lineNum">    1967 </span>            :         /* Reading the register clears the interrupt. */
<span class="lineNum">    1968 </span><span class="lineNoCov">          0 :         int_stat = ADW_READ_BYTE_REGISTER(iot, ioh, IOPB_INTR_STATUS_REG);</span>
<span class="lineNum">    1969 </span>            : 
<span class="lineNum">    1970 </span><span class="lineNoCov">          0 :         if ((int_stat &amp; (ADW_INTR_STATUS_INTRA | ADW_INTR_STATUS_INTRB |</span>
<span class="lineNum">    1971 </span><span class="lineNoCov">          0 :              ADW_INTR_STATUS_INTRC)) == 0) {</span>
<span class="lineNum">    1972 </span><span class="lineNoCov">          0 :                 splx(s);</span>
<span class="lineNum">    1973 </span><span class="lineNoCov">          0 :                 return ADW_FALSE;</span>
<span class="lineNum">    1974 </span>            :         }
<span class="lineNum">    1975 </span>            : 
<span class="lineNum">    1976 </span>            :         /*
<span class="lineNum">    1977 </span>            :          * Notify the driver of an asynchronous microcode condition by
<span class="lineNum">    1978 </span>            :          * calling the ADW_SOFTC.async_callback function. The function
<span class="lineNum">    1979 </span>            :          * is passed the microcode ADW_MC_INTRB_CODE byte value.
<span class="lineNum">    1980 </span>            :          */
<span class="lineNum">    1981 </span><span class="lineNoCov">          0 :         if (int_stat &amp; ADW_INTR_STATUS_INTRB) {</span>
<span class="lineNum">    1982 </span>            :                 u_int8_t intrb_code;
<span class="lineNum">    1983 </span>            : 
<span class="lineNum">    1984 </span><span class="lineNoCov">          0 :                 ADW_READ_BYTE_LRAM(iot, ioh, ADW_MC_INTRB_CODE, intrb_code);</span>
<span class="lineNum">    1985 </span>            : 
<span class="lineNum">    1986 </span><span class="lineNoCov">          0 :                 if (sc-&gt;chip_type == ADW_CHIP_ASC3550 ||</span>
<span class="lineNum">    1987 </span><span class="lineNoCov">          0 :                     sc-&gt;chip_type == ADW_CHIP_ASC38C0800) {</span>
<span class="lineNum">    1988 </span><span class="lineNoCov">          0 :                         if (intrb_code == ADW_ASYNC_CARRIER_READY_FAILURE &amp;&amp;</span>
<span class="lineNum">    1989 </span><span class="lineNoCov">          0 :                                 sc-&gt;carr_pending_cnt != 0) {</span>
<span class="lineNum">    1990 </span><span class="lineNoCov">          0 :                                 ADW_WRITE_BYTE_REGISTER(iot, ioh,</span>
<span class="lineNum">    1991 </span>            :                                         IOPB_TICKLE, ADW_TICKLE_A);
<span class="lineNum">    1992 </span><span class="lineNoCov">          0 :                                 if (sc-&gt;chip_type == ADW_CHIP_ASC3550) {</span>
<span class="lineNum">    1993 </span><span class="lineNoCov">          0 :                                         ADW_WRITE_BYTE_REGISTER(iot, ioh,</span>
<span class="lineNum">    1994 </span>            :                                                 IOPB_TICKLE, ADW_TICKLE_NOP);
<span class="lineNum">    1995 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">    1996 </span>            :                         }
<span class="lineNum">    1997 </span>            :                 }
<span class="lineNum">    1998 </span>            : 
<span class="lineNum">    1999 </span><span class="lineNoCov">          0 :                 if (sc-&gt;async_callback != 0) {</span>
<span class="lineNum">    2000 </span><span class="lineNoCov">          0 :                     (*(ADW_ASYNC_CALLBACK)sc-&gt;async_callback)(sc, intrb_code);</span>
<span class="lineNum">    2001 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2002 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2003 </span>            : 
<span class="lineNum">    2004 </span>            :         /*
<span class="lineNum">    2005 </span>            :          * Check if the IRQ stopper carrier contains a completed request.
<span class="lineNum">    2006 </span>            :          */
<span class="lineNum">    2007 </span><span class="lineNoCov">          0 :         while (((irq_next_pa = sc-&gt;irq_sp-&gt;next_ba) &amp; ADW_RQ_DONE) != 0)</span>
<span class="lineNum">    2008 </span>            :         {
<span class="lineNum">    2009 </span>            : #if ADW_DEBUG
<span class="lineNum">    2010 </span>            :                 printf(&quot;irq 0x%x, 0x%x, 0x%x, 0x%x\n&quot;,
<span class="lineNum">    2011 </span>            :                                 sc-&gt;irq_sp-&gt;carr_id,
<span class="lineNum">    2012 </span>            :                                 sc-&gt;irq_sp-&gt;carr_ba,
<span class="lineNum">    2013 </span>            :                                 sc-&gt;irq_sp-&gt;areq_ba,
<span class="lineNum">    2014 </span>            :                                 sc-&gt;irq_sp-&gt;next_ba);
<span class="lineNum">    2015 </span>            : #endif
<span class="lineNum">    2016 </span>            :                 /*
<span class="lineNum">    2017 </span>            :                  * Get a pointer to the newly completed ADW_SCSI_REQ_Q
<span class="lineNum">    2018 </span>            :                  * structure.
<span class="lineNum">    2019 </span>            :                  * The RISC will have set 'areq_ba' to a virtual address.
<span class="lineNum">    2020 </span>            :                  *
<span class="lineNum">    2021 </span>            :                  * The firmware will have copied the ADW_SCSI_REQ_Q.ccb_ptr
<span class="lineNum">    2022 </span>            :                  * field to the carrier ADW_CARRIER.areq_ba field.
<span class="lineNum">    2023 </span>            :                  * The conversion below complements the conversion of
<span class="lineNum">    2024 </span>            :                  * ADW_SCSI_REQ_Q.ccb_ptr' in AdwExeScsiQueue().
<span class="lineNum">    2025 </span>            :                  */
<span class="lineNum">    2026 </span><span class="lineNoCov">          0 :                 ccb = adw_ccb_phys_kv(sc, sc-&gt;irq_sp-&gt;areq_ba);</span>
<span class="lineNum">    2027 </span><span class="lineNoCov">          0 :                 scsiq = &amp;ccb-&gt;scsiq;</span>
<span class="lineNum">    2028 </span><span class="lineNoCov">          0 :                 scsiq-&gt;ccb_ptr = sc-&gt;irq_sp-&gt;areq_ba;</span>
<span class="lineNum">    2029 </span>            : 
<span class="lineNum">    2030 </span>            :                 /*
<span class="lineNum">    2031 </span>            :                  * Request finished with good status and the queue was not
<span class="lineNum">    2032 </span>            :                  * DMAed to host memory by the firmware. Set all status fields
<span class="lineNum">    2033 </span>            :                  * to indicate good status.
<span class="lineNum">    2034 </span>            :                  */
<span class="lineNum">    2035 </span><span class="lineNoCov">          0 :                 if ((irq_next_pa &amp; ADW_RQ_GOOD) != 0) {</span>
<span class="lineNum">    2036 </span><span class="lineNoCov">          0 :                         scsiq-&gt;done_status = QD_NO_ERROR;</span>
<span class="lineNum">    2037 </span><span class="lineNoCov">          0 :                         scsiq-&gt;host_status = scsiq-&gt;scsi_status = 0;</span>
<span class="lineNum">    2038 </span><span class="lineNoCov">          0 :                         scsiq-&gt;data_cnt = 0L;</span>
<span class="lineNum">    2039 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2040 </span>            : 
<span class="lineNum">    2041 </span>            :                 /*
<span class="lineNum">    2042 </span>            :                  * Advance the stopper pointer to the next carrier
<span class="lineNum">    2043 </span>            :                  * ignoring the lower four bits. Free the previous
<span class="lineNum">    2044 </span>            :                  * stopper carrier.
<span class="lineNum">    2045 </span>            :                  */
<span class="lineNum">    2046 </span><span class="lineNoCov">          0 :                 free_carrp = sc-&gt;irq_sp;</span>
<span class="lineNum">    2047 </span><span class="lineNoCov">          0 :                 sc-&gt;irq_sp = ADW_CARRIER_VADDR(sc, ADW_GET_CARRP(irq_next_pa));</span>
<span class="lineNum">    2048 </span>            : 
<span class="lineNum">    2049 </span><span class="lineNoCov">          0 :                 free_carrp-&gt;next_ba = (sc-&gt;carr_freelist == NULL) ? 0</span>
<span class="lineNum">    2050 </span><span class="lineNoCov">          0 :                                         : sc-&gt;carr_freelist-&gt;carr_ba;</span>
<span class="lineNum">    2051 </span><span class="lineNoCov">          0 :                 sc-&gt;carr_freelist = free_carrp;</span>
<span class="lineNum">    2052 </span><span class="lineNoCov">          0 :                 sc-&gt;carr_pending_cnt--;</span>
<span class="lineNum">    2053 </span>            : 
<span class="lineNum">    2054 </span><span class="lineNoCov">          0 :                 target_bit = ADW_TID_TO_TIDMASK(scsiq-&gt;target_id);</span>
<span class="lineNum">    2055 </span>            : 
<span class="lineNum">    2056 </span>            :                 /*
<span class="lineNum">    2057 </span>            :                  * Clear request microcode control flag.
<span class="lineNum">    2058 </span>            :                  */
<span class="lineNum">    2059 </span><span class="lineNoCov">          0 :                 scsiq-&gt;cntl = 0;</span>
<span class="lineNum">    2060 </span>            : 
<span class="lineNum">    2061 </span>            :                 /*
<span class="lineNum">    2062 </span>            :                  * Check Condition handling
<span class="lineNum">    2063 </span>            :                  */
<span class="lineNum">    2064 </span>            :                 /*
<span class="lineNum">    2065 </span>            :                  * If the command that completed was a SCSI INQUIRY and
<span class="lineNum">    2066 </span>            :                  * LUN 0 was sent the command, then process the INQUIRY
<span class="lineNum">    2067 </span>            :                  * command information for the device.
<span class="lineNum">    2068 </span>            :                  */
<span class="lineNum">    2069 </span><span class="lineNoCov">          0 :                 if (scsiq-&gt;done_status == QD_NO_ERROR &amp;&amp;</span>
<span class="lineNum">    2070 </span><span class="lineNoCov">          0 :                     scsiq-&gt;cdb[0] == INQUIRY &amp;&amp;</span>
<span class="lineNum">    2071 </span><span class="lineNoCov">          0 :                     scsiq-&gt;target_lun == 0) {</span>
<span class="lineNum">    2072 </span><span class="lineNoCov">          0 :                         AdwInquiryHandling(sc, scsiq);</span>
<span class="lineNum">    2073 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2074 </span>            : 
<span class="lineNum">    2075 </span>            :                 /*
<span class="lineNum">    2076 </span>            :                  * Notify the driver of the completed request by passing
<span class="lineNum">    2077 </span>            :                  * the ADW_SCSI_REQ_Q pointer to its callback function.
<span class="lineNum">    2078 </span>            :                  */
<span class="lineNum">    2079 </span><span class="lineNoCov">          0 :                 (*(ADW_ISR_CALLBACK)sc-&gt;isr_callback)(sc, scsiq);</span>
<span class="lineNum">    2080 </span>            :                 /*
<span class="lineNum">    2081 </span>            :                  * Note: After the driver callback function is called, 'scsiq'
<span class="lineNum">    2082 </span>            :                  * can no longer be referenced.
<span class="lineNum">    2083 </span>            :                  *
<span class="lineNum">    2084 </span>            :                  * Fall through and continue processing other completed
<span class="lineNum">    2085 </span>            :                  * requests...
<span class="lineNum">    2086 </span>            :                  */
<span class="lineNum">    2087 </span>            :         }
<span class="lineNum">    2088 </span>            : 
<span class="lineNum">    2089 </span><span class="lineNoCov">          0 :         splx(s);</span>
<span class="lineNum">    2090 </span>            : 
<span class="lineNum">    2091 </span><span class="lineNoCov">          0 :         return ADW_TRUE;</span>
<span class="lineNum">    2092 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2093 </span>            : 
<span class="lineNum">    2094 </span>            : 
<span class="lineNum">    2095 </span>            : /*
<span class="lineNum">    2096 </span>            :  * Send an idle command to the chip and wait for completion.
<span class="lineNum">    2097 </span>            :  *
<span class="lineNum">    2098 </span>            :  * Command completion is polled for once per microsecond.
<span class="lineNum">    2099 </span>            :  *
<span class="lineNum">    2100 </span>            :  * The function can be called from anywhere including an interrupt handler.
<span class="lineNum">    2101 </span>            :  * But the function is not re-entrant, so it uses the splbio/splx()
<span class="lineNum">    2102 </span>            :  * functions to prevent reentrancy.
<span class="lineNum">    2103 </span>            :  *
<span class="lineNum">    2104 </span>            :  * Return Values:
<span class="lineNum">    2105 </span>            :  *   ADW_TRUE - command completed successfully
<span class="lineNum">    2106 </span>            :  *   ADW_FALSE - command failed
<span class="lineNum">    2107 </span>            :  *   ADW_ERROR - command timed out
<a name="2108"><span class="lineNum">    2108 </span>            :  */</a>
<span class="lineNum">    2109 </span>            : int
<span class="lineNum">    2110 </span><span class="lineNoCov">          0 : AdwSendIdleCmd(ADW_SOFTC *sc, u_int16_t idle_cmd, u_int32_t idle_cmd_parameter)</span>
<span class="lineNum">    2111 </span>            : {
<span class="lineNum">    2112 </span><span class="lineNoCov">          0 :         bus_space_tag_t iot = sc-&gt;sc_iot;</span>
<span class="lineNum">    2113 </span><span class="lineNoCov">          0 :         bus_space_handle_t ioh = sc-&gt;sc_ioh;</span>
<span class="lineNum">    2114 </span>            :         u_int16_t       result;
<span class="lineNum">    2115 </span>            :         u_int32_t       i, j, s;
<span class="lineNum">    2116 </span>            : 
<span class="lineNum">    2117 </span><span class="lineNoCov">          0 :         s = splbio();</span>
<span class="lineNum">    2118 </span>            : 
<span class="lineNum">    2119 </span>            :         /*
<span class="lineNum">    2120 </span>            :          * Clear the idle command status which is set by the microcode
<span class="lineNum">    2121 </span>            :          * to a non-zero value to indicate when the command is completed.
<span class="lineNum">    2122 </span>            :          */
<span class="lineNum">    2123 </span><span class="lineNoCov">          0 :         ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_IDLE_CMD_STATUS, (u_int16_t) 0);</span>
<span class="lineNum">    2124 </span>            : 
<span class="lineNum">    2125 </span>            :         /*
<span class="lineNum">    2126 </span>            :          * Write the idle command value after the idle command parameter
<span class="lineNum">    2127 </span>            :          * has been written to avoid a race condition. If the order is not
<span class="lineNum">    2128 </span>            :          * followed, the microcode may process the idle command before the
<span class="lineNum">    2129 </span>            :          * parameters have been written to LRAM.
<span class="lineNum">    2130 </span>            :          */
<span class="lineNum">    2131 </span><span class="lineNoCov">          0 :         ADW_WRITE_DWORD_LRAM(iot, ioh, ADW_MC_IDLE_CMD_PARAMETER,</span>
<span class="lineNum">    2132 </span>            :                         idle_cmd_parameter);
<span class="lineNum">    2133 </span><span class="lineNoCov">          0 :         ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_IDLE_CMD, idle_cmd);</span>
<span class="lineNum">    2134 </span>            : 
<span class="lineNum">    2135 </span>            :         /*
<span class="lineNum">    2136 </span>            :          * Tickle the RISC to tell it to process the idle command.
<span class="lineNum">    2137 </span>            :          */
<span class="lineNum">    2138 </span><span class="lineNoCov">          0 :         ADW_WRITE_BYTE_REGISTER(iot, ioh, IOPB_TICKLE, ADW_TICKLE_B);</span>
<span class="lineNum">    2139 </span><span class="lineNoCov">          0 :         if (sc-&gt;chip_type == ADW_CHIP_ASC3550) {</span>
<span class="lineNum">    2140 </span>            :                 /*
<span class="lineNum">    2141 </span>            :                  * Clear the tickle value. In the ASC-3550 the RISC flag
<span class="lineNum">    2142 </span>            :                  * command 'clr_tickle_b' does not work unless the host
<span class="lineNum">    2143 </span>            :                  * value is cleared.
<span class="lineNum">    2144 </span>            :                  */
<span class="lineNum">    2145 </span><span class="lineNoCov">          0 :                 ADW_WRITE_BYTE_REGISTER(iot, ioh, IOPB_TICKLE, ADW_TICKLE_NOP);</span>
<span class="lineNum">    2146 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2147 </span>            : 
<span class="lineNum">    2148 </span>            :         /* Wait for up to 100 millisecond for the idle command to timeout. */
<span class="lineNum">    2149 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; SCSI_WAIT_100_MSEC; i++) {</span>
<span class="lineNum">    2150 </span>            :                 /* Poll once each microsecond for command completion. */
<span class="lineNum">    2151 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; SCSI_US_PER_MSEC; j++) {</span>
<span class="lineNum">    2152 </span><span class="lineNoCov">          0 :                         ADW_READ_WORD_LRAM(iot, ioh, ADW_MC_IDLE_CMD_STATUS,</span>
<span class="lineNum">    2153 </span>            :                                                                         result);
<span class="lineNum">    2154 </span><span class="lineNoCov">          0 :                         if (result != 0) {</span>
<span class="lineNum">    2155 </span><span class="lineNoCov">          0 :                                 splx(s);</span>
<span class="lineNum">    2156 </span><span class="lineNoCov">          0 :                                 return result;</span>
<span class="lineNum">    2157 </span>            :                         }
<span class="lineNum">    2158 </span><span class="lineNoCov">          0 :                         AdwDelayMicroSecond(1);</span>
<span class="lineNum">    2159 </span>            :                 }
<span class="lineNum">    2160 </span>            :         }
<span class="lineNum">    2161 </span>            : 
<span class="lineNum">    2162 </span><span class="lineNoCov">          0 :         splx(s);</span>
<span class="lineNum">    2163 </span><span class="lineNoCov">          0 :         return ADW_ERROR;</span>
<span class="lineNum">    2164 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2165 </span>            : 
<span class="lineNum">    2166 </span>            : 
<span class="lineNum">    2167 </span>            : /*
<span class="lineNum">    2168 </span>            :  * Inquiry Information Byte 7 Handling
<span class="lineNum">    2169 </span>            :  *
<span class="lineNum">    2170 </span>            :  * Handle SCSI Inquiry Command information for a device by setting
<span class="lineNum">    2171 </span>            :  * microcode operating variables that affect WDTR, SDTR, and Tag
<span class="lineNum">    2172 </span>            :  * Queuing.
<a name="2173"><span class="lineNum">    2173 </span>            :  */</a>
<span class="lineNum">    2174 </span>            : void
<span class="lineNum">    2175 </span><span class="lineNoCov">          0 : AdwInquiryHandling(ADW_SOFTC *sc, ADW_SCSI_REQ_Q *scsiq)</span>
<span class="lineNum">    2176 </span>            : {
<span class="lineNum">    2177 </span>            : #ifndef FAILSAFE
<span class="lineNum">    2178 </span><span class="lineNoCov">          0 :         bus_space_tag_t iot = sc-&gt;sc_iot;</span>
<span class="lineNum">    2179 </span><span class="lineNoCov">          0 :         bus_space_handle_t ioh = sc-&gt;sc_ioh;</span>
<span class="lineNum">    2180 </span>            :         u_int8_t                tid;
<span class="lineNum">    2181 </span>            :         ADW_SCSI_INQUIRY        *inq;
<span class="lineNum">    2182 </span>            :         u_int16_t               tidmask;
<span class="lineNum">    2183 </span>            :         u_int16_t               cfg_word;
<span class="lineNum">    2184 </span>            : 
<span class="lineNum">    2185 </span>            : 
<span class="lineNum">    2186 </span>            :         /*
<span class="lineNum">    2187 </span>            :          * AdwInquiryHandling() requires up to INQUIRY information Byte 7
<span class="lineNum">    2188 </span>            :          * to be available.
<span class="lineNum">    2189 </span>            :          *
<span class="lineNum">    2190 </span>            :          * If less than 8 bytes of INQUIRY information were requested or less
<span class="lineNum">    2191 </span>            :          * than 8 bytes were transferred, then return. cdb[4] is the request
<span class="lineNum">    2192 </span>            :          * length and the ADW_SCSI_REQ_Q 'data_cnt' field is set by the
<span class="lineNum">    2193 </span>            :          * microcode to the transfer residual count.
<span class="lineNum">    2194 </span>            :          */
<span class="lineNum">    2195 </span>            : 
<span class="lineNum">    2196 </span><span class="lineNoCov">          0 :         if (scsiq-&gt;cdb[4] &lt; 8 || (scsiq-&gt;cdb[4] - scsiq-&gt;data_cnt) &lt; 8) {</span>
<span class="lineNum">    2197 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    2198 </span>            :         }
<span class="lineNum">    2199 </span>            : 
<span class="lineNum">    2200 </span><span class="lineNoCov">          0 :         tid = scsiq-&gt;target_id;</span>
<span class="lineNum">    2201 </span>            : 
<span class="lineNum">    2202 </span><span class="lineNoCov">          0 :         inq = (ADW_SCSI_INQUIRY *) scsiq-&gt;vdata_addr;</span>
<span class="lineNum">    2203 </span>            : 
<span class="lineNum">    2204 </span>            :         /*
<span class="lineNum">    2205 </span>            :          * WDTR, SDTR, and Tag Queuing cannot be enabled for old devices.
<span class="lineNum">    2206 </span>            :          */
<span class="lineNum">    2207 </span><span class="lineNoCov">          0 :         if ((inq-&gt;rsp_data_fmt &lt; 2) /*SCSI-1 | CCS*/ &amp;&amp;</span>
<span class="lineNum">    2208 </span><span class="lineNoCov">          0 :             (inq-&gt;ansi_apr_ver &lt; 2)) {</span>
<span class="lineNum">    2209 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    2210 </span>            :         } else {
<span class="lineNum">    2211 </span>            :                 /*
<span class="lineNum">    2212 </span>            :                  * INQUIRY Byte 7 Handling
<span class="lineNum">    2213 </span>            :                  *
<span class="lineNum">    2214 </span>            :                  * Use a device's INQUIRY byte 7 to determine whether it
<span class="lineNum">    2215 </span>            :                  * supports WDTR, SDTR, and Tag Queuing. If the feature
<span class="lineNum">    2216 </span>            :                  * is enabled in the EEPROM and the device supports the
<span class="lineNum">    2217 </span>            :                  * feature, then enable it in the microcode.
<span class="lineNum">    2218 </span>            :                  */
<span class="lineNum">    2219 </span>            : 
<span class="lineNum">    2220 </span><span class="lineNoCov">          0 :                 tidmask = ADW_TID_TO_TIDMASK(tid);</span>
<span class="lineNum">    2221 </span>            : 
<span class="lineNum">    2222 </span>            :                 /*
<span class="lineNum">    2223 </span>            :                  * Wide Transfers
<span class="lineNum">    2224 </span>            :                  *
<span class="lineNum">    2225 </span>            :                  * If the EEPROM enabled WDTR for the device and the device
<span class="lineNum">    2226 </span>            :                  * supports wide bus (16 bit) transfers, then turn on the
<span class="lineNum">    2227 </span>            :                  * device's 'wdtr_able' bit and write the new value to the
<span class="lineNum">    2228 </span>            :                  * microcode.
<span class="lineNum">    2229 </span>            :                  */
<span class="lineNum">    2230 </span>            : #ifdef SCSI_ADW_WDTR_DISABLE
<span class="lineNum">    2231 </span>            :         if(!(tidmask &amp; SCSI_ADW_WDTR_DISABLE))
<span class="lineNum">    2232 </span>            : #endif /* SCSI_ADW_WDTR_DISABLE */
<span class="lineNum">    2233 </span><span class="lineNoCov">          0 :                 if ((sc-&gt;wdtr_able &amp; tidmask) &amp;&amp; inq-&gt;WBus16) {</span>
<span class="lineNum">    2234 </span><span class="lineNoCov">          0 :                         ADW_READ_WORD_LRAM(iot, ioh, ADW_MC_WDTR_ABLE,</span>
<span class="lineNum">    2235 </span>            :                                         cfg_word);
<span class="lineNum">    2236 </span><span class="lineNoCov">          0 :                         if ((cfg_word &amp; tidmask) == 0) {</span>
<span class="lineNum">    2237 </span><span class="lineNoCov">          0 :                                 cfg_word |= tidmask;</span>
<span class="lineNum">    2238 </span><span class="lineNoCov">          0 :                                 ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_WDTR_ABLE,</span>
<span class="lineNum">    2239 </span>            :                                                 cfg_word);
<span class="lineNum">    2240 </span>            : 
<span class="lineNum">    2241 </span>            :                                 /*
<span class="lineNum">    2242 </span>            :                                  * Clear the microcode &quot;SDTR negotiation&quot; and
<span class="lineNum">    2243 </span>            :                                  * &quot;WDTR negotiation&quot; done indicators for the
<span class="lineNum">    2244 </span>            :                                  * target to cause it to negotiate with the new
<span class="lineNum">    2245 </span>            :                                  * setting set above.
<span class="lineNum">    2246 </span>            :                                  * WDTR when accepted causes the target to enter
<span class="lineNum">    2247 </span>            :                                  * asynchronous mode, so SDTR must be negotiated
<span class="lineNum">    2248 </span>            :                                  */
<span class="lineNum">    2249 </span><span class="lineNoCov">          0 :                                 ADW_READ_WORD_LRAM(iot, ioh, ADW_MC_SDTR_DONE,</span>
<span class="lineNum">    2250 </span>            :                                                 cfg_word);
<span class="lineNum">    2251 </span><span class="lineNoCov">          0 :                                 cfg_word &amp;= ~tidmask;</span>
<span class="lineNum">    2252 </span><span class="lineNoCov">          0 :                                 ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_SDTR_DONE,</span>
<span class="lineNum">    2253 </span>            :                                                 cfg_word);
<span class="lineNum">    2254 </span><span class="lineNoCov">          0 :                                 ADW_READ_WORD_LRAM(iot, ioh, ADW_MC_WDTR_DONE,</span>
<span class="lineNum">    2255 </span>            :                                                 cfg_word);
<span class="lineNum">    2256 </span><span class="lineNoCov">          0 :                                 cfg_word &amp;= ~tidmask;</span>
<span class="lineNum">    2257 </span><span class="lineNoCov">          0 :                                 ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_WDTR_DONE,</span>
<span class="lineNum">    2258 </span>            :                                                 cfg_word);
<span class="lineNum">    2259 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    2260 </span>            :                 }
<span class="lineNum">    2261 </span>            : 
<span class="lineNum">    2262 </span>            :                 /*
<span class="lineNum">    2263 </span>            :                  * Synchronous Transfers
<span class="lineNum">    2264 </span>            :                  *
<span class="lineNum">    2265 </span>            :                  * If the EEPROM enabled SDTR for the device and the device
<span class="lineNum">    2266 </span>            :                  * supports synchronous transfers, then turn on the device's
<span class="lineNum">    2267 </span>            :                  * 'sdtr_able' bit. Write the new value to the microcode.
<span class="lineNum">    2268 </span>            :                  */
<span class="lineNum">    2269 </span>            : #ifdef SCSI_ADW_SDTR_DISABLE
<span class="lineNum">    2270 </span>            :         if(!(tidmask &amp; SCSI_ADW_SDTR_DISABLE))
<span class="lineNum">    2271 </span>            : #endif /* SCSI_ADW_SDTR_DISABLE */
<span class="lineNum">    2272 </span><span class="lineNoCov">          0 :                 if ((sc-&gt;sdtr_able &amp; tidmask) &amp;&amp; inq-&gt;Sync) {</span>
<span class="lineNum">    2273 </span><span class="lineNoCov">          0 :                         ADW_READ_WORD_LRAM(iot, ioh, ADW_MC_SDTR_ABLE,cfg_word);</span>
<span class="lineNum">    2274 </span><span class="lineNoCov">          0 :                         if ((cfg_word &amp; tidmask) == 0) {</span>
<span class="lineNum">    2275 </span><span class="lineNoCov">          0 :                                 cfg_word |= tidmask;</span>
<span class="lineNum">    2276 </span><span class="lineNoCov">          0 :                                 ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_SDTR_ABLE,</span>
<span class="lineNum">    2277 </span>            :                                                 cfg_word);
<span class="lineNum">    2278 </span>            : 
<span class="lineNum">    2279 </span>            :                                 /*
<span class="lineNum">    2280 </span>            :                                  * Clear the microcode &quot;SDTR negotiation&quot;
<span class="lineNum">    2281 </span>            :                                  * done indicator for the target to cause it
<span class="lineNum">    2282 </span>            :                                  * to negotiate with the new setting set above.
<span class="lineNum">    2283 </span>            :                                  */
<span class="lineNum">    2284 </span><span class="lineNoCov">          0 :                                 ADW_READ_WORD_LRAM(iot, ioh, ADW_MC_SDTR_DONE,</span>
<span class="lineNum">    2285 </span>            :                                                 cfg_word);
<span class="lineNum">    2286 </span><span class="lineNoCov">          0 :                                 cfg_word &amp;= ~tidmask;</span>
<span class="lineNum">    2287 </span><span class="lineNoCov">          0 :                                 ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_SDTR_DONE,</span>
<span class="lineNum">    2288 </span>            :                                                 cfg_word);
<span class="lineNum">    2289 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    2290 </span>            :                 }
<span class="lineNum">    2291 </span>            :                 /*
<span class="lineNum">    2292 </span>            :                  * If the Inquiry data included enough space for the SPI-3
<span class="lineNum">    2293 </span>            :                  * Clocking field, then check if DT mode is supported.
<span class="lineNum">    2294 </span>            :                  */
<span class="lineNum">    2295 </span><span class="lineNoCov">          0 :                 if (sc-&gt;chip_type == ADW_CHIP_ASC38C1600 &amp;&amp;</span>
<span class="lineNum">    2296 </span><span class="lineNoCov">          0 :                    (scsiq-&gt;cdb[4] &gt;= 57 ||</span>
<span class="lineNum">    2297 </span><span class="lineNoCov">          0 :                    (scsiq-&gt;cdb[4] - scsiq-&gt;data_cnt) &gt;= 57)) {</span>
<span class="lineNum">    2298 </span>            :                         /*
<span class="lineNum">    2299 </span>            :                          * PPR (Parallel Protocol Request) Capable
<span class="lineNum">    2300 </span>            :                          *
<span class="lineNum">    2301 </span>            :                          * If the device supports DT mode, then it must be
<span class="lineNum">    2302 </span>            :                          * PPR capable.
<span class="lineNum">    2303 </span>            :                          * The PPR message will be used in place of the SDTR
<span class="lineNum">    2304 </span>            :                          * and WDTR messages to negotiate synchronous speed
<span class="lineNum">    2305 </span>            :                          * and offset, transfer width, and protocol options.
<span class="lineNum">    2306 </span>            :                          */
<span class="lineNum">    2307 </span><span class="lineNoCov">          0 :                          if((inq-&gt;Clocking) &amp; INQ_CLOCKING_DT_ONLY){</span>
<span class="lineNum">    2308 </span><span class="lineNoCov">          0 :                                 ADW_READ_WORD_LRAM(iot, ioh, ADW_MC_PPR_ABLE,</span>
<span class="lineNum">    2309 </span>            :                                                 sc-&gt;ppr_able);
<span class="lineNum">    2310 </span><span class="lineNoCov">          0 :                                 sc-&gt;ppr_able |= tidmask;</span>
<span class="lineNum">    2311 </span><span class="lineNoCov">          0 :                                 ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_PPR_ABLE,</span>
<span class="lineNum">    2312 </span>            :                                                 sc-&gt;ppr_able);
<span class="lineNum">    2313 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    2314 </span>            :                 }
<span class="lineNum">    2315 </span>            : 
<span class="lineNum">    2316 </span>            :                 /*
<span class="lineNum">    2317 </span>            :                  * If the EEPROM enabled Tag Queuing for the device and the
<span class="lineNum">    2318 </span>            :                  * device supports Tag Queueing, then turn on the device's
<span class="lineNum">    2319 </span>            :                  * 'tagqng_enable' bit in the microcode and set the microcode
<span class="lineNum">    2320 </span>            :                  * maximum command count to the ADW_SOFTC 'max_dvc_qng'
<span class="lineNum">    2321 </span>            :                  * value.
<span class="lineNum">    2322 </span>            :                  *
<span class="lineNum">    2323 </span>            :                  * Tag Queuing is disabled for the BIOS which runs in polled
<span class="lineNum">    2324 </span>            :                  * mode and would see no benefit from Tag Queuing. Also by
<span class="lineNum">    2325 </span>            :                  * disabling Tag Queuing in the BIOS devices with Tag Queuing
<span class="lineNum">    2326 </span>            :                  * bugs will at least work with the BIOS.
<span class="lineNum">    2327 </span>            :                  */
<span class="lineNum">    2328 </span>            : #ifdef SCSI_ADW_TAGQ_DISABLE
<span class="lineNum">    2329 </span>            :         if(!(tidmask &amp; SCSI_ADW_TAGQ_DISABLE))
<span class="lineNum">    2330 </span>            : #endif /* SCSI_ADW_TAGQ_DISABLE */
<span class="lineNum">    2331 </span><span class="lineNoCov">          0 :                 if ((sc-&gt;tagqng_able &amp; tidmask) &amp;&amp; inq-&gt;CmdQue) {</span>
<span class="lineNum">    2332 </span><span class="lineNoCov">          0 :                         ADW_READ_WORD_LRAM(iot, ioh, ADW_MC_TAGQNG_ABLE,</span>
<span class="lineNum">    2333 </span>            :                                         cfg_word);
<span class="lineNum">    2334 </span><span class="lineNoCov">          0 :                         cfg_word |= tidmask;</span>
<span class="lineNum">    2335 </span><span class="lineNoCov">          0 :                         ADW_WRITE_WORD_LRAM(iot, ioh, ADW_MC_TAGQNG_ABLE,</span>
<span class="lineNum">    2336 </span>            :                                         cfg_word);
<span class="lineNum">    2337 </span>            : 
<span class="lineNum">    2338 </span><span class="lineNoCov">          0 :                         ADW_WRITE_BYTE_LRAM(iot, ioh,</span>
<span class="lineNum">    2339 </span>            :                                         ADW_MC_NUMBER_OF_MAX_CMD + tid,
<span class="lineNum">    2340 </span>            :                                         sc-&gt;max_dvc_qng);
<span class="lineNum">    2341 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2342 </span>            :         }
<span class="lineNum">    2343 </span>            : #endif /* FAILSAFE */
<span class="lineNum">    2344 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2345 </span>            : 
<a name="2346"><span class="lineNum">    2346 </span>            : </a>
<span class="lineNum">    2347 </span>            : void
<span class="lineNum">    2348 </span><span class="lineNoCov">          0 : AdwSleepMilliSecond(u_int32_t n)</span>
<span class="lineNum">    2349 </span>            : {
<span class="lineNum">    2350 </span>            : 
<span class="lineNum">    2351 </span><span class="lineNoCov">          0 :         DELAY(n * 1000);</span>
<span class="lineNum">    2352 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2353 </span>            : 
<a name="2354"><span class="lineNum">    2354 </span>            : </a>
<span class="lineNum">    2355 </span>            : void
<span class="lineNum">    2356 </span><span class="lineNoCov">          0 : AdwDelayMicroSecond(u_int32_t n)</span>
<span class="lineNum">    2357 </span>            : {
<span class="lineNum">    2358 </span>            : 
<span class="lineNum">    2359 </span><span class="lineNoCov">          0 :         DELAY(n);</span>
<span class="lineNum">    2360 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2361 </span>            : 
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
