[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/DefaultNetType/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 369
LIB: work
FILE: ${SURELOG_DIR}/tests/DefaultNetType/dut.sv
n<> u<368> t<Top_level_rule> c<1> l<1:1> el<50:1>
  n<> u<1> t<Null_rule> p<368> s<367> l<1:1>
  n<> u<367> t<Source_text> p<368> c<5> l<1:1> el<49:10>
    n<> u<5> t<Description> p<367> c<4> s<39> l<1:1> el<1:22>
      n<> u<4> t<Top_directives> p<5> c<3> l<1:1> el<1:22>
        n<> u<3> t<Default_nettype_directive> p<4> c<2> l<1:1> el<1:22>
          n<> u<2> t<NetType_Wire> p<3> l<1:18> el<1:22>
    n<> u<39> t<Description> p<367> c<38> s<43> l<3:1> el<7:10>
      n<> u<38> t<Module_declaration> p<39> c<9> l<3:1> el<7:10>
        n<> u<9> t<Module_ansi_header> p<38> c<6> s<21> l<3:1> el<3:11>
          n<module> u<6> t<Module_keyword> p<9> s<7> l<3:1> el<3:7>
          n<ok> u<7> t<STRING_CONST> p<9> s<8> l<3:8> el<3:10>
          n<> u<8> t<Package_import_declaration_list> p<9> l<3:10> el<3:10>
        n<> u<21> t<Non_port_module_item> p<38> c<20> s<36> l<4:1> el<4:7>
          n<> u<20> t<Module_or_generate_item> p<21> c<19> l<4:1> el<4:7>
            n<> u<19> t<Module_common_item> p<20> c<18> l<4:1> el<4:7>
              n<> u<18> t<Module_or_generate_item_declaration> p<19> c<17> l<4:1> el<4:7>
                n<> u<17> t<Package_or_generate_item_declaration> p<18> c<16> l<4:1> el<4:7>
                  n<> u<16> t<Data_declaration> p<17> c<15> l<4:1> el<4:7>
                    n<> u<15> t<Variable_declaration> p<16> c<11> l<4:1> el<4:7>
                      n<> u<11> t<Data_type> p<15> c<10> s<14> l<4:1> el<4:4>
                        n<> u<10> t<IntVec_TypeReg> p<11> l<4:1> el<4:4>
                      n<> u<14> t<Variable_decl_assignment_list> p<15> c<13> l<4:5> el<4:6>
                        n<> u<13> t<Variable_decl_assignment> p<14> c<12> l<4:5> el<4:6>
                          n<a> u<12> t<STRING_CONST> p<13> l<4:5> el<4:6>
        n<> u<36> t<Non_port_module_item> p<38> c<35> s<37> l<5:1> el<5:12>
          n<> u<35> t<Module_or_generate_item> p<36> c<34> l<5:1> el<5:12>
            n<> u<34> t<Module_common_item> p<35> c<33> l<5:1> el<5:12>
              n<> u<33> t<Continuous_assign> p<34> c<32> l<5:1> el<5:12>
                n<> u<32> t<Net_assignment_list> p<33> c<31> l<5:8> el<5:11>
                  n<> u<31> t<Net_assignment> p<32> c<26> l<5:8> el<5:11>
                    n<> u<26> t<Net_lvalue> p<31> c<23> s<30> l<5:8> el<5:9>
                      n<> u<23> t<Ps_or_hierarchical_identifier> p<26> c<22> s<25> l<5:8> el<5:9>
                        n<b> u<22> t<STRING_CONST> p<23> l<5:8> el<5:9>
                      n<> u<25> t<Constant_select> p<26> c<24> l<5:9> el<5:9>
                        n<> u<24> t<Constant_bit_select> p<25> l<5:9> el<5:9>
                    n<> u<30> t<Expression> p<31> c<29> l<5:10> el<5:11>
                      n<> u<29> t<Primary> p<30> c<28> l<5:10> el<5:11>
                        n<> u<28> t<Primary_literal> p<29> c<27> l<5:10> el<5:11>
                          n<a> u<27> t<STRING_CONST> p<28> l<5:10> el<5:11>
        n<> u<37> t<ENDMODULE> p<38> l<7:1> el<7:10>
    n<> u<43> t<Description> p<367> c<42> s<57> l<9:1> el<9:22>
      n<> u<42> t<Top_directives> p<43> c<41> l<9:1> el<9:22>
        n<> u<41> t<Default_nettype_directive> p<42> c<40> l<9:1> el<9:22>
          n<none> u<40> t<STRING_CONST> p<41> l<9:18> el<9:22>
    n<> u<57> t<Description> p<367> c<56> s<141> l<11:1> el<12:10>
      n<> u<56> t<Module_declaration> p<57> c<54> l<11:1> el<12:10>
        n<> u<54> t<Module_ansi_header> p<56> c<44> s<55> l<11:1> el<11:20>
          n<module> u<44> t<Module_keyword> p<54> s<45> l<11:1> el<11:7>
          n<M1> u<45> t<STRING_CONST> p<54> s<46> l<11:8> el<11:10>
          n<> u<46> t<Package_import_declaration_list> p<54> s<53> l<11:10> el<11:10>
          n<> u<53> t<Port_declaration_list> p<54> c<52> l<11:10> el<11:19>
            n<> u<52> t<Ansi_port_declaration> p<53> c<50> l<11:11> el<11:18>
              n<> u<50> t<Net_port_header> p<52> c<47> s<51> l<11:11> el<11:16>
                n<> u<47> t<PortDir_Inp> p<50> s<49> l<11:11> el<11:16>
                n<> u<49> t<Net_port_type> p<50> c<48> l<11:17> el<11:17>
                  n<> u<48> t<Data_type_or_implicit> p<49> l<11:17> el<11:17>
              n<b> u<51> t<STRING_CONST> p<52> l<11:17> el<11:18>
        n<> u<55> t<ENDMODULE> p<56> l<12:1> el<12:10>
    n<> u<141> t<Description> p<367> c<140> s<152> l<14:1> el<22:10>
      n<> u<140> t<Module_declaration> p<141> c<61> l<14:1> el<22:10>
        n<> u<61> t<Module_ansi_header> p<140> c<58> s<73> l<14:1> el<14:13>
          n<module> u<58> t<Module_keyword> p<61> s<59> l<14:1> el<14:7>
          n<bad1> u<59> t<STRING_CONST> p<61> s<60> l<14:8> el<14:12>
          n<> u<60> t<Package_import_declaration_list> p<61> l<14:12> el<14:12>
        n<> u<73> t<Non_port_module_item> p<140> c<72> s<88> l<15:1> el<15:7>
          n<> u<72> t<Module_or_generate_item> p<73> c<71> l<15:1> el<15:7>
            n<> u<71> t<Module_common_item> p<72> c<70> l<15:1> el<15:7>
              n<> u<70> t<Module_or_generate_item_declaration> p<71> c<69> l<15:1> el<15:7>
                n<> u<69> t<Package_or_generate_item_declaration> p<70> c<68> l<15:1> el<15:7>
                  n<> u<68> t<Data_declaration> p<69> c<67> l<15:1> el<15:7>
                    n<> u<67> t<Variable_declaration> p<68> c<63> l<15:1> el<15:7>
                      n<> u<63> t<Data_type> p<67> c<62> s<66> l<15:1> el<15:4>
                        n<> u<62> t<IntVec_TypeReg> p<63> l<15:1> el<15:4>
                      n<> u<66> t<Variable_decl_assignment_list> p<67> c<65> l<15:5> el<15:6>
                        n<> u<65> t<Variable_decl_assignment> p<66> c<64> l<15:5> el<15:6>
                          n<a> u<64> t<STRING_CONST> p<65> l<15:5> el<15:6>
        n<> u<88> t<Non_port_module_item> p<140> c<87> s<138> l<16:1> el<16:12>
          n<> u<87> t<Module_or_generate_item> p<88> c<86> l<16:1> el<16:12>
            n<> u<86> t<Module_common_item> p<87> c<85> l<16:1> el<16:12>
              n<> u<85> t<Continuous_assign> p<86> c<84> l<16:1> el<16:12>
                n<> u<84> t<Net_assignment_list> p<85> c<83> l<16:8> el<16:11>
                  n<> u<83> t<Net_assignment> p<84> c<78> l<16:8> el<16:11>
                    n<> u<78> t<Net_lvalue> p<83> c<75> s<82> l<16:8> el<16:9>
                      n<> u<75> t<Ps_or_hierarchical_identifier> p<78> c<74> s<77> l<16:8> el<16:9>
                        n<b> u<74> t<STRING_CONST> p<75> l<16:8> el<16:9>
                      n<> u<77> t<Constant_select> p<78> c<76> l<16:9> el<16:9>
                        n<> u<76> t<Constant_bit_select> p<77> l<16:9> el<16:9>
                    n<> u<82> t<Expression> p<83> c<81> l<16:10> el<16:11>
                      n<> u<81> t<Primary> p<82> c<80> l<16:10> el<16:11>
                        n<> u<80> t<Primary_literal> p<81> c<79> l<16:10> el<16:11>
                          n<a> u<79> t<STRING_CONST> p<80> l<16:10> el<16:11>
        n<> u<138> t<Non_port_module_item> p<140> c<137> s<139> l<18:1> el<20:12>
          n<> u<137> t<Module_or_generate_item> p<138> c<136> l<18:1> el<20:12>
            n<> u<136> t<Module_common_item> p<137> c<135> l<18:1> el<20:12>
              n<> u<135> t<Module_or_generate_item_declaration> p<136> c<134> l<18:1> el<20:12>
                n<> u<134> t<Package_or_generate_item_declaration> p<135> c<133> l<18:1> el<20:12>
                  n<> u<133> t<Function_declaration> p<134> c<132> l<18:1> el<20:12>
                    n<> u<132> t<Function_body_declaration> p<133> c<99> l<18:10> el<20:12>
                      n<> u<99> t<Function_data_type_or_implicit> p<132> c<98> s<100> l<18:10> el<18:15>
                        n<> u<98> t<Packed_dimension> p<99> c<97> l<18:10> el<18:15>
                          n<> u<97> t<Constant_range> p<98> c<92> l<18:11> el<18:14>
                            n<> u<92> t<Constant_expression> p<97> c<91> s<96> l<18:11> el<18:12>
                              n<> u<91> t<Constant_primary> p<92> c<90> l<18:11> el<18:12>
                                n<> u<90> t<Primary_literal> p<91> c<89> l<18:11> el<18:12>
                                  n<1> u<89> t<INT_CONST> p<90> l<18:11> el<18:12>
                            n<> u<96> t<Constant_expression> p<97> c<95> l<18:13> el<18:14>
                              n<> u<95> t<Constant_primary> p<96> c<94> l<18:13> el<18:14>
                                n<> u<94> t<Primary_literal> p<95> c<93> l<18:13> el<18:14>
                                  n<0> u<93> t<INT_CONST> p<94> l<18:13> el<18:14>
                      n<__truncate_to_2_bits> u<100> t<STRING_CONST> p<132> s<115> l<18:16> el<18:36>
                      n<> u<115> t<Tf_port_list> p<132> c<114> s<130> l<18:37> el<18:50>
                        n<> u<114> t<Tf_port_item> p<115> c<101> l<18:37> el<18:50>
                          n<> u<101> t<TfPortDir_Inp> p<114> s<112> l<18:37> el<18:42>
                          n<> u<112> t<Data_type_or_implicit> p<114> c<111> s<113> l<18:43> el<18:48>
                            n<> u<111> t<Packed_dimension> p<112> c<110> l<18:43> el<18:48>
                              n<> u<110> t<Constant_range> p<111> c<105> l<18:44> el<18:47>
                                n<> u<105> t<Constant_expression> p<110> c<104> s<109> l<18:44> el<18:45>
                                  n<> u<104> t<Constant_primary> p<105> c<103> l<18:44> el<18:45>
                                    n<> u<103> t<Primary_literal> p<104> c<102> l<18:44> el<18:45>
                                      n<1> u<102> t<INT_CONST> p<103> l<18:44> el<18:45>
                                n<> u<109> t<Constant_expression> p<110> c<108> l<18:46> el<18:47>
                                  n<> u<108> t<Constant_primary> p<109> c<107> l<18:46> el<18:47>
                                    n<> u<107> t<Primary_literal> p<108> c<106> l<18:46> el<18:47>
                                      n<0> u<106> t<INT_CONST> p<107> l<18:46> el<18:47>
                          n<i> u<113> t<STRING_CONST> p<114> l<18:49> el<18:50>
                      n<> u<130> t<Function_statement_or_null> p<132> c<129> s<131> l<19:1> el<19:26>
                        n<> u<129> t<Statement> p<130> c<128> l<19:1> el<19:26>
                          n<> u<128> t<Statement_item> p<129> c<127> l<19:1> el<19:26>
                            n<> u<127> t<Blocking_assignment> p<128> c<126> l<19:1> el<19:25>
                              n<> u<126> t<Operator_assignment> p<127> c<120> l<19:1> el<19:25>
                                n<> u<120> t<Variable_lvalue> p<126> c<117> s<121> l<19:1> el<19:21>
                                  n<> u<117> t<Ps_or_hierarchical_identifier> p<120> c<116> s<119> l<19:1> el<19:21>
                                    n<__truncate_to_2_bits> u<116> t<STRING_CONST> p<117> l<19:1> el<19:21>
                                  n<> u<119> t<Select> p<120> c<118> l<19:22> el<19:22>
                                    n<> u<118> t<Bit_select> p<119> l<19:22> el<19:22>
                                n<> u<121> t<AssignOp_Assign> p<126> s<125> l<19:22> el<19:23>
                                n<> u<125> t<Expression> p<126> c<124> l<19:24> el<19:25>
                                  n<> u<124> t<Primary> p<125> c<123> l<19:24> el<19:25>
                                    n<> u<123> t<Primary_literal> p<124> c<122> l<19:24> el<19:25>
                                      n<i> u<122> t<STRING_CONST> p<123> l<19:24> el<19:25>
                      n<> u<131> t<ENDFUNCTION> p<132> l<20:1> el<20:12>
        n<> u<139> t<ENDMODULE> p<140> l<22:1> el<22:10>
    n<> u<152> t<Description> p<367> c<151> s<189> l<24:1> el<24:38>
      n<> u<151> t<Package_item> p<152> c<150> l<24:1> el<24:38>
        n<> u<150> t<Package_or_generate_item_declaration> p<151> c<149> l<24:1> el<24:38>
          n<> u<149> t<Data_declaration> p<150> c<148> l<24:1> el<24:38>
            n<> u<148> t<Type_declaration> p<149> c<146> l<24:1> el<24:38>
              n<> u<146> t<Data_type> p<148> c<143> s<147> l<24:9> el<24:30>
                n<> u<143> t<Enum_name_declaration> p<146> c<142> s<145> l<24:15> el<24:21>
                  n<MODE_A> u<142> t<STRING_CONST> p<143> l<24:15> el<24:21>
                n<> u<145> t<Enum_name_declaration> p<146> c<144> l<24:23> el<24:29>
                  n<MODE_B> u<144> t<STRING_CONST> p<145> l<24:23> el<24:29>
              n<Mode_t> u<147> t<STRING_CONST> p<148> l<24:31> el<24:37>
    n<> u<189> t<Description> p<367> c<188> s<366> l<26:1> el<26:73>
      n<> u<188> t<Package_item> p<189> c<187> l<26:1> el<26:73>
        n<> u<187> t<Package_or_generate_item_declaration> p<188> c<186> l<26:1> el<26:73>
          n<> u<186> t<Data_declaration> p<187> c<185> l<26:1> el<26:73>
            n<> u<185> t<Type_declaration> p<186> c<183> l<26:1> el<26:73>
              n<> u<183> t<Data_type> p<185> c<164> s<184> l<26:9> el<26:60>
                n<> u<164> t<Enum_base_type> p<183> c<153> s<170> l<26:14> el<26:25>
                  n<> u<153> t<IntVec_TypeLogic> p<164> s<163> l<26:14> el<26:19>
                  n<> u<163> t<Packed_dimension> p<164> c<162> l<26:20> el<26:25>
                    n<> u<162> t<Constant_range> p<163> c<157> l<26:21> el<26:24>
                      n<> u<157> t<Constant_expression> p<162> c<156> s<161> l<26:21> el<26:22>
                        n<> u<156> t<Constant_primary> p<157> c<155> l<26:21> el<26:22>
                          n<> u<155> t<Primary_literal> p<156> c<154> l<26:21> el<26:22>
                            n<1> u<154> t<INT_CONST> p<155> l<26:21> el<26:22>
                      n<> u<161> t<Constant_expression> p<162> c<160> l<26:23> el<26:24>
                        n<> u<160> t<Constant_primary> p<161> c<159> l<26:23> el<26:24>
                          n<> u<159> t<Primary_literal> p<160> c<158> l<26:23> el<26:24>
                            n<0> u<158> t<INT_CONST> p<159> l<26:23> el<26:24>
                n<> u<170> t<Enum_name_declaration> p<183> c<165> s<176> l<26:27> el<26:36>
                  n<READ> u<165> t<STRING_CONST> p<170> s<169> l<26:27> el<26:31>
                  n<> u<169> t<Constant_expression> p<170> c<168> l<26:32> el<26:36>
                    n<> u<168> t<Constant_primary> p<169> c<167> l<26:32> el<26:36>
                      n<> u<167> t<Primary_literal> p<168> c<166> l<26:32> el<26:36>
                        n<2'd1> u<166> t<INT_CONST> p<167> l<26:32> el<26:36>
                n<> u<176> t<Enum_name_declaration> p<183> c<171> s<182> l<26:38> el<26:48>
                  n<WRITE> u<171> t<STRING_CONST> p<176> s<175> l<26:38> el<26:43>
                  n<> u<175> t<Constant_expression> p<176> c<174> l<26:44> el<26:48>
                    n<> u<174> t<Constant_primary> p<175> c<173> l<26:44> el<26:48>
                      n<> u<173> t<Primary_literal> p<174> c<172> l<26:44> el<26:48>
                        n<2'd2> u<172> t<INT_CONST> p<173> l<26:44> el<26:48>
                n<> u<182> t<Enum_name_declaration> p<183> c<177> l<26:50> el<26:59>
                  n<NONE> u<177> t<STRING_CONST> p<182> s<181> l<26:50> el<26:54>
                  n<> u<181> t<Constant_expression> p<182> c<180> l<26:55> el<26:59>
                    n<> u<180> t<Constant_primary> p<181> c<179> l<26:55> el<26:59>
                      n<> u<179> t<Primary_literal> p<180> c<178> l<26:55> el<26:59>
                        n<2'd0> u<178> t<INT_CONST> p<179> l<26:55> el<26:59>
              n<Operation_t> u<184> t<STRING_CONST> p<185> l<26:61> el<26:72>
    n<> u<366> t<Description> p<367> c<365> l<28:1> el<49:10>
      n<> u<365> t<Module_declaration> p<366> c<193> l<28:1> el<49:10>
        n<> u<193> t<Module_ansi_header> p<365> c<190> s<212> l<28:1> el<28:13>
          n<module> u<190> t<Module_keyword> p<193> s<191> l<28:1> el<28:7>
          n<bad2> u<191> t<STRING_CONST> p<193> s<192> l<28:8> el<28:12>
          n<> u<192> t<Package_import_declaration_list> p<193> l<28:12> el<28:12>
        n<> u<212> t<Non_port_module_item> p<365> c<211> s<274> l<30:1> el<30:46>
          n<> u<211> t<Module_or_generate_item> p<212> c<210> l<30:1> el<30:46>
            n<> u<210> t<Module_common_item> p<211> c<209> l<30:1> el<30:46>
              n<> u<209> t<Module_or_generate_item_declaration> p<210> c<208> l<30:1> el<30:46>
                n<> u<208> t<Package_or_generate_item_declaration> p<209> c<207> l<30:1> el<30:46>
                  n<> u<207> t<Data_declaration> p<208> c<206> l<30:1> el<30:46>
                    n<> u<206> t<Variable_declaration> p<207> c<200> l<30:1> el<30:46>
                      n<> u<200> t<Data_type> p<206> c<195> s<205> l<30:1> el<30:21>
                        n<> u<195> t<Enum_name_declaration> p<200> c<194> s<197> l<30:7> el<30:10>
                          n<S_A> u<194> t<STRING_CONST> p<195> l<30:7> el<30:10>
                        n<> u<197> t<Enum_name_declaration> p<200> c<196> s<199> l<30:12> el<30:15>
                          n<S_B> u<196> t<STRING_CONST> p<197> l<30:12> el<30:15>
                        n<> u<199> t<Enum_name_declaration> p<200> c<198> l<30:17> el<30:20>
                          n<S_C> u<198> t<STRING_CONST> p<199> l<30:17> el<30:20>
                      n<> u<205> t<Variable_decl_assignment_list> p<206> c<202> l<30:22> el<30:45>
                        n<> u<202> t<Variable_decl_assignment> p<205> c<201> s<204> l<30:22> el<30:34>
                          n<currentState> u<201> t<STRING_CONST> p<202> l<30:22> el<30:34>
                        n<> u<204> t<Variable_decl_assignment> p<205> c<203> l<30:36> el<30:45>
                          n<nextState> u<203> t<STRING_CONST> p<204> l<30:36> el<30:45>
        n<> u<274> t<Non_port_module_item> p<365> c<273> s<350> l<32:1> el<37:4>
          n<> u<273> t<Module_or_generate_item> p<274> c<272> l<32:1> el<37:4>
            n<> u<272> t<Module_common_item> p<273> c<271> l<32:1> el<37:4>
              n<> u<271> t<Always_construct> p<272> c<213> l<32:1> el<37:4>
                n<> u<213> t<ALWAYS_FF> p<271> s<270> l<32:1> el<32:10>
                n<> u<270> t<Statement> p<271> c<269> l<32:11> el<37:4>
                  n<> u<269> t<Statement_item> p<270> c<268> l<32:11> el<37:4>
                    n<> u<268> t<Procedural_timing_control_statement> p<269> c<221> l<32:11> el<37:4>
                      n<> u<221> t<Procedural_timing_control> p<268> c<220> s<267> l<32:11> el<32:27>
                        n<> u<220> t<Event_control> p<221> c<219> l<32:11> el<32:27>
                          n<> u<219> t<Event_expression> p<220> c<214> l<32:13> el<32:26>
                            n<> u<214> t<Edge_Posedge> p<219> s<218> l<32:13> el<32:20>
                            n<> u<218> t<Expression> p<219> c<217> l<32:21> el<32:26>
                              n<> u<217> t<Primary> p<218> c<216> l<32:21> el<32:26>
                                n<> u<216> t<Primary_literal> p<217> c<215> l<32:21> el<32:26>
                                  n<clock> u<215> t<STRING_CONST> p<216> l<32:21> el<32:26>
                      n<> u<267> t<Statement_or_null> p<268> c<266> l<33:1> el<37:4>
                        n<> u<266> t<Statement> p<267> c<265> l<33:1> el<37:4>
                          n<> u<265> t<Statement_item> p<266> c<264> l<33:1> el<37:4>
                            n<> u<264> t<Conditional_statement> p<265> c<227> l<33:1> el<37:4>
                              n<> u<227> t<Cond_predicate> p<264> c<226> s<245> l<33:4> el<33:9>
                                n<> u<226> t<Expression_or_cond_pattern> p<227> c<225> l<33:4> el<33:9>
                                  n<> u<225> t<Expression> p<226> c<224> l<33:4> el<33:9>
                                    n<> u<224> t<Primary> p<225> c<223> l<33:4> el<33:9>
                                      n<> u<223> t<Primary_literal> p<224> c<222> l<33:4> el<33:9>
                                        n<clear> u<222> t<STRING_CONST> p<223> l<33:4> el<33:9>
                              n<> u<245> t<Statement_or_null> p<264> c<244> s<263> l<33:11> el<35:4>
                                n<> u<244> t<Statement> p<245> c<243> l<33:11> el<35:4>
                                  n<> u<243> t<Statement_item> p<244> c<242> l<33:11> el<35:4>
                                    n<> u<242> t<Seq_block> p<243> c<240> l<33:11> el<35:4>
                                      n<> u<240> t<Statement_or_null> p<242> c<239> s<241> l<34:5> el<34:25>
                                        n<> u<239> t<Statement> p<240> c<238> l<34:5> el<34:25>
                                          n<> u<238> t<Statement_item> p<239> c<237> l<34:5> el<34:25>
                                            n<> u<237> t<Nonblocking_assignment> p<238> c<232> l<34:5> el<34:24>
                                              n<> u<232> t<Variable_lvalue> p<237> c<229> s<236> l<34:5> el<34:17>
                                                n<> u<229> t<Ps_or_hierarchical_identifier> p<232> c<228> s<231> l<34:5> el<34:17>
                                                  n<currentState> u<228> t<STRING_CONST> p<229> l<34:5> el<34:17>
                                                n<> u<231> t<Select> p<232> c<230> l<34:18> el<34:18>
                                                  n<> u<230> t<Bit_select> p<231> l<34:18> el<34:18>
                                              n<> u<236> t<Expression> p<237> c<235> l<34:21> el<34:24>
                                                n<> u<235> t<Primary> p<236> c<234> l<34:21> el<34:24>
                                                  n<> u<234> t<Primary_literal> p<235> c<233> l<34:21> el<34:24>
                                                    n<S_A> u<233> t<STRING_CONST> p<234> l<34:21> el<34:24>
                                      n<> u<241> t<END> p<242> l<35:1> el<35:4>
                              n<> u<263> t<Statement_or_null> p<264> c<262> l<35:10> el<37:4>
                                n<> u<262> t<Statement> p<263> c<261> l<35:10> el<37:4>
                                  n<> u<261> t<Statement_item> p<262> c<260> l<35:10> el<37:4>
                                    n<> u<260> t<Seq_block> p<261> c<258> l<35:10> el<37:4>
                                      n<> u<258> t<Statement_or_null> p<260> c<257> s<259> l<36:5> el<36:31>
                                        n<> u<257> t<Statement> p<258> c<256> l<36:5> el<36:31>
                                          n<> u<256> t<Statement_item> p<257> c<255> l<36:5> el<36:31>
                                            n<> u<255> t<Nonblocking_assignment> p<256> c<250> l<36:5> el<36:30>
                                              n<> u<250> t<Variable_lvalue> p<255> c<247> s<254> l<36:5> el<36:17>
                                                n<> u<247> t<Ps_or_hierarchical_identifier> p<250> c<246> s<249> l<36:5> el<36:17>
                                                  n<currentState> u<246> t<STRING_CONST> p<247> l<36:5> el<36:17>
                                                n<> u<249> t<Select> p<250> c<248> l<36:18> el<36:18>
                                                  n<> u<248> t<Bit_select> p<249> l<36:18> el<36:18>
                                              n<> u<254> t<Expression> p<255> c<253> l<36:21> el<36:30>
                                                n<> u<253> t<Primary> p<254> c<252> l<36:21> el<36:30>
                                                  n<> u<252> t<Primary_literal> p<253> c<251> l<36:21> el<36:30>
                                                    n<nextState> u<251> t<STRING_CONST> p<252> l<36:21> el<36:30>
                                      n<> u<259> t<END> p<260> l<37:1> el<37:4>
        n<> u<350> t<Non_port_module_item> p<365> c<349> s<363> l<39:3> el<45:8>
          n<> u<349> t<Module_or_generate_item> p<350> c<348> l<39:3> el<45:8>
            n<> u<348> t<Module_common_item> p<349> c<347> l<39:3> el<45:8>
              n<> u<347> t<Always_construct> p<348> c<275> l<39:3> el<45:8>
                n<> u<275> t<ALWAYS_COMB> p<347> s<346> l<39:3> el<39:14>
                n<> u<346> t<Statement> p<347> c<345> l<39:15> el<45:8>
                  n<> u<345> t<Statement_item> p<346> c<344> l<39:15> el<45:8>
                    n<> u<344> t<Seq_block> p<345> c<342> l<39:15> el<45:8>
                      n<> u<342> t<Statement_or_null> p<344> c<341> s<343> l<40:9> el<44:16>
                        n<> u<341> t<Statement> p<342> c<340> l<40:9> el<44:16>
                          n<> u<340> t<Statement_item> p<341> c<339> l<40:9> el<44:16>
                            n<> u<339> t<Case_statement> p<340> c<277> l<40:9> el<44:16>
                              n<> u<277> t<Case_keyword> p<339> c<276> s<281> l<40:9> el<40:13>
                                n<> u<276> t<CASE> p<277> l<40:9> el<40:13>
                              n<> u<281> t<Expression> p<339> c<280> s<301> l<40:14> el<40:18>
                                n<> u<280> t<Primary> p<281> c<279> l<40:14> el<40:18>
                                  n<> u<279> t<Primary_literal> p<280> c<278> l<40:14> el<40:18>
                                    n<mode> u<278> t<STRING_CONST> p<279> l<40:14> el<40:18>
                              n<> u<301> t<Case_item> p<339> c<285> s<321> l<41:13> el<41:38>
                                n<> u<285> t<Expression> p<301> c<284> s<300> l<41:13> el<41:19>
                                  n<> u<284> t<Primary> p<285> c<283> l<41:13> el<41:19>
                                    n<> u<283> t<Primary_literal> p<284> c<282> l<41:13> el<41:19>
                                      n<MODE_A> u<282> t<STRING_CONST> p<283> l<41:13> el<41:19>
                                n<> u<300> t<Statement_or_null> p<301> c<299> l<41:21> el<41:38>
                                  n<> u<299> t<Statement> p<300> c<298> l<41:21> el<41:38>
                                    n<> u<298> t<Statement_item> p<299> c<297> l<41:21> el<41:38>
                                      n<> u<297> t<Blocking_assignment> p<298> c<296> l<41:21> el<41:37>
                                        n<> u<296> t<Operator_assignment> p<297> c<290> l<41:21> el<41:37>
                                          n<> u<290> t<Variable_lvalue> p<296> c<287> s<291> l<41:21> el<41:30>
                                            n<> u<287> t<Ps_or_hierarchical_identifier> p<290> c<286> s<289> l<41:21> el<41:30>
                                              n<operation> u<286> t<STRING_CONST> p<287> l<41:21> el<41:30>
                                            n<> u<289> t<Select> p<290> c<288> l<41:31> el<41:31>
                                              n<> u<288> t<Bit_select> p<289> l<41:31> el<41:31>
                                          n<> u<291> t<AssignOp_Assign> p<296> s<295> l<41:31> el<41:32>
                                          n<> u<295> t<Expression> p<296> c<294> l<41:33> el<41:37>
                                            n<> u<294> t<Primary> p<295> c<293> l<41:33> el<41:37>
                                              n<> u<293> t<Primary_literal> p<294> c<292> l<41:33> el<41:37>
                                                n<READ> u<292> t<STRING_CONST> p<293> l<41:33> el<41:37>
                              n<> u<321> t<Case_item> p<339> c<305> s<337> l<42:13> el<42:39>
                                n<> u<305> t<Expression> p<321> c<304> s<320> l<42:13> el<42:19>
                                  n<> u<304> t<Primary> p<305> c<303> l<42:13> el<42:19>
                                    n<> u<303> t<Primary_literal> p<304> c<302> l<42:13> el<42:19>
                                      n<MODE_B> u<302> t<STRING_CONST> p<303> l<42:13> el<42:19>
                                n<> u<320> t<Statement_or_null> p<321> c<319> l<42:21> el<42:39>
                                  n<> u<319> t<Statement> p<320> c<318> l<42:21> el<42:39>
                                    n<> u<318> t<Statement_item> p<319> c<317> l<42:21> el<42:39>
                                      n<> u<317> t<Blocking_assignment> p<318> c<316> l<42:21> el<42:38>
                                        n<> u<316> t<Operator_assignment> p<317> c<310> l<42:21> el<42:38>
                                          n<> u<310> t<Variable_lvalue> p<316> c<307> s<311> l<42:21> el<42:30>
                                            n<> u<307> t<Ps_or_hierarchical_identifier> p<310> c<306> s<309> l<42:21> el<42:30>
                                              n<operation> u<306> t<STRING_CONST> p<307> l<42:21> el<42:30>
                                            n<> u<309> t<Select> p<310> c<308> l<42:31> el<42:31>
                                              n<> u<308> t<Bit_select> p<309> l<42:31> el<42:31>
                                          n<> u<311> t<AssignOp_Assign> p<316> s<315> l<42:31> el<42:32>
                                          n<> u<315> t<Expression> p<316> c<314> l<42:33> el<42:38>
                                            n<> u<314> t<Primary> p<315> c<313> l<42:33> el<42:38>
                                              n<> u<313> t<Primary_literal> p<314> c<312> l<42:33> el<42:38>
                                                n<WRITE> u<312> t<STRING_CONST> p<313> l<42:33> el<42:38>
                              n<> u<337> t<Case_item> p<339> c<336> s<338> l<43:13> el<43:39>
                                n<> u<336> t<Statement_or_null> p<337> c<335> l<43:22> el<43:39>
                                  n<> u<335> t<Statement> p<336> c<334> l<43:22> el<43:39>
                                    n<> u<334> t<Statement_item> p<335> c<333> l<43:22> el<43:39>
                                      n<> u<333> t<Blocking_assignment> p<334> c<332> l<43:22> el<43:38>
                                        n<> u<332> t<Operator_assignment> p<333> c<326> l<43:22> el<43:38>
                                          n<> u<326> t<Variable_lvalue> p<332> c<323> s<327> l<43:22> el<43:31>
                                            n<> u<323> t<Ps_or_hierarchical_identifier> p<326> c<322> s<325> l<43:22> el<43:31>
                                              n<operation> u<322> t<STRING_CONST> p<323> l<43:22> el<43:31>
                                            n<> u<325> t<Select> p<326> c<324> l<43:32> el<43:32>
                                              n<> u<324> t<Bit_select> p<325> l<43:32> el<43:32>
                                          n<> u<327> t<AssignOp_Assign> p<332> s<331> l<43:32> el<43:33>
                                          n<> u<331> t<Expression> p<332> c<330> l<43:34> el<43:38>
                                            n<> u<330> t<Primary> p<331> c<329> l<43:34> el<43:38>
                                              n<> u<329> t<Primary_literal> p<330> c<328> l<43:34> el<43:38>
                                                n<NONE> u<328> t<STRING_CONST> p<329> l<43:34> el<43:38>
                              n<> u<338> t<ENDCASE> p<339> l<44:9> el<44:16>
                      n<> u<343> t<END> p<344> l<45:5> el<45:8>
        n<> u<363> t<Non_port_module_item> p<365> c<362> s<364> l<47:1> el<47:10>
          n<> u<362> t<Module_or_generate_item> p<363> c<361> l<47:1> el<47:10>
            n<> u<361> t<Module_instantiation> p<362> c<351> l<47:1> el<47:10>
              n<M1> u<351> t<STRING_CONST> p<361> s<360> l<47:1> el<47:3>
              n<> u<360> t<Hierarchical_instance> p<361> c<353> l<47:4> el<47:9>
                n<> u<353> t<Name_of_instance> p<360> c<352> s<359> l<47:4> el<47:6>
                  n<m1> u<352> t<STRING_CONST> p<353> l<47:4> el<47:6>
                n<> u<359> t<Port_connection_list> p<360> c<358> l<47:7> el<47:8>
                  n<> u<358> t<Ordered_port_connection> p<359> c<357> l<47:7> el<47:8>
                    n<> u<357> t<Expression> p<358> c<356> l<47:7> el<47:8>
                      n<> u<356> t<Primary> p<357> c<355> l<47:7> el<47:8>
                        n<> u<355> t<Primary_literal> p<356> c<354> l<47:7> el<47:8>
                          n<b> u<354> t<STRING_CONST> p<355> l<47:7> el<47:8>
        n<> u<364> t<ENDMODULE> p<365> l<49:1> el<49:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/DefaultNetType/dut.sv:3:1: No timescale set for "ok".
[WRN:PA0205] ${SURELOG_DIR}/tests/DefaultNetType/dut.sv:11:1: No timescale set for "M1".
[WRN:PA0205] ${SURELOG_DIR}/tests/DefaultNetType/dut.sv:14:1: No timescale set for "bad1".
[WRN:PA0205] ${SURELOG_DIR}/tests/DefaultNetType/dut.sv:28:1: No timescale set for "bad2".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/DefaultNetType/dut.sv:11:1: Compile module "work@M1".
[INF:CP0303] ${SURELOG_DIR}/tests/DefaultNetType/dut.sv:14:1: Compile module "work@bad1".
[INF:CP0303] ${SURELOG_DIR}/tests/DefaultNetType/dut.sv:28:1: Compile module "work@bad2".
[INF:CP0303] ${SURELOG_DIR}/tests/DefaultNetType/dut.sv:3:1: Compile module "work@ok".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 2
Assignment                                             6
Begin                                                  3
CaseItem                                               3
CaseStmt                                               1
Constant                                              10
ContAssign                                             2
Design                                                 1
EnumConst                                              5
EnumTypespec                                           2
EventControl                                           1
Function                                               1
IODecl                                                 1
IfElse                                                 1
LogicNet                                               5
LogicTypespec                                          4
Module                                                 5
ModuleTypespec                                         1
Operation                                              1
Port                                                   2
Range                                                  2
RefModule                                              1
RefObj                                                22
RefTypespec                                            6
TypedefTypespec                                        2
=== UHDM Object Stats End ===
[ERR:UH0734] ${SURELOG_DIR}/tests/DefaultNetType/dut.sv:16:8: Failed to bind object: "id: 41, name: b".
[ERR:EL0535] ${SURELOG_DIR}/tests/DefaultNetType/dut.sv:16:8: Illegal implicit net "id:41, name: b".
[ERR:UH0734] ${SURELOG_DIR}/tests/DefaultNetType/dut.sv:32:21: Failed to bind object: "id: 49, name: clock".
[ERR:EL0535] ${SURELOG_DIR}/tests/DefaultNetType/dut.sv:32:21: Illegal implicit net "id:49, name: clock".
[ERR:UH0734] ${SURELOG_DIR}/tests/DefaultNetType/dut.sv:33:4: Failed to bind object: "id: 51, name: clear".
[ERR:EL0535] ${SURELOG_DIR}/tests/DefaultNetType/dut.sv:33:4: Illegal implicit net "id:51, name: clear".
[ERR:UH0734] ${SURELOG_DIR}/tests/DefaultNetType/dut.sv:34:21: Failed to bind object: "id: 55, name: S_A".
[ERR:EL0535] ${SURELOG_DIR}/tests/DefaultNetType/dut.sv:34:21: Illegal implicit net "id:55, name: S_A".
[ERR:UH0734] ${SURELOG_DIR}/tests/DefaultNetType/dut.sv:40:14: Failed to bind object: "id: 63, name: mode".
[ERR:EL0535] ${SURELOG_DIR}/tests/DefaultNetType/dut.sv:40:14: Illegal implicit net "id:63, name: mode".
[ERR:UH0734] ${SURELOG_DIR}/tests/DefaultNetType/dut.sv:41:21: Failed to bind object: "id: 67, name: operation".
[ERR:EL0535] ${SURELOG_DIR}/tests/DefaultNetType/dut.sv:41:21: Illegal implicit net "id:67, name: operation".
[ERR:UH0734] ${SURELOG_DIR}/tests/DefaultNetType/dut.sv:42:21: Failed to bind object: "id: 72, name: operation".
[ERR:EL0535] ${SURELOG_DIR}/tests/DefaultNetType/dut.sv:42:21: Illegal implicit net "id:72, name: operation".
[ERR:UH0734] ${SURELOG_DIR}/tests/DefaultNetType/dut.sv:43:22: Failed to bind object: "id: 76, name: operation".
[ERR:EL0535] ${SURELOG_DIR}/tests/DefaultNetType/dut.sv:43:22: Illegal implicit net "id:76, name: operation".
[ERR:UH0734] ${SURELOG_DIR}/tests/DefaultNetType/dut.sv:47:7: Failed to bind object: "id: 81, name: b".
[ERR:EL0535] ${SURELOG_DIR}/tests/DefaultNetType/dut.sv:47:7: Illegal implicit net "id:81, name: b".
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/DefaultNetType/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@M1 (work@M1), file:${SURELOG_DIR}/tests/DefaultNetType/dut.sv, line:11:1, endln:12:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@M1
  |vpiImportTypespec:
  \_LogicNet: (work@M1.b), line:11:17, endln:11:18
    |vpiParent:
    \_Module: work@M1 (work@M1), file:${SURELOG_DIR}/tests/DefaultNetType/dut.sv, line:11:1, endln:12:10
    |vpiName:b
    |vpiFullName:work@M1.b
  |vpiDefName:work@M1
  |vpiNet:
  \_LogicNet: (work@M1.b), line:11:17, endln:11:18
  |vpiPort:
  \_Port: (b), line:11:17, endln:11:18
    |vpiParent:
    \_Module: work@M1 (work@M1), file:${SURELOG_DIR}/tests/DefaultNetType/dut.sv, line:11:1, endln:12:10
    |vpiName:b
    |vpiDirection:1
|vpiAllModules:
\_Module: work@bad1 (work@bad1), file:${SURELOG_DIR}/tests/DefaultNetType/dut.sv, line:14:1, endln:22:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@bad1
  |vpiInternalScope:
  \_Function: (work@bad1.__truncate_to_2_bits), line:18:1, endln:20:12
    |vpiParent:
    \_Module: work@bad1 (work@bad1), file:${SURELOG_DIR}/tests/DefaultNetType/dut.sv, line:14:1, endln:22:10
    |vpiName:__truncate_to_2_bits
    |vpiFullName:work@bad1.__truncate_to_2_bits
    |vpiTypedef:
    \_LogicTypespec: , line:18:10, endln:18:15
      |vpiParent:
      \_Function: (work@bad1.__truncate_to_2_bits), line:18:1, endln:20:12
      |vpiRange:
      \_Range: , line:18:10, endln:18:15
        |vpiParent:
        \_LogicTypespec: , line:18:10, endln:18:15
        |vpiLeftRange:
        \_Constant: , line:18:11, endln:18:12
          |vpiParent:
          \_Range: , line:18:10, endln:18:15
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:18:13, endln:18:14
          |vpiParent:
          \_Range: , line:18:10, endln:18:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiImportTypespec:
    \_LogicTypespec: , line:18:10, endln:18:15
    |vpiVisibility:1
    |vpiReturn:
    \_RefTypespec: (work@bad1.__truncate_to_2_bits), line:18:10, endln:18:15
      |vpiParent:
      \_Function: (work@bad1.__truncate_to_2_bits), line:18:1, endln:20:12
      |vpiFullName:work@bad1.__truncate_to_2_bits
      |vpiActual:
      \_LogicTypespec: , line:18:10, endln:18:15
    |vpiIODecl:
    \_IODecl: (i), line:18:49, endln:18:50
      |vpiParent:
      \_Function: (work@bad1.__truncate_to_2_bits), line:18:1, endln:20:12
      |vpiDirection:1
      |vpiName:i
    |vpiStmt:
    \_Assignment: , line:19:1, endln:19:25
      |vpiParent:
      \_Function: (work@bad1.__truncate_to_2_bits), line:18:1, endln:20:12
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_RefObj: (work@bad1.__truncate_to_2_bits.i), line:19:24, endln:19:25
        |vpiParent:
        \_Assignment: , line:19:1, endln:19:25
        |vpiName:i
        |vpiFullName:work@bad1.__truncate_to_2_bits.i
        |vpiActual:
        \_IODecl: (i), line:18:49, endln:18:50
      |vpiLhs:
      \_RefObj: (work@bad1.__truncate_to_2_bits.__truncate_to_2_bits), line:19:1, endln:19:21
        |vpiParent:
        \_Assignment: , line:19:1, endln:19:25
        |vpiName:__truncate_to_2_bits
        |vpiFullName:work@bad1.__truncate_to_2_bits.__truncate_to_2_bits
        |vpiActual:
        \_Function: (work@bad1.__truncate_to_2_bits), line:18:1, endln:20:12
  |vpiTypedef:
  \_LogicTypespec: , line:15:1, endln:15:4
    |vpiParent:
    \_Module: work@bad1 (work@bad1), file:${SURELOG_DIR}/tests/DefaultNetType/dut.sv, line:14:1, endln:22:10
  |vpiImportTypespec:
  \_Function: (work@bad1.__truncate_to_2_bits), line:18:1, endln:20:12
  |vpiImportTypespec:
  \_LogicTypespec: , line:15:1, endln:15:4
  |vpiImportTypespec:
  \_LogicNet: (work@bad1.a), line:15:5, endln:15:6
    |vpiParent:
    \_Module: work@bad1 (work@bad1), file:${SURELOG_DIR}/tests/DefaultNetType/dut.sv, line:14:1, endln:22:10
    |vpiTypespec:
    \_RefTypespec: (work@bad1.a), line:15:1, endln:15:4
      |vpiParent:
      \_LogicNet: (work@bad1.a), line:15:5, endln:15:6
      |vpiFullName:work@bad1.a
      |vpiActual:
      \_LogicTypespec: , line:15:1, endln:15:4
    |vpiName:a
    |vpiFullName:work@bad1.a
    |vpiNetType:48
  |vpiDefName:work@bad1
  |vpiTaskFunc:
  \_Function: (work@bad1.__truncate_to_2_bits), line:18:1, endln:20:12
  |vpiNet:
  \_LogicNet: (work@bad1.a), line:15:5, endln:15:6
  |vpiContAssign:
  \_ContAssign: , line:16:8, endln:16:11
    |vpiParent:
    \_Module: work@bad1 (work@bad1), file:${SURELOG_DIR}/tests/DefaultNetType/dut.sv, line:14:1, endln:22:10
    |vpiRhs:
    \_RefObj: (work@bad1.a), line:16:10, endln:16:11
      |vpiParent:
      \_ContAssign: , line:16:8, endln:16:11
      |vpiName:a
      |vpiFullName:work@bad1.a
      |vpiActual:
      \_LogicNet: (work@bad1.a), line:15:5, endln:15:6
    |vpiLhs:
    \_RefObj: (work@bad1.b), line:16:8, endln:16:9
      |vpiParent:
      \_ContAssign: , line:16:8, endln:16:11
      |vpiName:b
      |vpiFullName:work@bad1.b
|vpiAllModules:
\_Module: work@bad2 (work@bad2), file:${SURELOG_DIR}/tests/DefaultNetType/dut.sv, line:28:1, endln:49:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@bad2
  |vpiTypedef:
  \_ModuleTypespec: (M1), line:47:1, endln:47:3
    |vpiParent:
    \_Module: work@bad2 (work@bad2), file:${SURELOG_DIR}/tests/DefaultNetType/dut.sv, line:28:1, endln:49:10
    |vpiName:M1
  |vpiImportTypespec:
  \_ModuleTypespec: (M1), line:47:1, endln:47:3
  |vpiImportTypespec:
  \_LogicNet: (work@bad2.currentState), line:30:22, endln:30:34
    |vpiParent:
    \_Module: work@bad2 (work@bad2), file:${SURELOG_DIR}/tests/DefaultNetType/dut.sv, line:28:1, endln:49:10
    |vpiName:currentState
    |vpiFullName:work@bad2.currentState
  |vpiImportTypespec:
  \_LogicNet: (work@bad2.nextState), line:30:36, endln:30:45
    |vpiParent:
    \_Module: work@bad2 (work@bad2), file:${SURELOG_DIR}/tests/DefaultNetType/dut.sv, line:28:1, endln:49:10
    |vpiName:nextState
    |vpiFullName:work@bad2.nextState
  |vpiDefName:work@bad2
  |vpiNet:
  \_LogicNet: (work@bad2.currentState), line:30:22, endln:30:34
  |vpiNet:
  \_LogicNet: (work@bad2.nextState), line:30:36, endln:30:45
  |vpiProcess:
  \_Always: , line:32:1, endln:37:4
    |vpiParent:
    \_Module: work@bad2 (work@bad2), file:${SURELOG_DIR}/tests/DefaultNetType/dut.sv, line:28:1, endln:49:10
    |vpiStmt:
    \_EventControl: , line:32:11, endln:32:27
      |vpiParent:
      \_Always: , line:32:1, endln:37:4
      |vpiCondition:
      \_Operation: , line:32:13, endln:32:26
        |vpiParent:
        \_EventControl: , line:32:11, endln:32:27
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@bad2.clock), line:32:21, endln:32:26
          |vpiParent:
          \_Operation: , line:32:13, endln:32:26
          |vpiName:clock
          |vpiFullName:work@bad2.clock
      |vpiStmt:
      \_IfElse: , line:33:1, endln:37:4
        |vpiParent:
        \_EventControl: , line:32:11, endln:32:27
        |vpiCondition:
        \_RefObj: (work@bad2.clear), line:33:4, endln:33:9
          |vpiParent:
          \_IfElse: , line:33:1, endln:37:4
          |vpiName:clear
          |vpiFullName:work@bad2.clear
        |vpiStmt:
        \_Begin: (work@bad2), line:33:11, endln:35:4
          |vpiParent:
          \_IfElse: , line:33:1, endln:37:4
          |vpiFullName:work@bad2
          |vpiStmt:
          \_Assignment: , line:34:5, endln:34:24
            |vpiParent:
            \_Begin: (work@bad2), line:33:11, endln:35:4
            |vpiOpType:82
            |vpiRhs:
            \_RefObj: (work@bad2.S_A), line:34:21, endln:34:24
              |vpiParent:
              \_Assignment: , line:34:5, endln:34:24
              |vpiName:S_A
              |vpiFullName:work@bad2.S_A
            |vpiLhs:
            \_RefObj: (work@bad2.currentState), line:34:5, endln:34:17
              |vpiParent:
              \_Assignment: , line:34:5, endln:34:24
              |vpiName:currentState
              |vpiFullName:work@bad2.currentState
              |vpiActual:
              \_LogicNet: (work@bad2.currentState), line:30:22, endln:30:34
        |vpiElseStmt:
        \_Begin: (work@bad2), line:35:10, endln:37:4
          |vpiParent:
          \_IfElse: , line:33:1, endln:37:4
          |vpiFullName:work@bad2
          |vpiStmt:
          \_Assignment: , line:36:5, endln:36:30
            |vpiParent:
            \_Begin: (work@bad2), line:35:10, endln:37:4
            |vpiOpType:82
            |vpiRhs:
            \_RefObj: (work@bad2.nextState), line:36:21, endln:36:30
              |vpiParent:
              \_Assignment: , line:36:5, endln:36:30
              |vpiName:nextState
              |vpiFullName:work@bad2.nextState
              |vpiActual:
              \_LogicNet: (work@bad2.nextState), line:30:36, endln:30:45
            |vpiLhs:
            \_RefObj: (work@bad2.currentState), line:36:5, endln:36:17
              |vpiParent:
              \_Assignment: , line:36:5, endln:36:30
              |vpiName:currentState
              |vpiFullName:work@bad2.currentState
              |vpiActual:
              \_LogicNet: (work@bad2.currentState), line:30:22, endln:30:34
    |vpiAlwaysType:3
  |vpiProcess:
  \_Always: , line:39:3, endln:45:8
    |vpiParent:
    \_Module: work@bad2 (work@bad2), file:${SURELOG_DIR}/tests/DefaultNetType/dut.sv, line:28:1, endln:49:10
    |vpiStmt:
    \_Begin: (work@bad2), line:39:15, endln:45:8
      |vpiParent:
      \_Always: , line:39:3, endln:45:8
      |vpiFullName:work@bad2
      |vpiStmt:
      \_CaseStmt: , line:40:9, endln:44:16
        |vpiParent:
        \_Begin: (work@bad2), line:39:15, endln:45:8
        |vpiCaseType:1
        |vpiCondition:
        \_RefObj: (work@bad2.mode), line:40:14, endln:40:18
          |vpiParent:
          \_CaseStmt: , line:40:9, endln:44:16
          |vpiName:mode
          |vpiFullName:work@bad2.mode
        |vpiCaseItem:
        \_CaseItem: , line:41:13, endln:41:38
          |vpiParent:
          \_CaseStmt: , line:40:9, endln:44:16
          |vpiExpr:
          \_RefObj: (work@bad2.MODE_A), line:41:13, endln:41:19
            |vpiParent:
            \_CaseItem: , line:41:13, endln:41:38
            |vpiName:MODE_A
            |vpiFullName:work@bad2.MODE_A
            |vpiActual:
            \_EnumConst: (MODE_A), line:24:15, endln:24:21
          |vpiStmt:
          \_Assignment: , line:41:21, endln:41:37
            |vpiParent:
            \_CaseItem: , line:41:13, endln:41:38
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_RefObj: (work@bad2.READ), line:41:33, endln:41:37
              |vpiParent:
              \_Assignment: , line:41:21, endln:41:37
              |vpiName:READ
              |vpiFullName:work@bad2.READ
              |vpiActual:
              \_EnumConst: (READ), line:26:27, endln:26:36
            |vpiLhs:
            \_RefObj: (work@bad2.operation), line:41:21, endln:41:30
              |vpiParent:
              \_Assignment: , line:41:21, endln:41:37
              |vpiName:operation
              |vpiFullName:work@bad2.operation
        |vpiCaseItem:
        \_CaseItem: , line:42:13, endln:42:39
          |vpiParent:
          \_CaseStmt: , line:40:9, endln:44:16
          |vpiExpr:
          \_RefObj: (work@bad2.MODE_B), line:42:13, endln:42:19
            |vpiParent:
            \_CaseItem: , line:42:13, endln:42:39
            |vpiName:MODE_B
            |vpiFullName:work@bad2.MODE_B
            |vpiActual:
            \_EnumConst: (MODE_B), line:24:23, endln:24:29
          |vpiStmt:
          \_Assignment: , line:42:21, endln:42:38
            |vpiParent:
            \_CaseItem: , line:42:13, endln:42:39
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_RefObj: (work@bad2.WRITE), line:42:33, endln:42:38
              |vpiParent:
              \_Assignment: , line:42:21, endln:42:38
              |vpiName:WRITE
              |vpiFullName:work@bad2.WRITE
              |vpiActual:
              \_EnumConst: (WRITE), line:26:38, endln:26:48
            |vpiLhs:
            \_RefObj: (work@bad2.operation), line:42:21, endln:42:30
              |vpiParent:
              \_Assignment: , line:42:21, endln:42:38
              |vpiName:operation
              |vpiFullName:work@bad2.operation
        |vpiCaseItem:
        \_CaseItem: , line:43:13, endln:43:39
          |vpiParent:
          \_CaseStmt: , line:40:9, endln:44:16
          |vpiStmt:
          \_Assignment: , line:43:22, endln:43:38
            |vpiParent:
            \_CaseItem: , line:43:13, endln:43:39
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_RefObj: (work@bad2.NONE), line:43:34, endln:43:38
              |vpiParent:
              \_Assignment: , line:43:22, endln:43:38
              |vpiName:NONE
              |vpiFullName:work@bad2.NONE
              |vpiActual:
              \_EnumConst: (NONE), line:26:50, endln:26:59
            |vpiLhs:
            \_RefObj: (work@bad2.operation), line:43:22, endln:43:31
              |vpiParent:
              \_Assignment: , line:43:22, endln:43:38
              |vpiName:operation
              |vpiFullName:work@bad2.operation
    |vpiAlwaysType:2
  |vpiRefModule:
  \_RefModule: work@M1 (m1), line:47:1, endln:47:3
    |vpiParent:
    \_Module: work@bad2 (work@bad2), file:${SURELOG_DIR}/tests/DefaultNetType/dut.sv, line:28:1, endln:49:10
    |vpiName:m1
    |vpiDefName:work@M1
    |vpiActual:
    \_Module: work@M1 (work@M1), file:${SURELOG_DIR}/tests/DefaultNetType/dut.sv, line:11:1, endln:12:10
    |vpiPort:
    \_Port: (b), line:47:7, endln:47:8
      |vpiParent:
      \_RefModule: work@M1 (m1), line:47:1, endln:47:3
      |vpiName:b
      |vpiHighConn:
      \_RefObj: (work@bad2.m1.b.b), line:47:7, endln:47:8
        |vpiParent:
        \_Port: (b), line:47:7, endln:47:8
        |vpiName:b
        |vpiFullName:work@bad2.m1.b.b
|vpiAllModules:
\_Module: work@ok (work@ok), file:${SURELOG_DIR}/tests/DefaultNetType/dut.sv, line:3:1, endln:7:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@ok
  |vpiTypedef:
  \_LogicTypespec: , line:4:1, endln:4:4
    |vpiParent:
    \_Module: work@ok (work@ok), file:${SURELOG_DIR}/tests/DefaultNetType/dut.sv, line:3:1, endln:7:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:1, endln:4:4
  |vpiImportTypespec:
  \_LogicNet: (work@ok.a), line:4:5, endln:4:6
    |vpiParent:
    \_Module: work@ok (work@ok), file:${SURELOG_DIR}/tests/DefaultNetType/dut.sv, line:3:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@ok.a), line:4:1, endln:4:4
      |vpiParent:
      \_LogicNet: (work@ok.a), line:4:5, endln:4:6
      |vpiFullName:work@ok.a
      |vpiActual:
      \_LogicTypespec: , line:4:1, endln:4:4
    |vpiName:a
    |vpiFullName:work@ok.a
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicNet: (work@ok.b), line:5:8, endln:5:9
    |vpiParent:
    \_Module: work@ok (work@ok), file:${SURELOG_DIR}/tests/DefaultNetType/dut.sv, line:3:1, endln:7:10
    |vpiName:b
    |vpiFullName:work@ok.b
    |vpiNetType:1
  |vpiDefName:work@ok
  |vpiNet:
  \_LogicNet: (work@ok.a), line:4:5, endln:4:6
  |vpiNet:
  \_LogicNet: (work@ok.b), line:5:8, endln:5:9
  |vpiContAssign:
  \_ContAssign: , line:5:8, endln:5:11
    |vpiParent:
    \_Module: work@ok (work@ok), file:${SURELOG_DIR}/tests/DefaultNetType/dut.sv, line:3:1, endln:7:10
    |vpiRhs:
    \_RefObj: (work@ok.a), line:5:10, endln:5:11
      |vpiParent:
      \_ContAssign: , line:5:8, endln:5:11
      |vpiName:a
      |vpiFullName:work@ok.a
      |vpiActual:
      \_LogicNet: (work@ok.a), line:4:5, endln:4:6
    |vpiLhs:
    \_RefObj: (work@ok.b), line:5:8, endln:5:9
      |vpiParent:
      \_ContAssign: , line:5:8, endln:5:11
      |vpiName:b
      |vpiFullName:work@ok.b
      |vpiActual:
      \_LogicNet: (work@ok.b), line:5:8, endln:5:9
|vpiTypedef:
\_EnumTypespec: , line:24:9, endln:24:37
  |vpiParent:
  \_Design: (unnamed)
  |vpiEnumConst:
  \_EnumConst: (MODE_A), line:24:15, endln:24:21
    |vpiParent:
    \_EnumTypespec: , line:24:9, endln:24:37
    |vpiName:MODE_A
    |INT:0
    |vpiDecompile:0
    |vpiSize:64
  |vpiEnumConst:
  \_EnumConst: (MODE_B), line:24:23, endln:24:29
    |vpiParent:
    \_EnumTypespec: , line:24:9, endln:24:37
    |vpiName:MODE_B
    |INT:1
    |vpiDecompile:1
    |vpiSize:64
|vpiTypedef:
\_TypedefTypespec: (Mode_t), line:24:31, endln:24:37
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:Mode_t
  |vpiTypedefAlias:
  \_RefTypespec: (Mode_t), line:24:9, endln:24:30
    |vpiParent:
    \_TypedefTypespec: (Mode_t), line:24:31, endln:24:37
    |vpiFullName:Mode_t
    |vpiActual:
    \_EnumTypespec: , line:24:9, endln:24:37
|vpiTypedef:
\_EnumTypespec: , line:26:9, endln:26:72
  |vpiParent:
  \_Design: (unnamed)
  |vpiBaseTypespec:
  \_RefTypespec: , line:26:14, endln:26:25
    |vpiParent:
    \_EnumTypespec: , line:26:9, endln:26:72
    |vpiActual:
    \_LogicTypespec: , line:26:14, endln:26:25
  |vpiEnumConst:
  \_EnumConst: (READ), line:26:27, endln:26:36
    |vpiParent:
    \_EnumTypespec: , line:26:9, endln:26:72
    |vpiName:READ
    |INT:1
    |vpiDecompile:2'd1
    |vpiSize:2
  |vpiEnumConst:
  \_EnumConst: (WRITE), line:26:38, endln:26:48
    |vpiParent:
    \_EnumTypespec: , line:26:9, endln:26:72
    |vpiName:WRITE
    |INT:2
    |vpiDecompile:2'd2
    |vpiSize:2
  |vpiEnumConst:
  \_EnumConst: (NONE), line:26:50, endln:26:59
    |vpiParent:
    \_EnumTypespec: , line:26:9, endln:26:72
    |vpiName:NONE
    |INT:0
    |vpiDecompile:2'd0
    |vpiSize:2
|vpiTypedef:
\_LogicTypespec: , line:26:14, endln:26:25
  |vpiParent:
  \_Design: (unnamed)
  |vpiRange:
  \_Range: , line:26:20, endln:26:25
    |vpiParent:
    \_LogicTypespec: , line:26:14, endln:26:25
    |vpiLeftRange:
    \_Constant: , line:26:21, endln:26:22
      |vpiParent:
      \_Range: , line:26:20, endln:26:25
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:26:23, endln:26:24
      |vpiParent:
      \_Range: , line:26:20, endln:26:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
|vpiTypedef:
\_TypedefTypespec: (Operation_t), line:26:61, endln:26:72
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:Operation_t
  |vpiTypedefAlias:
  \_RefTypespec: (Operation_t), line:26:9, endln:26:60
    |vpiParent:
    \_TypedefTypespec: (Operation_t), line:26:61, endln:26:72
    |vpiFullName:Operation_t
    |vpiActual:
    \_EnumTypespec: , line:26:9, endln:26:72
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 18
[WARNING] : 4
[   NOTE] : 0
