TimeQuest Timing Analyzer report for v1495usr_scaler
Tue Aug 09 14:42:18 2022
Quartus II Version 10.0 Build 218 06/27/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Fmax Summary
  7. Setup Summary
  8. Hold Summary
  9. Recovery Summary
 10. Removal Summary
 11. Minimum Pulse Width Summary
 12. Setup: 'LCLK'
 13. Setup: 'pll_200:PLL_IO|altpll:altpll_component|_clk0'
 14. Setup: 'I3'
 15. Setup: 'I2'
 16. Hold: 'LCLK'
 17. Hold: 'I2'
 18. Hold: 'I3'
 19. Hold: 'pll_200:PLL_IO|altpll:altpll_component|_clk0'
 20. Recovery: 'pll_200:PLL_IO|altpll:altpll_component|_clk0'
 21. Recovery: 'LCLK'
 22. Removal: 'pll_200:PLL_IO|altpll:altpll_component|_clk0'
 23. Removal: 'LCLK'
 24. Minimum Pulse Width: 'pll_200:PLL_IO|altpll:altpll_component|_clk0'
 25. Minimum Pulse Width: 'I2'
 26. Minimum Pulse Width: 'I3'
 27. Minimum Pulse Width: 'LCLK'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Propagation Delay
 33. Minimum Propagation Delay
 34. Output Enable Times
 35. Minimum Output Enable Times
 36. Output Disable Times
 37. Minimum Output Disable Times
 38. Setup Transfers
 39. Hold Transfers
 40. Recovery Transfers
 41. Removal Transfers
 42. Report TCCS
 43. Report RSKM
 44. Unconstrained Paths
 45. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 10.0 Build 218 06/27/2010 SJ Web Edition ;
; Revision Name      ; v1495usr_scaler                                  ;
; Device Family      ; Cyclone                                          ;
; Device Name        ; EP1C20F400C6                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Slow Model                                       ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------+
; SDC File List                                           ;
+---------------------+--------+--------------------------+
; SDC File Path       ; Status ; Read at                  ;
+---------------------+--------+--------------------------+
; v1495usr_scaler.sdc ; OK     ; Tue Aug 09 14:42:15 2022 ;
+---------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                   ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                               ; Targets                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I2                                           ; Generated ; 25.000 ; 40.0 MHz  ; 0.000 ; 12.500 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; LCLK   ; LCLK                                 ; { v1495_reference:I0|v1495_int:INT|clk_divider:I2|temp }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; I3                                           ; Generated ; 25.000 ; 40.0 MHz  ; 0.000 ; 12.500 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; LCLK   ; LCLK                                 ; { v1495_reference:I0|v1495_int:INT|clk_divider:I3|temp v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[1] v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[3] v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[2] v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[4] v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[6] v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[7] v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[5] v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[8] v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[9] v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[10] v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[11] v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[13] v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[14] v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[15] v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[12] v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[17] v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[18] v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[19] v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[16] v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[21] v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[22] v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[23] v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[20] v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[25] v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[26] v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[27] v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[24] v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[29] v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[30] v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[31] v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[28] } ;
; LCLK                                         ; Base      ; 25.000 ; 40.0 MHz  ; 0.000 ; 12.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                      ; { LCLK }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Generated ; 5.000  ; 200.0 MHz ; 0.000 ; 2.500  ; 50.00      ; 1         ; 5           ;       ;        ;           ;            ; false    ; LCLK   ; PLL_IO|altpll_component|pll|inclk[0] ; { PLL_IO|altpll_component|pll|clk[0] }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                                         ;
+-------------+-----------------+----------------------------------------------+-------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                   ; Note                                                  ;
+-------------+-----------------+----------------------------------------------+-------------------------------------------------------+
; 65.48 MHz   ; 65.48 MHz       ; LCLK                                         ;                                                       ;
; 217.53 MHz  ; 217.53 MHz      ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;                                                       ;
; 468.38 MHz  ; 405.19 MHz      ; I3                                           ; limit due to high minimum pulse width violation (tch) ;
; 1400.56 MHz ; 405.19 MHz      ; I2                                           ; limit due to high minimum pulse width violation (tch) ;
+-------------+-----------------+----------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------+
; Setup Summary                                                         ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; LCLK                                         ; 0.174  ; 0.000         ;
; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.209  ; 0.000         ;
; I3                                           ; 22.753 ; 0.000         ;
; I2                                           ; 24.027 ; 0.000         ;
+----------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Hold Summary                                                         ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; LCLK                                         ; 0.633 ; 0.000         ;
; I2                                           ; 0.673 ; 0.000         ;
; I3                                           ; 0.673 ; 0.000         ;
; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.793 ; 0.000         ;
+----------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------+
; Recovery Summary                                                      ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.643  ; 0.000         ;
; LCLK                                         ; 16.694 ; 0.000         ;
+----------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Removal Summary                                                      ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 4.114 ; 0.000         ;
; LCLK                                         ; 4.448 ; 0.000         ;
+----------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------+
; Minimum Pulse Width Summary                                           ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 1.266  ; 0.000         ;
; I2                                           ; 11.266 ; 0.000         ;
; I3                                           ; 11.266 ; 0.000         ;
; LCLK                                         ; 11.266 ; 0.000         ;
+----------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'LCLK'                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------+---------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                         ; Launch Clock                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+---------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; 0.174 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S27|r_CNT[20] ; v1495_reference:I0|REG_DOUT[4]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.138      ; 6.935      ;
; 0.179 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S25|r_CNT[4]  ; v1495_reference:I0|REG_DOUT[4]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.138      ; 6.930      ;
; 0.233 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S18|r_CNT[13] ; v1495_reference:I0|REG_DOUT[13] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.052      ; 6.790      ;
; 0.260 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S24|r_CNT[6]  ; v1495_reference:I0|REG_DOUT[6]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.027      ; 6.738      ;
; 0.260 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S26|r_CNT[29] ; v1495_reference:I0|REG_DOUT[13] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 1.978      ; 6.689      ;
; 0.267 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S22|r_CNT[12] ; v1495_reference:I0|REG_DOUT[12] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.027      ; 6.731      ;
; 0.312 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S25|r_CNT[13] ; v1495_reference:I0|REG_DOUT[13] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 1.978      ; 6.637      ;
; 0.382 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S24|r_CNT[20] ; v1495_reference:I0|REG_DOUT[4]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.138      ; 6.727      ;
; 0.383 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S2|r_CNT[29]  ; v1495_reference:I0|REG_DOUT[13] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.059      ; 6.647      ;
; 0.399 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S25|r_CNT[22] ; v1495_reference:I0|REG_DOUT[6]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.025      ; 6.597      ;
; 0.413 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S4|r_CNT[12]  ; v1495_reference:I0|REG_DOUT[12] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.182      ; 6.740      ;
; 0.430 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S30|r_CNT[29] ; v1495_reference:I0|REG_DOUT[13] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.056      ; 6.597      ;
; 0.439 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S28|r_CNT[14] ; v1495_reference:I0|REG_DOUT[14] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.025      ; 6.557      ;
; 0.452 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S23|r_CNT[13] ; v1495_reference:I0|REG_DOUT[13] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 1.978      ; 6.497      ;
; 0.463 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S30|r_CNT[12] ; v1495_reference:I0|REG_DOUT[12] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.101      ; 6.609      ;
; 0.472 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S31|r_CNT[11] ; v1495_reference:I0|REG_DOUT[11] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.182      ; 6.681      ;
; 0.483 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S5|r_CNT[29]  ; v1495_reference:I0|REG_DOUT[13] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.053      ; 6.541      ;
; 0.487 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S13|r_CNT[4]  ; v1495_reference:I0|REG_DOUT[4]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.057      ; 6.541      ;
; 0.489 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S26|r_CNT[20] ; v1495_reference:I0|REG_DOUT[4]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.138      ; 6.620      ;
; 0.493 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S16|r_CNT[11] ; v1495_reference:I0|REG_DOUT[11] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.182      ; 6.660      ;
; 0.499 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S17|r_CNT[12] ; v1495_reference:I0|REG_DOUT[12] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.106      ; 6.578      ;
; 0.502 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S17|r_CNT[4]  ; v1495_reference:I0|REG_DOUT[4]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.136      ; 6.605      ;
; 0.509 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S0|r_CNT[29]  ; v1495_reference:I0|REG_DOUT[13] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.059      ; 6.521      ;
; 0.513 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S30|r_CNT[30] ; v1495_reference:I0|REG_DOUT[14] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.027      ; 6.485      ;
; 0.514 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S19|r_CNT[29] ; v1495_reference:I0|REG_DOUT[13] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.053      ; 6.510      ;
; 0.528 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S12|r_CNT[9]  ; v1495_reference:I0|REG_DOUT[9]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.055      ; 6.498      ;
; 0.529 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S18|r_CNT[29] ; v1495_reference:I0|REG_DOUT[13] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.056      ; 6.498      ;
; 0.538 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S19|r_CNT[4]  ; v1495_reference:I0|REG_DOUT[4]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.130      ; 6.563      ;
; 0.547 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S21|r_CNT[29] ; v1495_reference:I0|REG_DOUT[13] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 1.976      ; 6.400      ;
; 0.554 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S15|r_CNT[13] ; v1495_reference:I0|REG_DOUT[13] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 1.978      ; 6.395      ;
; 0.561 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S17|r_CNT[11] ; v1495_reference:I0|REG_DOUT[11] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.106      ; 6.516      ;
; 0.563 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S18|r_CNT[12] ; v1495_reference:I0|REG_DOUT[12] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.101      ; 6.509      ;
; 0.564 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S31|r_CNT[30] ; v1495_reference:I0|REG_DOUT[14] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.057      ; 6.464      ;
; 0.567 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S5|r_CNT[20]  ; v1495_reference:I0|REG_DOUT[4]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.138      ; 6.542      ;
; 0.576 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S18|r_CNT[7]  ; v1495_reference:I0|REG_DOUT[7]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.057      ; 6.452      ;
; 0.578 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S8|r_CNT[20]  ; v1495_reference:I0|REG_DOUT[4]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.138      ; 6.531      ;
; 0.586 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S18|r_CNT[25] ; v1495_reference:I0|REG_DOUT[9]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.135      ; 6.520      ;
; 0.589 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S28|r_CNT[13] ; v1495_reference:I0|REG_DOUT[13] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 1.978      ; 6.360      ;
; 0.592 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S25|r_CNT[4]  ; v1495_reference:I0|REG_DOUT[4]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.057      ; 6.436      ;
; 0.594 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S7|r_CNT[4]   ; v1495_reference:I0|REG_DOUT[4]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.138      ; 6.515      ;
; 0.598 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S10|r_CNT[11] ; v1495_reference:I0|REG_DOUT[11] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.108      ; 6.481      ;
; 0.599 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S22|r_CNT[13] ; v1495_reference:I0|REG_DOUT[13] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 1.978      ; 6.350      ;
; 0.599 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S24|r_CNT[13] ; v1495_reference:I0|REG_DOUT[13] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 1.978      ; 6.350      ;
; 0.601 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S21|r_CNT[13] ; v1495_reference:I0|REG_DOUT[13] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 1.978      ; 6.348      ;
; 0.604 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S26|r_CNT[19] ; v1495_reference:I0|REG_DOUT[3]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.027      ; 6.394      ;
; 0.604 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S2|r_CNT[28]  ; v1495_reference:I0|REG_DOUT[12] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.108      ; 6.475      ;
; 0.604 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S18|r_CNT[27] ; v1495_reference:I0|REG_DOUT[11] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.105      ; 6.472      ;
; 0.605 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S27|r_CNT[4]  ; v1495_reference:I0|REG_DOUT[4]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.138      ; 6.504      ;
; 0.605 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S11|r_CNT[27] ; v1495_reference:I0|REG_DOUT[11] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.182      ; 6.548      ;
; 0.606 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S13|r_CNT[29] ; v1495_reference:I0|REG_DOUT[13] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 1.978      ; 6.343      ;
; 0.607 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S6|r_CNT[20]  ; v1495_reference:I0|REG_DOUT[4]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.212      ; 6.576      ;
; 0.610 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S16|r_CNT[17] ; v1495_reference:I0|REG_DOUT[1]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.138      ; 6.499      ;
; 0.610 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S11|r_CNT[11] ; v1495_reference:I0|REG_DOUT[11] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.182      ; 6.543      ;
; 0.612 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S17|r_CNT[13] ; v1495_reference:I0|REG_DOUT[13] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.057      ; 6.416      ;
; 0.614 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S2|r_CNT[10]  ; v1495_reference:I0|REG_DOUT[10] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.027      ; 6.384      ;
; 0.615 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S31|r_CNT[20] ; v1495_reference:I0|REG_DOUT[4]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.055      ; 6.411      ;
; 0.617 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S26|r_CNT[13] ; v1495_reference:I0|REG_DOUT[13] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 1.978      ; 6.332      ;
; 0.619 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S31|r_CNT[13] ; v1495_reference:I0|REG_DOUT[13] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 1.978      ; 6.330      ;
; 0.622 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S22|r_CNT[4]  ; v1495_reference:I0|REG_DOUT[4]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.055      ; 6.404      ;
; 0.630 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S7|r_CNT[29]  ; v1495_reference:I0|REG_DOUT[13] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.052      ; 6.393      ;
; 0.630 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S10|r_CNT[20] ; v1495_reference:I0|REG_DOUT[4]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.138      ; 6.479      ;
; 0.652 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S26|r_CNT[31] ; v1495_reference:I0|REG_DOUT[15] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.027      ; 6.346      ;
; 0.654 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S7|r_CNT[15]  ; v1495_reference:I0|REG_DOUT[15] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.102      ; 6.419      ;
; 0.658 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S26|r_CNT[3]  ; v1495_reference:I0|REG_DOUT[3]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.027      ; 6.340      ;
; 0.661 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S6|r_CNT[12]  ; v1495_reference:I0|REG_DOUT[12] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.105      ; 6.415      ;
; 0.663 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S22|r_CNT[20] ; v1495_reference:I0|REG_DOUT[4]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.057      ; 6.365      ;
; 0.664 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S19|r_CNT[17] ; v1495_reference:I0|REG_DOUT[1]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.087      ; 6.394      ;
; 0.668 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S13|r_CNT[12] ; v1495_reference:I0|REG_DOUT[12] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.027      ; 6.330      ;
; 0.670 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S5|r_CNT[28]  ; v1495_reference:I0|REG_DOUT[12] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.102      ; 6.403      ;
; 0.674 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S19|r_CNT[22] ; v1495_reference:I0|REG_DOUT[6]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.057      ; 6.354      ;
; 0.674 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S27|r_CNT[22] ; v1495_reference:I0|REG_DOUT[6]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.027      ; 6.324      ;
; 0.677 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S12|r_CNT[25] ; v1495_reference:I0|REG_DOUT[9]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.057      ; 6.351      ;
; 0.680 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S19|r_CNT[7]  ; v1495_reference:I0|REG_DOUT[7]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.027      ; 6.318      ;
; 0.682 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S0|r_CNT[12]  ; v1495_reference:I0|REG_DOUT[12] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.108      ; 6.397      ;
; 0.684 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S26|r_CNT[18] ; v1495_reference:I0|REG_DOUT[2]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.027      ; 6.314      ;
; 0.684 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S29|r_CNT[14] ; v1495_reference:I0|REG_DOUT[14] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.025      ; 6.312      ;
; 0.686 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S3|r_CNT[12]  ; v1495_reference:I0|REG_DOUT[12] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.105      ; 6.390      ;
; 0.687 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S19|r_CNT[20] ; v1495_reference:I0|REG_DOUT[4]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.131      ; 6.415      ;
; 0.688 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S16|r_CNT[10] ; v1495_reference:I0|REG_DOUT[10] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.106      ; 6.389      ;
; 0.688 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S24|r_CNT[13] ; v1495_reference:I0|REG_DOUT[13] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.059      ; 6.342      ;
; 0.689 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S13|r_CNT[11] ; v1495_reference:I0|REG_DOUT[11] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.108      ; 6.390      ;
; 0.692 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S29|r_CNT[22] ; v1495_reference:I0|REG_DOUT[6]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.027      ; 6.306      ;
; 0.697 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S13|r_CNT[5]  ; v1495_reference:I0|REG_DOUT[5]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.057      ; 6.331      ;
; 0.703 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S7|r_CNT[28]  ; v1495_reference:I0|REG_DOUT[12] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.108      ; 6.376      ;
; 0.703 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S4|r_CNT[11]  ; v1495_reference:I0|REG_DOUT[11] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.101      ; 6.369      ;
; 0.703 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S25|r_CNT[15] ; v1495_reference:I0|REG_DOUT[15] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.027      ; 6.295      ;
; 0.706 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S2|r_CNT[12]  ; v1495_reference:I0|REG_DOUT[12] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.108      ; 6.373      ;
; 0.706 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[13]  ; v1495_reference:I0|REG_DOUT[13] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.053      ; 6.318      ;
; 0.707 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S20|r_CNT[29] ; v1495_reference:I0|REG_DOUT[13] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.053      ; 6.317      ;
; 0.710 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S23|r_CNT[22] ; v1495_reference:I0|REG_DOUT[6]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.027      ; 6.288      ;
; 0.713 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S18|r_CNT[26] ; v1495_reference:I0|REG_DOUT[10] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.106      ; 6.364      ;
; 0.717 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S27|r_CNT[16] ; v1495_reference:I0|REG_DOUT[0]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.138      ; 6.392      ;
; 0.718 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S1|r_CNT[11]  ; v1495_reference:I0|REG_DOUT[11] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.102      ; 6.355      ;
; 0.718 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S1|r_CNT[20]  ; v1495_reference:I0|REG_DOUT[4]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.138      ; 6.391      ;
; 0.720 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S27|r_CNT[14] ; v1495_reference:I0|REG_DOUT[14] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.027      ; 6.278      ;
; 0.723 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S5|r_CNT[20]  ; v1495_reference:I0|REG_DOUT[4]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.132      ; 6.380      ;
; 0.724 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S2|r_CNT[13]  ; v1495_reference:I0|REG_DOUT[13] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 1.978      ; 6.225      ;
; 0.725 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S21|r_CNT[4]  ; v1495_reference:I0|REG_DOUT[4]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.057      ; 6.303      ;
; 0.726 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S25|r_CNT[19] ; v1495_reference:I0|REG_DOUT[3]  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.025      ; 6.270      ;
; 0.726 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S6|r_CNT[11]  ; v1495_reference:I0|REG_DOUT[11] ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 5.000        ; 2.105      ; 6.350      ;
+-------+----------------------------------------------------------------------------+---------------------------------+----------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pll_200:PLL_IO|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                                                ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.209 ; v1495_reference:I0|A_MASK[16]                                        ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1                   ; LCLK                                         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -1.895     ; 2.867      ;
; 0.403 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S24|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.050      ; 4.618      ;
; 0.403 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S19|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.050      ; 4.618      ;
; 0.403 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S18|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.050      ; 4.618      ;
; 0.403 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S8|temp                   ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.050      ; 4.618      ;
; 0.403 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S6|temp                   ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.050      ; 4.618      ;
; 0.403 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S30|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.050      ; 4.618      ;
; 0.406 ; v1495_reference:I0|A_MASK[16]                                        ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S16|edge_detector:I0|reg1 ; LCLK                                         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -1.892     ; 2.673      ;
; 0.417 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S1|temp                   ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.004      ; 4.558      ;
; 0.417 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S0|temp                   ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.004      ; 4.558      ;
; 0.417 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S24|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.004      ; 4.558      ;
; 0.430 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S10|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.540      ;
; 0.431 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S14|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.077     ; 4.463      ;
; 0.431 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S11|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.539      ;
; 0.431 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S10|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.077     ; 4.463      ;
; 0.431 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S5|temp                   ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.077     ; 4.463      ;
; 0.431 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S27|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.077     ; 4.463      ;
; 0.431 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S24|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.077     ; 4.463      ;
; 0.432 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S26|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.003      ; 4.542      ;
; 0.448 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S28|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.080      ; 4.603      ;
; 0.448 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S27|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.080      ; 4.603      ;
; 0.448 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S25|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.080      ; 4.603      ;
; 0.504 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S20|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.080      ; 4.547      ;
; 0.588 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S3|temp                   ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.077     ; 4.306      ;
; 0.596 ; v1495_reference:I0|edge_detector:RES|reg2                            ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S24|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.050      ; 4.425      ;
; 0.596 ; v1495_reference:I0|edge_detector:RES|reg2                            ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S19|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.050      ; 4.425      ;
; 0.596 ; v1495_reference:I0|edge_detector:RES|reg2                            ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S18|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.050      ; 4.425      ;
; 0.596 ; v1495_reference:I0|edge_detector:RES|reg2                            ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S8|temp                   ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.050      ; 4.425      ;
; 0.596 ; v1495_reference:I0|edge_detector:RES|reg2                            ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S6|temp                   ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.050      ; 4.425      ;
; 0.596 ; v1495_reference:I0|edge_detector:RES|reg2                            ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S30|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.050      ; 4.425      ;
; 0.610 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S29|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.080      ; 4.441      ;
; 0.610 ; v1495_reference:I0|edge_detector:RES|reg2                            ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S1|temp                   ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.004      ; 4.365      ;
; 0.610 ; v1495_reference:I0|edge_detector:RES|reg2                            ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S0|temp                   ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.004      ; 4.365      ;
; 0.610 ; v1495_reference:I0|edge_detector:RES|reg2                            ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S24|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.004      ; 4.365      ;
; 0.621 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|temp ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|r_CNT[26]              ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.074      ; 4.424      ;
; 0.621 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|temp ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|r_CNT[27]              ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.074      ; 4.424      ;
; 0.621 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|temp ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|r_CNT[28]              ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.074      ; 4.424      ;
; 0.621 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|temp ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|r_CNT[29]              ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.074      ; 4.424      ;
; 0.621 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|temp ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|r_CNT[30]              ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.074      ; 4.424      ;
; 0.621 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|temp ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|r_CNT[31]              ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.074      ; 4.424      ;
; 0.623 ; v1495_reference:I0|edge_detector:RES|reg2                            ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S10|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.347      ;
; 0.624 ; v1495_reference:I0|edge_detector:RES|reg2                            ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S14|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.077     ; 4.270      ;
; 0.624 ; v1495_reference:I0|edge_detector:RES|reg2                            ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S11|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.346      ;
; 0.624 ; v1495_reference:I0|edge_detector:RES|reg2                            ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S10|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.077     ; 4.270      ;
; 0.624 ; v1495_reference:I0|edge_detector:RES|reg2                            ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S5|temp                   ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.077     ; 4.270      ;
; 0.624 ; v1495_reference:I0|edge_detector:RES|reg2                            ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S27|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.077     ; 4.270      ;
; 0.624 ; v1495_reference:I0|edge_detector:RES|reg2                            ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S24|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.077     ; 4.270      ;
; 0.625 ; v1495_reference:I0|edge_detector:RES|reg2                            ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S26|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.003      ; 4.349      ;
; 0.639 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|temp ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|r_CNT[16]              ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.074      ; 4.406      ;
; 0.639 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|temp ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|r_CNT[17]              ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.074      ; 4.406      ;
; 0.639 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|temp ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|r_CNT[18]              ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.074      ; 4.406      ;
; 0.639 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|temp ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|r_CNT[19]              ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.074      ; 4.406      ;
; 0.639 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|temp ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|r_CNT[20]              ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.074      ; 4.406      ;
; 0.639 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|temp ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|r_CNT[21]              ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.074      ; 4.406      ;
; 0.639 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|temp ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|r_CNT[22]              ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.074      ; 4.406      ;
; 0.639 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|temp ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|r_CNT[23]              ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.074      ; 4.406      ;
; 0.639 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|temp ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|r_CNT[24]              ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.074      ; 4.406      ;
; 0.639 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|temp ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|r_CNT[25]              ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.074      ; 4.406      ;
; 0.641 ; v1495_reference:I0|edge_detector:RES|reg2                            ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S28|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.080      ; 4.410      ;
; 0.641 ; v1495_reference:I0|edge_detector:RES|reg2                            ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S27|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.080      ; 4.410      ;
; 0.641 ; v1495_reference:I0|edge_detector:RES|reg2                            ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S25|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.080      ; 4.410      ;
; 0.646 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S13|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.077     ; 4.248      ;
; 0.646 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S15|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.077     ; 4.248      ;
; 0.674 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S26|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.077     ; 4.220      ;
; 0.674 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S4|temp                   ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.077     ; 4.220      ;
; 0.675 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S8|temp                   ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.004      ; 4.300      ;
; 0.675 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S4|temp                   ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.004      ; 4.300      ;
; 0.677 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S12|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.004      ; 4.298      ;
; 0.677 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S16|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.004      ; 4.298      ;
; 0.684 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S30|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.003      ; 4.290      ;
; 0.684 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S21|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.003      ; 4.290      ;
; 0.684 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S27|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.003      ; 4.290      ;
; 0.687 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S12|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.003      ; 4.287      ;
; 0.697 ; v1495_reference:I0|edge_detector:RES|reg2                            ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S20|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.080      ; 4.354      ;
; 0.698 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S1|temp                   ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.003      ; 4.276      ;
; 0.698 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S18|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.003      ; 4.276      ;
; 0.698 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S16|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.003      ; 4.276      ;
; 0.701 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S30|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.004      ; 4.274      ;
; 0.701 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|temp                   ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.004      ; 4.274      ;
; 0.703 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S2|temp                   ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.004      ; 4.272      ;
; 0.703 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S25|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.004      ; 4.272      ;
; 0.707 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S22|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.003      ; 4.267      ;
; 0.714 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S22|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.004      ; 4.261      ;
; 0.714 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S15|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.004      ; 4.261      ;
; 0.714 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S0|temp                   ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.004      ; 4.261      ;
; 0.714 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S19|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.004      ; 4.261      ;
; 0.714 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S20|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.004      ; 4.261      ;
; 0.714 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S18|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.004      ; 4.261      ;
; 0.719 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S11|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.003      ; 4.255      ;
; 0.719 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S5|temp                   ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.003      ; 4.255      ;
; 0.728 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S4|temp                   ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.004      ; 4.247      ;
; 0.728 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S17|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.004      ; 4.247      ;
; 0.733 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S14|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.003      ; 4.241      ;
; 0.733 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S21|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.003      ; 4.241      ;
; 0.733 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S3|temp                   ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.003      ; 4.241      ;
; 0.751 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S13|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.003      ; 4.223      ;
; 0.751 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S23|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.003      ; 4.223      ;
; 0.751 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S19|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.003      ; 4.223      ;
; 0.751 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S23|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; 0.003      ; 4.223      ;
; 0.763 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S16|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.003     ; 4.205      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'I3'                                                                                                                                                                                      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 22.753 ; v1495_reference:I0|A_MASK[17]                           ; v1495_reference:I0|v1495_int:INT|edge_detector:I10|reg1 ; LCLK         ; I3          ; 25.000       ; 4.065      ; 6.283      ;
; 22.865 ; v1495_reference:I0|v1495_int:INT|edge_detector:I14|reg1 ; v1495_reference:I0|v1495_int:INT|edge_detector:I16|reg1 ; I3           ; I3          ; 25.000       ; -0.001     ; 2.105      ;
; 22.889 ; v1495_reference:I0|v1495_int:INT|edge_detector:I10|reg1 ; v1495_reference:I0|v1495_int:INT|edge_detector:I11|reg1 ; I3           ; I3          ; 25.000       ; 0.001      ; 2.083      ;
; 23.258 ; v1495_reference:I0|v1495_int:INT|edge_detector:I19|reg1 ; v1495_reference:I0|v1495_int:INT|edge_detector:I19|reg2 ; I3           ; I3          ; 25.000       ; 0.002      ; 1.715      ;
; 23.347 ; v1495_reference:I0|v1495_int:INT|edge_detector:I14|reg2 ; v1495_reference:I0|v1495_int:INT|edge_detector:I16|reg1 ; I3           ; I3          ; 25.000       ; -0.001     ; 1.623      ;
; 23.475 ; v1495_reference:I0|v1495_int:INT|edge_detector:I10|reg2 ; v1495_reference:I0|v1495_int:INT|edge_detector:I11|reg1 ; I3           ; I3          ; 25.000       ; 0.001      ; 1.497      ;
; 23.807 ; v1495_reference:I0|v1495_int:INT|edge_detector:I18|reg1 ; v1495_reference:I0|v1495_int:INT|edge_detector:I19|reg1 ; I3           ; I3          ; 25.000       ; 0.000      ; 1.164      ;
; 23.870 ; v1495_reference:I0|v1495_int:INT|edge_detector:I12|reg1 ; v1495_reference:I0|v1495_int:INT|edge_detector:I13|reg1 ; I3           ; I3          ; 25.000       ; 0.000      ; 1.101      ;
; 23.928 ; v1495_reference:I0|v1495_int:INT|edge_detector:I13|reg1 ; v1495_reference:I0|v1495_int:INT|edge_detector:I14|reg1 ; I3           ; I3          ; 25.000       ; 0.000      ; 1.043      ;
; 23.929 ; v1495_reference:I0|v1495_int:INT|edge_detector:I17|reg1 ; v1495_reference:I0|v1495_int:INT|edge_detector:I18|reg1 ; I3           ; I3          ; 25.000       ; 0.000      ; 1.042      ;
; 23.942 ; v1495_reference:I0|v1495_int:INT|edge_detector:I11|reg2 ; v1495_reference:I0|v1495_int:INT|edge_detector:I12|reg1 ; I3           ; I3          ; 25.000       ; 0.000      ; 1.029      ;
; 24.001 ; v1495_reference:I0|v1495_int:INT|edge_detector:I18|reg2 ; v1495_reference:I0|v1495_int:INT|edge_detector:I19|reg1 ; I3           ; I3          ; 25.000       ; 0.000      ; 0.970      ;
; 24.009 ; v1495_reference:I0|v1495_int:INT|edge_detector:I13|reg2 ; v1495_reference:I0|v1495_int:INT|edge_detector:I14|reg1 ; I3           ; I3          ; 25.000       ; 0.000      ; 0.962      ;
; 24.018 ; v1495_reference:I0|v1495_int:INT|edge_detector:I16|reg2 ; v1495_reference:I0|v1495_int:INT|edge_detector:I17|reg1 ; I3           ; I3          ; 25.000       ; 0.000      ; 0.953      ;
; 24.069 ; v1495_reference:I0|v1495_int:INT|edge_detector:I12|reg2 ; v1495_reference:I0|v1495_int:INT|edge_detector:I13|reg1 ; I3           ; I3          ; 25.000       ; 0.000      ; 0.902      ;
; 24.124 ; v1495_reference:I0|v1495_int:INT|edge_detector:I17|reg1 ; v1495_reference:I0|v1495_int:INT|edge_detector:I17|reg2 ; I3           ; I3          ; 25.000       ; 0.000      ; 0.847      ;
; 24.124 ; v1495_reference:I0|v1495_int:INT|edge_detector:I12|reg1 ; v1495_reference:I0|v1495_int:INT|edge_detector:I12|reg2 ; I3           ; I3          ; 25.000       ; 0.000      ; 0.847      ;
; 24.129 ; v1495_reference:I0|v1495_int:INT|edge_detector:I17|reg2 ; v1495_reference:I0|v1495_int:INT|edge_detector:I18|reg1 ; I3           ; I3          ; 25.000       ; 0.000      ; 0.842      ;
; 24.151 ; v1495_reference:I0|v1495_int:INT|edge_detector:I11|reg1 ; v1495_reference:I0|v1495_int:INT|edge_detector:I11|reg2 ; I3           ; I3          ; 25.000       ; 0.000      ; 0.820      ;
; 24.152 ; v1495_reference:I0|v1495_int:INT|edge_detector:I16|reg1 ; v1495_reference:I0|v1495_int:INT|edge_detector:I16|reg2 ; I3           ; I3          ; 25.000       ; 0.000      ; 0.819      ;
; 24.152 ; v1495_reference:I0|v1495_int:INT|edge_detector:I16|reg1 ; v1495_reference:I0|v1495_int:INT|edge_detector:I17|reg1 ; I3           ; I3          ; 25.000       ; 0.000      ; 0.819      ;
; 24.154 ; v1495_reference:I0|v1495_int:INT|edge_detector:I11|reg1 ; v1495_reference:I0|v1495_int:INT|edge_detector:I12|reg1 ; I3           ; I3          ; 25.000       ; 0.000      ; 0.817      ;
; 24.274 ; v1495_reference:I0|v1495_int:INT|edge_detector:I18|reg1 ; v1495_reference:I0|v1495_int:INT|edge_detector:I18|reg2 ; I3           ; I3          ; 25.000       ; 0.000      ; 0.697      ;
; 24.276 ; v1495_reference:I0|v1495_int:INT|edge_detector:I14|reg1 ; v1495_reference:I0|v1495_int:INT|edge_detector:I14|reg2 ; I3           ; I3          ; 25.000       ; 0.000      ; 0.695      ;
; 24.277 ; v1495_reference:I0|v1495_int:INT|edge_detector:I13|reg1 ; v1495_reference:I0|v1495_int:INT|edge_detector:I13|reg2 ; I3           ; I3          ; 25.000       ; 0.000      ; 0.694      ;
; 24.286 ; v1495_reference:I0|v1495_int:INT|edge_detector:I10|reg1 ; v1495_reference:I0|v1495_int:INT|edge_detector:I10|reg2 ; I3           ; I3          ; 25.000       ; 0.000      ; 0.685      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'I2'                                                                                                                                                                                    ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 24.027 ; v1495_reference:I0|clk_divider:KHZ_CLK|temp            ; v1495_reference:I0|v1495_int:INT|edge_detector:I1|reg1 ; LCLK         ; I2          ; 25.000       ; 3.589      ; 4.533      ;
; 24.286 ; v1495_reference:I0|v1495_int:INT|edge_detector:I1|reg1 ; v1495_reference:I0|v1495_int:INT|edge_detector:I1|reg2 ; I2           ; I2          ; 25.000       ; 0.000      ; 0.685      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'LCLK'                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                  ; Launch Clock                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; 0.633 ; v1495usr_hal:I1|led_if:I8|nLEDG                                            ; v1495usr_hal:I1|led_if:I8|nLEDG                                          ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 0.645      ;
; 0.633 ; v1495usr_hal:I1|led_if:I8|nLEDR                                            ; v1495usr_hal:I1|led_if:I8|nLEDR                                          ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 0.645      ;
; 0.633 ; v1495usr_hal:I1|led_if:I8|TMONOSG                                          ; v1495usr_hal:I1|led_if:I8|TMONOSG                                        ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 0.645      ;
; 0.633 ; v1495usr_hal:I1|led_if:I8|TMONOSR                                          ; v1495usr_hal:I1|led_if:I8|TMONOSR                                        ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 0.645      ;
; 0.793 ; v1495_reference:I0|clk_divider:KHZ_CLK|temp                                ; v1495_reference:I0|clk_divider:KHZ_CLK|temp                              ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 0.805      ;
; 0.813 ; v1495usr_hal:I1|led_if:I8|TCNT1[5]                                         ; v1495usr_hal:I1|led_if:I8|TCNT1[5]                                       ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 0.825      ;
; 0.818 ; v1495_reference:I0|v1495_int:INT|clk_divider:I2|count[0]                   ; v1495_reference:I0|v1495_int:INT|clk_divider:I2|count[0]                 ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 0.830      ;
; 0.873 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|enable_reg                   ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|temp                  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 0.000        ; 2.057      ; 2.942      ;
; 0.941 ; v1495_reference:I0|v1495_int:INT|clk_divider:I2|temp                       ; v1495_reference:I0|v1495_int:INT|clk_divider:I2|temp                     ; I2                                           ; LCLK        ; 0.000        ; -0.173     ; 0.953      ;
; 0.973 ; v1495usr_hal:I1|led_if:I8|TMONOSR                                          ; v1495usr_hal:I1|led_if:I8|nLEDR                                          ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 0.985      ;
; 0.975 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S29|r_CNT[19] ; v1495_reference:I0|REG_DOUT[3]                                           ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 0.000        ; 2.106      ; 3.093      ;
; 0.984 ; v1495usr_hal:I1|localbusif:I1|LBSTATE[0]                                   ; v1495usr_hal:I1|localbusif:I1|nREADY_s_i                                 ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 0.996      ;
; 1.011 ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[12]               ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[12]             ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.023      ;
; 1.020 ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[8]                ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[8]              ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.032      ;
; 1.020 ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[13]               ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[13]             ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.032      ;
; 1.022 ; v1495usr_hal:I1|led_if:I8|TCNT3[4]                                         ; v1495usr_hal:I1|led_if:I8|TCNT3[4]                                       ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.034      ;
; 1.022 ; v1495usr_hal:I1|led_if:I8|TCNT2[4]                                         ; v1495usr_hal:I1|led_if:I8|TCNT2[4]                                       ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.034      ;
; 1.023 ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[11]               ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[11]             ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.035      ;
; 1.024 ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[0]                ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[0]              ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.036      ;
; 1.024 ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[3]                ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[3]              ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.036      ;
; 1.026 ; v1495usr_hal:I1|led_if:I8|TCNT1[3]                                         ; v1495usr_hal:I1|led_if:I8|TCNT1[3]                                       ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.038      ;
; 1.027 ; v1495_reference:I0|INT_CONTROL                                             ; v1495_reference:I0|INT_CONTROL                                           ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.039      ;
; 1.029 ; v1495usr_hal:I1|led_if:I8|TCNT1[4]                                         ; v1495usr_hal:I1|led_if:I8|TCNT1[4]                                       ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.041      ;
; 1.030 ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[6]                ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[6]              ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.042      ;
; 1.031 ; v1495usr_hal:I1|led_if:I8|TCNT1[4]                                         ; v1495usr_hal:I1|led_if:I8|TICK[0]                                        ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.043      ;
; 1.032 ; v1495usr_hal:I1|led_if:I8|TCNT1[2]                                         ; v1495usr_hal:I1|led_if:I8|TCNT1[2]                                       ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.044      ;
; 1.033 ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[1]                ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[1]              ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.045      ;
; 1.034 ; v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[31]                  ; v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[31]                ; I3                                           ; LCLK        ; 0.000        ; -0.173     ; 1.046      ;
; 1.035 ; v1495usr_hal:I1|led_if:I8|TCNT3[5]                                         ; v1495usr_hal:I1|led_if:I8|TCNT3[5]                                       ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.047      ;
; 1.035 ; v1495usr_hal:I1|led_if:I8|TCNT2[5]                                         ; v1495usr_hal:I1|led_if:I8|TCNT2[5]                                       ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.047      ;
; 1.036 ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[2]                ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[2]              ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.048      ;
; 1.037 ; v1495usr_hal:I1|led_if:I8|TCNT3[0]                                         ; v1495usr_hal:I1|led_if:I8|TCNT3[0]                                       ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.049      ;
; 1.037 ; v1495usr_hal:I1|led_if:I8|TCNT2[0]                                         ; v1495usr_hal:I1|led_if:I8|TCNT2[0]                                       ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.049      ;
; 1.040 ; v1495usr_hal:I1|led_if:I8|TCNT3[3]                                         ; v1495usr_hal:I1|led_if:I8|TCNT3[3]                                       ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.052      ;
; 1.040 ; v1495usr_hal:I1|led_if:I8|TCNT2[3]                                         ; v1495usr_hal:I1|led_if:I8|TCNT2[3]                                       ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.052      ;
; 1.062 ; v1495usr_hal:I1|localbusif:I1|LBSTATE[1]                                   ; v1495usr_hal:I1|localbusif:I1|WREN_s                                     ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.074      ;
; 1.062 ; v1495usr_hal:I1|localbusif:I1|LBSTATE[1]                                   ; v1495usr_hal:I1|localbusif:I1|LBSTATE[1]                                 ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.074      ;
; 1.062 ; v1495usr_hal:I1|localbusif:I1|LBSTATE[1]                                   ; v1495usr_hal:I1|localbusif:I1|nREADY_s_i                                 ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.074      ;
; 1.062 ; v1495usr_hal:I1|localbusif:I1|LBSTATE[1]                                   ; v1495usr_hal:I1|localbusif:I1|RDEN_s                                     ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.074      ;
; 1.063 ; v1495usr_hal:I1|localbusif:I1|LBSTATE[1]                                   ; v1495usr_hal:I1|localbusif:I1|LBSTATE[0]                                 ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.075      ;
; 1.095 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|enable_reg                   ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|edge_detector:I0|reg1 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 0.000        ; 2.057      ; 3.164      ;
; 1.130 ; v1495_reference:I0|clk_divider:KHZ_CLK|count[0]                            ; v1495_reference:I0|clk_divider:KHZ_CLK|count[0]                          ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.142      ;
; 1.130 ; v1495_reference:I0|v1495_int:INT|clk_divider:I3|temp                       ; v1495_reference:I0|v1495_int:INT|clk_divider:I3|temp                     ; I3                                           ; LCLK        ; 0.000        ; -0.173     ; 1.142      ;
; 1.135 ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[4]                ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[4]              ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.147      ;
; 1.135 ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[5]                ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[5]              ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.147      ;
; 1.135 ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[7]                ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[7]              ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.147      ;
; 1.135 ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[14]               ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[14]             ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.147      ;
; 1.136 ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[9]                ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[9]              ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.148      ;
; 1.140 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S29|r_CNT[20] ; v1495_reference:I0|REG_DOUT[4]                                           ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 0.000        ; 2.136      ; 3.288      ;
; 1.147 ; v1495usr_hal:I1|led_if:I8|TCNT3[2]                                         ; v1495usr_hal:I1|led_if:I8|TCNT3[2]                                       ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.159      ;
; 1.147 ; v1495usr_hal:I1|led_if:I8|TCNT2[2]                                         ; v1495usr_hal:I1|led_if:I8|TCNT2[2]                                       ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.159      ;
; 1.147 ; v1495usr_hal:I1|led_if:I8|TCNT1[1]                                         ; v1495usr_hal:I1|led_if:I8|TCNT1[1]                                       ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.159      ;
; 1.148 ; v1495usr_hal:I1|led_if:I8|TCNT3[7]                                         ; v1495usr_hal:I1|led_if:I8|TCNT3[7]                                       ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.160      ;
; 1.148 ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[10]               ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[10]             ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.160      ;
; 1.148 ; v1495usr_hal:I1|led_if:I8|TCNT2[1]                                         ; v1495usr_hal:I1|led_if:I8|TCNT2[1]                                       ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.160      ;
; 1.148 ; v1495usr_hal:I1|led_if:I8|TCNT2[7]                                         ; v1495usr_hal:I1|led_if:I8|TCNT2[7]                                       ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.160      ;
; 1.148 ; v1495usr_hal:I1|led_if:I8|TCNT1[0]                                         ; v1495usr_hal:I1|led_if:I8|TCNT1[0]                                       ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.160      ;
; 1.149 ; v1495usr_hal:I1|led_if:I8|TCNT3[1]                                         ; v1495usr_hal:I1|led_if:I8|TCNT3[1]                                       ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.161      ;
; 1.149 ; v1495usr_hal:I1|led_if:I8|TCNT3[6]                                         ; v1495usr_hal:I1|led_if:I8|TCNT3[6]                                       ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.161      ;
; 1.149 ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[15]               ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[15]             ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.161      ;
; 1.149 ; v1495usr_hal:I1|led_if:I8|TCNT2[6]                                         ; v1495usr_hal:I1|led_if:I8|TCNT2[6]                                       ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.161      ;
; 1.152 ; v1495usr_hal:I1|led_if:I8|TCNT1[5]                                         ; v1495usr_hal:I1|led_if:I8|TICK[0]                                        ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.164      ;
; 1.164 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S29|r_CNT[28] ; v1495_reference:I0|REG_DOUT[12]                                          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 0.000        ; 2.106      ; 3.282      ;
; 1.169 ; v1495usr_hal:I1|localbusif:I1|LBSTATE[0]                                   ; v1495usr_hal:I1|localbusif:I1|LBSTATE[0]                                 ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.181      ;
; 1.169 ; v1495usr_hal:I1|localbusif:I1|LBSTATE[0]                                   ; v1495usr_hal:I1|localbusif:I1|RDEN_s                                     ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.181      ;
; 1.172 ; v1495usr_hal:I1|localbusif:I1|LBSTATE[0]                                   ; v1495usr_hal:I1|localbusif:I1|LBSTATE[1]                                 ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.184      ;
; 1.174 ; v1495usr_hal:I1|localbusif:I1|LBSTATE[0]                                   ; v1495usr_hal:I1|localbusif:I1|WREN_s                                     ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.186      ;
; 1.175 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S29|r_CNT[30] ; v1495_reference:I0|REG_DOUT[14]                                          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 0.000        ; 2.106      ; 3.293      ;
; 1.219 ; v1495_reference:I0|v1495_int:INT|clk_divider:I2|count[31]                  ; v1495_reference:I0|v1495_int:INT|clk_divider:I2|count[31]                ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.231      ;
; 1.220 ; v1495_reference:I0|v1495_int:INT|clk_divider:I2|count[31]                  ; v1495_reference:I0|v1495_int:INT|clk_divider:I2|count[30]_RTM05886       ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.232      ;
; 1.223 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S29|r_CNT[21] ; v1495_reference:I0|REG_DOUT[5]                                           ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 0.000        ; 2.136      ; 3.371      ;
; 1.246 ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|edge_detector:I0|reg1   ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|edge_detector:I0|reg2 ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.258      ;
; 1.246 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S29|r_CNT[23] ; v1495_reference:I0|REG_DOUT[7]                                           ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 0.000        ; 2.106      ; 3.364      ;
; 1.274 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S29|r_CNT[26] ; v1495_reference:I0|REG_DOUT[10]                                          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 0.000        ; 2.106      ; 3.392      ;
; 1.275 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S29|r_CNT[22] ; v1495_reference:I0|REG_DOUT[6]                                           ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 0.000        ; 2.106      ; 3.393      ;
; 1.285 ; v1495usr_hal:I1|led_if:I8|TICK[2]                                          ; v1495usr_hal:I1|led_if:I8|TMONOSR                                        ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.297      ;
; 1.296 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S29|r_CNT[29] ; v1495_reference:I0|REG_DOUT[13]                                          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 0.000        ; 2.057      ; 3.365      ;
; 1.306 ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[0]                ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[1]              ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.318      ;
; 1.330 ; v1495_reference:I0|v1495_int:INT|clk_divider:I2|count[28]                  ; v1495_reference:I0|v1495_int:INT|clk_divider:I2|count[28]                ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.342      ;
; 1.335 ; v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[30]                  ; v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[30]                ; I3                                           ; LCLK        ; 0.000        ; -0.173     ; 1.347      ;
; 1.338 ; v1495_reference:I0|clk_divider:KHZ_CLK|count[28]                           ; v1495_reference:I0|clk_divider:KHZ_CLK|count[28]                         ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.350      ;
; 1.345 ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|edge_detector:I0|reg2   ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|temp                  ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.357      ;
; 1.381 ; v1495usr_hal:I1|led_if:I8|TCNT1[2]                                         ; v1495usr_hal:I1|led_if:I8|TICK[0]                                        ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.393      ;
; 1.384 ; v1495usr_hal:I1|led_if:I8|TICK[2]                                          ; v1495usr_hal:I1|led_if:I8|nLEDG                                          ; LCLK                                         ; LCLK        ; 0.000        ; -0.004     ; 1.392      ;
; 1.386 ; v1495usr_hal:I1|led_if:I8|TICK[2]                                          ; v1495usr_hal:I1|led_if:I8|TMONOSG                                        ; LCLK                                         ; LCLK        ; 0.000        ; -0.004     ; 1.394      ;
; 1.390 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S29|r_CNT[25] ; v1495_reference:I0|REG_DOUT[9]                                           ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK        ; 0.000        ; 2.136      ; 3.538      ;
; 1.420 ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|temp                    ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[0]              ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.432      ;
; 1.425 ; v1495usr_hal:I1|led_if:I8|TICK[0]                                          ; v1495usr_hal:I1|led_if:I8|TCNT2[3]                                       ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.437      ;
; 1.425 ; v1495usr_hal:I1|led_if:I8|TICK[0]                                          ; v1495usr_hal:I1|led_if:I8|TCNT2[4]                                       ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.437      ;
; 1.425 ; v1495usr_hal:I1|led_if:I8|TICK[0]                                          ; v1495usr_hal:I1|led_if:I8|TCNT2[1]                                       ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.437      ;
; 1.425 ; v1495usr_hal:I1|led_if:I8|TICK[0]                                          ; v1495usr_hal:I1|led_if:I8|TCNT2[2]                                       ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.437      ;
; 1.425 ; v1495usr_hal:I1|led_if:I8|TICK[0]                                          ; v1495usr_hal:I1|led_if:I8|TCNT2[0]                                       ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.437      ;
; 1.425 ; v1495usr_hal:I1|led_if:I8|TICK[0]                                          ; v1495usr_hal:I1|led_if:I8|TCNT2[7]                                       ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.437      ;
; 1.425 ; v1495usr_hal:I1|led_if:I8|TICK[0]                                          ; v1495usr_hal:I1|led_if:I8|TCNT2[5]                                       ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.437      ;
; 1.425 ; v1495usr_hal:I1|led_if:I8|TICK[0]                                          ; v1495usr_hal:I1|led_if:I8|TCNT2[6]                                       ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.437      ;
; 1.440 ; v1495usr_hal:I1|led_if:I8|TCNT2[0]                                         ; v1495usr_hal:I1|led_if:I8|TICK[1]                                        ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.452      ;
; 1.444 ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|temp                    ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|temp                  ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.456      ;
; 1.459 ; v1495_reference:I0|v1495_int:INT|clk_divider:I2|count[5]                   ; v1495_reference:I0|v1495_int:INT|clk_divider:I2|count[5]                 ; LCLK                                         ; LCLK        ; 0.000        ; 0.000      ; 1.471      ;
; 1.467 ; v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[3]                   ; v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[3]                 ; I3                                           ; LCLK        ; 0.000        ; -0.173     ; 1.479      ;
; 1.469 ; v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[28]                  ; v1495_reference:I0|v1495_int:INT|clk_divider:I3|count[28]                ; I3                                           ; LCLK        ; 0.000        ; -0.173     ; 1.481      ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'I2'                                                                                                                                                                                    ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.673 ; v1495_reference:I0|v1495_int:INT|edge_detector:I1|reg1 ; v1495_reference:I0|v1495_int:INT|edge_detector:I1|reg2 ; I2           ; I2          ; 0.000        ; 0.000      ; 0.685      ;
; 0.932 ; v1495_reference:I0|clk_divider:KHZ_CLK|temp            ; v1495_reference:I0|v1495_int:INT|edge_detector:I1|reg1 ; LCLK         ; I2          ; 0.000        ; 3.589      ; 4.533      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'I3'                                                                                                                                                                                      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.673 ; v1495_reference:I0|v1495_int:INT|edge_detector:I10|reg1 ; v1495_reference:I0|v1495_int:INT|edge_detector:I10|reg2 ; I3           ; I3          ; 0.000        ; 0.000      ; 0.685      ;
; 0.682 ; v1495_reference:I0|v1495_int:INT|edge_detector:I13|reg1 ; v1495_reference:I0|v1495_int:INT|edge_detector:I13|reg2 ; I3           ; I3          ; 0.000        ; 0.000      ; 0.694      ;
; 0.683 ; v1495_reference:I0|v1495_int:INT|edge_detector:I14|reg1 ; v1495_reference:I0|v1495_int:INT|edge_detector:I14|reg2 ; I3           ; I3          ; 0.000        ; 0.000      ; 0.695      ;
; 0.685 ; v1495_reference:I0|v1495_int:INT|edge_detector:I18|reg1 ; v1495_reference:I0|v1495_int:INT|edge_detector:I18|reg2 ; I3           ; I3          ; 0.000        ; 0.000      ; 0.697      ;
; 0.805 ; v1495_reference:I0|v1495_int:INT|edge_detector:I11|reg1 ; v1495_reference:I0|v1495_int:INT|edge_detector:I12|reg1 ; I3           ; I3          ; 0.000        ; 0.000      ; 0.817      ;
; 0.807 ; v1495_reference:I0|v1495_int:INT|edge_detector:I16|reg1 ; v1495_reference:I0|v1495_int:INT|edge_detector:I16|reg2 ; I3           ; I3          ; 0.000        ; 0.000      ; 0.819      ;
; 0.807 ; v1495_reference:I0|v1495_int:INT|edge_detector:I16|reg1 ; v1495_reference:I0|v1495_int:INT|edge_detector:I17|reg1 ; I3           ; I3          ; 0.000        ; 0.000      ; 0.819      ;
; 0.808 ; v1495_reference:I0|v1495_int:INT|edge_detector:I11|reg1 ; v1495_reference:I0|v1495_int:INT|edge_detector:I11|reg2 ; I3           ; I3          ; 0.000        ; 0.000      ; 0.820      ;
; 0.830 ; v1495_reference:I0|v1495_int:INT|edge_detector:I17|reg2 ; v1495_reference:I0|v1495_int:INT|edge_detector:I18|reg1 ; I3           ; I3          ; 0.000        ; 0.000      ; 0.842      ;
; 0.835 ; v1495_reference:I0|v1495_int:INT|edge_detector:I17|reg1 ; v1495_reference:I0|v1495_int:INT|edge_detector:I17|reg2 ; I3           ; I3          ; 0.000        ; 0.000      ; 0.847      ;
; 0.835 ; v1495_reference:I0|v1495_int:INT|edge_detector:I12|reg1 ; v1495_reference:I0|v1495_int:INT|edge_detector:I12|reg2 ; I3           ; I3          ; 0.000        ; 0.000      ; 0.847      ;
; 0.890 ; v1495_reference:I0|v1495_int:INT|edge_detector:I12|reg2 ; v1495_reference:I0|v1495_int:INT|edge_detector:I13|reg1 ; I3           ; I3          ; 0.000        ; 0.000      ; 0.902      ;
; 0.941 ; v1495_reference:I0|v1495_int:INT|edge_detector:I16|reg2 ; v1495_reference:I0|v1495_int:INT|edge_detector:I17|reg1 ; I3           ; I3          ; 0.000        ; 0.000      ; 0.953      ;
; 0.950 ; v1495_reference:I0|v1495_int:INT|edge_detector:I13|reg2 ; v1495_reference:I0|v1495_int:INT|edge_detector:I14|reg1 ; I3           ; I3          ; 0.000        ; 0.000      ; 0.962      ;
; 0.958 ; v1495_reference:I0|v1495_int:INT|edge_detector:I18|reg2 ; v1495_reference:I0|v1495_int:INT|edge_detector:I19|reg1 ; I3           ; I3          ; 0.000        ; 0.000      ; 0.970      ;
; 1.017 ; v1495_reference:I0|v1495_int:INT|edge_detector:I11|reg2 ; v1495_reference:I0|v1495_int:INT|edge_detector:I12|reg1 ; I3           ; I3          ; 0.000        ; 0.000      ; 1.029      ;
; 1.030 ; v1495_reference:I0|v1495_int:INT|edge_detector:I17|reg1 ; v1495_reference:I0|v1495_int:INT|edge_detector:I18|reg1 ; I3           ; I3          ; 0.000        ; 0.000      ; 1.042      ;
; 1.031 ; v1495_reference:I0|v1495_int:INT|edge_detector:I13|reg1 ; v1495_reference:I0|v1495_int:INT|edge_detector:I14|reg1 ; I3           ; I3          ; 0.000        ; 0.000      ; 1.043      ;
; 1.089 ; v1495_reference:I0|v1495_int:INT|edge_detector:I12|reg1 ; v1495_reference:I0|v1495_int:INT|edge_detector:I13|reg1 ; I3           ; I3          ; 0.000        ; 0.000      ; 1.101      ;
; 1.152 ; v1495_reference:I0|v1495_int:INT|edge_detector:I18|reg1 ; v1495_reference:I0|v1495_int:INT|edge_detector:I19|reg1 ; I3           ; I3          ; 0.000        ; 0.000      ; 1.164      ;
; 1.484 ; v1495_reference:I0|v1495_int:INT|edge_detector:I10|reg2 ; v1495_reference:I0|v1495_int:INT|edge_detector:I11|reg1 ; I3           ; I3          ; 0.000        ; 0.001      ; 1.497      ;
; 1.612 ; v1495_reference:I0|v1495_int:INT|edge_detector:I14|reg2 ; v1495_reference:I0|v1495_int:INT|edge_detector:I16|reg1 ; I3           ; I3          ; 0.000        ; -0.001     ; 1.623      ;
; 1.701 ; v1495_reference:I0|v1495_int:INT|edge_detector:I19|reg1 ; v1495_reference:I0|v1495_int:INT|edge_detector:I19|reg2 ; I3           ; I3          ; 0.000        ; 0.002      ; 1.715      ;
; 2.070 ; v1495_reference:I0|v1495_int:INT|edge_detector:I10|reg1 ; v1495_reference:I0|v1495_int:INT|edge_detector:I11|reg1 ; I3           ; I3          ; 0.000        ; 0.001      ; 2.083      ;
; 2.094 ; v1495_reference:I0|v1495_int:INT|edge_detector:I14|reg1 ; v1495_reference:I0|v1495_int:INT|edge_detector:I16|reg1 ; I3           ; I3          ; 0.000        ; -0.001     ; 2.105      ;
; 2.206 ; v1495_reference:I0|A_MASK[17]                           ; v1495_reference:I0|v1495_int:INT|edge_detector:I10|reg1 ; LCLK         ; I3          ; 0.000        ; 4.065      ; 6.283      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pll_200:PLL_IO|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                            ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.793 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S1|edge_detector:I0|reg2  ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S1|temp               ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.793 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S0|r_CNT[31]              ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S0|r_CNT[31]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.795 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S6|edge_detector:I0|reg2  ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S6|temp               ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.807      ;
; 0.795 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S31|edge_detector:I0|reg2 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S31|temp              ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.807      ;
; 0.796 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S26|edge_detector:I0|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S26|temp              ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.808      ;
; 0.798 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S10|r_CNT[1]_RTM05975     ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S10|r_CNT[1]_RTM05975 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.810      ;
; 0.799 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|edge_detector:I0|reg2  ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|temp               ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.811      ;
; 0.799 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S20|r_CNT[1]_RTM06055     ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S20|r_CNT[1]_RTM06055 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.811      ;
; 0.799 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S17|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S17|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.811      ;
; 0.799 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S6|r_CNT[31]              ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S6|r_CNT[31]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.811      ;
; 0.802 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S20|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S20|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.814      ;
; 0.804 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S10|r_CNT[0]              ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S10|r_CNT[0]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.816      ;
; 0.804 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S14|r_CNT[1]_RTM05927     ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S14|r_CNT[1]_RTM05927 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.816      ;
; 0.804 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S25|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S25|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.816      ;
; 0.804 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S24|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S24|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.816      ;
; 0.804 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S18|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S18|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.816      ;
; 0.804 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S14|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S14|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.816      ;
; 0.804 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S11|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S11|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.816      ;
; 0.804 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S10|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S10|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.816      ;
; 0.804 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S8|r_CNT[31]              ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S8|r_CNT[31]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.816      ;
; 0.804 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S5|r_CNT[31]              ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S5|r_CNT[31]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.816      ;
; 0.804 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S27|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S27|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.816      ;
; 0.804 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S0|r_CNT[31]              ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S0|r_CNT[31]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.816      ;
; 0.804 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S17|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S17|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.816      ;
; 0.804 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S5|r_CNT[31]              ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S5|r_CNT[31]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.816      ;
; 0.804 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S31|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S31|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.816      ;
; 0.804 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S27|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S27|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.816      ;
; 0.804 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S22|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S22|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.816      ;
; 0.804 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S15|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S15|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.816      ;
; 0.804 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S11|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S11|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.816      ;
; 0.804 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S6|r_CNT[31]              ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S6|r_CNT[31]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.816      ;
; 0.804 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S4|r_CNT[31]              ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S4|r_CNT[31]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.816      ;
; 0.804 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S30|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S30|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.816      ;
; 0.804 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S28|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S28|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.816      ;
; 0.804 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S26|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S26|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.816      ;
; 0.804 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S18|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S18|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.816      ;
; 0.804 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S3|r_CNT[31]              ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S3|r_CNT[31]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.816      ;
; 0.804 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S4|r_CNT[31]              ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S4|r_CNT[31]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.816      ;
; 0.804 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S23|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S23|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.816      ;
; 0.804 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S3|r_CNT[31]              ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S3|r_CNT[31]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.816      ;
; 0.804 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[31]              ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[31]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.816      ;
; 0.804 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S29|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S29|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.816      ;
; 0.805 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[0]               ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[0]           ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.817      ;
; 0.805 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S31|r_CNT[0]              ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S31|r_CNT[0]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.817      ;
; 0.805 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S28|r_CNT[1]_RTM05989     ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S28|r_CNT[1]_RTM05989 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.817      ;
; 0.805 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S5|r_CNT[31]              ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S5|r_CNT[31]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.817      ;
; 0.806 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S12|r_CNT[1]_RTM05971     ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S12|r_CNT[1]_RTM05971 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.818      ;
; 0.807 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S16|edge_detector:I0|reg2 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S16|temp              ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.819      ;
; 0.807 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S12|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S12|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.819      ;
; 0.807 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S4|r_CNT[31]              ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S4|r_CNT[31]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.819      ;
; 0.807 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S13|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S13|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.819      ;
; 0.807 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S7|r_CNT[31]              ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S7|r_CNT[31]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.819      ;
; 0.807 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S29|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S29|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.819      ;
; 0.808 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S5|r_CNT[1]_RTM05945      ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S5|r_CNT[1]_RTM05945  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.820      ;
; 0.808 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S23|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S23|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.820      ;
; 0.808 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S21|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S21|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.820      ;
; 0.808 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S28|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S28|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.820      ;
; 0.808 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S26|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S26|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.820      ;
; 0.808 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S10|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S10|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.820      ;
; 0.808 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S2|r_CNT[31]              ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S2|r_CNT[31]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.820      ;
; 0.808 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S20|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S20|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.820      ;
; 0.809 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S30|r_CNT[0]              ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S30|r_CNT[0]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.821      ;
; 0.809 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S27|r_CNT[0]              ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S27|r_CNT[0]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.821      ;
; 0.809 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S3|r_CNT[0]               ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S3|r_CNT[0]           ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.821      ;
; 0.809 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S28|r_CNT[1]_RTM06041     ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S28|r_CNT[1]_RTM06041 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.821      ;
; 0.809 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S28|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S28|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.821      ;
; 0.809 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S1|r_CNT[31]              ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S1|r_CNT[31]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.821      ;
; 0.809 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S23|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S23|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.821      ;
; 0.809 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S22|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S22|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.821      ;
; 0.809 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S16|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S16|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.821      ;
; 0.810 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|r_CNT[31]              ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|r_CNT[31]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.822      ;
; 0.811 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S14|r_CNT[1]_RTM06009     ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S14|r_CNT[1]_RTM06009 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.823      ;
; 0.811 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S13|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S13|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.823      ;
; 0.811 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S24|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S24|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.823      ;
; 0.812 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S23|r_CNT[0]              ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S23|r_CNT[0]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.824      ;
; 0.812 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S26|r_CNT[1]_RTM06047     ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S26|r_CNT[1]_RTM06047 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.824      ;
; 0.812 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S31|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S31|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.824      ;
; 0.812 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S15|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S15|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.824      ;
; 0.812 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S11|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S11|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.824      ;
; 0.812 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S12|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S12|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.824      ;
; 0.812 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S8|r_CNT[31]              ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S8|r_CNT[31]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.824      ;
; 0.812 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S1|r_CNT[31]              ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S1|r_CNT[31]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.824      ;
; 0.812 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S19|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S19|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.824      ;
; 0.812 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S18|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S18|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.824      ;
; 0.813 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S28|r_CNT[0]              ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S28|r_CNT[0]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.825      ;
; 0.813 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S19|r_CNT[1]_RTM05917     ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S19|r_CNT[1]_RTM05917 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.825      ;
; 0.813 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S26|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S26|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.825      ;
; 0.813 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S7|r_CNT[31]              ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S7|r_CNT[31]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.825      ;
; 0.813 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S6|r_CNT[31]              ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S6|r_CNT[31]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.825      ;
; 0.813 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S8|r_CNT[31]              ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S8|r_CNT[31]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.825      ;
; 0.813 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S13|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S13|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.825      ;
; 0.813 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S16|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S16|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.825      ;
; 0.814 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S11|r_CNT[1]_RTM05933     ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S11|r_CNT[1]_RTM05933 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.826      ;
; 0.814 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S16|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S16|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.826      ;
; 0.814 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S2|r_CNT[31]              ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S2|r_CNT[31]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.826      ;
; 0.814 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S25|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S25|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.826      ;
; 0.814 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S24|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S24|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.826      ;
; 0.814 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S15|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S15|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.826      ;
; 0.814 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S12|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S12|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.826      ;
; 0.814 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S30|r_CNT[31]             ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S30|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.826      ;
+-------+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'pll_200:PLL_IO|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                                            ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S10|r_CNT[16]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S5|r_CNT[16]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S18|r_CNT[0]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S17|r_CNT[16]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S10|r_CNT[17]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S5|r_CNT[17]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S17|r_CNT[17]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S29|r_CNT[1]_RTM06073 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S10|r_CNT[18]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S5|r_CNT[18]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S13|r_CNT[2]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S30|r_CNT[2]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S17|r_CNT[18]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S10|r_CNT[19]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S5|r_CNT[19]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S13|r_CNT[3]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S30|r_CNT[3]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S17|r_CNT[19]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S10|r_CNT[20]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S5|r_CNT[20]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S13|r_CNT[4]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S30|r_CNT[4]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S17|r_CNT[20]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S10|r_CNT[21]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S5|r_CNT[21]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S13|r_CNT[5]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S30|r_CNT[5]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S17|r_CNT[21]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S17|r_CNT[6]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S16|r_CNT[6]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S10|r_CNT[22]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S5|r_CNT[22]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S21|r_CNT[6]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S22|r_CNT[6]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S17|r_CNT[22]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S17|r_CNT[6]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S17|r_CNT[7]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S16|r_CNT[7]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S10|r_CNT[23]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S5|r_CNT[23]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S21|r_CNT[7]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S22|r_CNT[7]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S17|r_CNT[23]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S17|r_CNT[7]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S17|r_CNT[8]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S16|r_CNT[8]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S10|r_CNT[24]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S5|r_CNT[24]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S21|r_CNT[8]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S22|r_CNT[8]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S17|r_CNT[24]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S17|r_CNT[8]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S17|r_CNT[9]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S16|r_CNT[9]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S10|r_CNT[25]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S5|r_CNT[25]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S21|r_CNT[9]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S22|r_CNT[9]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S17|r_CNT[25]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S17|r_CNT[9]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S17|r_CNT[10]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S18|r_CNT[26]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S16|r_CNT[10]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S15|r_CNT[26]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S8|r_CNT[26]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S21|r_CNT[10]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S22|r_CNT[10]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S14|r_CNT[26]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S17|r_CNT[10]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S29|r_CNT[26]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S17|r_CNT[11]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S18|r_CNT[27]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S16|r_CNT[11]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S15|r_CNT[27]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S8|r_CNT[27]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S21|r_CNT[11]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S22|r_CNT[11]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S14|r_CNT[27]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S17|r_CNT[11]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S29|r_CNT[27]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S17|r_CNT[12]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S18|r_CNT[28]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S16|r_CNT[12]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S15|r_CNT[28]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S8|r_CNT[28]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S21|r_CNT[12]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S22|r_CNT[12]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S14|r_CNT[28]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S17|r_CNT[12]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S29|r_CNT[28]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S17|r_CNT[13]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S18|r_CNT[29]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S16|r_CNT[13]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S15|r_CNT[29]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S8|r_CNT[29]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S21|r_CNT[13]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S22|r_CNT[13]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S14|r_CNT[29]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S17|r_CNT[13]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
; 0.643 ; v1495_reference:I0|spill_state:SPILL_STATE_IO|edge_detector:I15|reg1 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S29|r_CNT[29]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5.000        ; -0.001     ; 4.327      ;
+-------+----------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'LCLK'                                                                                                                                                            ;
+--------+-------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.694 ; v1495_reference:I0|A_MASK[17] ; v1495usr_hal:I1|led_if:I8|nLEDR                              ; LCLK         ; LCLK        ; 25.000       ; 0.166      ; 8.443      ;
; 17.952 ; v1495_reference:I0|A_MASK[17] ; v1495usr_hal:I1|led_if:I8|TMONOSR                            ; LCLK         ; LCLK        ; 25.000       ; 0.166      ; 7.185      ;
; 18.529 ; v1495_reference:I0|A_MASK[17] ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[0]  ; LCLK         ; LCLK        ; 25.000       ; 0.165      ; 6.607      ;
; 18.529 ; v1495_reference:I0|A_MASK[17] ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[1]  ; LCLK         ; LCLK        ; 25.000       ; 0.165      ; 6.607      ;
; 18.529 ; v1495_reference:I0|A_MASK[17] ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[2]  ; LCLK         ; LCLK        ; 25.000       ; 0.165      ; 6.607      ;
; 18.529 ; v1495_reference:I0|A_MASK[17] ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[3]  ; LCLK         ; LCLK        ; 25.000       ; 0.165      ; 6.607      ;
; 18.529 ; v1495_reference:I0|A_MASK[17] ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[4]  ; LCLK         ; LCLK        ; 25.000       ; 0.165      ; 6.607      ;
; 18.529 ; v1495_reference:I0|A_MASK[17] ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[5]  ; LCLK         ; LCLK        ; 25.000       ; 0.165      ; 6.607      ;
; 18.529 ; v1495_reference:I0|A_MASK[17] ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[6]  ; LCLK         ; LCLK        ; 25.000       ; 0.165      ; 6.607      ;
; 18.529 ; v1495_reference:I0|A_MASK[17] ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[7]  ; LCLK         ; LCLK        ; 25.000       ; 0.165      ; 6.607      ;
; 18.529 ; v1495_reference:I0|A_MASK[17] ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[8]  ; LCLK         ; LCLK        ; 25.000       ; 0.165      ; 6.607      ;
; 18.529 ; v1495_reference:I0|A_MASK[17] ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[9]  ; LCLK         ; LCLK        ; 25.000       ; 0.165      ; 6.607      ;
; 18.529 ; v1495_reference:I0|A_MASK[17] ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[10] ; LCLK         ; LCLK        ; 25.000       ; 0.165      ; 6.607      ;
; 18.529 ; v1495_reference:I0|A_MASK[17] ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[11] ; LCLK         ; LCLK        ; 25.000       ; 0.165      ; 6.607      ;
; 18.529 ; v1495_reference:I0|A_MASK[17] ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[12] ; LCLK         ; LCLK        ; 25.000       ; 0.165      ; 6.607      ;
; 18.529 ; v1495_reference:I0|A_MASK[17] ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[13] ; LCLK         ; LCLK        ; 25.000       ; 0.165      ; 6.607      ;
; 18.529 ; v1495_reference:I0|A_MASK[17] ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[14] ; LCLK         ; LCLK        ; 25.000       ; 0.165      ; 6.607      ;
; 18.529 ; v1495_reference:I0|A_MASK[17] ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[15] ; LCLK         ; LCLK        ; 25.000       ; 0.165      ; 6.607      ;
; 19.774 ; v1495_reference:I0|A_MASK[16] ; v1495usr_hal:I1|led_if:I8|nLEDG                              ; LCLK         ; LCLK        ; 25.000       ; 0.162      ; 5.359      ;
; 20.511 ; v1495_reference:I0|A_MASK[16] ; v1495usr_hal:I1|led_if:I8|TMONOSG                            ; LCLK         ; LCLK        ; 25.000       ; 0.162      ; 4.622      ;
+--------+-------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'pll_200:PLL_IO|altpll:altpll_component|_clk0'                                                                                                                                                                                                                       ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                            ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S29|r_CNT[0]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S30|r_CNT[0]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S28|r_CNT[0]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S2|r_CNT[0]           ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S27|r_CNT[0]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S7|r_CNT[0]           ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S22|r_CNT[0]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S19|r_CNT[0]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.005      ; 4.131      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S22|r_CNT[1]_RTM06051 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S19|r_CNT[1]_RTM06057 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.005      ; 4.131      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S30|r_CNT[2]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S27|r_CNT[2]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S11|r_CNT[2]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S27|r_CNT[2]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S23|r_CNT[2]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S22|r_CNT[2]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S19|r_CNT[2]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.005      ; 4.131      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S30|r_CNT[3]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S27|r_CNT[3]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S11|r_CNT[3]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S27|r_CNT[3]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S23|r_CNT[3]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S22|r_CNT[3]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S19|r_CNT[3]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.005      ; 4.131      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S30|r_CNT[4]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S27|r_CNT[4]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S11|r_CNT[4]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S27|r_CNT[4]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S23|r_CNT[4]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S22|r_CNT[4]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S19|r_CNT[4]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.005      ; 4.131      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S30|r_CNT[5]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S27|r_CNT[5]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S11|r_CNT[5]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S23|r_CNT[5]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S27|r_CNT[5]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S22|r_CNT[5]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S19|r_CNT[5]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.005      ; 4.131      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S29|r_CNT[6]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S28|r_CNT[6]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S22|r_CNT[6]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|r_CNT[6]           ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S12|r_CNT[6]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S29|r_CNT[7]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S28|r_CNT[7]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S22|r_CNT[7]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|r_CNT[7]           ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S12|r_CNT[7]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S29|r_CNT[8]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S28|r_CNT[8]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S22|r_CNT[8]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|r_CNT[8]           ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S12|r_CNT[8]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S29|r_CNT[9]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S28|r_CNT[9]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S22|r_CNT[9]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|r_CNT[9]           ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S12|r_CNT[9]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S29|r_CNT[10]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S28|r_CNT[10]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S22|r_CNT[10]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|r_CNT[10]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S1|r_CNT[26]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S12|r_CNT[10]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S21|r_CNT[26]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S29|r_CNT[11]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S28|r_CNT[11]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S22|r_CNT[11]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|r_CNT[11]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S1|r_CNT[27]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S12|r_CNT[11]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S21|r_CNT[27]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S29|r_CNT[12]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S28|r_CNT[12]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S22|r_CNT[12]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|r_CNT[12]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S1|r_CNT[28]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S12|r_CNT[12]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S21|r_CNT[28]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S29|r_CNT[13]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S28|r_CNT[13]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S22|r_CNT[13]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|r_CNT[13]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S1|r_CNT[29]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S12|r_CNT[13]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S21|r_CNT[29]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S29|r_CNT[14]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S28|r_CNT[14]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S22|r_CNT[14]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|r_CNT[14]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S1|r_CNT[30]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S12|r_CNT[14]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S21|r_CNT[30]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S29|r_CNT[15]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S28|r_CNT[15]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S22|r_CNT[15]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S3|r_CNT[15]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:B_SCALER_IO|scal_single_ch:S1|r_CNT[31]          ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:D_SCALER_IO|scal_single_ch:S12|r_CNT[15]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
; 4.114 ; v1495_reference:I0|edge_detector:RES|reg2 ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S21|r_CNT[31]         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 4.206      ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'LCLK'                                                                                                                                                            ;
+-------+-------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.448 ; v1495_reference:I0|A_MASK[16] ; v1495usr_hal:I1|led_if:I8|TMONOSG                            ; LCLK         ; LCLK        ; 0.000        ; 0.162      ; 4.622      ;
; 5.185 ; v1495_reference:I0|A_MASK[16] ; v1495usr_hal:I1|led_if:I8|nLEDG                              ; LCLK         ; LCLK        ; 0.000        ; 0.162      ; 5.359      ;
; 6.430 ; v1495_reference:I0|A_MASK[17] ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[0]  ; LCLK         ; LCLK        ; 0.000        ; 0.165      ; 6.607      ;
; 6.430 ; v1495_reference:I0|A_MASK[17] ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[1]  ; LCLK         ; LCLK        ; 0.000        ; 0.165      ; 6.607      ;
; 6.430 ; v1495_reference:I0|A_MASK[17] ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[2]  ; LCLK         ; LCLK        ; 0.000        ; 0.165      ; 6.607      ;
; 6.430 ; v1495_reference:I0|A_MASK[17] ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[3]  ; LCLK         ; LCLK        ; 0.000        ; 0.165      ; 6.607      ;
; 6.430 ; v1495_reference:I0|A_MASK[17] ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[4]  ; LCLK         ; LCLK        ; 0.000        ; 0.165      ; 6.607      ;
; 6.430 ; v1495_reference:I0|A_MASK[17] ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[5]  ; LCLK         ; LCLK        ; 0.000        ; 0.165      ; 6.607      ;
; 6.430 ; v1495_reference:I0|A_MASK[17] ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[6]  ; LCLK         ; LCLK        ; 0.000        ; 0.165      ; 6.607      ;
; 6.430 ; v1495_reference:I0|A_MASK[17] ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[7]  ; LCLK         ; LCLK        ; 0.000        ; 0.165      ; 6.607      ;
; 6.430 ; v1495_reference:I0|A_MASK[17] ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[8]  ; LCLK         ; LCLK        ; 0.000        ; 0.165      ; 6.607      ;
; 6.430 ; v1495_reference:I0|A_MASK[17] ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[9]  ; LCLK         ; LCLK        ; 0.000        ; 0.165      ; 6.607      ;
; 6.430 ; v1495_reference:I0|A_MASK[17] ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[10] ; LCLK         ; LCLK        ; 0.000        ; 0.165      ; 6.607      ;
; 6.430 ; v1495_reference:I0|A_MASK[17] ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[11] ; LCLK         ; LCLK        ; 0.000        ; 0.165      ; 6.607      ;
; 6.430 ; v1495_reference:I0|A_MASK[17] ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[12] ; LCLK         ; LCLK        ; 0.000        ; 0.165      ; 6.607      ;
; 6.430 ; v1495_reference:I0|A_MASK[17] ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[13] ; LCLK         ; LCLK        ; 0.000        ; 0.165      ; 6.607      ;
; 6.430 ; v1495_reference:I0|A_MASK[17] ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[14] ; LCLK         ; LCLK        ; 0.000        ; 0.165      ; 6.607      ;
; 6.430 ; v1495_reference:I0|A_MASK[17] ; v1495_reference:I0|v1495_int:INT|scal_single_ch:I4|r_CNT[15] ; LCLK         ; LCLK        ; 0.000        ; 0.165      ; 6.607      ;
; 7.007 ; v1495_reference:I0|A_MASK[17] ; v1495usr_hal:I1|led_if:I8|TMONOSR                            ; LCLK         ; LCLK        ; 0.000        ; 0.166      ; 7.185      ;
; 8.265 ; v1495_reference:I0|A_MASK[17] ; v1495usr_hal:I1|led_if:I8|nLEDR                              ; LCLK         ; LCLK        ; 0.000        ; 0.166      ; 8.443      ;
+-------+-------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'pll_200:PLL_IO|altpll:altpll_component|_clk0'                                                                                                                                           ;
+-------+--------------+----------------+------------------+----------------------------------------------+------------+----------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                        ; Clock Edge ; Target                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------+------------+----------------------------------------------------------------------------------------+
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|edge_detector:RES|reg2                                              ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|edge_detector:RES|reg2                                              ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|edge_detector:I0|reg1  ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|edge_detector:I0|reg1  ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|edge_detector:I0|reg2  ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|edge_detector:I0|reg2  ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[0]               ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[0]               ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[10]              ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[10]              ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[11]              ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[11]              ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[12]              ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[12]              ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[13]              ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[13]              ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[14]              ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[14]              ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[15]              ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[15]              ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[16]              ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[16]              ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[17]              ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[17]              ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[18]              ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[18]              ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[19]              ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[19]              ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[1]_RTM06033      ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[1]_RTM06033      ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[20]              ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[20]              ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[21]              ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[21]              ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[22]              ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[22]              ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[23]              ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[23]              ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[24]              ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[24]              ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[25]              ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[25]              ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[26]              ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[26]              ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[27]              ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[27]              ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[28]              ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[28]              ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[29]              ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[29]              ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[2]               ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[2]               ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[30]              ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[30]              ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[31]              ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[31]              ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[3]               ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[3]               ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[4]               ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[4]               ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[5]               ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[5]               ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[6]               ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[6]               ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[7]               ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[7]               ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[8]               ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[8]               ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[9]               ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|r_CNT[9]               ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|temp                   ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S0|temp                   ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S10|edge_detector:I0|reg1 ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S10|edge_detector:I0|reg1 ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S10|edge_detector:I0|reg2 ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S10|edge_detector:I0|reg2 ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S10|r_CNT[0]              ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S10|r_CNT[0]              ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S10|r_CNT[10]             ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S10|r_CNT[10]             ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S10|r_CNT[11]             ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S10|r_CNT[11]             ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S10|r_CNT[12]             ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S10|r_CNT[12]             ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S10|r_CNT[13]             ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S10|r_CNT[13]             ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S10|r_CNT[14]             ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S10|r_CNT[14]             ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S10|r_CNT[15]             ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S10|r_CNT[15]             ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S10|r_CNT[16]             ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S10|r_CNT[16]             ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S10|r_CNT[17]             ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S10|r_CNT[17]             ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S10|r_CNT[18]             ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S10|r_CNT[18]             ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S10|r_CNT[19]             ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S10|r_CNT[19]             ;
; 1.266 ; 2.500        ; 1.234          ; High Pulse Width ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S10|r_CNT[1]_RTM06017     ;
; 1.266 ; 2.500        ; 1.234          ; Low Pulse Width  ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; Rise       ; v1495_reference:I0|scal32_mult_ch:A_SCALER_IO|scal_single_ch:S10|r_CNT[1]_RTM06017     ;
+-------+--------------+----------------+------------------+----------------------------------------------+------------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'I2'                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------+
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; I2    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I1|reg1 ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; I2    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I1|reg1 ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; I2    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I1|reg2 ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; I2    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I1|reg2 ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; I2    ; Rise       ; I0|INT|I1|reg1|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; I2    ; Rise       ; I0|INT|I1|reg1|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; I2    ; Rise       ; I0|INT|I1|reg2|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; I2    ; Rise       ; I0|INT|I1|reg2|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; I2    ; Rise       ; I0|INT|I2|temp|regout                                  ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; I2    ; Rise       ; I0|INT|I2|temp|regout                                  ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'I3'                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; I3    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I10|reg1 ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; I3    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I10|reg1 ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; I3    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I10|reg2 ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; I3    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I10|reg2 ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; I3    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I11|reg1 ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; I3    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I11|reg1 ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; I3    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I11|reg2 ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; I3    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I11|reg2 ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; I3    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I12|reg1 ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; I3    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I12|reg1 ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; I3    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I12|reg2 ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; I3    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I12|reg2 ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; I3    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I13|reg1 ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; I3    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I13|reg1 ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; I3    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I13|reg2 ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; I3    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I13|reg2 ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; I3    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I14|reg1 ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; I3    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I14|reg1 ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; I3    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I14|reg2 ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; I3    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I14|reg2 ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; I3    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I16|reg1 ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; I3    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I16|reg1 ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; I3    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I16|reg2 ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; I3    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I16|reg2 ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; I3    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I17|reg1 ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; I3    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I17|reg1 ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; I3    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I17|reg2 ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; I3    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I17|reg2 ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; I3    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I18|reg1 ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; I3    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I18|reg1 ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; I3    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I18|reg2 ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; I3    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I18|reg2 ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; I3    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I19|reg1 ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; I3    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I19|reg1 ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; I3    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I19|reg2 ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; I3    ; Rise       ; v1495_reference:I0|v1495_int:INT|edge_detector:I19|reg2 ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; I3    ; Rise       ; I0|INT|I10|reg1|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; I3    ; Rise       ; I0|INT|I10|reg1|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; I3    ; Rise       ; I0|INT|I10|reg2|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; I3    ; Rise       ; I0|INT|I10|reg2|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; I3    ; Rise       ; I0|INT|I11|reg1|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; I3    ; Rise       ; I0|INT|I11|reg1|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; I3    ; Rise       ; I0|INT|I11|reg2|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; I3    ; Rise       ; I0|INT|I11|reg2|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; I3    ; Rise       ; I0|INT|I12|reg1|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; I3    ; Rise       ; I0|INT|I12|reg1|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; I3    ; Rise       ; I0|INT|I12|reg2|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; I3    ; Rise       ; I0|INT|I12|reg2|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; I3    ; Rise       ; I0|INT|I13|reg1|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; I3    ; Rise       ; I0|INT|I13|reg1|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; I3    ; Rise       ; I0|INT|I13|reg2|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; I3    ; Rise       ; I0|INT|I13|reg2|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; I3    ; Rise       ; I0|INT|I14|reg1|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; I3    ; Rise       ; I0|INT|I14|reg1|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; I3    ; Rise       ; I0|INT|I14|reg2|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; I3    ; Rise       ; I0|INT|I14|reg2|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; I3    ; Rise       ; I0|INT|I16|reg1|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; I3    ; Rise       ; I0|INT|I16|reg1|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; I3    ; Rise       ; I0|INT|I16|reg2|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; I3    ; Rise       ; I0|INT|I16|reg2|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; I3    ; Rise       ; I0|INT|I17|reg1|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; I3    ; Rise       ; I0|INT|I17|reg1|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; I3    ; Rise       ; I0|INT|I17|reg2|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; I3    ; Rise       ; I0|INT|I17|reg2|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; I3    ; Rise       ; I0|INT|I18|reg1|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; I3    ; Rise       ; I0|INT|I18|reg1|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; I3    ; Rise       ; I0|INT|I18|reg2|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; I3    ; Rise       ; I0|INT|I18|reg2|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; I3    ; Rise       ; I0|INT|I19|reg1|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; I3    ; Rise       ; I0|INT|I19|reg1|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; I3    ; Rise       ; I0|INT|I19|reg2|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; I3    ; Rise       ; I0|INT|I19|reg2|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; I3    ; Rise       ; I0|INT|I3|temp|regout                                   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; I3    ; Rise       ; I0|INT|I3|temp|regout                                   ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'LCLK'                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------+
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[0]  ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[0]  ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[10] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[10] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[11] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[11] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[12] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[12] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[13] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[13] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[14] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[14] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[15] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[15] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[16] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[16] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[17] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[17] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[18] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[18] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[19] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[19] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[1]  ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[1]  ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[20] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[20] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[21] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[21] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[22] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[22] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[23] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[23] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[24] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[24] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[25] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[25] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[26] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[26] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[27] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[27] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[28] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[28] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[29] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[29] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[2]  ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[2]  ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[30] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[30] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[31] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[31] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[3]  ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[3]  ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[4]  ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[4]  ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[5]  ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[5]  ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[6]  ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[6]  ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[7]  ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[7]  ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[8]  ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[8]  ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[9]  ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|A_MASK[9]  ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|B_MASK[0]  ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|B_MASK[0]  ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|B_MASK[10] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|B_MASK[10] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|B_MASK[11] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|B_MASK[11] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|B_MASK[12] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|B_MASK[12] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|B_MASK[13] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|B_MASK[13] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|B_MASK[14] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|B_MASK[14] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|B_MASK[15] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|B_MASK[15] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|B_MASK[16] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|B_MASK[16] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|B_MASK[17] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|B_MASK[17] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|B_MASK[18] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|B_MASK[18] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|B_MASK[19] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|B_MASK[19] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|B_MASK[1]  ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|B_MASK[1]  ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|B_MASK[20] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|B_MASK[20] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|B_MASK[21] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|B_MASK[21] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|B_MASK[22] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|B_MASK[22] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|B_MASK[23] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|B_MASK[23] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|B_MASK[24] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|B_MASK[24] ;
; 11.266 ; 12.500       ; 1.234          ; High Pulse Width ; LCLK  ; Rise       ; v1495_reference:I0|B_MASK[25] ;
; 11.266 ; 12.500       ; 1.234          ; Low Pulse Width  ; LCLK  ; Rise       ; v1495_reference:I0|B_MASK[25] ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                              ;
+-----------+------------+--------+--------+------------+----------------------------------------------+
; A[*]      ; LCLK       ; 8.185  ; 8.185  ; Rise       ; I3                                           ;
;  A[17]    ; LCLK       ; 8.185  ; 8.185  ; Rise       ; I3                                           ;
; GIN[*]    ; LCLK       ; 5.568  ; 5.568  ; Rise       ; I3                                           ;
;  GIN[1]   ; LCLK       ; 5.568  ; 5.568  ; Rise       ; I3                                           ;
; A[*]      ; LCLK       ; 6.674  ; 6.674  ; Rise       ; LCLK                                         ;
;  A[17]    ; LCLK       ; 6.674  ; 6.674  ; Rise       ; LCLK                                         ;
; GIN[*]    ; LCLK       ; 5.262  ; 5.262  ; Rise       ; LCLK                                         ;
;  GIN[1]   ; LCLK       ; 5.262  ; 5.262  ; Rise       ; LCLK                                         ;
; IDD[*]    ; LCLK       ; 10.445 ; 10.445 ; Rise       ; LCLK                                         ;
;  IDD[0]   ; LCLK       ; 10.339 ; 10.339 ; Rise       ; LCLK                                         ;
;  IDD[1]   ; LCLK       ; 10.207 ; 10.207 ; Rise       ; LCLK                                         ;
;  IDD[2]   ; LCLK       ; 10.445 ; 10.445 ; Rise       ; LCLK                                         ;
; IDE[*]    ; LCLK       ; 10.374 ; 10.374 ; Rise       ; LCLK                                         ;
;  IDE[0]   ; LCLK       ; 9.900  ; 9.900  ; Rise       ; LCLK                                         ;
;  IDE[1]   ; LCLK       ; 8.615  ; 8.615  ; Rise       ; LCLK                                         ;
;  IDE[2]   ; LCLK       ; 10.374 ; 10.374 ; Rise       ; LCLK                                         ;
; LAD[*]    ; LCLK       ; 17.983 ; 17.983 ; Rise       ; LCLK                                         ;
;  LAD[0]   ; LCLK       ; 16.331 ; 16.331 ; Rise       ; LCLK                                         ;
;  LAD[1]   ; LCLK       ; 15.261 ; 15.261 ; Rise       ; LCLK                                         ;
;  LAD[2]   ; LCLK       ; 16.101 ; 16.101 ; Rise       ; LCLK                                         ;
;  LAD[3]   ; LCLK       ; 17.334 ; 17.334 ; Rise       ; LCLK                                         ;
;  LAD[4]   ; LCLK       ; 17.177 ; 17.177 ; Rise       ; LCLK                                         ;
;  LAD[5]   ; LCLK       ; 13.865 ; 13.865 ; Rise       ; LCLK                                         ;
;  LAD[6]   ; LCLK       ; 15.194 ; 15.194 ; Rise       ; LCLK                                         ;
;  LAD[7]   ; LCLK       ; 16.755 ; 16.755 ; Rise       ; LCLK                                         ;
;  LAD[8]   ; LCLK       ; 14.090 ; 14.090 ; Rise       ; LCLK                                         ;
;  LAD[9]   ; LCLK       ; 17.983 ; 17.983 ; Rise       ; LCLK                                         ;
;  LAD[10]  ; LCLK       ; 16.527 ; 16.527 ; Rise       ; LCLK                                         ;
;  LAD[11]  ; LCLK       ; 17.097 ; 17.097 ; Rise       ; LCLK                                         ;
;  LAD[12]  ; LCLK       ; 14.543 ; 14.543 ; Rise       ; LCLK                                         ;
;  LAD[13]  ; LCLK       ; 15.390 ; 15.390 ; Rise       ; LCLK                                         ;
;  LAD[14]  ; LCLK       ; 15.164 ; 15.164 ; Rise       ; LCLK                                         ;
;  LAD[15]  ; LCLK       ; 16.713 ; 16.713 ; Rise       ; LCLK                                         ;
; WnR       ; LCLK       ; 8.994  ; 8.994  ; Rise       ; LCLK                                         ;
; nADS      ; LCLK       ; 19.648 ; 19.648 ; Rise       ; LCLK                                         ;
; nBLAST    ; LCLK       ; 4.601  ; 4.601  ; Rise       ; LCLK                                         ;
; nLRESET   ; LCLK       ; 5.080  ; 5.080  ; Rise       ; LCLK                                         ;
; A[*]      ; LCLK       ; 10.312 ; 10.312 ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[0]     ; LCLK       ; 7.652  ; 7.652  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[1]     ; LCLK       ; 7.949  ; 7.949  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[2]     ; LCLK       ; 7.867  ; 7.867  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[3]     ; LCLK       ; 7.698  ; 7.698  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[4]     ; LCLK       ; 6.186  ; 6.186  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[5]     ; LCLK       ; 7.478  ; 7.478  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[6]     ; LCLK       ; 7.311  ; 7.311  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[7]     ; LCLK       ; 5.180  ; 5.180  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[8]     ; LCLK       ; 8.571  ; 8.571  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[9]     ; LCLK       ; 7.344  ; 7.344  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[10]    ; LCLK       ; 5.887  ; 5.887  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[11]    ; LCLK       ; 8.070  ; 8.070  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[12]    ; LCLK       ; 8.010  ; 8.010  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[13]    ; LCLK       ; 7.955  ; 7.955  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[14]    ; LCLK       ; 7.881  ; 7.881  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[15]    ; LCLK       ; 6.977  ; 6.977  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[16]    ; LCLK       ; 10.312 ; 10.312 ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[17]    ; LCLK       ; 9.305  ; 9.305  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[18]    ; LCLK       ; 8.563  ; 8.563  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[19]    ; LCLK       ; 5.630  ; 5.630  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[20]    ; LCLK       ; 7.162  ; 7.162  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[21]    ; LCLK       ; 5.809  ; 5.809  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[22]    ; LCLK       ; 7.481  ; 7.481  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[23]    ; LCLK       ; 4.912  ; 4.912  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[24]    ; LCLK       ; 5.855  ; 5.855  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[25]    ; LCLK       ; 5.603  ; 5.603  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[26]    ; LCLK       ; 7.593  ; 7.593  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[27]    ; LCLK       ; 4.925  ; 4.925  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[28]    ; LCLK       ; 6.970  ; 6.970  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[30]    ; LCLK       ; 5.455  ; 5.455  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[31]    ; LCLK       ; 6.042  ; 6.042  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
; B[*]      ; LCLK       ; 9.587  ; 9.587  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[0]     ; LCLK       ; 9.176  ; 9.176  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[1]     ; LCLK       ; 9.189  ; 9.189  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[2]     ; LCLK       ; 9.087  ; 9.087  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[3]     ; LCLK       ; 7.537  ; 7.537  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[4]     ; LCLK       ; 7.969  ; 7.969  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[5]     ; LCLK       ; 8.609  ; 8.609  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[6]     ; LCLK       ; 8.716  ; 8.716  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[7]     ; LCLK       ; 8.583  ; 8.583  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[8]     ; LCLK       ; 6.510  ; 6.510  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[9]     ; LCLK       ; 7.908  ; 7.908  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[10]    ; LCLK       ; 7.784  ; 7.784  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[11]    ; LCLK       ; 8.678  ; 8.678  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[12]    ; LCLK       ; 6.560  ; 6.560  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[13]    ; LCLK       ; 6.539  ; 6.539  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[14]    ; LCLK       ; 5.967  ; 5.967  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[15]    ; LCLK       ; 6.534  ; 6.534  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[16]    ; LCLK       ; 8.635  ; 8.635  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[17]    ; LCLK       ; 9.587  ; 9.587  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[18]    ; LCLK       ; 7.670  ; 7.670  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[19]    ; LCLK       ; 7.448  ; 7.448  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[20]    ; LCLK       ; 8.860  ; 8.860  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[21]    ; LCLK       ; 8.831  ; 8.831  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[22]    ; LCLK       ; 8.512  ; 8.512  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[23]    ; LCLK       ; 8.735  ; 8.735  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[24]    ; LCLK       ; 8.220  ; 8.220  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[25]    ; LCLK       ; 7.527  ; 7.527  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[26]    ; LCLK       ; 7.704  ; 7.704  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[27]    ; LCLK       ; 7.740  ; 7.740  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[28]    ; LCLK       ; 7.926  ; 7.926  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[30]    ; LCLK       ; 7.001  ; 7.001  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[31]    ; LCLK       ; 7.810  ; 7.810  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
; D[*]      ; LCLK       ; 8.577  ; 8.577  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[0]     ; LCLK       ; 6.382  ; 6.382  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[1]     ; LCLK       ; 7.158  ; 7.158  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[2]     ; LCLK       ; 6.158  ; 6.158  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[3]     ; LCLK       ; 5.534  ; 5.534  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[4]     ; LCLK       ; 6.331  ; 6.331  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[5]     ; LCLK       ; 7.334  ; 7.334  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[6]     ; LCLK       ; 7.468  ; 7.468  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[7]     ; LCLK       ; 8.208  ; 8.208  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[8]     ; LCLK       ; 7.836  ; 7.836  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[9]     ; LCLK       ; 7.516  ; 7.516  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[10]    ; LCLK       ; 7.088  ; 7.088  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[11]    ; LCLK       ; 6.140  ; 6.140  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[12]    ; LCLK       ; 7.477  ; 7.477  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[13]    ; LCLK       ; 7.189  ; 7.189  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[14]    ; LCLK       ; 7.180  ; 7.180  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[15]    ; LCLK       ; 7.021  ; 7.021  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[16]    ; LCLK       ; 8.239  ; 8.239  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[17]    ; LCLK       ; 7.317  ; 7.317  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[18]    ; LCLK       ; 7.842  ; 7.842  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[19]    ; LCLK       ; 8.025  ; 8.025  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[20]    ; LCLK       ; 8.239  ; 8.239  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[21]    ; LCLK       ; 7.788  ; 7.788  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[22]    ; LCLK       ; 7.540  ; 7.540  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[23]    ; LCLK       ; 7.758  ; 7.758  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[24]    ; LCLK       ; 7.202  ; 7.202  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[25]    ; LCLK       ; 7.936  ; 7.936  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[26]    ; LCLK       ; 8.565  ; 8.565  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[27]    ; LCLK       ; 7.545  ; 7.545  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[28]    ; LCLK       ; 7.953  ; 7.953  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[30]    ; LCLK       ; 8.577  ; 8.577  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[31]    ; LCLK       ; 8.444  ; 8.444  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
; GIN[*]    ; LCLK       ; 6.675  ; 6.675  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  GIN[0]   ; LCLK       ; 1.851  ; 1.851  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  GIN[1]   ; LCLK       ; 6.675  ; 6.675  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
; IDD[*]    ; LCLK       ; 12.265 ; 12.265 ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  IDD[0]   ; LCLK       ; 11.348 ; 11.348 ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  IDD[1]   ; LCLK       ; 12.265 ; 12.265 ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  IDD[2]   ; LCLK       ; 11.710 ; 11.710 ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
+-----------+------------+--------+--------+------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------+---------+---------+------------+----------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                              ;
+-----------+------------+---------+---------+------------+----------------------------------------------+
; A[*]      ; LCLK       ; -8.144  ; -8.144  ; Rise       ; I3                                           ;
;  A[17]    ; LCLK       ; -8.144  ; -8.144  ; Rise       ; I3                                           ;
; GIN[*]    ; LCLK       ; -5.527  ; -5.527  ; Rise       ; I3                                           ;
;  GIN[1]   ; LCLK       ; -5.527  ; -5.527  ; Rise       ; I3                                           ;
; A[*]      ; LCLK       ; -6.081  ; -6.081  ; Rise       ; LCLK                                         ;
;  A[17]    ; LCLK       ; -6.081  ; -6.081  ; Rise       ; LCLK                                         ;
; GIN[*]    ; LCLK       ; -5.180  ; -5.180  ; Rise       ; LCLK                                         ;
;  GIN[1]   ; LCLK       ; -5.180  ; -5.180  ; Rise       ; LCLK                                         ;
; IDD[*]    ; LCLK       ; -10.166 ; -10.166 ; Rise       ; LCLK                                         ;
;  IDD[0]   ; LCLK       ; -10.298 ; -10.298 ; Rise       ; LCLK                                         ;
;  IDD[1]   ; LCLK       ; -10.166 ; -10.166 ; Rise       ; LCLK                                         ;
;  IDD[2]   ; LCLK       ; -10.404 ; -10.404 ; Rise       ; LCLK                                         ;
; IDE[*]    ; LCLK       ; -8.574  ; -8.574  ; Rise       ; LCLK                                         ;
;  IDE[0]   ; LCLK       ; -9.859  ; -9.859  ; Rise       ; LCLK                                         ;
;  IDE[1]   ; LCLK       ; -8.574  ; -8.574  ; Rise       ; LCLK                                         ;
;  IDE[2]   ; LCLK       ; -10.333 ; -10.333 ; Rise       ; LCLK                                         ;
; LAD[*]    ; LCLK       ; 0.069   ; 0.069   ; Rise       ; LCLK                                         ;
;  LAD[0]   ; LCLK       ; -1.768  ; -1.768  ; Rise       ; LCLK                                         ;
;  LAD[1]   ; LCLK       ; -1.246  ; -1.246  ; Rise       ; LCLK                                         ;
;  LAD[2]   ; LCLK       ; -1.949  ; -1.949  ; Rise       ; LCLK                                         ;
;  LAD[3]   ; LCLK       ; -2.154  ; -2.154  ; Rise       ; LCLK                                         ;
;  LAD[4]   ; LCLK       ; -2.027  ; -2.027  ; Rise       ; LCLK                                         ;
;  LAD[5]   ; LCLK       ; 0.024   ; 0.024   ; Rise       ; LCLK                                         ;
;  LAD[6]   ; LCLK       ; -0.924  ; -0.924  ; Rise       ; LCLK                                         ;
;  LAD[7]   ; LCLK       ; -0.644  ; -0.644  ; Rise       ; LCLK                                         ;
;  LAD[8]   ; LCLK       ; -0.294  ; -0.294  ; Rise       ; LCLK                                         ;
;  LAD[9]   ; LCLK       ; -2.156  ; -2.156  ; Rise       ; LCLK                                         ;
;  LAD[10]  ; LCLK       ; -1.730  ; -1.730  ; Rise       ; LCLK                                         ;
;  LAD[11]  ; LCLK       ; -2.027  ; -2.027  ; Rise       ; LCLK                                         ;
;  LAD[12]  ; LCLK       ; 0.069   ; 0.069   ; Rise       ; LCLK                                         ;
;  LAD[13]  ; LCLK       ; -1.323  ; -1.323  ; Rise       ; LCLK                                         ;
;  LAD[14]  ; LCLK       ; -0.719  ; -0.719  ; Rise       ; LCLK                                         ;
;  LAD[15]  ; LCLK       ; -1.931  ; -1.931  ; Rise       ; LCLK                                         ;
; WnR       ; LCLK       ; -4.999  ; -4.999  ; Rise       ; LCLK                                         ;
; nADS      ; LCLK       ; -3.627  ; -3.627  ; Rise       ; LCLK                                         ;
; nBLAST    ; LCLK       ; -4.559  ; -4.559  ; Rise       ; LCLK                                         ;
; nLRESET   ; LCLK       ; -5.039  ; -5.039  ; Rise       ; LCLK                                         ;
; A[*]      ; LCLK       ; -4.871  ; -4.871  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[0]     ; LCLK       ; -7.611  ; -7.611  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[1]     ; LCLK       ; -7.908  ; -7.908  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[2]     ; LCLK       ; -7.826  ; -7.826  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[3]     ; LCLK       ; -7.657  ; -7.657  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[4]     ; LCLK       ; -6.145  ; -6.145  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[5]     ; LCLK       ; -7.437  ; -7.437  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[6]     ; LCLK       ; -7.270  ; -7.270  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[7]     ; LCLK       ; -5.139  ; -5.139  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[8]     ; LCLK       ; -8.530  ; -8.530  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[9]     ; LCLK       ; -7.303  ; -7.303  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[10]    ; LCLK       ; -5.846  ; -5.846  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[11]    ; LCLK       ; -8.029  ; -8.029  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[12]    ; LCLK       ; -7.969  ; -7.969  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[13]    ; LCLK       ; -7.914  ; -7.914  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[14]    ; LCLK       ; -7.840  ; -7.840  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[15]    ; LCLK       ; -6.936  ; -6.936  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[16]    ; LCLK       ; -9.102  ; -9.102  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[17]    ; LCLK       ; -9.262  ; -9.262  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[18]    ; LCLK       ; -8.522  ; -8.522  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[19]    ; LCLK       ; -5.589  ; -5.589  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[20]    ; LCLK       ; -7.121  ; -7.121  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[21]    ; LCLK       ; -5.768  ; -5.768  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[22]    ; LCLK       ; -7.440  ; -7.440  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[23]    ; LCLK       ; -4.871  ; -4.871  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[24]    ; LCLK       ; -5.814  ; -5.814  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[25]    ; LCLK       ; -5.562  ; -5.562  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[26]    ; LCLK       ; -7.552  ; -7.552  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[27]    ; LCLK       ; -4.884  ; -4.884  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[28]    ; LCLK       ; -6.929  ; -6.929  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[30]    ; LCLK       ; -5.414  ; -5.414  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  A[31]    ; LCLK       ; -6.001  ; -6.001  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
; B[*]      ; LCLK       ; -5.926  ; -5.926  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[0]     ; LCLK       ; -9.135  ; -9.135  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[1]     ; LCLK       ; -9.148  ; -9.148  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[2]     ; LCLK       ; -9.046  ; -9.046  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[3]     ; LCLK       ; -7.496  ; -7.496  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[4]     ; LCLK       ; -7.928  ; -7.928  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[5]     ; LCLK       ; -8.568  ; -8.568  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[6]     ; LCLK       ; -8.675  ; -8.675  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[7]     ; LCLK       ; -8.542  ; -8.542  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[8]     ; LCLK       ; -6.469  ; -6.469  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[9]     ; LCLK       ; -7.867  ; -7.867  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[10]    ; LCLK       ; -7.743  ; -7.743  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[11]    ; LCLK       ; -8.637  ; -8.637  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[12]    ; LCLK       ; -6.519  ; -6.519  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[13]    ; LCLK       ; -6.498  ; -6.498  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[14]    ; LCLK       ; -5.926  ; -5.926  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[15]    ; LCLK       ; -6.493  ; -6.493  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[16]    ; LCLK       ; -8.594  ; -8.594  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[17]    ; LCLK       ; -9.546  ; -9.546  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[18]    ; LCLK       ; -7.629  ; -7.629  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[19]    ; LCLK       ; -7.407  ; -7.407  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[20]    ; LCLK       ; -8.819  ; -8.819  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[21]    ; LCLK       ; -8.790  ; -8.790  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[22]    ; LCLK       ; -8.471  ; -8.471  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[23]    ; LCLK       ; -8.694  ; -8.694  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[24]    ; LCLK       ; -8.179  ; -8.179  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[25]    ; LCLK       ; -7.486  ; -7.486  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[26]    ; LCLK       ; -7.663  ; -7.663  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[27]    ; LCLK       ; -7.699  ; -7.699  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[28]    ; LCLK       ; -7.885  ; -7.885  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[30]    ; LCLK       ; -6.960  ; -6.960  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  B[31]    ; LCLK       ; -7.769  ; -7.769  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
; D[*]      ; LCLK       ; -5.489  ; -5.489  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[0]     ; LCLK       ; -6.341  ; -6.341  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[1]     ; LCLK       ; -7.117  ; -7.117  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[2]     ; LCLK       ; -6.115  ; -6.115  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[3]     ; LCLK       ; -5.489  ; -5.489  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[4]     ; LCLK       ; -6.290  ; -6.290  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[5]     ; LCLK       ; -7.293  ; -7.293  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[6]     ; LCLK       ; -7.427  ; -7.427  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[7]     ; LCLK       ; -8.167  ; -8.167  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[8]     ; LCLK       ; -7.795  ; -7.795  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[9]     ; LCLK       ; -7.475  ; -7.475  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[10]    ; LCLK       ; -7.047  ; -7.047  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[11]    ; LCLK       ; -6.099  ; -6.099  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[12]    ; LCLK       ; -7.436  ; -7.436  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[13]    ; LCLK       ; -7.148  ; -7.148  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[14]    ; LCLK       ; -6.389  ; -6.389  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[15]    ; LCLK       ; -6.907  ; -6.907  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[16]    ; LCLK       ; -8.198  ; -8.198  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[17]    ; LCLK       ; -7.276  ; -7.276  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[18]    ; LCLK       ; -7.195  ; -7.195  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[19]    ; LCLK       ; -7.949  ; -7.949  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[20]    ; LCLK       ; -8.198  ; -8.198  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[21]    ; LCLK       ; -7.747  ; -7.747  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[22]    ; LCLK       ; -7.499  ; -7.499  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[23]    ; LCLK       ; -7.717  ; -7.717  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[24]    ; LCLK       ; -7.161  ; -7.161  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[25]    ; LCLK       ; -7.895  ; -7.895  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[26]    ; LCLK       ; -8.524  ; -8.524  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[27]    ; LCLK       ; -7.504  ; -7.504  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[28]    ; LCLK       ; -7.912  ; -7.912  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[30]    ; LCLK       ; -8.256  ; -8.256  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  D[31]    ; LCLK       ; -8.256  ; -8.256  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
; GIN[*]    ; LCLK       ; -1.810  ; -1.810  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  GIN[0]   ; LCLK       ; -1.810  ; -1.810  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  GIN[1]   ; LCLK       ; -6.634  ; -6.634  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
; IDD[*]    ; LCLK       ; -7.207  ; -7.207  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  IDD[0]   ; LCLK       ; -7.207  ; -7.207  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  IDD[1]   ; LCLK       ; -8.985  ; -8.985  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
;  IDD[2]   ; LCLK       ; -7.586  ; -7.586  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
+-----------+------------+---------+---------+------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------+--------+--------+------------+----------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                              ;
+-----------+------------+--------+--------+------------+----------------------------------------------+
; nINT      ; LCLK       ; 14.633 ; 14.633 ; Rise       ; I2                                           ;
; nINT      ; LCLK       ; 16.280 ; 16.280 ; Rise       ; I3                                           ;
; LAD[*]    ; LCLK       ; 12.154 ; 12.154 ; Rise       ; LCLK                                         ;
;  LAD[0]   ; LCLK       ; 10.717 ; 10.717 ; Rise       ; LCLK                                         ;
;  LAD[1]   ; LCLK       ; 10.271 ; 10.271 ; Rise       ; LCLK                                         ;
;  LAD[2]   ; LCLK       ; 11.393 ; 11.393 ; Rise       ; LCLK                                         ;
;  LAD[3]   ; LCLK       ; 10.698 ; 10.698 ; Rise       ; LCLK                                         ;
;  LAD[4]   ; LCLK       ; 9.850  ; 9.850  ; Rise       ; LCLK                                         ;
;  LAD[5]   ; LCLK       ; 9.163  ; 9.163  ; Rise       ; LCLK                                         ;
;  LAD[6]   ; LCLK       ; 9.792  ; 9.792  ; Rise       ; LCLK                                         ;
;  LAD[7]   ; LCLK       ; 8.960  ; 8.960  ; Rise       ; LCLK                                         ;
;  LAD[8]   ; LCLK       ; 9.521  ; 9.521  ; Rise       ; LCLK                                         ;
;  LAD[9]   ; LCLK       ; 10.676 ; 10.676 ; Rise       ; LCLK                                         ;
;  LAD[10]  ; LCLK       ; 9.384  ; 9.384  ; Rise       ; LCLK                                         ;
;  LAD[11]  ; LCLK       ; 9.123  ; 9.123  ; Rise       ; LCLK                                         ;
;  LAD[12]  ; LCLK       ; 9.583  ; 9.583  ; Rise       ; LCLK                                         ;
;  LAD[13]  ; LCLK       ; 12.154 ; 12.154 ; Rise       ; LCLK                                         ;
;  LAD[14]  ; LCLK       ; 8.384  ; 8.384  ; Rise       ; LCLK                                         ;
;  LAD[15]  ; LCLK       ; 10.904 ; 10.904 ; Rise       ; LCLK                                         ;
; nINT      ; LCLK       ; 11.843 ; 11.843 ; Rise       ; LCLK                                         ;
; nLEDG     ; LCLK       ; 6.871  ; 6.871  ; Rise       ; LCLK                                         ;
; nLEDR     ; LCLK       ; 7.319  ; 7.319  ; Rise       ; LCLK                                         ;
; nREADY    ; LCLK       ; 7.914  ; 7.914  ; Rise       ; LCLK                                         ;
; nINT      ; LCLK       ; 9.803  ; 9.803  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
+-----------+------------+--------+--------+------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+--------+--------+------------+----------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                              ;
+-----------+------------+--------+--------+------------+----------------------------------------------+
; nINT      ; LCLK       ; 14.047 ; 14.047 ; Rise       ; I2                                           ;
; nINT      ; LCLK       ; 13.536 ; 13.536 ; Rise       ; I3                                           ;
; LAD[*]    ; LCLK       ; 7.742  ; 7.742  ; Rise       ; LCLK                                         ;
;  LAD[0]   ; LCLK       ; 9.563  ; 9.563  ; Rise       ; LCLK                                         ;
;  LAD[1]   ; LCLK       ; 9.692  ; 9.692  ; Rise       ; LCLK                                         ;
;  LAD[2]   ; LCLK       ; 9.804  ; 9.804  ; Rise       ; LCLK                                         ;
;  LAD[3]   ; LCLK       ; 10.499 ; 10.499 ; Rise       ; LCLK                                         ;
;  LAD[4]   ; LCLK       ; 9.474  ; 9.474  ; Rise       ; LCLK                                         ;
;  LAD[5]   ; LCLK       ; 7.742  ; 7.742  ; Rise       ; LCLK                                         ;
;  LAD[6]   ; LCLK       ; 8.805  ; 8.805  ; Rise       ; LCLK                                         ;
;  LAD[7]   ; LCLK       ; 7.838  ; 7.838  ; Rise       ; LCLK                                         ;
;  LAD[8]   ; LCLK       ; 8.858  ; 8.858  ; Rise       ; LCLK                                         ;
;  LAD[9]   ; LCLK       ; 10.317 ; 10.317 ; Rise       ; LCLK                                         ;
;  LAD[10]  ; LCLK       ; 9.208  ; 9.208  ; Rise       ; LCLK                                         ;
;  LAD[11]  ; LCLK       ; 8.966  ; 8.966  ; Rise       ; LCLK                                         ;
;  LAD[12]  ; LCLK       ; 8.901  ; 8.901  ; Rise       ; LCLK                                         ;
;  LAD[13]  ; LCLK       ; 9.651  ; 9.651  ; Rise       ; LCLK                                         ;
;  LAD[14]  ; LCLK       ; 8.132  ; 8.132  ; Rise       ; LCLK                                         ;
;  LAD[15]  ; LCLK       ; 9.943  ; 9.943  ; Rise       ; LCLK                                         ;
; nINT      ; LCLK       ; 11.843 ; 11.843 ; Rise       ; LCLK                                         ;
; nLEDG     ; LCLK       ; 6.871  ; 6.871  ; Rise       ; LCLK                                         ;
; nLEDR     ; LCLK       ; 7.319  ; 7.319  ; Rise       ; LCLK                                         ;
; nREADY    ; LCLK       ; 7.914  ; 7.914  ; Rise       ; LCLK                                         ;
; nINT      ; LCLK       ; 9.803  ; 9.803  ; Rise       ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ;
+-----------+------------+--------+--------+------------+----------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; IDD[0]     ; D[0]        ; 11.365 ;    ;    ; 11.365 ;
; IDD[0]     ; D[1]        ; 11.365 ;    ;    ; 11.365 ;
; IDD[0]     ; D[2]        ; 12.152 ;    ;    ; 12.152 ;
; IDD[0]     ; D[3]        ; 11.910 ;    ;    ; 11.910 ;
; IDD[0]     ; D[4]        ; 12.142 ;    ;    ; 12.142 ;
; IDD[0]     ; D[5]        ; 11.072 ;    ;    ; 11.072 ;
; IDD[0]     ; D[6]        ; 11.598 ;    ;    ; 11.598 ;
; IDD[0]     ; D[7]        ; 12.860 ;    ;    ; 12.860 ;
; IDD[0]     ; D[8]        ; 12.860 ;    ;    ; 12.860 ;
; IDD[0]     ; D[9]        ; 13.285 ;    ;    ; 13.285 ;
; IDD[0]     ; D[10]       ; 12.775 ;    ;    ; 12.775 ;
; IDD[0]     ; D[11]       ; 12.142 ;    ;    ; 12.142 ;
; IDD[0]     ; D[12]       ; 13.222 ;    ;    ; 13.222 ;
; IDD[0]     ; D[13]       ; 13.222 ;    ;    ; 13.222 ;
; IDD[0]     ; D[14]       ; 12.488 ;    ;    ; 12.488 ;
; IDD[0]     ; D[15]       ; 12.186 ;    ;    ; 12.186 ;
; IDD[0]     ; D[16]       ; 13.262 ;    ;    ; 13.262 ;
; IDD[0]     ; D[17]       ; 13.285 ;    ;    ; 13.285 ;
; IDD[0]     ; D[18]       ; 13.315 ;    ;    ; 13.315 ;
; IDD[0]     ; D[19]       ; 13.662 ;    ;    ; 13.662 ;
; IDD[0]     ; D[20]       ; 13.212 ;    ;    ; 13.212 ;
; IDD[0]     ; D[21]       ; 13.217 ;    ;    ; 13.217 ;
; IDD[0]     ; D[22]       ; 13.217 ;    ;    ; 13.217 ;
; IDD[0]     ; D[23]       ; 13.238 ;    ;    ; 13.238 ;
; IDD[0]     ; D[24]       ; 13.217 ;    ;    ; 13.217 ;
; IDD[0]     ; D[25]       ; 13.217 ;    ;    ; 13.217 ;
; IDD[0]     ; D[26]       ; 13.694 ;    ;    ; 13.694 ;
; IDD[0]     ; D[27]       ; 13.694 ;    ;    ; 13.694 ;
; IDD[0]     ; D[28]       ; 13.663 ;    ;    ; 13.663 ;
; IDD[0]     ; D[29]       ; 14.491 ;    ;    ; 14.491 ;
; IDD[0]     ; D[30]       ; 14.081 ;    ;    ; 14.081 ;
; IDD[0]     ; D[31]       ; 14.073 ;    ;    ; 14.073 ;
; IDD[1]     ; D[0]        ; 13.506 ;    ;    ; 13.506 ;
; IDD[1]     ; D[1]        ; 13.506 ;    ;    ; 13.506 ;
; IDD[1]     ; D[2]        ; 13.490 ;    ;    ; 13.490 ;
; IDD[1]     ; D[3]        ; 13.248 ;    ;    ; 13.248 ;
; IDD[1]     ; D[4]        ; 14.283 ;    ;    ; 14.283 ;
; IDD[1]     ; D[5]        ; 13.213 ;    ;    ; 13.213 ;
; IDD[1]     ; D[6]        ; 13.739 ;    ;    ; 13.739 ;
; IDD[1]     ; D[7]        ; 15.001 ;    ;    ; 15.001 ;
; IDD[1]     ; D[8]        ; 15.001 ;    ;    ; 15.001 ;
; IDD[1]     ; D[9]        ; 15.426 ;    ;    ; 15.426 ;
; IDD[1]     ; D[10]       ; 14.916 ;    ;    ; 14.916 ;
; IDD[1]     ; D[11]       ; 14.283 ;    ;    ; 14.283 ;
; IDD[1]     ; D[12]       ; 15.363 ;    ;    ; 15.363 ;
; IDD[1]     ; D[13]       ; 15.363 ;    ;    ; 15.363 ;
; IDD[1]     ; D[14]       ; 13.826 ;    ;    ; 13.826 ;
; IDD[1]     ; D[15]       ; 13.524 ;    ;    ; 13.524 ;
; IDD[1]     ; D[16]       ; 15.403 ;    ;    ; 15.403 ;
; IDD[1]     ; D[17]       ; 15.426 ;    ;    ; 15.426 ;
; IDD[1]     ; D[18]       ; 14.653 ;    ;    ; 14.653 ;
; IDD[1]     ; D[19]       ; 15.000 ;    ;    ; 15.000 ;
; IDD[1]     ; D[20]       ; 15.353 ;    ;    ; 15.353 ;
; IDD[1]     ; D[21]       ; 15.358 ;    ;    ; 15.358 ;
; IDD[1]     ; D[22]       ; 15.358 ;    ;    ; 15.358 ;
; IDD[1]     ; D[23]       ; 15.379 ;    ;    ; 15.379 ;
; IDD[1]     ; D[24]       ; 15.358 ;    ;    ; 15.358 ;
; IDD[1]     ; D[25]       ; 15.358 ;    ;    ; 15.358 ;
; IDD[1]     ; D[26]       ; 15.835 ;    ;    ; 15.835 ;
; IDD[1]     ; D[27]       ; 15.835 ;    ;    ; 15.835 ;
; IDD[1]     ; D[28]       ; 15.804 ;    ;    ; 15.804 ;
; IDD[1]     ; D[29]       ; 16.632 ;    ;    ; 16.632 ;
; IDD[1]     ; D[30]       ; 15.419 ;    ;    ; 15.419 ;
; IDD[1]     ; D[31]       ; 15.411 ;    ;    ; 15.411 ;
; IDD[2]     ; D[0]        ; 11.418 ;    ;    ; 11.418 ;
; IDD[2]     ; D[1]        ; 11.418 ;    ;    ; 11.418 ;
; IDD[2]     ; D[2]        ; 12.479 ;    ;    ; 12.479 ;
; IDD[2]     ; D[3]        ; 12.237 ;    ;    ; 12.237 ;
; IDD[2]     ; D[4]        ; 12.195 ;    ;    ; 12.195 ;
; IDD[2]     ; D[5]        ; 11.125 ;    ;    ; 11.125 ;
; IDD[2]     ; D[6]        ; 11.651 ;    ;    ; 11.651 ;
; IDD[2]     ; D[7]        ; 12.913 ;    ;    ; 12.913 ;
; IDD[2]     ; D[8]        ; 12.913 ;    ;    ; 12.913 ;
; IDD[2]     ; D[9]        ; 13.338 ;    ;    ; 13.338 ;
; IDD[2]     ; D[10]       ; 12.828 ;    ;    ; 12.828 ;
; IDD[2]     ; D[11]       ; 12.195 ;    ;    ; 12.195 ;
; IDD[2]     ; D[12]       ; 13.275 ;    ;    ; 13.275 ;
; IDD[2]     ; D[13]       ; 13.275 ;    ;    ; 13.275 ;
; IDD[2]     ; D[14]       ; 12.815 ;    ;    ; 12.815 ;
; IDD[2]     ; D[15]       ; 12.513 ;    ;    ; 12.513 ;
; IDD[2]     ; D[16]       ; 13.315 ;    ;    ; 13.315 ;
; IDD[2]     ; D[17]       ; 13.338 ;    ;    ; 13.338 ;
; IDD[2]     ; D[18]       ; 13.642 ;    ;    ; 13.642 ;
; IDD[2]     ; D[19]       ; 13.989 ;    ;    ; 13.989 ;
; IDD[2]     ; D[20]       ; 13.265 ;    ;    ; 13.265 ;
; IDD[2]     ; D[21]       ; 13.270 ;    ;    ; 13.270 ;
; IDD[2]     ; D[22]       ; 13.270 ;    ;    ; 13.270 ;
; IDD[2]     ; D[23]       ; 13.291 ;    ;    ; 13.291 ;
; IDD[2]     ; D[24]       ; 13.270 ;    ;    ; 13.270 ;
; IDD[2]     ; D[25]       ; 13.270 ;    ;    ; 13.270 ;
; IDD[2]     ; D[26]       ; 13.747 ;    ;    ; 13.747 ;
; IDD[2]     ; D[27]       ; 13.747 ;    ;    ; 13.747 ;
; IDD[2]     ; D[28]       ; 13.716 ;    ;    ; 13.716 ;
; IDD[2]     ; D[29]       ; 14.544 ;    ;    ; 14.544 ;
; IDD[2]     ; D[30]       ; 14.408 ;    ;    ; 14.408 ;
; IDD[2]     ; D[31]       ; 14.400 ;    ;    ; 14.400 ;
; nADS       ; LAD[0]      ; 12.287 ;    ;    ; 12.287 ;
; nADS       ; LAD[1]      ; 11.508 ;    ;    ; 11.508 ;
; nADS       ; LAD[2]      ; 12.073 ;    ;    ; 12.073 ;
; nADS       ; LAD[3]      ; 12.244 ;    ;    ; 12.244 ;
; nADS       ; LAD[4]      ; 10.805 ;    ;    ; 10.805 ;
; nADS       ; LAD[5]      ; 10.161 ;    ;    ; 10.161 ;
; nADS       ; LAD[6]      ; 11.294 ;    ;    ; 11.294 ;
; nADS       ; LAD[7]      ; 9.619  ;    ;    ; 9.619  ;
; nADS       ; LAD[8]      ; 10.668 ;    ;    ; 10.668 ;
; nADS       ; LAD[9]      ; 11.905 ;    ;    ; 11.905 ;
; nADS       ; LAD[10]     ; 10.538 ;    ;    ; 10.538 ;
; nADS       ; LAD[11]     ; 10.304 ;    ;    ; 10.304 ;
; nADS       ; LAD[12]     ; 10.240 ;    ;    ; 10.240 ;
; nADS       ; LAD[13]     ; 13.036 ;    ;    ; 13.036 ;
; nADS       ; LAD[14]     ; 9.623  ;    ;    ; 9.623  ;
; nADS       ; LAD[15]     ; 11.783 ;    ;    ; 11.783 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; IDD[0]     ; D[0]        ; 11.365 ;    ;    ; 11.365 ;
; IDD[0]     ; D[1]        ; 11.365 ;    ;    ; 11.365 ;
; IDD[0]     ; D[2]        ; 12.152 ;    ;    ; 12.152 ;
; IDD[0]     ; D[3]        ; 11.910 ;    ;    ; 11.910 ;
; IDD[0]     ; D[4]        ; 12.142 ;    ;    ; 12.142 ;
; IDD[0]     ; D[5]        ; 11.072 ;    ;    ; 11.072 ;
; IDD[0]     ; D[6]        ; 11.598 ;    ;    ; 11.598 ;
; IDD[0]     ; D[7]        ; 12.860 ;    ;    ; 12.860 ;
; IDD[0]     ; D[8]        ; 12.860 ;    ;    ; 12.860 ;
; IDD[0]     ; D[9]        ; 13.285 ;    ;    ; 13.285 ;
; IDD[0]     ; D[10]       ; 12.775 ;    ;    ; 12.775 ;
; IDD[0]     ; D[11]       ; 12.142 ;    ;    ; 12.142 ;
; IDD[0]     ; D[12]       ; 13.222 ;    ;    ; 13.222 ;
; IDD[0]     ; D[13]       ; 13.222 ;    ;    ; 13.222 ;
; IDD[0]     ; D[14]       ; 12.488 ;    ;    ; 12.488 ;
; IDD[0]     ; D[15]       ; 12.186 ;    ;    ; 12.186 ;
; IDD[0]     ; D[16]       ; 13.262 ;    ;    ; 13.262 ;
; IDD[0]     ; D[17]       ; 13.285 ;    ;    ; 13.285 ;
; IDD[0]     ; D[18]       ; 13.315 ;    ;    ; 13.315 ;
; IDD[0]     ; D[19]       ; 13.662 ;    ;    ; 13.662 ;
; IDD[0]     ; D[20]       ; 13.212 ;    ;    ; 13.212 ;
; IDD[0]     ; D[21]       ; 13.217 ;    ;    ; 13.217 ;
; IDD[0]     ; D[22]       ; 13.217 ;    ;    ; 13.217 ;
; IDD[0]     ; D[23]       ; 13.238 ;    ;    ; 13.238 ;
; IDD[0]     ; D[24]       ; 13.217 ;    ;    ; 13.217 ;
; IDD[0]     ; D[25]       ; 13.217 ;    ;    ; 13.217 ;
; IDD[0]     ; D[26]       ; 13.694 ;    ;    ; 13.694 ;
; IDD[0]     ; D[27]       ; 13.694 ;    ;    ; 13.694 ;
; IDD[0]     ; D[28]       ; 13.663 ;    ;    ; 13.663 ;
; IDD[0]     ; D[29]       ; 14.491 ;    ;    ; 14.491 ;
; IDD[0]     ; D[30]       ; 14.081 ;    ;    ; 14.081 ;
; IDD[0]     ; D[31]       ; 14.073 ;    ;    ; 14.073 ;
; IDD[1]     ; D[0]        ; 13.506 ;    ;    ; 13.506 ;
; IDD[1]     ; D[1]        ; 13.506 ;    ;    ; 13.506 ;
; IDD[1]     ; D[2]        ; 13.490 ;    ;    ; 13.490 ;
; IDD[1]     ; D[3]        ; 13.248 ;    ;    ; 13.248 ;
; IDD[1]     ; D[4]        ; 14.283 ;    ;    ; 14.283 ;
; IDD[1]     ; D[5]        ; 13.213 ;    ;    ; 13.213 ;
; IDD[1]     ; D[6]        ; 13.739 ;    ;    ; 13.739 ;
; IDD[1]     ; D[7]        ; 15.001 ;    ;    ; 15.001 ;
; IDD[1]     ; D[8]        ; 15.001 ;    ;    ; 15.001 ;
; IDD[1]     ; D[9]        ; 15.426 ;    ;    ; 15.426 ;
; IDD[1]     ; D[10]       ; 14.916 ;    ;    ; 14.916 ;
; IDD[1]     ; D[11]       ; 14.283 ;    ;    ; 14.283 ;
; IDD[1]     ; D[12]       ; 15.363 ;    ;    ; 15.363 ;
; IDD[1]     ; D[13]       ; 15.363 ;    ;    ; 15.363 ;
; IDD[1]     ; D[14]       ; 13.826 ;    ;    ; 13.826 ;
; IDD[1]     ; D[15]       ; 13.524 ;    ;    ; 13.524 ;
; IDD[1]     ; D[16]       ; 15.403 ;    ;    ; 15.403 ;
; IDD[1]     ; D[17]       ; 15.426 ;    ;    ; 15.426 ;
; IDD[1]     ; D[18]       ; 14.653 ;    ;    ; 14.653 ;
; IDD[1]     ; D[19]       ; 15.000 ;    ;    ; 15.000 ;
; IDD[1]     ; D[20]       ; 15.353 ;    ;    ; 15.353 ;
; IDD[1]     ; D[21]       ; 15.358 ;    ;    ; 15.358 ;
; IDD[1]     ; D[22]       ; 15.358 ;    ;    ; 15.358 ;
; IDD[1]     ; D[23]       ; 15.379 ;    ;    ; 15.379 ;
; IDD[1]     ; D[24]       ; 15.358 ;    ;    ; 15.358 ;
; IDD[1]     ; D[25]       ; 15.358 ;    ;    ; 15.358 ;
; IDD[1]     ; D[26]       ; 15.835 ;    ;    ; 15.835 ;
; IDD[1]     ; D[27]       ; 15.835 ;    ;    ; 15.835 ;
; IDD[1]     ; D[28]       ; 15.804 ;    ;    ; 15.804 ;
; IDD[1]     ; D[29]       ; 16.632 ;    ;    ; 16.632 ;
; IDD[1]     ; D[30]       ; 15.419 ;    ;    ; 15.419 ;
; IDD[1]     ; D[31]       ; 15.411 ;    ;    ; 15.411 ;
; IDD[2]     ; D[0]        ; 11.418 ;    ;    ; 11.418 ;
; IDD[2]     ; D[1]        ; 11.418 ;    ;    ; 11.418 ;
; IDD[2]     ; D[2]        ; 12.479 ;    ;    ; 12.479 ;
; IDD[2]     ; D[3]        ; 12.237 ;    ;    ; 12.237 ;
; IDD[2]     ; D[4]        ; 12.195 ;    ;    ; 12.195 ;
; IDD[2]     ; D[5]        ; 11.125 ;    ;    ; 11.125 ;
; IDD[2]     ; D[6]        ; 11.651 ;    ;    ; 11.651 ;
; IDD[2]     ; D[7]        ; 12.913 ;    ;    ; 12.913 ;
; IDD[2]     ; D[8]        ; 12.913 ;    ;    ; 12.913 ;
; IDD[2]     ; D[9]        ; 13.338 ;    ;    ; 13.338 ;
; IDD[2]     ; D[10]       ; 12.828 ;    ;    ; 12.828 ;
; IDD[2]     ; D[11]       ; 12.195 ;    ;    ; 12.195 ;
; IDD[2]     ; D[12]       ; 13.275 ;    ;    ; 13.275 ;
; IDD[2]     ; D[13]       ; 13.275 ;    ;    ; 13.275 ;
; IDD[2]     ; D[14]       ; 12.815 ;    ;    ; 12.815 ;
; IDD[2]     ; D[15]       ; 12.513 ;    ;    ; 12.513 ;
; IDD[2]     ; D[16]       ; 13.315 ;    ;    ; 13.315 ;
; IDD[2]     ; D[17]       ; 13.338 ;    ;    ; 13.338 ;
; IDD[2]     ; D[18]       ; 13.642 ;    ;    ; 13.642 ;
; IDD[2]     ; D[19]       ; 13.989 ;    ;    ; 13.989 ;
; IDD[2]     ; D[20]       ; 13.265 ;    ;    ; 13.265 ;
; IDD[2]     ; D[21]       ; 13.270 ;    ;    ; 13.270 ;
; IDD[2]     ; D[22]       ; 13.270 ;    ;    ; 13.270 ;
; IDD[2]     ; D[23]       ; 13.291 ;    ;    ; 13.291 ;
; IDD[2]     ; D[24]       ; 13.270 ;    ;    ; 13.270 ;
; IDD[2]     ; D[25]       ; 13.270 ;    ;    ; 13.270 ;
; IDD[2]     ; D[26]       ; 13.747 ;    ;    ; 13.747 ;
; IDD[2]     ; D[27]       ; 13.747 ;    ;    ; 13.747 ;
; IDD[2]     ; D[28]       ; 13.716 ;    ;    ; 13.716 ;
; IDD[2]     ; D[29]       ; 14.544 ;    ;    ; 14.544 ;
; IDD[2]     ; D[30]       ; 14.408 ;    ;    ; 14.408 ;
; IDD[2]     ; D[31]       ; 14.400 ;    ;    ; 14.400 ;
; nADS       ; LAD[0]      ; 11.832 ;    ;    ; 11.832 ;
; nADS       ; LAD[1]      ; 10.656 ;    ;    ; 10.656 ;
; nADS       ; LAD[2]      ; 12.029 ;    ;    ; 12.029 ;
; nADS       ; LAD[3]      ; 11.838 ;    ;    ; 11.838 ;
; nADS       ; LAD[4]      ; 10.724 ;    ;    ; 10.724 ;
; nADS       ; LAD[5]      ; 10.010 ;    ;    ; 10.010 ;
; nADS       ; LAD[6]      ; 11.243 ;    ;    ; 11.243 ;
; nADS       ; LAD[7]      ; 8.803  ;    ;    ; 8.803  ;
; nADS       ; LAD[8]      ; 9.817  ;    ;    ; 9.817  ;
; nADS       ; LAD[9]      ; 11.584 ;    ;    ; 11.584 ;
; nADS       ; LAD[10]     ; 10.455 ;    ;    ; 10.455 ;
; nADS       ; LAD[11]     ; 10.201 ;    ;    ; 10.201 ;
; nADS       ; LAD[12]     ; 10.161 ;    ;    ; 10.161 ;
; nADS       ; LAD[13]     ; 12.853 ;    ;    ; 12.853 ;
; nADS       ; LAD[14]     ; 9.618  ;    ;    ; 9.618  ;
; nADS       ; LAD[15]     ; 10.902 ;    ;    ; 10.902 ;
+------------+-------------+--------+----+----+--------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+--------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+------+------------+-----------------+
; LAD[*]    ; LCLK       ; 8.711  ;      ; Rise       ; LCLK            ;
;  LAD[0]   ; LCLK       ; 11.380 ;      ; Rise       ; LCLK            ;
;  LAD[1]   ; LCLK       ; 10.601 ;      ; Rise       ; LCLK            ;
;  LAD[2]   ; LCLK       ; 11.122 ;      ; Rise       ; LCLK            ;
;  LAD[3]   ; LCLK       ; 11.337 ;      ; Rise       ; LCLK            ;
;  LAD[4]   ; LCLK       ; 9.817  ;      ; Rise       ; LCLK            ;
;  LAD[5]   ; LCLK       ; 9.254  ;      ; Rise       ; LCLK            ;
;  LAD[6]   ; LCLK       ; 10.336 ;      ; Rise       ; LCLK            ;
;  LAD[7]   ; LCLK       ; 8.712  ;      ; Rise       ; LCLK            ;
;  LAD[8]   ; LCLK       ; 9.761  ;      ; Rise       ; LCLK            ;
;  LAD[9]   ; LCLK       ; 10.998 ;      ; Rise       ; LCLK            ;
;  LAD[10]  ; LCLK       ; 9.548  ;      ; Rise       ; LCLK            ;
;  LAD[11]  ; LCLK       ; 9.294  ;      ; Rise       ; LCLK            ;
;  LAD[12]  ; LCLK       ; 9.254  ;      ; Rise       ; LCLK            ;
;  LAD[13]  ; LCLK       ; 12.129 ;      ; Rise       ; LCLK            ;
;  LAD[14]  ; LCLK       ; 8.711  ;      ; Rise       ; LCLK            ;
;  LAD[15]  ; LCLK       ; 10.876 ;      ; Rise       ; LCLK            ;
+-----------+------------+--------+------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+--------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+------+------------+-----------------+
; LAD[*]    ; LCLK       ; 8.711  ;      ; Rise       ; LCLK            ;
;  LAD[0]   ; LCLK       ; 11.380 ;      ; Rise       ; LCLK            ;
;  LAD[1]   ; LCLK       ; 10.601 ;      ; Rise       ; LCLK            ;
;  LAD[2]   ; LCLK       ; 11.122 ;      ; Rise       ; LCLK            ;
;  LAD[3]   ; LCLK       ; 11.337 ;      ; Rise       ; LCLK            ;
;  LAD[4]   ; LCLK       ; 9.817  ;      ; Rise       ; LCLK            ;
;  LAD[5]   ; LCLK       ; 9.254  ;      ; Rise       ; LCLK            ;
;  LAD[6]   ; LCLK       ; 10.336 ;      ; Rise       ; LCLK            ;
;  LAD[7]   ; LCLK       ; 8.712  ;      ; Rise       ; LCLK            ;
;  LAD[8]   ; LCLK       ; 9.761  ;      ; Rise       ; LCLK            ;
;  LAD[9]   ; LCLK       ; 10.998 ;      ; Rise       ; LCLK            ;
;  LAD[10]  ; LCLK       ; 9.548  ;      ; Rise       ; LCLK            ;
;  LAD[11]  ; LCLK       ; 9.294  ;      ; Rise       ; LCLK            ;
;  LAD[12]  ; LCLK       ; 9.254  ;      ; Rise       ; LCLK            ;
;  LAD[13]  ; LCLK       ; 12.129 ;      ; Rise       ; LCLK            ;
;  LAD[14]  ; LCLK       ; 8.711  ;      ; Rise       ; LCLK            ;
;  LAD[15]  ; LCLK       ; 10.876 ;      ; Rise       ; LCLK            ;
+-----------+------------+--------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; LAD[*]    ; LCLK       ; 8.711     ;           ; Rise       ; LCLK            ;
;  LAD[0]   ; LCLK       ; 11.380    ;           ; Rise       ; LCLK            ;
;  LAD[1]   ; LCLK       ; 10.601    ;           ; Rise       ; LCLK            ;
;  LAD[2]   ; LCLK       ; 11.122    ;           ; Rise       ; LCLK            ;
;  LAD[3]   ; LCLK       ; 11.337    ;           ; Rise       ; LCLK            ;
;  LAD[4]   ; LCLK       ; 9.817     ;           ; Rise       ; LCLK            ;
;  LAD[5]   ; LCLK       ; 9.254     ;           ; Rise       ; LCLK            ;
;  LAD[6]   ; LCLK       ; 10.336    ;           ; Rise       ; LCLK            ;
;  LAD[7]   ; LCLK       ; 8.712     ;           ; Rise       ; LCLK            ;
;  LAD[8]   ; LCLK       ; 9.761     ;           ; Rise       ; LCLK            ;
;  LAD[9]   ; LCLK       ; 10.998    ;           ; Rise       ; LCLK            ;
;  LAD[10]  ; LCLK       ; 9.548     ;           ; Rise       ; LCLK            ;
;  LAD[11]  ; LCLK       ; 9.294     ;           ; Rise       ; LCLK            ;
;  LAD[12]  ; LCLK       ; 9.254     ;           ; Rise       ; LCLK            ;
;  LAD[13]  ; LCLK       ; 12.129    ;           ; Rise       ; LCLK            ;
;  LAD[14]  ; LCLK       ; 8.711     ;           ; Rise       ; LCLK            ;
;  LAD[15]  ; LCLK       ; 10.876    ;           ; Rise       ; LCLK            ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; LAD[*]    ; LCLK       ; 8.711     ;           ; Rise       ; LCLK            ;
;  LAD[0]   ; LCLK       ; 11.380    ;           ; Rise       ; LCLK            ;
;  LAD[1]   ; LCLK       ; 10.601    ;           ; Rise       ; LCLK            ;
;  LAD[2]   ; LCLK       ; 11.122    ;           ; Rise       ; LCLK            ;
;  LAD[3]   ; LCLK       ; 11.337    ;           ; Rise       ; LCLK            ;
;  LAD[4]   ; LCLK       ; 9.817     ;           ; Rise       ; LCLK            ;
;  LAD[5]   ; LCLK       ; 9.254     ;           ; Rise       ; LCLK            ;
;  LAD[6]   ; LCLK       ; 10.336    ;           ; Rise       ; LCLK            ;
;  LAD[7]   ; LCLK       ; 8.712     ;           ; Rise       ; LCLK            ;
;  LAD[8]   ; LCLK       ; 9.761     ;           ; Rise       ; LCLK            ;
;  LAD[9]   ; LCLK       ; 10.998    ;           ; Rise       ; LCLK            ;
;  LAD[10]  ; LCLK       ; 9.548     ;           ; Rise       ; LCLK            ;
;  LAD[11]  ; LCLK       ; 9.294     ;           ; Rise       ; LCLK            ;
;  LAD[12]  ; LCLK       ; 9.254     ;           ; Rise       ; LCLK            ;
;  LAD[13]  ; LCLK       ; 12.129    ;           ; Rise       ; LCLK            ;
;  LAD[14]  ; LCLK       ; 8.711     ;           ; Rise       ; LCLK            ;
;  LAD[15]  ; LCLK       ; 10.876    ;           ; Rise       ; LCLK            ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                         ;
+----------------------------------------------+----------------------------------------------+----------+----------+----------+----------+
; From Clock                                   ; To Clock                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------+----------------------------------------------+----------+----------+----------+----------+
; I2                                           ; I2                                           ; 1        ; 0        ; 0        ; 0        ;
; LCLK                                         ; I2                                           ; 1        ; 0        ; 0        ; 0        ;
; I3                                           ; I3                                           ; 25       ; 0        ; 0        ; 0        ;
; LCLK                                         ; I3                                           ; 1        ; 0        ; 0        ; 0        ;
; I2                                           ; LCLK                                         ; 3        ; 1        ; 0        ; 0        ;
; I3                                           ; LCLK                                         ; 1108     ; 1098     ; 0        ; 0        ;
; LCLK                                         ; LCLK                                         ; 57230    ; 0        ; 0        ; 0        ;
; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK                                         ; 2979     ; 0        ; 0        ; 0        ;
; LCLK                                         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 95       ; 0        ; 0        ; 0        ;
; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 91147    ; 0        ; 0        ; 0        ;
+----------------------------------------------+----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                          ;
+----------------------------------------------+----------------------------------------------+----------+----------+----------+----------+
; From Clock                                   ; To Clock                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------+----------------------------------------------+----------+----------+----------+----------+
; I2                                           ; I2                                           ; 1        ; 0        ; 0        ; 0        ;
; LCLK                                         ; I2                                           ; 1        ; 0        ; 0        ; 0        ;
; I3                                           ; I3                                           ; 25       ; 0        ; 0        ; 0        ;
; LCLK                                         ; I3                                           ; 1        ; 0        ; 0        ; 0        ;
; I2                                           ; LCLK                                         ; 3        ; 1        ; 0        ; 0        ;
; I3                                           ; LCLK                                         ; 1108     ; 1098     ; 0        ; 0        ;
; LCLK                                         ; LCLK                                         ; 57230    ; 0        ; 0        ; 0        ;
; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; LCLK                                         ; 2979     ; 0        ; 0        ; 0        ;
; LCLK                                         ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 95       ; 0        ; 0        ; 0        ;
; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 91147    ; 0        ; 0        ; 0        ;
+----------------------------------------------+----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                      ;
+----------------------------------------------+----------------------------------------------+----------+----------+----------+----------+
; From Clock                                   ; To Clock                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------+----------------------------------------------+----------+----------+----------+----------+
; LCLK                                         ; LCLK                                         ; 20       ; 0        ; 0        ; 0        ;
; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5952     ; 0        ; 0        ; 0        ;
+----------------------------------------------+----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                       ;
+----------------------------------------------+----------------------------------------------+----------+----------+----------+----------+
; From Clock                                   ; To Clock                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------+----------------------------------------------+----------+----------+----------+----------+
; LCLK                                         ; LCLK                                         ; 20       ; 0        ; 0        ; 0        ;
; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; pll_200:PLL_IO|altpll:altpll_component|_clk0 ; 5952     ; 0        ; 0        ; 0        ;
+----------------------------------------------+----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Registers Without Clock Pin     ; 0     ; 0    ;
; Unconstrained Input Ports       ; 121   ; 121  ;
; Unconstrained Input Port Paths  ; 3342  ; 3342 ;
; Unconstrained Output Ports      ; 52    ; 52   ;
; Unconstrained Output Port Paths ; 161   ; 161  ;
; Unconstrained Reg-to-Reg Paths  ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition
    Info: Processing started: Tue Aug 09 14:42:12 2022
Info: Command: quartus_sta v1495usr_scaler -c v1495usr_scaler
Info: qsta_default_script.tcl version: #1
Info: Reading SDC File: 'v1495usr_scaler.sdc'
Info: Worst-case setup slack is 0.174
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.174         0.000 LCLK 
    Info:     0.209         0.000 pll_200:PLL_IO|altpll:altpll_component|_clk0 
    Info:    22.753         0.000 I3 
    Info:    24.027         0.000 I2 
Info: Worst-case hold slack is 0.633
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.633         0.000 LCLK 
    Info:     0.673         0.000 I2 
    Info:     0.673         0.000 I3 
    Info:     0.793         0.000 pll_200:PLL_IO|altpll:altpll_component|_clk0 
Info: Worst-case recovery slack is 0.643
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.643         0.000 pll_200:PLL_IO|altpll:altpll_component|_clk0 
    Info:    16.694         0.000 LCLK 
Info: Worst-case removal slack is 4.114
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.114         0.000 pll_200:PLL_IO|altpll:altpll_component|_clk0 
    Info:     4.448         0.000 LCLK 
Info: Worst-case minimum pulse width slack is 1.266
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.266         0.000 pll_200:PLL_IO|altpll:altpll_component|_clk0 
    Info:    11.266         0.000 I2 
    Info:    11.266         0.000 I3 
    Info:    11.266         0.000 LCLK 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 250 megabytes
    Info: Processing ended: Tue Aug 09 14:42:18 2022
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:04


