

================================================================
== Vitis HLS Report for 'sort_radix'
================================================================
* Date:           Sun May 18 06:01:03 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.513 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   166289|   166289|  0.831 ms|  0.831 ms|  166290|  166290|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                   |                                        |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_sort_radix_Pipeline_init_1_fu_107              |sort_radix_Pipeline_init_1              |     2050|     2050|  10.250 us|  10.250 us|  2050|  2050|       no|
        |grp_sort_radix_Pipeline_hist_1_hist_2_fu_113       |sort_radix_Pipeline_hist_1_hist_2       |     2051|     2051|  10.255 us|  10.255 us|  2051|  2051|       no|
        |grp_sort_radix_Pipeline_hist_1_hist_21_fu_122      |sort_radix_Pipeline_hist_1_hist_21      |     2051|     2051|  10.255 us|  10.255 us|  2051|  2051|       no|
        |grp_sort_radix_Pipeline_local_1_fu_131             |sort_radix_Pipeline_local_1             |     2050|     2050|  10.250 us|  10.250 us|  2050|  2050|       no|
        |grp_sort_radix_Pipeline_sum_1_fu_137               |sort_radix_Pipeline_sum_1               |      129|      129|   0.645 us|   0.645 us|   129|   129|       no|
        |grp_sort_radix_Pipeline_last_1_fu_145              |sort_radix_Pipeline_last_1              |     2050|     2050|  10.250 us|  10.250 us|  2050|  2050|       no|
        |grp_sort_radix_Pipeline_update_1_update_2_fu_153   |sort_radix_Pipeline_update_1_update_2   |     2051|     2051|  10.255 us|  10.255 us|  2051|  2051|       no|
        |grp_sort_radix_Pipeline_update_1_update_22_fu_164  |sort_radix_Pipeline_update_1_update_22  |     2051|     2051|  10.255 us|  10.255 us|  2051|  2051|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- sort_1  |   166288|   166288|     10393|          -|          -|    16|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 6 
4 --> 5 
5 --> 7 
6 --> 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 15 
13 --> 14 
14 --> 2 
15 --> 14 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%exp = alloca i32 1"   --->   Operation 16 'alloca' 'exp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%spectopmodule_ln78 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [sort_radix.c:78]   --->   Operation 17 'spectopmodule' 'spectopmodule_ln78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bucket, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bucket"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sum"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sum_addr = getelementptr i32 %sum, i64 0, i64 0" [sort_radix.c:24]   --->   Operation 26 'getelementptr' 'sum_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln84 = store i6 0, i6 %exp" [sort_radix.c:84]   --->   Operation 27 'store' 'store_ln84' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%br_ln84 = br void %for.body" [sort_radix.c:84]   --->   Operation 28 'br' 'br_ln84' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%valid_buffer = phi i1 0, void %entry, i1 %valid_buffer_1, void %for.inc"   --->   Operation 29 'phi' 'valid_buffer' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%exp_2 = load i6 %exp" [sort_radix.c:63]   --->   Operation 30 'load' 'exp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %exp_2, i32 5" [sort_radix.c:84]   --->   Operation 31 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %tmp, void %for.body.split, void %for.end" [sort_radix.c:84]   --->   Operation 33 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sort_radix_Pipeline_init_1, i32 %bucket"   --->   Operation 34 'call' 'call_ln0' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln105 = ret" [sort_radix.c:105]   --->   Operation 35 'ret' 'ret_ln105' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i6 %exp_2" [sort_radix.c:63]   --->   Operation 36 'trunc' 'trunc_ln63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [sort_radix.c:79]   --->   Operation 37 'specloopname' 'specloopname_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sort_radix_Pipeline_init_1, i32 %bucket"   --->   Operation 38 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %valid_buffer, void %for.inc.i7.preheader, void %for.inc.i26.preheader" [sort_radix.c:86]   --->   Operation 39 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln63 = call void @sort_radix_Pipeline_hist_1_hist_2, i32 %a, i5 %trunc_ln63, i32 %bucket" [sort_radix.c:63]   --->   Operation 40 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.60>
ST_5 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln63 = call void @sort_radix_Pipeline_hist_1_hist_2, i32 %a, i5 %trunc_ln63, i32 %bucket" [sort_radix.c:63]   --->   Operation 41 'call' 'call_ln63' <Predicate = (!valid_buffer)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 42 'br' 'br_ln0' <Predicate = (!valid_buffer)> <Delay = 0.00>
ST_5 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln63 = call void @sort_radix_Pipeline_hist_1_hist_21, i32 %b, i5 %trunc_ln63, i32 %bucket" [sort_radix.c:63]   --->   Operation 43 'call' 'call_ln63' <Predicate = (valid_buffer)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 44 'br' 'br_ln0' <Predicate = (valid_buffer)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.60ns)   --->   "%store_ln24 = store i32 0, i7 %sum_addr" [sort_radix.c:24]   --->   Operation 45 'store' 'store_ln24' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 46 [2/2] (0.00ns)   --->   "%call_ln63 = call void @sort_radix_Pipeline_hist_1_hist_21, i32 %b, i5 %trunc_ln63, i32 %bucket" [sort_radix.c:63]   --->   Operation 46 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sort_radix_Pipeline_local_1, i32 %bucket"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sort_radix_Pipeline_local_1, i32 %bucket"   --->   Operation 48 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 0.00>
ST_9 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sort_radix_Pipeline_sum_1, i32 %bucket, i32 %sum"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 8> <Delay = 0.00>
ST_10 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sort_radix_Pipeline_sum_1, i32 %bucket, i32 %sum"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 9> <Delay = 0.00>
ST_11 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sort_radix_Pipeline_last_1, i32 %sum, i32 %bucket"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 10> <Delay = 0.00>
ST_12 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sort_radix_Pipeline_last_1, i32 %sum, i32 %bucket"   --->   Operation 52 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %valid_buffer, void %for.inc.i73.preheader, void %for.inc.i93.preheader" [sort_radix.c:96]   --->   Operation 53 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>

State 13 <SV = 11> <Delay = 0.00>
ST_13 : Operation 54 [2/2] (0.00ns)   --->   "%call_ln63 = call void @sort_radix_Pipeline_update_1_update_2, i32 %a, i5 %trunc_ln63, i32 %bucket, i32 %b" [sort_radix.c:63]   --->   Operation 54 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 12> <Delay = 1.09>
ST_14 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln63 = call void @sort_radix_Pipeline_update_1_update_2, i32 %a, i5 %trunc_ln63, i32 %bucket, i32 %b" [sort_radix.c:63]   --->   Operation 55 'call' 'call_ln63' <Predicate = (!valid_buffer)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 56 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!valid_buffer)> <Delay = 0.38>
ST_14 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln63 = call void @sort_radix_Pipeline_update_1_update_22, i32 %b, i5 %trunc_ln63, i32 %bucket, i32 %a" [sort_radix.c:63]   --->   Operation 57 'call' 'call_ln63' <Predicate = (valid_buffer)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 58 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 58 'br' 'br_ln0' <Predicate = (valid_buffer)> <Delay = 0.38>
ST_14 : Operation 59 [1/1] (0.00ns)   --->   "%valid_buffer_1 = phi i1 0, void %for.inc.i93.preheader, i1 1, void %for.inc.i73.preheader"   --->   Operation 59 'phi' 'valid_buffer_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 60 [1/1] (0.70ns)   --->   "%exp_3 = add i6 %exp_2, i6 2" [sort_radix.c:84]   --->   Operation 60 'add' 'exp_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 61 [1/1] (0.38ns)   --->   "%store_ln84 = store i6 %exp_3, i6 %exp" [sort_radix.c:84]   --->   Operation 61 'store' 'store_ln84' <Predicate = true> <Delay = 0.38>
ST_14 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln84 = br void %for.body" [sort_radix.c:84]   --->   Operation 62 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>

State 15 <SV = 11> <Delay = 0.00>
ST_15 : Operation 63 [2/2] (0.00ns)   --->   "%call_ln63 = call void @sort_radix_Pipeline_update_1_update_22, i32 %b, i5 %trunc_ln63, i32 %bucket, i32 %a" [sort_radix.c:63]   --->   Operation 63 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ bucket]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ sum]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
exp                (alloca           ) [ 0111111111111111]
spectopmodule_ln78 (spectopmodule    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
sum_addr           (getelementptr    ) [ 0011111111111111]
store_ln84         (store            ) [ 0000000000000000]
br_ln84            (br               ) [ 0111111111111111]
valid_buffer       (phi              ) [ 0011111111111111]
exp_2              (load             ) [ 0001111111111111]
tmp                (bitselect        ) [ 0011111111111111]
empty              (speclooptripcount) [ 0000000000000000]
br_ln84            (br               ) [ 0000000000000000]
ret_ln105          (ret              ) [ 0000000000000000]
trunc_ln63         (trunc            ) [ 0000111111111111]
specloopname_ln79  (specloopname     ) [ 0000000000000000]
call_ln0           (call             ) [ 0000000000000000]
br_ln86            (br               ) [ 0000000000000000]
call_ln63          (call             ) [ 0000000000000000]
br_ln0             (br               ) [ 0000000000000000]
call_ln63          (call             ) [ 0000000000000000]
br_ln0             (br               ) [ 0000000000000000]
store_ln24         (store            ) [ 0000000000000000]
call_ln0           (call             ) [ 0000000000000000]
call_ln0           (call             ) [ 0000000000000000]
call_ln0           (call             ) [ 0000000000000000]
br_ln96            (br               ) [ 0000000000000000]
call_ln63          (call             ) [ 0000000000000000]
br_ln0             (br               ) [ 0000000000000000]
call_ln63          (call             ) [ 0000000000000000]
br_ln0             (br               ) [ 0000000000000000]
valid_buffer_1     (phi              ) [ 0111111111111111]
exp_3              (add              ) [ 0000000000000000]
store_ln84         (store            ) [ 0000000000000000]
br_ln84            (br               ) [ 0111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bucket">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sum">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sort_radix_Pipeline_init_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sort_radix_Pipeline_hist_1_hist_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sort_radix_Pipeline_hist_1_hist_21"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sort_radix_Pipeline_local_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sort_radix_Pipeline_sum_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sort_radix_Pipeline_last_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sort_radix_Pipeline_update_1_update_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sort_radix_Pipeline_update_1_update_22"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="exp_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="sum_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="1" index="3" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_addr/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="store_ln24_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="7" slack="4"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="82" class="1005" name="valid_buffer_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="1"/>
<pin id="84" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="valid_buffer (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="valid_buffer_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="1"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="1" slack="1"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="valid_buffer/2 "/>
</bind>
</comp>

<comp id="94" class="1005" name="valid_buffer_1_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="valid_buffer_1 (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="valid_buffer_1_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="1" slack="0"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="valid_buffer_1/14 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_sort_radix_Pipeline_init_1_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="0" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_sort_radix_Pipeline_hist_1_hist_2_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="0" index="2" bw="5" slack="1"/>
<pin id="117" dir="0" index="3" bw="32" slack="0"/>
<pin id="118" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln63/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_sort_radix_Pipeline_hist_1_hist_21_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="5" slack="1"/>
<pin id="126" dir="0" index="3" bw="32" slack="0"/>
<pin id="127" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln63/6 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_sort_radix_Pipeline_local_1_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_sort_radix_Pipeline_sum_1_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="32" slack="0"/>
<pin id="141" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_sort_radix_Pipeline_last_1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="0" index="2" bw="32" slack="0"/>
<pin id="149" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_sort_radix_Pipeline_update_1_update_2_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="5" slack="9"/>
<pin id="157" dir="0" index="3" bw="32" slack="0"/>
<pin id="158" dir="0" index="4" bw="32" slack="0"/>
<pin id="159" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln63/13 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_sort_radix_Pipeline_update_1_update_22_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="5" slack="9"/>
<pin id="168" dir="0" index="3" bw="32" slack="0"/>
<pin id="169" dir="0" index="4" bw="32" slack="0"/>
<pin id="170" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln63/15 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln84_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="6" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="exp_2_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="6" slack="1"/>
<pin id="182" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_2/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="6" slack="0"/>
<pin id="186" dir="0" index="2" bw="4" slack="0"/>
<pin id="187" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="trunc_ln63_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="193" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln63/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="exp_3_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="196" dir="0" index="1" bw="3" slack="0"/>
<pin id="197" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_3/14 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln84_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="0"/>
<pin id="201" dir="0" index="1" bw="6" slack="12"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/14 "/>
</bind>
</comp>

<comp id="204" class="1005" name="exp_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="6" slack="0"/>
<pin id="206" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="exp "/>
</bind>
</comp>

<comp id="211" class="1005" name="sum_addr_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="7" slack="4"/>
<pin id="213" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="sum_addr "/>
</bind>
</comp>

<comp id="222" class="1005" name="trunc_ln63_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="1"/>
<pin id="224" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln63 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="26" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="26" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="85"><net_src comp="30" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="82" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="86" pin="4"/><net_sink comp="82" pin=0"/></net>

<net id="97"><net_src comp="94" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="60" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="106"><net_src comp="98" pin="4"/><net_sink comp="94" pin=0"/></net>

<net id="111"><net_src comp="40" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="46" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="113" pin=3"/></net>

<net id="128"><net_src comp="48" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="130"><net_src comp="4" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="135"><net_src comp="50" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="142"><net_src comp="52" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="150"><net_src comp="54" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="160"><net_src comp="56" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="4" pin="0"/><net_sink comp="153" pin=3"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="153" pin=4"/></net>

<net id="171"><net_src comp="58" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="174"><net_src comp="0" pin="0"/><net_sink comp="164" pin=4"/></net>

<net id="179"><net_src comp="28" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="188"><net_src comp="32" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="180" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="34" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="198"><net_src comp="62" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="194" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="64" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="210"><net_src comp="204" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="214"><net_src comp="68" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="225"><net_src comp="191" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="228"><net_src comp="222" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="229"><net_src comp="222" pin="1"/><net_sink comp="164" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {14 15 }
	Port: b | {13 14 }
	Port: bucket | {2 3 4 5 6 7 8 11 12 13 14 15 }
	Port: sum | {5 9 10 }
 - Input state : 
	Port: sort_radix : a | {4 5 13 14 }
	Port: sort_radix : b | {5 6 14 15 }
	Port: sort_radix : bucket | {4 5 6 7 8 9 10 11 12 13 14 15 }
	Port: sort_radix : sum | {11 12 }
  - Chain level:
	State 1
		store_ln84 : 1
	State 2
		tmp : 1
		br_ln84 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		valid_buffer_1 : 1
		store_ln84 : 1
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |       grp_sort_radix_Pipeline_init_1_fu_107       |    0    |    12   |    31   |
|          |    grp_sort_radix_Pipeline_hist_1_hist_2_fu_113   |  0.774  |   186   |   307   |
|          |   grp_sort_radix_Pipeline_hist_1_hist_21_fu_122   |  0.774  |   186   |   307   |
|   call   |       grp_sort_radix_Pipeline_local_1_fu_131      | 2.57643 |   835   |   917   |
|          |        grp_sort_radix_Pipeline_sum_1_fu_137       |  0.387  |    59   |    94   |
|          |       grp_sort_radix_Pipeline_last_1_fu_145       | 2.54129 |   1130  |   875   |
|          |  grp_sort_radix_Pipeline_update_1_update_2_fu_153 |  0.774  |   218   |   289   |
|          | grp_sort_radix_Pipeline_update_1_update_22_fu_164 |  0.774  |   218   |   289   |
|----------|---------------------------------------------------|---------|---------|---------|
|    add   |                    exp_3_fu_194                   |    0    |    0    |    13   |
|----------|---------------------------------------------------|---------|---------|---------|
| bitselect|                     tmp_fu_183                    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   trunc  |                 trunc_ln63_fu_191                 |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   Total  |                                                   | 8.60071 |   2844  |   3122  |
|----------|---------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     exp_reg_204     |    6   |
|   sum_addr_reg_211  |    7   |
|  trunc_ln63_reg_222 |    5   |
|valid_buffer_1_reg_94|    1   |
| valid_buffer_reg_82 |    1   |
+---------------------+--------+
|        Total        |   20   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| valid_buffer_reg_82 |  p0  |   2  |   1  |    2   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |    2   ||  0.387  ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    8   |  2844  |  3122  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   20   |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |  2864  |  3131  |
+-----------+--------+--------+--------+
