0.7
2020.2
Nov 18 2020
09:47:47
D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/CNN Top Module/CNN Top Module.sim/sim_1/behav/xsim/glbl.v,1580858490,verilog,,,,glbl,,,,,,,,
D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/CNN Top Module/CNN Top Module.srcs/sources_1/new/cnn_module.v,1580858428,verilog,,D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/Matrix convolution/matrix convolution/matrix convolution.srcs/sources_1/new/conv.v,,cnn_module,,,,,,,,
D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/CNN Top Module/CNN Top Module.srcs/sources_1/new/cnn_tb.v,1580858426,verilog,,,,cnn_tb,,,,,,,,
D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/Matrix Multiplication/Matrix Multiplication.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1580858668,verilog,,D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/ReLU Module/ReLU Module.srcs/sources_1/new/ReLU.v,,blk_mem_gen_0,,,,,,,,
D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/Matrix Multiplication/Matrix Multiplication.srcs/sources_1/new/matrix_multiplier.v,1580858474,verilog,,D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/Max Pooling/Max Pooling.srcs/sources_1/new/max_data.v,,matrix_multiplier,,,,,,,,
D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/Matrix convolution/matrix convolution/matrix convolution.srcs/sources_1/ip/c_counter_binary_0/sim/c_counter_binary_0.vhd,1580858716,vhdl,,,,c_counter_binary_0,,,,,,,,
D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/Matrix convolution/matrix convolution/matrix convolution.srcs/sources_1/new/conv.v,1580858506,verilog,,D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/generic mac/generic mac.srcs/sources_1/new/mac_generic.v,,conv,,,,,,,,
D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/Max Pooling/Max Pooling.srcs/sources_1/new/max_data.v,1580858476,verilog,,D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/Max Pooling/Max Pooling.srcs/sources_1/new/max_pooling.v,,max_data,,,,,,,,
D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/Max Pooling/Max Pooling.srcs/sources_1/new/max_pooling.v,1580858478,verilog,,D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/Max Pooling/Max Pooling.srcs/sources_1/new/max_value.v,,max_pooling,,,,,,,,
D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/Max Pooling/Max Pooling.srcs/sources_1/new/max_value.v,1580858478,verilog,,D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/mux_generic/mux_generic.srcs/sources_1/new/mux_g.v,,max_value,,,,,,,,
D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/ReLU Module/ReLU Module.srcs/sources_1/new/ReLU.v,1580858478,verilog,,D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/ReLU Module/ReLU Module.srcs/sources_1/new/ReLU_Activation.v,,ReLU,,,,,,,,
D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/ReLU Module/ReLU Module.srcs/sources_1/new/ReLU_Activation.v,1580858478,verilog,,D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/CNN Top Module/CNN Top Module.srcs/sources_1/new/cnn_module.v,,ReLU_Activation,,,,,,,,
D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/Sliding Window Convolution/Sliding Window Convolution.srcs/sources_1/new/slide_window_conv.v,1580858482,verilog,,D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/CNN Top Module/CNN Top Module.srcs/sources_1/new/cnn_tb.v,,slide_window_conv,,,,,,,,
D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/generic mac/generic mac.srcs/sources_1/new/mac_generic.v,1580858428,verilog,,D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/Matrix Multiplication/Matrix Multiplication.srcs/sources_1/new/matrix_multiplier.v,,mac_generic,,,,,,,,
D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/mux_generic/mux_generic.srcs/sources_1/new/mux_g.v,1580858476,verilog,,D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/Sliding Window Convolution/Sliding Window Convolution.srcs/sources_1/new/slide_window_conv.v,,mux_g,,,,,,,,
