//
// File created by:  xmverilog
// Do not modify this file
//
/home/ead/G34397914/6250_Lab/Lab4/src/halfadder.v
/home/ead/G34397914/6250_Lab/Lab4/src/fulladder.v
/home/ead/G34397914/6250_Lab/Lab4/src/fulladder_tb.v
