// Seed: 3602827837
module module_0 (
    input tri id_0,
    output wor id_1,
    input wor id_2,
    output uwire id_3,
    output tri0 id_4,
    input wor id_5,
    input tri1 id_6,
    input supply1 id_7,
    input uwire id_8,
    input wire id_9,
    output tri id_10,
    input tri id_11,
    input wand id_12,
    input wire id_13,
    output tri1 id_14,
    output tri0 id_15,
    input wire id_16,
    input uwire id_17,
    output wor id_18
);
  logic [-1  -  1 'b0 : -1] id_20;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wire id_0,
    input tri id_1,
    input supply0 id_2,
    output tri0 id_3
);
  assign id_0 = 1 - -1'b0;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1,
      id_3,
      id_3,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_0,
      id_1,
      id_1,
      id_2,
      id_0,
      id_0,
      id_2,
      id_2,
      id_3
  );
endmodule
