Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -o "/home/pedro/Documents/unb/labCD/proj2/adder_isim_beh.exe" -prj "/home/pedro/Documents/unb/labCD/proj2/adder_beh.prj" "work.adder" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/pedro/Documents/unb/labCD/proj2/adder.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95868 KB
Fuse CPU Usage: 1110 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture adder_arc of entity adder
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 VHDL Units
Built simulation executable /home/pedro/Documents/unb/labCD/proj2/adder_isim_beh.exe
Fuse Memory Usage: 661544 KB
Fuse CPU Usage: 1120 ms
GCC CPU Usage: 100 ms
