{
  "processors": [
    {
      "name": "teste",
      "clk": 200,
      "numClocks": 20000
    }
  ],
  "iverilogFlags": []
}