{
    "code": "```verilog\nmodule TopModule (\n    input  logic clk,          // Clock input, positive-edge triggered\n    input  logic reset,        // Active high, synchronous reset\n    output logic [31:0] q      // 32-bit output for the LFSR state\n);\n\n    always @(posedge clk) begin\n        if (reset) begin\n            q <= 32'h1;\n        end else begin\n            q <= {q[30:0], q[0] ^ q[31] ^ q[21] ^ q[1]};\n        end\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}