<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-dfa-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-dfa-defs.h</h1><a href="cvmx-dfa-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2017  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-dfa-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon dfa.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_DFA_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_DFA_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_BIST0 CVMX_DFA_BIST0_FUNC()</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_BIST0_FUNC(<span class="keywordtype">void</span>)
<a name="l00058"></a>00058 {
<a name="l00059"></a>00059     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_BIST0 not supported on this chip\n&quot;</span>);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800370007F0ull);
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-dfa-defs_8h.html#a5a72b1aa2c146a5a43057f18589a8d2a">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_BIST0 (CVMX_ADD_IO_SEG(0x00011800370007F0ull))</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_BIST1 CVMX_DFA_BIST1_FUNC()</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_BIST1_FUNC(<span class="keywordtype">void</span>)
<a name="l00069"></a>00069 {
<a name="l00070"></a>00070     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_BIST1 not supported on this chip\n&quot;</span>);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800370007F8ull);
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-dfa-defs_8h.html#ab566f47b45349708b75b8fe8516a0af4">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_BIST1 (CVMX_ADD_IO_SEG(0x00011800370007F8ull))</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_BST0 CVMX_DFA_BST0_FUNC()</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_BST0_FUNC(<span class="keywordtype">void</span>)
<a name="l00080"></a>00080 {
<a name="l00081"></a>00081     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00082"></a>00082         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_BST0 not supported on this chip\n&quot;</span>);
<a name="l00083"></a>00083     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800300007F0ull);
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a><a class="code" href="cvmx-dfa-defs_8h.html#a8e99c5f41b44c9e1e8ad08fd2d86b9fc">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_BST0 (CVMX_ADD_IO_SEG(0x00011800300007F0ull))</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_BST1 CVMX_DFA_BST1_FUNC()</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_BST1_FUNC(<span class="keywordtype">void</span>)
<a name="l00091"></a>00091 {
<a name="l00092"></a>00092     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00093"></a>00093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_BST1 not supported on this chip\n&quot;</span>);
<a name="l00094"></a>00094     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800300007F8ull);
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 <span class="preprocessor">#else</span>
<a name="l00097"></a><a class="code" href="cvmx-dfa-defs_8h.html#a6e8cd27056f2dcb5d30d3474171f7704">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_BST1 (CVMX_ADD_IO_SEG(0x00011800300007F8ull))</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_CFG CVMX_DFA_CFG_FUNC()</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l00102"></a>00102 {
<a name="l00103"></a>00103     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00104"></a>00104         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_CFG not supported on this chip\n&quot;</span>);
<a name="l00105"></a>00105     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180030000000ull);
<a name="l00106"></a>00106 }
<a name="l00107"></a>00107 <span class="preprocessor">#else</span>
<a name="l00108"></a><a class="code" href="cvmx-dfa-defs_8h.html#ae7e9e6fa8c5e44051cf6c5f6bc0492c2">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_CFG (CVMX_ADD_IO_SEG(0x0001180030000000ull))</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_CONFIG CVMX_DFA_CONFIG_FUNC()</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_CONFIG_FUNC(<span class="keywordtype">void</span>)
<a name="l00113"></a>00113 {
<a name="l00114"></a>00114     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00115"></a>00115         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_CONFIG not supported on this chip\n&quot;</span>);
<a name="l00116"></a>00116     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180037000000ull);
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 <span class="preprocessor">#else</span>
<a name="l00119"></a><a class="code" href="cvmx-dfa-defs_8h.html#aeea43145921c36372e3aadf121c1c7c8">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_CONFIG (CVMX_ADD_IO_SEG(0x0001180037000000ull))</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_CONTROL CVMX_DFA_CONTROL_FUNC()</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_CONTROL_FUNC(<span class="keywordtype">void</span>)
<a name="l00124"></a>00124 {
<a name="l00125"></a>00125     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00126"></a>00126         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_CONTROL not supported on this chip\n&quot;</span>);
<a name="l00127"></a>00127     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180037000020ull);
<a name="l00128"></a>00128 }
<a name="l00129"></a>00129 <span class="preprocessor">#else</span>
<a name="l00130"></a><a class="code" href="cvmx-dfa-defs_8h.html#a5f7b8ab8d4d643de64784a544df3896f">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_CONTROL (CVMX_ADD_IO_SEG(0x0001180037000020ull))</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_DBELL CVMX_DFA_DBELL_FUNC()</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_DBELL_FUNC(<span class="keywordtype">void</span>)
<a name="l00135"></a>00135 {
<a name="l00136"></a>00136     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00137"></a>00137         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_DBELL not supported on this chip\n&quot;</span>);
<a name="l00138"></a>00138     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001370000000000ull);
<a name="l00139"></a>00139 }
<a name="l00140"></a>00140 <span class="preprocessor">#else</span>
<a name="l00141"></a><a class="code" href="cvmx-dfa-defs_8h.html#af4209262fb782d243d9e8bf4c1e3f027">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_DBELL (CVMX_ADD_IO_SEG(0x0001370000000000ull))</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_DDR2_ADDR CVMX_DFA_DDR2_ADDR_FUNC()</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_DDR2_ADDR_FUNC(<span class="keywordtype">void</span>)
<a name="l00146"></a>00146 {
<a name="l00147"></a>00147     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>)))
<a name="l00148"></a>00148         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_DDR2_ADDR not supported on this chip\n&quot;</span>);
<a name="l00149"></a>00149     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180030000210ull);
<a name="l00150"></a>00150 }
<a name="l00151"></a>00151 <span class="preprocessor">#else</span>
<a name="l00152"></a><a class="code" href="cvmx-dfa-defs_8h.html#a7a0ee062108d9c5f132950150fcaf480">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_DDR2_ADDR (CVMX_ADD_IO_SEG(0x0001180030000210ull))</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_DDR2_BUS CVMX_DFA_DDR2_BUS_FUNC()</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_DDR2_BUS_FUNC(<span class="keywordtype">void</span>)
<a name="l00157"></a>00157 {
<a name="l00158"></a>00158     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>)))
<a name="l00159"></a>00159         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_DDR2_BUS not supported on this chip\n&quot;</span>);
<a name="l00160"></a>00160     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180030000080ull);
<a name="l00161"></a>00161 }
<a name="l00162"></a>00162 <span class="preprocessor">#else</span>
<a name="l00163"></a><a class="code" href="cvmx-dfa-defs_8h.html#a9346bed4ee470d216942b333c406f56e">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_DDR2_BUS (CVMX_ADD_IO_SEG(0x0001180030000080ull))</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_DDR2_CFG CVMX_DFA_DDR2_CFG_FUNC()</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_DDR2_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l00168"></a>00168 {
<a name="l00169"></a>00169     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>)))
<a name="l00170"></a>00170         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_DDR2_CFG not supported on this chip\n&quot;</span>);
<a name="l00171"></a>00171     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180030000208ull);
<a name="l00172"></a>00172 }
<a name="l00173"></a>00173 <span class="preprocessor">#else</span>
<a name="l00174"></a><a class="code" href="cvmx-dfa-defs_8h.html#a434fe326dd601227a4793bea6b78c0a4">00174</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_DDR2_CFG (CVMX_ADD_IO_SEG(0x0001180030000208ull))</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_DDR2_COMP CVMX_DFA_DDR2_COMP_FUNC()</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_DDR2_COMP_FUNC(<span class="keywordtype">void</span>)
<a name="l00179"></a>00179 {
<a name="l00180"></a>00180     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>)))
<a name="l00181"></a>00181         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_DDR2_COMP not supported on this chip\n&quot;</span>);
<a name="l00182"></a>00182     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180030000090ull);
<a name="l00183"></a>00183 }
<a name="l00184"></a>00184 <span class="preprocessor">#else</span>
<a name="l00185"></a><a class="code" href="cvmx-dfa-defs_8h.html#a754f01ea44e9b93f219d04c3cddc54b0">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_DDR2_COMP (CVMX_ADD_IO_SEG(0x0001180030000090ull))</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_DDR2_EMRS CVMX_DFA_DDR2_EMRS_FUNC()</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_DDR2_EMRS_FUNC(<span class="keywordtype">void</span>)
<a name="l00190"></a>00190 {
<a name="l00191"></a>00191     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>)))
<a name="l00192"></a>00192         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_DDR2_EMRS not supported on this chip\n&quot;</span>);
<a name="l00193"></a>00193     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180030000268ull);
<a name="l00194"></a>00194 }
<a name="l00195"></a>00195 <span class="preprocessor">#else</span>
<a name="l00196"></a><a class="code" href="cvmx-dfa-defs_8h.html#a66670736ffec0d36b7fa465fce205118">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_DDR2_EMRS (CVMX_ADD_IO_SEG(0x0001180030000268ull))</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_DDR2_FCNT CVMX_DFA_DDR2_FCNT_FUNC()</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_DDR2_FCNT_FUNC(<span class="keywordtype">void</span>)
<a name="l00201"></a>00201 {
<a name="l00202"></a>00202     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>)))
<a name="l00203"></a>00203         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_DDR2_FCNT not supported on this chip\n&quot;</span>);
<a name="l00204"></a>00204     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180030000078ull);
<a name="l00205"></a>00205 }
<a name="l00206"></a>00206 <span class="preprocessor">#else</span>
<a name="l00207"></a><a class="code" href="cvmx-dfa-defs_8h.html#a54fadc984f93f6f5c4d696255d127d2b">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_DDR2_FCNT (CVMX_ADD_IO_SEG(0x0001180030000078ull))</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_DDR2_MRS CVMX_DFA_DDR2_MRS_FUNC()</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_DDR2_MRS_FUNC(<span class="keywordtype">void</span>)
<a name="l00212"></a>00212 {
<a name="l00213"></a>00213     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>)))
<a name="l00214"></a>00214         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_DDR2_MRS not supported on this chip\n&quot;</span>);
<a name="l00215"></a>00215     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180030000260ull);
<a name="l00216"></a>00216 }
<a name="l00217"></a>00217 <span class="preprocessor">#else</span>
<a name="l00218"></a><a class="code" href="cvmx-dfa-defs_8h.html#a21656acbe5bc03211150b35e953eeea3">00218</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_DDR2_MRS (CVMX_ADD_IO_SEG(0x0001180030000260ull))</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_DDR2_OPT CVMX_DFA_DDR2_OPT_FUNC()</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_DDR2_OPT_FUNC(<span class="keywordtype">void</span>)
<a name="l00223"></a>00223 {
<a name="l00224"></a>00224     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>)))
<a name="l00225"></a>00225         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_DDR2_OPT not supported on this chip\n&quot;</span>);
<a name="l00226"></a>00226     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180030000070ull);
<a name="l00227"></a>00227 }
<a name="l00228"></a>00228 <span class="preprocessor">#else</span>
<a name="l00229"></a><a class="code" href="cvmx-dfa-defs_8h.html#a6740a7c25b74280870339fe1c0e4dd00">00229</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_DDR2_OPT (CVMX_ADD_IO_SEG(0x0001180030000070ull))</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_DDR2_PLL CVMX_DFA_DDR2_PLL_FUNC()</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_DDR2_PLL_FUNC(<span class="keywordtype">void</span>)
<a name="l00234"></a>00234 {
<a name="l00235"></a>00235     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>)))
<a name="l00236"></a>00236         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_DDR2_PLL not supported on this chip\n&quot;</span>);
<a name="l00237"></a>00237     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180030000088ull);
<a name="l00238"></a>00238 }
<a name="l00239"></a>00239 <span class="preprocessor">#else</span>
<a name="l00240"></a><a class="code" href="cvmx-dfa-defs_8h.html#aee2aac8ba62d24e05246af90ab87c2fd">00240</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_DDR2_PLL (CVMX_ADD_IO_SEG(0x0001180030000088ull))</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_DDR2_TMG CVMX_DFA_DDR2_TMG_FUNC()</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_DDR2_TMG_FUNC(<span class="keywordtype">void</span>)
<a name="l00245"></a>00245 {
<a name="l00246"></a>00246     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>)))
<a name="l00247"></a>00247         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_DDR2_TMG not supported on this chip\n&quot;</span>);
<a name="l00248"></a>00248     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180030000218ull);
<a name="l00249"></a>00249 }
<a name="l00250"></a>00250 <span class="preprocessor">#else</span>
<a name="l00251"></a><a class="code" href="cvmx-dfa-defs_8h.html#a5fe6686c78c1084b3ab0405dd3b59748">00251</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_DDR2_TMG (CVMX_ADD_IO_SEG(0x0001180030000218ull))</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_DEBUG0 CVMX_DFA_DEBUG0_FUNC()</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_DEBUG0_FUNC(<span class="keywordtype">void</span>)
<a name="l00256"></a>00256 {
<a name="l00257"></a>00257     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00258"></a>00258         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_DEBUG0 not supported on this chip\n&quot;</span>);
<a name="l00259"></a>00259     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180037000040ull);
<a name="l00260"></a>00260 }
<a name="l00261"></a>00261 <span class="preprocessor">#else</span>
<a name="l00262"></a><a class="code" href="cvmx-dfa-defs_8h.html#a40ffe947e49e095ec311c3e2446c149f">00262</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_DEBUG0 (CVMX_ADD_IO_SEG(0x0001180037000040ull))</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_DEBUG1 CVMX_DFA_DEBUG1_FUNC()</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_DEBUG1_FUNC(<span class="keywordtype">void</span>)
<a name="l00267"></a>00267 {
<a name="l00268"></a>00268     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00269"></a>00269         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_DEBUG1 not supported on this chip\n&quot;</span>);
<a name="l00270"></a>00270     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180037000048ull);
<a name="l00271"></a>00271 }
<a name="l00272"></a>00272 <span class="preprocessor">#else</span>
<a name="l00273"></a><a class="code" href="cvmx-dfa-defs_8h.html#a25aa7b0675021ebb018f19d86b2dd2e7">00273</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_DEBUG1 (CVMX_ADD_IO_SEG(0x0001180037000048ull))</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_DEBUG2 CVMX_DFA_DEBUG2_FUNC()</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_DEBUG2_FUNC(<span class="keywordtype">void</span>)
<a name="l00278"></a>00278 {
<a name="l00279"></a>00279     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00280"></a>00280         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_DEBUG2 not supported on this chip\n&quot;</span>);
<a name="l00281"></a>00281     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180037000050ull);
<a name="l00282"></a>00282 }
<a name="l00283"></a>00283 <span class="preprocessor">#else</span>
<a name="l00284"></a><a class="code" href="cvmx-dfa-defs_8h.html#a5599a653ee7c5fa141924648e2e94667">00284</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_DEBUG2 (CVMX_ADD_IO_SEG(0x0001180037000050ull))</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_DEBUG3 CVMX_DFA_DEBUG3_FUNC()</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_DEBUG3_FUNC(<span class="keywordtype">void</span>)
<a name="l00289"></a>00289 {
<a name="l00290"></a>00290     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00291"></a>00291         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_DEBUG3 not supported on this chip\n&quot;</span>);
<a name="l00292"></a>00292     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180037000058ull);
<a name="l00293"></a>00293 }
<a name="l00294"></a>00294 <span class="preprocessor">#else</span>
<a name="l00295"></a><a class="code" href="cvmx-dfa-defs_8h.html#ad2803e044858c943ec662faa6a52a9a0">00295</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_DEBUG3 (CVMX_ADD_IO_SEG(0x0001180037000058ull))</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_DIFCTL CVMX_DFA_DIFCTL_FUNC()</span>
<a name="l00299"></a>00299 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_DIFCTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00300"></a>00300 {
<a name="l00301"></a>00301     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00302"></a>00302         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_DIFCTL not supported on this chip\n&quot;</span>);
<a name="l00303"></a>00303     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001370600000000ull);
<a name="l00304"></a>00304 }
<a name="l00305"></a>00305 <span class="preprocessor">#else</span>
<a name="l00306"></a><a class="code" href="cvmx-dfa-defs_8h.html#abd6b0ef9b76075291dbf4b5af033bfdd">00306</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_DIFCTL (CVMX_ADD_IO_SEG(0x0001370600000000ull))</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_DIFRDPTR CVMX_DFA_DIFRDPTR_FUNC()</span>
<a name="l00310"></a>00310 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_DIFRDPTR_FUNC(<span class="keywordtype">void</span>)
<a name="l00311"></a>00311 {
<a name="l00312"></a>00312     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00313"></a>00313         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_DIFRDPTR not supported on this chip\n&quot;</span>);
<a name="l00314"></a>00314     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001370200000000ull);
<a name="l00315"></a>00315 }
<a name="l00316"></a>00316 <span class="preprocessor">#else</span>
<a name="l00317"></a><a class="code" href="cvmx-dfa-defs_8h.html#a2706495bd249b4dc35289da69bd5006b">00317</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_DIFRDPTR (CVMX_ADD_IO_SEG(0x0001370200000000ull))</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_DTCFADR CVMX_DFA_DTCFADR_FUNC()</span>
<a name="l00321"></a>00321 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_DTCFADR_FUNC(<span class="keywordtype">void</span>)
<a name="l00322"></a>00322 {
<a name="l00323"></a>00323     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00324"></a>00324         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_DTCFADR not supported on this chip\n&quot;</span>);
<a name="l00325"></a>00325     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180037000060ull);
<a name="l00326"></a>00326 }
<a name="l00327"></a>00327 <span class="preprocessor">#else</span>
<a name="l00328"></a><a class="code" href="cvmx-dfa-defs_8h.html#ad15eec7d4153ff4497061c2a48580629">00328</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_DTCFADR (CVMX_ADD_IO_SEG(0x0001180037000060ull))</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_ECLKCFG CVMX_DFA_ECLKCFG_FUNC()</span>
<a name="l00332"></a>00332 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_ECLKCFG_FUNC(<span class="keywordtype">void</span>)
<a name="l00333"></a>00333 {
<a name="l00334"></a>00334     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>)))
<a name="l00335"></a>00335         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_ECLKCFG not supported on this chip\n&quot;</span>);
<a name="l00336"></a>00336     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180030000200ull);
<a name="l00337"></a>00337 }
<a name="l00338"></a>00338 <span class="preprocessor">#else</span>
<a name="l00339"></a><a class="code" href="cvmx-dfa-defs_8h.html#a906179da49c43ca681baa3cc633257e6">00339</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_ECLKCFG (CVMX_ADD_IO_SEG(0x0001180030000200ull))</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_ERR CVMX_DFA_ERR_FUNC()</span>
<a name="l00343"></a>00343 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_ERR_FUNC(<span class="keywordtype">void</span>)
<a name="l00344"></a>00344 {
<a name="l00345"></a>00345     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00346"></a>00346         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_ERR not supported on this chip\n&quot;</span>);
<a name="l00347"></a>00347     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180030000028ull);
<a name="l00348"></a>00348 }
<a name="l00349"></a>00349 <span class="preprocessor">#else</span>
<a name="l00350"></a><a class="code" href="cvmx-dfa-defs_8h.html#a672efbd00deff649ac67bf7ebecdd2f1">00350</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_ERR (CVMX_ADD_IO_SEG(0x0001180030000028ull))</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00352"></a>00352 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_ERROR CVMX_DFA_ERROR_FUNC()</span>
<a name="l00354"></a>00354 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_ERROR_FUNC(<span class="keywordtype">void</span>)
<a name="l00355"></a>00355 {
<a name="l00356"></a>00356     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00357"></a>00357         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_ERROR not supported on this chip\n&quot;</span>);
<a name="l00358"></a>00358     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180037000028ull);
<a name="l00359"></a>00359 }
<a name="l00360"></a>00360 <span class="preprocessor">#else</span>
<a name="l00361"></a><a class="code" href="cvmx-dfa-defs_8h.html#a2924507300a79a1712a2ce22bcad3883">00361</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_ERROR (CVMX_ADD_IO_SEG(0x0001180037000028ull))</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_INTMSK CVMX_DFA_INTMSK_FUNC()</span>
<a name="l00365"></a>00365 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_INTMSK_FUNC(<span class="keywordtype">void</span>)
<a name="l00366"></a>00366 {
<a name="l00367"></a>00367     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>)))
<a name="l00368"></a>00368         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_INTMSK not supported on this chip\n&quot;</span>);
<a name="l00369"></a>00369     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180037000030ull);
<a name="l00370"></a>00370 }
<a name="l00371"></a>00371 <span class="preprocessor">#else</span>
<a name="l00372"></a><a class="code" href="cvmx-dfa-defs_8h.html#a3d559a247b5440a625258fb58961f4bc">00372</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_INTMSK (CVMX_ADD_IO_SEG(0x0001180037000030ull))</span>
<a name="l00373"></a>00373 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_MEMCFG0 CVMX_DFA_MEMCFG0_FUNC()</span>
<a name="l00376"></a>00376 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_MEMCFG0_FUNC(<span class="keywordtype">void</span>)
<a name="l00377"></a>00377 {
<a name="l00378"></a>00378     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00379"></a>00379         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_MEMCFG0 not supported on this chip\n&quot;</span>);
<a name="l00380"></a>00380     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180030000008ull);
<a name="l00381"></a>00381 }
<a name="l00382"></a>00382 <span class="preprocessor">#else</span>
<a name="l00383"></a><a class="code" href="cvmx-dfa-defs_8h.html#ac489de4ca0f3935c7a1c57c6324e9d70">00383</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_MEMCFG0 (CVMX_ADD_IO_SEG(0x0001180030000008ull))</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_MEMCFG1 CVMX_DFA_MEMCFG1_FUNC()</span>
<a name="l00387"></a>00387 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_MEMCFG1_FUNC(<span class="keywordtype">void</span>)
<a name="l00388"></a>00388 {
<a name="l00389"></a>00389     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00390"></a>00390         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_MEMCFG1 not supported on this chip\n&quot;</span>);
<a name="l00391"></a>00391     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180030000010ull);
<a name="l00392"></a>00392 }
<a name="l00393"></a>00393 <span class="preprocessor">#else</span>
<a name="l00394"></a><a class="code" href="cvmx-dfa-defs_8h.html#a89354769671c604d649469469dd6e073">00394</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_MEMCFG1 (CVMX_ADD_IO_SEG(0x0001180030000010ull))</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00397"></a>00397 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_MEMCFG2 CVMX_DFA_MEMCFG2_FUNC()</span>
<a name="l00398"></a>00398 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_MEMCFG2_FUNC(<span class="keywordtype">void</span>)
<a name="l00399"></a>00399 {
<a name="l00400"></a>00400     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00401"></a>00401         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_MEMCFG2 not supported on this chip\n&quot;</span>);
<a name="l00402"></a>00402     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180030000060ull);
<a name="l00403"></a>00403 }
<a name="l00404"></a>00404 <span class="preprocessor">#else</span>
<a name="l00405"></a><a class="code" href="cvmx-dfa-defs_8h.html#aa6ffd76cd4fad79590411e077d88d94a">00405</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_MEMCFG2 (CVMX_ADD_IO_SEG(0x0001180030000060ull))</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_MEMFADR CVMX_DFA_MEMFADR_FUNC()</span>
<a name="l00409"></a>00409 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_MEMFADR_FUNC(<span class="keywordtype">void</span>)
<a name="l00410"></a>00410 {
<a name="l00411"></a>00411     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00412"></a>00412         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_MEMFADR not supported on this chip\n&quot;</span>);
<a name="l00413"></a>00413     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180030000030ull);
<a name="l00414"></a>00414 }
<a name="l00415"></a>00415 <span class="preprocessor">#else</span>
<a name="l00416"></a><a class="code" href="cvmx-dfa-defs_8h.html#a3654739a2a207c2019eafc8b0405ac35">00416</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_MEMFADR (CVMX_ADD_IO_SEG(0x0001180030000030ull))</span>
<a name="l00417"></a>00417 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_MEMFCR CVMX_DFA_MEMFCR_FUNC()</span>
<a name="l00420"></a>00420 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_MEMFCR_FUNC(<span class="keywordtype">void</span>)
<a name="l00421"></a>00421 {
<a name="l00422"></a>00422     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00423"></a>00423         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_MEMFCR not supported on this chip\n&quot;</span>);
<a name="l00424"></a>00424     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180030000038ull);
<a name="l00425"></a>00425 }
<a name="l00426"></a>00426 <span class="preprocessor">#else</span>
<a name="l00427"></a><a class="code" href="cvmx-dfa-defs_8h.html#a811b232a2322cfbb38536936ef9273d7">00427</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_MEMFCR (CVMX_ADD_IO_SEG(0x0001180030000038ull))</span>
<a name="l00428"></a>00428 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00430"></a>00430 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_MEMHIDAT CVMX_DFA_MEMHIDAT_FUNC()</span>
<a name="l00431"></a>00431 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_MEMHIDAT_FUNC(<span class="keywordtype">void</span>)
<a name="l00432"></a>00432 {
<a name="l00433"></a>00433     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00434"></a>00434         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_MEMHIDAT not supported on this chip\n&quot;</span>);
<a name="l00435"></a>00435     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001370700000000ull);
<a name="l00436"></a>00436 }
<a name="l00437"></a>00437 <span class="preprocessor">#else</span>
<a name="l00438"></a><a class="code" href="cvmx-dfa-defs_8h.html#a44d0f8ae85e006a1954a5cfc10e8a889">00438</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_MEMHIDAT (CVMX_ADD_IO_SEG(0x0001370700000000ull))</span>
<a name="l00439"></a>00439 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00440"></a>00440 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00441"></a>00441 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_MEMRLD CVMX_DFA_MEMRLD_FUNC()</span>
<a name="l00442"></a>00442 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_MEMRLD_FUNC(<span class="keywordtype">void</span>)
<a name="l00443"></a>00443 {
<a name="l00444"></a>00444     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00445"></a>00445         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_MEMRLD not supported on this chip\n&quot;</span>);
<a name="l00446"></a>00446     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180030000018ull);
<a name="l00447"></a>00447 }
<a name="l00448"></a>00448 <span class="preprocessor">#else</span>
<a name="l00449"></a><a class="code" href="cvmx-dfa-defs_8h.html#afd5bed3dba01c558417fb46408aa3649">00449</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_MEMRLD (CVMX_ADD_IO_SEG(0x0001180030000018ull))</span>
<a name="l00450"></a>00450 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00451"></a>00451 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00452"></a>00452 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_NCBCTL CVMX_DFA_NCBCTL_FUNC()</span>
<a name="l00453"></a>00453 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_NCBCTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00454"></a>00454 {
<a name="l00455"></a>00455     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00456"></a>00456         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_NCBCTL not supported on this chip\n&quot;</span>);
<a name="l00457"></a>00457     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180030000020ull);
<a name="l00458"></a>00458 }
<a name="l00459"></a>00459 <span class="preprocessor">#else</span>
<a name="l00460"></a><a class="code" href="cvmx-dfa-defs_8h.html#a4e5c3492eff97a7e0ceae9c7cb61178f">00460</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_NCBCTL (CVMX_ADD_IO_SEG(0x0001180030000020ull))</span>
<a name="l00461"></a>00461 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00462"></a>00462 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00463"></a>00463 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_PFC0_CNT CVMX_DFA_PFC0_CNT_FUNC()</span>
<a name="l00464"></a>00464 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_PFC0_CNT_FUNC(<span class="keywordtype">void</span>)
<a name="l00465"></a>00465 {
<a name="l00466"></a>00466     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00467"></a>00467         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_PFC0_CNT not supported on this chip\n&quot;</span>);
<a name="l00468"></a>00468     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180037000090ull);
<a name="l00469"></a>00469 }
<a name="l00470"></a>00470 <span class="preprocessor">#else</span>
<a name="l00471"></a><a class="code" href="cvmx-dfa-defs_8h.html#aa9d2f47500095c7b283bce046f04cde8">00471</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_PFC0_CNT (CVMX_ADD_IO_SEG(0x0001180037000090ull))</span>
<a name="l00472"></a>00472 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00473"></a>00473 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00474"></a>00474 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_PFC0_CTL CVMX_DFA_PFC0_CTL_FUNC()</span>
<a name="l00475"></a>00475 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_PFC0_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00476"></a>00476 {
<a name="l00477"></a>00477     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00478"></a>00478         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_PFC0_CTL not supported on this chip\n&quot;</span>);
<a name="l00479"></a>00479     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180037000088ull);
<a name="l00480"></a>00480 }
<a name="l00481"></a>00481 <span class="preprocessor">#else</span>
<a name="l00482"></a><a class="code" href="cvmx-dfa-defs_8h.html#ab0ba51ba2bdd616f5a2e7f9debe2e85e">00482</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_PFC0_CTL (CVMX_ADD_IO_SEG(0x0001180037000088ull))</span>
<a name="l00483"></a>00483 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00484"></a>00484 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00485"></a>00485 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_PFC1_CNT CVMX_DFA_PFC1_CNT_FUNC()</span>
<a name="l00486"></a>00486 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_PFC1_CNT_FUNC(<span class="keywordtype">void</span>)
<a name="l00487"></a>00487 {
<a name="l00488"></a>00488     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00489"></a>00489         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_PFC1_CNT not supported on this chip\n&quot;</span>);
<a name="l00490"></a>00490     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800370000A0ull);
<a name="l00491"></a>00491 }
<a name="l00492"></a>00492 <span class="preprocessor">#else</span>
<a name="l00493"></a><a class="code" href="cvmx-dfa-defs_8h.html#a5ad428a222e8df1caf64a13f379844bc">00493</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_PFC1_CNT (CVMX_ADD_IO_SEG(0x00011800370000A0ull))</span>
<a name="l00494"></a>00494 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00495"></a>00495 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00496"></a>00496 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_PFC1_CTL CVMX_DFA_PFC1_CTL_FUNC()</span>
<a name="l00497"></a>00497 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_PFC1_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00498"></a>00498 {
<a name="l00499"></a>00499     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00500"></a>00500         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_PFC1_CTL not supported on this chip\n&quot;</span>);
<a name="l00501"></a>00501     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180037000098ull);
<a name="l00502"></a>00502 }
<a name="l00503"></a>00503 <span class="preprocessor">#else</span>
<a name="l00504"></a><a class="code" href="cvmx-dfa-defs_8h.html#a95ad0ee4c90aab9516ef184494389e50">00504</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_PFC1_CTL (CVMX_ADD_IO_SEG(0x0001180037000098ull))</span>
<a name="l00505"></a>00505 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00506"></a>00506 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00507"></a>00507 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_PFC2_CNT CVMX_DFA_PFC2_CNT_FUNC()</span>
<a name="l00508"></a>00508 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_PFC2_CNT_FUNC(<span class="keywordtype">void</span>)
<a name="l00509"></a>00509 {
<a name="l00510"></a>00510     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00511"></a>00511         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_PFC2_CNT not supported on this chip\n&quot;</span>);
<a name="l00512"></a>00512     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800370000B0ull);
<a name="l00513"></a>00513 }
<a name="l00514"></a>00514 <span class="preprocessor">#else</span>
<a name="l00515"></a><a class="code" href="cvmx-dfa-defs_8h.html#a448a7a2c375439e2b9903b8f2018e732">00515</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_PFC2_CNT (CVMX_ADD_IO_SEG(0x00011800370000B0ull))</span>
<a name="l00516"></a>00516 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00517"></a>00517 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00518"></a>00518 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_PFC2_CTL CVMX_DFA_PFC2_CTL_FUNC()</span>
<a name="l00519"></a>00519 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_PFC2_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00520"></a>00520 {
<a name="l00521"></a>00521     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00522"></a>00522         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_PFC2_CTL not supported on this chip\n&quot;</span>);
<a name="l00523"></a>00523     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800370000A8ull);
<a name="l00524"></a>00524 }
<a name="l00525"></a>00525 <span class="preprocessor">#else</span>
<a name="l00526"></a><a class="code" href="cvmx-dfa-defs_8h.html#a233fa8d205715ef320a36f24a01e37cc">00526</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_PFC2_CTL (CVMX_ADD_IO_SEG(0x00011800370000A8ull))</span>
<a name="l00527"></a>00527 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00528"></a>00528 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00529"></a>00529 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_PFC3_CNT CVMX_DFA_PFC3_CNT_FUNC()</span>
<a name="l00530"></a>00530 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_PFC3_CNT_FUNC(<span class="keywordtype">void</span>)
<a name="l00531"></a>00531 {
<a name="l00532"></a>00532     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00533"></a>00533         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_PFC3_CNT not supported on this chip\n&quot;</span>);
<a name="l00534"></a>00534     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800370000C0ull);
<a name="l00535"></a>00535 }
<a name="l00536"></a>00536 <span class="preprocessor">#else</span>
<a name="l00537"></a><a class="code" href="cvmx-dfa-defs_8h.html#a05931ff1704b2de27ac64be31314ee84">00537</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_PFC3_CNT (CVMX_ADD_IO_SEG(0x00011800370000C0ull))</span>
<a name="l00538"></a>00538 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00540"></a>00540 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_PFC3_CTL CVMX_DFA_PFC3_CTL_FUNC()</span>
<a name="l00541"></a>00541 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_PFC3_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00542"></a>00542 {
<a name="l00543"></a>00543     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00544"></a>00544         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_PFC3_CTL not supported on this chip\n&quot;</span>);
<a name="l00545"></a>00545     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800370000B8ull);
<a name="l00546"></a>00546 }
<a name="l00547"></a>00547 <span class="preprocessor">#else</span>
<a name="l00548"></a><a class="code" href="cvmx-dfa-defs_8h.html#a7e772282e022fc498dceec8499341bd5">00548</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_PFC3_CTL (CVMX_ADD_IO_SEG(0x00011800370000B8ull))</span>
<a name="l00549"></a>00549 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00550"></a>00550 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00551"></a>00551 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_PFC_GCTL CVMX_DFA_PFC_GCTL_FUNC()</span>
<a name="l00552"></a>00552 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_PFC_GCTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00553"></a>00553 {
<a name="l00554"></a>00554     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00555"></a>00555         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_PFC_GCTL not supported on this chip\n&quot;</span>);
<a name="l00556"></a>00556     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180037000080ull);
<a name="l00557"></a>00557 }
<a name="l00558"></a>00558 <span class="preprocessor">#else</span>
<a name="l00559"></a><a class="code" href="cvmx-dfa-defs_8h.html#ae5b288ad7e12b2fcef9eb517da1ed61a">00559</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_PFC_GCTL (CVMX_ADD_IO_SEG(0x0001180037000080ull))</span>
<a name="l00560"></a>00560 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00561"></a>00561 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00562"></a>00562 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_RODT_COMP_CTL CVMX_DFA_RODT_COMP_CTL_FUNC()</span>
<a name="l00563"></a>00563 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_RODT_COMP_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00564"></a>00564 {
<a name="l00565"></a>00565     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00566"></a>00566         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_RODT_COMP_CTL not supported on this chip\n&quot;</span>);
<a name="l00567"></a>00567     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180030000068ull);
<a name="l00568"></a>00568 }
<a name="l00569"></a>00569 <span class="preprocessor">#else</span>
<a name="l00570"></a><a class="code" href="cvmx-dfa-defs_8h.html#a1df5bd2a0486494d1c43c5eacd5ded55">00570</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_RODT_COMP_CTL (CVMX_ADD_IO_SEG(0x0001180030000068ull))</span>
<a name="l00571"></a>00571 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00572"></a>00572 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00573"></a>00573 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_SBD_DBG0 CVMX_DFA_SBD_DBG0_FUNC()</span>
<a name="l00574"></a>00574 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_SBD_DBG0_FUNC(<span class="keywordtype">void</span>)
<a name="l00575"></a>00575 {
<a name="l00576"></a>00576     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00577"></a>00577         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_SBD_DBG0 not supported on this chip\n&quot;</span>);
<a name="l00578"></a>00578     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180030000040ull);
<a name="l00579"></a>00579 }
<a name="l00580"></a>00580 <span class="preprocessor">#else</span>
<a name="l00581"></a><a class="code" href="cvmx-dfa-defs_8h.html#aa0c673a7d8a778788e5eb808ceb2f4ad">00581</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_SBD_DBG0 (CVMX_ADD_IO_SEG(0x0001180030000040ull))</span>
<a name="l00582"></a>00582 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00583"></a>00583 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00584"></a>00584 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_SBD_DBG1 CVMX_DFA_SBD_DBG1_FUNC()</span>
<a name="l00585"></a>00585 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_SBD_DBG1_FUNC(<span class="keywordtype">void</span>)
<a name="l00586"></a>00586 {
<a name="l00587"></a>00587     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00588"></a>00588         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_SBD_DBG1 not supported on this chip\n&quot;</span>);
<a name="l00589"></a>00589     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180030000048ull);
<a name="l00590"></a>00590 }
<a name="l00591"></a>00591 <span class="preprocessor">#else</span>
<a name="l00592"></a><a class="code" href="cvmx-dfa-defs_8h.html#ac0470fc176040ea5853b5beca9c879ed">00592</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_SBD_DBG1 (CVMX_ADD_IO_SEG(0x0001180030000048ull))</span>
<a name="l00593"></a>00593 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00594"></a>00594 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00595"></a>00595 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_SBD_DBG2 CVMX_DFA_SBD_DBG2_FUNC()</span>
<a name="l00596"></a>00596 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_SBD_DBG2_FUNC(<span class="keywordtype">void</span>)
<a name="l00597"></a>00597 {
<a name="l00598"></a>00598     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00599"></a>00599         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_SBD_DBG2 not supported on this chip\n&quot;</span>);
<a name="l00600"></a>00600     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180030000050ull);
<a name="l00601"></a>00601 }
<a name="l00602"></a>00602 <span class="preprocessor">#else</span>
<a name="l00603"></a><a class="code" href="cvmx-dfa-defs_8h.html#a5826a468be52a97d3143b590d74f3d81">00603</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_SBD_DBG2 (CVMX_ADD_IO_SEG(0x0001180030000050ull))</span>
<a name="l00604"></a>00604 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00605"></a>00605 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00606"></a>00606 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_SBD_DBG3 CVMX_DFA_SBD_DBG3_FUNC()</span>
<a name="l00607"></a>00607 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFA_SBD_DBG3_FUNC(<span class="keywordtype">void</span>)
<a name="l00608"></a>00608 {
<a name="l00609"></a>00609     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00610"></a>00610         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFA_SBD_DBG3 not supported on this chip\n&quot;</span>);
<a name="l00611"></a>00611     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180030000058ull);
<a name="l00612"></a>00612 }
<a name="l00613"></a>00613 <span class="preprocessor">#else</span>
<a name="l00614"></a><a class="code" href="cvmx-dfa-defs_8h.html#af8899f3f29ebccf965eb66be3b08684c">00614</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFA_SBD_DBG3 (CVMX_ADD_IO_SEG(0x0001180030000058ull))</span>
<a name="l00615"></a>00615 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00616"></a>00616 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00617"></a>00617 <span class="comment">/**</span>
<a name="l00618"></a>00618 <span class="comment"> * cvmx_dfa_bist0</span>
<a name="l00619"></a>00619 <span class="comment"> *</span>
<a name="l00620"></a>00620 <span class="comment"> * This register shows the result of the BIST run on the HFA (per-DTC).</span>
<a name="l00621"></a>00621 <span class="comment"> * 1 = BIST error, 0 = BIST passed, is in progress, or never ran.</span>
<a name="l00622"></a>00622 <span class="comment"> */</span>
<a name="l00623"></a><a class="code" href="unioncvmx__dfa__bist0.html">00623</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__bist0.html" title="cvmx_dfa_bist0">cvmx_dfa_bist0</a> {
<a name="l00624"></a><a class="code" href="unioncvmx__dfa__bist0.html#ac75e198a305569c342c4b2d6014e7c94">00624</a>     uint64_t <a class="code" href="unioncvmx__dfa__bist0.html#ac75e198a305569c342c4b2d6014e7c94">u64</a>;
<a name="l00625"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html">00625</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html">cvmx_dfa_bist0_s</a> {
<a name="l00626"></a>00626 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00627"></a>00627 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html#a0c9f76065746bd1e8f5ed0004a7acd9e">reserved_28_63</a>               : 36;
<a name="l00628"></a>00628     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html#abbe44865c807050950b4239defe95e1f">gfb</a>                          : 4;  <span class="comment">/**&lt; BIST results for GFB RAMs (per cluster). */</span>
<a name="l00629"></a>00629     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html#a27c5472add019f66229676f05d00546e">stx3</a>                         : 2;  <span class="comment">/**&lt; BIST Results for STX3 RAM(s). */</span>
<a name="l00630"></a>00630     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html#a57e689bd2f7a63fd5a07da8800669edd">stx2</a>                         : 2;  <span class="comment">/**&lt; BIST results for STX2 RAMs. */</span>
<a name="l00631"></a>00631     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html#a642aa464e28af75648c72ae1cfa9437e">stx1</a>                         : 2;  <span class="comment">/**&lt; BIST results for STX1 RAMs. */</span>
<a name="l00632"></a>00632     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html#afd06c19aad9780cbbd8bbc270fd942e4">stx</a>                          : 2;  <span class="comment">/**&lt; BIST results for STX0 RAMs. */</span>
<a name="l00633"></a>00633     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html#ae7c7555eda699fbf96fdeff12bf0004b">dtx3</a>                         : 2;  <span class="comment">/**&lt; BIST Results for DTX3 RAM(s). */</span>
<a name="l00634"></a>00634     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html#ad038afc325cc14131c5471def25cbcb3">dtx2</a>                         : 2;  <span class="comment">/**&lt; BIST results for DTX2 RAMs. */</span>
<a name="l00635"></a>00635     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html#a498e9a7d8a6247ed79a828d9e5941986">dtx1</a>                         : 2;  <span class="comment">/**&lt; BIST results for DTX1 RAMs. */</span>
<a name="l00636"></a>00636     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html#aa7bd784b94aa1f677365f542bc01ffc2">dtx</a>                          : 2;  <span class="comment">/**&lt; BIST results for DTX0 RAMs. */</span>
<a name="l00637"></a>00637     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html#a0c8b08ff141b7f0268f13c0176986064">rdf</a>                          : 4;  <span class="comment">/**&lt; BIST results for RWB RAMs (per cluster). */</span>
<a name="l00638"></a>00638     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html#a85da133b145646f2ccc38b696298cc7c">pdb</a>                          : 4;  <span class="comment">/**&lt; BIST results for PDB RAMs (per cluster). */</span>
<a name="l00639"></a>00639 <span class="preprocessor">#else</span>
<a name="l00640"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html#a85da133b145646f2ccc38b696298cc7c">00640</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html#a85da133b145646f2ccc38b696298cc7c">pdb</a>                          : 4;
<a name="l00641"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html#a0c8b08ff141b7f0268f13c0176986064">00641</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html#a0c8b08ff141b7f0268f13c0176986064">rdf</a>                          : 4;
<a name="l00642"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html#aa7bd784b94aa1f677365f542bc01ffc2">00642</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html#aa7bd784b94aa1f677365f542bc01ffc2">dtx</a>                          : 2;
<a name="l00643"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html#a498e9a7d8a6247ed79a828d9e5941986">00643</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html#a498e9a7d8a6247ed79a828d9e5941986">dtx1</a>                         : 2;
<a name="l00644"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html#ad038afc325cc14131c5471def25cbcb3">00644</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html#ad038afc325cc14131c5471def25cbcb3">dtx2</a>                         : 2;
<a name="l00645"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html#ae7c7555eda699fbf96fdeff12bf0004b">00645</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html#ae7c7555eda699fbf96fdeff12bf0004b">dtx3</a>                         : 2;
<a name="l00646"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html#afd06c19aad9780cbbd8bbc270fd942e4">00646</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html#afd06c19aad9780cbbd8bbc270fd942e4">stx</a>                          : 2;
<a name="l00647"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html#a642aa464e28af75648c72ae1cfa9437e">00647</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html#a642aa464e28af75648c72ae1cfa9437e">stx1</a>                         : 2;
<a name="l00648"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html#a57e689bd2f7a63fd5a07da8800669edd">00648</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html#a57e689bd2f7a63fd5a07da8800669edd">stx2</a>                         : 2;
<a name="l00649"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html#a27c5472add019f66229676f05d00546e">00649</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html#a27c5472add019f66229676f05d00546e">stx3</a>                         : 2;
<a name="l00650"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html#abbe44865c807050950b4239defe95e1f">00650</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html#abbe44865c807050950b4239defe95e1f">gfb</a>                          : 4;
<a name="l00651"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html#a0c9f76065746bd1e8f5ed0004a7acd9e">00651</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__s.html#a0c9f76065746bd1e8f5ed0004a7acd9e">reserved_28_63</a>               : 36;
<a name="l00652"></a>00652 <span class="preprocessor">#endif</span>
<a name="l00653"></a>00653 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__bist0.html#a0eaced7b3c9dbe7ace49c99925ff7c0d">s</a>;
<a name="l00654"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn61xx.html">00654</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn61xx.html">cvmx_dfa_bist0_cn61xx</a> {
<a name="l00655"></a>00655 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00656"></a>00656 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn61xx.html#a9574b45009043ec961587fb0d68be08a">reserved_25_63</a>               : 39;
<a name="l00657"></a>00657     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn61xx.html#a885b9d45016c92426326c25348643e7f">gfb</a>                          : 1;  <span class="comment">/**&lt; Bist Results for GFB RAM(s) (per-cluster)</span>
<a name="l00658"></a>00658 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00659"></a>00659 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00660"></a>00660     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn61xx.html#aa5daf28f9375e9d6c5db067da27fe3ee">reserved_18_23</a>               : 6;
<a name="l00661"></a>00661     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn61xx.html#aac41cad46d15721080f23bab839fd56e">stx</a>                          : 2;  <span class="comment">/**&lt; Bist Results for STX0 RAM(s)</span>
<a name="l00662"></a>00662 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00663"></a>00663 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00664"></a>00664     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn61xx.html#af404b6733f3a03d283b1ba1883d0c443">reserved_10_15</a>               : 6;
<a name="l00665"></a>00665     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn61xx.html#a603b34ac8f1517ad3b5570898a8adb44">dtx</a>                          : 2;  <span class="comment">/**&lt; Bist Results for DTX0 RAM(s)</span>
<a name="l00666"></a>00666 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00667"></a>00667 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00668"></a>00668     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn61xx.html#ab2fcdf8e186641d7ffc2bdc0e67a60da">reserved_5_7</a>                 : 3;
<a name="l00669"></a>00669     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn61xx.html#ac129c2ee9b306a0d175f8640bf9546dc">rdf</a>                          : 1;  <span class="comment">/**&lt; Bist Results for RWB RAM(s) (per-cluster)</span>
<a name="l00670"></a>00670 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00671"></a>00671 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00672"></a>00672     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn61xx.html#ab136d54e579fd9001be7c61224fa2f57">reserved_1_3</a>                 : 3;
<a name="l00673"></a>00673     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn61xx.html#a0d0a9722ebe912f900cadc5ca960015e">pdb</a>                          : 1;  <span class="comment">/**&lt; Bist Results for PDB RAM(s) (per-cluster)</span>
<a name="l00674"></a>00674 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00675"></a>00675 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00676"></a>00676 <span class="preprocessor">#else</span>
<a name="l00677"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn61xx.html#a0d0a9722ebe912f900cadc5ca960015e">00677</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn61xx.html#a0d0a9722ebe912f900cadc5ca960015e">pdb</a>                          : 1;
<a name="l00678"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn61xx.html#ab136d54e579fd9001be7c61224fa2f57">00678</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn61xx.html#ab136d54e579fd9001be7c61224fa2f57">reserved_1_3</a>                 : 3;
<a name="l00679"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn61xx.html#ac129c2ee9b306a0d175f8640bf9546dc">00679</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn61xx.html#ac129c2ee9b306a0d175f8640bf9546dc">rdf</a>                          : 1;
<a name="l00680"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn61xx.html#ab2fcdf8e186641d7ffc2bdc0e67a60da">00680</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn61xx.html#ab2fcdf8e186641d7ffc2bdc0e67a60da">reserved_5_7</a>                 : 3;
<a name="l00681"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn61xx.html#a603b34ac8f1517ad3b5570898a8adb44">00681</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn61xx.html#a603b34ac8f1517ad3b5570898a8adb44">dtx</a>                          : 2;
<a name="l00682"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn61xx.html#af404b6733f3a03d283b1ba1883d0c443">00682</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn61xx.html#af404b6733f3a03d283b1ba1883d0c443">reserved_10_15</a>               : 6;
<a name="l00683"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn61xx.html#aac41cad46d15721080f23bab839fd56e">00683</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn61xx.html#aac41cad46d15721080f23bab839fd56e">stx</a>                          : 2;
<a name="l00684"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn61xx.html#aa5daf28f9375e9d6c5db067da27fe3ee">00684</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn61xx.html#aa5daf28f9375e9d6c5db067da27fe3ee">reserved_18_23</a>               : 6;
<a name="l00685"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn61xx.html#a885b9d45016c92426326c25348643e7f">00685</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn61xx.html#a885b9d45016c92426326c25348643e7f">gfb</a>                          : 1;
<a name="l00686"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn61xx.html#a9574b45009043ec961587fb0d68be08a">00686</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn61xx.html#a9574b45009043ec961587fb0d68be08a">reserved_25_63</a>               : 39;
<a name="l00687"></a>00687 <span class="preprocessor">#endif</span>
<a name="l00688"></a>00688 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__bist0.html#a980d46a9b3af6ddff49342f8a5031003">cn61xx</a>;
<a name="l00689"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html">00689</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html">cvmx_dfa_bist0_cn63xx</a> {
<a name="l00690"></a>00690 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00691"></a>00691 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html#a22bd53177bc4f4ef6f438af3e5047ff6">reserved_29_63</a>               : 35;
<a name="l00692"></a>00692     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html#ace3e7262e946286cd2d5cd38b14c5660">mwb</a>                          : 1;  <span class="comment">/**&lt; Bist Results for MWB RAM(s)</span>
<a name="l00693"></a>00693 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00694"></a>00694 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00695"></a>00695     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html#aac8d53c0471f1edcda4a3a9fc7752c13">reserved_25_27</a>               : 3;
<a name="l00696"></a>00696     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html#a82fdb07f5ccc7ea69aca8937342f102b">gfb</a>                          : 1;  <span class="comment">/**&lt; Bist Results for GFB RAM(s)</span>
<a name="l00697"></a>00697 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00698"></a>00698 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00699"></a>00699     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html#a6ebf974ef098e75c50a5df3241fc0d83">reserved_18_23</a>               : 6;
<a name="l00700"></a>00700     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html#a805025e74e748a82e7e528a5d05a0328">stx</a>                          : 2;  <span class="comment">/**&lt; Bist Results for STX RAM(s)</span>
<a name="l00701"></a>00701 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00702"></a>00702 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00703"></a>00703     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html#a609b3fcd35c659255d19778e34617794">reserved_10_15</a>               : 6;
<a name="l00704"></a>00704     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html#a051534df3ffe3119afe45253630aed57">dtx</a>                          : 2;  <span class="comment">/**&lt; Bist Results for DTX RAM(s)</span>
<a name="l00705"></a>00705 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00706"></a>00706 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00707"></a>00707     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html#a502868fcec560491682a28790ab0b37c">reserved_5_7</a>                 : 3;
<a name="l00708"></a>00708     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html#a91c5158219abe3fbb058dc15da7753b0">rdf</a>                          : 1;  <span class="comment">/**&lt; Bist Results for RWB[3:0] RAM(s)</span>
<a name="l00709"></a>00709 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00710"></a>00710 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00711"></a>00711     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html#a0c040289ef996a4d450a55a59a778ef2">reserved_1_3</a>                 : 3;
<a name="l00712"></a>00712     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html#a172eb1f7699aaa2b5f5e3258eca1c4ee">pdb</a>                          : 1;  <span class="comment">/**&lt; Bist Results for PDB RAM(s)</span>
<a name="l00713"></a>00713 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00714"></a>00714 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00715"></a>00715 <span class="preprocessor">#else</span>
<a name="l00716"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html#a172eb1f7699aaa2b5f5e3258eca1c4ee">00716</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html#a172eb1f7699aaa2b5f5e3258eca1c4ee">pdb</a>                          : 1;
<a name="l00717"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html#a0c040289ef996a4d450a55a59a778ef2">00717</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html#a0c040289ef996a4d450a55a59a778ef2">reserved_1_3</a>                 : 3;
<a name="l00718"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html#a91c5158219abe3fbb058dc15da7753b0">00718</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html#a91c5158219abe3fbb058dc15da7753b0">rdf</a>                          : 1;
<a name="l00719"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html#a502868fcec560491682a28790ab0b37c">00719</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html#a502868fcec560491682a28790ab0b37c">reserved_5_7</a>                 : 3;
<a name="l00720"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html#a051534df3ffe3119afe45253630aed57">00720</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html#a051534df3ffe3119afe45253630aed57">dtx</a>                          : 2;
<a name="l00721"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html#a609b3fcd35c659255d19778e34617794">00721</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html#a609b3fcd35c659255d19778e34617794">reserved_10_15</a>               : 6;
<a name="l00722"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html#a805025e74e748a82e7e528a5d05a0328">00722</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html#a805025e74e748a82e7e528a5d05a0328">stx</a>                          : 2;
<a name="l00723"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html#a6ebf974ef098e75c50a5df3241fc0d83">00723</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html#a6ebf974ef098e75c50a5df3241fc0d83">reserved_18_23</a>               : 6;
<a name="l00724"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html#a82fdb07f5ccc7ea69aca8937342f102b">00724</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html#a82fdb07f5ccc7ea69aca8937342f102b">gfb</a>                          : 1;
<a name="l00725"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html#aac8d53c0471f1edcda4a3a9fc7752c13">00725</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html#aac8d53c0471f1edcda4a3a9fc7752c13">reserved_25_27</a>               : 3;
<a name="l00726"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html#ace3e7262e946286cd2d5cd38b14c5660">00726</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html#ace3e7262e946286cd2d5cd38b14c5660">mwb</a>                          : 1;
<a name="l00727"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html#a22bd53177bc4f4ef6f438af3e5047ff6">00727</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html#a22bd53177bc4f4ef6f438af3e5047ff6">reserved_29_63</a>               : 35;
<a name="l00728"></a>00728 <span class="preprocessor">#endif</span>
<a name="l00729"></a>00729 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__bist0.html#a9447907dbb9ce937604e2a9f60bc6851">cn63xx</a>;
<a name="l00730"></a><a class="code" href="unioncvmx__dfa__bist0.html#aeacd9c0f68836c4caad9b508c290a93f">00730</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html">cvmx_dfa_bist0_cn63xx</a>          <a class="code" href="unioncvmx__dfa__bist0.html#aeacd9c0f68836c4caad9b508c290a93f">cn63xxp1</a>;
<a name="l00731"></a><a class="code" href="unioncvmx__dfa__bist0.html#ae645645d38b9d1e189d42555cba33a2c">00731</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn63xx.html">cvmx_dfa_bist0_cn63xx</a>          <a class="code" href="unioncvmx__dfa__bist0.html#ae645645d38b9d1e189d42555cba33a2c">cn66xx</a>;
<a name="l00732"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html">00732</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html">cvmx_dfa_bist0_cn68xx</a> {
<a name="l00733"></a>00733 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00734"></a>00734 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#a179dece19baae4df202284962b65e767">reserved_30_63</a>               : 34;
<a name="l00735"></a>00735     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#a169fd046a29881fe46c755204ec1fdd4">mrp</a>                          : 2;  <span class="comment">/**&lt; Bist Results for MRP RAM(s) (per-DLC)</span>
<a name="l00736"></a>00736 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00737"></a>00737 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00738"></a>00738     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#ad7c89c2093c270279accb63e9d2cde22">reserved_27_27</a>               : 1;
<a name="l00739"></a>00739     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#ad998ab9aee25e6584a890914d22dfdd8">gfb</a>                          : 3;  <span class="comment">/**&lt; Bist Results for GFB RAM(s) (per-cluster)</span>
<a name="l00740"></a>00740 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00741"></a>00741 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00742"></a>00742     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#a519f44652eb7db243f50e0cb6ab3be4a">reserved_22_23</a>               : 2;
<a name="l00743"></a>00743     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#a0d9722fed44a8de902462c3312cfff05">stx2</a>                         : 2;  <span class="comment">/**&lt; Bist Results for STX2 RAM(s)</span>
<a name="l00744"></a>00744 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00745"></a>00745 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00746"></a>00746     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#af039c516025884f78a762590ad3b39b5">stx1</a>                         : 2;  <span class="comment">/**&lt; Bist Results for STX1 RAM(s)</span>
<a name="l00747"></a>00747 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00748"></a>00748 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00749"></a>00749     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#a917b07c79f8806494e0217ad55cb3b36">stx</a>                          : 2;  <span class="comment">/**&lt; Bist Results for STX0 RAM(s)</span>
<a name="l00750"></a>00750 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00751"></a>00751 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00752"></a>00752     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#a2644035c84262a093ba94c2021d77f28">reserved_14_15</a>               : 2;
<a name="l00753"></a>00753     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#a753549ac859dfa832fddefb50ffeffe7">dtx2</a>                         : 2;  <span class="comment">/**&lt; Bist Results for DTX2 RAM(s)</span>
<a name="l00754"></a>00754 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00755"></a>00755 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00756"></a>00756     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#a316a8a70c3e7cfc2f7394ca4f2344cc1">dtx1</a>                         : 2;  <span class="comment">/**&lt; Bist Results for DTX1 RAM(s)</span>
<a name="l00757"></a>00757 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00758"></a>00758 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00759"></a>00759     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#aceef1fb00e3631d5d63d590d086c5884">dtx</a>                          : 2;  <span class="comment">/**&lt; Bist Results for DTX0 RAM(s)</span>
<a name="l00760"></a>00760 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00761"></a>00761 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00762"></a>00762     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#a6001e3254a1a5ee2cf2afe633506400f">reserved_7_7</a>                 : 1;
<a name="l00763"></a>00763     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#a04a13240cd106bc02b819b87b5fb0688">rdf</a>                          : 3;  <span class="comment">/**&lt; Bist Results for RWB RAM(s) (per-cluster)</span>
<a name="l00764"></a>00764 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00765"></a>00765 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00766"></a>00766     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#ae24ad85eb006d353f7c864d3d8377ae1">reserved_3_3</a>                 : 1;
<a name="l00767"></a>00767     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#a4d36ccb12ca7dee13ec593f3b9bdeec5">pdb</a>                          : 3;  <span class="comment">/**&lt; Bist Results for PDB RAM(s) (per-cluster)</span>
<a name="l00768"></a>00768 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00769"></a>00769 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00770"></a>00770 <span class="preprocessor">#else</span>
<a name="l00771"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#a4d36ccb12ca7dee13ec593f3b9bdeec5">00771</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#a4d36ccb12ca7dee13ec593f3b9bdeec5">pdb</a>                          : 3;
<a name="l00772"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#ae24ad85eb006d353f7c864d3d8377ae1">00772</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#ae24ad85eb006d353f7c864d3d8377ae1">reserved_3_3</a>                 : 1;
<a name="l00773"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#a04a13240cd106bc02b819b87b5fb0688">00773</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#a04a13240cd106bc02b819b87b5fb0688">rdf</a>                          : 3;
<a name="l00774"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#a6001e3254a1a5ee2cf2afe633506400f">00774</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#a6001e3254a1a5ee2cf2afe633506400f">reserved_7_7</a>                 : 1;
<a name="l00775"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#aceef1fb00e3631d5d63d590d086c5884">00775</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#aceef1fb00e3631d5d63d590d086c5884">dtx</a>                          : 2;
<a name="l00776"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#a316a8a70c3e7cfc2f7394ca4f2344cc1">00776</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#a316a8a70c3e7cfc2f7394ca4f2344cc1">dtx1</a>                         : 2;
<a name="l00777"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#a753549ac859dfa832fddefb50ffeffe7">00777</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#a753549ac859dfa832fddefb50ffeffe7">dtx2</a>                         : 2;
<a name="l00778"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#a2644035c84262a093ba94c2021d77f28">00778</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#a2644035c84262a093ba94c2021d77f28">reserved_14_15</a>               : 2;
<a name="l00779"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#a917b07c79f8806494e0217ad55cb3b36">00779</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#a917b07c79f8806494e0217ad55cb3b36">stx</a>                          : 2;
<a name="l00780"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#af039c516025884f78a762590ad3b39b5">00780</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#af039c516025884f78a762590ad3b39b5">stx1</a>                         : 2;
<a name="l00781"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#a0d9722fed44a8de902462c3312cfff05">00781</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#a0d9722fed44a8de902462c3312cfff05">stx2</a>                         : 2;
<a name="l00782"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#a519f44652eb7db243f50e0cb6ab3be4a">00782</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#a519f44652eb7db243f50e0cb6ab3be4a">reserved_22_23</a>               : 2;
<a name="l00783"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#ad998ab9aee25e6584a890914d22dfdd8">00783</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#ad998ab9aee25e6584a890914d22dfdd8">gfb</a>                          : 3;
<a name="l00784"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#ad7c89c2093c270279accb63e9d2cde22">00784</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#ad7c89c2093c270279accb63e9d2cde22">reserved_27_27</a>               : 1;
<a name="l00785"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#a169fd046a29881fe46c755204ec1fdd4">00785</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#a169fd046a29881fe46c755204ec1fdd4">mrp</a>                          : 2;
<a name="l00786"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#a179dece19baae4df202284962b65e767">00786</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html#a179dece19baae4df202284962b65e767">reserved_30_63</a>               : 34;
<a name="l00787"></a>00787 <span class="preprocessor">#endif</span>
<a name="l00788"></a>00788 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__bist0.html#a3a52cf8fcba330ad8deea4ad62c869dd">cn68xx</a>;
<a name="l00789"></a><a class="code" href="unioncvmx__dfa__bist0.html#a6ceb73d8e9f95f662ed96dba5b9c3be0">00789</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn68xx.html">cvmx_dfa_bist0_cn68xx</a>          <a class="code" href="unioncvmx__dfa__bist0.html#a6ceb73d8e9f95f662ed96dba5b9c3be0">cn68xxp1</a>;
<a name="l00790"></a><a class="code" href="unioncvmx__dfa__bist0.html#a04d45fea37ea7057d32242bc49869290">00790</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn61xx.html">cvmx_dfa_bist0_cn61xx</a>          <a class="code" href="unioncvmx__dfa__bist0.html#a04d45fea37ea7057d32242bc49869290">cn70xx</a>;
<a name="l00791"></a><a class="code" href="unioncvmx__dfa__bist0.html#a14768e4cac36b9337192370eacfbe741">00791</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn61xx.html">cvmx_dfa_bist0_cn61xx</a>          <a class="code" href="unioncvmx__dfa__bist0.html#a14768e4cac36b9337192370eacfbe741">cn70xxp1</a>;
<a name="l00792"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html">00792</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html">cvmx_dfa_bist0_cn73xx</a> {
<a name="l00793"></a>00793 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00794"></a>00794 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#a8cb011ab8decee081e3089156db100a6">reserved_30_63</a>               : 34;
<a name="l00795"></a>00795     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#a42d24b08dfe58eba9b81dc8e60baac93">mrp</a>                          : 2;  <span class="comment">/**&lt; BIST results for MRP RAM(s) (per-DLC) */</span>
<a name="l00796"></a>00796     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#abf72995a4a7c38378d338095d8bbc06d">reserved_26_27</a>               : 2;
<a name="l00797"></a>00797     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#a8774e54a35004a44747bc64f3ed7e48e">gfb</a>                          : 2;  <span class="comment">/**&lt; BIST results for GFB RAMs (per cluster) */</span>
<a name="l00798"></a>00798     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#abd7a00aea7bce68adccaf423228247eb">reserved_20_23</a>               : 4;
<a name="l00799"></a>00799     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#aaf59229c30e5e3abe0c14e43d397eb7e">stx1</a>                         : 2;  <span class="comment">/**&lt; BIST results for STX1 RAMs */</span>
<a name="l00800"></a>00800     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#a435f7b8b547cdc96caf5199bf097b6ee">stx</a>                          : 2;  <span class="comment">/**&lt; BIST results for STX0 RAMs */</span>
<a name="l00801"></a>00801     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#a39c874cb3c451689b0d8bd4871e2254f">reserved_12_15</a>               : 4;
<a name="l00802"></a>00802     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#a9c6c0c9f4738f96816dc5cdd4bb509e1">dtx1</a>                         : 2;  <span class="comment">/**&lt; BIST results for DTX1 RAMs */</span>
<a name="l00803"></a>00803     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#a34f2017d30c823004af9f29353befda2">dtx</a>                          : 2;  <span class="comment">/**&lt; BIST results for DTX0 RAMs */</span>
<a name="l00804"></a>00804     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#a598fb478cb2e14ac958961eb2155743c">reserved_6_7</a>                 : 2;
<a name="l00805"></a>00805     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#af000b061006ba1775f85a1b404d4c536">rdf</a>                          : 2;  <span class="comment">/**&lt; BIST results for RWB RAMs (per cluster) */</span>
<a name="l00806"></a>00806     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#aed6bce8f95c97201673003fb690cd8b5">reserved_2_3</a>                 : 2;
<a name="l00807"></a>00807     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#a530abab57ccf86104547c12dc5383c1f">pdb</a>                          : 2;  <span class="comment">/**&lt; BIST results for PDB RAM(s) (per cluster) */</span>
<a name="l00808"></a>00808 <span class="preprocessor">#else</span>
<a name="l00809"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#a530abab57ccf86104547c12dc5383c1f">00809</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#a530abab57ccf86104547c12dc5383c1f">pdb</a>                          : 2;
<a name="l00810"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#aed6bce8f95c97201673003fb690cd8b5">00810</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#aed6bce8f95c97201673003fb690cd8b5">reserved_2_3</a>                 : 2;
<a name="l00811"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#af000b061006ba1775f85a1b404d4c536">00811</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#af000b061006ba1775f85a1b404d4c536">rdf</a>                          : 2;
<a name="l00812"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#a598fb478cb2e14ac958961eb2155743c">00812</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#a598fb478cb2e14ac958961eb2155743c">reserved_6_7</a>                 : 2;
<a name="l00813"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#a34f2017d30c823004af9f29353befda2">00813</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#a34f2017d30c823004af9f29353befda2">dtx</a>                          : 2;
<a name="l00814"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#a9c6c0c9f4738f96816dc5cdd4bb509e1">00814</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#a9c6c0c9f4738f96816dc5cdd4bb509e1">dtx1</a>                         : 2;
<a name="l00815"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#a39c874cb3c451689b0d8bd4871e2254f">00815</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#a39c874cb3c451689b0d8bd4871e2254f">reserved_12_15</a>               : 4;
<a name="l00816"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#a435f7b8b547cdc96caf5199bf097b6ee">00816</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#a435f7b8b547cdc96caf5199bf097b6ee">stx</a>                          : 2;
<a name="l00817"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#aaf59229c30e5e3abe0c14e43d397eb7e">00817</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#aaf59229c30e5e3abe0c14e43d397eb7e">stx1</a>                         : 2;
<a name="l00818"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#abd7a00aea7bce68adccaf423228247eb">00818</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#abd7a00aea7bce68adccaf423228247eb">reserved_20_23</a>               : 4;
<a name="l00819"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#a8774e54a35004a44747bc64f3ed7e48e">00819</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#a8774e54a35004a44747bc64f3ed7e48e">gfb</a>                          : 2;
<a name="l00820"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#abf72995a4a7c38378d338095d8bbc06d">00820</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#abf72995a4a7c38378d338095d8bbc06d">reserved_26_27</a>               : 2;
<a name="l00821"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#a42d24b08dfe58eba9b81dc8e60baac93">00821</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#a42d24b08dfe58eba9b81dc8e60baac93">mrp</a>                          : 2;
<a name="l00822"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#a8cb011ab8decee081e3089156db100a6">00822</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn73xx.html#a8cb011ab8decee081e3089156db100a6">reserved_30_63</a>               : 34;
<a name="l00823"></a>00823 <span class="preprocessor">#endif</span>
<a name="l00824"></a>00824 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__bist0.html#a4cc40fa0e71609b0e094d432a69e2d84">cn73xx</a>;
<a name="l00825"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html">00825</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html">cvmx_dfa_bist0_cn78xx</a> {
<a name="l00826"></a>00826 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00827"></a>00827 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#a0af625040dc4cfe7792cd58198cf7eaf">reserved_30_63</a>               : 34;
<a name="l00828"></a>00828     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#a3ed840a67c31658ce2afea5e0c01cc11">mrp</a>                          : 2;  <span class="comment">/**&lt; BIST results for MRP RAM(s) (per-DLC). */</span>
<a name="l00829"></a>00829     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#ac33f3ec347da67db380ba067ed43d70e">gfb</a>                          : 4;  <span class="comment">/**&lt; BIST results for GFB RAMs (per cluster). */</span>
<a name="l00830"></a>00830     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#a3f031e46e00033cdfc374fb011d2e21f">stx3</a>                         : 2;  <span class="comment">/**&lt; BIST Results for STX3 RAM(s). */</span>
<a name="l00831"></a>00831     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#ac8039f1579a69d5cbd7308b919b9f174">stx2</a>                         : 2;  <span class="comment">/**&lt; BIST results for STX2 RAMs. */</span>
<a name="l00832"></a>00832     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#a3230ea1f3722c3dfac999e4f99c328a2">stx1</a>                         : 2;  <span class="comment">/**&lt; BIST results for STX1 RAMs. */</span>
<a name="l00833"></a>00833     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#a3a533bfe181e171d27e60f3c674ad5da">stx</a>                          : 2;  <span class="comment">/**&lt; BIST results for STX0 RAMs. */</span>
<a name="l00834"></a>00834     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#aa7ad5d6fd979453362c47ce58055d283">dtx3</a>                         : 2;  <span class="comment">/**&lt; BIST Results for DTX3 RAM(s). */</span>
<a name="l00835"></a>00835     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#afb961f3705457088f36435999930e3ec">dtx2</a>                         : 2;  <span class="comment">/**&lt; BIST results for DTX2 RAMs. */</span>
<a name="l00836"></a>00836     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#ae007086c6d1e86de684ddeb0cea52b8d">dtx1</a>                         : 2;  <span class="comment">/**&lt; BIST results for DTX1 RAMs. */</span>
<a name="l00837"></a>00837     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#ac55f3866cede41f4a0c83ce0253d5f3c">dtx</a>                          : 2;  <span class="comment">/**&lt; BIST results for DTX0 RAMs. */</span>
<a name="l00838"></a>00838     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#a800986d88fc4e5cc97f3f20aa065cda8">rdf</a>                          : 4;  <span class="comment">/**&lt; BIST results for RWB RAMs (per cluster). */</span>
<a name="l00839"></a>00839     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#a40871f2279b047ea947c1b53b040d47d">pdb</a>                          : 4;  <span class="comment">/**&lt; BIST results for PDB RAMs (per cluster). */</span>
<a name="l00840"></a>00840 <span class="preprocessor">#else</span>
<a name="l00841"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#a40871f2279b047ea947c1b53b040d47d">00841</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#a40871f2279b047ea947c1b53b040d47d">pdb</a>                          : 4;
<a name="l00842"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#a800986d88fc4e5cc97f3f20aa065cda8">00842</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#a800986d88fc4e5cc97f3f20aa065cda8">rdf</a>                          : 4;
<a name="l00843"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#ac55f3866cede41f4a0c83ce0253d5f3c">00843</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#ac55f3866cede41f4a0c83ce0253d5f3c">dtx</a>                          : 2;
<a name="l00844"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#ae007086c6d1e86de684ddeb0cea52b8d">00844</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#ae007086c6d1e86de684ddeb0cea52b8d">dtx1</a>                         : 2;
<a name="l00845"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#afb961f3705457088f36435999930e3ec">00845</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#afb961f3705457088f36435999930e3ec">dtx2</a>                         : 2;
<a name="l00846"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#aa7ad5d6fd979453362c47ce58055d283">00846</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#aa7ad5d6fd979453362c47ce58055d283">dtx3</a>                         : 2;
<a name="l00847"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#a3a533bfe181e171d27e60f3c674ad5da">00847</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#a3a533bfe181e171d27e60f3c674ad5da">stx</a>                          : 2;
<a name="l00848"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#a3230ea1f3722c3dfac999e4f99c328a2">00848</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#a3230ea1f3722c3dfac999e4f99c328a2">stx1</a>                         : 2;
<a name="l00849"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#ac8039f1579a69d5cbd7308b919b9f174">00849</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#ac8039f1579a69d5cbd7308b919b9f174">stx2</a>                         : 2;
<a name="l00850"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#a3f031e46e00033cdfc374fb011d2e21f">00850</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#a3f031e46e00033cdfc374fb011d2e21f">stx3</a>                         : 2;
<a name="l00851"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#ac33f3ec347da67db380ba067ed43d70e">00851</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#ac33f3ec347da67db380ba067ed43d70e">gfb</a>                          : 4;
<a name="l00852"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#a3ed840a67c31658ce2afea5e0c01cc11">00852</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#a3ed840a67c31658ce2afea5e0c01cc11">mrp</a>                          : 2;
<a name="l00853"></a><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#a0af625040dc4cfe7792cd58198cf7eaf">00853</a>     uint64_t <a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html#a0af625040dc4cfe7792cd58198cf7eaf">reserved_30_63</a>               : 34;
<a name="l00854"></a>00854 <span class="preprocessor">#endif</span>
<a name="l00855"></a>00855 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__bist0.html#a9539c665a999bfc9c037cda7b6f161f1">cn78xx</a>;
<a name="l00856"></a><a class="code" href="unioncvmx__dfa__bist0.html#a3738eb1550e72bf44f8f7ab774a26d2b">00856</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__bist0_1_1cvmx__dfa__bist0__cn78xx.html">cvmx_dfa_bist0_cn78xx</a>          <a class="code" href="unioncvmx__dfa__bist0.html#a3738eb1550e72bf44f8f7ab774a26d2b">cn78xxp1</a>;
<a name="l00857"></a>00857 };
<a name="l00858"></a><a class="code" href="cvmx-dfa-defs_8h.html#a177733db7eec69ff3d68f311bf2a8c10">00858</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__bist0.html" title="cvmx_dfa_bist0">cvmx_dfa_bist0</a> <a class="code" href="unioncvmx__dfa__bist0.html" title="cvmx_dfa_bist0">cvmx_dfa_bist0_t</a>;
<a name="l00859"></a>00859 <span class="comment"></span>
<a name="l00860"></a>00860 <span class="comment">/**</span>
<a name="l00861"></a>00861 <span class="comment"> * cvmx_dfa_bist1</span>
<a name="l00862"></a>00862 <span class="comment"> *</span>
<a name="l00863"></a>00863 <span class="comment"> * This register shows the result of the BIST run on the HFA (globals).</span>
<a name="l00864"></a>00864 <span class="comment"> * 1 = BIST error, 0 = BIST passed, is in progress, or never ran.</span>
<a name="l00865"></a>00865 <span class="comment"> */</span>
<a name="l00866"></a><a class="code" href="unioncvmx__dfa__bist1.html">00866</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__bist1.html" title="cvmx_dfa_bist1">cvmx_dfa_bist1</a> {
<a name="l00867"></a><a class="code" href="unioncvmx__dfa__bist1.html#a1dec7493593c753c9e790cddb6284dc8">00867</a>     uint64_t <a class="code" href="unioncvmx__dfa__bist1.html#a1dec7493593c753c9e790cddb6284dc8">u64</a>;
<a name="l00868"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html">00868</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html">cvmx_dfa_bist1_s</a> {
<a name="l00869"></a>00869 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00870"></a>00870 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#aeca9cb87dfc13725992520834f31e7ae">reserved_24_63</a>               : 40;
<a name="l00871"></a>00871     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a45f5357053ed2eec9a9637b391c1b3a9">dc3ram3</a>                      : 1;  <span class="comment">/**&lt; Cluster 3 BIST results for RAM3 RAM. */</span>
<a name="l00872"></a>00872     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a43990ca09d129efeda19ac13c9d852c0">dc3ram2</a>                      : 1;  <span class="comment">/**&lt; Cluster 3 BIST results for RAM2 RAM. */</span>
<a name="l00873"></a>00873     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a71ca8d067de5ccc1eb285ae57e1ffe4c">dc3ram1</a>                      : 1;  <span class="comment">/**&lt; Cluster 3 BIST results for RAM1 RAM. */</span>
<a name="l00874"></a>00874     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#add9e113f9f8ed63c3377b2fa361bff4c">dlc1ram</a>                      : 1;  <span class="comment">/**&lt; DLC1 BIST results. */</span>
<a name="l00875"></a>00875     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#aafe59b43d255b5777048843853d24387">dlc0ram</a>                      : 1;  <span class="comment">/**&lt; DLC0 BIST results. */</span>
<a name="l00876"></a>00876     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a7ef71ed724f4ba8a61a08153d593a956">dc2ram3</a>                      : 1;  <span class="comment">/**&lt; Cluster 2 BIST results for RAM3 RAM. */</span>
<a name="l00877"></a>00877     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#ac8d12c5ca98a1e98efdfcfda649772e6">dc2ram2</a>                      : 1;  <span class="comment">/**&lt; Cluster 2 BIST results for RAM2 RAM. */</span>
<a name="l00878"></a>00878     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#adea775c3d86e117e7b27cb71e565b284">dc2ram1</a>                      : 1;  <span class="comment">/**&lt; Cluster 2 BIST results for RAM1 RAM. */</span>
<a name="l00879"></a>00879     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a49bf7c1001a3b4bd9e9ef4ca088c38df">dc1ram3</a>                      : 1;  <span class="comment">/**&lt; Cluster 1 BIST results for RAM3 RAM. */</span>
<a name="l00880"></a>00880     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a9caf1de085b2ce4c99cb94c3d4e154bc">dc1ram2</a>                      : 1;  <span class="comment">/**&lt; Cluster 1 BIST results for RAM2 RAM. */</span>
<a name="l00881"></a>00881     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a8b0a8ac0ab1a6ea1cc959c7d47ab06e6">dc1ram1</a>                      : 1;  <span class="comment">/**&lt; Cluster 1 BIST results for RAM1 RAM. */</span>
<a name="l00882"></a>00882     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#aa9ffdb816bf023a5a9ead09cdbf1e36d">ram3</a>                         : 1;  <span class="comment">/**&lt; Cluster 0 BIST results for RAM3 RAM. */</span>
<a name="l00883"></a>00883     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a51751fe6eea11d5d7e181fe5f5caf736">ram2</a>                         : 1;  <span class="comment">/**&lt; Cluster 0 BIST results for RAM2 RAM. */</span>
<a name="l00884"></a>00884     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a3ea5aae24dd73b5ede8a5616093063ac">ram1</a>                         : 1;  <span class="comment">/**&lt; Cluster 0 BIST results for RAM1 RAM. */</span>
<a name="l00885"></a>00885     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a20220321e95976316d64bdcc99988d33">crq</a>                          : 1;  <span class="comment">/**&lt; BIST results for CRQ RAM. */</span>
<a name="l00886"></a>00886     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a4920f7f6743f1d89acaf8d0401dc8028">gutv</a>                         : 1;  <span class="comment">/**&lt; BIST results for GUTV RAM. */</span>
<a name="l00887"></a>00887     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a23e07b3c41206f030f7945ce621ded28">gutp</a>                         : 4;  <span class="comment">/**&lt; BIST results for GUTP RAMs (per-cluster). */</span>
<a name="l00888"></a>00888     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a0cf906ec1cc8e927174d980d9003e89c">ncd</a>                          : 1;  <span class="comment">/**&lt; BIST results for NCD RAM. */</span>
<a name="l00889"></a>00889     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#ac3d70230bc243277c3c4b3de1f2fa3bc">gif</a>                          : 1;  <span class="comment">/**&lt; BIST results for GIF RAM. */</span>
<a name="l00890"></a>00890     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#ad7c3c772f35fc153248e1f3e5d354a53">gib</a>                          : 1;  <span class="comment">/**&lt; BIST results for GIB RAM. */</span>
<a name="l00891"></a>00891     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a6917a3bfc20cfd61f5b982507e455d16">gfu</a>                          : 1;  <span class="comment">/**&lt; BIST results for GFU RAM. */</span>
<a name="l00892"></a>00892 <span class="preprocessor">#else</span>
<a name="l00893"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a6917a3bfc20cfd61f5b982507e455d16">00893</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a6917a3bfc20cfd61f5b982507e455d16">gfu</a>                          : 1;
<a name="l00894"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#ad7c3c772f35fc153248e1f3e5d354a53">00894</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#ad7c3c772f35fc153248e1f3e5d354a53">gib</a>                          : 1;
<a name="l00895"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#ac3d70230bc243277c3c4b3de1f2fa3bc">00895</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#ac3d70230bc243277c3c4b3de1f2fa3bc">gif</a>                          : 1;
<a name="l00896"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a0cf906ec1cc8e927174d980d9003e89c">00896</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a0cf906ec1cc8e927174d980d9003e89c">ncd</a>                          : 1;
<a name="l00897"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a23e07b3c41206f030f7945ce621ded28">00897</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a23e07b3c41206f030f7945ce621ded28">gutp</a>                         : 4;
<a name="l00898"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a4920f7f6743f1d89acaf8d0401dc8028">00898</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a4920f7f6743f1d89acaf8d0401dc8028">gutv</a>                         : 1;
<a name="l00899"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a20220321e95976316d64bdcc99988d33">00899</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a20220321e95976316d64bdcc99988d33">crq</a>                          : 1;
<a name="l00900"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a3ea5aae24dd73b5ede8a5616093063ac">00900</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a3ea5aae24dd73b5ede8a5616093063ac">ram1</a>                         : 1;
<a name="l00901"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a51751fe6eea11d5d7e181fe5f5caf736">00901</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a51751fe6eea11d5d7e181fe5f5caf736">ram2</a>                         : 1;
<a name="l00902"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#aa9ffdb816bf023a5a9ead09cdbf1e36d">00902</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#aa9ffdb816bf023a5a9ead09cdbf1e36d">ram3</a>                         : 1;
<a name="l00903"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a8b0a8ac0ab1a6ea1cc959c7d47ab06e6">00903</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a8b0a8ac0ab1a6ea1cc959c7d47ab06e6">dc1ram1</a>                      : 1;
<a name="l00904"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a9caf1de085b2ce4c99cb94c3d4e154bc">00904</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a9caf1de085b2ce4c99cb94c3d4e154bc">dc1ram2</a>                      : 1;
<a name="l00905"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a49bf7c1001a3b4bd9e9ef4ca088c38df">00905</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a49bf7c1001a3b4bd9e9ef4ca088c38df">dc1ram3</a>                      : 1;
<a name="l00906"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#adea775c3d86e117e7b27cb71e565b284">00906</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#adea775c3d86e117e7b27cb71e565b284">dc2ram1</a>                      : 1;
<a name="l00907"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#ac8d12c5ca98a1e98efdfcfda649772e6">00907</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#ac8d12c5ca98a1e98efdfcfda649772e6">dc2ram2</a>                      : 1;
<a name="l00908"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a7ef71ed724f4ba8a61a08153d593a956">00908</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a7ef71ed724f4ba8a61a08153d593a956">dc2ram3</a>                      : 1;
<a name="l00909"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#aafe59b43d255b5777048843853d24387">00909</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#aafe59b43d255b5777048843853d24387">dlc0ram</a>                      : 1;
<a name="l00910"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#add9e113f9f8ed63c3377b2fa361bff4c">00910</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#add9e113f9f8ed63c3377b2fa361bff4c">dlc1ram</a>                      : 1;
<a name="l00911"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a71ca8d067de5ccc1eb285ae57e1ffe4c">00911</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a71ca8d067de5ccc1eb285ae57e1ffe4c">dc3ram1</a>                      : 1;
<a name="l00912"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a43990ca09d129efeda19ac13c9d852c0">00912</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a43990ca09d129efeda19ac13c9d852c0">dc3ram2</a>                      : 1;
<a name="l00913"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a45f5357053ed2eec9a9637b391c1b3a9">00913</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#a45f5357053ed2eec9a9637b391c1b3a9">dc3ram3</a>                      : 1;
<a name="l00914"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#aeca9cb87dfc13725992520834f31e7ae">00914</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html#aeca9cb87dfc13725992520834f31e7ae">reserved_24_63</a>               : 40;
<a name="l00915"></a>00915 <span class="preprocessor">#endif</span>
<a name="l00916"></a>00916 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__bist1.html#ae524a910888e52f03c2adf79a4c7ba32">s</a>;
<a name="l00917"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html">00917</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html">cvmx_dfa_bist1_cn61xx</a> {
<a name="l00918"></a>00918 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00919"></a>00919 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#ae796a2840e2ee5ca965ec057b360d608">reserved_20_63</a>               : 44;
<a name="l00920"></a>00920     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#a612b1798b94e47ddce0ff0a3fc727f52">dlc0ram</a>                      : 1;  <span class="comment">/**&lt; DLC0 Bist Results</span>
<a name="l00921"></a>00921 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00922"></a>00922 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00923"></a>00923     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#a1045b97bf79cd4c151e3d8d1c145f0ce">reserved_13_18</a>               : 6;
<a name="l00924"></a>00924     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#aee844da385c3dae27608ba53504e43da">ram3</a>                         : 1;  <span class="comment">/**&lt; Cluster#0 Bist Results for RAM3 RAM</span>
<a name="l00925"></a>00925 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00926"></a>00926 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00927"></a>00927     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#a5498bb5a8d370a40ad0a5e2ad3b10723">ram2</a>                         : 1;  <span class="comment">/**&lt; Cluster#0 Bist Results for RAM2 RAM</span>
<a name="l00928"></a>00928 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00929"></a>00929 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00930"></a>00930     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#a398aa4ec6d78cc2f75b2b4e0d204a16b">ram1</a>                         : 1;  <span class="comment">/**&lt; Cluster#0 Bist Results for RAM1 RAM</span>
<a name="l00931"></a>00931 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00932"></a>00932 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00933"></a>00933     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#a3884a9e1cb15fba73a52d042733b0265">crq</a>                          : 1;  <span class="comment">/**&lt; Bist Results for CRQ RAM</span>
<a name="l00934"></a>00934 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00935"></a>00935 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00936"></a>00936     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#a7d4eeccfe542ab27d91ebdb6c2a10468">gutv</a>                         : 1;  <span class="comment">/**&lt; Bist Results for GUTV RAM</span>
<a name="l00937"></a>00937 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00938"></a>00938 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00939"></a>00939     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#a7bd5ba54e3d806745a6797424f310a47">reserved_5_7</a>                 : 3;
<a name="l00940"></a>00940     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#a4aba18e5c979fcc3844fe7ca95bd31d1">gutp</a>                         : 1;  <span class="comment">/**&lt; Bist Results for GUTP RAMs</span>
<a name="l00941"></a>00941 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00942"></a>00942 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00943"></a>00943     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#a67b44a8f6a7898e1ae0fb3379f43b1f9">ncd</a>                          : 1;  <span class="comment">/**&lt; Bist Results for NCD RAM</span>
<a name="l00944"></a>00944 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00945"></a>00945 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00946"></a>00946     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#a9fe1d12e0e5481405c3f48641d7884ae">gif</a>                          : 1;  <span class="comment">/**&lt; Bist Results for GIF RAM</span>
<a name="l00947"></a>00947 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00948"></a>00948 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00949"></a>00949     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#a7ab8bf284d92b806f12dfd15ce4a8fcc">gib</a>                          : 1;  <span class="comment">/**&lt; Bist Results for GIB RAM</span>
<a name="l00950"></a>00950 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00951"></a>00951 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00952"></a>00952     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#a59e9a282a0311db2f022d837bd1548ac">gfu</a>                          : 1;  <span class="comment">/**&lt; Bist Results for GFU RAM</span>
<a name="l00953"></a>00953 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00954"></a>00954 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00955"></a>00955 <span class="preprocessor">#else</span>
<a name="l00956"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#a59e9a282a0311db2f022d837bd1548ac">00956</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#a59e9a282a0311db2f022d837bd1548ac">gfu</a>                          : 1;
<a name="l00957"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#a7ab8bf284d92b806f12dfd15ce4a8fcc">00957</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#a7ab8bf284d92b806f12dfd15ce4a8fcc">gib</a>                          : 1;
<a name="l00958"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#a9fe1d12e0e5481405c3f48641d7884ae">00958</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#a9fe1d12e0e5481405c3f48641d7884ae">gif</a>                          : 1;
<a name="l00959"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#a67b44a8f6a7898e1ae0fb3379f43b1f9">00959</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#a67b44a8f6a7898e1ae0fb3379f43b1f9">ncd</a>                          : 1;
<a name="l00960"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#a4aba18e5c979fcc3844fe7ca95bd31d1">00960</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#a4aba18e5c979fcc3844fe7ca95bd31d1">gutp</a>                         : 1;
<a name="l00961"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#a7bd5ba54e3d806745a6797424f310a47">00961</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#a7bd5ba54e3d806745a6797424f310a47">reserved_5_7</a>                 : 3;
<a name="l00962"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#a7d4eeccfe542ab27d91ebdb6c2a10468">00962</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#a7d4eeccfe542ab27d91ebdb6c2a10468">gutv</a>                         : 1;
<a name="l00963"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#a3884a9e1cb15fba73a52d042733b0265">00963</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#a3884a9e1cb15fba73a52d042733b0265">crq</a>                          : 1;
<a name="l00964"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#a398aa4ec6d78cc2f75b2b4e0d204a16b">00964</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#a398aa4ec6d78cc2f75b2b4e0d204a16b">ram1</a>                         : 1;
<a name="l00965"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#a5498bb5a8d370a40ad0a5e2ad3b10723">00965</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#a5498bb5a8d370a40ad0a5e2ad3b10723">ram2</a>                         : 1;
<a name="l00966"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#aee844da385c3dae27608ba53504e43da">00966</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#aee844da385c3dae27608ba53504e43da">ram3</a>                         : 1;
<a name="l00967"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#a1045b97bf79cd4c151e3d8d1c145f0ce">00967</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#a1045b97bf79cd4c151e3d8d1c145f0ce">reserved_13_18</a>               : 6;
<a name="l00968"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#a612b1798b94e47ddce0ff0a3fc727f52">00968</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#a612b1798b94e47ddce0ff0a3fc727f52">dlc0ram</a>                      : 1;
<a name="l00969"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#ae796a2840e2ee5ca965ec057b360d608">00969</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html#ae796a2840e2ee5ca965ec057b360d608">reserved_20_63</a>               : 44;
<a name="l00970"></a>00970 <span class="preprocessor">#endif</span>
<a name="l00971"></a>00971 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__bist1.html#a9927909112982130b7b40adee9642754">cn61xx</a>;
<a name="l00972"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html">00972</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html">cvmx_dfa_bist1_cn63xx</a> {
<a name="l00973"></a>00973 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00974"></a>00974 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html#a373634c78f591faa1bbefd87322f1fcf">reserved_13_63</a>               : 51;
<a name="l00975"></a>00975     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html#aa840450cc53ef062e45446b8ac08119c">ram3</a>                         : 1;  <span class="comment">/**&lt; Bist Results for RAM3 RAM</span>
<a name="l00976"></a>00976 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00977"></a>00977 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00978"></a>00978     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html#ae6c571d014fccd33dd9177464d6b900f">ram2</a>                         : 1;  <span class="comment">/**&lt; Bist Results for RAM2 RAM</span>
<a name="l00979"></a>00979 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00980"></a>00980 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00981"></a>00981     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html#a1ae6707fb9a3100c5e7ef274c4b1ff0e">ram1</a>                         : 1;  <span class="comment">/**&lt; Bist Results for RAM1 RAM</span>
<a name="l00982"></a>00982 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00983"></a>00983 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00984"></a>00984     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html#a9d218cc6b87625fcfa89bbb19b2e3af9">crq</a>                          : 1;  <span class="comment">/**&lt; Bist Results for CRQ RAM</span>
<a name="l00985"></a>00985 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00986"></a>00986 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00987"></a>00987     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html#af371708fe13ddfc9585a2ebb05966a8d">gutv</a>                         : 1;  <span class="comment">/**&lt; Bist Results for GUTV RAM</span>
<a name="l00988"></a>00988 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00989"></a>00989 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00990"></a>00990     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html#a75bffea0108964c98c6c6792a3ea689a">reserved_5_7</a>                 : 3;
<a name="l00991"></a>00991     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html#aa8b618edcecdd9f9c4bb0e6e3ab32ad8">gutp</a>                         : 1;  <span class="comment">/**&lt; Bist Results for NCD RAM</span>
<a name="l00992"></a>00992 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00993"></a>00993 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00994"></a>00994     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html#a643198a9d7c0e5fcea56e81977432e07">ncd</a>                          : 1;  <span class="comment">/**&lt; Bist Results for NCD RAM</span>
<a name="l00995"></a>00995 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00996"></a>00996 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00997"></a>00997     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html#a080f5be4afed72d6a575d9e9aeba186c">gif</a>                          : 1;  <span class="comment">/**&lt; Bist Results for GIF RAM</span>
<a name="l00998"></a>00998 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00999"></a>00999 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01000"></a>01000     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html#a6be290fd278fc5bc2750baf37b7abef6">gib</a>                          : 1;  <span class="comment">/**&lt; Bist Results for GIB RAM</span>
<a name="l01001"></a>01001 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01002"></a>01002 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01003"></a>01003     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html#aa594f5e9d45812e4e0fe49199704b9c9">gfu</a>                          : 1;  <span class="comment">/**&lt; Bist Results for GFU RAM</span>
<a name="l01004"></a>01004 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01005"></a>01005 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01006"></a>01006 <span class="preprocessor">#else</span>
<a name="l01007"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html#aa594f5e9d45812e4e0fe49199704b9c9">01007</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html#aa594f5e9d45812e4e0fe49199704b9c9">gfu</a>                          : 1;
<a name="l01008"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html#a6be290fd278fc5bc2750baf37b7abef6">01008</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html#a6be290fd278fc5bc2750baf37b7abef6">gib</a>                          : 1;
<a name="l01009"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html#a080f5be4afed72d6a575d9e9aeba186c">01009</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html#a080f5be4afed72d6a575d9e9aeba186c">gif</a>                          : 1;
<a name="l01010"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html#a643198a9d7c0e5fcea56e81977432e07">01010</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html#a643198a9d7c0e5fcea56e81977432e07">ncd</a>                          : 1;
<a name="l01011"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html#aa8b618edcecdd9f9c4bb0e6e3ab32ad8">01011</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html#aa8b618edcecdd9f9c4bb0e6e3ab32ad8">gutp</a>                         : 1;
<a name="l01012"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html#a75bffea0108964c98c6c6792a3ea689a">01012</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html#a75bffea0108964c98c6c6792a3ea689a">reserved_5_7</a>                 : 3;
<a name="l01013"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html#af371708fe13ddfc9585a2ebb05966a8d">01013</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html#af371708fe13ddfc9585a2ebb05966a8d">gutv</a>                         : 1;
<a name="l01014"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html#a9d218cc6b87625fcfa89bbb19b2e3af9">01014</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html#a9d218cc6b87625fcfa89bbb19b2e3af9">crq</a>                          : 1;
<a name="l01015"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html#a1ae6707fb9a3100c5e7ef274c4b1ff0e">01015</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html#a1ae6707fb9a3100c5e7ef274c4b1ff0e">ram1</a>                         : 1;
<a name="l01016"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html#ae6c571d014fccd33dd9177464d6b900f">01016</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html#ae6c571d014fccd33dd9177464d6b900f">ram2</a>                         : 1;
<a name="l01017"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html#aa840450cc53ef062e45446b8ac08119c">01017</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html#aa840450cc53ef062e45446b8ac08119c">ram3</a>                         : 1;
<a name="l01018"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html#a373634c78f591faa1bbefd87322f1fcf">01018</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html#a373634c78f591faa1bbefd87322f1fcf">reserved_13_63</a>               : 51;
<a name="l01019"></a>01019 <span class="preprocessor">#endif</span>
<a name="l01020"></a>01020 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__bist1.html#a4ff44252fe2739e5d4e89efc1e1c842a">cn63xx</a>;
<a name="l01021"></a><a class="code" href="unioncvmx__dfa__bist1.html#a38490f9b1ea02ee9dc566d347876a28e">01021</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html">cvmx_dfa_bist1_cn63xx</a>          <a class="code" href="unioncvmx__dfa__bist1.html#a38490f9b1ea02ee9dc566d347876a28e">cn63xxp1</a>;
<a name="l01022"></a><a class="code" href="unioncvmx__dfa__bist1.html#a522bef99da0608c25169fb649c8763dd">01022</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn63xx.html">cvmx_dfa_bist1_cn63xx</a>          <a class="code" href="unioncvmx__dfa__bist1.html#a522bef99da0608c25169fb649c8763dd">cn66xx</a>;
<a name="l01023"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html">01023</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html">cvmx_dfa_bist1_cn68xx</a> {
<a name="l01024"></a>01024 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01025"></a>01025 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#adb1252136cd3ba20ece6576595b0e188">reserved_21_63</a>               : 43;
<a name="l01026"></a>01026     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#ace303c87ce952c9520d54591a9a11bae">dlc1ram</a>                      : 1;  <span class="comment">/**&lt; DLC1 Bist Results</span>
<a name="l01027"></a>01027 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01028"></a>01028 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01029"></a>01029     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#a37145c9a79ea2a8c4a4fb02265e984ec">dlc0ram</a>                      : 1;  <span class="comment">/**&lt; DLC0 Bist Results</span>
<a name="l01030"></a>01030 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01031"></a>01031 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01032"></a>01032     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#af08bbff481a6720efbdabd634201750a">dc2ram3</a>                      : 1;  <span class="comment">/**&lt; Cluster#2 Bist Results for RAM3 RAM</span>
<a name="l01033"></a>01033 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01034"></a>01034 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01035"></a>01035     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#ac6a037299d21ad6f6ab29b590cfd11a7">dc2ram2</a>                      : 1;  <span class="comment">/**&lt; Cluster#2 Bist Results for RAM2 RAM</span>
<a name="l01036"></a>01036 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01037"></a>01037 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01038"></a>01038     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#a7dbd31398b3a1e6d5cffea0b7cafcd0a">dc2ram1</a>                      : 1;  <span class="comment">/**&lt; Cluster#2 Bist Results for RAM1 RAM</span>
<a name="l01039"></a>01039 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01040"></a>01040 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01041"></a>01041     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#ab183e0ef5d1a81d0cd63d436641202de">dc1ram3</a>                      : 1;  <span class="comment">/**&lt; Cluster#1 Bist Results for RAM3 RAM</span>
<a name="l01042"></a>01042 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01043"></a>01043 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01044"></a>01044     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#ace1c1fbf24c890aad95a47b7721b8e10">dc1ram2</a>                      : 1;  <span class="comment">/**&lt; Cluster#1 Bist Results for RAM2 RAM</span>
<a name="l01045"></a>01045 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01046"></a>01046 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01047"></a>01047     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#a0f3239b026fe03aecc6208f036bb5361">dc1ram1</a>                      : 1;  <span class="comment">/**&lt; Cluster#1 Bist Results for RAM1 RAM</span>
<a name="l01048"></a>01048 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01049"></a>01049 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01050"></a>01050     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#af376c4445f4fb7b28450fc17a0132632">ram3</a>                         : 1;  <span class="comment">/**&lt; Cluster#0 Bist Results for RAM3 RAM</span>
<a name="l01051"></a>01051 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01052"></a>01052 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01053"></a>01053     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#a489aef882d71783257474a33be056838">ram2</a>                         : 1;  <span class="comment">/**&lt; Cluster#0 Bist Results for RAM2 RAM</span>
<a name="l01054"></a>01054 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01055"></a>01055 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01056"></a>01056     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#a9d7b19c97a6313f17241bb87d8d16dc3">ram1</a>                         : 1;  <span class="comment">/**&lt; Cluster#0 Bist Results for RAM1 RAM</span>
<a name="l01057"></a>01057 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01058"></a>01058 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01059"></a>01059     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#a17cc2a6eae28ba18cbe25857583ef9c9">crq</a>                          : 1;  <span class="comment">/**&lt; Bist Results for CRQ RAM</span>
<a name="l01060"></a>01060 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01061"></a>01061 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01062"></a>01062     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#acd64466afd06e55adfe00a8b76d846ce">gutv</a>                         : 1;  <span class="comment">/**&lt; Bist Results for GUTV RAM</span>
<a name="l01063"></a>01063 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01064"></a>01064 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01065"></a>01065     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#a8b94889cf3d5632bcd9acb8a08d18a2a">reserved_7_7</a>                 : 1;
<a name="l01066"></a>01066     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#a6f594bfe4d8cb668d53cd119c0d60fc6">gutp</a>                         : 3;  <span class="comment">/**&lt; Bist Results for GUTP RAMs (per-cluster)</span>
<a name="l01067"></a>01067 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01068"></a>01068 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01069"></a>01069     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#a9aa823c82bcb39f97cde2dc64b2e228c">ncd</a>                          : 1;  <span class="comment">/**&lt; Bist Results for NCD RAM</span>
<a name="l01070"></a>01070 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01071"></a>01071 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01072"></a>01072     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#ae1e36f9d4d01ff4945abf81f436f0d21">gif</a>                          : 1;  <span class="comment">/**&lt; Bist Results for GIF RAM</span>
<a name="l01073"></a>01073 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01074"></a>01074 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01075"></a>01075     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#a977d9d181b563138809f91409fa387d0">gib</a>                          : 1;  <span class="comment">/**&lt; Bist Results for GIB RAM</span>
<a name="l01076"></a>01076 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01077"></a>01077 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01078"></a>01078     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#ad350748c375c794ac7fa24946a85b3ef">gfu</a>                          : 1;  <span class="comment">/**&lt; Bist Results for GFU RAM</span>
<a name="l01079"></a>01079 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01080"></a>01080 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01081"></a>01081 <span class="preprocessor">#else</span>
<a name="l01082"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#ad350748c375c794ac7fa24946a85b3ef">01082</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#ad350748c375c794ac7fa24946a85b3ef">gfu</a>                          : 1;
<a name="l01083"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#a977d9d181b563138809f91409fa387d0">01083</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#a977d9d181b563138809f91409fa387d0">gib</a>                          : 1;
<a name="l01084"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#ae1e36f9d4d01ff4945abf81f436f0d21">01084</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#ae1e36f9d4d01ff4945abf81f436f0d21">gif</a>                          : 1;
<a name="l01085"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#a9aa823c82bcb39f97cde2dc64b2e228c">01085</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#a9aa823c82bcb39f97cde2dc64b2e228c">ncd</a>                          : 1;
<a name="l01086"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#a6f594bfe4d8cb668d53cd119c0d60fc6">01086</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#a6f594bfe4d8cb668d53cd119c0d60fc6">gutp</a>                         : 3;
<a name="l01087"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#a8b94889cf3d5632bcd9acb8a08d18a2a">01087</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#a8b94889cf3d5632bcd9acb8a08d18a2a">reserved_7_7</a>                 : 1;
<a name="l01088"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#acd64466afd06e55adfe00a8b76d846ce">01088</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#acd64466afd06e55adfe00a8b76d846ce">gutv</a>                         : 1;
<a name="l01089"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#a17cc2a6eae28ba18cbe25857583ef9c9">01089</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#a17cc2a6eae28ba18cbe25857583ef9c9">crq</a>                          : 1;
<a name="l01090"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#a9d7b19c97a6313f17241bb87d8d16dc3">01090</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#a9d7b19c97a6313f17241bb87d8d16dc3">ram1</a>                         : 1;
<a name="l01091"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#a489aef882d71783257474a33be056838">01091</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#a489aef882d71783257474a33be056838">ram2</a>                         : 1;
<a name="l01092"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#af376c4445f4fb7b28450fc17a0132632">01092</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#af376c4445f4fb7b28450fc17a0132632">ram3</a>                         : 1;
<a name="l01093"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#a0f3239b026fe03aecc6208f036bb5361">01093</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#a0f3239b026fe03aecc6208f036bb5361">dc1ram1</a>                      : 1;
<a name="l01094"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#ace1c1fbf24c890aad95a47b7721b8e10">01094</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#ace1c1fbf24c890aad95a47b7721b8e10">dc1ram2</a>                      : 1;
<a name="l01095"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#ab183e0ef5d1a81d0cd63d436641202de">01095</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#ab183e0ef5d1a81d0cd63d436641202de">dc1ram3</a>                      : 1;
<a name="l01096"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#a7dbd31398b3a1e6d5cffea0b7cafcd0a">01096</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#a7dbd31398b3a1e6d5cffea0b7cafcd0a">dc2ram1</a>                      : 1;
<a name="l01097"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#ac6a037299d21ad6f6ab29b590cfd11a7">01097</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#ac6a037299d21ad6f6ab29b590cfd11a7">dc2ram2</a>                      : 1;
<a name="l01098"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#af08bbff481a6720efbdabd634201750a">01098</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#af08bbff481a6720efbdabd634201750a">dc2ram3</a>                      : 1;
<a name="l01099"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#a37145c9a79ea2a8c4a4fb02265e984ec">01099</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#a37145c9a79ea2a8c4a4fb02265e984ec">dlc0ram</a>                      : 1;
<a name="l01100"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#ace303c87ce952c9520d54591a9a11bae">01100</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#ace303c87ce952c9520d54591a9a11bae">dlc1ram</a>                      : 1;
<a name="l01101"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#adb1252136cd3ba20ece6576595b0e188">01101</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html#adb1252136cd3ba20ece6576595b0e188">reserved_21_63</a>               : 43;
<a name="l01102"></a>01102 <span class="preprocessor">#endif</span>
<a name="l01103"></a>01103 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__bist1.html#a764d86f30a87ccbde90e040ba97bc874">cn68xx</a>;
<a name="l01104"></a><a class="code" href="unioncvmx__dfa__bist1.html#a070bc0fa57a8d94addb47150cbce1b1e">01104</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn68xx.html">cvmx_dfa_bist1_cn68xx</a>          <a class="code" href="unioncvmx__dfa__bist1.html#a070bc0fa57a8d94addb47150cbce1b1e">cn68xxp1</a>;
<a name="l01105"></a><a class="code" href="unioncvmx__dfa__bist1.html#a7d20c3a136abb3299a49a2850469726c">01105</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html">cvmx_dfa_bist1_cn61xx</a>          <a class="code" href="unioncvmx__dfa__bist1.html#a7d20c3a136abb3299a49a2850469726c">cn70xx</a>;
<a name="l01106"></a><a class="code" href="unioncvmx__dfa__bist1.html#ab231a3f01ada69411e76c3a057af5ab7">01106</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn61xx.html">cvmx_dfa_bist1_cn61xx</a>          <a class="code" href="unioncvmx__dfa__bist1.html#ab231a3f01ada69411e76c3a057af5ab7">cn70xxp1</a>;
<a name="l01107"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html">01107</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html">cvmx_dfa_bist1_cn73xx</a> {
<a name="l01108"></a>01108 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01109"></a>01109 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#accdd2a27ac7beceb3dbc1ddc23c5bde8">reserved_21_63</a>               : 43;
<a name="l01110"></a>01110     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#a56c498a1e0596533cd14b3b5d9eb9bdb">dlc1ram</a>                      : 1;  <span class="comment">/**&lt; DLC1 BIST results */</span>
<a name="l01111"></a>01111     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#a144579b1c1b76d19184aee33963404c6">dlc0ram</a>                      : 1;  <span class="comment">/**&lt; DLC0 BIST results */</span>
<a name="l01112"></a>01112     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#ab00af2b8db0c2e637bb8ba77835e480e">reserved_16_18</a>               : 3;
<a name="l01113"></a>01113     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#a456f118b6c3ebd0735d41de4848a6002">dc1ram3</a>                      : 1;  <span class="comment">/**&lt; Cluster 1 BIST results for RAM3 RAM */</span>
<a name="l01114"></a>01114     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#a312cbdc57ac7ef86591bb6aa42f7ea0d">dc1ram2</a>                      : 1;  <span class="comment">/**&lt; Cluster 1 BIST results for RAM2 RAM */</span>
<a name="l01115"></a>01115     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#a1ab59d538da69e44aff05f3d9563500e">dc1ram1</a>                      : 1;  <span class="comment">/**&lt; Cluster 1 BIST results for RAM1 RAM */</span>
<a name="l01116"></a>01116     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#ae807f24f0140844fd6aff6f2aa33fcf8">ram3</a>                         : 1;  <span class="comment">/**&lt; Cluster 0 BIST results for RAM3 RAM */</span>
<a name="l01117"></a>01117     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#a37feef24b8e52ee7c77264b7bc6ea4ac">ram2</a>                         : 1;  <span class="comment">/**&lt; Cluster 0 BIST results for RAM2 RAM */</span>
<a name="l01118"></a>01118     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#a27cf76c4f4729b5406773e360e31d831">ram1</a>                         : 1;  <span class="comment">/**&lt; Cluster 0 BIST results for RAM1 RAM */</span>
<a name="l01119"></a>01119     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#a0e864e3b053574fbff8d6c3d609ec205">crq</a>                          : 1;  <span class="comment">/**&lt; BIST results for CRQ RAM */</span>
<a name="l01120"></a>01120     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#a17b46b09eb1320cb81b88e4f0223af3a">gutv</a>                         : 1;  <span class="comment">/**&lt; BIST results for GUTV RAM */</span>
<a name="l01121"></a>01121     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#aa25bb083db65ba637c98c9dfc2d55623">gutp</a>                         : 4;  <span class="comment">/**&lt; BIST results for GUTP RAMs (per-cluster) */</span>
<a name="l01122"></a>01122     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#a6046550300387cc23e60141ef553122b">ncd</a>                          : 1;  <span class="comment">/**&lt; BIST results for NCD RAM */</span>
<a name="l01123"></a>01123     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#aa4479069b4ad029fb7704919148e9ce8">gif</a>                          : 1;  <span class="comment">/**&lt; BIST results for GIF RAM */</span>
<a name="l01124"></a>01124     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#a2f4157377fa12fa0a644da9cf8dc6e54">gib</a>                          : 1;  <span class="comment">/**&lt; BIST results for GIB RAM */</span>
<a name="l01125"></a>01125     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#a18fd49ed37d53172b873769c4946dc01">gfu</a>                          : 1;  <span class="comment">/**&lt; BIST results for GFU RAM */</span>
<a name="l01126"></a>01126 <span class="preprocessor">#else</span>
<a name="l01127"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#a18fd49ed37d53172b873769c4946dc01">01127</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#a18fd49ed37d53172b873769c4946dc01">gfu</a>                          : 1;
<a name="l01128"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#a2f4157377fa12fa0a644da9cf8dc6e54">01128</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#a2f4157377fa12fa0a644da9cf8dc6e54">gib</a>                          : 1;
<a name="l01129"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#aa4479069b4ad029fb7704919148e9ce8">01129</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#aa4479069b4ad029fb7704919148e9ce8">gif</a>                          : 1;
<a name="l01130"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#a6046550300387cc23e60141ef553122b">01130</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#a6046550300387cc23e60141ef553122b">ncd</a>                          : 1;
<a name="l01131"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#aa25bb083db65ba637c98c9dfc2d55623">01131</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#aa25bb083db65ba637c98c9dfc2d55623">gutp</a>                         : 4;
<a name="l01132"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#a17b46b09eb1320cb81b88e4f0223af3a">01132</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#a17b46b09eb1320cb81b88e4f0223af3a">gutv</a>                         : 1;
<a name="l01133"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#a0e864e3b053574fbff8d6c3d609ec205">01133</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#a0e864e3b053574fbff8d6c3d609ec205">crq</a>                          : 1;
<a name="l01134"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#a27cf76c4f4729b5406773e360e31d831">01134</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#a27cf76c4f4729b5406773e360e31d831">ram1</a>                         : 1;
<a name="l01135"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#a37feef24b8e52ee7c77264b7bc6ea4ac">01135</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#a37feef24b8e52ee7c77264b7bc6ea4ac">ram2</a>                         : 1;
<a name="l01136"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#ae807f24f0140844fd6aff6f2aa33fcf8">01136</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#ae807f24f0140844fd6aff6f2aa33fcf8">ram3</a>                         : 1;
<a name="l01137"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#a1ab59d538da69e44aff05f3d9563500e">01137</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#a1ab59d538da69e44aff05f3d9563500e">dc1ram1</a>                      : 1;
<a name="l01138"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#a312cbdc57ac7ef86591bb6aa42f7ea0d">01138</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#a312cbdc57ac7ef86591bb6aa42f7ea0d">dc1ram2</a>                      : 1;
<a name="l01139"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#a456f118b6c3ebd0735d41de4848a6002">01139</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#a456f118b6c3ebd0735d41de4848a6002">dc1ram3</a>                      : 1;
<a name="l01140"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#ab00af2b8db0c2e637bb8ba77835e480e">01140</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#ab00af2b8db0c2e637bb8ba77835e480e">reserved_16_18</a>               : 3;
<a name="l01141"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#a144579b1c1b76d19184aee33963404c6">01141</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#a144579b1c1b76d19184aee33963404c6">dlc0ram</a>                      : 1;
<a name="l01142"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#a56c498a1e0596533cd14b3b5d9eb9bdb">01142</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#a56c498a1e0596533cd14b3b5d9eb9bdb">dlc1ram</a>                      : 1;
<a name="l01143"></a><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#accdd2a27ac7beceb3dbc1ddc23c5bde8">01143</a>     uint64_t <a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__cn73xx.html#accdd2a27ac7beceb3dbc1ddc23c5bde8">reserved_21_63</a>               : 43;
<a name="l01144"></a>01144 <span class="preprocessor">#endif</span>
<a name="l01145"></a>01145 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__bist1.html#a5848df468ff748b4694087d7dfe8f397">cn73xx</a>;
<a name="l01146"></a><a class="code" href="unioncvmx__dfa__bist1.html#a7034bbf28bd391217ee5e043432543f1">01146</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html">cvmx_dfa_bist1_s</a>               <a class="code" href="unioncvmx__dfa__bist1.html#a7034bbf28bd391217ee5e043432543f1">cn78xx</a>;
<a name="l01147"></a><a class="code" href="unioncvmx__dfa__bist1.html#a2236a1ad7799b7eb9d099203b930661b">01147</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__bist1_1_1cvmx__dfa__bist1__s.html">cvmx_dfa_bist1_s</a>               <a class="code" href="unioncvmx__dfa__bist1.html#a2236a1ad7799b7eb9d099203b930661b">cn78xxp1</a>;
<a name="l01148"></a>01148 };
<a name="l01149"></a><a class="code" href="cvmx-dfa-defs_8h.html#ac768409dc40d341e81a650994c807587">01149</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__bist1.html" title="cvmx_dfa_bist1">cvmx_dfa_bist1</a> <a class="code" href="unioncvmx__dfa__bist1.html" title="cvmx_dfa_bist1">cvmx_dfa_bist1_t</a>;
<a name="l01150"></a>01150 <span class="comment"></span>
<a name="l01151"></a>01151 <span class="comment">/**</span>
<a name="l01152"></a>01152 <span class="comment"> * cvmx_dfa_bst0</span>
<a name="l01153"></a>01153 <span class="comment"> *</span>
<a name="l01154"></a>01154 <span class="comment"> * DFA_BST0 = DFA Bist Status</span>
<a name="l01155"></a>01155 <span class="comment"> *</span>
<a name="l01156"></a>01156 <span class="comment"> * Description:</span>
<a name="l01157"></a>01157 <span class="comment"> */</span>
<a name="l01158"></a><a class="code" href="unioncvmx__dfa__bst0.html">01158</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__bst0.html" title="cvmx_dfa_bst0">cvmx_dfa_bst0</a> {
<a name="l01159"></a><a class="code" href="unioncvmx__dfa__bst0.html#aac9da7c5520fc76ede434211e13a6ad5">01159</a>     uint64_t <a class="code" href="unioncvmx__dfa__bst0.html#aac9da7c5520fc76ede434211e13a6ad5">u64</a>;
<a name="l01160"></a><a class="code" href="structcvmx__dfa__bst0_1_1cvmx__dfa__bst0__s.html">01160</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__bst0_1_1cvmx__dfa__bst0__s.html">cvmx_dfa_bst0_s</a> {
<a name="l01161"></a>01161 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01162"></a>01162 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__bst0_1_1cvmx__dfa__bst0__s.html#abf1235a79ad52ecced9599cb5772e516">reserved_32_63</a>               : 32;
<a name="l01163"></a>01163     uint64_t <a class="code" href="structcvmx__dfa__bst0_1_1cvmx__dfa__bst0__s.html#a8d479ad42935b4b5161338db05770042">rdf</a>                          : 16; <span class="comment">/**&lt; Bist Results for RDF[3:0] RAM(s)</span>
<a name="l01164"></a>01164 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01165"></a>01165 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01166"></a>01166     uint64_t <a class="code" href="structcvmx__dfa__bst0_1_1cvmx__dfa__bst0__s.html#a51c704c54787da52fdfdec7baf3731fa">pdf</a>                          : 16; <span class="comment">/**&lt; Bist Results for PDF[3:0] RAM(s)</span>
<a name="l01167"></a>01167 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01168"></a>01168 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01169"></a>01169 <span class="preprocessor">#else</span>
<a name="l01170"></a><a class="code" href="structcvmx__dfa__bst0_1_1cvmx__dfa__bst0__s.html#a51c704c54787da52fdfdec7baf3731fa">01170</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__bst0_1_1cvmx__dfa__bst0__s.html#a51c704c54787da52fdfdec7baf3731fa">pdf</a>                          : 16;
<a name="l01171"></a><a class="code" href="structcvmx__dfa__bst0_1_1cvmx__dfa__bst0__s.html#a8d479ad42935b4b5161338db05770042">01171</a>     uint64_t <a class="code" href="structcvmx__dfa__bst0_1_1cvmx__dfa__bst0__s.html#a8d479ad42935b4b5161338db05770042">rdf</a>                          : 16;
<a name="l01172"></a><a class="code" href="structcvmx__dfa__bst0_1_1cvmx__dfa__bst0__s.html#abf1235a79ad52ecced9599cb5772e516">01172</a>     uint64_t <a class="code" href="structcvmx__dfa__bst0_1_1cvmx__dfa__bst0__s.html#abf1235a79ad52ecced9599cb5772e516">reserved_32_63</a>               : 32;
<a name="l01173"></a>01173 <span class="preprocessor">#endif</span>
<a name="l01174"></a>01174 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__bst0.html#a59e9533a5ac6abd0c266ec0a6bcc68f1">s</a>;
<a name="l01175"></a><a class="code" href="unioncvmx__dfa__bst0.html#a04f24441930a4577f10497631bbcec28">01175</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__bst0_1_1cvmx__dfa__bst0__s.html">cvmx_dfa_bst0_s</a>                <a class="code" href="unioncvmx__dfa__bst0.html#a04f24441930a4577f10497631bbcec28">cn31xx</a>;
<a name="l01176"></a><a class="code" href="unioncvmx__dfa__bst0.html#a768ed71cbc22fa3ec73f9c26bcd3e709">01176</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__bst0_1_1cvmx__dfa__bst0__s.html">cvmx_dfa_bst0_s</a>                <a class="code" href="unioncvmx__dfa__bst0.html#a768ed71cbc22fa3ec73f9c26bcd3e709">cn38xx</a>;
<a name="l01177"></a><a class="code" href="unioncvmx__dfa__bst0.html#a6b98055d8a4fbb707e878bc5d1a0481c">01177</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__bst0_1_1cvmx__dfa__bst0__s.html">cvmx_dfa_bst0_s</a>                <a class="code" href="unioncvmx__dfa__bst0.html#a6b98055d8a4fbb707e878bc5d1a0481c">cn38xxp2</a>;
<a name="l01178"></a><a class="code" href="structcvmx__dfa__bst0_1_1cvmx__dfa__bst0__cn58xx.html">01178</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__bst0_1_1cvmx__dfa__bst0__cn58xx.html">cvmx_dfa_bst0_cn58xx</a> {
<a name="l01179"></a>01179 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01180"></a>01180 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__bst0_1_1cvmx__dfa__bst0__cn58xx.html#adf9ea495a69e5316e163815fc0a1c3fa">reserved_20_63</a>               : 44;
<a name="l01181"></a>01181     uint64_t <a class="code" href="structcvmx__dfa__bst0_1_1cvmx__dfa__bst0__cn58xx.html#a1269924118ebd3e95caf6c054afb5ae1">rdf</a>                          : 4;  <span class="comment">/**&lt; Bist Results for RDF[3:0] RAM(s)</span>
<a name="l01182"></a>01182 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01183"></a>01183 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01184"></a>01184     uint64_t <a class="code" href="structcvmx__dfa__bst0_1_1cvmx__dfa__bst0__cn58xx.html#a893b09ad3499067553bcf703e84e1ec6">reserved_4_15</a>                : 12;
<a name="l01185"></a>01185     uint64_t <a class="code" href="structcvmx__dfa__bst0_1_1cvmx__dfa__bst0__cn58xx.html#a6dd05f9103227b3192584d35da2abf8f">pdf</a>                          : 4;  <span class="comment">/**&lt; Bist Results for PDF[3:0] RAM(s)</span>
<a name="l01186"></a>01186 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01187"></a>01187 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01188"></a>01188 <span class="preprocessor">#else</span>
<a name="l01189"></a><a class="code" href="structcvmx__dfa__bst0_1_1cvmx__dfa__bst0__cn58xx.html#a6dd05f9103227b3192584d35da2abf8f">01189</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__bst0_1_1cvmx__dfa__bst0__cn58xx.html#a6dd05f9103227b3192584d35da2abf8f">pdf</a>                          : 4;
<a name="l01190"></a><a class="code" href="structcvmx__dfa__bst0_1_1cvmx__dfa__bst0__cn58xx.html#a893b09ad3499067553bcf703e84e1ec6">01190</a>     uint64_t <a class="code" href="structcvmx__dfa__bst0_1_1cvmx__dfa__bst0__cn58xx.html#a893b09ad3499067553bcf703e84e1ec6">reserved_4_15</a>                : 12;
<a name="l01191"></a><a class="code" href="structcvmx__dfa__bst0_1_1cvmx__dfa__bst0__cn58xx.html#a1269924118ebd3e95caf6c054afb5ae1">01191</a>     uint64_t <a class="code" href="structcvmx__dfa__bst0_1_1cvmx__dfa__bst0__cn58xx.html#a1269924118ebd3e95caf6c054afb5ae1">rdf</a>                          : 4;
<a name="l01192"></a><a class="code" href="structcvmx__dfa__bst0_1_1cvmx__dfa__bst0__cn58xx.html#adf9ea495a69e5316e163815fc0a1c3fa">01192</a>     uint64_t <a class="code" href="structcvmx__dfa__bst0_1_1cvmx__dfa__bst0__cn58xx.html#adf9ea495a69e5316e163815fc0a1c3fa">reserved_20_63</a>               : 44;
<a name="l01193"></a>01193 <span class="preprocessor">#endif</span>
<a name="l01194"></a>01194 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__bst0.html#a0b3886fe2ecb6b73b5f29dd56d047210">cn58xx</a>;
<a name="l01195"></a><a class="code" href="unioncvmx__dfa__bst0.html#a2b4671a3631fcf59cc2575917a459060">01195</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__bst0_1_1cvmx__dfa__bst0__cn58xx.html">cvmx_dfa_bst0_cn58xx</a>           <a class="code" href="unioncvmx__dfa__bst0.html#a2b4671a3631fcf59cc2575917a459060">cn58xxp1</a>;
<a name="l01196"></a>01196 };
<a name="l01197"></a><a class="code" href="cvmx-dfa-defs_8h.html#a2381e587d7888bc33e589cac4f83eba5">01197</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__bst0.html" title="cvmx_dfa_bst0">cvmx_dfa_bst0</a> <a class="code" href="unioncvmx__dfa__bst0.html" title="cvmx_dfa_bst0">cvmx_dfa_bst0_t</a>;
<a name="l01198"></a>01198 <span class="comment"></span>
<a name="l01199"></a>01199 <span class="comment">/**</span>
<a name="l01200"></a>01200 <span class="comment"> * cvmx_dfa_bst1</span>
<a name="l01201"></a>01201 <span class="comment"> *</span>
<a name="l01202"></a>01202 <span class="comment"> * DFA_BST1 = DFA Bist Status</span>
<a name="l01203"></a>01203 <span class="comment"> *</span>
<a name="l01204"></a>01204 <span class="comment"> * Description:</span>
<a name="l01205"></a>01205 <span class="comment"> */</span>
<a name="l01206"></a><a class="code" href="unioncvmx__dfa__bst1.html">01206</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__bst1.html" title="cvmx_dfa_bst1">cvmx_dfa_bst1</a> {
<a name="l01207"></a><a class="code" href="unioncvmx__dfa__bst1.html#abf671fdae78666e631481e4c8e4aa5c4">01207</a>     uint64_t <a class="code" href="unioncvmx__dfa__bst1.html#abf671fdae78666e631481e4c8e4aa5c4">u64</a>;
<a name="l01208"></a><a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__s.html">01208</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__s.html">cvmx_dfa_bst1_s</a> {
<a name="l01209"></a>01209 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01210"></a>01210 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__s.html#af96566cc6ac5efc250ea61dc1e55d20a">reserved_23_63</a>               : 41;
<a name="l01211"></a>01211     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__s.html#afabba47ac1e3f546fb7009f64bece919">crq</a>                          : 1;  <span class="comment">/**&lt; Bist Results for CRQ RAM</span>
<a name="l01212"></a>01212 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01213"></a>01213 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01214"></a>01214     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__s.html#a1b8af2e586ed51d7b1abda5610385377">ifu</a>                          : 1;  <span class="comment">/**&lt; Bist Results for IFU RAM</span>
<a name="l01215"></a>01215 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01216"></a>01216 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01217"></a>01217     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__s.html#a8644256ddd4506fd69c8933a47ba0b2f">gfu</a>                          : 1;  <span class="comment">/**&lt; Bist Results for GFU RAM</span>
<a name="l01218"></a>01218 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01219"></a>01219 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01220"></a>01220     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__s.html#a48b528ba48bc93de5136bf7a2e8a6292">drf</a>                          : 1;  <span class="comment">/**&lt; Bist Results for DRF RAM</span>
<a name="l01221"></a>01221 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01222"></a>01222 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01223"></a>01223     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__s.html#a2e4e3830019f7aa060f1703ea40a601a">crf</a>                          : 1;  <span class="comment">/**&lt; Bist Results for CRF RAM</span>
<a name="l01224"></a>01224 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01225"></a>01225 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01226"></a>01226     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__s.html#a545ec52ccdcd12526c61a6ab5bc3c873">p0_bwb</a>                       : 1;  <span class="comment">/**&lt; Bist Results for P0_BWB RAM</span>
<a name="l01227"></a>01227 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01228"></a>01228 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01229"></a>01229     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__s.html#a76b5da62087422961dff5f83a92aab4d">p1_bwb</a>                       : 1;  <span class="comment">/**&lt; Bist Results for P1_BWB RAM</span>
<a name="l01230"></a>01230 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01231"></a>01231 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01232"></a>01232     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__s.html#a3a0f0a3f511c56ad4c764e3eaf2520a4">p0_brf</a>                       : 8;  <span class="comment">/**&lt; Bist Results for P0_BRF RAM</span>
<a name="l01233"></a>01233 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01234"></a>01234 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01235"></a>01235     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__s.html#a7aa5429c53ed72e18f7c9776abc6e997">p1_brf</a>                       : 8;  <span class="comment">/**&lt; Bist Results for P1_BRF RAM</span>
<a name="l01236"></a>01236 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01237"></a>01237 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01238"></a>01238 <span class="preprocessor">#else</span>
<a name="l01239"></a><a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__s.html#a7aa5429c53ed72e18f7c9776abc6e997">01239</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__s.html#a7aa5429c53ed72e18f7c9776abc6e997">p1_brf</a>                       : 8;
<a name="l01240"></a><a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__s.html#a3a0f0a3f511c56ad4c764e3eaf2520a4">01240</a>     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__s.html#a3a0f0a3f511c56ad4c764e3eaf2520a4">p0_brf</a>                       : 8;
<a name="l01241"></a><a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__s.html#a76b5da62087422961dff5f83a92aab4d">01241</a>     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__s.html#a76b5da62087422961dff5f83a92aab4d">p1_bwb</a>                       : 1;
<a name="l01242"></a><a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__s.html#a545ec52ccdcd12526c61a6ab5bc3c873">01242</a>     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__s.html#a545ec52ccdcd12526c61a6ab5bc3c873">p0_bwb</a>                       : 1;
<a name="l01243"></a><a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__s.html#a2e4e3830019f7aa060f1703ea40a601a">01243</a>     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__s.html#a2e4e3830019f7aa060f1703ea40a601a">crf</a>                          : 1;
<a name="l01244"></a><a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__s.html#a48b528ba48bc93de5136bf7a2e8a6292">01244</a>     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__s.html#a48b528ba48bc93de5136bf7a2e8a6292">drf</a>                          : 1;
<a name="l01245"></a><a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__s.html#a8644256ddd4506fd69c8933a47ba0b2f">01245</a>     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__s.html#a8644256ddd4506fd69c8933a47ba0b2f">gfu</a>                          : 1;
<a name="l01246"></a><a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__s.html#a1b8af2e586ed51d7b1abda5610385377">01246</a>     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__s.html#a1b8af2e586ed51d7b1abda5610385377">ifu</a>                          : 1;
<a name="l01247"></a><a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__s.html#afabba47ac1e3f546fb7009f64bece919">01247</a>     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__s.html#afabba47ac1e3f546fb7009f64bece919">crq</a>                          : 1;
<a name="l01248"></a><a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__s.html#af96566cc6ac5efc250ea61dc1e55d20a">01248</a>     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__s.html#af96566cc6ac5efc250ea61dc1e55d20a">reserved_23_63</a>               : 41;
<a name="l01249"></a>01249 <span class="preprocessor">#endif</span>
<a name="l01250"></a>01250 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__bst1.html#aab0c01bec7cdb5ee2555766146f079c7">s</a>;
<a name="l01251"></a><a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn31xx.html">01251</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn31xx.html">cvmx_dfa_bst1_cn31xx</a> {
<a name="l01252"></a>01252 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01253"></a>01253 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn31xx.html#ac92abd3bab518a4b13c0414aef959e10">reserved_23_63</a>               : 41;
<a name="l01254"></a>01254     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn31xx.html#a764bbb8c34476cb538f715bcbf31f486">crq</a>                          : 1;  <span class="comment">/**&lt; Bist Results for CRQ RAM</span>
<a name="l01255"></a>01255 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01256"></a>01256 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01257"></a>01257     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn31xx.html#aca9947a3190df6ce94afbc3fd0a3f834">ifu</a>                          : 1;  <span class="comment">/**&lt; Bist Results for IFU RAM</span>
<a name="l01258"></a>01258 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01259"></a>01259 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01260"></a>01260     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn31xx.html#a81d31a98f4a7d7570a7fffbf4b750a63">gfu</a>                          : 1;  <span class="comment">/**&lt; Bist Results for GFU RAM</span>
<a name="l01261"></a>01261 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01262"></a>01262 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01263"></a>01263     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn31xx.html#ac1007035ea631d3734347e8b55bd4bdc">drf</a>                          : 1;  <span class="comment">/**&lt; Bist Results for DRF RAM</span>
<a name="l01264"></a>01264 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01265"></a>01265 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01266"></a>01266     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn31xx.html#ab199705f41a6dc4af91e7e03f20d6370">crf</a>                          : 1;  <span class="comment">/**&lt; Bist Results for CRF RAM</span>
<a name="l01267"></a>01267 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01268"></a>01268 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01269"></a>01269     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn31xx.html#a856da801fed3ec5b829fad1ec60053fc">reserved_0_17</a>                : 18;
<a name="l01270"></a>01270 <span class="preprocessor">#else</span>
<a name="l01271"></a><a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn31xx.html#a856da801fed3ec5b829fad1ec60053fc">01271</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn31xx.html#a856da801fed3ec5b829fad1ec60053fc">reserved_0_17</a>                : 18;
<a name="l01272"></a><a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn31xx.html#ab199705f41a6dc4af91e7e03f20d6370">01272</a>     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn31xx.html#ab199705f41a6dc4af91e7e03f20d6370">crf</a>                          : 1;
<a name="l01273"></a><a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn31xx.html#ac1007035ea631d3734347e8b55bd4bdc">01273</a>     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn31xx.html#ac1007035ea631d3734347e8b55bd4bdc">drf</a>                          : 1;
<a name="l01274"></a><a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn31xx.html#a81d31a98f4a7d7570a7fffbf4b750a63">01274</a>     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn31xx.html#a81d31a98f4a7d7570a7fffbf4b750a63">gfu</a>                          : 1;
<a name="l01275"></a><a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn31xx.html#aca9947a3190df6ce94afbc3fd0a3f834">01275</a>     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn31xx.html#aca9947a3190df6ce94afbc3fd0a3f834">ifu</a>                          : 1;
<a name="l01276"></a><a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn31xx.html#a764bbb8c34476cb538f715bcbf31f486">01276</a>     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn31xx.html#a764bbb8c34476cb538f715bcbf31f486">crq</a>                          : 1;
<a name="l01277"></a><a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn31xx.html#ac92abd3bab518a4b13c0414aef959e10">01277</a>     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn31xx.html#ac92abd3bab518a4b13c0414aef959e10">reserved_23_63</a>               : 41;
<a name="l01278"></a>01278 <span class="preprocessor">#endif</span>
<a name="l01279"></a>01279 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__bst1.html#a9c8e59058f9c87a98073ca8ebbb6a680">cn31xx</a>;
<a name="l01280"></a><a class="code" href="unioncvmx__dfa__bst1.html#a4f50b226d5a5357b2f7c7eab6fcbbd71">01280</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__s.html">cvmx_dfa_bst1_s</a>                <a class="code" href="unioncvmx__dfa__bst1.html#a4f50b226d5a5357b2f7c7eab6fcbbd71">cn38xx</a>;
<a name="l01281"></a><a class="code" href="unioncvmx__dfa__bst1.html#a8c29de059325209345e6684030666de4">01281</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__s.html">cvmx_dfa_bst1_s</a>                <a class="code" href="unioncvmx__dfa__bst1.html#a8c29de059325209345e6684030666de4">cn38xxp2</a>;
<a name="l01282"></a><a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn58xx.html">01282</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn58xx.html">cvmx_dfa_bst1_cn58xx</a> {
<a name="l01283"></a>01283 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01284"></a>01284 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn58xx.html#abcad7794ee1befd592bfc6b87514cf55">reserved_23_63</a>               : 41;
<a name="l01285"></a>01285     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn58xx.html#a77593eed7ea65b34e10af636862d79f8">crq</a>                          : 1;  <span class="comment">/**&lt; Bist Results for CRQ RAM</span>
<a name="l01286"></a>01286 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01287"></a>01287 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01288"></a>01288     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn58xx.html#a8eed563991857f1dd72a9f7293501459">ifu</a>                          : 1;  <span class="comment">/**&lt; Bist Results for IFU RAM</span>
<a name="l01289"></a>01289 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01290"></a>01290 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01291"></a>01291     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn58xx.html#ab16a48121ad52d72e8fe7aaa3ca5fd3d">gfu</a>                          : 1;  <span class="comment">/**&lt; Bist Results for GFU RAM</span>
<a name="l01292"></a>01292 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01293"></a>01293 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01294"></a>01294     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn58xx.html#afc4155bbffc161f828e145eecdb8ada0">reserved_19_19</a>               : 1;
<a name="l01295"></a>01295     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn58xx.html#a4ce77ee0611af796512a4712dbc1b3ff">crf</a>                          : 1;  <span class="comment">/**&lt; Bist Results for CRF RAM</span>
<a name="l01296"></a>01296 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01297"></a>01297 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01298"></a>01298     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn58xx.html#adeede86eceb074cf16e0c2a9a5135f59">p0_bwb</a>                       : 1;  <span class="comment">/**&lt; Bist Results for P0_BWB RAM</span>
<a name="l01299"></a>01299 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01300"></a>01300 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01301"></a>01301     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn58xx.html#aa57f60da1ec564c4972cecea88b24248">p1_bwb</a>                       : 1;  <span class="comment">/**&lt; Bist Results for P1_BWB RAM</span>
<a name="l01302"></a>01302 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01303"></a>01303 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01304"></a>01304     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn58xx.html#a282dbd264c3f01932585326f0780d455">p0_brf</a>                       : 8;  <span class="comment">/**&lt; Bist Results for P0_BRF RAM</span>
<a name="l01305"></a>01305 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01306"></a>01306 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01307"></a>01307     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn58xx.html#a766b2764e44a6b33bba666bda3082470">p1_brf</a>                       : 8;  <span class="comment">/**&lt; Bist Results for P1_BRF RAM</span>
<a name="l01308"></a>01308 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01309"></a>01309 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01310"></a>01310 <span class="preprocessor">#else</span>
<a name="l01311"></a><a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn58xx.html#a766b2764e44a6b33bba666bda3082470">01311</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn58xx.html#a766b2764e44a6b33bba666bda3082470">p1_brf</a>                       : 8;
<a name="l01312"></a><a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn58xx.html#a282dbd264c3f01932585326f0780d455">01312</a>     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn58xx.html#a282dbd264c3f01932585326f0780d455">p0_brf</a>                       : 8;
<a name="l01313"></a><a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn58xx.html#aa57f60da1ec564c4972cecea88b24248">01313</a>     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn58xx.html#aa57f60da1ec564c4972cecea88b24248">p1_bwb</a>                       : 1;
<a name="l01314"></a><a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn58xx.html#adeede86eceb074cf16e0c2a9a5135f59">01314</a>     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn58xx.html#adeede86eceb074cf16e0c2a9a5135f59">p0_bwb</a>                       : 1;
<a name="l01315"></a><a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn58xx.html#a4ce77ee0611af796512a4712dbc1b3ff">01315</a>     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn58xx.html#a4ce77ee0611af796512a4712dbc1b3ff">crf</a>                          : 1;
<a name="l01316"></a><a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn58xx.html#afc4155bbffc161f828e145eecdb8ada0">01316</a>     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn58xx.html#afc4155bbffc161f828e145eecdb8ada0">reserved_19_19</a>               : 1;
<a name="l01317"></a><a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn58xx.html#ab16a48121ad52d72e8fe7aaa3ca5fd3d">01317</a>     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn58xx.html#ab16a48121ad52d72e8fe7aaa3ca5fd3d">gfu</a>                          : 1;
<a name="l01318"></a><a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn58xx.html#a8eed563991857f1dd72a9f7293501459">01318</a>     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn58xx.html#a8eed563991857f1dd72a9f7293501459">ifu</a>                          : 1;
<a name="l01319"></a><a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn58xx.html#a77593eed7ea65b34e10af636862d79f8">01319</a>     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn58xx.html#a77593eed7ea65b34e10af636862d79f8">crq</a>                          : 1;
<a name="l01320"></a><a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn58xx.html#abcad7794ee1befd592bfc6b87514cf55">01320</a>     uint64_t <a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn58xx.html#abcad7794ee1befd592bfc6b87514cf55">reserved_23_63</a>               : 41;
<a name="l01321"></a>01321 <span class="preprocessor">#endif</span>
<a name="l01322"></a>01322 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__bst1.html#abff187316de4d12e74a5016f8d249367">cn58xx</a>;
<a name="l01323"></a><a class="code" href="unioncvmx__dfa__bst1.html#a7de7a477bb64f9ca4d64f9b5d04311b4">01323</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__bst1_1_1cvmx__dfa__bst1__cn58xx.html">cvmx_dfa_bst1_cn58xx</a>           <a class="code" href="unioncvmx__dfa__bst1.html#a7de7a477bb64f9ca4d64f9b5d04311b4">cn58xxp1</a>;
<a name="l01324"></a>01324 };
<a name="l01325"></a><a class="code" href="cvmx-dfa-defs_8h.html#ac4675a117cd7b6e775dcf08691691797">01325</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__bst1.html" title="cvmx_dfa_bst1">cvmx_dfa_bst1</a> <a class="code" href="unioncvmx__dfa__bst1.html" title="cvmx_dfa_bst1">cvmx_dfa_bst1_t</a>;
<a name="l01326"></a>01326 <span class="comment"></span>
<a name="l01327"></a>01327 <span class="comment">/**</span>
<a name="l01328"></a>01328 <span class="comment"> * cvmx_dfa_cfg</span>
<a name="l01329"></a>01329 <span class="comment"> *</span>
<a name="l01330"></a>01330 <span class="comment"> * Specify the RSL base addresses for the block</span>
<a name="l01331"></a>01331 <span class="comment"> *</span>
<a name="l01332"></a>01332 <span class="comment"> *                  DFA_CFG = DFA Configuration</span>
<a name="l01333"></a>01333 <span class="comment"> *</span>
<a name="l01334"></a>01334 <span class="comment"> * Description:</span>
<a name="l01335"></a>01335 <span class="comment"> */</span>
<a name="l01336"></a><a class="code" href="unioncvmx__dfa__cfg.html">01336</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__cfg.html" title="cvmx_dfa_cfg">cvmx_dfa_cfg</a> {
<a name="l01337"></a><a class="code" href="unioncvmx__dfa__cfg.html#a6ac1cbb5c798cac471619e8029b4e945">01337</a>     uint64_t <a class="code" href="unioncvmx__dfa__cfg.html#a6ac1cbb5c798cac471619e8029b4e945">u64</a>;
<a name="l01338"></a><a class="code" href="structcvmx__dfa__cfg_1_1cvmx__dfa__cfg__s.html">01338</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__cfg_1_1cvmx__dfa__cfg__s.html">cvmx_dfa_cfg_s</a> {
<a name="l01339"></a>01339 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01340"></a>01340 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__cfg_1_1cvmx__dfa__cfg__s.html#ab7355881a69e290fe80d808a5239c7f0">reserved_4_63</a>                : 60;
<a name="l01341"></a>01341     uint64_t <a class="code" href="structcvmx__dfa__cfg_1_1cvmx__dfa__cfg__s.html#a288df8a03bd75badce8558dc08149a96">nrpl_ena</a>                     : 1;  <span class="comment">/**&lt; When set, allows the per-node replication feature to be</span>
<a name="l01342"></a>01342 <span class="comment">                                                         enabled.</span>
<a name="l01343"></a>01343 <span class="comment">                                                         In 36-bit mode: The IWORD0[31:30]=SNREPL field AND</span>
<a name="l01344"></a>01344 <span class="comment">                                                         bits [21:20] of the Next Node ptr are used in generating</span>
<a name="l01345"></a>01345 <span class="comment">                                                         the next node address (see OCTEON HRM - DFA Chapter for</span>
<a name="l01346"></a>01346 <span class="comment">                                                         psuedo-code of DTE next node address generation).</span>
<a name="l01347"></a>01347 <span class="comment">                                                         NOTE: When NRPL_ENA=1 and IWORD0[TY]=1(36b mode),</span>
<a name="l01348"></a>01348 <span class="comment">                                                         (regardless of IWORD0[NRPLEN]), the Resultant Word1+</span>
<a name="l01349"></a>01349 <span class="comment">                                                         [[47:44],[23:20]] = Next Node&apos;s [27:20] bits. This allows</span>
<a name="l01350"></a>01350 <span class="comment">                                                         SW to use the RESERVED bits of the final node for SW</span>
<a name="l01351"></a>01351 <span class="comment">                                                         caching. Also, if required, SW will use [22:21]=Node</span>
<a name="l01352"></a>01352 <span class="comment">                                                         Replication to re-start the same graph walk(if graph</span>
<a name="l01353"></a>01353 <span class="comment">                                                         walk prematurely terminated (ie: DATA_GONE).</span>
<a name="l01354"></a>01354 <span class="comment">                                                         In 18-bit mode: The IWORD0[31:30]=SNREPL field AND</span>
<a name="l01355"></a>01355 <span class="comment">                                                         bit [16:14] of the Next Node ptr are used in generating</span>
<a name="l01356"></a>01356 <span class="comment">                                                         the next node address (see OCTEON HRM - DFA Chapter for</span>
<a name="l01357"></a>01357 <span class="comment">                                                         psuedo-code of DTE next node address generation).</span>
<a name="l01358"></a>01358 <span class="comment">                                                         If (IWORD0[NREPLEN]=1 and DFA_CFG[NRPL_ENA]=1) [</span>
<a name="l01359"></a>01359 <span class="comment">                                                            If next node ptr[16] is set [</span>
<a name="l01360"></a>01360 <span class="comment">                                                              next node ptr[15:14] indicates the next node repl</span>
<a name="l01361"></a>01361 <span class="comment">                                                              next node ptr[13:0]  indicates the position of the</span>
<a name="l01362"></a>01362 <span class="comment">                                                                 node relative to the first normal node (i.e.</span>
<a name="l01363"></a>01363 <span class="comment">                                                                 IWORD3[Msize] must be added to get the final node)</span>
<a name="l01364"></a>01364 <span class="comment">                                                            ]</span>
<a name="l01365"></a>01365 <span class="comment">                                                            else If next node ptr[16] is not set [</span>
<a name="l01366"></a>01366 <span class="comment">                                                              next node ptr[15:0] indicates the next node id</span>
<a name="l01367"></a>01367 <span class="comment">                                                              next node repl = 0</span>
<a name="l01368"></a>01368 <span class="comment">                                                            ]</span>
<a name="l01369"></a>01369 <span class="comment">                                                         ]</span>
<a name="l01370"></a>01370 <span class="comment">                                                         NOTE: For 18b node replication, MAX node space=64KB(2^16)</span>
<a name="l01371"></a>01371 <span class="comment">                                                         is used in detecting terminal node space(see HRM for full</span>
<a name="l01372"></a>01372 <span class="comment">                                                         description).</span>
<a name="l01373"></a>01373 <span class="comment">                                                         NOTE: The DFA graphs MUST BE built/written to DFA LLM memory</span>
<a name="l01374"></a>01374 <span class="comment">                                                         aware of the &quot;per-node&quot; replication. */</span>
<a name="l01375"></a>01375     uint64_t <a class="code" href="structcvmx__dfa__cfg_1_1cvmx__dfa__cfg__s.html#a9ee9c752465955a48d0587798b17f60b">nxor_ena</a>                     : 1;  <span class="comment">/**&lt; When set, allows the DTE Instruction IWORD0[NXOREN]</span>
<a name="l01376"></a>01376 <span class="comment">                                                         to be used to enable/disable the per-node address &apos;scramble&apos;</span>
<a name="l01377"></a>01377 <span class="comment">                                                         of the LLM address to lessen the effects of bank conflicts.</span>
<a name="l01378"></a>01378 <span class="comment">                                                         If IWORD0[NXOREN] is also set, then:</span>
<a name="l01379"></a>01379 <span class="comment">                                                         In 36-bit mode: The node_Id[7:0] 8-bit value is XORed</span>
<a name="l01380"></a>01380 <span class="comment">                                                         against the LLM address addr[9:2].</span>
<a name="l01381"></a>01381 <span class="comment">                                                         In 18-bit mode: The node_id[6:0] 7-bit value is XORed</span>
<a name="l01382"></a>01382 <span class="comment">                                                         against the LLM address addr[8:2]. (note: we don&apos;t address</span>
<a name="l01383"></a>01383 <span class="comment">                                                         scramble outside the mode&apos;s node space).</span>
<a name="l01384"></a>01384 <span class="comment">                                                         NOTE: The DFA graphs MUST BE built/written to DFA LLM memory</span>
<a name="l01385"></a>01385 <span class="comment">                                                         aware of the &quot;per-node&quot; address scramble.</span>
<a name="l01386"></a>01386 <span class="comment">                                                         NOTE: The address &apos;scramble&apos; ocurs for BOTH DFA LLM graph</span>
<a name="l01387"></a>01387 <span class="comment">                                                         read/write operations. */</span>
<a name="l01388"></a>01388     uint64_t <a class="code" href="structcvmx__dfa__cfg_1_1cvmx__dfa__cfg__s.html#a9873281d6bce1d0e164d5aa36a7ae263">gxor_ena</a>                     : 1;  <span class="comment">/**&lt; When set, the DTE Instruction IWORD0[GXOR]</span>
<a name="l01389"></a>01389 <span class="comment">                                                         field is used to &apos;scramble&apos; the LLM address</span>
<a name="l01390"></a>01390 <span class="comment">                                                         to lessen the effects of bank conflicts.</span>
<a name="l01391"></a>01391 <span class="comment">                                                         In 36-bit mode: The GXOR[7:0] 8-bit value is XORed</span>
<a name="l01392"></a>01392 <span class="comment">                                                         against the LLM address addr[9:2].</span>
<a name="l01393"></a>01393 <span class="comment">                                                         In 18-bit mode: GXOR[6:0] 7-bit value is XORed against</span>
<a name="l01394"></a>01394 <span class="comment">                                                         the LLM address addr[8:2]. (note: we don&apos;t address</span>
<a name="l01395"></a>01395 <span class="comment">                                                         scramble outside the mode&apos;s node space)</span>
<a name="l01396"></a>01396 <span class="comment">                                                         NOTE: The DFA graphs MUST BE built/written to DFA LLM memory</span>
<a name="l01397"></a>01397 <span class="comment">                                                         aware of the &quot;per-graph&quot; address scramble.</span>
<a name="l01398"></a>01398 <span class="comment">                                                         NOTE: The address &apos;scramble&apos; ocurs for BOTH DFA LLM graph</span>
<a name="l01399"></a>01399 <span class="comment">                                                         read/write operations. */</span>
<a name="l01400"></a>01400     uint64_t <a class="code" href="structcvmx__dfa__cfg_1_1cvmx__dfa__cfg__s.html#a3bfd1081fb5406b0f27745176348e49a">sarb</a>                         : 1;  <span class="comment">/**&lt; DFA Source Arbiter Mode</span>
<a name="l01401"></a>01401 <span class="comment">                                                         Selects the arbitration mode used to select DFA</span>
<a name="l01402"></a>01402 <span class="comment">                                                         requests issued from either CP2 or the DTE (NCB-CSR</span>
<a name="l01403"></a>01403 <span class="comment">                                                         or DFA HW engine).</span>
<a name="l01404"></a>01404 <span class="comment">                                                            - 0: Fixed Priority [Highest=CP2, Lowest=DTE]</span>
<a name="l01405"></a>01405 <span class="comment">                                                            - 1: Round-Robin</span>
<a name="l01406"></a>01406 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l01407"></a>01407 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l01408"></a>01408 <span class="preprocessor">#else</span>
<a name="l01409"></a><a class="code" href="structcvmx__dfa__cfg_1_1cvmx__dfa__cfg__s.html#a3bfd1081fb5406b0f27745176348e49a">01409</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__cfg_1_1cvmx__dfa__cfg__s.html#a3bfd1081fb5406b0f27745176348e49a">sarb</a>                         : 1;
<a name="l01410"></a><a class="code" href="structcvmx__dfa__cfg_1_1cvmx__dfa__cfg__s.html#a9873281d6bce1d0e164d5aa36a7ae263">01410</a>     uint64_t <a class="code" href="structcvmx__dfa__cfg_1_1cvmx__dfa__cfg__s.html#a9873281d6bce1d0e164d5aa36a7ae263">gxor_ena</a>                     : 1;
<a name="l01411"></a><a class="code" href="structcvmx__dfa__cfg_1_1cvmx__dfa__cfg__s.html#a9ee9c752465955a48d0587798b17f60b">01411</a>     uint64_t <a class="code" href="structcvmx__dfa__cfg_1_1cvmx__dfa__cfg__s.html#a9ee9c752465955a48d0587798b17f60b">nxor_ena</a>                     : 1;
<a name="l01412"></a><a class="code" href="structcvmx__dfa__cfg_1_1cvmx__dfa__cfg__s.html#a288df8a03bd75badce8558dc08149a96">01412</a>     uint64_t <a class="code" href="structcvmx__dfa__cfg_1_1cvmx__dfa__cfg__s.html#a288df8a03bd75badce8558dc08149a96">nrpl_ena</a>                     : 1;
<a name="l01413"></a><a class="code" href="structcvmx__dfa__cfg_1_1cvmx__dfa__cfg__s.html#ab7355881a69e290fe80d808a5239c7f0">01413</a>     uint64_t <a class="code" href="structcvmx__dfa__cfg_1_1cvmx__dfa__cfg__s.html#ab7355881a69e290fe80d808a5239c7f0">reserved_4_63</a>                : 60;
<a name="l01414"></a>01414 <span class="preprocessor">#endif</span>
<a name="l01415"></a>01415 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__cfg.html#a3ba2d9e46ec586bd6ae675aab1558dcc">s</a>;
<a name="l01416"></a><a class="code" href="unioncvmx__dfa__cfg.html#af7ce3cdf7f294514b26ee9f866934cf5">01416</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__cfg_1_1cvmx__dfa__cfg__s.html">cvmx_dfa_cfg_s</a>                 <a class="code" href="unioncvmx__dfa__cfg.html#af7ce3cdf7f294514b26ee9f866934cf5">cn38xx</a>;
<a name="l01417"></a><a class="code" href="structcvmx__dfa__cfg_1_1cvmx__dfa__cfg__cn38xxp2.html">01417</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__cfg_1_1cvmx__dfa__cfg__cn38xxp2.html">cvmx_dfa_cfg_cn38xxp2</a> {
<a name="l01418"></a>01418 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01419"></a>01419 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__cfg_1_1cvmx__dfa__cfg__cn38xxp2.html#a613a55576235cde2a5b87c0291f8f1c8">reserved_1_63</a>                : 63;
<a name="l01420"></a>01420     uint64_t <a class="code" href="structcvmx__dfa__cfg_1_1cvmx__dfa__cfg__cn38xxp2.html#a319fe8488121de65589c277e04ba5b47">sarb</a>                         : 1;  <span class="comment">/**&lt; DFA Source Arbiter Mode</span>
<a name="l01421"></a>01421 <span class="comment">                                                         Selects the arbitration mode used to select DFA</span>
<a name="l01422"></a>01422 <span class="comment">                                                         requests issued from either CP2 or the DTE (NCB-CSR</span>
<a name="l01423"></a>01423 <span class="comment">                                                         or DFA HW engine).</span>
<a name="l01424"></a>01424 <span class="comment">                                                            - 0: Fixed Priority [Highest=CP2, Lowest=DTE]</span>
<a name="l01425"></a>01425 <span class="comment">                                                            - 1: Round-Robin</span>
<a name="l01426"></a>01426 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l01427"></a>01427 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l01428"></a>01428 <span class="preprocessor">#else</span>
<a name="l01429"></a><a class="code" href="structcvmx__dfa__cfg_1_1cvmx__dfa__cfg__cn38xxp2.html#a319fe8488121de65589c277e04ba5b47">01429</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__cfg_1_1cvmx__dfa__cfg__cn38xxp2.html#a319fe8488121de65589c277e04ba5b47">sarb</a>                         : 1;
<a name="l01430"></a><a class="code" href="structcvmx__dfa__cfg_1_1cvmx__dfa__cfg__cn38xxp2.html#a613a55576235cde2a5b87c0291f8f1c8">01430</a>     uint64_t <a class="code" href="structcvmx__dfa__cfg_1_1cvmx__dfa__cfg__cn38xxp2.html#a613a55576235cde2a5b87c0291f8f1c8">reserved_1_63</a>                : 63;
<a name="l01431"></a>01431 <span class="preprocessor">#endif</span>
<a name="l01432"></a>01432 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__cfg.html#adcdd43e52d5eb9d7b09df28c91853111">cn38xxp2</a>;
<a name="l01433"></a><a class="code" href="unioncvmx__dfa__cfg.html#ae142668240664d317c0e59fd669482a1">01433</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__cfg_1_1cvmx__dfa__cfg__s.html">cvmx_dfa_cfg_s</a>                 <a class="code" href="unioncvmx__dfa__cfg.html#ae142668240664d317c0e59fd669482a1">cn58xx</a>;
<a name="l01434"></a><a class="code" href="unioncvmx__dfa__cfg.html#a249b91628484782af5860ec901a85273">01434</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__cfg_1_1cvmx__dfa__cfg__s.html">cvmx_dfa_cfg_s</a>                 <a class="code" href="unioncvmx__dfa__cfg.html#a249b91628484782af5860ec901a85273">cn58xxp1</a>;
<a name="l01435"></a>01435 };
<a name="l01436"></a><a class="code" href="cvmx-dfa-defs_8h.html#ae19eecc99673072a14edfd87b17a0dac">01436</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__cfg.html" title="cvmx_dfa_cfg">cvmx_dfa_cfg</a> <a class="code" href="unioncvmx__dfa__cfg.html" title="cvmx_dfa_cfg">cvmx_dfa_cfg_t</a>;
<a name="l01437"></a>01437 <span class="comment"></span>
<a name="l01438"></a>01438 <span class="comment">/**</span>
<a name="l01439"></a>01439 <span class="comment"> * cvmx_dfa_config</span>
<a name="l01440"></a>01440 <span class="comment"> *</span>
<a name="l01441"></a>01441 <span class="comment"> * Specify the RSL base addresses for the block</span>
<a name="l01442"></a>01442 <span class="comment"> * DFA_CONFIG = DFA Configuration Register</span>
<a name="l01443"></a>01443 <span class="comment"> * Description:</span>
<a name="l01444"></a>01444 <span class="comment"> */</span>
<a name="l01445"></a><a class="code" href="unioncvmx__dfa__config.html">01445</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__config.html" title="cvmx_dfa_config">cvmx_dfa_config</a> {
<a name="l01446"></a><a class="code" href="unioncvmx__dfa__config.html#a4fc9436b1d0997d98ba2ab760d8b318e">01446</a>     uint64_t <a class="code" href="unioncvmx__dfa__config.html#a4fc9436b1d0997d98ba2ab760d8b318e">u64</a>;
<a name="l01447"></a><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__s.html">01447</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__s.html">cvmx_dfa_config_s</a> {
<a name="l01448"></a>01448 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01449"></a>01449 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__s.html#a35dae7f0dd63e3a2caed23e1c495ec65">reserved_11_63</a>               : 53;
<a name="l01450"></a>01450     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__s.html#aca09536b8446af38a27885aee0e87b19">dlcclear_bist</a>                : 1;  <span class="comment">/**&lt; When [DLCSTART_BIST] is written 0-&gt;1, if [DLCCLEAR_BIST]=1, all previous DLC BIST state is</span>
<a name="l01451"></a>01451 <span class="comment">                                                         cleared. Note the following:</span>
<a name="l01452"></a>01452 <span class="comment">                                                         * [DLCCLEAR_BIST] must be written to 1 before [DLCSTART_BIST] is written to 1</span>
<a name="l01453"></a>01453 <span class="comment">                                                         using a separate CSR write operation.</span>
<a name="l01454"></a>01454 <span class="comment">                                                         * [DLCCLEAR_BIST] must not be changed after writing [DLCSTART_BIST] 0-&gt;1 until</span>
<a name="l01455"></a>01455 <span class="comment">                                                         the BIST operation completes. */</span>
<a name="l01456"></a>01456     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__s.html#a571eb6c16696ce74259fc25c4634dac2">dlcstart_bist</a>                : 1;  <span class="comment">/**&lt; When software writes [DLCSTART_BIST]=0-&gt;1, a BIST is executed for the DLC sub-block RAMs</span>
<a name="l01457"></a>01457 <span class="comment">                                                         which contains DCLK domain asynchronous RAMs. Note the following:</span>
<a name="l01458"></a>01458 <span class="comment">                                                         This bit should only be written after DCLK has been enabled by software and is stable.</span>
<a name="l01459"></a>01459 <span class="comment">                                                         (See LMC initialization routine for details on how to enable the DDR3/4 memory</span>
<a name="l01460"></a>01460 <span class="comment">                                                         (DCLK)--which requires LMC PLL init, clock divider, and proper DLL initialization</span>
<a name="l01461"></a>01461 <span class="comment">                                                         sequence.) */</span>
<a name="l01462"></a>01462     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__s.html#a7ecf29dc2ff2ebbe5e3901c4f3dd6db8">repl_ena</a>                     : 1;  <span class="comment">/**&lt; Replication mode enable.</span>
<a name="l01463"></a>01463 <span class="comment">                                                         This is used by the memory controller to support graph data in multiple ports (or port</span>
<a name="l01464"></a>01464 <span class="comment">                                                         sets), so that the least full port can be selected to minimize latency effects.</span>
<a name="l01465"></a>01465 <span class="comment">                                                         Software Note: Using this mode requires the HFA software compiler and HFA driver to be</span>
<a name="l01466"></a>01466 <span class="comment">                                                         aware of the address replication changes. This involves changes to the MLOAD/GWALK HFA</span>
<a name="l01467"></a>01467 <span class="comment">                                                         instruction format (See IWORD2.SREPL), as well as changes to node arc and metadata</span>
<a name="l01468"></a>01468 <span class="comment">                                                         definitions which support an additional REPL field. When clear, replication mode is</span>
<a name="l01469"></a>01469 <span class="comment">                                                         disabled, and HFA interprets HFA instructions and node-arc formats which do not have</span>
<a name="l01470"></a>01470 <span class="comment">                                                         address replication information. */</span>
<a name="l01471"></a>01471     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__s.html#a15d8f6a5d5f51fe22748a1e23c81031e">clmskcrip</a>                    : 4;  <span class="comment">/**&lt; Cluster cripple mask. A 1 in each bit of the mask represents which HTE cluster to cripple.</span>
<a name="l01472"></a>01472 <span class="comment">                                                         CN78XX has four clusters (therefore CLMSKCRIP&lt;3:0&gt; are used.)</span>
<a name="l01473"></a>01473 <span class="comment">                                                         The MIO_FUS_DFA_CLMASK_CRIPPLE[3:0] fuse bits are forced into this register at reset. Any</span>
<a name="l01474"></a>01474 <span class="comment">                                                         fuse bits that contain 1 are disallowed during a write operation and are always read as 1. */</span>
<a name="l01475"></a>01475     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__s.html#a7fa5f013fd9c7d0bad038f152dc59050">cldtecrip</a>                    : 3;  <span class="comment">/**&lt; Encoding that represents the number of HTEs to cripple for each cluster. Typically</span>
<a name="l01476"></a>01476 <span class="comment">                                                         DTE_CLCRIP = 0, which enables all HTEs within each cluster. However, when the HFA</span>
<a name="l01477"></a>01477 <span class="comment">                                                         performance counters are used, software may want to limit the number of HTEs per cluster</span>
<a name="l01478"></a>01478 <span class="comment">                                                         available, as there are only four parallel performance counters.</span>
<a name="l01479"></a>01479 <span class="comment">                                                         0 = HTE[15:0]:ON.</span>
<a name="l01480"></a>01480 <span class="comment">                                                         1 = 1/2 = HTE[15:8]:OFF  /HTE[7:0]:ON.</span>
<a name="l01481"></a>01481 <span class="comment">                                                         2 = 1/4 = HTE[15:12]:OFF /HTE[11:0]:ON.</span>
<a name="l01482"></a>01482 <span class="comment">                                                         3 = 3/4 = HTE[15:4]:OFF  /HTE[3:0]:ON.</span>
<a name="l01483"></a>01483 <span class="comment">                                                         4 = 1/8 = HTE[15:14]:OFF /HTE[13:0]:ON.</span>
<a name="l01484"></a>01484 <span class="comment">                                                         5 = 5/8 = HTE[15:6]:OFF  /HTE[5:0]:ON.</span>
<a name="l01485"></a>01485 <span class="comment">                                                         6 = 3/8 = HTE[15:10]:OFF /HTE[9:0]:ON.</span>
<a name="l01486"></a>01486 <span class="comment">                                                         7 = 7/8 = HTE[15:2]:OFF  /HTE[1:0]:ON.</span>
<a name="l01487"></a>01487 <span class="comment">                                                         Higher numbered HTEs are crippled first. For instance, on CN78XX (with 16 HTEs/cluster),</span>
<a name="l01488"></a>01488 <span class="comment">                                                         if DTE_CLCRIP = 1 (1/2), then [15:8] within the cluster are crippled and only HTE numbers</span>
<a name="l01489"></a>01489 <span class="comment">                                                         [7:0] are available.</span>
<a name="l01490"></a>01490 <span class="comment">                                                         The MIO_FUS_DFA_NUMDTE_CRIPPLE[3:0] fuse bits are forced into this register at reset. Any</span>
<a name="l01491"></a>01491 <span class="comment">                                                         fuse bits that contain 1 are disallowed during a write operation and are always read as 1. */</span>
<a name="l01492"></a>01492     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__s.html#a9a07f6c9eceaf635a1edd3a15557acc1">dteclkdis</a>                    : 1;  <span class="comment">/**&lt; HFA clock disable source. When set, the HFA clocks for HTE (thread engine) operations are</span>
<a name="l01493"></a>01493 <span class="comment">                                                         disabled to conserve overall chip clocking power when the HFA function is not used.</span>
<a name="l01494"></a>01494 <span class="comment">                                                         When set, software must never issue IOI-direct CSR operations to the HFA (will result in</span>
<a name="l01495"></a>01495 <span class="comment">                                                         IOI timeout errors).</span>
<a name="l01496"></a>01496 <span class="comment">                                                         This should only be written to a different value during power-on software initialization.</span>
<a name="l01497"></a>01497 <span class="comment">                                                         The MIO_FUS_DFA_DTE_DISABLE fuse bit is forced into this register at reset. If the fuse</span>
<a name="l01498"></a>01498 <span class="comment">                                                         bit contains 1, write operations to DTECLKDIS are disallowed and are always read as 1. */</span>
<a name="l01499"></a>01499 <span class="preprocessor">#else</span>
<a name="l01500"></a><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__s.html#a9a07f6c9eceaf635a1edd3a15557acc1">01500</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__s.html#a9a07f6c9eceaf635a1edd3a15557acc1">dteclkdis</a>                    : 1;
<a name="l01501"></a><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__s.html#a7fa5f013fd9c7d0bad038f152dc59050">01501</a>     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__s.html#a7fa5f013fd9c7d0bad038f152dc59050">cldtecrip</a>                    : 3;
<a name="l01502"></a><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__s.html#a15d8f6a5d5f51fe22748a1e23c81031e">01502</a>     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__s.html#a15d8f6a5d5f51fe22748a1e23c81031e">clmskcrip</a>                    : 4;
<a name="l01503"></a><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__s.html#a7ecf29dc2ff2ebbe5e3901c4f3dd6db8">01503</a>     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__s.html#a7ecf29dc2ff2ebbe5e3901c4f3dd6db8">repl_ena</a>                     : 1;
<a name="l01504"></a><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__s.html#a571eb6c16696ce74259fc25c4634dac2">01504</a>     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__s.html#a571eb6c16696ce74259fc25c4634dac2">dlcstart_bist</a>                : 1;
<a name="l01505"></a><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__s.html#aca09536b8446af38a27885aee0e87b19">01505</a>     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__s.html#aca09536b8446af38a27885aee0e87b19">dlcclear_bist</a>                : 1;
<a name="l01506"></a><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__s.html#a35dae7f0dd63e3a2caed23e1c495ec65">01506</a>     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__s.html#a35dae7f0dd63e3a2caed23e1c495ec65">reserved_11_63</a>               : 53;
<a name="l01507"></a>01507 <span class="preprocessor">#endif</span>
<a name="l01508"></a>01508 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__config.html#a7ae6a42bc5446b5d6aa12a461f9bca2e">s</a>;
<a name="l01509"></a><a class="code" href="unioncvmx__dfa__config.html#a5717c13b8eb9524fb235c113d7d1b3cb">01509</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__s.html">cvmx_dfa_config_s</a>              <a class="code" href="unioncvmx__dfa__config.html#a5717c13b8eb9524fb235c113d7d1b3cb">cn61xx</a>;
<a name="l01510"></a><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn63xx.html">01510</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn63xx.html">cvmx_dfa_config_cn63xx</a> {
<a name="l01511"></a>01511 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01512"></a>01512 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn63xx.html#adcc1734e62eb1c0486d20f584f101a47">reserved_9_63</a>                : 55;
<a name="l01513"></a>01513     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn63xx.html#a6d6d75a93fbf52666368d54832947ff5">repl_ena</a>                     : 1;  <span class="comment">/**&lt; Replication Mode Enable</span>
<a name="l01514"></a>01514 <span class="comment">                                                         *** o63-P2 NEW ***</span>
<a name="l01515"></a>01515 <span class="comment">                                                         When set, enables replication mode performance enhancement</span>
<a name="l01516"></a>01516 <span class="comment">                                                         feature. This enables the DFA to communicate address</span>
<a name="l01517"></a>01517 <span class="comment">                                                         replication information during memory references to the DFM</span>
<a name="l01518"></a>01518 <span class="comment">                                                         (memory controller). This in turn is used by the DFM to support</span>
<a name="l01519"></a>01519 <span class="comment">                                                         graph data in multiple banks (or bank sets), so that the least</span>
<a name="l01520"></a>01520 <span class="comment">                                                         full bank can be selected to minimize the effects of DDR3 bank</span>
<a name="l01521"></a>01521 <span class="comment">                                                         conflicts (ie: tRC=row cycle time).</span>
<a name="l01522"></a>01522 <span class="comment">                                                         SWNOTE: Using this mode requires the DFA SW compiler and DFA</span>
<a name="l01523"></a>01523 <span class="comment">                                                         driver to be aware of the o63-P2 address replication changes.</span>
<a name="l01524"></a>01524 <span class="comment">                                                         This involves changes to the MLOAD/GWALK DFA instruction format</span>
<a name="l01525"></a>01525 <span class="comment">                                                         (see: IWORD2.SREPL), as well as changes to node arc and metadata</span>
<a name="l01526"></a>01526 <span class="comment">                                                         definitions which now support an additional REPL field.</span>
<a name="l01527"></a>01527 <span class="comment">                                                         When clear, replication mode is disabled, and DFA will interpret</span>
<a name="l01528"></a>01528 <span class="comment">                                                         o63-P1 DFA instructions and node-arc formats which DO NOT have</span>
<a name="l01529"></a>01529 <span class="comment">                                                         address replication information. */</span>
<a name="l01530"></a>01530     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn63xx.html#af98455fbe43a59c0c347005ff3662fe0">clmskcrip</a>                    : 4;  <span class="comment">/**&lt; Cluster Cripple Mask</span>
<a name="l01531"></a>01531 <span class="comment">                                                         A one in each bit of the mask represents which DTE cluster to</span>
<a name="l01532"></a>01532 <span class="comment">                                                         cripple.</span>
<a name="l01533"></a>01533 <span class="comment">                                                         NOTE: o63 has only a single Cluster (therefore CLMSKCRIP[0]</span>
<a name="l01534"></a>01534 <span class="comment">                                                         is the only bit used.</span>
<a name="l01535"></a>01535 <span class="comment">                                                         o2 has 4 clusters, where all CLMSKCRIP mask bits are used.</span>
<a name="l01536"></a>01536 <span class="comment">                                                         SWNOTE: The MIO_FUS___DFA_CLMASK_CRIPPLE[3:0] fuse bits will</span>
<a name="l01537"></a>01537 <span class="comment">                                                         be forced into this register at reset. Any fuse bits that</span>
<a name="l01538"></a>01538 <span class="comment">                                                         contain &apos;1&apos; will be disallowed during a write and will always</span>
<a name="l01539"></a>01539 <span class="comment">                                                         be read as &apos;1&apos;. */</span>
<a name="l01540"></a>01540     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn63xx.html#af242022dd685393f03cfc03d28aec9c6">cldtecrip</a>                    : 3;  <span class="comment">/**&lt; Encoding which represents \#of DTEs to cripple for each</span>
<a name="l01541"></a>01541 <span class="comment">                                                         cluster. Typically DTE_CLCRIP=0 which enables all DTEs</span>
<a name="l01542"></a>01542 <span class="comment">                                                         within each cluster. However, when the DFA performance</span>
<a name="l01543"></a>01543 <span class="comment">                                                         counters are used, SW may want to limit the \#of DTEs</span>
<a name="l01544"></a>01544 <span class="comment">                                                         per cluster available, as there are only 4 parallel</span>
<a name="l01545"></a>01545 <span class="comment">                                                         performance counters.</span>
<a name="l01546"></a>01546 <span class="comment">                                                            DTE_CLCRIP | \#DTEs crippled(per cluster)</span>
<a name="l01547"></a>01547 <span class="comment">                                                         ------------+-----------------------------</span>
<a name="l01548"></a>01548 <span class="comment">                                                                0    |  0      DTE[15:0]:ON</span>
<a name="l01549"></a>01549 <span class="comment">                                                                1    |  1/2    DTE[15:8]:OFF  /DTE[7:0]:ON</span>
<a name="l01550"></a>01550 <span class="comment">                                                                2    |  1/4    DTE[15:12]:OFF /DTE[11:0]:ON</span>
<a name="l01551"></a>01551 <span class="comment">                                                                3    |  3/4    DTE[15:4]:OFF  /DTE[3:0]:ON</span>
<a name="l01552"></a>01552 <span class="comment">                                                                4    |  1/8    DTE[15:14]:OFF /DTE[13:0]:ON</span>
<a name="l01553"></a>01553 <span class="comment">                                                                5    |  5/8    DTE[15:6]:OFF  /DTE[5:0]:ON</span>
<a name="l01554"></a>01554 <span class="comment">                                                                6    |  3/8    DTE[15:10]:OFF /DTE[9:0]:ON</span>
<a name="l01555"></a>01555 <span class="comment">                                                                7    |  7/8    DTE[15:2]:OFF  /DTE[1:0]:ON</span>
<a name="l01556"></a>01556 <span class="comment">                                                         NOTE: Higher numbered DTEs are crippled first. For instance,</span>
<a name="l01557"></a>01557 <span class="comment">                                                         on o63 (with 16 DTEs/cluster), if DTE_CLCRIP=1(1/2), then</span>
<a name="l01558"></a>01558 <span class="comment">                                                         DTE#s [15:8] within the cluster are crippled and only</span>
<a name="l01559"></a>01559 <span class="comment">                                                         DTE#s [7:0] are available.</span>
<a name="l01560"></a>01560 <span class="comment">                                                         IMPNOTE: The encodings are done in such a way as to later</span>
<a name="l01561"></a>01561 <span class="comment">                                                         be used with fuses (for future o2 revisions which will disable</span>
<a name="l01562"></a>01562 <span class="comment">                                                         some \#of DTEs). Blowing a fuse has the effect that there will</span>
<a name="l01563"></a>01563 <span class="comment">                                                         always be fewer DTEs available. [ie: we never want a customer</span>
<a name="l01564"></a>01564 <span class="comment">                                                         to blow additional fuses to get more DTEs].</span>
<a name="l01565"></a>01565 <span class="comment">                                                         SWNOTE: The MIO_FUS___DFA_NUMDTE_CRIPPLE[2:0] fuse bits will</span>
<a name="l01566"></a>01566 <span class="comment">                                                         be forced into this register at reset. Any fuse bits that</span>
<a name="l01567"></a>01567 <span class="comment">                                                         contain &apos;1&apos; will be disallowed during a write and will always</span>
<a name="l01568"></a>01568 <span class="comment">                                                         be read as &apos;1&apos;. */</span>
<a name="l01569"></a>01569     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn63xx.html#aabb8edb656434a1a8d527450d420512e">dteclkdis</a>                    : 1;  <span class="comment">/**&lt; DFA Clock Disable Source</span>
<a name="l01570"></a>01570 <span class="comment">                                                         When SET, the DFA clocks for DTE(thread engine)</span>
<a name="l01571"></a>01571 <span class="comment">                                                         operation are disabled (to conserve overall chip clocking</span>
<a name="l01572"></a>01572 <span class="comment">                                                         power when the DFA function is not used).</span>
<a name="l01573"></a>01573 <span class="comment">                                                         NOTE: When SET, SW MUST NEVER issue NCB-Direct CSR</span>
<a name="l01574"></a>01574 <span class="comment">                                                         operations to the DFA (will result in NCB Bus Timeout</span>
<a name="l01575"></a>01575 <span class="comment">                                                         errors).</span>
<a name="l01576"></a>01576 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l01577"></a>01577 <span class="comment">                                                         during power-on SW initialization.</span>
<a name="l01578"></a>01578 <span class="comment">                                                         SWNOTE: The MIO_FUS___DFA_DTE_DISABLE fuse bit will</span>
<a name="l01579"></a>01579 <span class="comment">                                                         be forced into this register at reset. If the fuse bit</span>
<a name="l01580"></a>01580 <span class="comment">                                                         contains &apos;1&apos;, writes to DTECLKDIS are disallowed and</span>
<a name="l01581"></a>01581 <span class="comment">                                                         will always be read as &apos;1&apos;. */</span>
<a name="l01582"></a>01582 <span class="preprocessor">#else</span>
<a name="l01583"></a><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn63xx.html#aabb8edb656434a1a8d527450d420512e">01583</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn63xx.html#aabb8edb656434a1a8d527450d420512e">dteclkdis</a>                    : 1;
<a name="l01584"></a><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn63xx.html#af242022dd685393f03cfc03d28aec9c6">01584</a>     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn63xx.html#af242022dd685393f03cfc03d28aec9c6">cldtecrip</a>                    : 3;
<a name="l01585"></a><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn63xx.html#af98455fbe43a59c0c347005ff3662fe0">01585</a>     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn63xx.html#af98455fbe43a59c0c347005ff3662fe0">clmskcrip</a>                    : 4;
<a name="l01586"></a><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn63xx.html#a6d6d75a93fbf52666368d54832947ff5">01586</a>     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn63xx.html#a6d6d75a93fbf52666368d54832947ff5">repl_ena</a>                     : 1;
<a name="l01587"></a><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn63xx.html#adcc1734e62eb1c0486d20f584f101a47">01587</a>     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn63xx.html#adcc1734e62eb1c0486d20f584f101a47">reserved_9_63</a>                : 55;
<a name="l01588"></a>01588 <span class="preprocessor">#endif</span>
<a name="l01589"></a>01589 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__config.html#adfd3dc8b7a426d47046fcaa13cdb47c3">cn63xx</a>;
<a name="l01590"></a><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn63xxp1.html">01590</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn63xxp1.html">cvmx_dfa_config_cn63xxp1</a> {
<a name="l01591"></a>01591 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01592"></a>01592 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn63xxp1.html#a0d4cb9052a7992a15f3ad2f82fac82bf">reserved_8_63</a>                : 56;
<a name="l01593"></a>01593     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn63xxp1.html#ad9a5739ccefe33f9b8dacca90ed37346">clmskcrip</a>                    : 4;  <span class="comment">/**&lt; Cluster Cripple Mask</span>
<a name="l01594"></a>01594 <span class="comment">                                                         A one in each bit of the mask represents which DTE cluster to</span>
<a name="l01595"></a>01595 <span class="comment">                                                         cripple.</span>
<a name="l01596"></a>01596 <span class="comment">                                                         NOTE: o63 has only a single Cluster (therefore CLMSKCRIP[0]</span>
<a name="l01597"></a>01597 <span class="comment">                                                         is the only bit used.</span>
<a name="l01598"></a>01598 <span class="comment">                                                         o2 has 4 clusters, where all CLMSKCRIP mask bits are used.</span>
<a name="l01599"></a>01599 <span class="comment">                                                         SWNOTE: The MIO_FUS___DFA_CLMASK_CRIPPLE[3:0] fuse bits will</span>
<a name="l01600"></a>01600 <span class="comment">                                                         be forced into this register at reset. Any fuse bits that</span>
<a name="l01601"></a>01601 <span class="comment">                                                         contain &apos;1&apos; will be disallowed during a write and will always</span>
<a name="l01602"></a>01602 <span class="comment">                                                         be read as &apos;1&apos;. */</span>
<a name="l01603"></a>01603     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn63xxp1.html#a59ed8397e6d3be95d1e26ff69a21e970">cldtecrip</a>                    : 3;  <span class="comment">/**&lt; Encoding which represents \#of DTEs to cripple for each</span>
<a name="l01604"></a>01604 <span class="comment">                                                         cluster. Typically DTE_CLCRIP=0 which enables all DTEs</span>
<a name="l01605"></a>01605 <span class="comment">                                                         within each cluster. However, when the DFA performance</span>
<a name="l01606"></a>01606 <span class="comment">                                                         counters are used, SW may want to limit the \#of DTEs</span>
<a name="l01607"></a>01607 <span class="comment">                                                         per cluster available, as there are only 4 parallel</span>
<a name="l01608"></a>01608 <span class="comment">                                                         performance counters.</span>
<a name="l01609"></a>01609 <span class="comment">                                                            DTE_CLCRIP | \#DTEs crippled(per cluster)</span>
<a name="l01610"></a>01610 <span class="comment">                                                         ------------+-----------------------------</span>
<a name="l01611"></a>01611 <span class="comment">                                                                0    |  0      DTE[15:0]:ON</span>
<a name="l01612"></a>01612 <span class="comment">                                                                1    |  1/2    DTE[15:8]:OFF  /DTE[7:0]:ON</span>
<a name="l01613"></a>01613 <span class="comment">                                                                2    |  1/4    DTE[15:12]:OFF /DTE[11:0]:ON</span>
<a name="l01614"></a>01614 <span class="comment">                                                                3    |  3/4    DTE[15:4]:OFF  /DTE[3:0]:ON</span>
<a name="l01615"></a>01615 <span class="comment">                                                                4    |  1/8    DTE[15:14]:OFF /DTE[13:0]:ON</span>
<a name="l01616"></a>01616 <span class="comment">                                                                5    |  5/8    DTE[15:6]:OFF  /DTE[5:0]:ON</span>
<a name="l01617"></a>01617 <span class="comment">                                                                6    |  3/8    DTE[15:10]:OFF /DTE[9:0]:ON</span>
<a name="l01618"></a>01618 <span class="comment">                                                                7    |  7/8    DTE[15:2]:OFF  /DTE[1:0]:ON</span>
<a name="l01619"></a>01619 <span class="comment">                                                         NOTE: Higher numbered DTEs are crippled first. For instance,</span>
<a name="l01620"></a>01620 <span class="comment">                                                         on o63 (with 16 DTEs/cluster), if DTE_CLCRIP=1(1/2), then</span>
<a name="l01621"></a>01621 <span class="comment">                                                         DTE#s [15:8] within the cluster are crippled and only</span>
<a name="l01622"></a>01622 <span class="comment">                                                         DTE#s [7:0] are available.</span>
<a name="l01623"></a>01623 <span class="comment">                                                         IMPNOTE: The encodings are done in such a way as to later</span>
<a name="l01624"></a>01624 <span class="comment">                                                         be used with fuses (for future o2 revisions which will disable</span>
<a name="l01625"></a>01625 <span class="comment">                                                         some \#of DTEs). Blowing a fuse has the effect that there will</span>
<a name="l01626"></a>01626 <span class="comment">                                                         always be fewer DTEs available. [ie: we never want a customer</span>
<a name="l01627"></a>01627 <span class="comment">                                                         to blow additional fuses to get more DTEs].</span>
<a name="l01628"></a>01628 <span class="comment">                                                         SWNOTE: The MIO_FUS___DFA_NUMDTE_CRIPPLE[2:0] fuse bits will</span>
<a name="l01629"></a>01629 <span class="comment">                                                         be forced into this register at reset. Any fuse bits that</span>
<a name="l01630"></a>01630 <span class="comment">                                                         contain &apos;1&apos; will be disallowed during a write and will always</span>
<a name="l01631"></a>01631 <span class="comment">                                                         be read as &apos;1&apos;. */</span>
<a name="l01632"></a>01632     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn63xxp1.html#af5b4d62e0f6979a06ec3f25c0b342da4">dteclkdis</a>                    : 1;  <span class="comment">/**&lt; DFA Clock Disable Source</span>
<a name="l01633"></a>01633 <span class="comment">                                                         When SET, the DFA clocks for DTE(thread engine)</span>
<a name="l01634"></a>01634 <span class="comment">                                                         operation are disabled (to conserve overall chip clocking</span>
<a name="l01635"></a>01635 <span class="comment">                                                         power when the DFA function is not used).</span>
<a name="l01636"></a>01636 <span class="comment">                                                         NOTE: When SET, SW MUST NEVER issue NCB-Direct CSR</span>
<a name="l01637"></a>01637 <span class="comment">                                                         operations to the DFA (will result in NCB Bus Timeout</span>
<a name="l01638"></a>01638 <span class="comment">                                                         errors).</span>
<a name="l01639"></a>01639 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l01640"></a>01640 <span class="comment">                                                         during power-on SW initialization.</span>
<a name="l01641"></a>01641 <span class="comment">                                                         SWNOTE: The MIO_FUS___DFA_DTE_DISABLE fuse bit will</span>
<a name="l01642"></a>01642 <span class="comment">                                                         be forced into this register at reset. If the fuse bit</span>
<a name="l01643"></a>01643 <span class="comment">                                                         contains &apos;1&apos;, writes to DTECLKDIS are disallowed and</span>
<a name="l01644"></a>01644 <span class="comment">                                                         will always be read as &apos;1&apos;. */</span>
<a name="l01645"></a>01645 <span class="preprocessor">#else</span>
<a name="l01646"></a><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn63xxp1.html#af5b4d62e0f6979a06ec3f25c0b342da4">01646</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn63xxp1.html#af5b4d62e0f6979a06ec3f25c0b342da4">dteclkdis</a>                    : 1;
<a name="l01647"></a><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn63xxp1.html#a59ed8397e6d3be95d1e26ff69a21e970">01647</a>     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn63xxp1.html#a59ed8397e6d3be95d1e26ff69a21e970">cldtecrip</a>                    : 3;
<a name="l01648"></a><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn63xxp1.html#ad9a5739ccefe33f9b8dacca90ed37346">01648</a>     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn63xxp1.html#ad9a5739ccefe33f9b8dacca90ed37346">clmskcrip</a>                    : 4;
<a name="l01649"></a><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn63xxp1.html#a0d4cb9052a7992a15f3ad2f82fac82bf">01649</a>     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn63xxp1.html#a0d4cb9052a7992a15f3ad2f82fac82bf">reserved_8_63</a>                : 56;
<a name="l01650"></a>01650 <span class="preprocessor">#endif</span>
<a name="l01651"></a>01651 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__config.html#aa2b70b1c76d113f94570f4ef91a56aae">cn63xxp1</a>;
<a name="l01652"></a><a class="code" href="unioncvmx__dfa__config.html#a035f3f5f139f222021ff886356e15ecf">01652</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn63xx.html">cvmx_dfa_config_cn63xx</a>         <a class="code" href="unioncvmx__dfa__config.html#a035f3f5f139f222021ff886356e15ecf">cn66xx</a>;
<a name="l01653"></a><a class="code" href="unioncvmx__dfa__config.html#a66e9423436255ef90b71b1f32c3185e9">01653</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__s.html">cvmx_dfa_config_s</a>              <a class="code" href="unioncvmx__dfa__config.html#a66e9423436255ef90b71b1f32c3185e9">cn68xx</a>;
<a name="l01654"></a><a class="code" href="unioncvmx__dfa__config.html#af3124de60711ba58938c8b135b0a4034">01654</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__s.html">cvmx_dfa_config_s</a>              <a class="code" href="unioncvmx__dfa__config.html#af3124de60711ba58938c8b135b0a4034">cn68xxp1</a>;
<a name="l01655"></a><a class="code" href="unioncvmx__dfa__config.html#a9a9d1897229450b010d8f4688c28b6a6">01655</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__s.html">cvmx_dfa_config_s</a>              <a class="code" href="unioncvmx__dfa__config.html#a9a9d1897229450b010d8f4688c28b6a6">cn70xx</a>;
<a name="l01656"></a><a class="code" href="unioncvmx__dfa__config.html#ab3b602f908c511af66457dcd00fbb5b0">01656</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__s.html">cvmx_dfa_config_s</a>              <a class="code" href="unioncvmx__dfa__config.html#ab3b602f908c511af66457dcd00fbb5b0">cn70xxp1</a>;
<a name="l01657"></a><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn73xx.html">01657</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn73xx.html">cvmx_dfa_config_cn73xx</a> {
<a name="l01658"></a>01658 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01659"></a>01659 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn73xx.html#a2bf904460a925c4ca6c49b25e50fd49d">reserved_11_63</a>               : 53;
<a name="l01660"></a>01660     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn73xx.html#aa8af540dc58bbe260c8655a6227a885c">dlcclear_bist</a>                : 1;  <span class="comment">/**&lt; When [DLCSTART_BIST] is written 0-&gt;1, if [DLCCLEAR_BIST]=1, all previous DLC BIST state is</span>
<a name="l01661"></a>01661 <span class="comment">                                                         cleared. Note the following:</span>
<a name="l01662"></a>01662 <span class="comment">                                                         * [DLCCLEAR_BIST] must be written to 1 before [DLCSTART_BIST] is written to 1</span>
<a name="l01663"></a>01663 <span class="comment">                                                         using a separate CSR write operation.</span>
<a name="l01664"></a>01664 <span class="comment">                                                         * [DLCCLEAR_BIST] must not be changed after writing [DLCSTART_BIST] 0-&gt;1 until</span>
<a name="l01665"></a>01665 <span class="comment">                                                         the BIST operation completes. */</span>
<a name="l01666"></a>01666     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn73xx.html#a643f9b7f7a552ca428655cc879a7c3cd">dlcstart_bist</a>                : 1;  <span class="comment">/**&lt; When software writes [DLCSTART_BIST]=0-&gt;1, a BIST is executed for the DLC sub-block RAMs</span>
<a name="l01667"></a>01667 <span class="comment">                                                         which contains DCLK domain asynchronous RAMs. Note the following:</span>
<a name="l01668"></a>01668 <span class="comment">                                                         This bit should only be written after DCLK has been enabled by software and is stable.</span>
<a name="l01669"></a>01669 <span class="comment">                                                         (See LMC initialization routine for details on how to enable the DDR3/4 memory</span>
<a name="l01670"></a>01670 <span class="comment">                                                         (DCLK)--which requires LMC PLL init, clock divider, and proper DLL initialization</span>
<a name="l01671"></a>01671 <span class="comment">                                                         sequence.) */</span>
<a name="l01672"></a>01672     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn73xx.html#ab99b1671513fc1dfac8d626ac542ba38">repl_ena</a>                     : 1;  <span class="comment">/**&lt; Replication mode enable.</span>
<a name="l01673"></a>01673 <span class="comment">                                                         This is used by the memory controller to support graph data in multiple ports (or port</span>
<a name="l01674"></a>01674 <span class="comment">                                                         sets), so that the least full port can be selected to minimize latency effects.</span>
<a name="l01675"></a>01675 <span class="comment">                                                         Software Note: Using this mode requires the HFA software compiler and HFA driver to be</span>
<a name="l01676"></a>01676 <span class="comment">                                                         aware of the address replication changes. This involves changes to the MLOAD/GWALK HFA</span>
<a name="l01677"></a>01677 <span class="comment">                                                         instruction format (See IWORD2.SREPL), as well as changes to node arc and metadata</span>
<a name="l01678"></a>01678 <span class="comment">                                                         definitions which support an additional REPL field. When clear, replication mode is</span>
<a name="l01679"></a>01679 <span class="comment">                                                         disabled, and HFA interprets HFA instructions and node-arc formats which do not have</span>
<a name="l01680"></a>01680 <span class="comment">                                                         address replication information. */</span>
<a name="l01681"></a>01681     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn73xx.html#ab026304c6d1dcf68e5ff15d77ad2ebfb">reserved_6_7</a>                 : 2;
<a name="l01682"></a>01682     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn73xx.html#aace3f7a9b92d785066168227b44f9249">clmskcrip</a>                    : 2;  <span class="comment">/**&lt; Cluster cripple mask. A 1 in each bit of the mask represents which HTE cluster to cripple.</span>
<a name="l01683"></a>01683 <span class="comment">                                                         CN73XX has two clusters (therefore CLMSKCRIP&lt;1:0&gt; are used.)</span>
<a name="l01684"></a>01684 <span class="comment">                                                         The MIO_FUS_DFA_CLMASK_CRIPPLE[1:0] fuse bits are forced into this register at reset. Any</span>
<a name="l01685"></a>01685 <span class="comment">                                                         fuse bits that contain 1 are disallowed during a write operation and are always read as 1. */</span>
<a name="l01686"></a>01686     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn73xx.html#afcb663566e973ef2ab026cc013a03f96">cldtecrip</a>                    : 3;  <span class="comment">/**&lt; Encoding that represents the number of HTEs to cripple for each cluster. Typically</span>
<a name="l01687"></a>01687 <span class="comment">                                                         DTE_CLCRIP = 0, which enables all HTEs within each cluster. However, when the HFA</span>
<a name="l01688"></a>01688 <span class="comment">                                                         performance counters are used, software may want to limit the number of HTEs per cluster</span>
<a name="l01689"></a>01689 <span class="comment">                                                         available, as there are only four parallel performance counters.</span>
<a name="l01690"></a>01690 <span class="comment">                                                         0 = HTE[15:0]:ON.</span>
<a name="l01691"></a>01691 <span class="comment">                                                         1 = 1/2 = HTE[15:8]:OFF  /HTE[7:0]:ON.</span>
<a name="l01692"></a>01692 <span class="comment">                                                         2 = 1/4 = HTE[15:12]:OFF /HTE[11:0]:ON.</span>
<a name="l01693"></a>01693 <span class="comment">                                                         3 = 3/4 = HTE[15:4]:OFF  /HTE[3:0]:ON.</span>
<a name="l01694"></a>01694 <span class="comment">                                                         4 = 1/8 = HTE[15:14]:OFF /HTE[13:0]:ON.</span>
<a name="l01695"></a>01695 <span class="comment">                                                         5 = 5/8 = HTE[15:6]:OFF  /HTE[5:0]:ON.</span>
<a name="l01696"></a>01696 <span class="comment">                                                         6 = 3/8 = HTE[15:10]:OFF /HTE[9:0]:ON.</span>
<a name="l01697"></a>01697 <span class="comment">                                                         7 = 7/8 = HTE[15:2]:OFF  /HTE[1:0]:ON.</span>
<a name="l01698"></a>01698 <span class="comment">                                                         Higher numbered HTEs are crippled first. For instance, on CN78XX (with 16 HTEs/cluster),</span>
<a name="l01699"></a>01699 <span class="comment">                                                         if DTE_CLCRIP = 1 (1/2), then [15:8] within the cluster are crippled and only HTE numbers</span>
<a name="l01700"></a>01700 <span class="comment">                                                         [7:0] are available.</span>
<a name="l01701"></a>01701 <span class="comment">                                                         The MIO_FUS_DFA_NUMDTE_CRIPPLE[3:0] fuse bits are forced into this register at reset. Any</span>
<a name="l01702"></a>01702 <span class="comment">                                                         fuse bits that contain 1 are disallowed during a write operation and are always read as 1. */</span>
<a name="l01703"></a>01703     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn73xx.html#a45f235cfab055a769527562fd0513545">dteclkdis</a>                    : 1;  <span class="comment">/**&lt; HFA clock disable source. When set, the HFA clocks for HTE (thread engine) operations are</span>
<a name="l01704"></a>01704 <span class="comment">                                                         disabled to conserve overall chip clocking power when the HFA function is not used.</span>
<a name="l01705"></a>01705 <span class="comment">                                                         When set, software must never issue IOI-direct CSR operations to the HFA (will result in</span>
<a name="l01706"></a>01706 <span class="comment">                                                         IOI timeout errors).</span>
<a name="l01707"></a>01707 <span class="comment">                                                         This should only be written to a different value during power-on software initialization.</span>
<a name="l01708"></a>01708 <span class="comment">                                                         The MIO_FUS_DFA_DTE_DISABLE fuse bit is forced into this register at reset. If the fuse</span>
<a name="l01709"></a>01709 <span class="comment">                                                         bit contains 1, write operations to DTECLKDIS are disallowed and are always read as 1. */</span>
<a name="l01710"></a>01710 <span class="preprocessor">#else</span>
<a name="l01711"></a><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn73xx.html#a45f235cfab055a769527562fd0513545">01711</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn73xx.html#a45f235cfab055a769527562fd0513545">dteclkdis</a>                    : 1;
<a name="l01712"></a><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn73xx.html#afcb663566e973ef2ab026cc013a03f96">01712</a>     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn73xx.html#afcb663566e973ef2ab026cc013a03f96">cldtecrip</a>                    : 3;
<a name="l01713"></a><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn73xx.html#aace3f7a9b92d785066168227b44f9249">01713</a>     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn73xx.html#aace3f7a9b92d785066168227b44f9249">clmskcrip</a>                    : 2;
<a name="l01714"></a><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn73xx.html#ab026304c6d1dcf68e5ff15d77ad2ebfb">01714</a>     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn73xx.html#ab026304c6d1dcf68e5ff15d77ad2ebfb">reserved_6_7</a>                 : 2;
<a name="l01715"></a><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn73xx.html#ab99b1671513fc1dfac8d626ac542ba38">01715</a>     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn73xx.html#ab99b1671513fc1dfac8d626ac542ba38">repl_ena</a>                     : 1;
<a name="l01716"></a><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn73xx.html#a643f9b7f7a552ca428655cc879a7c3cd">01716</a>     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn73xx.html#a643f9b7f7a552ca428655cc879a7c3cd">dlcstart_bist</a>                : 1;
<a name="l01717"></a><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn73xx.html#aa8af540dc58bbe260c8655a6227a885c">01717</a>     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn73xx.html#aa8af540dc58bbe260c8655a6227a885c">dlcclear_bist</a>                : 1;
<a name="l01718"></a><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn73xx.html#a2bf904460a925c4ca6c49b25e50fd49d">01718</a>     uint64_t <a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__cn73xx.html#a2bf904460a925c4ca6c49b25e50fd49d">reserved_11_63</a>               : 53;
<a name="l01719"></a>01719 <span class="preprocessor">#endif</span>
<a name="l01720"></a>01720 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__config.html#ac52f40c11ce25fbf87957b904fe6f2d1">cn73xx</a>;
<a name="l01721"></a><a class="code" href="unioncvmx__dfa__config.html#ae71cb3b66888d79342dcc4f655202ca5">01721</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__s.html">cvmx_dfa_config_s</a>              <a class="code" href="unioncvmx__dfa__config.html#ae71cb3b66888d79342dcc4f655202ca5">cn78xx</a>;
<a name="l01722"></a><a class="code" href="unioncvmx__dfa__config.html#ae3377f31c71b2a6f13dac3440033c09e">01722</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__config_1_1cvmx__dfa__config__s.html">cvmx_dfa_config_s</a>              <a class="code" href="unioncvmx__dfa__config.html#ae3377f31c71b2a6f13dac3440033c09e">cn78xxp1</a>;
<a name="l01723"></a>01723 };
<a name="l01724"></a><a class="code" href="cvmx-dfa-defs_8h.html#a3b8e34b22d72052cb8992b9b7a0f4ff9">01724</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__config.html" title="cvmx_dfa_config">cvmx_dfa_config</a> <a class="code" href="unioncvmx__dfa__config.html" title="cvmx_dfa_config">cvmx_dfa_config_t</a>;
<a name="l01725"></a>01725 <span class="comment"></span>
<a name="l01726"></a>01726 <span class="comment">/**</span>
<a name="l01727"></a>01727 <span class="comment"> * cvmx_dfa_control</span>
<a name="l01728"></a>01728 <span class="comment"> *</span>
<a name="l01729"></a>01729 <span class="comment"> * Description:</span>
<a name="l01730"></a>01730 <span class="comment"> *</span>
<a name="l01731"></a>01731 <span class="comment"> */</span>
<a name="l01732"></a><a class="code" href="unioncvmx__dfa__control.html">01732</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__control.html" title="cvmx_dfa_control">cvmx_dfa_control</a> {
<a name="l01733"></a><a class="code" href="unioncvmx__dfa__control.html#a3ada4532966126a51d72840cd7a2fe17">01733</a>     uint64_t <a class="code" href="unioncvmx__dfa__control.html#a3ada4532966126a51d72840cd7a2fe17">u64</a>;
<a name="l01734"></a><a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__s.html">01734</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__s.html">cvmx_dfa_control_s</a> {
<a name="l01735"></a>01735 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01736"></a>01736 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__s.html#a77812692fb5c7ac410b395c217cfc716">reserved_12_63</a>               : 52;
<a name="l01737"></a>01737     uint64_t <a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__s.html#aafc22b19842166de1e73a0eebc358ba7">sbdnum</a>                       : 6;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01738"></a>01738     uint64_t <a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__s.html#ae0c2bf10b1daefc8e51952c24b271bb7">sbdlck</a>                       : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01739"></a>01739     uint64_t <a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__s.html#a7a9c7144b14314e5df0dada358e8dd8e">reserved_3_4</a>                 : 2;
<a name="l01740"></a>01740     uint64_t <a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__s.html#a6ebce6c1c0bf4d0fed2754189460edbc">pmode</a>                        : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01741"></a>01741     uint64_t <a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__s.html#abb9d5e207aebf06c837ff02e161b0fbc">qmode</a>                        : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01742"></a>01742     uint64_t <a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__s.html#a52fb1d868ee69cf0321a19087d38a6e3">imode</a>                        : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01743"></a>01743 <span class="preprocessor">#else</span>
<a name="l01744"></a><a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__s.html#a52fb1d868ee69cf0321a19087d38a6e3">01744</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__s.html#a52fb1d868ee69cf0321a19087d38a6e3">imode</a>                        : 1;
<a name="l01745"></a><a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__s.html#abb9d5e207aebf06c837ff02e161b0fbc">01745</a>     uint64_t <a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__s.html#abb9d5e207aebf06c837ff02e161b0fbc">qmode</a>                        : 1;
<a name="l01746"></a><a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__s.html#a6ebce6c1c0bf4d0fed2754189460edbc">01746</a>     uint64_t <a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__s.html#a6ebce6c1c0bf4d0fed2754189460edbc">pmode</a>                        : 1;
<a name="l01747"></a><a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__s.html#a7a9c7144b14314e5df0dada358e8dd8e">01747</a>     uint64_t <a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__s.html#a7a9c7144b14314e5df0dada358e8dd8e">reserved_3_4</a>                 : 2;
<a name="l01748"></a><a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__s.html#ae0c2bf10b1daefc8e51952c24b271bb7">01748</a>     uint64_t <a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__s.html#ae0c2bf10b1daefc8e51952c24b271bb7">sbdlck</a>                       : 1;
<a name="l01749"></a><a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__s.html#aafc22b19842166de1e73a0eebc358ba7">01749</a>     uint64_t <a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__s.html#aafc22b19842166de1e73a0eebc358ba7">sbdnum</a>                       : 6;
<a name="l01750"></a><a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__s.html#a77812692fb5c7ac410b395c217cfc716">01750</a>     uint64_t <a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__s.html#a77812692fb5c7ac410b395c217cfc716">reserved_12_63</a>               : 52;
<a name="l01751"></a>01751 <span class="preprocessor">#endif</span>
<a name="l01752"></a>01752 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__control.html#aa2f52f761c7451a16b0df74658314ec1">s</a>;
<a name="l01753"></a><a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__cn61xx.html">01753</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__cn61xx.html">cvmx_dfa_control_cn61xx</a> {
<a name="l01754"></a>01754 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01755"></a>01755 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__cn61xx.html#ae5ccd078415e56d78fa8b0c607116adf">reserved_10_63</a>               : 54;
<a name="l01756"></a>01756     uint64_t <a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__cn61xx.html#a6858a2ce01c7a7d447ec19ebac2aef76">sbdnum</a>                       : 4;  <span class="comment">/**&lt; SBD Debug Entry#</span>
<a name="l01757"></a>01757 <span class="comment">                                                         *FOR INTERNAL USE ONLY*</span>
<a name="l01758"></a>01758 <span class="comment">                                                         DFA Scoreboard debug control</span>
<a name="l01759"></a>01759 <span class="comment">                                                         Selects which one of 16 DFA Scoreboard entries is</span>
<a name="l01760"></a>01760 <span class="comment">                                                         latched into the DFA_SBD_DBG[0-3] registers. */</span>
<a name="l01761"></a>01761     uint64_t <a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__cn61xx.html#ae64c79f8b194d19824540af1e6f7b28a">sbdlck</a>                       : 1;  <span class="comment">/**&lt; DFA Scoreboard LOCK Strobe</span>
<a name="l01762"></a>01762 <span class="comment">                                                         *FOR INTERNAL USE ONLY*</span>
<a name="l01763"></a>01763 <span class="comment">                                                         DFA Scoreboard debug control</span>
<a name="l01764"></a>01764 <span class="comment">                                                         When written with a &apos;1&apos;, the DFA Scoreboard Debug</span>
<a name="l01765"></a>01765 <span class="comment">                                                         registers (DFA_SBD_DBG[0-3]) are all locked down.</span>
<a name="l01766"></a>01766 <span class="comment">                                                         This allows SW to lock down the contents of the entire</span>
<a name="l01767"></a>01767 <span class="comment">                                                         SBD for a single instant in time. All subsequent reads</span>
<a name="l01768"></a>01768 <span class="comment">                                                         of the DFA scoreboard registers will return the data</span>
<a name="l01769"></a>01769 <span class="comment">                                                         from that instant in time. */</span>
<a name="l01770"></a>01770     uint64_t <a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__cn61xx.html#afd59b9d5f159a5bfb428e7d1d17d4056">reserved_3_4</a>                 : 2;
<a name="l01771"></a>01771     uint64_t <a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__cn61xx.html#a60f9ca4248782115b215f9cc8a94ee0e">pmode</a>                        : 1;  <span class="comment">/**&lt; NCB-NRP Arbiter Mode</span>
<a name="l01772"></a>01772 <span class="comment">                                                         (0=Fixed Priority [LP=WQF,DFF,HP=RGF]/1=RR</span>
<a name="l01773"></a>01773 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l01774"></a>01774 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l01775"></a>01775     uint64_t <a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__cn61xx.html#adb6cb74e32e35e0ba4999b108450bbfa">qmode</a>                        : 1;  <span class="comment">/**&lt; NCB-NRQ Arbiter Mode</span>
<a name="l01776"></a>01776 <span class="comment">                                                         (0=Fixed Priority [LP=IRF,RWF,PRF,HP=GRF]/1=RR</span>
<a name="l01777"></a>01777 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l01778"></a>01778 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l01779"></a>01779     uint64_t <a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__cn61xx.html#a0e2f13f1a08cae138dc1e9ec7edf810d">imode</a>                        : 1;  <span class="comment">/**&lt; NCB-Inbound Arbiter</span>
<a name="l01780"></a>01780 <span class="comment">                                                         (0=FP [LP=NRQ,HP=NRP], 1=RR)</span>
<a name="l01781"></a>01781 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l01782"></a>01782 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l01783"></a>01783 <span class="preprocessor">#else</span>
<a name="l01784"></a><a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__cn61xx.html#a0e2f13f1a08cae138dc1e9ec7edf810d">01784</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__cn61xx.html#a0e2f13f1a08cae138dc1e9ec7edf810d">imode</a>                        : 1;
<a name="l01785"></a><a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__cn61xx.html#adb6cb74e32e35e0ba4999b108450bbfa">01785</a>     uint64_t <a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__cn61xx.html#adb6cb74e32e35e0ba4999b108450bbfa">qmode</a>                        : 1;
<a name="l01786"></a><a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__cn61xx.html#a60f9ca4248782115b215f9cc8a94ee0e">01786</a>     uint64_t <a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__cn61xx.html#a60f9ca4248782115b215f9cc8a94ee0e">pmode</a>                        : 1;
<a name="l01787"></a><a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__cn61xx.html#afd59b9d5f159a5bfb428e7d1d17d4056">01787</a>     uint64_t <a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__cn61xx.html#afd59b9d5f159a5bfb428e7d1d17d4056">reserved_3_4</a>                 : 2;
<a name="l01788"></a><a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__cn61xx.html#ae64c79f8b194d19824540af1e6f7b28a">01788</a>     uint64_t <a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__cn61xx.html#ae64c79f8b194d19824540af1e6f7b28a">sbdlck</a>                       : 1;
<a name="l01789"></a><a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__cn61xx.html#a6858a2ce01c7a7d447ec19ebac2aef76">01789</a>     uint64_t <a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__cn61xx.html#a6858a2ce01c7a7d447ec19ebac2aef76">sbdnum</a>                       : 4;
<a name="l01790"></a><a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__cn61xx.html#ae5ccd078415e56d78fa8b0c607116adf">01790</a>     uint64_t <a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__cn61xx.html#ae5ccd078415e56d78fa8b0c607116adf">reserved_10_63</a>               : 54;
<a name="l01791"></a>01791 <span class="preprocessor">#endif</span>
<a name="l01792"></a>01792 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__control.html#a6b37af31b27125ebd0255d478c30ccb7">cn61xx</a>;
<a name="l01793"></a><a class="code" href="unioncvmx__dfa__control.html#a8403bd2d677162cfbaf9e1bdba36a077">01793</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__cn61xx.html">cvmx_dfa_control_cn61xx</a>        <a class="code" href="unioncvmx__dfa__control.html#a8403bd2d677162cfbaf9e1bdba36a077">cn63xx</a>;
<a name="l01794"></a><a class="code" href="unioncvmx__dfa__control.html#a8aad931036d740e9302d574727bb1d3c">01794</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__cn61xx.html">cvmx_dfa_control_cn61xx</a>        <a class="code" href="unioncvmx__dfa__control.html#a8aad931036d740e9302d574727bb1d3c">cn63xxp1</a>;
<a name="l01795"></a><a class="code" href="unioncvmx__dfa__control.html#aeed169505c6c83ec386027286c28bfe5">01795</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__cn61xx.html">cvmx_dfa_control_cn61xx</a>        <a class="code" href="unioncvmx__dfa__control.html#aeed169505c6c83ec386027286c28bfe5">cn66xx</a>;
<a name="l01796"></a><a class="code" href="unioncvmx__dfa__control.html#a943012ebb1951fe7d6f88f9d02724e76">01796</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__s.html">cvmx_dfa_control_s</a>             <a class="code" href="unioncvmx__dfa__control.html#a943012ebb1951fe7d6f88f9d02724e76">cn68xx</a>;
<a name="l01797"></a><a class="code" href="unioncvmx__dfa__control.html#af0d9d2831dd4540adce6e9751a8c019d">01797</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__s.html">cvmx_dfa_control_s</a>             <a class="code" href="unioncvmx__dfa__control.html#af0d9d2831dd4540adce6e9751a8c019d">cn68xxp1</a>;
<a name="l01798"></a><a class="code" href="unioncvmx__dfa__control.html#a1d626ea801f692bd7ed80ffe830dd825">01798</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__cn61xx.html">cvmx_dfa_control_cn61xx</a>        <a class="code" href="unioncvmx__dfa__control.html#a1d626ea801f692bd7ed80ffe830dd825">cn70xx</a>;
<a name="l01799"></a><a class="code" href="unioncvmx__dfa__control.html#aa1c106f20883efd2185232c023b4c8f2">01799</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__cn61xx.html">cvmx_dfa_control_cn61xx</a>        <a class="code" href="unioncvmx__dfa__control.html#aa1c106f20883efd2185232c023b4c8f2">cn70xxp1</a>;
<a name="l01800"></a><a class="code" href="unioncvmx__dfa__control.html#a0a21ed126fb2765a857c5f1e346c59ab">01800</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__s.html">cvmx_dfa_control_s</a>             <a class="code" href="unioncvmx__dfa__control.html#a0a21ed126fb2765a857c5f1e346c59ab">cn73xx</a>;
<a name="l01801"></a><a class="code" href="unioncvmx__dfa__control.html#aca367ac1d5a83acabd1e3426a52a5d1e">01801</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__s.html">cvmx_dfa_control_s</a>             <a class="code" href="unioncvmx__dfa__control.html#aca367ac1d5a83acabd1e3426a52a5d1e">cn78xx</a>;
<a name="l01802"></a><a class="code" href="unioncvmx__dfa__control.html#afe6025bc0629643638fd1557cbaab5e4">01802</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__control_1_1cvmx__dfa__control__s.html">cvmx_dfa_control_s</a>             <a class="code" href="unioncvmx__dfa__control.html#afe6025bc0629643638fd1557cbaab5e4">cn78xxp1</a>;
<a name="l01803"></a>01803 };
<a name="l01804"></a><a class="code" href="cvmx-dfa-defs_8h.html#a524dd6812e87218232ff86628b907d13">01804</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__control.html" title="cvmx_dfa_control">cvmx_dfa_control</a> <a class="code" href="unioncvmx__dfa__control.html" title="cvmx_dfa_control">cvmx_dfa_control_t</a>;
<a name="l01805"></a>01805 <span class="comment"></span>
<a name="l01806"></a>01806 <span class="comment">/**</span>
<a name="l01807"></a>01807 <span class="comment"> * cvmx_dfa_dbell</span>
<a name="l01808"></a>01808 <span class="comment"> *</span>
<a name="l01809"></a>01809 <span class="comment"> * To write to DFA_DBELL, a device issues an IOBST request directed at the HFA with addr[34:33] =</span>
<a name="l01810"></a>01810 <span class="comment"> * 0x0. To read DFA_DBELL, a device issues an IOBLD64 request directed at the HFA with</span>
<a name="l01811"></a>01811 <span class="comment"> * addr[34:33] = 0x0.</span>
<a name="l01812"></a>01812 <span class="comment"> *</span>
<a name="l01813"></a>01813 <span class="comment"> * If DFA_CONFIG[DTECLKDIS] = 1 (i.e. HFA-HTE clocks are disabled) or if FUSE[90]= &apos;HFA HTE</span>
<a name="l01814"></a>01814 <span class="comment"> * disable&apos; is blown, read/write operations to DFA_DBELL do not take effect.</span>
<a name="l01815"></a>01815 <span class="comment"> */</span>
<a name="l01816"></a><a class="code" href="unioncvmx__dfa__dbell.html">01816</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__dbell.html" title="cvmx_dfa_dbell">cvmx_dfa_dbell</a> {
<a name="l01817"></a><a class="code" href="unioncvmx__dfa__dbell.html#a3939900553852ac75549b08de839d350">01817</a>     uint64_t <a class="code" href="unioncvmx__dfa__dbell.html#a3939900553852ac75549b08de839d350">u64</a>;
<a name="l01818"></a><a class="code" href="structcvmx__dfa__dbell_1_1cvmx__dfa__dbell__s.html">01818</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__dbell_1_1cvmx__dfa__dbell__s.html">cvmx_dfa_dbell_s</a> {
<a name="l01819"></a>01819 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01820"></a>01820 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__dbell_1_1cvmx__dfa__dbell__s.html#aeb4fadf407d0f0c00172ca0d3d672501">reserved_20_63</a>               : 44;
<a name="l01821"></a>01821     uint64_t <a class="code" href="structcvmx__dfa__dbell_1_1cvmx__dfa__dbell__s.html#afc6982f40977f69ef61a7b45c990cfed">dbell</a>                        : 20; <span class="comment">/**&lt; Represents the cumulative total of pending HFA instructions that software has previously</span>
<a name="l01822"></a>01822 <span class="comment">                                                         written into the HFA instruction FIFO (DIF) in main memory. Each HFA instruction contains</span>
<a name="l01823"></a>01823 <span class="comment">                                                         a fixed size 64-byte instruction word which is executed by the HFA hardware.</span>
<a name="l01824"></a>01824 <span class="comment">                                                         The DBL register can hold up to 1M-1 (2^20-1) pending HFA instruction requests. During a</span>
<a name="l01825"></a>01825 <span class="comment">                                                         read (by software), the &apos;most recent&apos; contents of the DFA_DBELL register are returned at</span>
<a name="l01826"></a>01826 <span class="comment">                                                         the time the IOI-INB bus is driven.</span>
<a name="l01827"></a>01827 <span class="comment">                                                         Since HFA hardware updates this register, its contents are unpredictable in software. */</span>
<a name="l01828"></a>01828 <span class="preprocessor">#else</span>
<a name="l01829"></a><a class="code" href="structcvmx__dfa__dbell_1_1cvmx__dfa__dbell__s.html#afc6982f40977f69ef61a7b45c990cfed">01829</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__dbell_1_1cvmx__dfa__dbell__s.html#afc6982f40977f69ef61a7b45c990cfed">dbell</a>                        : 20;
<a name="l01830"></a><a class="code" href="structcvmx__dfa__dbell_1_1cvmx__dfa__dbell__s.html#aeb4fadf407d0f0c00172ca0d3d672501">01830</a>     uint64_t <a class="code" href="structcvmx__dfa__dbell_1_1cvmx__dfa__dbell__s.html#aeb4fadf407d0f0c00172ca0d3d672501">reserved_20_63</a>               : 44;
<a name="l01831"></a>01831 <span class="preprocessor">#endif</span>
<a name="l01832"></a>01832 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__dbell.html#ac53dc4ffce0e03fa391968e192486b4b">s</a>;
<a name="l01833"></a><a class="code" href="unioncvmx__dfa__dbell.html#a656375320674d4803abec6acfe250a3b">01833</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__dbell_1_1cvmx__dfa__dbell__s.html">cvmx_dfa_dbell_s</a>               <a class="code" href="unioncvmx__dfa__dbell.html#a656375320674d4803abec6acfe250a3b">cn31xx</a>;
<a name="l01834"></a><a class="code" href="unioncvmx__dfa__dbell.html#a76acfa4427c2539b171a409ea7f90a04">01834</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__dbell_1_1cvmx__dfa__dbell__s.html">cvmx_dfa_dbell_s</a>               <a class="code" href="unioncvmx__dfa__dbell.html#a76acfa4427c2539b171a409ea7f90a04">cn38xx</a>;
<a name="l01835"></a><a class="code" href="unioncvmx__dfa__dbell.html#a786df2b4bd850e9ae9aef4d3a646cdcf">01835</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__dbell_1_1cvmx__dfa__dbell__s.html">cvmx_dfa_dbell_s</a>               <a class="code" href="unioncvmx__dfa__dbell.html#a786df2b4bd850e9ae9aef4d3a646cdcf">cn38xxp2</a>;
<a name="l01836"></a><a class="code" href="unioncvmx__dfa__dbell.html#af9dc672e7f568fc11133bcedc336fd9d">01836</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__dbell_1_1cvmx__dfa__dbell__s.html">cvmx_dfa_dbell_s</a>               <a class="code" href="unioncvmx__dfa__dbell.html#af9dc672e7f568fc11133bcedc336fd9d">cn58xx</a>;
<a name="l01837"></a><a class="code" href="unioncvmx__dfa__dbell.html#aef5055759c226d5a1355b69e6c5e6750">01837</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__dbell_1_1cvmx__dfa__dbell__s.html">cvmx_dfa_dbell_s</a>               <a class="code" href="unioncvmx__dfa__dbell.html#aef5055759c226d5a1355b69e6c5e6750">cn58xxp1</a>;
<a name="l01838"></a><a class="code" href="unioncvmx__dfa__dbell.html#a045b616aa120ef39f13b856a45bb3fdc">01838</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__dbell_1_1cvmx__dfa__dbell__s.html">cvmx_dfa_dbell_s</a>               <a class="code" href="unioncvmx__dfa__dbell.html#a045b616aa120ef39f13b856a45bb3fdc">cn61xx</a>;
<a name="l01839"></a><a class="code" href="unioncvmx__dfa__dbell.html#adde426a335e529df04af48565e96985a">01839</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__dbell_1_1cvmx__dfa__dbell__s.html">cvmx_dfa_dbell_s</a>               <a class="code" href="unioncvmx__dfa__dbell.html#adde426a335e529df04af48565e96985a">cn63xx</a>;
<a name="l01840"></a><a class="code" href="unioncvmx__dfa__dbell.html#a5f122d13696e6dfed393a349f3d70168">01840</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__dbell_1_1cvmx__dfa__dbell__s.html">cvmx_dfa_dbell_s</a>               <a class="code" href="unioncvmx__dfa__dbell.html#a5f122d13696e6dfed393a349f3d70168">cn63xxp1</a>;
<a name="l01841"></a><a class="code" href="unioncvmx__dfa__dbell.html#a6d660a883ff2d4cfac69a14d3a25e8c8">01841</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__dbell_1_1cvmx__dfa__dbell__s.html">cvmx_dfa_dbell_s</a>               <a class="code" href="unioncvmx__dfa__dbell.html#a6d660a883ff2d4cfac69a14d3a25e8c8">cn66xx</a>;
<a name="l01842"></a><a class="code" href="unioncvmx__dfa__dbell.html#a583ea114b0fce129bffc79b8b3b583be">01842</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__dbell_1_1cvmx__dfa__dbell__s.html">cvmx_dfa_dbell_s</a>               <a class="code" href="unioncvmx__dfa__dbell.html#a583ea114b0fce129bffc79b8b3b583be">cn68xx</a>;
<a name="l01843"></a><a class="code" href="unioncvmx__dfa__dbell.html#ad56b9a7f834844d13a47a0be3218fc44">01843</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__dbell_1_1cvmx__dfa__dbell__s.html">cvmx_dfa_dbell_s</a>               <a class="code" href="unioncvmx__dfa__dbell.html#ad56b9a7f834844d13a47a0be3218fc44">cn68xxp1</a>;
<a name="l01844"></a><a class="code" href="unioncvmx__dfa__dbell.html#a8e8cf39ecd2c5dc5919e92aca018c840">01844</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__dbell_1_1cvmx__dfa__dbell__s.html">cvmx_dfa_dbell_s</a>               <a class="code" href="unioncvmx__dfa__dbell.html#a8e8cf39ecd2c5dc5919e92aca018c840">cn70xx</a>;
<a name="l01845"></a><a class="code" href="unioncvmx__dfa__dbell.html#a53e68fb06d72b5a8f8ec6af287568cd5">01845</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__dbell_1_1cvmx__dfa__dbell__s.html">cvmx_dfa_dbell_s</a>               <a class="code" href="unioncvmx__dfa__dbell.html#a53e68fb06d72b5a8f8ec6af287568cd5">cn70xxp1</a>;
<a name="l01846"></a><a class="code" href="unioncvmx__dfa__dbell.html#a5f3dcfeb7b500ea9eaddc61fc7548bb4">01846</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__dbell_1_1cvmx__dfa__dbell__s.html">cvmx_dfa_dbell_s</a>               <a class="code" href="unioncvmx__dfa__dbell.html#a5f3dcfeb7b500ea9eaddc61fc7548bb4">cn73xx</a>;
<a name="l01847"></a><a class="code" href="unioncvmx__dfa__dbell.html#a57c7d0171c7a15bb87dbccdbdca0b758">01847</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__dbell_1_1cvmx__dfa__dbell__s.html">cvmx_dfa_dbell_s</a>               <a class="code" href="unioncvmx__dfa__dbell.html#a57c7d0171c7a15bb87dbccdbdca0b758">cn78xx</a>;
<a name="l01848"></a><a class="code" href="unioncvmx__dfa__dbell.html#a1f872b1196784183ae446b0c667d1216">01848</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__dbell_1_1cvmx__dfa__dbell__s.html">cvmx_dfa_dbell_s</a>               <a class="code" href="unioncvmx__dfa__dbell.html#a1f872b1196784183ae446b0c667d1216">cn78xxp1</a>;
<a name="l01849"></a>01849 };
<a name="l01850"></a><a class="code" href="cvmx-dfa-defs_8h.html#a2dd8f8c47ec3a93503d3c4556da9cba8">01850</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__dbell.html" title="cvmx_dfa_dbell">cvmx_dfa_dbell</a> <a class="code" href="unioncvmx__dfa__dbell.html" title="cvmx_dfa_dbell">cvmx_dfa_dbell_t</a>;
<a name="l01851"></a>01851 <span class="comment"></span>
<a name="l01852"></a>01852 <span class="comment">/**</span>
<a name="l01853"></a>01853 <span class="comment"> * cvmx_dfa_ddr2_addr</span>
<a name="l01854"></a>01854 <span class="comment"> *</span>
<a name="l01855"></a>01855 <span class="comment"> * DFA_DDR2_ADDR = DFA DDR2  fclk-domain Memory Address Config Register</span>
<a name="l01856"></a>01856 <span class="comment"> *</span>
<a name="l01857"></a>01857 <span class="comment"> *</span>
<a name="l01858"></a>01858 <span class="comment"> * Description: The following registers are used to compose the DFA&apos;s DDR2 address into ROW/COL/BNK</span>
<a name="l01859"></a>01859 <span class="comment"> *              etc.</span>
<a name="l01860"></a>01860 <span class="comment"> */</span>
<a name="l01861"></a><a class="code" href="unioncvmx__dfa__ddr2__addr.html">01861</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__ddr2__addr.html" title="cvmx_dfa_ddr2_addr">cvmx_dfa_ddr2_addr</a> {
<a name="l01862"></a><a class="code" href="unioncvmx__dfa__ddr2__addr.html#a8d7d2ee2a3b2d1f64eb8fe6f2b544681">01862</a>     uint64_t <a class="code" href="unioncvmx__dfa__ddr2__addr.html#a8d7d2ee2a3b2d1f64eb8fe6f2b544681">u64</a>;
<a name="l01863"></a><a class="code" href="structcvmx__dfa__ddr2__addr_1_1cvmx__dfa__ddr2__addr__s.html">01863</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__ddr2__addr_1_1cvmx__dfa__ddr2__addr__s.html">cvmx_dfa_ddr2_addr_s</a> {
<a name="l01864"></a>01864 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01865"></a>01865 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__ddr2__addr_1_1cvmx__dfa__ddr2__addr__s.html#aa99672e7ce8da83ee2385c0790a54373">reserved_9_63</a>                : 55;
<a name="l01866"></a>01866     uint64_t <a class="code" href="structcvmx__dfa__ddr2__addr_1_1cvmx__dfa__ddr2__addr__s.html#a34978c50a8e7f5d9456d543d976fb464">rdimm_ena</a>                    : 1;  <span class="comment">/**&lt; If there is a need to insert a register chip on the</span>
<a name="l01867"></a>01867 <span class="comment">                                                         system (the equivalent of a registered DIMM) to</span>
<a name="l01868"></a>01868 <span class="comment">                                                         provide better setup for the command and control bits</span>
<a name="l01869"></a>01869 <span class="comment">                                                         turn this mode on.</span>
<a name="l01870"></a>01870 <span class="comment">                                                             RDIMM_ENA</span>
<a name="l01871"></a>01871 <span class="comment">                                                                0           Registered Mode OFF</span>
<a name="l01872"></a>01872 <span class="comment">                                                                1           Registered Mode ON */</span>
<a name="l01873"></a>01873     uint64_t <a class="code" href="structcvmx__dfa__ddr2__addr_1_1cvmx__dfa__ddr2__addr__s.html#a6e6d397e21c3771139a303a60e590908">num_rnks</a>                     : 2;  <span class="comment">/**&lt; NUM_RNKS is programmed based on how many ranks there</span>
<a name="l01874"></a>01874 <span class="comment">                                                         are in the system. This needs to be programmed correctly</span>
<a name="l01875"></a>01875 <span class="comment">                                                         regardless of whether we are in RNK_LO mode or not.</span>
<a name="l01876"></a>01876 <span class="comment">                                                            NUM_RNKS     \# of Ranks</span>
<a name="l01877"></a>01877 <span class="comment">                                                              0              1</span>
<a name="l01878"></a>01878 <span class="comment">                                                              1              2</span>
<a name="l01879"></a>01879 <span class="comment">                                                              2              4</span>
<a name="l01880"></a>01880 <span class="comment">                                                              3              RESERVED */</span>
<a name="l01881"></a>01881     uint64_t <a class="code" href="structcvmx__dfa__ddr2__addr_1_1cvmx__dfa__ddr2__addr__s.html#a9c8c8a9d847b6e87bc0025cd42b2e57f">rnk_lo</a>                       : 1;  <span class="comment">/**&lt; When this mode is turned on, consecutive addresses</span>
<a name="l01882"></a>01882 <span class="comment">                                                         outside the bank boundary</span>
<a name="l01883"></a>01883 <span class="comment">                                                         are programmed to go to different ranks in order to</span>
<a name="l01884"></a>01884 <span class="comment">                                                         minimize bank conflicts. It is useful in 4-bank DDR2</span>
<a name="l01885"></a>01885 <span class="comment">                                                         parts based memory to extend out the \#physical banks</span>
<a name="l01886"></a>01886 <span class="comment">                                                         available and minimize bank conflicts.</span>
<a name="l01887"></a>01887 <span class="comment">                                                         On 8 bank ddr2 parts, this mode is not very useful</span>
<a name="l01888"></a>01888 <span class="comment">                                                         because this mode does come with</span>
<a name="l01889"></a>01889 <span class="comment">                                                         a penalty which is that every successive reads that</span>
<a name="l01890"></a>01890 <span class="comment">                                                         cross rank boundary will need a 1 cycle bubble</span>
<a name="l01891"></a>01891 <span class="comment">                                                         inserted to prevent bus turnaround conflicts.</span>
<a name="l01892"></a>01892 <span class="comment">                                                            RNK_LO</span>
<a name="l01893"></a>01893 <span class="comment">                                                             0      - OFF</span>
<a name="l01894"></a>01894 <span class="comment">                                                             1      - ON */</span>
<a name="l01895"></a>01895     uint64_t <a class="code" href="structcvmx__dfa__ddr2__addr_1_1cvmx__dfa__ddr2__addr__s.html#a4993b44c53a7a22234402f9de5506fa7">num_colrows</a>                  : 3;  <span class="comment">/**&lt; NUM_COLROWS    is used to set the MSB of the ROW_ADDR</span>
<a name="l01896"></a>01896 <span class="comment">                                                         and the LSB of RANK address when not in RNK_LO mode.</span>
<a name="l01897"></a>01897 <span class="comment">                                                         Calculate the sum of \#COL and \#ROW and program the</span>
<a name="l01898"></a>01898 <span class="comment">                                                         controller appropriately</span>
<a name="l01899"></a>01899 <span class="comment">                                                            RANK_LSB        \#COLs + \#ROWs</span>
<a name="l01900"></a>01900 <span class="comment">                                                            ------------------------------</span>
<a name="l01901"></a>01901 <span class="comment">                                                             - 000:                   22</span>
<a name="l01902"></a>01902 <span class="comment">                                                             - 001:                   23</span>
<a name="l01903"></a>01903 <span class="comment">                                                             - 010:                   24</span>
<a name="l01904"></a>01904 <span class="comment">                                                             - 011:                   25</span>
<a name="l01905"></a>01905 <span class="comment">                                                            - 100-111:             RESERVED */</span>
<a name="l01906"></a>01906     uint64_t <a class="code" href="structcvmx__dfa__ddr2__addr_1_1cvmx__dfa__ddr2__addr__s.html#a9113d2234164deccae8db4f060c7d342">num_cols</a>                     : 2;  <span class="comment">/**&lt; The Long word address that the controller receives</span>
<a name="l01907"></a>01907 <span class="comment">                                                         needs to be converted to Row, Col, Rank and Bank</span>
<a name="l01908"></a>01908 <span class="comment">                                                         addresses depending on the memory part&apos;s micro arch.</span>
<a name="l01909"></a>01909 <span class="comment">                                                         NUM_COL tells the controller how many colum bits</span>
<a name="l01910"></a>01910 <span class="comment">                                                         there are and the controller uses this info to map</span>
<a name="l01911"></a>01911 <span class="comment">                                                         the LSB of the row address</span>
<a name="l01912"></a>01912 <span class="comment">                                                             - 00: num_cols = 9</span>
<a name="l01913"></a>01913 <span class="comment">                                                             - 01: num_cols = 10</span>
<a name="l01914"></a>01914 <span class="comment">                                                             - 10: num_cols = 11</span>
<a name="l01915"></a>01915 <span class="comment">                                                             - 11: RESERVED */</span>
<a name="l01916"></a>01916 <span class="preprocessor">#else</span>
<a name="l01917"></a><a class="code" href="structcvmx__dfa__ddr2__addr_1_1cvmx__dfa__ddr2__addr__s.html#a9113d2234164deccae8db4f060c7d342">01917</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__ddr2__addr_1_1cvmx__dfa__ddr2__addr__s.html#a9113d2234164deccae8db4f060c7d342">num_cols</a>                     : 2;
<a name="l01918"></a><a class="code" href="structcvmx__dfa__ddr2__addr_1_1cvmx__dfa__ddr2__addr__s.html#a4993b44c53a7a22234402f9de5506fa7">01918</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__addr_1_1cvmx__dfa__ddr2__addr__s.html#a4993b44c53a7a22234402f9de5506fa7">num_colrows</a>                  : 3;
<a name="l01919"></a><a class="code" href="structcvmx__dfa__ddr2__addr_1_1cvmx__dfa__ddr2__addr__s.html#a9c8c8a9d847b6e87bc0025cd42b2e57f">01919</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__addr_1_1cvmx__dfa__ddr2__addr__s.html#a9c8c8a9d847b6e87bc0025cd42b2e57f">rnk_lo</a>                       : 1;
<a name="l01920"></a><a class="code" href="structcvmx__dfa__ddr2__addr_1_1cvmx__dfa__ddr2__addr__s.html#a6e6d397e21c3771139a303a60e590908">01920</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__addr_1_1cvmx__dfa__ddr2__addr__s.html#a6e6d397e21c3771139a303a60e590908">num_rnks</a>                     : 2;
<a name="l01921"></a><a class="code" href="structcvmx__dfa__ddr2__addr_1_1cvmx__dfa__ddr2__addr__s.html#a34978c50a8e7f5d9456d543d976fb464">01921</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__addr_1_1cvmx__dfa__ddr2__addr__s.html#a34978c50a8e7f5d9456d543d976fb464">rdimm_ena</a>                    : 1;
<a name="l01922"></a><a class="code" href="structcvmx__dfa__ddr2__addr_1_1cvmx__dfa__ddr2__addr__s.html#aa99672e7ce8da83ee2385c0790a54373">01922</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__addr_1_1cvmx__dfa__ddr2__addr__s.html#aa99672e7ce8da83ee2385c0790a54373">reserved_9_63</a>                : 55;
<a name="l01923"></a>01923 <span class="preprocessor">#endif</span>
<a name="l01924"></a>01924 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__ddr2__addr.html#aee9ca15e6e928700687d57e11e2b07d4">s</a>;
<a name="l01925"></a><a class="code" href="unioncvmx__dfa__ddr2__addr.html#aa064798390f930c0797bf8aea02aec49">01925</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__ddr2__addr_1_1cvmx__dfa__ddr2__addr__s.html">cvmx_dfa_ddr2_addr_s</a>           <a class="code" href="unioncvmx__dfa__ddr2__addr.html#aa064798390f930c0797bf8aea02aec49">cn31xx</a>;
<a name="l01926"></a>01926 };
<a name="l01927"></a><a class="code" href="cvmx-dfa-defs_8h.html#ae854242a1415b4e488aa1cf0608379ab">01927</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__ddr2__addr.html" title="cvmx_dfa_ddr2_addr">cvmx_dfa_ddr2_addr</a> <a class="code" href="unioncvmx__dfa__ddr2__addr.html" title="cvmx_dfa_ddr2_addr">cvmx_dfa_ddr2_addr_t</a>;
<a name="l01928"></a>01928 <span class="comment"></span>
<a name="l01929"></a>01929 <span class="comment">/**</span>
<a name="l01930"></a>01930 <span class="comment"> * cvmx_dfa_ddr2_bus</span>
<a name="l01931"></a>01931 <span class="comment"> *</span>
<a name="l01932"></a>01932 <span class="comment"> * DFA_DDR2_BUS = DFA DDR Bus Activity Counter</span>
<a name="l01933"></a>01933 <span class="comment"> *</span>
<a name="l01934"></a>01934 <span class="comment"> *</span>
<a name="l01935"></a>01935 <span class="comment"> * Description: This counter counts \# cycles that the memory bus is doing a read/write/command</span>
<a name="l01936"></a>01936 <span class="comment"> *              Useful to benchmark the bus utilization as a ratio of</span>
<a name="l01937"></a>01937 <span class="comment"> *              \#Cycles of Data Transfer/\#Cycles since init or</span>
<a name="l01938"></a>01938 <span class="comment"> *              \#Cycles of Data Transfer/\#Cycles that memory controller is active</span>
<a name="l01939"></a>01939 <span class="comment"> */</span>
<a name="l01940"></a><a class="code" href="unioncvmx__dfa__ddr2__bus.html">01940</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__ddr2__bus.html" title="cvmx_dfa_ddr2_bus">cvmx_dfa_ddr2_bus</a> {
<a name="l01941"></a><a class="code" href="unioncvmx__dfa__ddr2__bus.html#a199617391876b103af8d3208b46cc481">01941</a>     uint64_t <a class="code" href="unioncvmx__dfa__ddr2__bus.html#a199617391876b103af8d3208b46cc481">u64</a>;
<a name="l01942"></a><a class="code" href="structcvmx__dfa__ddr2__bus_1_1cvmx__dfa__ddr2__bus__s.html">01942</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__ddr2__bus_1_1cvmx__dfa__ddr2__bus__s.html">cvmx_dfa_ddr2_bus_s</a> {
<a name="l01943"></a>01943 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01944"></a>01944 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__ddr2__bus_1_1cvmx__dfa__ddr2__bus__s.html#ad6fdf4bc7d253a2a99a89f91607acb73">reserved_47_63</a>               : 17;
<a name="l01945"></a>01945     uint64_t <a class="code" href="structcvmx__dfa__ddr2__bus_1_1cvmx__dfa__ddr2__bus__s.html#adf67c9af29974c297a639584f38c91d3">bus_cnt</a>                      : 47; <span class="comment">/**&lt; Counter counts the \# cycles of Data transfer */</span>
<a name="l01946"></a>01946 <span class="preprocessor">#else</span>
<a name="l01947"></a><a class="code" href="structcvmx__dfa__ddr2__bus_1_1cvmx__dfa__ddr2__bus__s.html#adf67c9af29974c297a639584f38c91d3">01947</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__ddr2__bus_1_1cvmx__dfa__ddr2__bus__s.html#adf67c9af29974c297a639584f38c91d3">bus_cnt</a>                      : 47;
<a name="l01948"></a><a class="code" href="structcvmx__dfa__ddr2__bus_1_1cvmx__dfa__ddr2__bus__s.html#ad6fdf4bc7d253a2a99a89f91607acb73">01948</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__bus_1_1cvmx__dfa__ddr2__bus__s.html#ad6fdf4bc7d253a2a99a89f91607acb73">reserved_47_63</a>               : 17;
<a name="l01949"></a>01949 <span class="preprocessor">#endif</span>
<a name="l01950"></a>01950 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__ddr2__bus.html#ad42546beff91eaa421a875ed327dbf4b">s</a>;
<a name="l01951"></a><a class="code" href="unioncvmx__dfa__ddr2__bus.html#aafe60bb0e29c481985140de80d9743e6">01951</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__ddr2__bus_1_1cvmx__dfa__ddr2__bus__s.html">cvmx_dfa_ddr2_bus_s</a>            <a class="code" href="unioncvmx__dfa__ddr2__bus.html#aafe60bb0e29c481985140de80d9743e6">cn31xx</a>;
<a name="l01952"></a>01952 };
<a name="l01953"></a><a class="code" href="cvmx-dfa-defs_8h.html#a68b927d255b7eaf05519c4b430aadf00">01953</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__ddr2__bus.html" title="cvmx_dfa_ddr2_bus">cvmx_dfa_ddr2_bus</a> <a class="code" href="unioncvmx__dfa__ddr2__bus.html" title="cvmx_dfa_ddr2_bus">cvmx_dfa_ddr2_bus_t</a>;
<a name="l01954"></a>01954 <span class="comment"></span>
<a name="l01955"></a>01955 <span class="comment">/**</span>
<a name="l01956"></a>01956 <span class="comment"> * cvmx_dfa_ddr2_cfg</span>
<a name="l01957"></a>01957 <span class="comment"> *</span>
<a name="l01958"></a>01958 <span class="comment"> * DFA_DDR2_CFG = DFA DDR2 fclk-domain Memory Configuration \#0 Register</span>
<a name="l01959"></a>01959 <span class="comment"> *</span>
<a name="l01960"></a>01960 <span class="comment"> * Description:</span>
<a name="l01961"></a>01961 <span class="comment"> */</span>
<a name="l01962"></a><a class="code" href="unioncvmx__dfa__ddr2__cfg.html">01962</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__ddr2__cfg.html" title="cvmx_dfa_ddr2_cfg">cvmx_dfa_ddr2_cfg</a> {
<a name="l01963"></a><a class="code" href="unioncvmx__dfa__ddr2__cfg.html#a8ed0ea8566b51fa606cd02a8eb4f1c59">01963</a>     uint64_t <a class="code" href="unioncvmx__dfa__ddr2__cfg.html#a8ed0ea8566b51fa606cd02a8eb4f1c59">u64</a>;
<a name="l01964"></a><a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html">01964</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html">cvmx_dfa_ddr2_cfg_s</a> {
<a name="l01965"></a>01965 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01966"></a>01966 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#af0d33cc2609d96d3bc0be1a65686b27b">reserved_41_63</a>               : 23;
<a name="l01967"></a>01967     uint64_t <a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#a0afc6b0c8955940c078160921f78457e">trfc</a>                         : 5;  <span class="comment">/**&lt; Establishes tRFC(from DDR2 data sheets) in \# of</span>
<a name="l01968"></a>01968 <span class="comment">                                                         4 fclk intervals.</span>
<a name="l01969"></a>01969 <span class="comment">                                                         General Equation:</span>
<a name="l01970"></a>01970 <span class="comment">                                                         TRFC(csr) = ROUNDUP[tRFC(data-sheet-ns)/(4 * fclk(ns))]</span>
<a name="l01971"></a>01971 <span class="comment">                                                         Example:</span>
<a name="l01972"></a>01972 <span class="comment">                                                            tRFC(data-sheet-ns) = 127.5ns</span>
<a name="l01973"></a>01973 <span class="comment">                                                            Operational Frequency: 533MHz DDR rate</span>
<a name="l01974"></a>01974 <span class="comment">                                                                [fclk=266MHz(3.75ns)]</span>
<a name="l01975"></a>01975 <span class="comment">                                                         Then:</span>
<a name="l01976"></a>01976 <span class="comment">                                                            TRFC(csr) = ROUNDUP[127.5ns/(4 * 3.75ns)]</span>
<a name="l01977"></a>01977 <span class="comment">                                                                      = 9 */</span>
<a name="l01978"></a>01978     uint64_t <a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#a889f8e397c8b8153d859ec94e14c6f85">mrs_pgm</a>                      : 1;  <span class="comment">/**&lt; When clear, the HW initialization sequence fixes</span>
<a name="l01979"></a>01979 <span class="comment">                                                         some of the *MRS register bit definitions.</span>
<a name="l01980"></a>01980 <span class="comment">                                                            EMRS:</span>
<a name="l01981"></a>01981 <span class="comment">                                                              A[14:13] = 0 RESERVED</span>
<a name="l01982"></a>01982 <span class="comment">                                                              A[12] = 0    Output Buffers Enabled (FIXED)</span>
<a name="l01983"></a>01983 <span class="comment">                                                              A[11] = 0    RDQS Disabled (FIXED)</span>
<a name="l01984"></a>01984 <span class="comment">                                                              A[10] = 0    DQSn Enabled (FIXED)</span>
<a name="l01985"></a>01985 <span class="comment">                                                              A[9:7] = 0   OCD Not supported (FIXED)</span>
<a name="l01986"></a>01986 <span class="comment">                                                              A[6] = 0     RTT Disabled (FIXED)</span>
<a name="l01987"></a>01987 <span class="comment">                                                              A[5:3]=DFA_DDR2_TMG[ADDLAT] (if DFA_DDR2_TMG[POCAS]=1)</span>
<a name="l01988"></a>01988 <span class="comment">                                                                            Additive LATENCY (Programmable)</span>
<a name="l01989"></a>01989 <span class="comment">                                                              A[2]=0       RTT Disabled (FIXED)</span>
<a name="l01990"></a>01990 <span class="comment">                                                              A[1]=DFA_DDR2_TMG[DIC] (Programmable)</span>
<a name="l01991"></a>01991 <span class="comment">                                                              A[0] = 0     DLL Enabled (FIXED)</span>
<a name="l01992"></a>01992 <span class="comment">                                                            MRS:</span>
<a name="l01993"></a>01993 <span class="comment">                                                              A[14:13] = 0 RESERVED</span>
<a name="l01994"></a>01994 <span class="comment">                                                              A[12] = 0    Fast Active Power Down Mode (FIXED)</span>
<a name="l01995"></a>01995 <span class="comment">                                                              A[11:9] = DFA_DDR2_TMG[TWR](Programmable)</span>
<a name="l01996"></a>01996 <span class="comment">                                                              A[8] = 1     DLL Reset (FIXED)</span>
<a name="l01997"></a>01997 <span class="comment">                                                              A[7] = 0     Test Mode (FIXED)</span>
<a name="l01998"></a>01998 <span class="comment">                                                              A[6:4]=DFA_DDR2_TMG[CASLAT] CAS LATENCY (Programmable)</span>
<a name="l01999"></a>01999 <span class="comment">                                                              A[3] = 0     Burst Type(must be 0:Sequential) (FIXED)</span>
<a name="l02000"></a>02000 <span class="comment">                                                              A[2:0] = 2   Burst Length=4 (must be 0:Sequential) (FIXED)</span>
<a name="l02001"></a>02001 <span class="comment">                                                         When set, the HW initialization sequence sources</span>
<a name="l02002"></a>02002 <span class="comment">                                                         the DFA_DDR2_MRS, DFA_DDR2_EMRS registers which are</span>
<a name="l02003"></a>02003 <span class="comment">                                                         driven onto the DFA_A[] pins. (this allows the MRS/EMRS</span>
<a name="l02004"></a>02004 <span class="comment">                                                         fields to be completely programmable - however care</span>
<a name="l02005"></a>02005 <span class="comment">                                                         must be taken by software).</span>
<a name="l02006"></a>02006 <span class="comment">                                                         This mode is useful for customers who wish to:</span>
<a name="l02007"></a>02007 <span class="comment">                                                            1) override the FIXED definitions(above), or</span>
<a name="l02008"></a>02008 <span class="comment">                                                            2) Use a &quot;clamshell mode&quot; of operation where the</span>
<a name="l02009"></a>02009 <span class="comment">                                                               address bits(per rank) are swizzled on the</span>
<a name="l02010"></a>02010 <span class="comment">                                                               board to reduce stub lengths for optimal</span>
<a name="l02011"></a>02011 <span class="comment">                                                               frequency operation.</span>
<a name="l02012"></a>02012 <span class="comment">                                                         Use this in combination with DFA_DDR2_CFG[RNK_MSK]</span>
<a name="l02013"></a>02013 <span class="comment">                                                         to specify the INIT sequence for each of the 4</span>
<a name="l02014"></a>02014 <span class="comment">                                                         supported ranks. */</span>
<a name="l02015"></a>02015     uint64_t <a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#a335eda3e747b274ee38186982b080419">fpip</a>                         : 3;  <span class="comment">/**&lt; Early Fill Programmable Pipe [\#fclks]</span>
<a name="l02016"></a>02016 <span class="comment">                                                         This field dictates the \#fclks prior to the arrival</span>
<a name="l02017"></a>02017 <span class="comment">                                                         of fill data(in fclk domain), to start the &apos;early&apos; fill</span>
<a name="l02018"></a>02018 <span class="comment">                                                         command pipe (in the eclk domain) so as to minimize the</span>
<a name="l02019"></a>02019 <span class="comment">                                                         overall fill latency.</span>
<a name="l02020"></a>02020 <span class="comment">                                                         The programmable early fill command signal is synchronized</span>
<a name="l02021"></a>02021 <span class="comment">                                                         into the eclk domain, where it is used to pull data out of</span>
<a name="l02022"></a>02022 <span class="comment">                                                         asynchronous RAM as fast as possible.</span>
<a name="l02023"></a>02023 <span class="comment">                                                         NOTE: A value of FPIP=0 is the &apos;safest&apos; setting and will</span>
<a name="l02024"></a>02024 <span class="comment">                                                         result in the early fill command pipe starting in the</span>
<a name="l02025"></a>02025 <span class="comment">                                                         same cycle as the fill data.</span>
<a name="l02026"></a>02026 <span class="comment">                                                         General Equation: (for FPIP)</span>
<a name="l02027"></a>02027 <span class="comment">                                                             FPIP &lt;= MIN[6, (ROUND_DOWN[6/EF_RATIO] + 1)]</span>
<a name="l02028"></a>02028 <span class="comment">                                                         where:</span>
<a name="l02029"></a>02029 <span class="comment">                                                           EF_RATIO = ECLK/FCLK Ratio [eclk(MHz)/fclk(MHz)]</span>
<a name="l02030"></a>02030 <span class="comment">                                                         Example: FCLK=200MHz/ECLK=600MHz</span>
<a name="l02031"></a>02031 <span class="comment">                                                            FPIP = MIN[6, (ROUND_DOWN[6/(600/200))] + 1)]</span>
<a name="l02032"></a>02032 <span class="comment">                                                            FPIP &lt;= 3 */</span>
<a name="l02033"></a>02033     uint64_t <a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#ac22d70c6ce0e3e0fa3dbf9ebe607d780">reserved_29_31</a>               : 3;
<a name="l02034"></a>02034     uint64_t <a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#a8c69230fc888dba6df44ae15df00e36c">ref_int</a>                      : 13; <span class="comment">/**&lt; Refresh Interval (represented in \#of fclk</span>
<a name="l02035"></a>02035 <span class="comment">                                                         increments).</span>
<a name="l02036"></a>02036 <span class="comment">                                                         Each refresh interval will generate a single</span>
<a name="l02037"></a>02037 <span class="comment">                                                         auto-refresh command sequence which implicitly targets</span>
<a name="l02038"></a>02038 <span class="comment">                                                         all banks within the device:</span>
<a name="l02039"></a>02039 <span class="comment">                                                         Example: For fclk=200MHz(5ns)/400MHz(DDR):</span>
<a name="l02040"></a>02040 <span class="comment">                                                           trefint(ns) = [tREFI(max)=3.9us = 3900ns [datasheet]</span>
<a name="l02041"></a>02041 <span class="comment">                                                           REF_INT = ROUND_DOWN[(trefint/fclk)]</span>
<a name="l02042"></a>02042 <span class="comment">                                                                   = ROUND_DOWN[(3900ns/5ns)]</span>
<a name="l02043"></a>02043 <span class="comment">                                                                   = 780 fclks (0x30c)</span>
<a name="l02044"></a>02044 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l02045"></a>02045 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l02046"></a>02046     uint64_t <a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#a08bed8d67972c1cd717b2503bb2e19a5">reserved_14_15</a>               : 2;
<a name="l02047"></a>02047     uint64_t <a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#a56af18292b1a44355968bb2e3d01d18d">tskw</a>                         : 2;  <span class="comment">/**&lt; Board Skew (represented in \#fclks)</span>
<a name="l02048"></a>02048 <span class="comment">                                                         Represents additional board skew of DQ/DQS.</span>
<a name="l02049"></a>02049 <span class="comment">                                                             - 00: board-skew = 0 fclk</span>
<a name="l02050"></a>02050 <span class="comment">                                                             - 01: board-skew = 1 fclk</span>
<a name="l02051"></a>02051 <span class="comment">                                                             - 10: board-skew = 2 fclk</span>
<a name="l02052"></a>02052 <span class="comment">                                                             - 11: board-skew = 3 fclk</span>
<a name="l02053"></a>02053 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l02054"></a>02054 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l02055"></a>02055     uint64_t <a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#a1a13531957e5e3110f099428ea1f11e4">rnk_msk</a>                      : 4;  <span class="comment">/**&lt; Controls the CS_N[3:0] during a) a HW Initialization</span>
<a name="l02056"></a>02056 <span class="comment">                                                         sequence (triggered by DFA_DDR2_CFG[INIT]) or</span>
<a name="l02057"></a>02057 <span class="comment">                                                         b) during a normal refresh sequence. If</span>
<a name="l02058"></a>02058 <span class="comment">                                                         the RNK_MSK[x]=1, the corresponding CS_N[x] is driven.</span>
<a name="l02059"></a>02059 <span class="comment">                                                         NOTE: This is required for DRAM used in a</span>
<a name="l02060"></a>02060 <span class="comment">                                                         clamshell configuration, since the address lines</span>
<a name="l02061"></a>02061 <span class="comment">                                                         carry Mode Register write data that is unique</span>
<a name="l02062"></a>02062 <span class="comment">                                                         per rank(or clam). In a clamshell configuration,</span>
<a name="l02063"></a>02063 <span class="comment">                                                         the N3K DFA_A[x] pin may be tied into Clam#0&apos;s A[x]</span>
<a name="l02064"></a>02064 <span class="comment">                                                         and also into Clam#1&apos;s &apos;mirrored&apos; address bit A[y]</span>
<a name="l02065"></a>02065 <span class="comment">                                                         (eg: Clam0 sees A[5] and Clam1 sees A[15]).</span>
<a name="l02066"></a>02066 <span class="comment">                                                         To support clamshell designs, SW must initiate</span>
<a name="l02067"></a>02067 <span class="comment">                                                         separate HW init sequences each unique rank address</span>
<a name="l02068"></a>02068 <span class="comment">                                                         mapping. Before each HW init sequence is triggered,</span>
<a name="l02069"></a>02069 <span class="comment">                                                         SW must preload the DFA_DDR2_MRS/EMRS registers with</span>
<a name="l02070"></a>02070 <span class="comment">                                                         the data that will be driven onto the A[14:0] wires</span>
<a name="l02071"></a>02071 <span class="comment">                                                         during the EMRS/MRS mode register write(s).</span>
<a name="l02072"></a>02072 <span class="comment">                                                         NOTE: After the final HW initialization sequence has</span>
<a name="l02073"></a>02073 <span class="comment">                                                         been triggered, SW must wait 64K eclks before writing</span>
<a name="l02074"></a>02074 <span class="comment">                                                         the RNK_MSK[3:0] field = 3&apos;b1111 (so that CS_N[3:0]</span>
<a name="l02075"></a>02075 <span class="comment">                                                         is driven during refresh sequences in normal operation.</span>
<a name="l02076"></a>02076 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l02077"></a>02077 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l02078"></a>02078     uint64_t <a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#ab1bfd8812f0849c3cc5f348088d3d1c7">silo_qc</a>                      : 1;  <span class="comment">/**&lt; Enables Quarter Cycle move of the Rd sampling window */</span>
<a name="l02079"></a>02079     uint64_t <a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#acb9f4f35f333fb07e2b6b61a07e87f89">silo_hc</a>                      : 1;  <span class="comment">/**&lt; A combination of SILO_HC, SILO_QC and TSKW</span>
<a name="l02080"></a>02080 <span class="comment">                                                         specifies the positioning of the sampling strobe</span>
<a name="l02081"></a>02081 <span class="comment">                                                         when receiving read data back from DDR2. This is</span>
<a name="l02082"></a>02082 <span class="comment">                                                         done to offset any board trace induced delay on</span>
<a name="l02083"></a>02083 <span class="comment">                                                         the DQ and DQS which inherently makes these</span>
<a name="l02084"></a>02084 <span class="comment">                                                         asynchronous with respect to the internal clk of</span>
<a name="l02085"></a>02085 <span class="comment">                                                         controller. TSKW moves this sampling window by</span>
<a name="l02086"></a>02086 <span class="comment">                                                         integer cycles. SILO_QC and HC move this quarter</span>
<a name="l02087"></a>02087 <span class="comment">                                                         and half a cycle respectively. */</span>
<a name="l02088"></a>02088     uint64_t <a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#a0cde83387557182de57f4996cdd96c5e">sil_lat</a>                      : 2;  <span class="comment">/**&lt; Silo Latency (\#fclks): On reads, determines how many</span>
<a name="l02089"></a>02089 <span class="comment">                                                         additional fclks to wait (on top of CASLAT+1) before</span>
<a name="l02090"></a>02090 <span class="comment">                                                         pulling data out of the padring silos used for time</span>
<a name="l02091"></a>02091 <span class="comment">                                                         domain boundary crossing.</span>
<a name="l02092"></a>02092 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l02093"></a>02093 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l02094"></a>02094     uint64_t <a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#a414158b2b2916e5af80a38f0cdc641b0">bprch</a>                        : 1;  <span class="comment">/**&lt; Tristate Enable (back porch) (\#fclks)</span>
<a name="l02095"></a>02095 <span class="comment">                                                         On reads, allows user to control the shape of the</span>
<a name="l02096"></a>02096 <span class="comment">                                                         tristate disable back porch for the DQ data bus.</span>
<a name="l02097"></a>02097 <span class="comment">                                                         This parameter is also very dependent on the</span>
<a name="l02098"></a>02098 <span class="comment">                                                         RW_DLY and WR_DLY parameters and care must be</span>
<a name="l02099"></a>02099 <span class="comment">                                                         taken when programming these parameters to avoid</span>
<a name="l02100"></a>02100 <span class="comment">                                                         data bus contention. Valid range [0..2]</span>
<a name="l02101"></a>02101 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l02102"></a>02102 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l02103"></a>02103     uint64_t <a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#a78a639893459a1affb9833cabd5abd20">fprch</a>                        : 1;  <span class="comment">/**&lt; Tristate Enable (front porch) (\#fclks)</span>
<a name="l02104"></a>02104 <span class="comment">                                                         On reads, allows user to control the shape of the</span>
<a name="l02105"></a>02105 <span class="comment">                                                         tristate disable front porch for the DQ data bus.</span>
<a name="l02106"></a>02106 <span class="comment">                                                         This parameter is also very dependent on the</span>
<a name="l02107"></a>02107 <span class="comment">                                                         RW_DLY and WR_DLY parameters and care must be</span>
<a name="l02108"></a>02108 <span class="comment">                                                         taken when programming these parameters to avoid</span>
<a name="l02109"></a>02109 <span class="comment">                                                         data bus contention. Valid range [0..2]</span>
<a name="l02110"></a>02110 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l02111"></a>02111 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l02112"></a>02112     uint64_t <a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#a69fc30402b5d9030899d9489a0fa6153">init</a>                         : 1;  <span class="comment">/**&lt; When a &apos;1&apos; is written (and the previous value was &apos;0&apos;),</span>
<a name="l02113"></a>02113 <span class="comment">                                                         the HW init sequence(s) for the LLM Memory Port is</span>
<a name="l02114"></a>02114 <span class="comment">                                                         initiated.</span>
<a name="l02115"></a>02115 <span class="comment">                                                         NOTE: To initialize memory, SW must:</span>
<a name="l02116"></a>02116 <span class="comment">                                                           1) Enable memory port</span>
<a name="l02117"></a>02117 <span class="comment">                                                               a) PRTENA=1</span>
<a name="l02118"></a>02118 <span class="comment">                                                           2) Wait 200us (to ensure a stable clock</span>
<a name="l02119"></a>02119 <span class="comment">                                                              to the DDR2) - as per DDR2 spec.</span>
<a name="l02120"></a>02120 <span class="comment">                                                           3) Write a &apos;1&apos; to the INIT which</span>
<a name="l02121"></a>02121 <span class="comment">                                                              will initiate a hardware initialization</span>
<a name="l02122"></a>02122 <span class="comment">                                                              sequence.</span>
<a name="l02123"></a>02123 <span class="comment">                                                         NOTE: After writing a &apos;1&apos;, SW must wait 64K eclk</span>
<a name="l02124"></a>02124 <span class="comment">                                                         cycles to ensure the HW init sequence has completed</span>
<a name="l02125"></a>02125 <span class="comment">                                                         before writing to ANY of the DFA_DDR2* registers.</span>
<a name="l02126"></a>02126 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l02127"></a>02127 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l02128"></a>02128     uint64_t <a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#ad64f15c8d08a1b47089025eacdd39c22">prtena</a>                       : 1;  <span class="comment">/**&lt; Enable DFA Memory</span>
<a name="l02129"></a>02129 <span class="comment">                                                         When enabled, this bit lets N3K be the default</span>
<a name="l02130"></a>02130 <span class="comment">                                                         driver for DFA-LLM memory port. */</span>
<a name="l02131"></a>02131 <span class="preprocessor">#else</span>
<a name="l02132"></a><a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#ad64f15c8d08a1b47089025eacdd39c22">02132</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#ad64f15c8d08a1b47089025eacdd39c22">prtena</a>                       : 1;
<a name="l02133"></a><a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#a69fc30402b5d9030899d9489a0fa6153">02133</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#a69fc30402b5d9030899d9489a0fa6153">init</a>                         : 1;
<a name="l02134"></a><a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#a78a639893459a1affb9833cabd5abd20">02134</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#a78a639893459a1affb9833cabd5abd20">fprch</a>                        : 1;
<a name="l02135"></a><a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#a414158b2b2916e5af80a38f0cdc641b0">02135</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#a414158b2b2916e5af80a38f0cdc641b0">bprch</a>                        : 1;
<a name="l02136"></a><a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#a0cde83387557182de57f4996cdd96c5e">02136</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#a0cde83387557182de57f4996cdd96c5e">sil_lat</a>                      : 2;
<a name="l02137"></a><a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#acb9f4f35f333fb07e2b6b61a07e87f89">02137</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#acb9f4f35f333fb07e2b6b61a07e87f89">silo_hc</a>                      : 1;
<a name="l02138"></a><a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#ab1bfd8812f0849c3cc5f348088d3d1c7">02138</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#ab1bfd8812f0849c3cc5f348088d3d1c7">silo_qc</a>                      : 1;
<a name="l02139"></a><a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#a1a13531957e5e3110f099428ea1f11e4">02139</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#a1a13531957e5e3110f099428ea1f11e4">rnk_msk</a>                      : 4;
<a name="l02140"></a><a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#a56af18292b1a44355968bb2e3d01d18d">02140</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#a56af18292b1a44355968bb2e3d01d18d">tskw</a>                         : 2;
<a name="l02141"></a><a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#a08bed8d67972c1cd717b2503bb2e19a5">02141</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#a08bed8d67972c1cd717b2503bb2e19a5">reserved_14_15</a>               : 2;
<a name="l02142"></a><a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#a8c69230fc888dba6df44ae15df00e36c">02142</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#a8c69230fc888dba6df44ae15df00e36c">ref_int</a>                      : 13;
<a name="l02143"></a><a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#ac22d70c6ce0e3e0fa3dbf9ebe607d780">02143</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#ac22d70c6ce0e3e0fa3dbf9ebe607d780">reserved_29_31</a>               : 3;
<a name="l02144"></a><a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#a335eda3e747b274ee38186982b080419">02144</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#a335eda3e747b274ee38186982b080419">fpip</a>                         : 3;
<a name="l02145"></a><a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#a889f8e397c8b8153d859ec94e14c6f85">02145</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#a889f8e397c8b8153d859ec94e14c6f85">mrs_pgm</a>                      : 1;
<a name="l02146"></a><a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#a0afc6b0c8955940c078160921f78457e">02146</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#a0afc6b0c8955940c078160921f78457e">trfc</a>                         : 5;
<a name="l02147"></a><a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#af0d33cc2609d96d3bc0be1a65686b27b">02147</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html#af0d33cc2609d96d3bc0be1a65686b27b">reserved_41_63</a>               : 23;
<a name="l02148"></a>02148 <span class="preprocessor">#endif</span>
<a name="l02149"></a>02149 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__ddr2__cfg.html#a81374d972d07734a6383382b7d9f97cc">s</a>;
<a name="l02150"></a><a class="code" href="unioncvmx__dfa__ddr2__cfg.html#a34a499cd68dda13194d47896ed0a1573">02150</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__ddr2__cfg_1_1cvmx__dfa__ddr2__cfg__s.html">cvmx_dfa_ddr2_cfg_s</a>            <a class="code" href="unioncvmx__dfa__ddr2__cfg.html#a34a499cd68dda13194d47896ed0a1573">cn31xx</a>;
<a name="l02151"></a>02151 };
<a name="l02152"></a><a class="code" href="cvmx-dfa-defs_8h.html#a5bf922df06275a6dcb716ea15362571f">02152</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__ddr2__cfg.html" title="cvmx_dfa_ddr2_cfg">cvmx_dfa_ddr2_cfg</a> <a class="code" href="unioncvmx__dfa__ddr2__cfg.html" title="cvmx_dfa_ddr2_cfg">cvmx_dfa_ddr2_cfg_t</a>;
<a name="l02153"></a>02153 <span class="comment"></span>
<a name="l02154"></a>02154 <span class="comment">/**</span>
<a name="l02155"></a>02155 <span class="comment"> * cvmx_dfa_ddr2_comp</span>
<a name="l02156"></a>02156 <span class="comment"> *</span>
<a name="l02157"></a>02157 <span class="comment"> * DFA_DDR2_COMP = DFA DDR2 I/O PVT Compensation Configuration</span>
<a name="l02158"></a>02158 <span class="comment"> *</span>
<a name="l02159"></a>02159 <span class="comment"> *</span>
<a name="l02160"></a>02160 <span class="comment"> * Description: The following are registers to program the DDR2 PLL and DLL</span>
<a name="l02161"></a>02161 <span class="comment"> */</span>
<a name="l02162"></a><a class="code" href="unioncvmx__dfa__ddr2__comp.html">02162</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__ddr2__comp.html" title="cvmx_dfa_ddr2_comp">cvmx_dfa_ddr2_comp</a> {
<a name="l02163"></a><a class="code" href="unioncvmx__dfa__ddr2__comp.html#ae6d402710a1d30d9c4550777b6579d24">02163</a>     uint64_t <a class="code" href="unioncvmx__dfa__ddr2__comp.html#ae6d402710a1d30d9c4550777b6579d24">u64</a>;
<a name="l02164"></a><a class="code" href="structcvmx__dfa__ddr2__comp_1_1cvmx__dfa__ddr2__comp__s.html">02164</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__ddr2__comp_1_1cvmx__dfa__ddr2__comp__s.html">cvmx_dfa_ddr2_comp_s</a> {
<a name="l02165"></a>02165 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02166"></a>02166 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__ddr2__comp_1_1cvmx__dfa__ddr2__comp__s.html#a96baee112e41f08786a41674fe80ab06">dfa__pctl</a>                    : 4;  <span class="comment">/**&lt; DFA DDR pctl from compensation circuit</span>
<a name="l02167"></a>02167 <span class="comment">                                                         Internal DBG only */</span>
<a name="l02168"></a>02168     uint64_t <a class="code" href="structcvmx__dfa__ddr2__comp_1_1cvmx__dfa__ddr2__comp__s.html#a4ad205092cd4760953b1a0fc4acf0036">dfa__nctl</a>                    : 4;  <span class="comment">/**&lt; DFA DDR nctl from compensation circuit</span>
<a name="l02169"></a>02169 <span class="comment">                                                         Internal DBG only */</span>
<a name="l02170"></a>02170     uint64_t <a class="code" href="structcvmx__dfa__ddr2__comp_1_1cvmx__dfa__ddr2__comp__s.html#a12b7acc9060203a5c4b500d86fa76975">reserved_9_55</a>                : 47;
<a name="l02171"></a>02171     uint64_t <a class="code" href="structcvmx__dfa__ddr2__comp_1_1cvmx__dfa__ddr2__comp__s.html#a638d620f4ffa32543ca10ff84b68af7a">pctl_csr</a>                     : 4;  <span class="comment">/**&lt; Compensation control bits */</span>
<a name="l02172"></a>02172     uint64_t <a class="code" href="structcvmx__dfa__ddr2__comp_1_1cvmx__dfa__ddr2__comp__s.html#a32b47faf05d5891430278803e7b14ca7">nctl_csr</a>                     : 4;  <span class="comment">/**&lt; Compensation control bits */</span>
<a name="l02173"></a>02173     uint64_t <a class="code" href="structcvmx__dfa__ddr2__comp_1_1cvmx__dfa__ddr2__comp__s.html#a7d7a93add75afc82ab505492954cbd77">comp_bypass</a>                  : 1;  <span class="comment">/**&lt; Compensation Bypass */</span>
<a name="l02174"></a>02174 <span class="preprocessor">#else</span>
<a name="l02175"></a><a class="code" href="structcvmx__dfa__ddr2__comp_1_1cvmx__dfa__ddr2__comp__s.html#a7d7a93add75afc82ab505492954cbd77">02175</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__ddr2__comp_1_1cvmx__dfa__ddr2__comp__s.html#a7d7a93add75afc82ab505492954cbd77">comp_bypass</a>                  : 1;
<a name="l02176"></a><a class="code" href="structcvmx__dfa__ddr2__comp_1_1cvmx__dfa__ddr2__comp__s.html#a32b47faf05d5891430278803e7b14ca7">02176</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__comp_1_1cvmx__dfa__ddr2__comp__s.html#a32b47faf05d5891430278803e7b14ca7">nctl_csr</a>                     : 4;
<a name="l02177"></a><a class="code" href="structcvmx__dfa__ddr2__comp_1_1cvmx__dfa__ddr2__comp__s.html#a638d620f4ffa32543ca10ff84b68af7a">02177</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__comp_1_1cvmx__dfa__ddr2__comp__s.html#a638d620f4ffa32543ca10ff84b68af7a">pctl_csr</a>                     : 4;
<a name="l02178"></a><a class="code" href="structcvmx__dfa__ddr2__comp_1_1cvmx__dfa__ddr2__comp__s.html#a12b7acc9060203a5c4b500d86fa76975">02178</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__comp_1_1cvmx__dfa__ddr2__comp__s.html#a12b7acc9060203a5c4b500d86fa76975">reserved_9_55</a>                : 47;
<a name="l02179"></a><a class="code" href="structcvmx__dfa__ddr2__comp_1_1cvmx__dfa__ddr2__comp__s.html#a4ad205092cd4760953b1a0fc4acf0036">02179</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__comp_1_1cvmx__dfa__ddr2__comp__s.html#a4ad205092cd4760953b1a0fc4acf0036">dfa__nctl</a>                    : 4;
<a name="l02180"></a><a class="code" href="structcvmx__dfa__ddr2__comp_1_1cvmx__dfa__ddr2__comp__s.html#a96baee112e41f08786a41674fe80ab06">02180</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__comp_1_1cvmx__dfa__ddr2__comp__s.html#a96baee112e41f08786a41674fe80ab06">dfa__pctl</a>                    : 4;
<a name="l02181"></a>02181 <span class="preprocessor">#endif</span>
<a name="l02182"></a>02182 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__ddr2__comp.html#a982e8f1dc36dac3248a5690065590ef8">s</a>;
<a name="l02183"></a><a class="code" href="unioncvmx__dfa__ddr2__comp.html#a9e1540c28fd16e82657dd721f1825403">02183</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__ddr2__comp_1_1cvmx__dfa__ddr2__comp__s.html">cvmx_dfa_ddr2_comp_s</a>           <a class="code" href="unioncvmx__dfa__ddr2__comp.html#a9e1540c28fd16e82657dd721f1825403">cn31xx</a>;
<a name="l02184"></a>02184 };
<a name="l02185"></a><a class="code" href="cvmx-dfa-defs_8h.html#acc6ce0d897db57e1949b761ce9bfe758">02185</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__ddr2__comp.html" title="cvmx_dfa_ddr2_comp">cvmx_dfa_ddr2_comp</a> <a class="code" href="unioncvmx__dfa__ddr2__comp.html" title="cvmx_dfa_ddr2_comp">cvmx_dfa_ddr2_comp_t</a>;
<a name="l02186"></a>02186 <span class="comment"></span>
<a name="l02187"></a>02187 <span class="comment">/**</span>
<a name="l02188"></a>02188 <span class="comment"> * cvmx_dfa_ddr2_emrs</span>
<a name="l02189"></a>02189 <span class="comment"> *</span>
<a name="l02190"></a>02190 <span class="comment"> * DFA_DDR2_EMRS = DDR2 EMRS Register(s) EMRS1[14:0], EMRS1_OCD[14:0]</span>
<a name="l02191"></a>02191 <span class="comment"> * Description: This register contains the data driven onto the Address[14:0] lines during  DDR INIT</span>
<a name="l02192"></a>02192 <span class="comment"> * To support Clamshelling (where N3K DFA_A[] pins are not 1:1 mapped to each clam(or rank), a HW init</span>
<a name="l02193"></a>02193 <span class="comment"> * sequence is allowed on a &quot;per-rank&quot; basis. Care must be taken in the values programmed into these</span>
<a name="l02194"></a>02194 <span class="comment"> * registers during the HW initialization sequence (see N3K specific restrictions in notes below).</span>
<a name="l02195"></a>02195 <span class="comment"> * DFA_DDR2_CFG[MRS_PGM] must be 1 to support this feature.</span>
<a name="l02196"></a>02196 <span class="comment"> *</span>
<a name="l02197"></a>02197 <span class="comment"> * Notes:</span>
<a name="l02198"></a>02198 <span class="comment"> * For DDR-II please consult your device&apos;s data sheet for further details:</span>
<a name="l02199"></a>02199 <span class="comment"> *</span>
<a name="l02200"></a>02200 <span class="comment"> */</span>
<a name="l02201"></a><a class="code" href="unioncvmx__dfa__ddr2__emrs.html">02201</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__ddr2__emrs.html" title="cvmx_dfa_ddr2_emrs">cvmx_dfa_ddr2_emrs</a> {
<a name="l02202"></a><a class="code" href="unioncvmx__dfa__ddr2__emrs.html#a1b0bc83ddc2e902a824eca7e4fe6116c">02202</a>     uint64_t <a class="code" href="unioncvmx__dfa__ddr2__emrs.html#a1b0bc83ddc2e902a824eca7e4fe6116c">u64</a>;
<a name="l02203"></a><a class="code" href="structcvmx__dfa__ddr2__emrs_1_1cvmx__dfa__ddr2__emrs__s.html">02203</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__ddr2__emrs_1_1cvmx__dfa__ddr2__emrs__s.html">cvmx_dfa_ddr2_emrs_s</a> {
<a name="l02204"></a>02204 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02205"></a>02205 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__ddr2__emrs_1_1cvmx__dfa__ddr2__emrs__s.html#a64bc6c67945c6b2cb379c615878549b5">reserved_31_63</a>               : 33;
<a name="l02206"></a>02206     uint64_t <a class="code" href="structcvmx__dfa__ddr2__emrs_1_1cvmx__dfa__ddr2__emrs__s.html#a73ea68d5eb91dd581b607b52b65fe312">emrs1_ocd</a>                    : 15; <span class="comment">/**&lt; Memory Address[14:0] during &quot;EMRS1 (OCD Calibration)&quot;</span>
<a name="l02207"></a>02207 <span class="comment">                                                         step \#12a &quot;EMRS OCD Default Command&quot; A[9:7]=111</span>
<a name="l02208"></a>02208 <span class="comment">                                                         of DDR2 HW initialization sequence.</span>
<a name="l02209"></a>02209 <span class="comment">                                                         (See JEDEC DDR2 specification (JESD79-2):</span>
<a name="l02210"></a>02210 <span class="comment">                                                         Power Up and initialization sequence).</span>
<a name="l02211"></a>02211 <span class="comment">                                                            A[14:13] = 0, RESERVED</span>
<a name="l02212"></a>02212 <span class="comment">                                                            A[12] = 0, Output Buffers Enabled</span>
<a name="l02213"></a>02213 <span class="comment">                                                            A[11] = 0, RDQS Disabled (we do not support RDQS)</span>
<a name="l02214"></a>02214 <span class="comment">                                                            A[10] = 0, DQSn Enabled</span>
<a name="l02215"></a>02215 <span class="comment">                                                            A[9:7] = 7, OCD Calibration Mode Default</span>
<a name="l02216"></a>02216 <span class="comment">                                                            A[6] = 0, ODT Disabled</span>
<a name="l02217"></a>02217 <span class="comment">                                                            A[5:3]=DFA_DDR2_TMG[ADDLAT]  Additive LATENCY (Default 0)</span>
<a name="l02218"></a>02218 <span class="comment">                                                            A[2]=0    Termination Res RTT (ODT off Default)</span>
<a name="l02219"></a>02219 <span class="comment">                                                            [A6,A2] = 0 -&gt; ODT Disabled</span>
<a name="l02220"></a>02220 <span class="comment">                                                                      1 -&gt; 75 ohm; 2 -&gt; 150 ohm; 3 - Reserved</span>
<a name="l02221"></a>02221 <span class="comment">                                                            A[1]=0  Normal Output Driver Imp mode</span>
<a name="l02222"></a>02222 <span class="comment">                                                                    (1 - weak ie., 60% of normal drive strength)</span>
<a name="l02223"></a>02223 <span class="comment">                                                            A[0] = 0 DLL Enabled */</span>
<a name="l02224"></a>02224     uint64_t <a class="code" href="structcvmx__dfa__ddr2__emrs_1_1cvmx__dfa__ddr2__emrs__s.html#a0a31d4a033ffd433f2b7418a3b9629b4">reserved_15_15</a>               : 1;
<a name="l02225"></a>02225     uint64_t <a class="code" href="structcvmx__dfa__ddr2__emrs_1_1cvmx__dfa__ddr2__emrs__s.html#ad329611970db0e5aefb4d22a1e115217">emrs1</a>                        : 15; <span class="comment">/**&lt; Memory Address[14:0] during:</span>
<a name="l02226"></a>02226 <span class="comment">                                                           a) Step \#7 &quot;EMRS1 to enable DLL (A[0]=0)&quot;</span>
<a name="l02227"></a>02227 <span class="comment">                                                           b) Step \#12b &quot;EMRS OCD Calibration Mode Exit&quot;</span>
<a name="l02228"></a>02228 <span class="comment">                                                         steps of DDR2 HW initialization sequence.</span>
<a name="l02229"></a>02229 <span class="comment">                                                         (See JEDEC DDR2 specification (JESD79-2): Power Up and</span>
<a name="l02230"></a>02230 <span class="comment">                                                         initialization sequence).</span>
<a name="l02231"></a>02231 <span class="comment">                                                           A[14:13] = 0, RESERVED</span>
<a name="l02232"></a>02232 <span class="comment">                                                           A[12] = 0, Output Buffers Enabled</span>
<a name="l02233"></a>02233 <span class="comment">                                                           A[11] = 0, RDQS Disabled (we do not support RDQS)</span>
<a name="l02234"></a>02234 <span class="comment">                                                           A[10] = 0, DQSn Enabled</span>
<a name="l02235"></a>02235 <span class="comment">                                                           A[9:7] = 0, OCD Calibration Mode exit/maintain</span>
<a name="l02236"></a>02236 <span class="comment">                                                           A[6] = 0, ODT Disabled</span>
<a name="l02237"></a>02237 <span class="comment">                                                           A[5:3]=DFA_DDR2_TMG[ADDLAT]  Additive LATENCY (Default 0)</span>
<a name="l02238"></a>02238 <span class="comment">                                                           A[2]=0    Termination Res RTT (ODT off Default)</span>
<a name="l02239"></a>02239 <span class="comment">                                                           [A6,A2] = 0 -&gt; ODT Disabled</span>
<a name="l02240"></a>02240 <span class="comment">                                                                     1 -&gt; 75 ohm; 2 -&gt; 150 ohm; 3 - Reserved</span>
<a name="l02241"></a>02241 <span class="comment">                                                           A[1]=0  Normal Output Driver Imp mode</span>
<a name="l02242"></a>02242 <span class="comment">                                                                   (1 - weak ie., 60% of normal drive strength)</span>
<a name="l02243"></a>02243 <span class="comment">                                                           A[0] = 0 DLL Enabled */</span>
<a name="l02244"></a>02244 <span class="preprocessor">#else</span>
<a name="l02245"></a><a class="code" href="structcvmx__dfa__ddr2__emrs_1_1cvmx__dfa__ddr2__emrs__s.html#ad329611970db0e5aefb4d22a1e115217">02245</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__ddr2__emrs_1_1cvmx__dfa__ddr2__emrs__s.html#ad329611970db0e5aefb4d22a1e115217">emrs1</a>                        : 15;
<a name="l02246"></a><a class="code" href="structcvmx__dfa__ddr2__emrs_1_1cvmx__dfa__ddr2__emrs__s.html#a0a31d4a033ffd433f2b7418a3b9629b4">02246</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__emrs_1_1cvmx__dfa__ddr2__emrs__s.html#a0a31d4a033ffd433f2b7418a3b9629b4">reserved_15_15</a>               : 1;
<a name="l02247"></a><a class="code" href="structcvmx__dfa__ddr2__emrs_1_1cvmx__dfa__ddr2__emrs__s.html#a73ea68d5eb91dd581b607b52b65fe312">02247</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__emrs_1_1cvmx__dfa__ddr2__emrs__s.html#a73ea68d5eb91dd581b607b52b65fe312">emrs1_ocd</a>                    : 15;
<a name="l02248"></a><a class="code" href="structcvmx__dfa__ddr2__emrs_1_1cvmx__dfa__ddr2__emrs__s.html#a64bc6c67945c6b2cb379c615878549b5">02248</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__emrs_1_1cvmx__dfa__ddr2__emrs__s.html#a64bc6c67945c6b2cb379c615878549b5">reserved_31_63</a>               : 33;
<a name="l02249"></a>02249 <span class="preprocessor">#endif</span>
<a name="l02250"></a>02250 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__ddr2__emrs.html#a2254c0edd0e004b366dd892aafd06951">s</a>;
<a name="l02251"></a><a class="code" href="unioncvmx__dfa__ddr2__emrs.html#a74f5902a3edf11ac94d6c91035230b21">02251</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__ddr2__emrs_1_1cvmx__dfa__ddr2__emrs__s.html">cvmx_dfa_ddr2_emrs_s</a>           <a class="code" href="unioncvmx__dfa__ddr2__emrs.html#a74f5902a3edf11ac94d6c91035230b21">cn31xx</a>;
<a name="l02252"></a>02252 };
<a name="l02253"></a><a class="code" href="cvmx-dfa-defs_8h.html#a3bdb375236c50248cbe73543169b0fac">02253</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__ddr2__emrs.html" title="cvmx_dfa_ddr2_emrs">cvmx_dfa_ddr2_emrs</a> <a class="code" href="unioncvmx__dfa__ddr2__emrs.html" title="cvmx_dfa_ddr2_emrs">cvmx_dfa_ddr2_emrs_t</a>;
<a name="l02254"></a>02254 <span class="comment"></span>
<a name="l02255"></a>02255 <span class="comment">/**</span>
<a name="l02256"></a>02256 <span class="comment"> * cvmx_dfa_ddr2_fcnt</span>
<a name="l02257"></a>02257 <span class="comment"> *</span>
<a name="l02258"></a>02258 <span class="comment"> * DFA_DDR2_FCNT = DFA FCLK Counter</span>
<a name="l02259"></a>02259 <span class="comment"> *</span>
<a name="l02260"></a>02260 <span class="comment"> *</span>
<a name="l02261"></a>02261 <span class="comment"> * Description: This FCLK cycle counter gets going after memory has been initialized</span>
<a name="l02262"></a>02262 <span class="comment"> */</span>
<a name="l02263"></a><a class="code" href="unioncvmx__dfa__ddr2__fcnt.html">02263</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__ddr2__fcnt.html" title="cvmx_dfa_ddr2_fcnt">cvmx_dfa_ddr2_fcnt</a> {
<a name="l02264"></a><a class="code" href="unioncvmx__dfa__ddr2__fcnt.html#ac1590452dca30a3d638bd7ecbd038a4f">02264</a>     uint64_t <a class="code" href="unioncvmx__dfa__ddr2__fcnt.html#ac1590452dca30a3d638bd7ecbd038a4f">u64</a>;
<a name="l02265"></a><a class="code" href="structcvmx__dfa__ddr2__fcnt_1_1cvmx__dfa__ddr2__fcnt__s.html">02265</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__ddr2__fcnt_1_1cvmx__dfa__ddr2__fcnt__s.html">cvmx_dfa_ddr2_fcnt_s</a> {
<a name="l02266"></a>02266 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02267"></a>02267 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__ddr2__fcnt_1_1cvmx__dfa__ddr2__fcnt__s.html#a64809e38d4a2de022bdd564d6284fef3">reserved_47_63</a>               : 17;
<a name="l02268"></a>02268     uint64_t <a class="code" href="structcvmx__dfa__ddr2__fcnt_1_1cvmx__dfa__ddr2__fcnt__s.html#a1e750ac83e0bc1252b0d0b1bb92dab63">fcyc_cnt</a>                     : 47; <span class="comment">/**&lt; Counter counts FCLK cycles or \# cycles that the memory</span>
<a name="l02269"></a>02269 <span class="comment">                                                         controller has requests queued up depending on FCNT_MODE</span>
<a name="l02270"></a>02270 <span class="comment">                                                         If FCNT_MODE = 0, this counter counts the \# FCLK cycles</span>
<a name="l02271"></a>02271 <span class="comment">                                                         If FCNT_MODE = 1, this counter counts the \# cycles the</span>
<a name="l02272"></a>02272 <span class="comment">                                                         controller is active with memory requests. */</span>
<a name="l02273"></a>02273 <span class="preprocessor">#else</span>
<a name="l02274"></a><a class="code" href="structcvmx__dfa__ddr2__fcnt_1_1cvmx__dfa__ddr2__fcnt__s.html#a1e750ac83e0bc1252b0d0b1bb92dab63">02274</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__ddr2__fcnt_1_1cvmx__dfa__ddr2__fcnt__s.html#a1e750ac83e0bc1252b0d0b1bb92dab63">fcyc_cnt</a>                     : 47;
<a name="l02275"></a><a class="code" href="structcvmx__dfa__ddr2__fcnt_1_1cvmx__dfa__ddr2__fcnt__s.html#a64809e38d4a2de022bdd564d6284fef3">02275</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__fcnt_1_1cvmx__dfa__ddr2__fcnt__s.html#a64809e38d4a2de022bdd564d6284fef3">reserved_47_63</a>               : 17;
<a name="l02276"></a>02276 <span class="preprocessor">#endif</span>
<a name="l02277"></a>02277 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__ddr2__fcnt.html#ac280f7117a8fd32a08b8c20b5bb5adbc">s</a>;
<a name="l02278"></a><a class="code" href="unioncvmx__dfa__ddr2__fcnt.html#ab555a8ac0f3d94f5f763a22fbbbeef1e">02278</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__ddr2__fcnt_1_1cvmx__dfa__ddr2__fcnt__s.html">cvmx_dfa_ddr2_fcnt_s</a>           <a class="code" href="unioncvmx__dfa__ddr2__fcnt.html#ab555a8ac0f3d94f5f763a22fbbbeef1e">cn31xx</a>;
<a name="l02279"></a>02279 };
<a name="l02280"></a><a class="code" href="cvmx-dfa-defs_8h.html#a92e866d2a2cb33529babded3b8a856b9">02280</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__ddr2__fcnt.html" title="cvmx_dfa_ddr2_fcnt">cvmx_dfa_ddr2_fcnt</a> <a class="code" href="unioncvmx__dfa__ddr2__fcnt.html" title="cvmx_dfa_ddr2_fcnt">cvmx_dfa_ddr2_fcnt_t</a>;
<a name="l02281"></a>02281 <span class="comment"></span>
<a name="l02282"></a>02282 <span class="comment">/**</span>
<a name="l02283"></a>02283 <span class="comment"> * cvmx_dfa_ddr2_mrs</span>
<a name="l02284"></a>02284 <span class="comment"> *</span>
<a name="l02285"></a>02285 <span class="comment"> * DFA_DDR2_MRS = DDR2 MRS Register(s) MRS_DLL[14:0], MRS[14:0]</span>
<a name="l02286"></a>02286 <span class="comment"> * Description: This register contains the data driven onto the Address[14:0] lines during DDR INIT</span>
<a name="l02287"></a>02287 <span class="comment"> * To support Clamshelling (where N3K DFA_A[] pins are not 1:1 mapped to each clam(or rank), a HW init</span>
<a name="l02288"></a>02288 <span class="comment"> * sequence is allowed on a &quot;per-rank&quot; basis. Care must be taken in the values programmed into these</span>
<a name="l02289"></a>02289 <span class="comment"> * registers during the HW initialization sequence (see N3K specific restrictions in notes below).</span>
<a name="l02290"></a>02290 <span class="comment"> * DFA_DDR2_CFG[MRS_PGM] must be 1 to support this feature.</span>
<a name="l02291"></a>02291 <span class="comment"> *</span>
<a name="l02292"></a>02292 <span class="comment"> * Notes:</span>
<a name="l02293"></a>02293 <span class="comment"> * For DDR-II please consult your device&apos;s data sheet for further details:</span>
<a name="l02294"></a>02294 <span class="comment"> *</span>
<a name="l02295"></a>02295 <span class="comment"> */</span>
<a name="l02296"></a><a class="code" href="unioncvmx__dfa__ddr2__mrs.html">02296</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__ddr2__mrs.html" title="cvmx_dfa_ddr2_mrs">cvmx_dfa_ddr2_mrs</a> {
<a name="l02297"></a><a class="code" href="unioncvmx__dfa__ddr2__mrs.html#a4e2d7d5c58ac6f3b7c2ac964ebf8cdd6">02297</a>     uint64_t <a class="code" href="unioncvmx__dfa__ddr2__mrs.html#a4e2d7d5c58ac6f3b7c2ac964ebf8cdd6">u64</a>;
<a name="l02298"></a><a class="code" href="structcvmx__dfa__ddr2__mrs_1_1cvmx__dfa__ddr2__mrs__s.html">02298</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__ddr2__mrs_1_1cvmx__dfa__ddr2__mrs__s.html">cvmx_dfa_ddr2_mrs_s</a> {
<a name="l02299"></a>02299 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02300"></a>02300 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__ddr2__mrs_1_1cvmx__dfa__ddr2__mrs__s.html#ab7c3fa6586301cdabefc442500ad06df">reserved_31_63</a>               : 33;
<a name="l02301"></a>02301     uint64_t <a class="code" href="structcvmx__dfa__ddr2__mrs_1_1cvmx__dfa__ddr2__mrs__s.html#aa89d2d07b742fcaed1051789c99d51d7">mrs</a>                          : 15; <span class="comment">/**&lt; Memory Address[14:0] during &quot;MRS without resetting</span>
<a name="l02302"></a>02302 <span class="comment">                                                         DLL A[8]=0&quot; step of HW initialization sequence.</span>
<a name="l02303"></a>02303 <span class="comment">                                                         (See JEDEC DDR2 specification (JESD79-2): Power Up</span>
<a name="l02304"></a>02304 <span class="comment">                                                         and initialization sequence - Step \#11).</span>
<a name="l02305"></a>02305 <span class="comment">                                                           A[14:13] = 0, RESERVED</span>
<a name="l02306"></a>02306 <span class="comment">                                                           A[12] = 0, Fast Active Power Down Mode</span>
<a name="l02307"></a>02307 <span class="comment">                                                           A[11:9] = DFA_DDR2_TMG[TWR]</span>
<a name="l02308"></a>02308 <span class="comment">                                                           A[8] = 0, for DLL Reset</span>
<a name="l02309"></a>02309 <span class="comment">                                                           A[7] =0  Test Mode (must be 0 for normal operation)</span>
<a name="l02310"></a>02310 <span class="comment">                                                           A[6:4]=DFA_DDR2_TMG[CASLAT] CAS LATENCY (default 4)</span>
<a name="l02311"></a>02311 <span class="comment">                                                           A[3]=0    Burst Type(must be 0:Sequential)</span>
<a name="l02312"></a>02312 <span class="comment">                                                           A[2:0]=2  Burst Length=4(default) */</span>
<a name="l02313"></a>02313     uint64_t <a class="code" href="structcvmx__dfa__ddr2__mrs_1_1cvmx__dfa__ddr2__mrs__s.html#ae8921c7e6fdfa7b6cf7b6e183130127b">reserved_15_15</a>               : 1;
<a name="l02314"></a>02314     uint64_t <a class="code" href="structcvmx__dfa__ddr2__mrs_1_1cvmx__dfa__ddr2__mrs__s.html#a5b6ce327cbae90150bfee8c907a20035">mrs_dll</a>                      : 15; <span class="comment">/**&lt; Memory Address[14:0] during &quot;MRS for DLL_RESET A[8]=1&quot;</span>
<a name="l02315"></a>02315 <span class="comment">                                                         step of HW initialization sequence.</span>
<a name="l02316"></a>02316 <span class="comment">                                                         (See JEDEC DDR2 specification (JESD79-2): Power Up</span>
<a name="l02317"></a>02317 <span class="comment">                                                         and initialization sequence - Step \#8).</span>
<a name="l02318"></a>02318 <span class="comment">                                                           A[14:13] = 0, RESERVED</span>
<a name="l02319"></a>02319 <span class="comment">                                                           A[12] = 0, Fast Active Power Down Mode</span>
<a name="l02320"></a>02320 <span class="comment">                                                           A[11:9] = DFA_DDR2_TMG[TWR]</span>
<a name="l02321"></a>02321 <span class="comment">                                                           A[8] = 1, for DLL Reset</span>
<a name="l02322"></a>02322 <span class="comment">                                                           A[7] = 0  Test Mode (must be 0 for normal operation)</span>
<a name="l02323"></a>02323 <span class="comment">                                                           A[6:4]=DFA_DDR2_TMG[CASLAT]    CAS LATENCY (default 4)</span>
<a name="l02324"></a>02324 <span class="comment">                                                           A[3] = 0    Burst Type(must be 0:Sequential)</span>
<a name="l02325"></a>02325 <span class="comment">                                                           A[2:0] = 2  Burst Length=4(default) */</span>
<a name="l02326"></a>02326 <span class="preprocessor">#else</span>
<a name="l02327"></a><a class="code" href="structcvmx__dfa__ddr2__mrs_1_1cvmx__dfa__ddr2__mrs__s.html#a5b6ce327cbae90150bfee8c907a20035">02327</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__ddr2__mrs_1_1cvmx__dfa__ddr2__mrs__s.html#a5b6ce327cbae90150bfee8c907a20035">mrs_dll</a>                      : 15;
<a name="l02328"></a><a class="code" href="structcvmx__dfa__ddr2__mrs_1_1cvmx__dfa__ddr2__mrs__s.html#ae8921c7e6fdfa7b6cf7b6e183130127b">02328</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__mrs_1_1cvmx__dfa__ddr2__mrs__s.html#ae8921c7e6fdfa7b6cf7b6e183130127b">reserved_15_15</a>               : 1;
<a name="l02329"></a><a class="code" href="structcvmx__dfa__ddr2__mrs_1_1cvmx__dfa__ddr2__mrs__s.html#aa89d2d07b742fcaed1051789c99d51d7">02329</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__mrs_1_1cvmx__dfa__ddr2__mrs__s.html#aa89d2d07b742fcaed1051789c99d51d7">mrs</a>                          : 15;
<a name="l02330"></a><a class="code" href="structcvmx__dfa__ddr2__mrs_1_1cvmx__dfa__ddr2__mrs__s.html#ab7c3fa6586301cdabefc442500ad06df">02330</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__mrs_1_1cvmx__dfa__ddr2__mrs__s.html#ab7c3fa6586301cdabefc442500ad06df">reserved_31_63</a>               : 33;
<a name="l02331"></a>02331 <span class="preprocessor">#endif</span>
<a name="l02332"></a>02332 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__ddr2__mrs.html#aadf098a1c20a7a6efd72a09d3efef6d7">s</a>;
<a name="l02333"></a><a class="code" href="unioncvmx__dfa__ddr2__mrs.html#a891a4ab0ea828ef0f198c5aa673aca12">02333</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__ddr2__mrs_1_1cvmx__dfa__ddr2__mrs__s.html">cvmx_dfa_ddr2_mrs_s</a>            <a class="code" href="unioncvmx__dfa__ddr2__mrs.html#a891a4ab0ea828ef0f198c5aa673aca12">cn31xx</a>;
<a name="l02334"></a>02334 };
<a name="l02335"></a><a class="code" href="cvmx-dfa-defs_8h.html#a88f6bc9f6116324379e92027356c1502">02335</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__ddr2__mrs.html" title="cvmx_dfa_ddr2_mrs">cvmx_dfa_ddr2_mrs</a> <a class="code" href="unioncvmx__dfa__ddr2__mrs.html" title="cvmx_dfa_ddr2_mrs">cvmx_dfa_ddr2_mrs_t</a>;
<a name="l02336"></a>02336 <span class="comment"></span>
<a name="l02337"></a>02337 <span class="comment">/**</span>
<a name="l02338"></a>02338 <span class="comment"> * cvmx_dfa_ddr2_opt</span>
<a name="l02339"></a>02339 <span class="comment"> *</span>
<a name="l02340"></a>02340 <span class="comment"> * DFA_DDR2_OPT = DFA DDR2 Optimization Registers</span>
<a name="l02341"></a>02341 <span class="comment"> *</span>
<a name="l02342"></a>02342 <span class="comment"> *</span>
<a name="l02343"></a>02343 <span class="comment"> * Description: The following are registers to tweak certain parameters to boost performance</span>
<a name="l02344"></a>02344 <span class="comment"> */</span>
<a name="l02345"></a><a class="code" href="unioncvmx__dfa__ddr2__opt.html">02345</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__ddr2__opt.html" title="cvmx_dfa_ddr2_opt">cvmx_dfa_ddr2_opt</a> {
<a name="l02346"></a><a class="code" href="unioncvmx__dfa__ddr2__opt.html#ad5d9eab8fa7422de5d63c4c9879b131e">02346</a>     uint64_t <a class="code" href="unioncvmx__dfa__ddr2__opt.html#ad5d9eab8fa7422de5d63c4c9879b131e">u64</a>;
<a name="l02347"></a><a class="code" href="structcvmx__dfa__ddr2__opt_1_1cvmx__dfa__ddr2__opt__s.html">02347</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__ddr2__opt_1_1cvmx__dfa__ddr2__opt__s.html">cvmx_dfa_ddr2_opt_s</a> {
<a name="l02348"></a>02348 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02349"></a>02349 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__ddr2__opt_1_1cvmx__dfa__ddr2__opt__s.html#adef7471f2afc8101f8cd8d876b4dd09a">reserved_10_63</a>               : 54;
<a name="l02350"></a>02350     uint64_t <a class="code" href="structcvmx__dfa__ddr2__opt_1_1cvmx__dfa__ddr2__opt__s.html#ab5d69f8d4e2a3125486a00dd73014411">max_read_batch</a>               : 5;  <span class="comment">/**&lt; Maximum number of consecutive read to service before</span>
<a name="l02351"></a>02351 <span class="comment">                                                         allowing write to interrupt. */</span>
<a name="l02352"></a>02352     uint64_t <a class="code" href="structcvmx__dfa__ddr2__opt_1_1cvmx__dfa__ddr2__opt__s.html#a38f0868388b6f34d38405b4e277396c0">max_write_batch</a>              : 5;  <span class="comment">/**&lt; Maximum number of consecutive writes to service before</span>
<a name="l02353"></a>02353 <span class="comment">                                                         allowing reads to interrupt. */</span>
<a name="l02354"></a>02354 <span class="preprocessor">#else</span>
<a name="l02355"></a><a class="code" href="structcvmx__dfa__ddr2__opt_1_1cvmx__dfa__ddr2__opt__s.html#a38f0868388b6f34d38405b4e277396c0">02355</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__ddr2__opt_1_1cvmx__dfa__ddr2__opt__s.html#a38f0868388b6f34d38405b4e277396c0">max_write_batch</a>              : 5;
<a name="l02356"></a><a class="code" href="structcvmx__dfa__ddr2__opt_1_1cvmx__dfa__ddr2__opt__s.html#ab5d69f8d4e2a3125486a00dd73014411">02356</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__opt_1_1cvmx__dfa__ddr2__opt__s.html#ab5d69f8d4e2a3125486a00dd73014411">max_read_batch</a>               : 5;
<a name="l02357"></a><a class="code" href="structcvmx__dfa__ddr2__opt_1_1cvmx__dfa__ddr2__opt__s.html#adef7471f2afc8101f8cd8d876b4dd09a">02357</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__opt_1_1cvmx__dfa__ddr2__opt__s.html#adef7471f2afc8101f8cd8d876b4dd09a">reserved_10_63</a>               : 54;
<a name="l02358"></a>02358 <span class="preprocessor">#endif</span>
<a name="l02359"></a>02359 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__ddr2__opt.html#aadfb19a18d2b86bbd0c01a85f4ea6a89">s</a>;
<a name="l02360"></a><a class="code" href="unioncvmx__dfa__ddr2__opt.html#a7f1362b995e3f06ab7d8150371736f77">02360</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__ddr2__opt_1_1cvmx__dfa__ddr2__opt__s.html">cvmx_dfa_ddr2_opt_s</a>            <a class="code" href="unioncvmx__dfa__ddr2__opt.html#a7f1362b995e3f06ab7d8150371736f77">cn31xx</a>;
<a name="l02361"></a>02361 };
<a name="l02362"></a><a class="code" href="cvmx-dfa-defs_8h.html#acaee00713ebf76e09aa6180595cf8c67">02362</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__ddr2__opt.html" title="cvmx_dfa_ddr2_opt">cvmx_dfa_ddr2_opt</a> <a class="code" href="unioncvmx__dfa__ddr2__opt.html" title="cvmx_dfa_ddr2_opt">cvmx_dfa_ddr2_opt_t</a>;
<a name="l02363"></a>02363 <span class="comment"></span>
<a name="l02364"></a>02364 <span class="comment">/**</span>
<a name="l02365"></a>02365 <span class="comment"> * cvmx_dfa_ddr2_pll</span>
<a name="l02366"></a>02366 <span class="comment"> *</span>
<a name="l02367"></a>02367 <span class="comment"> * DFA_DDR2_PLL = DFA DDR2 PLL and DLL Configuration</span>
<a name="l02368"></a>02368 <span class="comment"> *</span>
<a name="l02369"></a>02369 <span class="comment"> *</span>
<a name="l02370"></a>02370 <span class="comment"> * Description: The following are registers to program the DDR2 PLL and DLL</span>
<a name="l02371"></a>02371 <span class="comment"> */</span>
<a name="l02372"></a><a class="code" href="unioncvmx__dfa__ddr2__pll.html">02372</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__ddr2__pll.html" title="cvmx_dfa_ddr2_pll">cvmx_dfa_ddr2_pll</a> {
<a name="l02373"></a><a class="code" href="unioncvmx__dfa__ddr2__pll.html#a1d66a5e7426d9fe61f30eefae1ca7a40">02373</a>     uint64_t <a class="code" href="unioncvmx__dfa__ddr2__pll.html#a1d66a5e7426d9fe61f30eefae1ca7a40">u64</a>;
<a name="l02374"></a><a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html">02374</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html">cvmx_dfa_ddr2_pll_s</a> {
<a name="l02375"></a>02375 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02376"></a>02376 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#ac30878bcb26ef32051d85a67dbc7dd85">pll_setting</a>                  : 17; <span class="comment">/**&lt; Internal Debug Use Only */</span>
<a name="l02377"></a>02377     uint64_t <a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#a85a0169f1ca96334d1018d65984d6c09">reserved_32_46</a>               : 15;
<a name="l02378"></a>02378     uint64_t <a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#a9c638a9c305ca1c06db8c171f176cdaf">setting90</a>                    : 5;  <span class="comment">/**&lt; Contains the setting of DDR DLL; Internal DBG only */</span>
<a name="l02379"></a>02379     uint64_t <a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#abc45fd9a32abb4ebfe041a5ebd669b41">reserved_21_26</a>               : 6;
<a name="l02380"></a>02380     uint64_t <a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#a3553a69fd65ed71cb608a2b743c89916">dll_setting</a>                  : 5;  <span class="comment">/**&lt; Contains the open loop setting value for the DDR90 delay</span>
<a name="l02381"></a>02381 <span class="comment">                                                         line. */</span>
<a name="l02382"></a>02382     uint64_t <a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#a1e1b2a06cd9ec30b25f19ce1f7340a45">dll_byp</a>                      : 1;  <span class="comment">/**&lt; DLL Bypass. When set, the DDR90 DLL is bypassed and</span>
<a name="l02383"></a>02383 <span class="comment">                                                         the DLL behaves in Open Loop giving a fixed delay</span>
<a name="l02384"></a>02384 <span class="comment">                                                         set by DLL_SETTING */</span>
<a name="l02385"></a>02385     uint64_t <a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#a53fea6a5d84dc20dd29c53cdd0b9476e">qdll_ena</a>                     : 1;  <span class="comment">/**&lt; DDR Quad DLL Enable: A 0-&gt;1 transition on this bit after</span>
<a name="l02386"></a>02386 <span class="comment">                                                         erst deassertion will reset the DDR 90 DLL. Allow</span>
<a name="l02387"></a>02387 <span class="comment">                                                         200 micro seconds for Lock before DDR Init. */</span>
<a name="l02388"></a>02388     uint64_t <a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#ab1f53c7f3204ba8c7ad6f776cd4be3fb">bw_ctl</a>                       : 4;  <span class="comment">/**&lt; Internal Use Only - for Debug */</span>
<a name="l02389"></a>02389     uint64_t <a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#aa69e3cb27b3ea90130f7200a9278488d">bw_upd</a>                       : 1;  <span class="comment">/**&lt; Internal Use Only - for Debug */</span>
<a name="l02390"></a>02390     uint64_t <a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#a64d31a19ed317e08a3fff13ac775b7e7">pll_div2</a>                     : 1;  <span class="comment">/**&lt; PLL Output is further divided by 2. Useful for slow</span>
<a name="l02391"></a>02391 <span class="comment">                                                         fclk frequencies where the PLL may be out of range. */</span>
<a name="l02392"></a>02392     uint64_t <a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#a3910afcb7c8671bd4537976528db8c54">reserved_7_7</a>                 : 1;
<a name="l02393"></a>02393     uint64_t <a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#acec3df86bf04eb2382fcb75b8a22dcea">pll_ratio</a>                    : 5;  <span class="comment">/**&lt; Bits &lt;6:2&gt; sets the clk multiplication ratio</span>
<a name="l02394"></a>02394 <span class="comment">                                                         If the fclk frequency desired is less than 260MHz</span>
<a name="l02395"></a>02395 <span class="comment">                                                         (lower end saturation point of the pll), write 2x</span>
<a name="l02396"></a>02396 <span class="comment">                                                         the ratio desired in this register and set PLL_DIV2 */</span>
<a name="l02397"></a>02397     uint64_t <a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#a3ed71d4b97cbde2b07469b87519f4770">pll_bypass</a>                   : 1;  <span class="comment">/**&lt; PLL Bypass. Uses the ref_clk without multiplication. */</span>
<a name="l02398"></a>02398     uint64_t <a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#ab072475cb956938f905e615af8874538">pll_init</a>                     : 1;  <span class="comment">/**&lt; Need a 0 to 1 pulse on this CSR to get the DFA</span>
<a name="l02399"></a>02399 <span class="comment">                                                         Clk Generator Started. Write this register before</span>
<a name="l02400"></a>02400 <span class="comment">                                                         starting anything. Allow 200 uS for PLL Lock before</span>
<a name="l02401"></a>02401 <span class="comment">                                                         doing anything. */</span>
<a name="l02402"></a>02402 <span class="preprocessor">#else</span>
<a name="l02403"></a><a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#ab072475cb956938f905e615af8874538">02403</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#ab072475cb956938f905e615af8874538">pll_init</a>                     : 1;
<a name="l02404"></a><a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#a3ed71d4b97cbde2b07469b87519f4770">02404</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#a3ed71d4b97cbde2b07469b87519f4770">pll_bypass</a>                   : 1;
<a name="l02405"></a><a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#acec3df86bf04eb2382fcb75b8a22dcea">02405</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#acec3df86bf04eb2382fcb75b8a22dcea">pll_ratio</a>                    : 5;
<a name="l02406"></a><a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#a3910afcb7c8671bd4537976528db8c54">02406</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#a3910afcb7c8671bd4537976528db8c54">reserved_7_7</a>                 : 1;
<a name="l02407"></a><a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#a64d31a19ed317e08a3fff13ac775b7e7">02407</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#a64d31a19ed317e08a3fff13ac775b7e7">pll_div2</a>                     : 1;
<a name="l02408"></a><a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#aa69e3cb27b3ea90130f7200a9278488d">02408</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#aa69e3cb27b3ea90130f7200a9278488d">bw_upd</a>                       : 1;
<a name="l02409"></a><a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#ab1f53c7f3204ba8c7ad6f776cd4be3fb">02409</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#ab1f53c7f3204ba8c7ad6f776cd4be3fb">bw_ctl</a>                       : 4;
<a name="l02410"></a><a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#a53fea6a5d84dc20dd29c53cdd0b9476e">02410</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#a53fea6a5d84dc20dd29c53cdd0b9476e">qdll_ena</a>                     : 1;
<a name="l02411"></a><a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#a1e1b2a06cd9ec30b25f19ce1f7340a45">02411</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#a1e1b2a06cd9ec30b25f19ce1f7340a45">dll_byp</a>                      : 1;
<a name="l02412"></a><a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#a3553a69fd65ed71cb608a2b743c89916">02412</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#a3553a69fd65ed71cb608a2b743c89916">dll_setting</a>                  : 5;
<a name="l02413"></a><a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#abc45fd9a32abb4ebfe041a5ebd669b41">02413</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#abc45fd9a32abb4ebfe041a5ebd669b41">reserved_21_26</a>               : 6;
<a name="l02414"></a><a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#a9c638a9c305ca1c06db8c171f176cdaf">02414</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#a9c638a9c305ca1c06db8c171f176cdaf">setting90</a>                    : 5;
<a name="l02415"></a><a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#a85a0169f1ca96334d1018d65984d6c09">02415</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#a85a0169f1ca96334d1018d65984d6c09">reserved_32_46</a>               : 15;
<a name="l02416"></a><a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#ac30878bcb26ef32051d85a67dbc7dd85">02416</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html#ac30878bcb26ef32051d85a67dbc7dd85">pll_setting</a>                  : 17;
<a name="l02417"></a>02417 <span class="preprocessor">#endif</span>
<a name="l02418"></a>02418 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__ddr2__pll.html#a727da27ca33b47c9147eaf7c615b73a8">s</a>;
<a name="l02419"></a><a class="code" href="unioncvmx__dfa__ddr2__pll.html#a64ad88822f648f606ba812fc1ed2d1ac">02419</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__ddr2__pll_1_1cvmx__dfa__ddr2__pll__s.html">cvmx_dfa_ddr2_pll_s</a>            <a class="code" href="unioncvmx__dfa__ddr2__pll.html#a64ad88822f648f606ba812fc1ed2d1ac">cn31xx</a>;
<a name="l02420"></a>02420 };
<a name="l02421"></a><a class="code" href="cvmx-dfa-defs_8h.html#ade0663fd6fc3677eeef3edc02a58245e">02421</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__ddr2__pll.html" title="cvmx_dfa_ddr2_pll">cvmx_dfa_ddr2_pll</a> <a class="code" href="unioncvmx__dfa__ddr2__pll.html" title="cvmx_dfa_ddr2_pll">cvmx_dfa_ddr2_pll_t</a>;
<a name="l02422"></a>02422 <span class="comment"></span>
<a name="l02423"></a>02423 <span class="comment">/**</span>
<a name="l02424"></a>02424 <span class="comment"> * cvmx_dfa_ddr2_tmg</span>
<a name="l02425"></a>02425 <span class="comment"> *</span>
<a name="l02426"></a>02426 <span class="comment"> * DFA_DDR2_TMG = DFA DDR2 Memory Timing Config Register</span>
<a name="l02427"></a>02427 <span class="comment"> *</span>
<a name="l02428"></a>02428 <span class="comment"> *</span>
<a name="l02429"></a>02429 <span class="comment"> * Description: The following are registers to program the DDR2 memory timing parameters.</span>
<a name="l02430"></a>02430 <span class="comment"> */</span>
<a name="l02431"></a><a class="code" href="unioncvmx__dfa__ddr2__tmg.html">02431</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__ddr2__tmg.html" title="cvmx_dfa_ddr2_tmg">cvmx_dfa_ddr2_tmg</a> {
<a name="l02432"></a><a class="code" href="unioncvmx__dfa__ddr2__tmg.html#a47fa8d43a5e8ebeb4f3a0573ac26933f">02432</a>     uint64_t <a class="code" href="unioncvmx__dfa__ddr2__tmg.html#a47fa8d43a5e8ebeb4f3a0573ac26933f">u64</a>;
<a name="l02433"></a><a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html">02433</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html">cvmx_dfa_ddr2_tmg_s</a> {
<a name="l02434"></a>02434 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02435"></a>02435 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#a382955a37936958218ad30e1c4aba717">reserved_47_63</a>               : 17;
<a name="l02436"></a>02436     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#a26094e524e0deb04059b3b580b1867d6">fcnt_mode</a>                    : 1;  <span class="comment">/**&lt; If FCNT_MODE = 0, this counter counts the \# FCLK cycles</span>
<a name="l02437"></a>02437 <span class="comment">                                                         If FCNT_MODE = 1, this counter counts the \# cycles the</span>
<a name="l02438"></a>02438 <span class="comment">                                                         controller is active with memory requests. */</span>
<a name="l02439"></a>02439     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#aa8c0ef02a9124eaa7b95e1f8cca33afc">cnt_clr</a>                      : 1;  <span class="comment">/**&lt; Clears the FCLK Cyc &amp; Bus Util counter */</span>
<a name="l02440"></a>02440     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#adbc829599d0dcd24ad0e83948750adfc">cavmipo</a>                      : 1;  <span class="comment">/**&lt; RESERVED */</span>
<a name="l02441"></a>02441     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#a7d83e392359aa887c325f773673546ea">ctr_rst</a>                      : 1;  <span class="comment">/**&lt; Reset oneshot pulse for refresh counter &amp; Perf counters</span>
<a name="l02442"></a>02442 <span class="comment">                                                         SW should first write this field to a one to clear</span>
<a name="l02443"></a>02443 <span class="comment">                                                         &amp; then write to a zero for normal operation */</span>
<a name="l02444"></a>02444     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#adc9047a2c66d867f0dc61cf470e4935e">odt_rtt</a>                      : 2;  <span class="comment">/**&lt; DDR2 Termination Resistor Setting</span>
<a name="l02445"></a>02445 <span class="comment">                                                         These two bits are loaded into the RTT</span>
<a name="l02446"></a>02446 <span class="comment">                                                         portion of the EMRS register bits A6 &amp; A2. If DDR2&apos;s</span>
<a name="l02447"></a>02447 <span class="comment">                                                         termination (for the memory&apos;s DQ/DQS/DM pads) is not</span>
<a name="l02448"></a>02448 <span class="comment">                                                         desired, set it to 00. If it is, chose between</span>
<a name="l02449"></a>02449 <span class="comment">                                                         01 for 75 ohm and 10 for 150 ohm termination.</span>
<a name="l02450"></a>02450 <span class="comment">                                                              00 = ODT Disabled</span>
<a name="l02451"></a>02451 <span class="comment">                                                              01 = 75 ohm Termination</span>
<a name="l02452"></a>02452 <span class="comment">                                                              10 = 150 ohm Termination</span>
<a name="l02453"></a>02453 <span class="comment">                                                              11 = 50 ohm Termination */</span>
<a name="l02454"></a>02454     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#a30ba2177b5d86af090e718ca94be4a6f">dqsn_ena</a>                     : 1;  <span class="comment">/**&lt; For DDR-II Mode, DIC[1] is used to load into EMRS</span>
<a name="l02455"></a>02455 <span class="comment">                                                         bit 10 - DQSN Enable/Disable field. By default, we</span>
<a name="l02456"></a>02456 <span class="comment">                                                         program the DDR&apos;s to drive the DQSN also. Set it to</span>
<a name="l02457"></a>02457 <span class="comment">                                                         1 if DQSN should be Hi-Z.</span>
<a name="l02458"></a>02458 <span class="comment">                                                              0 - DQSN Enable</span>
<a name="l02459"></a>02459 <span class="comment">                                                              1 - DQSN Disable */</span>
<a name="l02460"></a>02460     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#ad0ae6119e52c322be3e22d0466ceed94">dic</a>                          : 1;  <span class="comment">/**&lt; Drive Strength Control:</span>
<a name="l02461"></a>02461 <span class="comment">                                                         For DDR-I/II Mode, DIC[0] is</span>
<a name="l02462"></a>02462 <span class="comment">                                                         loaded into the Extended Mode Register (EMRS) A1 bit</span>
<a name="l02463"></a>02463 <span class="comment">                                                         during initialization. (see DDR-I data sheet EMRS</span>
<a name="l02464"></a>02464 <span class="comment">                                                         description)</span>
<a name="l02465"></a>02465 <span class="comment">                                                              0 = Normal</span>
<a name="l02466"></a>02466 <span class="comment">                                                              1 = Reduced */</span>
<a name="l02467"></a>02467     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#ad16143f0a4569400a59d3519d27f1a5e">r2r_slot</a>                     : 1;  <span class="comment">/**&lt; A 1 on this register will force the controller to</span>
<a name="l02468"></a>02468 <span class="comment">                                                         slot a bubble between every reads */</span>
<a name="l02469"></a>02469     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#aa52fa32e4e04e3db3c029b5ab6aeb6ac">tfaw</a>                         : 5;  <span class="comment">/**&lt; tFAW - Cycles = RNDUP[tFAW(ns)/tcyc(ns)] - 1</span>
<a name="l02470"></a>02470 <span class="comment">                                                         Four Access Window time. Relevant only in</span>
<a name="l02471"></a>02471 <span class="comment">                                                         8-bank parts.</span>
<a name="l02472"></a>02472 <span class="comment">                                                              TFAW = 5&apos;b0 for DDR2-4bank</span>
<a name="l02473"></a>02473 <span class="comment">                                                              TFAW = RNDUP[tFAW(ns)/tcyc(ns)] - 1 in DDR2-8bank */</span>
<a name="l02474"></a>02474     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#a981430c4fc50b73b154264cdc4636a70">twtr</a>                         : 4;  <span class="comment">/**&lt; tWTR Cycles = RNDUP[tWTR(ns)/tcyc(ns)]</span>
<a name="l02475"></a>02475 <span class="comment">                                                         Last Wr Data to Rd Command time.</span>
<a name="l02476"></a>02476 <span class="comment">                                                         (Represented in fclk cycles)</span>
<a name="l02477"></a>02477 <span class="comment">                                                         TYP=15ns</span>
<a name="l02478"></a>02478 <span class="comment">                                                              - 0000: RESERVED</span>
<a name="l02479"></a>02479 <span class="comment">                                                              - 0001: 1</span>
<a name="l02480"></a>02480 <span class="comment">                                                              - ...</span>
<a name="l02481"></a>02481 <span class="comment">                                                              - 0111: 7</span>
<a name="l02482"></a>02482 <span class="comment">                                                              - 1000-1111: RESERVED */</span>
<a name="l02483"></a>02483     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#a6c81feb4251b5ef24dcbd6a262c4e375">twr</a>                          : 3;  <span class="comment">/**&lt; DDR Write Recovery time (tWR). Last Wr Brst to Prech</span>
<a name="l02484"></a>02484 <span class="comment">                                                         This is not a direct encoding of the value. Its</span>
<a name="l02485"></a>02485 <span class="comment">                                                         programmed as below per DDR2 spec. The decimal number</span>
<a name="l02486"></a>02486 <span class="comment">                                                         on the right is RNDUP(tWR(ns) / clkFreq)</span>
<a name="l02487"></a>02487 <span class="comment">                                                         TYP=15ns</span>
<a name="l02488"></a>02488 <span class="comment">                                                              - 000: RESERVED</span>
<a name="l02489"></a>02489 <span class="comment">                                                              - 001: 2</span>
<a name="l02490"></a>02490 <span class="comment">                                                              - 010: 3</span>
<a name="l02491"></a>02491 <span class="comment">                                                              - 011: 4</span>
<a name="l02492"></a>02492 <span class="comment">                                                              - 100: 5</span>
<a name="l02493"></a>02493 <span class="comment">                                                              - 101: 6</span>
<a name="l02494"></a>02494 <span class="comment">                                                              - 110-111: RESERVED */</span>
<a name="l02495"></a>02495     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#a485c52d47ba6ed6741434a11cc99f139">trp</a>                          : 4;  <span class="comment">/**&lt; tRP Cycles = RNDUP[tRP(ns)/tcyc(ns)]</span>
<a name="l02496"></a>02496 <span class="comment">                                                         (Represented in fclk cycles)</span>
<a name="l02497"></a>02497 <span class="comment">                                                         TYP=15ns</span>
<a name="l02498"></a>02498 <span class="comment">                                                              - 0000: RESERVED</span>
<a name="l02499"></a>02499 <span class="comment">                                                              - 0001: 1</span>
<a name="l02500"></a>02500 <span class="comment">                                                              - ...</span>
<a name="l02501"></a>02501 <span class="comment">                                                              - 0111: 7</span>
<a name="l02502"></a>02502 <span class="comment">                                                              - 1000-1111: RESERVED</span>
<a name="l02503"></a>02503 <span class="comment">                                                         When using parts with 8 banks (DFA_CFG-&gt;MAX_BNK</span>
<a name="l02504"></a>02504 <span class="comment">                                                         is 1), load tRP cycles + 1 into this register. */</span>
<a name="l02505"></a>02505     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#a529a072a72ea681c7dd13c7cb1546092">tras</a>                         : 5;  <span class="comment">/**&lt; tRAS Cycles = RNDUP[tRAS(ns)/tcyc(ns)]</span>
<a name="l02506"></a>02506 <span class="comment">                                                         (Represented in fclk cycles)</span>
<a name="l02507"></a>02507 <span class="comment">                                                         TYP=45ns</span>
<a name="l02508"></a>02508 <span class="comment">                                                              - 00000-0001: RESERVED</span>
<a name="l02509"></a>02509 <span class="comment">                                                              - 00010: 2</span>
<a name="l02510"></a>02510 <span class="comment">                                                              - ...</span>
<a name="l02511"></a>02511 <span class="comment">                                                              - 10100: 20</span>
<a name="l02512"></a>02512 <span class="comment">                                                              - 10101-11111: RESERVED */</span>
<a name="l02513"></a>02513     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#a1721e5895f633bc6af65cedb4a2cd3a1">trrd</a>                         : 3;  <span class="comment">/**&lt; tRRD cycles: ACT-ACT timing parameter for different</span>
<a name="l02514"></a>02514 <span class="comment">                                                         banks. (Represented in fclk cycles)</span>
<a name="l02515"></a>02515 <span class="comment">                                                         For DDR2, TYP=7.5ns</span>
<a name="l02516"></a>02516 <span class="comment">                                                             - 000: RESERVED</span>
<a name="l02517"></a>02517 <span class="comment">                                                             - 001: 1 tCYC</span>
<a name="l02518"></a>02518 <span class="comment">                                                             - 010: 2 tCYC</span>
<a name="l02519"></a>02519 <span class="comment">                                                             - 011: 3 tCYC</span>
<a name="l02520"></a>02520 <span class="comment">                                                             - 100: 4 tCYC</span>
<a name="l02521"></a>02521 <span class="comment">                                                             - 101: 5 tCYC</span>
<a name="l02522"></a>02522 <span class="comment">                                                             - 110-111: RESERVED */</span>
<a name="l02523"></a>02523     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#ab4844a88a2cec0a38ce8a4309543676e">trcd</a>                         : 4;  <span class="comment">/**&lt; tRCD Cycles = RNDUP[tRCD(ns)/tcyc(ns)]</span>
<a name="l02524"></a>02524 <span class="comment">                                                         (Represented in fclk cycles)</span>
<a name="l02525"></a>02525 <span class="comment">                                                         TYP=15ns</span>
<a name="l02526"></a>02526 <span class="comment">                                                              - 0000: RESERVED</span>
<a name="l02527"></a>02527 <span class="comment">                                                              - 0001: 2 (2 is the smallest value allowed)</span>
<a name="l02528"></a>02528 <span class="comment">                                                              - 0002: 2</span>
<a name="l02529"></a>02529 <span class="comment">                                                              - ...</span>
<a name="l02530"></a>02530 <span class="comment">                                                              - 0111: 7</span>
<a name="l02531"></a>02531 <span class="comment">                                                              - 1110-1111: RESERVED */</span>
<a name="l02532"></a>02532     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#aed8bb6528e2fe45beb3550e0374e1500">addlat</a>                       : 3;  <span class="comment">/**&lt; When in Posted CAS mode ADDLAT needs to be programmed</span>
<a name="l02533"></a>02533 <span class="comment">                                                         to tRCD-1</span>
<a name="l02534"></a>02534 <span class="comment">                                                               ADDLAT         \#additional latency cycles</span>
<a name="l02535"></a>02535 <span class="comment">                                                                000              0</span>
<a name="l02536"></a>02536 <span class="comment">                                                                001              1 (tRCD = 2 fclk&apos;s)</span>
<a name="l02537"></a>02537 <span class="comment">                                                                010              2 (tRCD = 3 fclk&apos;s)</span>
<a name="l02538"></a>02538 <span class="comment">                                                                011              3 (tRCD = 4 fclk&apos;s)</span>
<a name="l02539"></a>02539 <span class="comment">                                                                100              4 (tRCD = 5 fclk&apos;s)</span>
<a name="l02540"></a>02540 <span class="comment">                                                                101              5 (tRCD = 6 fclk&apos;s)</span>
<a name="l02541"></a>02541 <span class="comment">                                                                110              6 (tRCD = 7 fclk&apos;s)</span>
<a name="l02542"></a>02542 <span class="comment">                                                                111              7 (tRCD = 8 fclk&apos;s) */</span>
<a name="l02543"></a>02543     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#afb8edfaceabd73969eeccf7c282a21e8">pocas</a>                        : 1;  <span class="comment">/**&lt; Posted CAS mode. When 1, we use DDR2&apos;s Posted CAS</span>
<a name="l02544"></a>02544 <span class="comment">                                                         feature. When using this mode, ADDLAT needs to be</span>
<a name="l02545"></a>02545 <span class="comment">                                                         programmed as well */</span>
<a name="l02546"></a>02546     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#a62ffb77b49d56d2ee5a6313f46132700">caslat</a>                       : 3;  <span class="comment">/**&lt; CAS Latency in \# fclk Cycles</span>
<a name="l02547"></a>02547 <span class="comment">                                                         CASLAT           \#  CAS latency cycles</span>
<a name="l02548"></a>02548 <span class="comment">                                                          000 - 010           RESERVED</span>
<a name="l02549"></a>02549 <span class="comment">                                                          011                    3</span>
<a name="l02550"></a>02550 <span class="comment">                                                          100                    4</span>
<a name="l02551"></a>02551 <span class="comment">                                                          101                    5</span>
<a name="l02552"></a>02552 <span class="comment">                                                          110                    6</span>
<a name="l02553"></a>02553 <span class="comment">                                                          111                    7 */</span>
<a name="l02554"></a>02554     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#a1e9d10d11c11f7d1ca5a1c0b1622cc0b">tmrd</a>                         : 2;  <span class="comment">/**&lt; tMRD Cycles</span>
<a name="l02555"></a>02555 <span class="comment">                                                         (Represented in fclk tCYC)</span>
<a name="l02556"></a>02556 <span class="comment">                                                         For DDR2, its TYP 2*tCYC)</span>
<a name="l02557"></a>02557 <span class="comment">                                                             - 000: RESERVED</span>
<a name="l02558"></a>02558 <span class="comment">                                                             - 001: 1</span>
<a name="l02559"></a>02559 <span class="comment">                                                             - 010: 2</span>
<a name="l02560"></a>02560 <span class="comment">                                                             - 011: 3 */</span>
<a name="l02561"></a>02561     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#a3d41531a373ff3b91f5e66b6e71581b8">ddr2t</a>                        : 1;  <span class="comment">/**&lt; When 2T mode is turned on, command signals are</span>
<a name="l02562"></a>02562 <span class="comment">                                                         setup a cycle ahead of when the CS is enabled</span>
<a name="l02563"></a>02563 <span class="comment">                                                         and kept for a total of 2 cycles. This mode is</span>
<a name="l02564"></a>02564 <span class="comment">                                                         enabled in higher speeds when there is difficulty</span>
<a name="l02565"></a>02565 <span class="comment">                                                         meeting setup. Performance could</span>
<a name="l02566"></a>02566 <span class="comment">                                                         be negatively affected in 2T mode */</span>
<a name="l02567"></a>02567 <span class="preprocessor">#else</span>
<a name="l02568"></a><a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#a3d41531a373ff3b91f5e66b6e71581b8">02568</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#a3d41531a373ff3b91f5e66b6e71581b8">ddr2t</a>                        : 1;
<a name="l02569"></a><a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#a1e9d10d11c11f7d1ca5a1c0b1622cc0b">02569</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#a1e9d10d11c11f7d1ca5a1c0b1622cc0b">tmrd</a>                         : 2;
<a name="l02570"></a><a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#a62ffb77b49d56d2ee5a6313f46132700">02570</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#a62ffb77b49d56d2ee5a6313f46132700">caslat</a>                       : 3;
<a name="l02571"></a><a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#afb8edfaceabd73969eeccf7c282a21e8">02571</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#afb8edfaceabd73969eeccf7c282a21e8">pocas</a>                        : 1;
<a name="l02572"></a><a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#aed8bb6528e2fe45beb3550e0374e1500">02572</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#aed8bb6528e2fe45beb3550e0374e1500">addlat</a>                       : 3;
<a name="l02573"></a><a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#ab4844a88a2cec0a38ce8a4309543676e">02573</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#ab4844a88a2cec0a38ce8a4309543676e">trcd</a>                         : 4;
<a name="l02574"></a><a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#a1721e5895f633bc6af65cedb4a2cd3a1">02574</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#a1721e5895f633bc6af65cedb4a2cd3a1">trrd</a>                         : 3;
<a name="l02575"></a><a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#a529a072a72ea681c7dd13c7cb1546092">02575</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#a529a072a72ea681c7dd13c7cb1546092">tras</a>                         : 5;
<a name="l02576"></a><a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#a485c52d47ba6ed6741434a11cc99f139">02576</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#a485c52d47ba6ed6741434a11cc99f139">trp</a>                          : 4;
<a name="l02577"></a><a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#a6c81feb4251b5ef24dcbd6a262c4e375">02577</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#a6c81feb4251b5ef24dcbd6a262c4e375">twr</a>                          : 3;
<a name="l02578"></a><a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#a981430c4fc50b73b154264cdc4636a70">02578</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#a981430c4fc50b73b154264cdc4636a70">twtr</a>                         : 4;
<a name="l02579"></a><a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#aa52fa32e4e04e3db3c029b5ab6aeb6ac">02579</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#aa52fa32e4e04e3db3c029b5ab6aeb6ac">tfaw</a>                         : 5;
<a name="l02580"></a><a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#ad16143f0a4569400a59d3519d27f1a5e">02580</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#ad16143f0a4569400a59d3519d27f1a5e">r2r_slot</a>                     : 1;
<a name="l02581"></a><a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#ad0ae6119e52c322be3e22d0466ceed94">02581</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#ad0ae6119e52c322be3e22d0466ceed94">dic</a>                          : 1;
<a name="l02582"></a><a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#a30ba2177b5d86af090e718ca94be4a6f">02582</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#a30ba2177b5d86af090e718ca94be4a6f">dqsn_ena</a>                     : 1;
<a name="l02583"></a><a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#adc9047a2c66d867f0dc61cf470e4935e">02583</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#adc9047a2c66d867f0dc61cf470e4935e">odt_rtt</a>                      : 2;
<a name="l02584"></a><a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#a7d83e392359aa887c325f773673546ea">02584</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#a7d83e392359aa887c325f773673546ea">ctr_rst</a>                      : 1;
<a name="l02585"></a><a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#adbc829599d0dcd24ad0e83948750adfc">02585</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#adbc829599d0dcd24ad0e83948750adfc">cavmipo</a>                      : 1;
<a name="l02586"></a><a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#aa8c0ef02a9124eaa7b95e1f8cca33afc">02586</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#aa8c0ef02a9124eaa7b95e1f8cca33afc">cnt_clr</a>                      : 1;
<a name="l02587"></a><a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#a26094e524e0deb04059b3b580b1867d6">02587</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#a26094e524e0deb04059b3b580b1867d6">fcnt_mode</a>                    : 1;
<a name="l02588"></a><a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#a382955a37936958218ad30e1c4aba717">02588</a>     uint64_t <a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html#a382955a37936958218ad30e1c4aba717">reserved_47_63</a>               : 17;
<a name="l02589"></a>02589 <span class="preprocessor">#endif</span>
<a name="l02590"></a>02590 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__ddr2__tmg.html#abd063871653296fd13adfb24ffaa7c75">s</a>;
<a name="l02591"></a><a class="code" href="unioncvmx__dfa__ddr2__tmg.html#a182456a5240525440c4f12748972f0ae">02591</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__ddr2__tmg_1_1cvmx__dfa__ddr2__tmg__s.html">cvmx_dfa_ddr2_tmg_s</a>            <a class="code" href="unioncvmx__dfa__ddr2__tmg.html#a182456a5240525440c4f12748972f0ae">cn31xx</a>;
<a name="l02592"></a>02592 };
<a name="l02593"></a><a class="code" href="cvmx-dfa-defs_8h.html#a363a6c172ad1262021a68963beb8ff07">02593</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__ddr2__tmg.html" title="cvmx_dfa_ddr2_tmg">cvmx_dfa_ddr2_tmg</a> <a class="code" href="unioncvmx__dfa__ddr2__tmg.html" title="cvmx_dfa_ddr2_tmg">cvmx_dfa_ddr2_tmg_t</a>;
<a name="l02594"></a>02594 <span class="comment"></span>
<a name="l02595"></a>02595 <span class="comment">/**</span>
<a name="l02596"></a>02596 <span class="comment"> * cvmx_dfa_debug0</span>
<a name="l02597"></a>02597 <span class="comment"> *</span>
<a name="l02598"></a>02598 <span class="comment"> * When the DFA_CONTROL[SBDLCK] bit is written &apos;1&apos;, the contents of this register are locked</span>
<a name="l02599"></a>02599 <span class="comment"> * down. Otherwise, the contents of this register are the &apos;active&apos; contents of the DFA Scoreboard</span>
<a name="l02600"></a>02600 <span class="comment"> * at the time of the CSR read operation.</span>
<a name="l02601"></a>02601 <span class="comment"> * VERIFICATION NOTE: Read data is unsafe. X&apos;s (undefined data) can propagate (in the behavioral</span>
<a name="l02602"></a>02602 <span class="comment"> * model) on the read operations unless the DTE Engine specified by DFA_CONTROL[SBDNUM] has</span>
<a name="l02603"></a>02603 <span class="comment"> * previously been assigned an instruction.</span>
<a name="l02604"></a>02604 <span class="comment"> */</span>
<a name="l02605"></a><a class="code" href="unioncvmx__dfa__debug0.html">02605</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__debug0.html" title="cvmx_dfa_debug0">cvmx_dfa_debug0</a> {
<a name="l02606"></a><a class="code" href="unioncvmx__dfa__debug0.html#a8d7704d524bb8d40eb6e5155cc39d451">02606</a>     uint64_t <a class="code" href="unioncvmx__dfa__debug0.html#a8d7704d524bb8d40eb6e5155cc39d451">u64</a>;
<a name="l02607"></a><a class="code" href="structcvmx__dfa__debug0_1_1cvmx__dfa__debug0__s.html">02607</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__debug0_1_1cvmx__dfa__debug0__s.html">cvmx_dfa_debug0_s</a> {
<a name="l02608"></a>02608 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02609"></a>02609 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__debug0_1_1cvmx__dfa__debug0__s.html#ab029aed5421844d611a82dcd3894c594">sbd0</a>                         : 64; <span class="comment">/**&lt; DFA ScoreBoard 0 Data (DFA Scoreboard Debug). */</span>
<a name="l02610"></a>02610 <span class="preprocessor">#else</span>
<a name="l02611"></a><a class="code" href="structcvmx__dfa__debug0_1_1cvmx__dfa__debug0__s.html#ab029aed5421844d611a82dcd3894c594">02611</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__debug0_1_1cvmx__dfa__debug0__s.html#ab029aed5421844d611a82dcd3894c594">sbd0</a>                         : 64;
<a name="l02612"></a>02612 <span class="preprocessor">#endif</span>
<a name="l02613"></a>02613 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__debug0.html#a57c45825f7b8a9262a667bcd879f08c1">s</a>;
<a name="l02614"></a><a class="code" href="unioncvmx__dfa__debug0.html#a8fa29c82b95a1b92b333b9726587a6df">02614</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__debug0_1_1cvmx__dfa__debug0__s.html">cvmx_dfa_debug0_s</a>              <a class="code" href="unioncvmx__dfa__debug0.html#a8fa29c82b95a1b92b333b9726587a6df">cn73xx</a>;
<a name="l02615"></a><a class="code" href="unioncvmx__dfa__debug0.html#a684007bb26bb595ede24813d1d39dc2a">02615</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__debug0_1_1cvmx__dfa__debug0__s.html">cvmx_dfa_debug0_s</a>              <a class="code" href="unioncvmx__dfa__debug0.html#a684007bb26bb595ede24813d1d39dc2a">cn78xx</a>;
<a name="l02616"></a><a class="code" href="unioncvmx__dfa__debug0.html#a59c5a605e587720583bdb28bc9e1ddf9">02616</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__debug0_1_1cvmx__dfa__debug0__s.html">cvmx_dfa_debug0_s</a>              <a class="code" href="unioncvmx__dfa__debug0.html#a59c5a605e587720583bdb28bc9e1ddf9">cn78xxp1</a>;
<a name="l02617"></a>02617 };
<a name="l02618"></a><a class="code" href="cvmx-dfa-defs_8h.html#a3c7d7e98f35b93abe4d9a5c66c009fb2">02618</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__debug0.html" title="cvmx_dfa_debug0">cvmx_dfa_debug0</a> <a class="code" href="unioncvmx__dfa__debug0.html" title="cvmx_dfa_debug0">cvmx_dfa_debug0_t</a>;
<a name="l02619"></a>02619 <span class="comment"></span>
<a name="l02620"></a>02620 <span class="comment">/**</span>
<a name="l02621"></a>02621 <span class="comment"> * cvmx_dfa_debug1</span>
<a name="l02622"></a>02622 <span class="comment"> *</span>
<a name="l02623"></a>02623 <span class="comment"> * When the DFA_CONTROL[SBDLCK] bit is written &apos;1&apos;, the contents of this register are locked</span>
<a name="l02624"></a>02624 <span class="comment"> * down. Otherwise, the contents of this register are the &apos;active&apos; contents of the DFA Scoreboard</span>
<a name="l02625"></a>02625 <span class="comment"> * at the time of the CSR read operation.</span>
<a name="l02626"></a>02626 <span class="comment"> * VERIFICATION NOTE: Read data is unsafe. X&apos;s(undefined data) can propagate (in the behavioral</span>
<a name="l02627"></a>02627 <span class="comment"> * model) on the read operations unless the DTE Engine specified by DFA_CONTROL[SBDNUM] has</span>
<a name="l02628"></a>02628 <span class="comment"> * previously been assigned an instruction.</span>
<a name="l02629"></a>02629 <span class="comment"> */</span>
<a name="l02630"></a><a class="code" href="unioncvmx__dfa__debug1.html">02630</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__debug1.html" title="cvmx_dfa_debug1">cvmx_dfa_debug1</a> {
<a name="l02631"></a><a class="code" href="unioncvmx__dfa__debug1.html#aa9ba2bb336715c761a4fa6e11291c867">02631</a>     uint64_t <a class="code" href="unioncvmx__dfa__debug1.html#aa9ba2bb336715c761a4fa6e11291c867">u64</a>;
<a name="l02632"></a><a class="code" href="structcvmx__dfa__debug1_1_1cvmx__dfa__debug1__s.html">02632</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__debug1_1_1cvmx__dfa__debug1__s.html">cvmx_dfa_debug1_s</a> {
<a name="l02633"></a>02633 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02634"></a>02634 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__debug1_1_1cvmx__dfa__debug1__s.html#a3b07c25bb54a61ffa817dd8f62182501">sbd1</a>                         : 64; <span class="comment">/**&lt; Scoreboard 1 debug data.</span>
<a name="l02635"></a>02635 <span class="comment">                                                         [63:56] = Reserved.</span>
<a name="l02636"></a>02636 <span class="comment">                                                         [55:16] = Packet data pointer.</span>
<a name="l02637"></a>02637 <span class="comment">                                                         [15:0] = Packet data counter. */</span>
<a name="l02638"></a>02638 <span class="preprocessor">#else</span>
<a name="l02639"></a><a class="code" href="structcvmx__dfa__debug1_1_1cvmx__dfa__debug1__s.html#a3b07c25bb54a61ffa817dd8f62182501">02639</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__debug1_1_1cvmx__dfa__debug1__s.html#a3b07c25bb54a61ffa817dd8f62182501">sbd1</a>                         : 64;
<a name="l02640"></a>02640 <span class="preprocessor">#endif</span>
<a name="l02641"></a>02641 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__debug1.html#ad0d906e22a1df46251e2bbb9250009b6">s</a>;
<a name="l02642"></a><a class="code" href="unioncvmx__dfa__debug1.html#a7fff75f35302e8866ba135f4c0e3f9e7">02642</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__debug1_1_1cvmx__dfa__debug1__s.html">cvmx_dfa_debug1_s</a>              <a class="code" href="unioncvmx__dfa__debug1.html#a7fff75f35302e8866ba135f4c0e3f9e7">cn73xx</a>;
<a name="l02643"></a><a class="code" href="unioncvmx__dfa__debug1.html#aeb2c7572d17710d50dd194ac5bcb3748">02643</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__debug1_1_1cvmx__dfa__debug1__s.html">cvmx_dfa_debug1_s</a>              <a class="code" href="unioncvmx__dfa__debug1.html#aeb2c7572d17710d50dd194ac5bcb3748">cn78xx</a>;
<a name="l02644"></a><a class="code" href="unioncvmx__dfa__debug1.html#aece99491763672b9f436853e226d6104">02644</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__debug1_1_1cvmx__dfa__debug1__s.html">cvmx_dfa_debug1_s</a>              <a class="code" href="unioncvmx__dfa__debug1.html#aece99491763672b9f436853e226d6104">cn78xxp1</a>;
<a name="l02645"></a>02645 };
<a name="l02646"></a><a class="code" href="cvmx-dfa-defs_8h.html#a1b1476e7a7d2003b1147be6045a7ace0">02646</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__debug1.html" title="cvmx_dfa_debug1">cvmx_dfa_debug1</a> <a class="code" href="unioncvmx__dfa__debug1.html" title="cvmx_dfa_debug1">cvmx_dfa_debug1_t</a>;
<a name="l02647"></a>02647 <span class="comment"></span>
<a name="l02648"></a>02648 <span class="comment">/**</span>
<a name="l02649"></a>02649 <span class="comment"> * cvmx_dfa_debug2</span>
<a name="l02650"></a>02650 <span class="comment"> *</span>
<a name="l02651"></a>02651 <span class="comment"> * When DFA_CONTROL[SBDLCK] is written to 1, the contents of this register are locked</span>
<a name="l02652"></a>02652 <span class="comment"> * down. Otherwise, the contents of this register are the active contents of the HFA</span>
<a name="l02653"></a>02653 <span class="comment"> * scoreboard at the time of the CSR read operation.</span>
<a name="l02654"></a>02654 <span class="comment"> *</span>
<a name="l02655"></a>02655 <span class="comment"> * VERIFICATION NOTE: Read data is unsafe. X&apos;s(undefined data) can propagate (in the</span>
<a name="l02656"></a>02656 <span class="comment"> * behavioral model) on the read operations unless the DTE Engine specified by</span>
<a name="l02657"></a>02657 <span class="comment"> * DFA_CONTROL[SBDNUM] has previously been assigned an instruction.</span>
<a name="l02658"></a>02658 <span class="comment"> */</span>
<a name="l02659"></a><a class="code" href="unioncvmx__dfa__debug2.html">02659</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__debug2.html" title="cvmx_dfa_debug2">cvmx_dfa_debug2</a> {
<a name="l02660"></a><a class="code" href="unioncvmx__dfa__debug2.html#a279c73dff63a6c8d49299adfb6f24a51">02660</a>     uint64_t <a class="code" href="unioncvmx__dfa__debug2.html#a279c73dff63a6c8d49299adfb6f24a51">u64</a>;
<a name="l02661"></a><a class="code" href="structcvmx__dfa__debug2_1_1cvmx__dfa__debug2__s.html">02661</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__debug2_1_1cvmx__dfa__debug2__s.html">cvmx_dfa_debug2_s</a> {
<a name="l02662"></a>02662 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02663"></a>02663 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__debug2_1_1cvmx__dfa__debug2__s.html#a0d6553798749f2adcef088c37a58fbbb">sbd2</a>                         : 64; <span class="comment">/**&lt; HFA scoreboard 2 data.</span>
<a name="l02664"></a>02664 <span class="comment">                                                         &lt;63:45&gt; = Reserved.</span>
<a name="l02665"></a>02665 <span class="comment">                                                         &lt;44:42&gt; = Instruction type.</span>
<a name="l02666"></a>02666 <span class="comment">                                                         &lt;41:5&gt; = Result write pointer.</span>
<a name="l02667"></a>02667 <span class="comment">                                                         &lt;4:0&gt; = Pending result write counter. */</span>
<a name="l02668"></a>02668 <span class="preprocessor">#else</span>
<a name="l02669"></a><a class="code" href="structcvmx__dfa__debug2_1_1cvmx__dfa__debug2__s.html#a0d6553798749f2adcef088c37a58fbbb">02669</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__debug2_1_1cvmx__dfa__debug2__s.html#a0d6553798749f2adcef088c37a58fbbb">sbd2</a>                         : 64;
<a name="l02670"></a>02670 <span class="preprocessor">#endif</span>
<a name="l02671"></a>02671 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__debug2.html#a4f28007227bae984a44a1f09f2feab33">s</a>;
<a name="l02672"></a><a class="code" href="unioncvmx__dfa__debug2.html#a905ed8e3b8219d39af08588b0317a854">02672</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__debug2_1_1cvmx__dfa__debug2__s.html">cvmx_dfa_debug2_s</a>              <a class="code" href="unioncvmx__dfa__debug2.html#a905ed8e3b8219d39af08588b0317a854">cn61xx</a>;
<a name="l02673"></a><a class="code" href="unioncvmx__dfa__debug2.html#aa642dc5c18ac8a0d0f1b823ea25ae5b6">02673</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__debug2_1_1cvmx__dfa__debug2__s.html">cvmx_dfa_debug2_s</a>              <a class="code" href="unioncvmx__dfa__debug2.html#aa642dc5c18ac8a0d0f1b823ea25ae5b6">cn63xx</a>;
<a name="l02674"></a><a class="code" href="unioncvmx__dfa__debug2.html#afde8cc19314835d66762fc804fe6366f">02674</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__debug2_1_1cvmx__dfa__debug2__s.html">cvmx_dfa_debug2_s</a>              <a class="code" href="unioncvmx__dfa__debug2.html#afde8cc19314835d66762fc804fe6366f">cn63xxp1</a>;
<a name="l02675"></a><a class="code" href="unioncvmx__dfa__debug2.html#a1785abb99474b0bac09172b93c74cc6a">02675</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__debug2_1_1cvmx__dfa__debug2__s.html">cvmx_dfa_debug2_s</a>              <a class="code" href="unioncvmx__dfa__debug2.html#a1785abb99474b0bac09172b93c74cc6a">cn66xx</a>;
<a name="l02676"></a><a class="code" href="unioncvmx__dfa__debug2.html#a2d82eaeee3949105ee3e086aed82a636">02676</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__debug2_1_1cvmx__dfa__debug2__s.html">cvmx_dfa_debug2_s</a>              <a class="code" href="unioncvmx__dfa__debug2.html#a2d82eaeee3949105ee3e086aed82a636">cn68xx</a>;
<a name="l02677"></a><a class="code" href="unioncvmx__dfa__debug2.html#a96687b61fcce2fe406e82db14e0de7f4">02677</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__debug2_1_1cvmx__dfa__debug2__s.html">cvmx_dfa_debug2_s</a>              <a class="code" href="unioncvmx__dfa__debug2.html#a96687b61fcce2fe406e82db14e0de7f4">cn68xxp1</a>;
<a name="l02678"></a><a class="code" href="unioncvmx__dfa__debug2.html#ab5e5638fc9ce68ce2dca8c215915aa95">02678</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__debug2_1_1cvmx__dfa__debug2__s.html">cvmx_dfa_debug2_s</a>              <a class="code" href="unioncvmx__dfa__debug2.html#ab5e5638fc9ce68ce2dca8c215915aa95">cn70xx</a>;
<a name="l02679"></a><a class="code" href="unioncvmx__dfa__debug2.html#aaa29baefb3dd5f33421a31ab48ee38d8">02679</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__debug2_1_1cvmx__dfa__debug2__s.html">cvmx_dfa_debug2_s</a>              <a class="code" href="unioncvmx__dfa__debug2.html#aaa29baefb3dd5f33421a31ab48ee38d8">cn70xxp1</a>;
<a name="l02680"></a><a class="code" href="unioncvmx__dfa__debug2.html#aac55c1b8f9549f0c828a19d00b9b5070">02680</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__debug2_1_1cvmx__dfa__debug2__s.html">cvmx_dfa_debug2_s</a>              <a class="code" href="unioncvmx__dfa__debug2.html#aac55c1b8f9549f0c828a19d00b9b5070">cn73xx</a>;
<a name="l02681"></a><a class="code" href="unioncvmx__dfa__debug2.html#ac651e0c5c9eeffa8c7da6a65a0fb599a">02681</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__debug2_1_1cvmx__dfa__debug2__s.html">cvmx_dfa_debug2_s</a>              <a class="code" href="unioncvmx__dfa__debug2.html#ac651e0c5c9eeffa8c7da6a65a0fb599a">cn78xx</a>;
<a name="l02682"></a><a class="code" href="unioncvmx__dfa__debug2.html#a1eb7fc4c620d2f88131f1cf41814aab2">02682</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__debug2_1_1cvmx__dfa__debug2__s.html">cvmx_dfa_debug2_s</a>              <a class="code" href="unioncvmx__dfa__debug2.html#a1eb7fc4c620d2f88131f1cf41814aab2">cn78xxp1</a>;
<a name="l02683"></a>02683 };
<a name="l02684"></a><a class="code" href="cvmx-dfa-defs_8h.html#a68a54ab8a430a0d7cfc465c46415a290">02684</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__debug2.html" title="cvmx_dfa_debug2">cvmx_dfa_debug2</a> <a class="code" href="unioncvmx__dfa__debug2.html" title="cvmx_dfa_debug2">cvmx_dfa_debug2_t</a>;
<a name="l02685"></a>02685 <span class="comment"></span>
<a name="l02686"></a>02686 <span class="comment">/**</span>
<a name="l02687"></a>02687 <span class="comment"> * cvmx_dfa_debug3</span>
<a name="l02688"></a>02688 <span class="comment"> *</span>
<a name="l02689"></a>02689 <span class="comment"> * When DFA_CONTROL[SBDLCK] is written to 1, the contents of this register are locked down.</span>
<a name="l02690"></a>02690 <span class="comment"> * Otherwise, the contents of this register are the active contents of the HFA Scoreboard at the</span>
<a name="l02691"></a>02691 <span class="comment"> * time of the CSR read operation. VERIFICATION NOTE: Read data is unsafe. X&apos;s(undefined data)</span>
<a name="l02692"></a>02692 <span class="comment"> * can</span>
<a name="l02693"></a>02693 <span class="comment"> * propagate (in the behavioral model) on the read operations unless the DTE Engine specified by</span>
<a name="l02694"></a>02694 <span class="comment"> * DFA_CONTROL[SBDNUM] has previously been assigned an instruction.</span>
<a name="l02695"></a>02695 <span class="comment"> */</span>
<a name="l02696"></a><a class="code" href="unioncvmx__dfa__debug3.html">02696</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__debug3.html" title="cvmx_dfa_debug3">cvmx_dfa_debug3</a> {
<a name="l02697"></a><a class="code" href="unioncvmx__dfa__debug3.html#a6c53f897ff9f010193d6b492e66ca79b">02697</a>     uint64_t <a class="code" href="unioncvmx__dfa__debug3.html#a6c53f897ff9f010193d6b492e66ca79b">u64</a>;
<a name="l02698"></a><a class="code" href="structcvmx__dfa__debug3_1_1cvmx__dfa__debug3__s.html">02698</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__debug3_1_1cvmx__dfa__debug3__s.html">cvmx_dfa_debug3_s</a> {
<a name="l02699"></a>02699 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02700"></a>02700 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__debug3_1_1cvmx__dfa__debug3__s.html#a58c91d9a86140a9cae361bbdca6cd7ca">sbd3</a>                         : 64; <span class="comment">/**&lt; HFA scoreboard 3 data.</span>
<a name="l02701"></a>02701 <span class="comment">                                                         &lt;63:52&gt; = rptr&lt;39:29&gt;: Result base pointer (QW-aligned).</span>
<a name="l02702"></a>02702 <span class="comment">                                                         &lt;52:16&gt; = glptr&lt;39:3&gt;: Gather list pointer.</span>
<a name="l02703"></a>02703 <span class="comment">                                                         &lt;15:0&gt; = glcnt Gather list counter. */</span>
<a name="l02704"></a>02704 <span class="preprocessor">#else</span>
<a name="l02705"></a><a class="code" href="structcvmx__dfa__debug3_1_1cvmx__dfa__debug3__s.html#a58c91d9a86140a9cae361bbdca6cd7ca">02705</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__debug3_1_1cvmx__dfa__debug3__s.html#a58c91d9a86140a9cae361bbdca6cd7ca">sbd3</a>                         : 64;
<a name="l02706"></a>02706 <span class="preprocessor">#endif</span>
<a name="l02707"></a>02707 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__debug3.html#a2d2b7bdb91f816685f1dd573add7dd6d">s</a>;
<a name="l02708"></a><a class="code" href="unioncvmx__dfa__debug3.html#ad18b5d4ea7ae1066632487fe15e12277">02708</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__debug3_1_1cvmx__dfa__debug3__s.html">cvmx_dfa_debug3_s</a>              <a class="code" href="unioncvmx__dfa__debug3.html#ad18b5d4ea7ae1066632487fe15e12277">cn61xx</a>;
<a name="l02709"></a><a class="code" href="unioncvmx__dfa__debug3.html#addc82ff2667064fddbb4b535980016cc">02709</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__debug3_1_1cvmx__dfa__debug3__s.html">cvmx_dfa_debug3_s</a>              <a class="code" href="unioncvmx__dfa__debug3.html#addc82ff2667064fddbb4b535980016cc">cn63xx</a>;
<a name="l02710"></a><a class="code" href="unioncvmx__dfa__debug3.html#aaac2f116f0f427b0d9b32fa57273bb5e">02710</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__debug3_1_1cvmx__dfa__debug3__s.html">cvmx_dfa_debug3_s</a>              <a class="code" href="unioncvmx__dfa__debug3.html#aaac2f116f0f427b0d9b32fa57273bb5e">cn63xxp1</a>;
<a name="l02711"></a><a class="code" href="unioncvmx__dfa__debug3.html#a1c41a4b9035d193a34d50d784d6d2e1a">02711</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__debug3_1_1cvmx__dfa__debug3__s.html">cvmx_dfa_debug3_s</a>              <a class="code" href="unioncvmx__dfa__debug3.html#a1c41a4b9035d193a34d50d784d6d2e1a">cn66xx</a>;
<a name="l02712"></a><a class="code" href="unioncvmx__dfa__debug3.html#a5ab1ba576532d88db09b42601db20f80">02712</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__debug3_1_1cvmx__dfa__debug3__s.html">cvmx_dfa_debug3_s</a>              <a class="code" href="unioncvmx__dfa__debug3.html#a5ab1ba576532d88db09b42601db20f80">cn68xx</a>;
<a name="l02713"></a><a class="code" href="unioncvmx__dfa__debug3.html#a885237f1670e1daddfcf51ffa250e57b">02713</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__debug3_1_1cvmx__dfa__debug3__s.html">cvmx_dfa_debug3_s</a>              <a class="code" href="unioncvmx__dfa__debug3.html#a885237f1670e1daddfcf51ffa250e57b">cn68xxp1</a>;
<a name="l02714"></a><a class="code" href="unioncvmx__dfa__debug3.html#a316be97717c57cd1b46108ef05457c69">02714</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__debug3_1_1cvmx__dfa__debug3__s.html">cvmx_dfa_debug3_s</a>              <a class="code" href="unioncvmx__dfa__debug3.html#a316be97717c57cd1b46108ef05457c69">cn70xx</a>;
<a name="l02715"></a><a class="code" href="unioncvmx__dfa__debug3.html#a310778f6f477a19dec3f3ebd4aea78bb">02715</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__debug3_1_1cvmx__dfa__debug3__s.html">cvmx_dfa_debug3_s</a>              <a class="code" href="unioncvmx__dfa__debug3.html#a310778f6f477a19dec3f3ebd4aea78bb">cn70xxp1</a>;
<a name="l02716"></a><a class="code" href="unioncvmx__dfa__debug3.html#a91b04232c9c9998de3007da91f68157e">02716</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__debug3_1_1cvmx__dfa__debug3__s.html">cvmx_dfa_debug3_s</a>              <a class="code" href="unioncvmx__dfa__debug3.html#a91b04232c9c9998de3007da91f68157e">cn73xx</a>;
<a name="l02717"></a><a class="code" href="unioncvmx__dfa__debug3.html#a518624da0100ea6f5907b6c8c6bd1800">02717</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__debug3_1_1cvmx__dfa__debug3__s.html">cvmx_dfa_debug3_s</a>              <a class="code" href="unioncvmx__dfa__debug3.html#a518624da0100ea6f5907b6c8c6bd1800">cn78xx</a>;
<a name="l02718"></a><a class="code" href="unioncvmx__dfa__debug3.html#a2962d6b243d64d7d505cb61932916334">02718</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__debug3_1_1cvmx__dfa__debug3__s.html">cvmx_dfa_debug3_s</a>              <a class="code" href="unioncvmx__dfa__debug3.html#a2962d6b243d64d7d505cb61932916334">cn78xxp1</a>;
<a name="l02719"></a>02719 };
<a name="l02720"></a><a class="code" href="cvmx-dfa-defs_8h.html#acad24f25cf4d7be695ca1d723b99dea3">02720</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__debug3.html" title="cvmx_dfa_debug3">cvmx_dfa_debug3</a> <a class="code" href="unioncvmx__dfa__debug3.html" title="cvmx_dfa_debug3">cvmx_dfa_debug3_t</a>;
<a name="l02721"></a>02721 <span class="comment"></span>
<a name="l02722"></a>02722 <span class="comment">/**</span>
<a name="l02723"></a>02723 <span class="comment"> * cvmx_dfa_difctl</span>
<a name="l02724"></a>02724 <span class="comment"> *</span>
<a name="l02725"></a>02725 <span class="comment"> * To write to DFA_DIFCTL, a device issues an IOBST request directed at the HFA with addr[34:32]</span>
<a name="l02726"></a>02726 <span class="comment"> * = 0x6. To read DFA_DIFCTL, a device issues an IOBLD64 request directed at the HFA with</span>
<a name="l02727"></a>02727 <span class="comment"> * addr[34:32] = 0x6. This register is intended to only be written once (at power-up). Any future</span>
<a name="l02728"></a>02728 <span class="comment"> * write operations could cause the HFA and FPA hardware to become unpredictable.</span>
<a name="l02729"></a>02729 <span class="comment"> *</span>
<a name="l02730"></a>02730 <span class="comment"> * If DFA_CONFIG[DTECLKDIS] = 1 (i.e. HFA-HTE clocks are disabled) or if FUSE[90] = &apos;HFA HTE</span>
<a name="l02731"></a>02731 <span class="comment"> * disable&apos; is blown, read/write operations to DFA_DIFCTL do not take effect.</span>
<a name="l02732"></a>02732 <span class="comment"> */</span>
<a name="l02733"></a><a class="code" href="unioncvmx__dfa__difctl.html">02733</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__difctl.html" title="cvmx_dfa_difctl">cvmx_dfa_difctl</a> {
<a name="l02734"></a><a class="code" href="unioncvmx__dfa__difctl.html#a8626b638f5ebd264211480f7f4e3886c">02734</a>     uint64_t <a class="code" href="unioncvmx__dfa__difctl.html#a8626b638f5ebd264211480f7f4e3886c">u64</a>;
<a name="l02735"></a><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__s.html">02735</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__s.html">cvmx_dfa_difctl_s</a> {
<a name="l02736"></a>02736 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02737"></a>02737 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__s.html#ab7b8316ef823c75ab957c25736a426aa">reserved_42_63</a>               : 22;
<a name="l02738"></a>02738     uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__s.html#a6d32e1de92cf8023552383ed370562e7">aura</a>                         : 16; <span class="comment">/**&lt; Represents the 16-bit aura ID used by HFA hardware when the HFA instruction chunk is</span>
<a name="l02739"></a>02739 <span class="comment">                                                         recycled back to the free page list maintained by the FPA hardware (once the HFA</span>
<a name="l02740"></a>02740 <span class="comment">                                                         instruction has been issued). */</span>
<a name="l02741"></a>02741     uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__s.html#a33018e0cccd38e365f744942f1b77574">msegbase</a>                     : 6;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02742"></a>02742     uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__s.html#a96637280031788d2833f2efa90b0cba3">reserved_12_19</a>               : 8;
<a name="l02743"></a>02743     uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__s.html#ab58afbc0a2f66ae10b73dc067ed81378">pool</a>                         : 3;  <span class="comment">/**&lt; Represents the 3bit buffer pool-id  used by DFA HW</span>
<a name="l02744"></a>02744 <span class="comment">                                                         when the DFA instruction chunk is recycled back</span>
<a name="l02745"></a>02745 <span class="comment">                                                         to the Free Page List maintained by the FPA HW</span>
<a name="l02746"></a>02746 <span class="comment">                                                         (once the DFA instruction has been issued). */</span>
<a name="l02747"></a>02747     uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__s.html#ab8facf3debbda451db0f6850941bc2ef">size</a>                         : 9;  <span class="comment">/**&lt; Represents the number of 64-byte instructions contained within each HFA instruction chunk.</span>
<a name="l02748"></a>02748 <span class="comment">                                                         At power-on, software seeds the SIZE register with a fixed chunk-size (must be at least</span>
<a name="l02749"></a>02749 <span class="comment">                                                         0x3). HFA hardware uses this field to determine the size of each HFA instruction chunk, in</span>
<a name="l02750"></a>02750 <span class="comment">                                                         order to:</span>
<a name="l02751"></a>02751 <span class="comment">                                                         a) determine when to read the next HFA instruction chunk pointer which is written by</span>
<a name="l02752"></a>02752 <span class="comment">                                                         software at the end of the current HFA instruction chunk (see HFA description of next</span>
<a name="l02753"></a>02753 <span class="comment">                                                         chunk buffer Ptr for format).</span>
<a name="l02754"></a>02754 <span class="comment">                                                         b) determine when a HFA instruction chunk can be returned to the free page list maintained</span>
<a name="l02755"></a>02755 <span class="comment">                                                         by the FPA hardware. */</span>
<a name="l02756"></a>02756 <span class="preprocessor">#else</span>
<a name="l02757"></a><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__s.html#ab8facf3debbda451db0f6850941bc2ef">02757</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__s.html#ab8facf3debbda451db0f6850941bc2ef">size</a>                         : 9;
<a name="l02758"></a><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__s.html#ab58afbc0a2f66ae10b73dc067ed81378">02758</a>     uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__s.html#ab58afbc0a2f66ae10b73dc067ed81378">pool</a>                         : 3;
<a name="l02759"></a><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__s.html#a96637280031788d2833f2efa90b0cba3">02759</a>     uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__s.html#a96637280031788d2833f2efa90b0cba3">reserved_12_19</a>               : 8;
<a name="l02760"></a><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__s.html#a33018e0cccd38e365f744942f1b77574">02760</a>     uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__s.html#a33018e0cccd38e365f744942f1b77574">msegbase</a>                     : 6;
<a name="l02761"></a><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__s.html#a6d32e1de92cf8023552383ed370562e7">02761</a>     uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__s.html#a6d32e1de92cf8023552383ed370562e7">aura</a>                         : 16;
<a name="l02762"></a><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__s.html#ab7b8316ef823c75ab957c25736a426aa">02762</a>     uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__s.html#ab7b8316ef823c75ab957c25736a426aa">reserved_42_63</a>               : 22;
<a name="l02763"></a>02763 <span class="preprocessor">#endif</span>
<a name="l02764"></a>02764 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__difctl.html#a34f7a71a5c06cd110c42928942729c48">s</a>;
<a name="l02765"></a><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn31xx.html">02765</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn31xx.html">cvmx_dfa_difctl_cn31xx</a> {
<a name="l02766"></a>02766 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02767"></a>02767 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn31xx.html#a3fda62d85c9508bdf880c58f87d1c11c">reserved_20_63</a>               : 44;
<a name="l02768"></a>02768     uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn31xx.html#a16fc9ba687160e10693c044041368a97">dwbcnt</a>                       : 8;  <span class="comment">/**&lt; Represents the \# of cache lines in the instruction</span>
<a name="l02769"></a>02769 <span class="comment">                                                         buffer that may be dirty and should not be</span>
<a name="l02770"></a>02770 <span class="comment">                                                         written-back to memory when the instruction</span>
<a name="l02771"></a>02771 <span class="comment">                                                         chunk is returned to the Free Page list.</span>
<a name="l02772"></a>02772 <span class="comment">                                                         NOTE: Typically SW will want to mark all DFA</span>
<a name="l02773"></a>02773 <span class="comment">                                                         Instruction memory returned to the Free Page list</span>
<a name="l02774"></a>02774 <span class="comment">                                                         as DWB (Don&apos;t WriteBack), therefore SW should</span>
<a name="l02775"></a>02775 <span class="comment">                                                         seed this register as:</span>
<a name="l02776"></a>02776 <span class="comment">                                                           DFA_DIFCTL[DWBCNT] = (DFA_DIFCTL[SIZE] + 4)/4 */</span>
<a name="l02777"></a>02777     uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn31xx.html#afdc48f6e1537bd244dc592868a1d91bd">pool</a>                         : 3;  <span class="comment">/**&lt; Represents the 3bit buffer pool-id  used by DFA HW</span>
<a name="l02778"></a>02778 <span class="comment">                                                         when the DFA instruction chunk is recycled back</span>
<a name="l02779"></a>02779 <span class="comment">                                                         to the Free Page List maintained by the FPA HW</span>
<a name="l02780"></a>02780 <span class="comment">                                                         (once the DFA instruction has been issued). */</span>
<a name="l02781"></a>02781     uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn31xx.html#aa21b03842265a322749c8171a91f76a3">size</a>                         : 9;  <span class="comment">/**&lt; Represents the \# of 32B instructions contained</span>
<a name="l02782"></a>02782 <span class="comment">                                                         within each DFA instruction chunk. At Power-on,</span>
<a name="l02783"></a>02783 <span class="comment">                                                         SW will seed the SIZE register with a fixed</span>
<a name="l02784"></a>02784 <span class="comment">                                                         chunk-size. (Must be at least 3)</span>
<a name="l02785"></a>02785 <span class="comment">                                                         DFA HW uses this field to determine the size</span>
<a name="l02786"></a>02786 <span class="comment">                                                         of each DFA instruction chunk, in order to:</span>
<a name="l02787"></a>02787 <span class="comment">                                                            a) determine when to read the next DFA</span>
<a name="l02788"></a>02788 <span class="comment">                                                               instruction chunk pointer which is</span>
<a name="l02789"></a>02789 <span class="comment">                                                               written by SW at the end of the current</span>
<a name="l02790"></a>02790 <span class="comment">                                                               DFA instruction chunk (see DFA description</span>
<a name="l02791"></a>02791 <span class="comment">                                                               of next chunk buffer Ptr for format).</span>
<a name="l02792"></a>02792 <span class="comment">                                                            b) determine when a DFA instruction chunk</span>
<a name="l02793"></a>02793 <span class="comment">                                                               can be returned to the Free Page List</span>
<a name="l02794"></a>02794 <span class="comment">                                                               maintained by the FPA HW. */</span>
<a name="l02795"></a>02795 <span class="preprocessor">#else</span>
<a name="l02796"></a><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn31xx.html#aa21b03842265a322749c8171a91f76a3">02796</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn31xx.html#aa21b03842265a322749c8171a91f76a3">size</a>                         : 9;
<a name="l02797"></a><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn31xx.html#afdc48f6e1537bd244dc592868a1d91bd">02797</a>     uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn31xx.html#afdc48f6e1537bd244dc592868a1d91bd">pool</a>                         : 3;
<a name="l02798"></a><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn31xx.html#a16fc9ba687160e10693c044041368a97">02798</a>     uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn31xx.html#a16fc9ba687160e10693c044041368a97">dwbcnt</a>                       : 8;
<a name="l02799"></a><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn31xx.html#a3fda62d85c9508bdf880c58f87d1c11c">02799</a>     uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn31xx.html#a3fda62d85c9508bdf880c58f87d1c11c">reserved_20_63</a>               : 44;
<a name="l02800"></a>02800 <span class="preprocessor">#endif</span>
<a name="l02801"></a>02801 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__difctl.html#a6eafed48620f9480129102a99a80a56d">cn31xx</a>;
<a name="l02802"></a><a class="code" href="unioncvmx__dfa__difctl.html#aa146f323e9e0d48fdd1fb329346b723e">02802</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn31xx.html">cvmx_dfa_difctl_cn31xx</a>         <a class="code" href="unioncvmx__dfa__difctl.html#aa146f323e9e0d48fdd1fb329346b723e">cn38xx</a>;
<a name="l02803"></a><a class="code" href="unioncvmx__dfa__difctl.html#ab522c49515ce502d1eba56e615b48cb9">02803</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn31xx.html">cvmx_dfa_difctl_cn31xx</a>         <a class="code" href="unioncvmx__dfa__difctl.html#ab522c49515ce502d1eba56e615b48cb9">cn38xxp2</a>;
<a name="l02804"></a><a class="code" href="unioncvmx__dfa__difctl.html#a074876944ebce50dfc6dd262b1a6d13a">02804</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn31xx.html">cvmx_dfa_difctl_cn31xx</a>         <a class="code" href="unioncvmx__dfa__difctl.html#a074876944ebce50dfc6dd262b1a6d13a">cn58xx</a>;
<a name="l02805"></a><a class="code" href="unioncvmx__dfa__difctl.html#a68ffca94d5949cd4e7431a6d9ca5ed30">02805</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn31xx.html">cvmx_dfa_difctl_cn31xx</a>         <a class="code" href="unioncvmx__dfa__difctl.html#a68ffca94d5949cd4e7431a6d9ca5ed30">cn58xxp1</a>;
<a name="l02806"></a><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn61xx.html">02806</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn61xx.html">cvmx_dfa_difctl_cn61xx</a> {
<a name="l02807"></a>02807 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02808"></a>02808 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn61xx.html#a073d5a5c6db16705c334ecb59e5cb64f">reserved_26_63</a>               : 38;
<a name="l02809"></a>02809     uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn61xx.html#a218a42f2cb9166375a83ead54a8be1f8">msegbase</a>                     : 6;  <span class="comment">/**&lt; Memory Segmentation Base Address</span>
<a name="l02810"></a>02810 <span class="comment">                                                         For debug purposes, backdoor accesses to the DFA</span>
<a name="l02811"></a>02811 <span class="comment">                                                         memory are supported via NCB-Direct CSR accesses to</span>
<a name="l02812"></a>02812 <span class="comment">                                                         the DFA Memory REGION(if addr[34:32]=5. However due</span>
<a name="l02813"></a>02813 <span class="comment">                                                         to the existing NCB address decoding scheme, the</span>
<a name="l02814"></a>02814 <span class="comment">                                                         address only offers a 4GB extent into the DFA memory</span>
<a name="l02815"></a>02815 <span class="comment">                                                         REGION. Therefore, the MSEGBASE CSR field provides</span>
<a name="l02816"></a>02816 <span class="comment">                                                         the additional upper memory address bits to allow access</span>
<a name="l02817"></a>02817 <span class="comment">                                                         to the full extent of memory (128GB MAX).</span>
<a name="l02818"></a>02818 <span class="comment">                                                         For DFA Memory REGION read NCB-Direct CSR accesses, the</span>
<a name="l02819"></a>02819 <span class="comment">                                                         38bit L2/DRAM memory byte address is generated as follows:</span>
<a name="l02820"></a>02820 <span class="comment">                                                           memaddr[37:0] = [DFA_DIFCTL[MSEGBASE],ncb_addr[31:3],3&apos;b0]</span>
<a name="l02821"></a>02821 <span class="comment">                                                         NOTE: See the upper 6bits of the memory address are sourced</span>
<a name="l02822"></a>02822 <span class="comment">                                                         from DFA_DIFCTL[MSEGBASE] CSR field. The lower 4GB address</span>
<a name="l02823"></a>02823 <span class="comment">                                                         offset is directly referenced using the NCB address bits during</span>
<a name="l02824"></a>02824 <span class="comment">                                                         the reference itself.</span>
<a name="l02825"></a>02825 <span class="comment">                                                         NOTE: The DFA_DIFCTL[MSEGBASE] is shared amongst all references.</span>
<a name="l02826"></a>02826 <span class="comment">                                                         As such, if multiple PPs are accessing different segments in memory,</span>
<a name="l02827"></a>02827 <span class="comment">                                                         their must be a SW mutual exclusive lock during each DFA Memory</span>
<a name="l02828"></a>02828 <span class="comment">                                                         REGION access to avoid collisions between PPs using the same MSEGBASE</span>
<a name="l02829"></a>02829 <span class="comment">                                                         CSR field.</span>
<a name="l02830"></a>02830 <span class="comment">                                                         NOTE: See also DFA_ERROR[DFANXM] programmable interrupt which is</span>
<a name="l02831"></a>02831 <span class="comment">                                                         flagged if SW tries to access non-existent memory space (address hole</span>
<a name="l02832"></a>02832 <span class="comment">                                                         or upper unused region of 38bit address space). */</span>
<a name="l02833"></a>02833     uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn61xx.html#a2dce2f9473ffd0004f185db955e53a15">dwbcnt</a>                       : 8;  <span class="comment">/**&lt; Represents the \# of cache lines in the instruction</span>
<a name="l02834"></a>02834 <span class="comment">                                                         buffer that may be dirty and should not be</span>
<a name="l02835"></a>02835 <span class="comment">                                                         written-back to memory when the instruction</span>
<a name="l02836"></a>02836 <span class="comment">                                                         chunk is returned to the Free Page list.</span>
<a name="l02837"></a>02837 <span class="comment">                                                         NOTE: Typically SW will want to mark all DFA</span>
<a name="l02838"></a>02838 <span class="comment">                                                         Instruction memory returned to the Free Page list</span>
<a name="l02839"></a>02839 <span class="comment">                                                         as DWB (Don&apos;t WriteBack), therefore SW should</span>
<a name="l02840"></a>02840 <span class="comment">                                                         seed this register as:</span>
<a name="l02841"></a>02841 <span class="comment">                                                           DFA_DIFCTL[DWBCNT] = (DFA_DIFCTL[SIZE] + 4)/4 */</span>
<a name="l02842"></a>02842     uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn61xx.html#a1f9eea71c258cd5493891f9054bceaf1">pool</a>                         : 3;  <span class="comment">/**&lt; Represents the 3bit buffer pool-id  used by DFA HW</span>
<a name="l02843"></a>02843 <span class="comment">                                                         when the DFA instruction chunk is recycled back</span>
<a name="l02844"></a>02844 <span class="comment">                                                         to the Free Page List maintained by the FPA HW</span>
<a name="l02845"></a>02845 <span class="comment">                                                         (once the DFA instruction has been issued). */</span>
<a name="l02846"></a>02846     uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn61xx.html#aceccec2d02f32b33ca1f7a327a77778c">size</a>                         : 9;  <span class="comment">/**&lt; Represents the \# of 32B instructions contained</span>
<a name="l02847"></a>02847 <span class="comment">                                                         within each DFA instruction chunk. At Power-on,</span>
<a name="l02848"></a>02848 <span class="comment">                                                         SW will seed the SIZE register with a fixed</span>
<a name="l02849"></a>02849 <span class="comment">                                                         chunk-size. (Must be at least 3)</span>
<a name="l02850"></a>02850 <span class="comment">                                                         DFA HW uses this field to determine the size</span>
<a name="l02851"></a>02851 <span class="comment">                                                         of each DFA instruction chunk, in order to:</span>
<a name="l02852"></a>02852 <span class="comment">                                                            a) determine when to read the next DFA</span>
<a name="l02853"></a>02853 <span class="comment">                                                               instruction chunk pointer which is</span>
<a name="l02854"></a>02854 <span class="comment">                                                               written by SW at the end of the current</span>
<a name="l02855"></a>02855 <span class="comment">                                                               DFA instruction chunk (see DFA description</span>
<a name="l02856"></a>02856 <span class="comment">                                                               of next chunk buffer Ptr for format).</span>
<a name="l02857"></a>02857 <span class="comment">                                                            b) determine when a DFA instruction chunk</span>
<a name="l02858"></a>02858 <span class="comment">                                                               can be returned to the Free Page List</span>
<a name="l02859"></a>02859 <span class="comment">                                                               maintained by the FPA HW. */</span>
<a name="l02860"></a>02860 <span class="preprocessor">#else</span>
<a name="l02861"></a><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn61xx.html#aceccec2d02f32b33ca1f7a327a77778c">02861</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn61xx.html#aceccec2d02f32b33ca1f7a327a77778c">size</a>                         : 9;
<a name="l02862"></a><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn61xx.html#a1f9eea71c258cd5493891f9054bceaf1">02862</a>     uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn61xx.html#a1f9eea71c258cd5493891f9054bceaf1">pool</a>                         : 3;
<a name="l02863"></a><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn61xx.html#a2dce2f9473ffd0004f185db955e53a15">02863</a>     uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn61xx.html#a2dce2f9473ffd0004f185db955e53a15">dwbcnt</a>                       : 8;
<a name="l02864"></a><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn61xx.html#a218a42f2cb9166375a83ead54a8be1f8">02864</a>     uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn61xx.html#a218a42f2cb9166375a83ead54a8be1f8">msegbase</a>                     : 6;
<a name="l02865"></a><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn61xx.html#a073d5a5c6db16705c334ecb59e5cb64f">02865</a>     uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn61xx.html#a073d5a5c6db16705c334ecb59e5cb64f">reserved_26_63</a>               : 38;
<a name="l02866"></a>02866 <span class="preprocessor">#endif</span>
<a name="l02867"></a>02867 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__difctl.html#a46cac67884df71f4fe907bca25231894">cn61xx</a>;
<a name="l02868"></a><a class="code" href="unioncvmx__dfa__difctl.html#a998a35487e23261b9997cfd507978bd8">02868</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn31xx.html">cvmx_dfa_difctl_cn31xx</a>         <a class="code" href="unioncvmx__dfa__difctl.html#a998a35487e23261b9997cfd507978bd8">cn63xx</a>;
<a name="l02869"></a><a class="code" href="unioncvmx__dfa__difctl.html#a6855ec65da56018dd07811ccc7635b2f">02869</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn31xx.html">cvmx_dfa_difctl_cn31xx</a>         <a class="code" href="unioncvmx__dfa__difctl.html#a6855ec65da56018dd07811ccc7635b2f">cn63xxp1</a>;
<a name="l02870"></a><a class="code" href="unioncvmx__dfa__difctl.html#ae235132d0ce8229d3f547fa65facf132">02870</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn31xx.html">cvmx_dfa_difctl_cn31xx</a>         <a class="code" href="unioncvmx__dfa__difctl.html#ae235132d0ce8229d3f547fa65facf132">cn66xx</a>;
<a name="l02871"></a><a class="code" href="unioncvmx__dfa__difctl.html#ab219a70b024ccd27e0b9522023e660b6">02871</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn61xx.html">cvmx_dfa_difctl_cn61xx</a>         <a class="code" href="unioncvmx__dfa__difctl.html#ab219a70b024ccd27e0b9522023e660b6">cn68xx</a>;
<a name="l02872"></a><a class="code" href="unioncvmx__dfa__difctl.html#a364fb756c7601f480fe0f4db9c2f86b3">02872</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn61xx.html">cvmx_dfa_difctl_cn61xx</a>         <a class="code" href="unioncvmx__dfa__difctl.html#a364fb756c7601f480fe0f4db9c2f86b3">cn68xxp1</a>;
<a name="l02873"></a><a class="code" href="unioncvmx__dfa__difctl.html#a733ab940b816cbc3b707ac938b1d0de0">02873</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn61xx.html">cvmx_dfa_difctl_cn61xx</a>         <a class="code" href="unioncvmx__dfa__difctl.html#a733ab940b816cbc3b707ac938b1d0de0">cn70xx</a>;
<a name="l02874"></a><a class="code" href="unioncvmx__dfa__difctl.html#a86c1acf53eda6ee16fc71eafeedb4a98">02874</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn61xx.html">cvmx_dfa_difctl_cn61xx</a>         <a class="code" href="unioncvmx__dfa__difctl.html#a86c1acf53eda6ee16fc71eafeedb4a98">cn70xxp1</a>;
<a name="l02875"></a><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn73xx.html">02875</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn73xx.html">cvmx_dfa_difctl_cn73xx</a> {
<a name="l02876"></a>02876 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02877"></a>02877 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn73xx.html#a0b81c9e45eeb7bcf081cfe6cda4703c0">reserved_42_63</a>               : 22;
<a name="l02878"></a>02878     uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn73xx.html#a5ae4ec6a53584efec05167bc2949d93b">aura</a>                         : 16; <span class="comment">/**&lt; Represents the 16-bit aura ID used by HFA hardware when the HFA instruction chunk is</span>
<a name="l02879"></a>02879 <span class="comment">                                                         recycled back to the free page list maintained by the FPA hardware (once the HFA</span>
<a name="l02880"></a>02880 <span class="comment">                                                         instruction has been issued). */</span>
<a name="l02881"></a>02881     uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn73xx.html#af5ac19e366218d5c1e50e35423301697">msegbase</a>                     : 6;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02882"></a>02882     uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn73xx.html#a769aacf589cce375d3eedba026d156e2">reserved_13_19</a>               : 7;
<a name="l02883"></a>02883     uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn73xx.html#ac67fcfa5e0875791eefc92adc488418b">ldwb</a>                         : 1;  <span class="comment">/**&lt; Load don&apos;t write back. When set, the hardware issues LDWB command towards the cache when</span>
<a name="l02884"></a>02884 <span class="comment">                                                         fetching the last word of instructions; as a result the line will not be written back when</span>
<a name="l02885"></a>02885 <span class="comment">                                                         replaced.</span>
<a name="l02886"></a>02886 <span class="comment">                                                         When clear, the hardware issues regular load towards the cache, which will cause the line</span>
<a name="l02887"></a>02887 <span class="comment">                                                         to be written back before being replaced. */</span>
<a name="l02888"></a>02888     uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn73xx.html#aee435e97af7b01dce90dffa8b6666e14">reserved_9_11</a>                : 3;
<a name="l02889"></a>02889     uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn73xx.html#a38892013407b64cc820f6d109087450f">size</a>                         : 9;  <span class="comment">/**&lt; Represents the number of 64-byte instructions contained within each HFA instruction chunk.</span>
<a name="l02890"></a>02890 <span class="comment">                                                         At power-on, software seeds the SIZE register with a fixed chunk-size (must be at least</span>
<a name="l02891"></a>02891 <span class="comment">                                                         0x3). HFA hardware uses this field to determine the size of each HFA instruction chunk, in</span>
<a name="l02892"></a>02892 <span class="comment">                                                         order to:</span>
<a name="l02893"></a>02893 <span class="comment">                                                         a) determine when to read the next HFA instruction chunk pointer which is written by</span>
<a name="l02894"></a>02894 <span class="comment">                                                         software at the end of the current HFA instruction chunk (see HFA description of next</span>
<a name="l02895"></a>02895 <span class="comment">                                                         chunk buffer Ptr for format).</span>
<a name="l02896"></a>02896 <span class="comment">                                                         b) determine when a HFA instruction chunk can be returned to the free page list maintained</span>
<a name="l02897"></a>02897 <span class="comment">                                                         by the FPA hardware. */</span>
<a name="l02898"></a>02898 <span class="preprocessor">#else</span>
<a name="l02899"></a><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn73xx.html#a38892013407b64cc820f6d109087450f">02899</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn73xx.html#a38892013407b64cc820f6d109087450f">size</a>                         : 9;
<a name="l02900"></a><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn73xx.html#aee435e97af7b01dce90dffa8b6666e14">02900</a>     uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn73xx.html#aee435e97af7b01dce90dffa8b6666e14">reserved_9_11</a>                : 3;
<a name="l02901"></a><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn73xx.html#ac67fcfa5e0875791eefc92adc488418b">02901</a>     uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn73xx.html#ac67fcfa5e0875791eefc92adc488418b">ldwb</a>                         : 1;
<a name="l02902"></a><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn73xx.html#a769aacf589cce375d3eedba026d156e2">02902</a>     uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn73xx.html#a769aacf589cce375d3eedba026d156e2">reserved_13_19</a>               : 7;
<a name="l02903"></a><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn73xx.html#af5ac19e366218d5c1e50e35423301697">02903</a>     uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn73xx.html#af5ac19e366218d5c1e50e35423301697">msegbase</a>                     : 6;
<a name="l02904"></a><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn73xx.html#a5ae4ec6a53584efec05167bc2949d93b">02904</a>     uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn73xx.html#a5ae4ec6a53584efec05167bc2949d93b">aura</a>                         : 16;
<a name="l02905"></a><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn73xx.html#a0b81c9e45eeb7bcf081cfe6cda4703c0">02905</a>     uint64_t <a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn73xx.html#a0b81c9e45eeb7bcf081cfe6cda4703c0">reserved_42_63</a>               : 22;
<a name="l02906"></a>02906 <span class="preprocessor">#endif</span>
<a name="l02907"></a>02907 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__difctl.html#a77c390a18e592e48cd8cfb4412c93a20">cn73xx</a>;
<a name="l02908"></a><a class="code" href="unioncvmx__dfa__difctl.html#a5db63c1588e7665c908ff201d404a336">02908</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn73xx.html">cvmx_dfa_difctl_cn73xx</a>         <a class="code" href="unioncvmx__dfa__difctl.html#a5db63c1588e7665c908ff201d404a336">cn78xx</a>;
<a name="l02909"></a><a class="code" href="unioncvmx__dfa__difctl.html#a5cfb3b4d8603a6e2d1fe297ab0480d6f">02909</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__difctl_1_1cvmx__dfa__difctl__cn73xx.html">cvmx_dfa_difctl_cn73xx</a>         <a class="code" href="unioncvmx__dfa__difctl.html#a5cfb3b4d8603a6e2d1fe297ab0480d6f">cn78xxp1</a>;
<a name="l02910"></a>02910 };
<a name="l02911"></a><a class="code" href="cvmx-dfa-defs_8h.html#aa543eb64507eadf853e7500f183669a4">02911</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__difctl.html" title="cvmx_dfa_difctl">cvmx_dfa_difctl</a> <a class="code" href="unioncvmx__dfa__difctl.html" title="cvmx_dfa_difctl">cvmx_dfa_difctl_t</a>;
<a name="l02912"></a>02912 <span class="comment"></span>
<a name="l02913"></a>02913 <span class="comment">/**</span>
<a name="l02914"></a>02914 <span class="comment"> * cvmx_dfa_difrdptr</span>
<a name="l02915"></a>02915 <span class="comment"> *</span>
<a name="l02916"></a>02916 <span class="comment"> * To write to DFA_DIFRDPTR, a device issues an IOBST request directed at the HFA with</span>
<a name="l02917"></a>02917 <span class="comment"> * addr[34:33] = 0x1. To read DFA_DIFRDPTR, a device issues an IOBLD64 request directed at the</span>
<a name="l02918"></a>02918 <span class="comment"> * HFA with addr[34:33] = 0x1.</span>
<a name="l02919"></a>02919 <span class="comment"> *</span>
<a name="l02920"></a>02920 <span class="comment"> * If DFA_CONFIG[DTECLKDIS] = 1 (i.e. HFA-HTE clocks are disabled) or if FUSE[90] = &apos;HFA HTE</span>
<a name="l02921"></a>02921 <span class="comment"> * disable&apos; is blown, read/write operations to DFA_DIFRDPTR do not take effect.</span>
<a name="l02922"></a>02922 <span class="comment"> */</span>
<a name="l02923"></a><a class="code" href="unioncvmx__dfa__difrdptr.html">02923</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__difrdptr.html" title="cvmx_dfa_difrdptr">cvmx_dfa_difrdptr</a> {
<a name="l02924"></a><a class="code" href="unioncvmx__dfa__difrdptr.html#ac67ac1dcbcc13dd9ade3ac7d9a90729e">02924</a>     uint64_t <a class="code" href="unioncvmx__dfa__difrdptr.html#ac67ac1dcbcc13dd9ade3ac7d9a90729e">u64</a>;
<a name="l02925"></a><a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__s.html">02925</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__s.html">cvmx_dfa_difrdptr_s</a> {
<a name="l02926"></a>02926 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02927"></a>02927 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__s.html#afa88583fece7ee4162db2dee46c0e858">reserved_0_63</a>                : 64;
<a name="l02928"></a>02928 <span class="preprocessor">#else</span>
<a name="l02929"></a><a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__s.html#afa88583fece7ee4162db2dee46c0e858">02929</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__s.html#afa88583fece7ee4162db2dee46c0e858">reserved_0_63</a>                : 64;
<a name="l02930"></a>02930 <span class="preprocessor">#endif</span>
<a name="l02931"></a>02931 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__difrdptr.html#a8b0ea230f13910b127a10459127632ec">s</a>;
<a name="l02932"></a><a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn31xx.html">02932</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn31xx.html">cvmx_dfa_difrdptr_cn31xx</a> {
<a name="l02933"></a>02933 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02934"></a>02934 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn31xx.html#ae8af56f7b2cf9cd4199d3e40c918c38f">reserved_36_63</a>               : 28;
<a name="l02935"></a>02935     uint64_t <a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn31xx.html#a33d4b5056e63be774afff0caba0ca386">rdptr</a>                        : 31; <span class="comment">/**&lt; Represents the 32B-aligned address of the current</span>
<a name="l02936"></a>02936 <span class="comment">                                                         instruction in the DFA Instruction FIFO in main</span>
<a name="l02937"></a>02937 <span class="comment">                                                         memory. The RDPTR must be seeded by software at</span>
<a name="l02938"></a>02938 <span class="comment">                                                         boot time, and is then maintained thereafter</span>
<a name="l02939"></a>02939 <span class="comment">                                                         by DFA HW.</span>
<a name="l02940"></a>02940 <span class="comment">                                                         During the seed write (by SW), RDPTR[6:5]=0,</span>
<a name="l02941"></a>02941 <span class="comment">                                                         since DFA instruction chunks must be 128B aligned.</span>
<a name="l02942"></a>02942 <span class="comment">                                                         During a read (by SW), the &apos;most recent&apos; contents</span>
<a name="l02943"></a>02943 <span class="comment">                                                         of the RDPTR register are returned at the time</span>
<a name="l02944"></a>02944 <span class="comment">                                                         the NCB-INB bus is driven.</span>
<a name="l02945"></a>02945 <span class="comment">                                                         NOTE: Since DFA HW updates this register, its</span>
<a name="l02946"></a>02946 <span class="comment">                                                         contents are unpredictable in SW (unless</span>
<a name="l02947"></a>02947 <span class="comment">                                                         its guaranteed that no new DoorBell register</span>
<a name="l02948"></a>02948 <span class="comment">                                                         writes have occurred and the DoorBell register is</span>
<a name="l02949"></a>02949 <span class="comment">                                                         read as zero). */</span>
<a name="l02950"></a>02950     uint64_t <a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn31xx.html#a722ba5c5bc340269e981508080539646">reserved_0_4</a>                 : 5;
<a name="l02951"></a>02951 <span class="preprocessor">#else</span>
<a name="l02952"></a><a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn31xx.html#a722ba5c5bc340269e981508080539646">02952</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn31xx.html#a722ba5c5bc340269e981508080539646">reserved_0_4</a>                 : 5;
<a name="l02953"></a><a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn31xx.html#a33d4b5056e63be774afff0caba0ca386">02953</a>     uint64_t <a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn31xx.html#a33d4b5056e63be774afff0caba0ca386">rdptr</a>                        : 31;
<a name="l02954"></a><a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn31xx.html#ae8af56f7b2cf9cd4199d3e40c918c38f">02954</a>     uint64_t <a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn31xx.html#ae8af56f7b2cf9cd4199d3e40c918c38f">reserved_36_63</a>               : 28;
<a name="l02955"></a>02955 <span class="preprocessor">#endif</span>
<a name="l02956"></a>02956 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__difrdptr.html#a98f9079dc1e63d64462a573ac7b7e993">cn31xx</a>;
<a name="l02957"></a><a class="code" href="unioncvmx__dfa__difrdptr.html#a674798aecbe512cfcca0fbbbce36c616">02957</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn31xx.html">cvmx_dfa_difrdptr_cn31xx</a>       <a class="code" href="unioncvmx__dfa__difrdptr.html#a674798aecbe512cfcca0fbbbce36c616">cn38xx</a>;
<a name="l02958"></a><a class="code" href="unioncvmx__dfa__difrdptr.html#aa21d6fbbeae6085f063d79a890a80e5e">02958</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn31xx.html">cvmx_dfa_difrdptr_cn31xx</a>       <a class="code" href="unioncvmx__dfa__difrdptr.html#aa21d6fbbeae6085f063d79a890a80e5e">cn38xxp2</a>;
<a name="l02959"></a><a class="code" href="unioncvmx__dfa__difrdptr.html#a4ba8a6bb61a9c61c94713af061989020">02959</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn31xx.html">cvmx_dfa_difrdptr_cn31xx</a>       <a class="code" href="unioncvmx__dfa__difrdptr.html#a4ba8a6bb61a9c61c94713af061989020">cn58xx</a>;
<a name="l02960"></a><a class="code" href="unioncvmx__dfa__difrdptr.html#a84d52f535a6bc0e606d0bc1fe0743630">02960</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn31xx.html">cvmx_dfa_difrdptr_cn31xx</a>       <a class="code" href="unioncvmx__dfa__difrdptr.html#a84d52f535a6bc0e606d0bc1fe0743630">cn58xxp1</a>;
<a name="l02961"></a><a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn61xx.html">02961</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn61xx.html">cvmx_dfa_difrdptr_cn61xx</a> {
<a name="l02962"></a>02962 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02963"></a>02963 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn61xx.html#a9a8ffd208e34d481963fa66a74d6f1f3">reserved_40_63</a>               : 24;
<a name="l02964"></a>02964     uint64_t <a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn61xx.html#af0506cff460ab86adef781160f98da2b">rdptr</a>                        : 35; <span class="comment">/**&lt; Represents the 32B-aligned address of the current</span>
<a name="l02965"></a>02965 <span class="comment">                                                         instruction in the DFA Instruction FIFO in main</span>
<a name="l02966"></a>02966 <span class="comment">                                                         memory. The RDPTR must be seeded by software at</span>
<a name="l02967"></a>02967 <span class="comment">                                                         boot time, and is then maintained thereafter</span>
<a name="l02968"></a>02968 <span class="comment">                                                         by DFA HW.</span>
<a name="l02969"></a>02969 <span class="comment">                                                         During the seed write (by SW), RDPTR[6:5]=0,</span>
<a name="l02970"></a>02970 <span class="comment">                                                         since DFA instruction chunks must be 128B aligned.</span>
<a name="l02971"></a>02971 <span class="comment">                                                         During a read (by SW), the &apos;most recent&apos; contents</span>
<a name="l02972"></a>02972 <span class="comment">                                                         of the RDPTR register are returned at the time</span>
<a name="l02973"></a>02973 <span class="comment">                                                         the NCB-INB bus is driven.</span>
<a name="l02974"></a>02974 <span class="comment">                                                         NOTE: Since DFA HW updates this register, its</span>
<a name="l02975"></a>02975 <span class="comment">                                                         contents are unpredictable in SW (unless</span>
<a name="l02976"></a>02976 <span class="comment">                                                         its guaranteed that no new DoorBell register</span>
<a name="l02977"></a>02977 <span class="comment">                                                         writes have occurred and the DoorBell register is</span>
<a name="l02978"></a>02978 <span class="comment">                                                         read as zero). */</span>
<a name="l02979"></a>02979     uint64_t <a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn61xx.html#abadbb5bf06e0f9e6319472b9eb2d9ac7">reserved_0_4</a>                 : 5;
<a name="l02980"></a>02980 <span class="preprocessor">#else</span>
<a name="l02981"></a><a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn61xx.html#abadbb5bf06e0f9e6319472b9eb2d9ac7">02981</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn61xx.html#abadbb5bf06e0f9e6319472b9eb2d9ac7">reserved_0_4</a>                 : 5;
<a name="l02982"></a><a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn61xx.html#af0506cff460ab86adef781160f98da2b">02982</a>     uint64_t <a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn61xx.html#af0506cff460ab86adef781160f98da2b">rdptr</a>                        : 35;
<a name="l02983"></a><a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn61xx.html#a9a8ffd208e34d481963fa66a74d6f1f3">02983</a>     uint64_t <a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn61xx.html#a9a8ffd208e34d481963fa66a74d6f1f3">reserved_40_63</a>               : 24;
<a name="l02984"></a>02984 <span class="preprocessor">#endif</span>
<a name="l02985"></a>02985 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__difrdptr.html#a4e5b27de95117f147ec45da136fdca3d">cn61xx</a>;
<a name="l02986"></a><a class="code" href="unioncvmx__dfa__difrdptr.html#ab20045854f81a49dcf1dc3bb0e0070a2">02986</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn61xx.html">cvmx_dfa_difrdptr_cn61xx</a>       <a class="code" href="unioncvmx__dfa__difrdptr.html#ab20045854f81a49dcf1dc3bb0e0070a2">cn63xx</a>;
<a name="l02987"></a><a class="code" href="unioncvmx__dfa__difrdptr.html#a600cadd9981ebbebe54481cdef5151d6">02987</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn61xx.html">cvmx_dfa_difrdptr_cn61xx</a>       <a class="code" href="unioncvmx__dfa__difrdptr.html#a600cadd9981ebbebe54481cdef5151d6">cn63xxp1</a>;
<a name="l02988"></a><a class="code" href="unioncvmx__dfa__difrdptr.html#a6b19d159a29b99af4e277521faabb832">02988</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn61xx.html">cvmx_dfa_difrdptr_cn61xx</a>       <a class="code" href="unioncvmx__dfa__difrdptr.html#a6b19d159a29b99af4e277521faabb832">cn66xx</a>;
<a name="l02989"></a><a class="code" href="unioncvmx__dfa__difrdptr.html#a3b062c923c0df2439a12f24f4c40095e">02989</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn61xx.html">cvmx_dfa_difrdptr_cn61xx</a>       <a class="code" href="unioncvmx__dfa__difrdptr.html#a3b062c923c0df2439a12f24f4c40095e">cn68xx</a>;
<a name="l02990"></a><a class="code" href="unioncvmx__dfa__difrdptr.html#aea879e032e418842aea5f2ba80bc8f21">02990</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn61xx.html">cvmx_dfa_difrdptr_cn61xx</a>       <a class="code" href="unioncvmx__dfa__difrdptr.html#aea879e032e418842aea5f2ba80bc8f21">cn68xxp1</a>;
<a name="l02991"></a><a class="code" href="unioncvmx__dfa__difrdptr.html#a1a380b44fe11da53d90e9d933d6a51e6">02991</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn61xx.html">cvmx_dfa_difrdptr_cn61xx</a>       <a class="code" href="unioncvmx__dfa__difrdptr.html#a1a380b44fe11da53d90e9d933d6a51e6">cn70xx</a>;
<a name="l02992"></a><a class="code" href="unioncvmx__dfa__difrdptr.html#a444e36f1d895e674e27fb34dc1262aae">02992</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn61xx.html">cvmx_dfa_difrdptr_cn61xx</a>       <a class="code" href="unioncvmx__dfa__difrdptr.html#a444e36f1d895e674e27fb34dc1262aae">cn70xxp1</a>;
<a name="l02993"></a><a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn73xx.html">02993</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn73xx.html">cvmx_dfa_difrdptr_cn73xx</a> {
<a name="l02994"></a>02994 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02995"></a>02995 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn73xx.html#a5eda25263348444d8e84acc77570b578">reserved_42_63</a>               : 22;
<a name="l02996"></a>02996     uint64_t <a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn73xx.html#af6d718bfe2195829b8b378ed83f367f7">rdptr</a>                        : 36; <span class="comment">/**&lt; Represents the 64-byte-aligned address of the current instruction in the HFA Instruction</span>
<a name="l02997"></a>02997 <span class="comment">                                                         FIFO in main memory. The RDPTR must be seeded by software at boot time, and is then</span>
<a name="l02998"></a>02998 <span class="comment">                                                         maintained thereafter by HFA hardware. During the seed write operation (by software),</span>
<a name="l02999"></a>02999 <span class="comment">                                                         [RDPTR]&lt;6:5&gt; = 0, since HFA instruction chunks must be 128-byte-aligned. During a read</span>
<a name="l03000"></a>03000 <span class="comment">                                                         operation (by software), the most-recent contents of the [RDPTR] register are returned at</span>
<a name="l03001"></a>03001 <span class="comment">                                                         the time the IOI-INB bus is driven.</span>
<a name="l03002"></a>03002 <span class="comment">                                                         Since HFA hardware updates this register, its contents are unpredictable in software</span>
<a name="l03003"></a>03003 <span class="comment">                                                         (unless it is guaranteed that no new doorbell register write operations have occurred and</span>
<a name="l03004"></a>03004 <span class="comment">                                                         the doorbell register is read as zero). */</span>
<a name="l03005"></a>03005     uint64_t <a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn73xx.html#a5e2269e208b1a03f7173177ccadd16a3">reserved_0_5</a>                 : 6;
<a name="l03006"></a>03006 <span class="preprocessor">#else</span>
<a name="l03007"></a><a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn73xx.html#a5e2269e208b1a03f7173177ccadd16a3">03007</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn73xx.html#a5e2269e208b1a03f7173177ccadd16a3">reserved_0_5</a>                 : 6;
<a name="l03008"></a><a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn73xx.html#af6d718bfe2195829b8b378ed83f367f7">03008</a>     uint64_t <a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn73xx.html#af6d718bfe2195829b8b378ed83f367f7">rdptr</a>                        : 36;
<a name="l03009"></a><a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn73xx.html#a5eda25263348444d8e84acc77570b578">03009</a>     uint64_t <a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn73xx.html#a5eda25263348444d8e84acc77570b578">reserved_42_63</a>               : 22;
<a name="l03010"></a>03010 <span class="preprocessor">#endif</span>
<a name="l03011"></a>03011 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__difrdptr.html#a3e7641b7a35989d85fb2240f11594bb9">cn73xx</a>;
<a name="l03012"></a><a class="code" href="unioncvmx__dfa__difrdptr.html#a110ec77409f3ec66a684490ec5e9a42c">03012</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn73xx.html">cvmx_dfa_difrdptr_cn73xx</a>       <a class="code" href="unioncvmx__dfa__difrdptr.html#a110ec77409f3ec66a684490ec5e9a42c">cn78xx</a>;
<a name="l03013"></a><a class="code" href="unioncvmx__dfa__difrdptr.html#a0fb84cab4f035bde3a30e984dcb0f897">03013</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__difrdptr_1_1cvmx__dfa__difrdptr__cn73xx.html">cvmx_dfa_difrdptr_cn73xx</a>       <a class="code" href="unioncvmx__dfa__difrdptr.html#a0fb84cab4f035bde3a30e984dcb0f897">cn78xxp1</a>;
<a name="l03014"></a>03014 };
<a name="l03015"></a><a class="code" href="cvmx-dfa-defs_8h.html#a866d2f767319aaf3e23f341bd4db32b9">03015</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__difrdptr.html" title="cvmx_dfa_difrdptr">cvmx_dfa_difrdptr</a> <a class="code" href="unioncvmx__dfa__difrdptr.html" title="cvmx_dfa_difrdptr">cvmx_dfa_difrdptr_t</a>;
<a name="l03016"></a>03016 <span class="comment"></span>
<a name="l03017"></a>03017 <span class="comment">/**</span>
<a name="l03018"></a>03018 <span class="comment"> * cvmx_dfa_dtcfadr</span>
<a name="l03019"></a>03019 <span class="comment"> *</span>
<a name="l03020"></a>03020 <span class="comment"> * This register contains HFA graph-cache failing address/control error capture information. It</span>
<a name="l03021"></a>03021 <span class="comment"> * contains useful information to help in isolating a graph-cache RAM failure.</span>
<a name="l03022"></a>03022 <span class="comment"> */</span>
<a name="l03023"></a><a class="code" href="unioncvmx__dfa__dtcfadr.html">03023</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__dtcfadr.html" title="cvmx_dfa_dtcfadr">cvmx_dfa_dtcfadr</a> {
<a name="l03024"></a><a class="code" href="unioncvmx__dfa__dtcfadr.html#ae1663f45c99d39928e142a09bd481064">03024</a>     uint64_t <a class="code" href="unioncvmx__dfa__dtcfadr.html#ae1663f45c99d39928e142a09bd481064">u64</a>;
<a name="l03025"></a><a class="code" href="structcvmx__dfa__dtcfadr_1_1cvmx__dfa__dtcfadr__s.html">03025</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__dtcfadr_1_1cvmx__dfa__dtcfadr__s.html">cvmx_dfa_dtcfadr_s</a> {
<a name="l03026"></a>03026 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03027"></a>03027 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__dtcfadr_1_1cvmx__dfa__dtcfadr__s.html#adc8439ee48d4eceae9ba64b3b7f4f4c5">reserved_44_63</a>               : 20;
<a name="l03028"></a>03028     uint64_t <a class="code" href="structcvmx__dfa__dtcfadr_1_1cvmx__dfa__dtcfadr__s.html#a5f5fc60110ec92aca035b676ac9a5cf9">ram3fadr</a>                     : 12; <span class="comment">/**&lt; HFA RAM3 failing address. If DFA_ERROR[DC0PERR&lt;2&gt;] = 1, this field indicates the failing</span>
<a name="l03029"></a>03029 <span class="comment">                                                         RAM3 address. The failing address is locked down until the DC0PERR&lt;2&gt; W1C occurs.</span>
<a name="l03030"></a>03030 <span class="comment">                                                         If multiple DC0PERR&lt;0&gt;=1 errors are detected, the LSB cluster error information is</span>
<a name="l03031"></a>03031 <span class="comment">                                                         captured. */</span>
<a name="l03032"></a>03032     uint64_t <a class="code" href="structcvmx__dfa__dtcfadr_1_1cvmx__dfa__dtcfadr__s.html#a18e6554422294d1005fff1b1ed1af964">reserved_25_31</a>               : 7;
<a name="l03033"></a>03033     uint64_t <a class="code" href="structcvmx__dfa__dtcfadr_1_1cvmx__dfa__dtcfadr__s.html#aef05c49fba71b6c0af1d9f347a621cd6">ram2fadr</a>                     : 9;  <span class="comment">/**&lt; HFA RAM2 failing address. If DFA_ERROR[DC0PERR&lt;1&gt;] = 1, this field indicates the failing</span>
<a name="l03034"></a>03034 <span class="comment">                                                         RAM2 address. The failing address is locked down until the DC0PERR&lt;1&gt; W1C occurs.</span>
<a name="l03035"></a>03035 <span class="comment">                                                         If multiple DC0PERR&lt;0&gt;=1 errors are detected, the LSB cluster error information is</span>
<a name="l03036"></a>03036 <span class="comment">                                                         captured. */</span>
<a name="l03037"></a>03037     uint64_t <a class="code" href="structcvmx__dfa__dtcfadr_1_1cvmx__dfa__dtcfadr__s.html#a40a158814186b5a124fabc04e1ea98fa">reserved_14_15</a>               : 2;
<a name="l03038"></a>03038     uint64_t <a class="code" href="structcvmx__dfa__dtcfadr_1_1cvmx__dfa__dtcfadr__s.html#a6b77caa441ec9b4911394ad11acb423a">ram1fadr</a>                     : 14; <span class="comment">/**&lt; HFA RAM1 failing address. If DFA_ERROR[DC0PERR&lt;0&gt;] = 1, this field indicates the failing</span>
<a name="l03039"></a>03039 <span class="comment">                                                         RAM1 address. The failing address is locked down until the DC0PERR&lt;0&gt; W1C occurs.</span>
<a name="l03040"></a>03040 <span class="comment">                                                         If multiple DC0PERR&lt;0&gt;=1 errors are detected, the LSB cluster error information is</span>
<a name="l03041"></a>03041 <span class="comment">                                                         captured. */</span>
<a name="l03042"></a>03042 <span class="preprocessor">#else</span>
<a name="l03043"></a><a class="code" href="structcvmx__dfa__dtcfadr_1_1cvmx__dfa__dtcfadr__s.html#a6b77caa441ec9b4911394ad11acb423a">03043</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__dtcfadr_1_1cvmx__dfa__dtcfadr__s.html#a6b77caa441ec9b4911394ad11acb423a">ram1fadr</a>                     : 14;
<a name="l03044"></a><a class="code" href="structcvmx__dfa__dtcfadr_1_1cvmx__dfa__dtcfadr__s.html#a40a158814186b5a124fabc04e1ea98fa">03044</a>     uint64_t <a class="code" href="structcvmx__dfa__dtcfadr_1_1cvmx__dfa__dtcfadr__s.html#a40a158814186b5a124fabc04e1ea98fa">reserved_14_15</a>               : 2;
<a name="l03045"></a><a class="code" href="structcvmx__dfa__dtcfadr_1_1cvmx__dfa__dtcfadr__s.html#aef05c49fba71b6c0af1d9f347a621cd6">03045</a>     uint64_t <a class="code" href="structcvmx__dfa__dtcfadr_1_1cvmx__dfa__dtcfadr__s.html#aef05c49fba71b6c0af1d9f347a621cd6">ram2fadr</a>                     : 9;
<a name="l03046"></a><a class="code" href="structcvmx__dfa__dtcfadr_1_1cvmx__dfa__dtcfadr__s.html#a18e6554422294d1005fff1b1ed1af964">03046</a>     uint64_t <a class="code" href="structcvmx__dfa__dtcfadr_1_1cvmx__dfa__dtcfadr__s.html#a18e6554422294d1005fff1b1ed1af964">reserved_25_31</a>               : 7;
<a name="l03047"></a><a class="code" href="structcvmx__dfa__dtcfadr_1_1cvmx__dfa__dtcfadr__s.html#a5f5fc60110ec92aca035b676ac9a5cf9">03047</a>     uint64_t <a class="code" href="structcvmx__dfa__dtcfadr_1_1cvmx__dfa__dtcfadr__s.html#a5f5fc60110ec92aca035b676ac9a5cf9">ram3fadr</a>                     : 12;
<a name="l03048"></a><a class="code" href="structcvmx__dfa__dtcfadr_1_1cvmx__dfa__dtcfadr__s.html#adc8439ee48d4eceae9ba64b3b7f4f4c5">03048</a>     uint64_t <a class="code" href="structcvmx__dfa__dtcfadr_1_1cvmx__dfa__dtcfadr__s.html#adc8439ee48d4eceae9ba64b3b7f4f4c5">reserved_44_63</a>               : 20;
<a name="l03049"></a>03049 <span class="preprocessor">#endif</span>
<a name="l03050"></a>03050 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__dtcfadr.html#a03ce561a4f103b2594b494ab701a4440">s</a>;
<a name="l03051"></a><a class="code" href="unioncvmx__dfa__dtcfadr.html#a7cb83e1c17c093c89c8ac8bf08abb95f">03051</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__dtcfadr_1_1cvmx__dfa__dtcfadr__s.html">cvmx_dfa_dtcfadr_s</a>             <a class="code" href="unioncvmx__dfa__dtcfadr.html#a7cb83e1c17c093c89c8ac8bf08abb95f">cn61xx</a>;
<a name="l03052"></a><a class="code" href="unioncvmx__dfa__dtcfadr.html#a26533f1ce036137a1e6cfc013bb45864">03052</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__dtcfadr_1_1cvmx__dfa__dtcfadr__s.html">cvmx_dfa_dtcfadr_s</a>             <a class="code" href="unioncvmx__dfa__dtcfadr.html#a26533f1ce036137a1e6cfc013bb45864">cn63xx</a>;
<a name="l03053"></a><a class="code" href="unioncvmx__dfa__dtcfadr.html#a8153fa7c8e9fcf1dd8c8115528882812">03053</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__dtcfadr_1_1cvmx__dfa__dtcfadr__s.html">cvmx_dfa_dtcfadr_s</a>             <a class="code" href="unioncvmx__dfa__dtcfadr.html#a8153fa7c8e9fcf1dd8c8115528882812">cn63xxp1</a>;
<a name="l03054"></a><a class="code" href="unioncvmx__dfa__dtcfadr.html#af29df8c57df81f137c0f9f5c1bc2ee7e">03054</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__dtcfadr_1_1cvmx__dfa__dtcfadr__s.html">cvmx_dfa_dtcfadr_s</a>             <a class="code" href="unioncvmx__dfa__dtcfadr.html#af29df8c57df81f137c0f9f5c1bc2ee7e">cn66xx</a>;
<a name="l03055"></a><a class="code" href="unioncvmx__dfa__dtcfadr.html#a4aec6ef3551ba37fb6fdc658745d29cb">03055</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__dtcfadr_1_1cvmx__dfa__dtcfadr__s.html">cvmx_dfa_dtcfadr_s</a>             <a class="code" href="unioncvmx__dfa__dtcfadr.html#a4aec6ef3551ba37fb6fdc658745d29cb">cn68xx</a>;
<a name="l03056"></a><a class="code" href="unioncvmx__dfa__dtcfadr.html#a482fc2a887e1dde59cbb3219480412da">03056</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__dtcfadr_1_1cvmx__dfa__dtcfadr__s.html">cvmx_dfa_dtcfadr_s</a>             <a class="code" href="unioncvmx__dfa__dtcfadr.html#a482fc2a887e1dde59cbb3219480412da">cn68xxp1</a>;
<a name="l03057"></a><a class="code" href="unioncvmx__dfa__dtcfadr.html#aca68fdc2bdcc2723576dfa40abb37bbd">03057</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__dtcfadr_1_1cvmx__dfa__dtcfadr__s.html">cvmx_dfa_dtcfadr_s</a>             <a class="code" href="unioncvmx__dfa__dtcfadr.html#aca68fdc2bdcc2723576dfa40abb37bbd">cn70xx</a>;
<a name="l03058"></a><a class="code" href="unioncvmx__dfa__dtcfadr.html#a26de7a8b9c0373d0f9a6f5bab3c5c1a3">03058</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__dtcfadr_1_1cvmx__dfa__dtcfadr__s.html">cvmx_dfa_dtcfadr_s</a>             <a class="code" href="unioncvmx__dfa__dtcfadr.html#a26de7a8b9c0373d0f9a6f5bab3c5c1a3">cn70xxp1</a>;
<a name="l03059"></a><a class="code" href="unioncvmx__dfa__dtcfadr.html#a6a9dbac48a1ab045276142ff4b751a51">03059</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__dtcfadr_1_1cvmx__dfa__dtcfadr__s.html">cvmx_dfa_dtcfadr_s</a>             <a class="code" href="unioncvmx__dfa__dtcfadr.html#a6a9dbac48a1ab045276142ff4b751a51">cn73xx</a>;
<a name="l03060"></a><a class="code" href="unioncvmx__dfa__dtcfadr.html#a273955afa5f837d4c52be16b637752c6">03060</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__dtcfadr_1_1cvmx__dfa__dtcfadr__s.html">cvmx_dfa_dtcfadr_s</a>             <a class="code" href="unioncvmx__dfa__dtcfadr.html#a273955afa5f837d4c52be16b637752c6">cn78xx</a>;
<a name="l03061"></a><a class="code" href="unioncvmx__dfa__dtcfadr.html#a86725fc06e119a31e2c8649a5cee1caf">03061</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__dtcfadr_1_1cvmx__dfa__dtcfadr__s.html">cvmx_dfa_dtcfadr_s</a>             <a class="code" href="unioncvmx__dfa__dtcfadr.html#a86725fc06e119a31e2c8649a5cee1caf">cn78xxp1</a>;
<a name="l03062"></a>03062 };
<a name="l03063"></a><a class="code" href="cvmx-dfa-defs_8h.html#a4556b172e29e7a4e72a24318aa5d82ce">03063</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__dtcfadr.html" title="cvmx_dfa_dtcfadr">cvmx_dfa_dtcfadr</a> <a class="code" href="unioncvmx__dfa__dtcfadr.html" title="cvmx_dfa_dtcfadr">cvmx_dfa_dtcfadr_t</a>;
<a name="l03064"></a>03064 <span class="comment"></span>
<a name="l03065"></a>03065 <span class="comment">/**</span>
<a name="l03066"></a>03066 <span class="comment"> * cvmx_dfa_eclkcfg</span>
<a name="l03067"></a>03067 <span class="comment"> *</span>
<a name="l03068"></a>03068 <span class="comment"> * Specify the RSL base addresses for the block</span>
<a name="l03069"></a>03069 <span class="comment"> *</span>
<a name="l03070"></a>03070 <span class="comment"> *                  DFA_ECLKCFG = DFA eclk-domain Configuration Registers</span>
<a name="l03071"></a>03071 <span class="comment"> *</span>
<a name="l03072"></a>03072 <span class="comment"> * Description:</span>
<a name="l03073"></a>03073 <span class="comment"> */</span>
<a name="l03074"></a><a class="code" href="unioncvmx__dfa__eclkcfg.html">03074</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__eclkcfg.html" title="cvmx_dfa_eclkcfg">cvmx_dfa_eclkcfg</a> {
<a name="l03075"></a><a class="code" href="unioncvmx__dfa__eclkcfg.html#aee254d51b454d85e354c525f151d09ad">03075</a>     uint64_t <a class="code" href="unioncvmx__dfa__eclkcfg.html#aee254d51b454d85e354c525f151d09ad">u64</a>;
<a name="l03076"></a><a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html">03076</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html">cvmx_dfa_eclkcfg_s</a> {
<a name="l03077"></a>03077 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03078"></a>03078 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#a39ef929442f3e522082e201bed990b04">reserved_19_63</a>               : 45;
<a name="l03079"></a>03079     uint64_t <a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#a36495c1a8577f8993bf0152c5066d2cc">sbdnum</a>                       : 3;  <span class="comment">/**&lt; SBD Debug Entry#</span>
<a name="l03080"></a>03080 <span class="comment">                                                         For internal use only. (DFA Scoreboard debug)</span>
<a name="l03081"></a>03081 <span class="comment">                                                         Selects which one of 8 DFA Scoreboard entries is</span>
<a name="l03082"></a>03082 <span class="comment">                                                         latched into the DFA_SBD_DBG[0-3] registers. */</span>
<a name="l03083"></a>03083     uint64_t <a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#afb76fa766534f3939d67f76a34aa9f66">reserved_15_15</a>               : 1;
<a name="l03084"></a>03084     uint64_t <a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#a0952f42ac3326ad6d68787ecd0d5c5fb">sbdlck</a>                       : 1;  <span class="comment">/**&lt; DFA Scoreboard LOCK Strobe</span>
<a name="l03085"></a>03085 <span class="comment">                                                         For internal use only. (DFA Scoreboard debug)</span>
<a name="l03086"></a>03086 <span class="comment">                                                         When written with a &apos;1&apos;, the DFA Scoreboard Debug</span>
<a name="l03087"></a>03087 <span class="comment">                                                         registers (DFA_SBD_DBG[0-3]) are all locked down.</span>
<a name="l03088"></a>03088 <span class="comment">                                                         This allows SW to lock down the contents of the entire</span>
<a name="l03089"></a>03089 <span class="comment">                                                         SBD for a single instant in time. All subsequent reads</span>
<a name="l03090"></a>03090 <span class="comment">                                                         of the DFA scoreboard registers will return the data</span>
<a name="l03091"></a>03091 <span class="comment">                                                         from that instant in time. */</span>
<a name="l03092"></a>03092     uint64_t <a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#aebc5820e48cdcd82d24b541d95c3fffc">dcmode</a>                       : 1;  <span class="comment">/**&lt; DRF-CRQ/DTE Arbiter Mode</span>
<a name="l03093"></a>03093 <span class="comment">                                                         DTE-DRF Arbiter (0=FP [LP=CRQ/HP=DTE],1=RR)</span>
<a name="l03094"></a>03094 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l03095"></a>03095 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l03096"></a>03096     uint64_t <a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#a6befd478d7762109a8d0edc031e0a01c">dtmode</a>                       : 1;  <span class="comment">/**&lt; DRF-DTE Arbiter Mode</span>
<a name="l03097"></a>03097 <span class="comment">                                                         DTE-DRF Arbiter (0=FP [LP=DTE[15],...,HP=DTE[0]],1=RR)</span>
<a name="l03098"></a>03098 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l03099"></a>03099 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l03100"></a>03100     uint64_t <a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#a1caaf2ab58f2e199a025994d0ea4021e">pmode</a>                        : 1;  <span class="comment">/**&lt; NCB-NRP Arbiter Mode</span>
<a name="l03101"></a>03101 <span class="comment">                                                         (0=Fixed Priority [LP=WQF,DFF,HP=RGF]/1=RR</span>
<a name="l03102"></a>03102 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l03103"></a>03103 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l03104"></a>03104     uint64_t <a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#a272f09a8305b24780a67eee1331f5209">qmode</a>                        : 1;  <span class="comment">/**&lt; NCB-NRQ Arbiter Mode</span>
<a name="l03105"></a>03105 <span class="comment">                                                         (0=Fixed Priority [LP=IRF,RWF,PRF,HP=GRF]/1=RR</span>
<a name="l03106"></a>03106 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l03107"></a>03107 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l03108"></a>03108     uint64_t <a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#a5942a0955eaa046c68d37a87b55e6043">imode</a>                        : 1;  <span class="comment">/**&lt; NCB-Inbound Arbiter</span>
<a name="l03109"></a>03109 <span class="comment">                                                         (0=FP [LP=NRQ,HP=NRP], 1=RR)</span>
<a name="l03110"></a>03110 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l03111"></a>03111 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l03112"></a>03112     uint64_t <a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#a4177d1583625ea4f5d8fd20d61f8f013">sarb</a>                         : 1;  <span class="comment">/**&lt; DFA Source Arbiter Mode</span>
<a name="l03113"></a>03113 <span class="comment">                                                         Selects the arbitration mode used to select DFA requests</span>
<a name="l03114"></a>03114 <span class="comment">                                                         issued from either CP2 or the DTE (NCB-CSR or DFA HW engine).</span>
<a name="l03115"></a>03115 <span class="comment">                                                          - 0: Fixed Priority [Highest=CP2, Lowest=DTE]</span>
<a name="l03116"></a>03116 <span class="comment">                                                          - 1: Round-Robin</span>
<a name="l03117"></a>03117 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l03118"></a>03118 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l03119"></a>03119     uint64_t <a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#adc32654b79ccc6e4ba498fb55e14e2bf">reserved_3_7</a>                 : 5;
<a name="l03120"></a>03120     uint64_t <a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#a7a653b14cf5a7a0b76def762539a01f9">dteclkdis</a>                    : 1;  <span class="comment">/**&lt; DFA DTE Clock Disable</span>
<a name="l03121"></a>03121 <span class="comment">                                                         When SET, the DFA clocks for DTE(thread engine)</span>
<a name="l03122"></a>03122 <span class="comment">                                                         operation are disabled.</span>
<a name="l03123"></a>03123 <span class="comment">                                                         NOTE: When SET, SW MUST NEVER issue ANY operations to</span>
<a name="l03124"></a>03124 <span class="comment">                                                         the DFA via the NCB Bus. All DFA Operations must be</span>
<a name="l03125"></a>03125 <span class="comment">                                                         issued solely through the CP2 interface. */</span>
<a name="l03126"></a>03126     uint64_t <a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#a64c3a9a28e89d5f2a80725bb8a07cdcf">maxbnk</a>                       : 1;  <span class="comment">/**&lt; Maximum Banks per-device (used by the address mapper</span>
<a name="l03127"></a>03127 <span class="comment">                                                         when extracting address bits for the memory bank#.</span>
<a name="l03128"></a>03128 <span class="comment">                                                                 - 0: 4 banks/device</span>
<a name="l03129"></a>03129 <span class="comment">                                                                 - 1: 8 banks/device */</span>
<a name="l03130"></a>03130     uint64_t <a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#ae04c81f3cef3448b3dee15e4cb71abfe">dfa_frstn</a>                    : 1;  <span class="comment">/**&lt; Hold this 0 until the DFA DDR PLL and DLL lock</span>
<a name="l03131"></a>03131 <span class="comment">                                                         and then write a 1. A 1 on this register deasserts</span>
<a name="l03132"></a>03132 <span class="comment">                                                         the internal frst_n. Refer to DFA_DDR2_PLL registers for more</span>
<a name="l03133"></a>03133 <span class="comment">                                                         startup information.</span>
<a name="l03134"></a>03134 <span class="comment">                                                         Startup sequence if DFA interface needs to be ON:</span>
<a name="l03135"></a>03135 <span class="comment">                                                          After valid power up,</span>
<a name="l03136"></a>03136 <span class="comment">                                                          Write DFA_DDR2_PLL-&gt; PLL_RATIO &amp; PLL_DIV2 &amp; PLL_BYPASS</span>
<a name="l03137"></a>03137 <span class="comment">                                                          to the appropriate values</span>
<a name="l03138"></a>03138 <span class="comment">                                                          Wait a few cycles</span>
<a name="l03139"></a>03139 <span class="comment">                                                          Write a 1 DFA_DDR2_PLL -&gt; PLL_INIT</span>
<a name="l03140"></a>03140 <span class="comment">                                                          Wait 100 microseconds</span>
<a name="l03141"></a>03141 <span class="comment">                                                          Write a 1 to DFA_DDR2_PLL -&gt; QDLL_ENA</span>
<a name="l03142"></a>03142 <span class="comment">                                                          Wait 10 microseconds</span>
<a name="l03143"></a>03143 <span class="comment">                                                          Write a 1 to this register DFA_FRSTN to pull DFA out of</span>
<a name="l03144"></a>03144 <span class="comment">                                                          reset</span>
<a name="l03145"></a>03145 <span class="comment">                                                          Now the DFA block is ready to be initialized (follow the</span>
<a name="l03146"></a>03146 <span class="comment">                                                          DDR init sequence). */</span>
<a name="l03147"></a>03147 <span class="preprocessor">#else</span>
<a name="l03148"></a><a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#ae04c81f3cef3448b3dee15e4cb71abfe">03148</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#ae04c81f3cef3448b3dee15e4cb71abfe">dfa_frstn</a>                    : 1;
<a name="l03149"></a><a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#a64c3a9a28e89d5f2a80725bb8a07cdcf">03149</a>     uint64_t <a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#a64c3a9a28e89d5f2a80725bb8a07cdcf">maxbnk</a>                       : 1;
<a name="l03150"></a><a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#a7a653b14cf5a7a0b76def762539a01f9">03150</a>     uint64_t <a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#a7a653b14cf5a7a0b76def762539a01f9">dteclkdis</a>                    : 1;
<a name="l03151"></a><a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#adc32654b79ccc6e4ba498fb55e14e2bf">03151</a>     uint64_t <a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#adc32654b79ccc6e4ba498fb55e14e2bf">reserved_3_7</a>                 : 5;
<a name="l03152"></a><a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#a4177d1583625ea4f5d8fd20d61f8f013">03152</a>     uint64_t <a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#a4177d1583625ea4f5d8fd20d61f8f013">sarb</a>                         : 1;
<a name="l03153"></a><a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#a5942a0955eaa046c68d37a87b55e6043">03153</a>     uint64_t <a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#a5942a0955eaa046c68d37a87b55e6043">imode</a>                        : 1;
<a name="l03154"></a><a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#a272f09a8305b24780a67eee1331f5209">03154</a>     uint64_t <a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#a272f09a8305b24780a67eee1331f5209">qmode</a>                        : 1;
<a name="l03155"></a><a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#a1caaf2ab58f2e199a025994d0ea4021e">03155</a>     uint64_t <a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#a1caaf2ab58f2e199a025994d0ea4021e">pmode</a>                        : 1;
<a name="l03156"></a><a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#a6befd478d7762109a8d0edc031e0a01c">03156</a>     uint64_t <a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#a6befd478d7762109a8d0edc031e0a01c">dtmode</a>                       : 1;
<a name="l03157"></a><a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#aebc5820e48cdcd82d24b541d95c3fffc">03157</a>     uint64_t <a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#aebc5820e48cdcd82d24b541d95c3fffc">dcmode</a>                       : 1;
<a name="l03158"></a><a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#a0952f42ac3326ad6d68787ecd0d5c5fb">03158</a>     uint64_t <a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#a0952f42ac3326ad6d68787ecd0d5c5fb">sbdlck</a>                       : 1;
<a name="l03159"></a><a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#afb76fa766534f3939d67f76a34aa9f66">03159</a>     uint64_t <a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#afb76fa766534f3939d67f76a34aa9f66">reserved_15_15</a>               : 1;
<a name="l03160"></a><a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#a36495c1a8577f8993bf0152c5066d2cc">03160</a>     uint64_t <a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#a36495c1a8577f8993bf0152c5066d2cc">sbdnum</a>                       : 3;
<a name="l03161"></a><a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#a39ef929442f3e522082e201bed990b04">03161</a>     uint64_t <a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html#a39ef929442f3e522082e201bed990b04">reserved_19_63</a>               : 45;
<a name="l03162"></a>03162 <span class="preprocessor">#endif</span>
<a name="l03163"></a>03163 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__eclkcfg.html#a31d2d75aac43d1dcebd1da648181d887">s</a>;
<a name="l03164"></a><a class="code" href="unioncvmx__dfa__eclkcfg.html#a54106bec9509751e70d9ff4965238d18">03164</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__eclkcfg_1_1cvmx__dfa__eclkcfg__s.html">cvmx_dfa_eclkcfg_s</a>             <a class="code" href="unioncvmx__dfa__eclkcfg.html#a54106bec9509751e70d9ff4965238d18">cn31xx</a>;
<a name="l03165"></a>03165 };
<a name="l03166"></a><a class="code" href="cvmx-dfa-defs_8h.html#a73fafddcee9c50c2e9b64dcbd1e2b1e6">03166</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__eclkcfg.html" title="cvmx_dfa_eclkcfg">cvmx_dfa_eclkcfg</a> <a class="code" href="unioncvmx__dfa__eclkcfg.html" title="cvmx_dfa_eclkcfg">cvmx_dfa_eclkcfg_t</a>;
<a name="l03167"></a>03167 <span class="comment"></span>
<a name="l03168"></a>03168 <span class="comment">/**</span>
<a name="l03169"></a>03169 <span class="comment"> * cvmx_dfa_err</span>
<a name="l03170"></a>03170 <span class="comment"> *</span>
<a name="l03171"></a>03171 <span class="comment"> * DFA_ERR = DFA ERROR Register</span>
<a name="l03172"></a>03172 <span class="comment"> *</span>
<a name="l03173"></a>03173 <span class="comment"> * Description:</span>
<a name="l03174"></a>03174 <span class="comment"> */</span>
<a name="l03175"></a><a class="code" href="unioncvmx__dfa__err.html">03175</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__err.html" title="cvmx_dfa_err">cvmx_dfa_err</a> {
<a name="l03176"></a><a class="code" href="unioncvmx__dfa__err.html#ac22f4fe07b409bca13d7ecc525cdd717">03176</a>     uint64_t <a class="code" href="unioncvmx__dfa__err.html#ac22f4fe07b409bca13d7ecc525cdd717">u64</a>;
<a name="l03177"></a><a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html">03177</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html">cvmx_dfa_err_s</a> {
<a name="l03178"></a>03178 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03179"></a>03179 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#aafd939e42c07a0933e962bbf0506ba16">reserved_33_63</a>               : 31;
<a name="l03180"></a>03180     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#aa8a0a85a9cbb5e252509f3e0f6dc556d">dblina</a>                       : 1;  <span class="comment">/**&lt; Doorbell Overflow Interrupt Enable bit.</span>
<a name="l03181"></a>03181 <span class="comment">                                                         When set, doorbell overflow conditions are reported. */</span>
<a name="l03182"></a>03182     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#a909a0bb22b6d8e83f9ecf51083ceb515">dblovf</a>                       : 1;  <span class="comment">/**&lt; Doorbell Overflow detected - Status bit</span>
<a name="l03183"></a>03183 <span class="comment">                                                         When set, the 20b accumulated doorbell register</span>
<a name="l03184"></a>03184 <span class="comment">                                                         had overflowed (SW wrote too many doorbell requests).</span>
<a name="l03185"></a>03185 <span class="comment">                                                         If the DBLINA had previously been enabled(set),</span>
<a name="l03186"></a>03186 <span class="comment">                                                         an interrupt will be posted. Software can clear</span>
<a name="l03187"></a>03187 <span class="comment">                                                         the interrupt by writing a 1 to this register bit.</span>
<a name="l03188"></a>03188 <span class="comment">                                                         NOTE: Detection of a Doorbell Register overflow</span>
<a name="l03189"></a>03189 <span class="comment">                                                         is a catastrophic error which may leave the DFA</span>
<a name="l03190"></a>03190 <span class="comment">                                                         HW in an unrecoverable state. */</span>
<a name="l03191"></a>03191     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#ab8a9a74526df823f8e253a1e4fd77626">cp2pina</a>                      : 1;  <span class="comment">/**&lt; CP2 LW Mode Parity Error Interrupt Enable bit.</span>
<a name="l03192"></a>03192 <span class="comment">                                                         When set, all PP-generated LW Mode read</span>
<a name="l03193"></a>03193 <span class="comment">                                                         transactions which encounter a parity error (across</span>
<a name="l03194"></a>03194 <span class="comment">                                                         the 36b of data) are reported. */</span>
<a name="l03195"></a>03195     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#a75b0ac65923709122023fd7e0e184862">cp2perr</a>                      : 1;  <span class="comment">/**&lt; PP-CP2 Parity Error Detected - Status bit</span>
<a name="l03196"></a>03196 <span class="comment">                                                         When set, a parity error had been detected for a</span>
<a name="l03197"></a>03197 <span class="comment">                                                         PP-generated LW Mode read transaction.</span>
<a name="l03198"></a>03198 <span class="comment">                                                         If the CP2PINA had previously been enabled(set),</span>
<a name="l03199"></a>03199 <span class="comment">                                                         an interrupt will be posted. Software can clear</span>
<a name="l03200"></a>03200 <span class="comment">                                                         the interrupt by writing a 1 to this register bit.</span>
<a name="l03201"></a>03201 <span class="comment">                                                         See also: DFA_MEMFADR CSR which contains more data</span>
<a name="l03202"></a>03202 <span class="comment">                                                         about the memory address/control to help isolate</span>
<a name="l03203"></a>03203 <span class="comment">                                                         the failure. */</span>
<a name="l03204"></a>03204     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#ae4d9d4203fd1b4bcc88d222cf9bfb63e">cp2parena</a>                    : 1;  <span class="comment">/**&lt; CP2 LW Mode Parity Error Enable</span>
<a name="l03205"></a>03205 <span class="comment">                                                         When set, all PP-generated LW Mode read</span>
<a name="l03206"></a>03206 <span class="comment">                                                         transactions which encounter a parity error (across</span>
<a name="l03207"></a>03207 <span class="comment">                                                         the 36b of data) are reported.</span>
<a name="l03208"></a>03208 <span class="comment">                                                         NOTE: This signal must only be written to a different</span>
<a name="l03209"></a>03209 <span class="comment">                                                         value when there are no PP-CP2 transactions</span>
<a name="l03210"></a>03210 <span class="comment">                                                         (preferrably during power-on software initialization). */</span>
<a name="l03211"></a>03211     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#a33d1c187ec67768447e66c62f96d5e94">dtepina</a>                      : 1;  <span class="comment">/**&lt; DTE Parity Error Interrupt Enable bit</span>
<a name="l03212"></a>03212 <span class="comment">                                                         (for 18b SIMPLE mode ONLY).</span>
<a name="l03213"></a>03213 <span class="comment">                                                         When set, all DTE-generated 18b SIMPLE Mode read</span>
<a name="l03214"></a>03214 <span class="comment">                                                         transactions which encounter a parity error (across</span>
<a name="l03215"></a>03215 <span class="comment">                                                         the 17b of data) are reported. */</span>
<a name="l03216"></a>03216     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#ab601c8f9278a9a8a0f08bf978da22169">dteperr</a>                      : 1;  <span class="comment">/**&lt; DTE Parity Error Detected (for 18b SIMPLE mode ONLY)</span>
<a name="l03217"></a>03217 <span class="comment">                                                         When set, all DTE-generated 18b SIMPLE Mode read</span>
<a name="l03218"></a>03218 <span class="comment">                                                         transactions which encounter a parity error (across</span>
<a name="l03219"></a>03219 <span class="comment">                                                         the 17b of data) are reported. */</span>
<a name="l03220"></a>03220     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#a98e6989fdb71927e36927868bc4a0442">dteparena</a>                    : 1;  <span class="comment">/**&lt; DTE Parity Error Enable (for 18b SIMPLE mode ONLY)</span>
<a name="l03221"></a>03221 <span class="comment">                                                         When set, all DTE-generated 18b SIMPLE Mode read</span>
<a name="l03222"></a>03222 <span class="comment">                                                         transactions which encounter a parity error (across</span>
<a name="l03223"></a>03223 <span class="comment">                                                         the 17b of data) are reported.</span>
<a name="l03224"></a>03224 <span class="comment">                                                         NOTE: This signal must only be written to a different</span>
<a name="l03225"></a>03225 <span class="comment">                                                         value when there are no DFA thread engines active</span>
<a name="l03226"></a>03226 <span class="comment">                                                         (preferrably during power-on). */</span>
<a name="l03227"></a>03227     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#a9bed803260557225679c7df7c915e4b5">dtesyn</a>                       : 7;  <span class="comment">/**&lt; DTE 29b ECC Failing 6bit Syndrome</span>
<a name="l03228"></a>03228 <span class="comment">                                                         When DTESBE or DTEDBE are set, this field contains</span>
<a name="l03229"></a>03229 <span class="comment">                                                         the failing 7b ECC syndrome. */</span>
<a name="l03230"></a>03230     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#a2ca7dd884091c94bdf31c66296a3bf6e">dtedbina</a>                     : 1;  <span class="comment">/**&lt; DTE 29b Double Bit Error Interrupt Enable bit</span>
<a name="l03231"></a>03231 <span class="comment">                                                         When set, an interrupt is posted for any DTE-generated</span>
<a name="l03232"></a>03232 <span class="comment">                                                         36b SIMPLE Mode read which encounters a double bit</span>
<a name="l03233"></a>03233 <span class="comment">                                                         error. */</span>
<a name="l03234"></a>03234     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#a26a0295a9c50202470fee7d8301c55ee">dtesbina</a>                     : 1;  <span class="comment">/**&lt; DTE 29b Single Bit Error Interrupt Enable bit</span>
<a name="l03235"></a>03235 <span class="comment">                                                         When set, an interrupt is posted for any DTE-generated</span>
<a name="l03236"></a>03236 <span class="comment">                                                         36b SIMPLE Mode read which encounters a single bit</span>
<a name="l03237"></a>03237 <span class="comment">                                                         error (which is also corrected). */</span>
<a name="l03238"></a>03238     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#a8102075581ce76267a4ffaaa042de31d">dtedbe</a>                       : 1;  <span class="comment">/**&lt; DTE 29b Double Bit Error Detected - Status bit</span>
<a name="l03239"></a>03239 <span class="comment">                                                         When set, a double bit error had been detected</span>
<a name="l03240"></a>03240 <span class="comment">                                                         for a DTE-generated 36b SIMPLE Mode read transaction.</span>
<a name="l03241"></a>03241 <span class="comment">                                                         The DTESYN contains the failing syndrome.</span>
<a name="l03242"></a>03242 <span class="comment">                                                         If the DTEDBINA had previously been enabled(set),</span>
<a name="l03243"></a>03243 <span class="comment">                                                         an interrupt will be posted. Software can clear</span>
<a name="l03244"></a>03244 <span class="comment">                                                         the interrupt by writing a 1 to this register bit.</span>
<a name="l03245"></a>03245 <span class="comment">                                                         See also: DFA_MEMFADR CSR which contains more data</span>
<a name="l03246"></a>03246 <span class="comment">                                                         about the memory address/control to help isolate</span>
<a name="l03247"></a>03247 <span class="comment">                                                         the failure.</span>
<a name="l03248"></a>03248 <span class="comment">                                                         NOTE: DTE-generated 18b SIMPLE Mode Read transactions</span>
<a name="l03249"></a>03249 <span class="comment">                                                         do not participate in ECC check/correct). */</span>
<a name="l03250"></a>03250     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#afb66c51bb4bca0b4949d857351fe6630">dtesbe</a>                       : 1;  <span class="comment">/**&lt; DTE 29b Single Bit Error Corrected - Status bit</span>
<a name="l03251"></a>03251 <span class="comment">                                                         When set, a single bit error had been detected and</span>
<a name="l03252"></a>03252 <span class="comment">                                                         corrected for a DTE-generated 36b SIMPLE Mode read</span>
<a name="l03253"></a>03253 <span class="comment">                                                         transaction.</span>
<a name="l03254"></a>03254 <span class="comment">                                                         If the DTEDBE=0, then the DTESYN contains the</span>
<a name="l03255"></a>03255 <span class="comment">                                                         failing syndrome (used during correction).</span>
<a name="l03256"></a>03256 <span class="comment">                                                         NOTE: DTE-generated 18b SIMPLE Mode Read</span>
<a name="l03257"></a>03257 <span class="comment">                                                         transactions do not participate in ECC check/correct).</span>
<a name="l03258"></a>03258 <span class="comment">                                                         If the DTESBINA had previously been enabled(set),</span>
<a name="l03259"></a>03259 <span class="comment">                                                         an interrupt will be posted. Software can clear</span>
<a name="l03260"></a>03260 <span class="comment">                                                         the interrupt by writing a 1 to this register bit.</span>
<a name="l03261"></a>03261 <span class="comment">                                                         See also: DFA_MEMFADR CSR which contains more data</span>
<a name="l03262"></a>03262 <span class="comment">                                                         about the memory address/control to help isolate</span>
<a name="l03263"></a>03263 <span class="comment">                                                         the failure. */</span>
<a name="l03264"></a>03264     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#ac85c5d66cf485df72e3d0a85b627a8e2">dteeccena</a>                    : 1;  <span class="comment">/**&lt; DTE 29b ECC Enable (for 36b SIMPLE mode ONLY)</span>
<a name="l03265"></a>03265 <span class="comment">                                                         When set, 29b ECC is enabled on all DTE-generated</span>
<a name="l03266"></a>03266 <span class="comment">                                                         36b SIMPLE Mode read transactions.</span>
<a name="l03267"></a>03267 <span class="comment">                                                         NOTE: This signal must only be written to a different</span>
<a name="l03268"></a>03268 <span class="comment">                                                         value when there are no DFA thread engines active</span>
<a name="l03269"></a>03269 <span class="comment">                                                         (preferrably during power-on software initialization). */</span>
<a name="l03270"></a>03270     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#aa53206c617d952716453a72afb614998">cp2syn</a>                       : 8;  <span class="comment">/**&lt; PP-CP2 QW ECC Failing 8bit Syndrome</span>
<a name="l03271"></a>03271 <span class="comment">                                                         When CP2SBE or CP2DBE are set, this field contains</span>
<a name="l03272"></a>03272 <span class="comment">                                                         the failing ECC 8b syndrome.</span>
<a name="l03273"></a>03273 <span class="comment">                                                         Refer to CP2ECCENA. */</span>
<a name="l03274"></a>03274     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#a562cb158bcb00073fc30018db289ed34">cp2dbina</a>                     : 1;  <span class="comment">/**&lt; PP-CP2 Double Bit Error Interrupt Enable bit</span>
<a name="l03275"></a>03275 <span class="comment">                                                         When set, an interrupt is posted for any PP-generated</span>
<a name="l03276"></a>03276 <span class="comment">                                                         QW Mode read which encounters a double bit error.</span>
<a name="l03277"></a>03277 <span class="comment">                                                         Refer to CP2DBE. */</span>
<a name="l03278"></a>03278     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#a7c062b37bd892f8cf59f74428e04099b">cp2sbina</a>                     : 1;  <span class="comment">/**&lt; PP-CP2 Single Bit Error Interrupt Enable bit</span>
<a name="l03279"></a>03279 <span class="comment">                                                         When set, an interrupt is posted for any PP-generated</span>
<a name="l03280"></a>03280 <span class="comment">                                                         QW Mode read which encounters a single bit error</span>
<a name="l03281"></a>03281 <span class="comment">                                                         (which is also corrected).</span>
<a name="l03282"></a>03282 <span class="comment">                                                         Refer to CP2SBE. */</span>
<a name="l03283"></a>03283     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#a7968abddf0b20d21841e051038540035">cp2dbe</a>                       : 1;  <span class="comment">/**&lt; PP-CP2 Double Bit Error Detected - Status bit</span>
<a name="l03284"></a>03284 <span class="comment">                                                         When set, a double bit error had been detected</span>
<a name="l03285"></a>03285 <span class="comment">                                                         for a PP-generated QW Mode read transaction.</span>
<a name="l03286"></a>03286 <span class="comment">                                                         The CP2SYN contains the failing syndrome.</span>
<a name="l03287"></a>03287 <span class="comment">                                                          NOTE: PP-generated LW Mode Read transactions</span>
<a name="l03288"></a>03288 <span class="comment">                                                         do not participate in ECC check/correct).</span>
<a name="l03289"></a>03289 <span class="comment">                                                         Refer to CP2ECCENA.</span>
<a name="l03290"></a>03290 <span class="comment">                                                         If the CP2DBINA had previously been enabled(set),</span>
<a name="l03291"></a>03291 <span class="comment">                                                         an interrupt will be posted. Software can clear</span>
<a name="l03292"></a>03292 <span class="comment">                                                         the interrupt by writing a 1 to this register bit.</span>
<a name="l03293"></a>03293 <span class="comment">                                                         See also: DFA_MEMFADR CSR which contains more data</span>
<a name="l03294"></a>03294 <span class="comment">                                                         about the memory address/control to help isolate</span>
<a name="l03295"></a>03295 <span class="comment">                                                         the failure. */</span>
<a name="l03296"></a>03296     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#afd589eb031986f9c1f638ed8fb0d58e4">cp2sbe</a>                       : 1;  <span class="comment">/**&lt; PP-CP2 Single Bit Error Corrected - Status bit</span>
<a name="l03297"></a>03297 <span class="comment">                                                         When set, a single bit error had been detected and</span>
<a name="l03298"></a>03298 <span class="comment">                                                         corrected for a PP-generated QW Mode read</span>
<a name="l03299"></a>03299 <span class="comment">                                                         transaction.</span>
<a name="l03300"></a>03300 <span class="comment">                                                         If the CP2DBE=0, then the CP2SYN contains the</span>
<a name="l03301"></a>03301 <span class="comment">                                                         failing syndrome (used during correction).</span>
<a name="l03302"></a>03302 <span class="comment">                                                         Refer to CP2ECCENA.</span>
<a name="l03303"></a>03303 <span class="comment">                                                         If the CP2SBINA had previously been enabled(set),</span>
<a name="l03304"></a>03304 <span class="comment">                                                         an interrupt will be posted. Software can clear</span>
<a name="l03305"></a>03305 <span class="comment">                                                         the interrupt by writing a 1 to this register bit.</span>
<a name="l03306"></a>03306 <span class="comment">                                                         See also: DFA_MEMFADR CSR which contains more data</span>
<a name="l03307"></a>03307 <span class="comment">                                                         about the memory address/control to help isolate</span>
<a name="l03308"></a>03308 <span class="comment">                                                         the failure.</span>
<a name="l03309"></a>03309 <span class="comment">                                                         NOTE: PP-generated LW Mode Read transactions</span>
<a name="l03310"></a>03310 <span class="comment">                                                         do not participate in ECC check/correct). */</span>
<a name="l03311"></a>03311     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#affc3ca91f5da642bbcb8d0f97bb19f2f">cp2eccena</a>                    : 1;  <span class="comment">/**&lt; PP-CP2 QW ECC Enable (for QW Mode transactions)</span>
<a name="l03312"></a>03312 <span class="comment">                                                         When set, 8bit QW ECC is enabled on all PP-generated</span>
<a name="l03313"></a>03313 <span class="comment">                                                         QW Mode read transactions, CP2SBE and</span>
<a name="l03314"></a>03314 <span class="comment">                                                         CP2DBE may be set, and CP2SYN may be filled.</span>
<a name="l03315"></a>03315 <span class="comment">                                                         NOTE: This signal must only be written to a different</span>
<a name="l03316"></a>03316 <span class="comment">                                                         value when there are no PP-CP2 transactions</span>
<a name="l03317"></a>03317 <span class="comment">                                                         (preferrably during power-on software initialization).</span>
<a name="l03318"></a>03318 <span class="comment">                                                         NOTE: QW refers to a 64-bit LLM Load/Store (intiated</span>
<a name="l03319"></a>03319 <span class="comment">                                                         by a processor core). LW refers to a 36-bit load/store. */</span>
<a name="l03320"></a>03320 <span class="preprocessor">#else</span>
<a name="l03321"></a><a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#affc3ca91f5da642bbcb8d0f97bb19f2f">03321</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#affc3ca91f5da642bbcb8d0f97bb19f2f">cp2eccena</a>                    : 1;
<a name="l03322"></a><a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#afd589eb031986f9c1f638ed8fb0d58e4">03322</a>     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#afd589eb031986f9c1f638ed8fb0d58e4">cp2sbe</a>                       : 1;
<a name="l03323"></a><a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#a7968abddf0b20d21841e051038540035">03323</a>     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#a7968abddf0b20d21841e051038540035">cp2dbe</a>                       : 1;
<a name="l03324"></a><a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#a7c062b37bd892f8cf59f74428e04099b">03324</a>     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#a7c062b37bd892f8cf59f74428e04099b">cp2sbina</a>                     : 1;
<a name="l03325"></a><a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#a562cb158bcb00073fc30018db289ed34">03325</a>     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#a562cb158bcb00073fc30018db289ed34">cp2dbina</a>                     : 1;
<a name="l03326"></a><a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#aa53206c617d952716453a72afb614998">03326</a>     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#aa53206c617d952716453a72afb614998">cp2syn</a>                       : 8;
<a name="l03327"></a><a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#ac85c5d66cf485df72e3d0a85b627a8e2">03327</a>     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#ac85c5d66cf485df72e3d0a85b627a8e2">dteeccena</a>                    : 1;
<a name="l03328"></a><a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#afb66c51bb4bca0b4949d857351fe6630">03328</a>     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#afb66c51bb4bca0b4949d857351fe6630">dtesbe</a>                       : 1;
<a name="l03329"></a><a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#a8102075581ce76267a4ffaaa042de31d">03329</a>     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#a8102075581ce76267a4ffaaa042de31d">dtedbe</a>                       : 1;
<a name="l03330"></a><a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#a26a0295a9c50202470fee7d8301c55ee">03330</a>     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#a26a0295a9c50202470fee7d8301c55ee">dtesbina</a>                     : 1;
<a name="l03331"></a><a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#a2ca7dd884091c94bdf31c66296a3bf6e">03331</a>     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#a2ca7dd884091c94bdf31c66296a3bf6e">dtedbina</a>                     : 1;
<a name="l03332"></a><a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#a9bed803260557225679c7df7c915e4b5">03332</a>     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#a9bed803260557225679c7df7c915e4b5">dtesyn</a>                       : 7;
<a name="l03333"></a><a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#a98e6989fdb71927e36927868bc4a0442">03333</a>     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#a98e6989fdb71927e36927868bc4a0442">dteparena</a>                    : 1;
<a name="l03334"></a><a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#ab601c8f9278a9a8a0f08bf978da22169">03334</a>     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#ab601c8f9278a9a8a0f08bf978da22169">dteperr</a>                      : 1;
<a name="l03335"></a><a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#a33d1c187ec67768447e66c62f96d5e94">03335</a>     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#a33d1c187ec67768447e66c62f96d5e94">dtepina</a>                      : 1;
<a name="l03336"></a><a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#ae4d9d4203fd1b4bcc88d222cf9bfb63e">03336</a>     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#ae4d9d4203fd1b4bcc88d222cf9bfb63e">cp2parena</a>                    : 1;
<a name="l03337"></a><a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#a75b0ac65923709122023fd7e0e184862">03337</a>     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#a75b0ac65923709122023fd7e0e184862">cp2perr</a>                      : 1;
<a name="l03338"></a><a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#ab8a9a74526df823f8e253a1e4fd77626">03338</a>     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#ab8a9a74526df823f8e253a1e4fd77626">cp2pina</a>                      : 1;
<a name="l03339"></a><a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#a909a0bb22b6d8e83f9ecf51083ceb515">03339</a>     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#a909a0bb22b6d8e83f9ecf51083ceb515">dblovf</a>                       : 1;
<a name="l03340"></a><a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#aa8a0a85a9cbb5e252509f3e0f6dc556d">03340</a>     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#aa8a0a85a9cbb5e252509f3e0f6dc556d">dblina</a>                       : 1;
<a name="l03341"></a><a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#aafd939e42c07a0933e962bbf0506ba16">03341</a>     uint64_t <a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html#aafd939e42c07a0933e962bbf0506ba16">reserved_33_63</a>               : 31;
<a name="l03342"></a>03342 <span class="preprocessor">#endif</span>
<a name="l03343"></a>03343 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__err.html#ac84773d8e10903aa813a7d852a17af20">s</a>;
<a name="l03344"></a><a class="code" href="unioncvmx__dfa__err.html#a2880639cb5dc09e61930a9e9a31d2755">03344</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html">cvmx_dfa_err_s</a>                 <a class="code" href="unioncvmx__dfa__err.html#a2880639cb5dc09e61930a9e9a31d2755">cn31xx</a>;
<a name="l03345"></a><a class="code" href="unioncvmx__dfa__err.html#ab8157cfbc0e165b6e7daade44c799c1c">03345</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html">cvmx_dfa_err_s</a>                 <a class="code" href="unioncvmx__dfa__err.html#ab8157cfbc0e165b6e7daade44c799c1c">cn38xx</a>;
<a name="l03346"></a><a class="code" href="unioncvmx__dfa__err.html#a565515bbeb8bdc394af924e038ea2a49">03346</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html">cvmx_dfa_err_s</a>                 <a class="code" href="unioncvmx__dfa__err.html#a565515bbeb8bdc394af924e038ea2a49">cn38xxp2</a>;
<a name="l03347"></a><a class="code" href="unioncvmx__dfa__err.html#a3baaf3c1f39ba6c01bdf0150848aeb06">03347</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html">cvmx_dfa_err_s</a>                 <a class="code" href="unioncvmx__dfa__err.html#a3baaf3c1f39ba6c01bdf0150848aeb06">cn58xx</a>;
<a name="l03348"></a><a class="code" href="unioncvmx__dfa__err.html#a2cdcfccaed5f0954cb42a33976ad5338">03348</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__err_1_1cvmx__dfa__err__s.html">cvmx_dfa_err_s</a>                 <a class="code" href="unioncvmx__dfa__err.html#a2cdcfccaed5f0954cb42a33976ad5338">cn58xxp1</a>;
<a name="l03349"></a>03349 };
<a name="l03350"></a><a class="code" href="cvmx-dfa-defs_8h.html#a6a441a175d904a4e8ed4161c5bad1e3d">03350</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__err.html" title="cvmx_dfa_err">cvmx_dfa_err</a> <a class="code" href="unioncvmx__dfa__err.html" title="cvmx_dfa_err">cvmx_dfa_err_t</a>;
<a name="l03351"></a>03351 <span class="comment"></span>
<a name="l03352"></a>03352 <span class="comment">/**</span>
<a name="l03353"></a>03353 <span class="comment"> * cvmx_dfa_error</span>
<a name="l03354"></a>03354 <span class="comment"> *</span>
<a name="l03355"></a>03355 <span class="comment"> * Description:</span>
<a name="l03356"></a>03356 <span class="comment"> *</span>
<a name="l03357"></a>03357 <span class="comment"> */</span>
<a name="l03358"></a><a class="code" href="unioncvmx__dfa__error.html">03358</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__error.html" title="cvmx_dfa_error">cvmx_dfa_error</a> {
<a name="l03359"></a><a class="code" href="unioncvmx__dfa__error.html#a24dadd527e92953bbfe3c2bee4385e21">03359</a>     uint64_t <a class="code" href="unioncvmx__dfa__error.html#a24dadd527e92953bbfe3c2bee4385e21">u64</a>;
<a name="l03360"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html">03360</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html">cvmx_dfa_error_s</a> {
<a name="l03361"></a>03361 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03362"></a>03362 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#aad8f666a45c2f5bb26deea91c29d19eb">reserved_20_63</a>               : 44;
<a name="l03363"></a>03363     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#a4cff0120148a8dc9a270d520838164ef">osmerr</a>                       : 1;  <span class="comment">/**&lt; OSM reported an error with the response data. */</span>
<a name="l03364"></a>03364     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#a9b1d5c36b69df6ec4f1036983226da20">replerr</a>                      : 1;  <span class="comment">/**&lt; HFA illegal replication factor error. HFA only supports 1*, 2*, and 4* port replication.</span>
<a name="l03365"></a>03365 <span class="comment">                                                         Legal configurations for memory are to support 2 port or 4 port configurations.</span>
<a name="l03366"></a>03366 <span class="comment">                                                         The REPLERR interrupt is set in the following illegal configuration cases:</span>
<a name="l03367"></a>03367 <span class="comment">                                                         * An 8* replication factor is detected for any memory reference.</span>
<a name="l03368"></a>03368 <span class="comment">                                                         * A 4* replication factor is detected for any memory reference when only 2</span>
<a name="l03369"></a>03369 <span class="comment">                                                         memory ports are enabled.</span>
<a name="l03370"></a>03370 <span class="comment">                                                         * If [REPLERR] is set during a HFA graph walk operation, the walk prematurely</span>
<a name="l03371"></a>03371 <span class="comment">                                                         terminates with RWORD0[REA]=ERR. If [REPLERR] is set during a IOI-direct CSR</span>
<a name="l03372"></a>03372 <span class="comment">                                                         read access to HFA memory region, the CSR read response data is unpredictable. */</span>
<a name="l03373"></a>03373     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#ae1cd8baed3f03300fe60564c9fff567b">dfanxm</a>                       : 1;  <span class="comment">/**&lt; HFA nonexistent memory access. HTEs (and backdoor CSR HFA memory region read</span>
<a name="l03374"></a>03374 <span class="comment">                                                         operations) have access to the following 40-bit L2/DRAM address space, which</span>
<a name="l03375"></a>03375 <span class="comment">                                                         maps to a 38-bit physical DDR3/4 SDRAM address space.</span>
<a name="l03376"></a>03376 <span class="comment">                                                         DR0: 0x0 0000 0000 0000 to 0x0 0000 0FFF FFFF</span>
<a name="l03377"></a>03377 <span class="comment">                                                         maps to lower 256MB of physical DDR3/4 SDRAM.</span>
<a name="l03378"></a>03378 <span class="comment">                                                         DR1: 0x0 0000 2000 0000 to 0x0 0020 0FFF FFFF</span>
<a name="l03379"></a>03379 <span class="comment">                                                         maps to upper 127.75GB of DDR3/4 SDRAM.</span>
<a name="l03380"></a>03380 <span class="comment">                                                         In the event the HFA generates a reference to the L2/DRAM address hole (0x0000.0FFF.FFFF -</span>
<a name="l03381"></a>03381 <span class="comment">                                                         0x0000.1FFF.FFFF) or to an address above 0x0020.0FFF.FFFF, the DFANXM programmable</span>
<a name="l03382"></a>03382 <span class="comment">                                                         interrupt bit will be set.</span>
<a name="l03383"></a>03383 <span class="comment">                                                         Software Note:</span>
<a name="l03384"></a>03384 <span class="comment">                                                         Both the 1) software HFA graph compiler and the 2) software IOI-direct CSR accesses to HFA</span>
<a name="l03385"></a>03385 <span class="comment">                                                         memory region must avoid making references to these nonexistent memory regions.</span>
<a name="l03386"></a>03386 <span class="comment">                                                         If [DFANXM] is set during a HFA graph walk operation, the walk is prematurely terminated</span>
<a name="l03387"></a>03387 <span class="comment">                                                         with RWORD0[REA]=ERR. If [DFANXM] is set during a IOI-direct CSR read access to HFA memory</span>
<a name="l03388"></a>03388 <span class="comment">                                                         region, the CSR read response data is forced to</span>
<a name="l03389"></a>03389 <span class="comment">                                                         128&apos;hBADE_FEED_DEAD_BEEF_FACE_CAFE_BEAD_C0DE. (The 64-bit doubleword being accessed,</span>
<a name="l03390"></a>03390 <span class="comment">                                                         either the upper or lower doubleword will be returned). */</span>
<a name="l03391"></a>03391     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#a8a87fcf9f949a1faf61d1a682c27fcfa">cndrd</a>                        : 1;  <span class="comment">/**&lt; If any of the clusters detected a parity error on RAM1, this additional bit further</span>
<a name="l03392"></a>03392 <span class="comment">                                                         specifies that the RAM1 parity error was detected during a CND-RD (cache node metadata</span>
<a name="l03393"></a>03393 <span class="comment">                                                         read operation).</span>
<a name="l03394"></a>03394 <span class="comment">                                                         This bit is set if ANY node cluster&apos;s RAM1 accesses detect a CNDRD error. */</span>
<a name="l03395"></a>03395     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#adaf683071cd3ba478b8b4c44dd720051">reserved_15_15</a>               : 1;
<a name="l03396"></a>03396     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#a4e44e7dffeda4025d34b587540ea35d2">dlc1_ovferr</a>                  : 1;  <span class="comment">/**&lt; DLC1 FIFO overflow error detected. This condition should never architecturally occur, and</span>
<a name="l03397"></a>03397 <span class="comment">                                                         is here in case hardware credit/debit scheme is not working. */</span>
<a name="l03398"></a>03398     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#a439aad31f62b8aa71e7eb44ac190583a">dlc0_ovferr</a>                  : 1;  <span class="comment">/**&lt; DLC0 FIFO overflow error detected. This condition should never architecturally occur, and</span>
<a name="l03399"></a>03399 <span class="comment">                                                         is here in case hardware credit/debit scheme is not working. */</span>
<a name="l03400"></a>03400     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#a641876c5428c92286f268f94d94255c4">dc3perr</a>                      : 3;  <span class="comment">/**&lt; Cluster 3 RAM[3:1] parity error detected. See also DFA_DTCFADR, which contains the failing</span>
<a name="l03401"></a>03401 <span class="comment">                                                         addresses for the internal node cache RAMs. */</span>
<a name="l03402"></a>03402     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#a31b06099291dc9faf1c8f87d7609dc5a">dc2perr</a>                      : 3;  <span class="comment">/**&lt; Cluster 2 RAM[3:1] parity error detected. See also DFA_DTCFADR, which contains the failing</span>
<a name="l03403"></a>03403 <span class="comment">                                                         addresses for the internal node cache RAMs. */</span>
<a name="l03404"></a>03404     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#a7ea24b741b249d7fbd4f28be2b74b317">dc1perr</a>                      : 3;  <span class="comment">/**&lt; Cluster 1 RAM[3:1] parity error detected. See also DFA_DTCFADR, which contains the failing</span>
<a name="l03405"></a>03405 <span class="comment">                                                         addresses for the internal node cache RAMs. */</span>
<a name="l03406"></a>03406     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#a23930d6059e5664679e70ca24127e3bd">dc0perr</a>                      : 3;  <span class="comment">/**&lt; Cluster 0 RAM[3:1] parity error detected. See also DFA_DTCFADR register, which contains</span>
<a name="l03407"></a>03407 <span class="comment">                                                         the failing addresses for the graph-cache RAMs. */</span>
<a name="l03408"></a>03408     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#a35f1b87eea9e450d442295466ae6a447">dblovf</a>                       : 1;  <span class="comment">/**&lt; Doorbell overflow detected - status bit. When set, DFA_DBELL[DBELL]</span>
<a name="l03409"></a>03409 <span class="comment">                                                         had overflowed (software wrote too many doorbell requests). If the DBLINA had previously</span>
<a name="l03410"></a>03410 <span class="comment">                                                         been enabled (set), an interrupt will be posted. Software can clear the interrupt by</span>
<a name="l03411"></a>03411 <span class="comment">                                                         writing a 1 to this register bit.</span>
<a name="l03412"></a>03412 <span class="comment">                                                         Detection of a doorbell register overflow is a catastrophic error that may leave the HFA</span>
<a name="l03413"></a>03413 <span class="comment">                                                         hardware in an unrecoverable state. */</span>
<a name="l03414"></a>03414 <span class="preprocessor">#else</span>
<a name="l03415"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#a35f1b87eea9e450d442295466ae6a447">03415</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#a35f1b87eea9e450d442295466ae6a447">dblovf</a>                       : 1;
<a name="l03416"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#a23930d6059e5664679e70ca24127e3bd">03416</a>     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#a23930d6059e5664679e70ca24127e3bd">dc0perr</a>                      : 3;
<a name="l03417"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#a7ea24b741b249d7fbd4f28be2b74b317">03417</a>     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#a7ea24b741b249d7fbd4f28be2b74b317">dc1perr</a>                      : 3;
<a name="l03418"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#a31b06099291dc9faf1c8f87d7609dc5a">03418</a>     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#a31b06099291dc9faf1c8f87d7609dc5a">dc2perr</a>                      : 3;
<a name="l03419"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#a641876c5428c92286f268f94d94255c4">03419</a>     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#a641876c5428c92286f268f94d94255c4">dc3perr</a>                      : 3;
<a name="l03420"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#a439aad31f62b8aa71e7eb44ac190583a">03420</a>     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#a439aad31f62b8aa71e7eb44ac190583a">dlc0_ovferr</a>                  : 1;
<a name="l03421"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#a4e44e7dffeda4025d34b587540ea35d2">03421</a>     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#a4e44e7dffeda4025d34b587540ea35d2">dlc1_ovferr</a>                  : 1;
<a name="l03422"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#adaf683071cd3ba478b8b4c44dd720051">03422</a>     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#adaf683071cd3ba478b8b4c44dd720051">reserved_15_15</a>               : 1;
<a name="l03423"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#a8a87fcf9f949a1faf61d1a682c27fcfa">03423</a>     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#a8a87fcf9f949a1faf61d1a682c27fcfa">cndrd</a>                        : 1;
<a name="l03424"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#ae1cd8baed3f03300fe60564c9fff567b">03424</a>     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#ae1cd8baed3f03300fe60564c9fff567b">dfanxm</a>                       : 1;
<a name="l03425"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#a9b1d5c36b69df6ec4f1036983226da20">03425</a>     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#a9b1d5c36b69df6ec4f1036983226da20">replerr</a>                      : 1;
<a name="l03426"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#a4cff0120148a8dc9a270d520838164ef">03426</a>     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#a4cff0120148a8dc9a270d520838164ef">osmerr</a>                       : 1;
<a name="l03427"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#aad8f666a45c2f5bb26deea91c29d19eb">03427</a>     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html#aad8f666a45c2f5bb26deea91c29d19eb">reserved_20_63</a>               : 44;
<a name="l03428"></a>03428 <span class="preprocessor">#endif</span>
<a name="l03429"></a>03429 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__error.html#a46655c7b314a8c8f949443b8753e28a1">s</a>;
<a name="l03430"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn61xx.html">03430</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn61xx.html">cvmx_dfa_error_cn61xx</a> {
<a name="l03431"></a>03431 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03432"></a>03432 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn61xx.html#af66cd98c825e03b5e1d1673747081be2">reserved_19_63</a>               : 45;
<a name="l03433"></a>03433     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn61xx.html#a2ebec154591b84197f1f43f8fb6ff558">replerr</a>                      : 1;  <span class="comment">/**&lt; DFA Illegal Replication Factor Error</span>
<a name="l03434"></a>03434 <span class="comment">                                                         For o68: DFA only supports 1x, 2x, and 4x port replication.</span>
<a name="l03435"></a>03435 <span class="comment">                                                         Legal configurations for memory are to support 2 port or</span>
<a name="l03436"></a>03436 <span class="comment">                                                         4 port configurations.</span>
<a name="l03437"></a>03437 <span class="comment">                                                         The REPLERR interrupt will be set in the following illegal</span>
<a name="l03438"></a>03438 <span class="comment">                                                         configuration cases:</span>
<a name="l03439"></a>03439 <span class="comment">                                                             1) An 8x replication factor is detected for any memory reference.</span>
<a name="l03440"></a>03440 <span class="comment">                                                             2) A 4x replication factor is detected for any memory reference</span>
<a name="l03441"></a>03441 <span class="comment">                                                                when only 2 memory ports are enabled.</span>
<a name="l03442"></a>03442 <span class="comment">                                                         NOTE: If REPLERR is set during a DFA Graph Walk operation,</span>
<a name="l03443"></a>03443 <span class="comment">                                                         then the walk will prematurely terminate with RWORD0[REA]=ERR.</span>
<a name="l03444"></a>03444 <span class="comment">                                                         If REPLERR is set during a NCB-Direct CSR read access to DFA</span>
<a name="l03445"></a>03445 <span class="comment">                                                         Memory REGION, then the CSR read response data is UNPREDICTABLE. */</span>
<a name="l03446"></a>03446     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn61xx.html#ada1fb87df9ee461c667c613784fbb542">dfanxm</a>                       : 1;  <span class="comment">/**&lt; DFA Non-existent Memory Access</span>
<a name="l03447"></a>03447 <span class="comment">                                                         For o68/o61: DTEs (and backdoor CSR DFA Memory REGION reads)</span>
<a name="l03448"></a>03448 <span class="comment">                                                         have access to the following 38bit L2/DRAM address space</span>
<a name="l03449"></a>03449 <span class="comment">                                                         which maps to a 37bit physical DDR3 SDRAM address space.</span>
<a name="l03450"></a>03450 <span class="comment">                                                         see:</span>
<a name="l03451"></a>03451 <span class="comment">                                                         DR0: 0x0 0000 0000 0000 to 0x0 0000 0FFF FFFF</span>
<a name="l03452"></a>03452 <span class="comment">                                                                 maps to lower 256MB of physical DDR3 SDRAM</span>
<a name="l03453"></a>03453 <span class="comment">                                                         DR1: 0x0 0000 2000 0000 to 0x0 0020 0FFF FFFF</span>
<a name="l03454"></a>03454 <span class="comment">                                                                 maps to upper 127.75GB of DDR3 SDRAM</span>
<a name="l03455"></a>03455 <span class="comment">                                                                    L2/DRAM address space                     Physical DDR3 SDRAM Address space</span>
<a name="l03456"></a>03456 <span class="comment">                                                                      (38bit address)                           (37bit address)</span>
<a name="l03457"></a>03457 <span class="comment">                                                                       +-----------+ 0x0020.0FFF.FFFF</span>
<a name="l03458"></a>03458 <span class="comment">                                                                       |</span>
<a name="l03459"></a>03459 <span class="comment">                                                                      ===   DR1   ===                          +-----------+ 0x001F.FFFF.FFFF</span>
<a name="l03460"></a>03460 <span class="comment">                                                          (128GB-256MB)|           |                           |</span>
<a name="l03461"></a>03461 <span class="comment">                                                                       |           |                     =&gt;    |           |  (128GB-256MB)</span>
<a name="l03462"></a>03462 <span class="comment">                                                                       +-----------+ 0x0000.1FFF.FFFF          |   DR1</span>
<a name="l03463"></a>03463 <span class="comment">                                                               256MB   |   HOLE    |   (DO NOT USE)            |</span>
<a name="l03464"></a>03464 <span class="comment">                                                                       +-----------+ 0x0000.0FFF.FFFF          +-----------+ 0x0000.0FFF.FFFF</span>
<a name="l03465"></a>03465 <span class="comment">                                                               256MB   |    DR0    |                           |   DR0     |   (256MB)</span>
<a name="l03466"></a>03466 <span class="comment">                                                                       +-----------+ 0x0000.0000.0000          +-----------+ 0x0000.0000.0000</span>
<a name="l03467"></a>03467 <span class="comment">                                                         In the event the DFA generates a reference to the L2/DRAM</span>
<a name="l03468"></a>03468 <span class="comment">                                                         address hole (0x0000.0FFF.FFFF - 0x0000.1FFF.FFFF) or to</span>
<a name="l03469"></a>03469 <span class="comment">                                                         an address above 0x0020.0FFF.FFFF, the DFANXM programmable</span>
<a name="l03470"></a>03470 <span class="comment">                                                         interrupt bit will be set.</span>
<a name="l03471"></a>03471 <span class="comment">                                                         SWNOTE: Both the 1) SW DFA Graph compiler and the 2) SW NCB-Direct CSR</span>
<a name="l03472"></a>03472 <span class="comment">                                                         accesses to DFA Memory REGION MUST avoid making references</span>
<a name="l03473"></a>03473 <span class="comment">                                                         to these non-existent memory regions.</span>
<a name="l03474"></a>03474 <span class="comment">                                                         NOTE: If DFANXM is set during a DFA Graph Walk operation,</span>
<a name="l03475"></a>03475 <span class="comment">                                                         then the walk will prematurely terminate with RWORD0[REA]=ERR.</span>
<a name="l03476"></a>03476 <span class="comment">                                                         If DFANXM is set during a NCB-Direct CSR read access to DFA</span>
<a name="l03477"></a>03477 <span class="comment">                                                         Memory REGION, then the CSR read response data is forced to</span>
<a name="l03478"></a>03478 <span class="comment">                                                         128&apos;hBADE_FEED_DEAD_BEEF_FACE_CAFE_BEAD_C0DE. (NOTE: the QW</span>
<a name="l03479"></a>03479 <span class="comment">                                                         being accessed, either the upper or lower QW will be returned). */</span>
<a name="l03480"></a>03480     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn61xx.html#ad6fa3b2517576756f4c1c4f76d4baab7">cndrd</a>                        : 1;  <span class="comment">/**&lt; If any of the cluster&apos;s detected a Parity error on RAM1</span>
<a name="l03481"></a>03481 <span class="comment">                                                         this additional bit further specifies that the</span>
<a name="l03482"></a>03482 <span class="comment">                                                         RAM1 parity error was detected during a CND-RD</span>
<a name="l03483"></a>03483 <span class="comment">                                                         (Cache Node Metadata Read).</span>
<a name="l03484"></a>03484 <span class="comment"></span>
<a name="l03485"></a>03485 <span class="comment">                                                         For CNDRD Parity Error, the previous CNA arc fetch</span>
<a name="l03486"></a>03486 <span class="comment">                                                         information is written to RWORD1+ as follows:</span>
<a name="l03487"></a>03487 <span class="comment">                                                            RWORD1+[NTYPE]=MNODE</span>
<a name="l03488"></a>03488 <span class="comment">                                                            RWORD1+[NDNID]=cna.ndnid</span>
<a name="l03489"></a>03489 <span class="comment">                                                            RWORD1+[NHMSK]=cna.hmsk</span>
<a name="l03490"></a>03490 <span class="comment">                                                            RWORD1+[NNPTR]=cna.nnptr[13:0]</span>
<a name="l03491"></a>03491 <span class="comment">                                                         NOTE: This bit is set if ANY node cluster&apos;s RAM1 accesses</span>
<a name="l03492"></a>03492 <span class="comment">                                                         detect a CNDRD error. */</span>
<a name="l03493"></a>03493     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn61xx.html#acbd3c0206f1b3468a5b111e91440f1e4">reserved_14_15</a>               : 2;
<a name="l03494"></a>03494     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn61xx.html#ab4018e5d431f13f6d86c390d821ec040">dlc0_ovferr</a>                  : 1;  <span class="comment">/**&lt; DLC0 Fifo Overflow Error Detected</span>
<a name="l03495"></a>03495 <span class="comment">                                                         This condition should NEVER architecturally occur, and</span>
<a name="l03496"></a>03496 <span class="comment">                                                         is here in case HW credit/debit scheme is not working. */</span>
<a name="l03497"></a>03497     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn61xx.html#a2074f54ae6cd7abe7c75aa66e84bf91c">reserved_4_12</a>                : 9;
<a name="l03498"></a>03498     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn61xx.html#aae48b661d5276d77e647f92c89977246">dc0perr</a>                      : 3;  <span class="comment">/**&lt; Cluster#0 RAM[3:1] Parity Error Detected</span>
<a name="l03499"></a>03499 <span class="comment">                                                         See also DFA_DTCFADR register which contains the</span>
<a name="l03500"></a>03500 <span class="comment">                                                         failing addresses for the internal node cache RAMs. */</span>
<a name="l03501"></a>03501     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn61xx.html#a0788a2a0e1355c03f5dacf773bfe0627">dblovf</a>                       : 1;  <span class="comment">/**&lt; Doorbell Overflow detected - Status bit</span>
<a name="l03502"></a>03502 <span class="comment">                                                         When set, the 20b accumulated doorbell register</span>
<a name="l03503"></a>03503 <span class="comment">                                                         had overflowed (SW wrote too many doorbell requests).</span>
<a name="l03504"></a>03504 <span class="comment">                                                         If the DBLINA had previously been enabled(set),</span>
<a name="l03505"></a>03505 <span class="comment">                                                         an interrupt will be posted. Software can clear</span>
<a name="l03506"></a>03506 <span class="comment">                                                         the interrupt by writing a 1 to this register bit.</span>
<a name="l03507"></a>03507 <span class="comment">                                                         NOTE: Detection of a Doorbell Register overflow</span>
<a name="l03508"></a>03508 <span class="comment">                                                         is a catastrophic error which may leave the DFA</span>
<a name="l03509"></a>03509 <span class="comment">                                                         HW in an unrecoverable state. */</span>
<a name="l03510"></a>03510 <span class="preprocessor">#else</span>
<a name="l03511"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn61xx.html#a0788a2a0e1355c03f5dacf773bfe0627">03511</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn61xx.html#a0788a2a0e1355c03f5dacf773bfe0627">dblovf</a>                       : 1;
<a name="l03512"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn61xx.html#aae48b661d5276d77e647f92c89977246">03512</a>     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn61xx.html#aae48b661d5276d77e647f92c89977246">dc0perr</a>                      : 3;
<a name="l03513"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn61xx.html#a2074f54ae6cd7abe7c75aa66e84bf91c">03513</a>     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn61xx.html#a2074f54ae6cd7abe7c75aa66e84bf91c">reserved_4_12</a>                : 9;
<a name="l03514"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn61xx.html#ab4018e5d431f13f6d86c390d821ec040">03514</a>     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn61xx.html#ab4018e5d431f13f6d86c390d821ec040">dlc0_ovferr</a>                  : 1;
<a name="l03515"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn61xx.html#acbd3c0206f1b3468a5b111e91440f1e4">03515</a>     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn61xx.html#acbd3c0206f1b3468a5b111e91440f1e4">reserved_14_15</a>               : 2;
<a name="l03516"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn61xx.html#ad6fa3b2517576756f4c1c4f76d4baab7">03516</a>     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn61xx.html#ad6fa3b2517576756f4c1c4f76d4baab7">cndrd</a>                        : 1;
<a name="l03517"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn61xx.html#ada1fb87df9ee461c667c613784fbb542">03517</a>     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn61xx.html#ada1fb87df9ee461c667c613784fbb542">dfanxm</a>                       : 1;
<a name="l03518"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn61xx.html#a2ebec154591b84197f1f43f8fb6ff558">03518</a>     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn61xx.html#a2ebec154591b84197f1f43f8fb6ff558">replerr</a>                      : 1;
<a name="l03519"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn61xx.html#af66cd98c825e03b5e1d1673747081be2">03519</a>     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn61xx.html#af66cd98c825e03b5e1d1673747081be2">reserved_19_63</a>               : 45;
<a name="l03520"></a>03520 <span class="preprocessor">#endif</span>
<a name="l03521"></a>03521 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__error.html#a39ba69f24416a0f44251db2b8fdfe43e">cn61xx</a>;
<a name="l03522"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn63xx.html">03522</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn63xx.html">cvmx_dfa_error_cn63xx</a> {
<a name="l03523"></a>03523 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03524"></a>03524 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn63xx.html#a0566fe0ce06654b857f8082a292cb78e">reserved_17_63</a>               : 47;
<a name="l03525"></a>03525     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn63xx.html#ade486133524512803023901fc1e1b3aa">cndrd</a>                        : 1;  <span class="comment">/**&lt; If DC0PERR[0]=1 indicating a RAM1 Parity error,</span>
<a name="l03526"></a>03526 <span class="comment">                                                         this additional bit further specifies that the</span>
<a name="l03527"></a>03527 <span class="comment">                                                         RAM1 parity error was detected during a CND-RD</span>
<a name="l03528"></a>03528 <span class="comment">                                                         (Cache Node Metadata Read).</span>
<a name="l03529"></a>03529 <span class="comment"></span>
<a name="l03530"></a>03530 <span class="comment">                                                         For CNDRD Parity Error, the previous CNA arc fetch</span>
<a name="l03531"></a>03531 <span class="comment">                                                         information is written to RWORD1+ as follows:</span>
<a name="l03532"></a>03532 <span class="comment">                                                            RWORD1+[NTYPE]=MNODE</span>
<a name="l03533"></a>03533 <span class="comment">                                                            RWORD1+[NDNID]=cna.ndnid</span>
<a name="l03534"></a>03534 <span class="comment">                                                            RWORD1+[NHMSK]=cna.hmsk</span>
<a name="l03535"></a>03535 <span class="comment">                                                            RWORD1+[NNPTR]=cna.nnptr[13:0] */</span>
<a name="l03536"></a>03536     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn63xx.html#ac9b016852c7398a5a8cbfd9b7956e7ad">reserved_4_15</a>                : 12;
<a name="l03537"></a>03537     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn63xx.html#a68cce0d928afe08eecb9d317eec3ba34">dc0perr</a>                      : 3;  <span class="comment">/**&lt; RAM[3:1] Parity Error Detected from Node Cluster \#0</span>
<a name="l03538"></a>03538 <span class="comment">                                                         See also DFA_DTCFADR register which contains the</span>
<a name="l03539"></a>03539 <span class="comment">                                                         failing addresses for the internal node cache RAMs. */</span>
<a name="l03540"></a>03540     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn63xx.html#a0e4fd246fdcacd6f07e2f764840f23bb">dblovf</a>                       : 1;  <span class="comment">/**&lt; Doorbell Overflow detected - Status bit</span>
<a name="l03541"></a>03541 <span class="comment">                                                         When set, the 20b accumulated doorbell register</span>
<a name="l03542"></a>03542 <span class="comment">                                                         had overflowed (SW wrote too many doorbell requests).</span>
<a name="l03543"></a>03543 <span class="comment">                                                         If the DBLINA had previously been enabled(set),</span>
<a name="l03544"></a>03544 <span class="comment">                                                         an interrupt will be posted. Software can clear</span>
<a name="l03545"></a>03545 <span class="comment">                                                         the interrupt by writing a 1 to this register bit.</span>
<a name="l03546"></a>03546 <span class="comment">                                                         NOTE: Detection of a Doorbell Register overflow</span>
<a name="l03547"></a>03547 <span class="comment">                                                         is a catastrophic error which may leave the DFA</span>
<a name="l03548"></a>03548 <span class="comment">                                                         HW in an unrecoverable state. */</span>
<a name="l03549"></a>03549 <span class="preprocessor">#else</span>
<a name="l03550"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn63xx.html#a0e4fd246fdcacd6f07e2f764840f23bb">03550</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn63xx.html#a0e4fd246fdcacd6f07e2f764840f23bb">dblovf</a>                       : 1;
<a name="l03551"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn63xx.html#a68cce0d928afe08eecb9d317eec3ba34">03551</a>     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn63xx.html#a68cce0d928afe08eecb9d317eec3ba34">dc0perr</a>                      : 3;
<a name="l03552"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn63xx.html#ac9b016852c7398a5a8cbfd9b7956e7ad">03552</a>     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn63xx.html#ac9b016852c7398a5a8cbfd9b7956e7ad">reserved_4_15</a>                : 12;
<a name="l03553"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn63xx.html#ade486133524512803023901fc1e1b3aa">03553</a>     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn63xx.html#ade486133524512803023901fc1e1b3aa">cndrd</a>                        : 1;
<a name="l03554"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn63xx.html#a0566fe0ce06654b857f8082a292cb78e">03554</a>     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn63xx.html#a0566fe0ce06654b857f8082a292cb78e">reserved_17_63</a>               : 47;
<a name="l03555"></a>03555 <span class="preprocessor">#endif</span>
<a name="l03556"></a>03556 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__error.html#afc7699d9a9788463a785b12c8a64a19a">cn63xx</a>;
<a name="l03557"></a><a class="code" href="unioncvmx__dfa__error.html#a7df9f4d529ed334f566d949de368a4df">03557</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn63xx.html">cvmx_dfa_error_cn63xx</a>          <a class="code" href="unioncvmx__dfa__error.html#a7df9f4d529ed334f566d949de368a4df">cn63xxp1</a>;
<a name="l03558"></a><a class="code" href="unioncvmx__dfa__error.html#a332580333cdc22af54c7d55466fa1a18">03558</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn63xx.html">cvmx_dfa_error_cn63xx</a>          <a class="code" href="unioncvmx__dfa__error.html#a332580333cdc22af54c7d55466fa1a18">cn66xx</a>;
<a name="l03559"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html">03559</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html">cvmx_dfa_error_cn68xx</a> {
<a name="l03560"></a>03560 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03561"></a>03561 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html#ae9b49dbb15aed8cac5bbc8f48eb58a90">reserved_19_63</a>               : 45;
<a name="l03562"></a>03562     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html#a9d3c7b9be62c07e9956ee0da8c5109d8">replerr</a>                      : 1;  <span class="comment">/**&lt; DFA Illegal Replication Factor Error</span>
<a name="l03563"></a>03563 <span class="comment">                                                         For o68: DFA only supports 1x, 2x, and 4x port replication.</span>
<a name="l03564"></a>03564 <span class="comment">                                                         Legal configurations for memory are to support 2 port or</span>
<a name="l03565"></a>03565 <span class="comment">                                                         4 port configurations.</span>
<a name="l03566"></a>03566 <span class="comment">                                                         The REPLERR interrupt will be set in the following illegal</span>
<a name="l03567"></a>03567 <span class="comment">                                                         configuration cases:</span>
<a name="l03568"></a>03568 <span class="comment">                                                             1) An 8x replication factor is detected for any memory reference.</span>
<a name="l03569"></a>03569 <span class="comment">                                                             2) A 4x replication factor is detected for any memory reference</span>
<a name="l03570"></a>03570 <span class="comment">                                                                when only 2 memory ports are enabled.</span>
<a name="l03571"></a>03571 <span class="comment">                                                         NOTE: If REPLERR is set during a DFA Graph Walk operation,</span>
<a name="l03572"></a>03572 <span class="comment">                                                         then the walk will prematurely terminate with RWORD0[REA]=ERR.</span>
<a name="l03573"></a>03573 <span class="comment">                                                         If REPLERR is set during a NCB-Direct CSR read access to DFA</span>
<a name="l03574"></a>03574 <span class="comment">                                                         Memory REGION, then the CSR read response data is UNPREDICTABLE. */</span>
<a name="l03575"></a>03575     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html#a54098e5be4845a8bff450e260378ad77">dfanxm</a>                       : 1;  <span class="comment">/**&lt; DFA Non-existent Memory Access</span>
<a name="l03576"></a>03576 <span class="comment">                                                         For o68: DTEs (and backdoor CSR DFA Memory REGION reads)</span>
<a name="l03577"></a>03577 <span class="comment">                                                         have access to the following 38bit L2/DRAM address space</span>
<a name="l03578"></a>03578 <span class="comment">                                                         which maps to a 37bit physical DDR3 SDRAM address space.</span>
<a name="l03579"></a>03579 <span class="comment">                                                         see:</span>
<a name="l03580"></a>03580 <span class="comment">                                                         DR0: 0x0 0000 0000 0000 to 0x0 0000 0FFF FFFF</span>
<a name="l03581"></a>03581 <span class="comment">                                                                 maps to lower 256MB of physical DDR3 SDRAM</span>
<a name="l03582"></a>03582 <span class="comment">                                                         DR1: 0x0 0000 2000 0000 to 0x0 0020 0FFF FFFF</span>
<a name="l03583"></a>03583 <span class="comment">                                                                 maps to upper 127.75GB of DDR3 SDRAM</span>
<a name="l03584"></a>03584 <span class="comment">                                                                    L2/DRAM address space                     Physical DDR3 SDRAM Address space</span>
<a name="l03585"></a>03585 <span class="comment">                                                                      (38bit address)                           (37bit address)</span>
<a name="l03586"></a>03586 <span class="comment">                                                                       +-----------+ 0x0020.0FFF.FFFF</span>
<a name="l03587"></a>03587 <span class="comment">                                                                       |</span>
<a name="l03588"></a>03588 <span class="comment">                                                                      ===   DR1   ===                          +-----------+ 0x001F.FFFF.FFFF</span>
<a name="l03589"></a>03589 <span class="comment">                                                          (128GB-256MB)|           |                           |</span>
<a name="l03590"></a>03590 <span class="comment">                                                                       |           |                     =&gt;    |           |  (128GB-256MB)</span>
<a name="l03591"></a>03591 <span class="comment">                                                                       +-----------+ 0x0000.1FFF.FFFF          |   DR1</span>
<a name="l03592"></a>03592 <span class="comment">                                                               256MB   |   HOLE    |   (DO NOT USE)            |</span>
<a name="l03593"></a>03593 <span class="comment">                                                                       +-----------+ 0x0000.0FFF.FFFF          +-----------+ 0x0000.0FFF.FFFF</span>
<a name="l03594"></a>03594 <span class="comment">                                                               256MB   |    DR0    |                           |   DR0     |   (256MB)</span>
<a name="l03595"></a>03595 <span class="comment">                                                                       +-----------+ 0x0000.0000.0000          +-----------+ 0x0000.0000.0000</span>
<a name="l03596"></a>03596 <span class="comment">                                                         In the event the DFA generates a reference to the L2/DRAM</span>
<a name="l03597"></a>03597 <span class="comment">                                                         address hole (0x0000.0FFF.FFFF - 0x0000.1FFF.FFFF) or to</span>
<a name="l03598"></a>03598 <span class="comment">                                                         an address above 0x0020.0FFF.FFFF, the DFANXM programmable</span>
<a name="l03599"></a>03599 <span class="comment">                                                         interrupt bit will be set.</span>
<a name="l03600"></a>03600 <span class="comment">                                                         SWNOTE: Both the 1) SW DFA Graph compiler and the 2) SW NCB-Direct CSR</span>
<a name="l03601"></a>03601 <span class="comment">                                                         accesses to DFA Memory REGION MUST avoid making references</span>
<a name="l03602"></a>03602 <span class="comment">                                                         to these non-existent memory regions.</span>
<a name="l03603"></a>03603 <span class="comment">                                                         NOTE: If DFANXM is set during a DFA Graph Walk operation,</span>
<a name="l03604"></a>03604 <span class="comment">                                                         then the walk will prematurely terminate with RWORD0[REA]=ERR.</span>
<a name="l03605"></a>03605 <span class="comment">                                                         If DFANXM is set during a NCB-Direct CSR read access to DFA</span>
<a name="l03606"></a>03606 <span class="comment">                                                         Memory REGION, then the CSR read response data is forced to</span>
<a name="l03607"></a>03607 <span class="comment">                                                         128&apos;hBADE_FEED_DEAD_BEEF_FACE_CAFE_BEAD_C0DE. (NOTE: the QW</span>
<a name="l03608"></a>03608 <span class="comment">                                                         being accessed, either the upper or lower QW will be returned). */</span>
<a name="l03609"></a>03609     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html#ae37c50d79aeaa23946e7f0e53587326a">cndrd</a>                        : 1;  <span class="comment">/**&lt; If Any of the cluster&apos;s detected a Parity error on RAM1</span>
<a name="l03610"></a>03610 <span class="comment">                                                         this additional bit further specifies that the</span>
<a name="l03611"></a>03611 <span class="comment">                                                         RAM1 parity error was detected during a CND-RD</span>
<a name="l03612"></a>03612 <span class="comment">                                                         (Cache Node Metadata Read).</span>
<a name="l03613"></a>03613 <span class="comment"></span>
<a name="l03614"></a>03614 <span class="comment">                                                         For CNDRD Parity Error, the previous CNA arc fetch</span>
<a name="l03615"></a>03615 <span class="comment">                                                         information is written to RWORD1+ as follows:</span>
<a name="l03616"></a>03616 <span class="comment">                                                            RWORD1+[NTYPE]=MNODE</span>
<a name="l03617"></a>03617 <span class="comment">                                                            RWORD1+[NDNID]=cna.ndnid</span>
<a name="l03618"></a>03618 <span class="comment">                                                            RWORD1+[NHMSK]=cna.hmsk</span>
<a name="l03619"></a>03619 <span class="comment">                                                            RWORD1+[NNPTR]=cna.nnptr[13:0]</span>
<a name="l03620"></a>03620 <span class="comment">                                                         NOTE: This bit is set if ANY node cluster&apos;s RAM1 accesses</span>
<a name="l03621"></a>03621 <span class="comment">                                                         detect a CNDRD error. */</span>
<a name="l03622"></a>03622     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html#a8889c8d5af4a0be2e0318fbae9d5eff3">reserved_15_15</a>               : 1;
<a name="l03623"></a>03623     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html#ab538022f6650f3876b545e73fe3836c0">dlc1_ovferr</a>                  : 1;  <span class="comment">/**&lt; DLC1 Fifo Overflow Error Detected</span>
<a name="l03624"></a>03624 <span class="comment">                                                         This condition should NEVER architecturally occur, and</span>
<a name="l03625"></a>03625 <span class="comment">                                                         is here in case HW credit/debit scheme is not working. */</span>
<a name="l03626"></a>03626     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html#a9d95006653871003d255fffabb648590">dlc0_ovferr</a>                  : 1;  <span class="comment">/**&lt; DLC0 Fifo Overflow Error Detected</span>
<a name="l03627"></a>03627 <span class="comment">                                                         This condition should NEVER architecturally occur, and</span>
<a name="l03628"></a>03628 <span class="comment">                                                         is here in case HW credit/debit scheme is not working. */</span>
<a name="l03629"></a>03629     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html#afef81d69eac774774c0e9d6a1d444834">reserved_10_12</a>               : 3;
<a name="l03630"></a>03630     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html#a223c94fc7d3cbb44ff1f51cd0d6cce35">dc2perr</a>                      : 3;  <span class="comment">/**&lt; Cluster#2 RAM[3:1] Parity Error Detected</span>
<a name="l03631"></a>03631 <span class="comment">                                                         See also DFA_DTCFADR register which contains the</span>
<a name="l03632"></a>03632 <span class="comment">                                                         failing addresses for the internal node cache RAMs. */</span>
<a name="l03633"></a>03633     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html#a63befd16f26994e399ca3e06742e4bd7">dc1perr</a>                      : 3;  <span class="comment">/**&lt; Cluster#1 RAM[3:1] Parity Error Detected</span>
<a name="l03634"></a>03634 <span class="comment">                                                         See also DFA_DTCFADR register which contains the</span>
<a name="l03635"></a>03635 <span class="comment">                                                         failing addresses for the internal node cache RAMs. */</span>
<a name="l03636"></a>03636     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html#a2529b24b284bfa67c8db210ee74b264b">dc0perr</a>                      : 3;  <span class="comment">/**&lt; Cluster#0 RAM[3:1] Parity Error Detected</span>
<a name="l03637"></a>03637 <span class="comment">                                                         See also DFA_DTCFADR register which contains the</span>
<a name="l03638"></a>03638 <span class="comment">                                                         failing addresses for the internal node cache RAMs. */</span>
<a name="l03639"></a>03639     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html#afd06cdbd3f8956c1dc3a3f749c02377a">dblovf</a>                       : 1;  <span class="comment">/**&lt; Doorbell Overflow detected - Status bit</span>
<a name="l03640"></a>03640 <span class="comment">                                                         When set, the 20b accumulated doorbell register</span>
<a name="l03641"></a>03641 <span class="comment">                                                         had overflowed (SW wrote too many doorbell requests).</span>
<a name="l03642"></a>03642 <span class="comment">                                                         If the DBLINA had previously been enabled(set),</span>
<a name="l03643"></a>03643 <span class="comment">                                                         an interrupt will be posted. Software can clear</span>
<a name="l03644"></a>03644 <span class="comment">                                                         the interrupt by writing a 1 to this register bit.</span>
<a name="l03645"></a>03645 <span class="comment">                                                         NOTE: Detection of a Doorbell Register overflow</span>
<a name="l03646"></a>03646 <span class="comment">                                                         is a catastrophic error which may leave the DFA</span>
<a name="l03647"></a>03647 <span class="comment">                                                         HW in an unrecoverable state. */</span>
<a name="l03648"></a>03648 <span class="preprocessor">#else</span>
<a name="l03649"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html#afd06cdbd3f8956c1dc3a3f749c02377a">03649</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html#afd06cdbd3f8956c1dc3a3f749c02377a">dblovf</a>                       : 1;
<a name="l03650"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html#a2529b24b284bfa67c8db210ee74b264b">03650</a>     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html#a2529b24b284bfa67c8db210ee74b264b">dc0perr</a>                      : 3;
<a name="l03651"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html#a63befd16f26994e399ca3e06742e4bd7">03651</a>     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html#a63befd16f26994e399ca3e06742e4bd7">dc1perr</a>                      : 3;
<a name="l03652"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html#a223c94fc7d3cbb44ff1f51cd0d6cce35">03652</a>     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html#a223c94fc7d3cbb44ff1f51cd0d6cce35">dc2perr</a>                      : 3;
<a name="l03653"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html#afef81d69eac774774c0e9d6a1d444834">03653</a>     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html#afef81d69eac774774c0e9d6a1d444834">reserved_10_12</a>               : 3;
<a name="l03654"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html#a9d95006653871003d255fffabb648590">03654</a>     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html#a9d95006653871003d255fffabb648590">dlc0_ovferr</a>                  : 1;
<a name="l03655"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html#ab538022f6650f3876b545e73fe3836c0">03655</a>     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html#ab538022f6650f3876b545e73fe3836c0">dlc1_ovferr</a>                  : 1;
<a name="l03656"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html#a8889c8d5af4a0be2e0318fbae9d5eff3">03656</a>     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html#a8889c8d5af4a0be2e0318fbae9d5eff3">reserved_15_15</a>               : 1;
<a name="l03657"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html#ae37c50d79aeaa23946e7f0e53587326a">03657</a>     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html#ae37c50d79aeaa23946e7f0e53587326a">cndrd</a>                        : 1;
<a name="l03658"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html#a54098e5be4845a8bff450e260378ad77">03658</a>     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html#a54098e5be4845a8bff450e260378ad77">dfanxm</a>                       : 1;
<a name="l03659"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html#a9d3c7b9be62c07e9956ee0da8c5109d8">03659</a>     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html#a9d3c7b9be62c07e9956ee0da8c5109d8">replerr</a>                      : 1;
<a name="l03660"></a><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html#ae9b49dbb15aed8cac5bbc8f48eb58a90">03660</a>     uint64_t <a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html#ae9b49dbb15aed8cac5bbc8f48eb58a90">reserved_19_63</a>               : 45;
<a name="l03661"></a>03661 <span class="preprocessor">#endif</span>
<a name="l03662"></a>03662 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__error.html#ad9b0fe7bf30506c3fb68739980153435">cn68xx</a>;
<a name="l03663"></a><a class="code" href="unioncvmx__dfa__error.html#a9de0c8314de302e9cc6b3f660535b582">03663</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn68xx.html">cvmx_dfa_error_cn68xx</a>          <a class="code" href="unioncvmx__dfa__error.html#a9de0c8314de302e9cc6b3f660535b582">cn68xxp1</a>;
<a name="l03664"></a><a class="code" href="unioncvmx__dfa__error.html#a508d78e62c23e828359fc11b2bcc6d03">03664</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn61xx.html">cvmx_dfa_error_cn61xx</a>          <a class="code" href="unioncvmx__dfa__error.html#a508d78e62c23e828359fc11b2bcc6d03">cn70xx</a>;
<a name="l03665"></a><a class="code" href="unioncvmx__dfa__error.html#a20018b6ce05dcf2c09d69e21609e7636">03665</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__cn61xx.html">cvmx_dfa_error_cn61xx</a>          <a class="code" href="unioncvmx__dfa__error.html#a20018b6ce05dcf2c09d69e21609e7636">cn70xxp1</a>;
<a name="l03666"></a><a class="code" href="unioncvmx__dfa__error.html#ac4f9d3f98e445c850d431849a71c8c7d">03666</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html">cvmx_dfa_error_s</a>               <a class="code" href="unioncvmx__dfa__error.html#ac4f9d3f98e445c850d431849a71c8c7d">cn73xx</a>;
<a name="l03667"></a><a class="code" href="unioncvmx__dfa__error.html#a3fe866cd5cd45ddf4bc49cd309e1319a">03667</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html">cvmx_dfa_error_s</a>               <a class="code" href="unioncvmx__dfa__error.html#a3fe866cd5cd45ddf4bc49cd309e1319a">cn78xx</a>;
<a name="l03668"></a><a class="code" href="unioncvmx__dfa__error.html#aea7d45bec8124c15c90a23ffa03121a6">03668</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__error_1_1cvmx__dfa__error__s.html">cvmx_dfa_error_s</a>               <a class="code" href="unioncvmx__dfa__error.html#aea7d45bec8124c15c90a23ffa03121a6">cn78xxp1</a>;
<a name="l03669"></a>03669 };
<a name="l03670"></a><a class="code" href="cvmx-dfa-defs_8h.html#a0a8098d7d78fdd00b0344ffc4c89a218">03670</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__error.html" title="cvmx_dfa_error">cvmx_dfa_error</a> <a class="code" href="unioncvmx__dfa__error.html" title="cvmx_dfa_error">cvmx_dfa_error_t</a>;
<a name="l03671"></a>03671 <span class="comment"></span>
<a name="l03672"></a>03672 <span class="comment">/**</span>
<a name="l03673"></a>03673 <span class="comment"> * cvmx_dfa_intmsk</span>
<a name="l03674"></a>03674 <span class="comment"> *</span>
<a name="l03675"></a>03675 <span class="comment"> * Description:</span>
<a name="l03676"></a>03676 <span class="comment"> *</span>
<a name="l03677"></a>03677 <span class="comment"> */</span>
<a name="l03678"></a><a class="code" href="unioncvmx__dfa__intmsk.html">03678</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__intmsk.html" title="cvmx_dfa_intmsk">cvmx_dfa_intmsk</a> {
<a name="l03679"></a><a class="code" href="unioncvmx__dfa__intmsk.html#aa094d4a2a26fdacf4589ec3a5c1a7571">03679</a>     uint64_t <a class="code" href="unioncvmx__dfa__intmsk.html#aa094d4a2a26fdacf4589ec3a5c1a7571">u64</a>;
<a name="l03680"></a><a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html">03680</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html">cvmx_dfa_intmsk_s</a> {
<a name="l03681"></a>03681 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03682"></a>03682 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html#a0977fdf238758babe1c2800bee1417a9">reserved_19_63</a>               : 45;
<a name="l03683"></a>03683     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html#a3d37b8a54d06e85ca9a06d24e9b56c7e">replerrena</a>                   : 1;  <span class="comment">/**&lt; DFA Illegal Replication Factor Interrupt Enable */</span>
<a name="l03684"></a>03684     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html#ae61b4bb7e040f21ee629ff9c4f08fcb0">dfanxmena</a>                    : 1;  <span class="comment">/**&lt; DFA Non-existent Memory Access Interrupt Enable */</span>
<a name="l03685"></a>03685     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html#a96a46ce2f679d66951426e4c82ad5874">reserved_15_16</a>               : 2;
<a name="l03686"></a>03686     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html#a737df60bafcfcff1a7d9600014629f20">dlc1_ovfena</a>                  : 1;  <span class="comment">/**&lt; DLC1 Fifo Overflow Error Interrupt Enable */</span>
<a name="l03687"></a>03687     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html#aa6260fb0be5f75632079632097f08e1d">dlc0_ovfena</a>                  : 1;  <span class="comment">/**&lt; DLC0 Fifo Overflow Error Interrupt Enable */</span>
<a name="l03688"></a>03688     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html#a5c3894b8aa70fa18c20ccb13146978a9">reserved_10_12</a>               : 3;
<a name="l03689"></a>03689     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html#a5f04a832cdbb268bc95686ea0bd8a4a5">dc2pena</a>                      : 3;  <span class="comment">/**&lt; RAM[3:1] Parity Error Enabled Node Cluster \#2 */</span>
<a name="l03690"></a>03690     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html#a716516498ddbfe61100a2d8bfb090227">dc1pena</a>                      : 3;  <span class="comment">/**&lt; RAM[3:1] Parity Error Enabled Node Cluster \#1 */</span>
<a name="l03691"></a>03691     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html#ad6047b576d7abee7fc5668b4dc4bfa0d">dc0pena</a>                      : 3;  <span class="comment">/**&lt; RAM[3:1] Parity Error Enabled Node Cluster \#0 */</span>
<a name="l03692"></a>03692     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html#a52cafd54e171205947e610a8720642ac">dblina</a>                       : 1;  <span class="comment">/**&lt; Doorbell Overflow Interrupt Enable bit.</span>
<a name="l03693"></a>03693 <span class="comment">                                                         When set, doorbell overflow conditions are reported. */</span>
<a name="l03694"></a>03694 <span class="preprocessor">#else</span>
<a name="l03695"></a><a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html#a52cafd54e171205947e610a8720642ac">03695</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html#a52cafd54e171205947e610a8720642ac">dblina</a>                       : 1;
<a name="l03696"></a><a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html#ad6047b576d7abee7fc5668b4dc4bfa0d">03696</a>     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html#ad6047b576d7abee7fc5668b4dc4bfa0d">dc0pena</a>                      : 3;
<a name="l03697"></a><a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html#a716516498ddbfe61100a2d8bfb090227">03697</a>     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html#a716516498ddbfe61100a2d8bfb090227">dc1pena</a>                      : 3;
<a name="l03698"></a><a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html#a5f04a832cdbb268bc95686ea0bd8a4a5">03698</a>     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html#a5f04a832cdbb268bc95686ea0bd8a4a5">dc2pena</a>                      : 3;
<a name="l03699"></a><a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html#a5c3894b8aa70fa18c20ccb13146978a9">03699</a>     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html#a5c3894b8aa70fa18c20ccb13146978a9">reserved_10_12</a>               : 3;
<a name="l03700"></a><a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html#aa6260fb0be5f75632079632097f08e1d">03700</a>     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html#aa6260fb0be5f75632079632097f08e1d">dlc0_ovfena</a>                  : 1;
<a name="l03701"></a><a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html#a737df60bafcfcff1a7d9600014629f20">03701</a>     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html#a737df60bafcfcff1a7d9600014629f20">dlc1_ovfena</a>                  : 1;
<a name="l03702"></a><a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html#a96a46ce2f679d66951426e4c82ad5874">03702</a>     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html#a96a46ce2f679d66951426e4c82ad5874">reserved_15_16</a>               : 2;
<a name="l03703"></a><a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html#ae61b4bb7e040f21ee629ff9c4f08fcb0">03703</a>     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html#ae61b4bb7e040f21ee629ff9c4f08fcb0">dfanxmena</a>                    : 1;
<a name="l03704"></a><a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html#a3d37b8a54d06e85ca9a06d24e9b56c7e">03704</a>     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html#a3d37b8a54d06e85ca9a06d24e9b56c7e">replerrena</a>                   : 1;
<a name="l03705"></a><a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html#a0977fdf238758babe1c2800bee1417a9">03705</a>     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html#a0977fdf238758babe1c2800bee1417a9">reserved_19_63</a>               : 45;
<a name="l03706"></a>03706 <span class="preprocessor">#endif</span>
<a name="l03707"></a>03707 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__intmsk.html#a03d55afd8b107bc06f0226a16f46a510">s</a>;
<a name="l03708"></a><a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn61xx.html">03708</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn61xx.html">cvmx_dfa_intmsk_cn61xx</a> {
<a name="l03709"></a>03709 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03710"></a>03710 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn61xx.html#ac28218590e1ae286fd13fcd983df25cf">reserved_19_63</a>               : 45;
<a name="l03711"></a>03711     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn61xx.html#a5d575a2e51e9e6da32b797a8cf799650">replerrena</a>                   : 1;  <span class="comment">/**&lt; DFA Illegal Replication Factor Interrupt Enable */</span>
<a name="l03712"></a>03712     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn61xx.html#a5de12e19f18c33c6aeb1354a7ba91fbd">dfanxmena</a>                    : 1;  <span class="comment">/**&lt; DFA Non-existent Memory Access Interrupt Enable */</span>
<a name="l03713"></a>03713     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn61xx.html#aecb303c58e53add5d55140abd1fca421">reserved_14_16</a>               : 3;
<a name="l03714"></a>03714     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn61xx.html#aa1f3c30919db23a041342fd8647d7299">dlc0_ovfena</a>                  : 1;  <span class="comment">/**&lt; DLC0 Fifo Overflow Error Interrupt Enable */</span>
<a name="l03715"></a>03715     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn61xx.html#a83a34c0b799e3d90151b1efe655e0352">reserved_4_12</a>                : 9;
<a name="l03716"></a>03716     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn61xx.html#ac6ff3c8fd1e291507cb256f09bff19c2">dc0pena</a>                      : 3;  <span class="comment">/**&lt; RAM[3:1] Parity Error Enabled Node Cluster \#0 */</span>
<a name="l03717"></a>03717     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn61xx.html#a55a7f9656701de6da2ff0fb35d7057cd">dblina</a>                       : 1;  <span class="comment">/**&lt; Doorbell Overflow Interrupt Enable bit.</span>
<a name="l03718"></a>03718 <span class="comment">                                                         When set, doorbell overflow conditions are reported. */</span>
<a name="l03719"></a>03719 <span class="preprocessor">#else</span>
<a name="l03720"></a><a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn61xx.html#a55a7f9656701de6da2ff0fb35d7057cd">03720</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn61xx.html#a55a7f9656701de6da2ff0fb35d7057cd">dblina</a>                       : 1;
<a name="l03721"></a><a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn61xx.html#ac6ff3c8fd1e291507cb256f09bff19c2">03721</a>     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn61xx.html#ac6ff3c8fd1e291507cb256f09bff19c2">dc0pena</a>                      : 3;
<a name="l03722"></a><a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn61xx.html#a83a34c0b799e3d90151b1efe655e0352">03722</a>     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn61xx.html#a83a34c0b799e3d90151b1efe655e0352">reserved_4_12</a>                : 9;
<a name="l03723"></a><a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn61xx.html#aa1f3c30919db23a041342fd8647d7299">03723</a>     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn61xx.html#aa1f3c30919db23a041342fd8647d7299">dlc0_ovfena</a>                  : 1;
<a name="l03724"></a><a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn61xx.html#aecb303c58e53add5d55140abd1fca421">03724</a>     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn61xx.html#aecb303c58e53add5d55140abd1fca421">reserved_14_16</a>               : 3;
<a name="l03725"></a><a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn61xx.html#a5de12e19f18c33c6aeb1354a7ba91fbd">03725</a>     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn61xx.html#a5de12e19f18c33c6aeb1354a7ba91fbd">dfanxmena</a>                    : 1;
<a name="l03726"></a><a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn61xx.html#a5d575a2e51e9e6da32b797a8cf799650">03726</a>     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn61xx.html#a5d575a2e51e9e6da32b797a8cf799650">replerrena</a>                   : 1;
<a name="l03727"></a><a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn61xx.html#ac28218590e1ae286fd13fcd983df25cf">03727</a>     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn61xx.html#ac28218590e1ae286fd13fcd983df25cf">reserved_19_63</a>               : 45;
<a name="l03728"></a>03728 <span class="preprocessor">#endif</span>
<a name="l03729"></a>03729 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__intmsk.html#acea740b5b14945392eae27a349b51813">cn61xx</a>;
<a name="l03730"></a><a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn63xx.html">03730</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn63xx.html">cvmx_dfa_intmsk_cn63xx</a> {
<a name="l03731"></a>03731 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03732"></a>03732 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn63xx.html#afd6cbe54fb280db124d14c90e94e44df">reserved_4_63</a>                : 60;
<a name="l03733"></a>03733     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn63xx.html#a999ff5f2f388159a44416b0ae3e783a2">dc0pena</a>                      : 3;  <span class="comment">/**&lt; RAM[3:1] Parity Error Enabled Node Cluster \#0 */</span>
<a name="l03734"></a>03734     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn63xx.html#a70c5487a8227f3813a4a37b0cef3810e">dblina</a>                       : 1;  <span class="comment">/**&lt; Doorbell Overflow Interrupt Enable bit.</span>
<a name="l03735"></a>03735 <span class="comment">                                                         When set, doorbell overflow conditions are reported. */</span>
<a name="l03736"></a>03736 <span class="preprocessor">#else</span>
<a name="l03737"></a><a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn63xx.html#a70c5487a8227f3813a4a37b0cef3810e">03737</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn63xx.html#a70c5487a8227f3813a4a37b0cef3810e">dblina</a>                       : 1;
<a name="l03738"></a><a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn63xx.html#a999ff5f2f388159a44416b0ae3e783a2">03738</a>     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn63xx.html#a999ff5f2f388159a44416b0ae3e783a2">dc0pena</a>                      : 3;
<a name="l03739"></a><a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn63xx.html#afd6cbe54fb280db124d14c90e94e44df">03739</a>     uint64_t <a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn63xx.html#afd6cbe54fb280db124d14c90e94e44df">reserved_4_63</a>                : 60;
<a name="l03740"></a>03740 <span class="preprocessor">#endif</span>
<a name="l03741"></a>03741 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__intmsk.html#a01d3757783dc13143cd601a0ed859f32">cn63xx</a>;
<a name="l03742"></a><a class="code" href="unioncvmx__dfa__intmsk.html#ab0230c1ad934a34bdb3952541558fbf6">03742</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn63xx.html">cvmx_dfa_intmsk_cn63xx</a>         <a class="code" href="unioncvmx__dfa__intmsk.html#ab0230c1ad934a34bdb3952541558fbf6">cn63xxp1</a>;
<a name="l03743"></a><a class="code" href="unioncvmx__dfa__intmsk.html#ab90de9b7c50394d5a5d46c288a03eb83">03743</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn63xx.html">cvmx_dfa_intmsk_cn63xx</a>         <a class="code" href="unioncvmx__dfa__intmsk.html#ab90de9b7c50394d5a5d46c288a03eb83">cn66xx</a>;
<a name="l03744"></a><a class="code" href="unioncvmx__dfa__intmsk.html#a76c22b6477d389d706692685bc7508d9">03744</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html">cvmx_dfa_intmsk_s</a>              <a class="code" href="unioncvmx__dfa__intmsk.html#a76c22b6477d389d706692685bc7508d9">cn68xx</a>;
<a name="l03745"></a><a class="code" href="unioncvmx__dfa__intmsk.html#a81a1c54434b5298f4239add6f404aa38">03745</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__s.html">cvmx_dfa_intmsk_s</a>              <a class="code" href="unioncvmx__dfa__intmsk.html#a81a1c54434b5298f4239add6f404aa38">cn68xxp1</a>;
<a name="l03746"></a><a class="code" href="unioncvmx__dfa__intmsk.html#a5910633bbc8f7c47fd4e29e83fe5a6e3">03746</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn61xx.html">cvmx_dfa_intmsk_cn61xx</a>         <a class="code" href="unioncvmx__dfa__intmsk.html#a5910633bbc8f7c47fd4e29e83fe5a6e3">cn70xx</a>;
<a name="l03747"></a><a class="code" href="unioncvmx__dfa__intmsk.html#a21aa0a2724d88c44bd857f594af8e7a0">03747</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__intmsk_1_1cvmx__dfa__intmsk__cn61xx.html">cvmx_dfa_intmsk_cn61xx</a>         <a class="code" href="unioncvmx__dfa__intmsk.html#a21aa0a2724d88c44bd857f594af8e7a0">cn70xxp1</a>;
<a name="l03748"></a>03748 };
<a name="l03749"></a><a class="code" href="cvmx-dfa-defs_8h.html#af13d3cc106c37bb8fc07de8d04333fd4">03749</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__intmsk.html" title="cvmx_dfa_intmsk">cvmx_dfa_intmsk</a> <a class="code" href="unioncvmx__dfa__intmsk.html" title="cvmx_dfa_intmsk">cvmx_dfa_intmsk_t</a>;
<a name="l03750"></a>03750 <span class="comment"></span>
<a name="l03751"></a>03751 <span class="comment">/**</span>
<a name="l03752"></a>03752 <span class="comment"> * cvmx_dfa_memcfg0</span>
<a name="l03753"></a>03753 <span class="comment"> *</span>
<a name="l03754"></a>03754 <span class="comment"> * DFA_MEMCFG0 = DFA Memory Configuration</span>
<a name="l03755"></a>03755 <span class="comment"> *</span>
<a name="l03756"></a>03756 <span class="comment"> * Description:</span>
<a name="l03757"></a>03757 <span class="comment"> */</span>
<a name="l03758"></a><a class="code" href="unioncvmx__dfa__memcfg0.html">03758</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__memcfg0.html" title="cvmx_dfa_memcfg0">cvmx_dfa_memcfg0</a> {
<a name="l03759"></a><a class="code" href="unioncvmx__dfa__memcfg0.html#a147fe4d80ebd3a5229e106058e7b92cf">03759</a>     uint64_t <a class="code" href="unioncvmx__dfa__memcfg0.html#a147fe4d80ebd3a5229e106058e7b92cf">u64</a>;
<a name="l03760"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html">03760</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html">cvmx_dfa_memcfg0_s</a> {
<a name="l03761"></a>03761 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03762"></a>03762 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#a20c1723580411d20d990eceb85b81ae0">reserved_32_63</a>               : 32;
<a name="l03763"></a>03763     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#a337a5d852bf5060876eb11732454289f">rldqck90_rst</a>                 : 1;  <span class="comment">/**&lt; RLDCK90 and RLDQK90 DLL SW Reset</span>
<a name="l03764"></a>03764 <span class="comment">                                                         When written with a &apos;1&apos; the RLDCK90 and RLDQK90 DLL are</span>
<a name="l03765"></a>03765 <span class="comment">                                                         in soft-reset. */</span>
<a name="l03766"></a>03766     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#a6f7d0367a0dd4ba629a204d2e05e4bae">rldck_rst</a>                    : 1;  <span class="comment">/**&lt; RLDCK Zero Delay DLL(Clock Generator) SW Reset</span>
<a name="l03767"></a>03767 <span class="comment">                                                         When written with a &apos;1&apos; the RLDCK zero delay DLL is in</span>
<a name="l03768"></a>03768 <span class="comment">                                                         soft-reset. */</span>
<a name="l03769"></a>03769     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#afd5d072162c649ea39dbfa8a685118c9">clkdiv</a>                       : 2;  <span class="comment">/**&lt; RLDCLK Divisor Select</span>
<a name="l03770"></a>03770 <span class="comment">                                                           - 0: RLDx_CK_H/L = Core Clock /2</span>
<a name="l03771"></a>03771 <span class="comment">                                                           - 1: RESERVED (must not be used)</span>
<a name="l03772"></a>03772 <span class="comment">                                                           - 2: RLDx_CK_H/L = Core Clock /3</span>
<a name="l03773"></a>03773 <span class="comment">                                                           - 3: RLDx_CK_H/L = Core Clock /4</span>
<a name="l03774"></a>03774 <span class="comment">                                                         The DFA LLM interface(s) are tied to the core clock</span>
<a name="l03775"></a>03775 <span class="comment">                                                         frequency through this programmable clock divisor.</span>
<a name="l03776"></a>03776 <span class="comment">                                                         Examples:</span>
<a name="l03777"></a>03777 <span class="comment">                                                            Core Clock(MHz) | DFA-LLM Clock(MHz) | CLKDIV</span>
<a name="l03778"></a>03778 <span class="comment">                                                           -----------------+--------------------+--------</span>
<a name="l03779"></a>03779 <span class="comment">                                                                 800        |    400/(800-DDR)   |  /2</span>
<a name="l03780"></a>03780 <span class="comment">                                                                1000        |    333/(666-DDR)   |  /3</span>
<a name="l03781"></a>03781 <span class="comment">                                                                 800        |    200/(400-DDR)   |  /4</span>
<a name="l03782"></a>03782 <span class="comment">                                                         NOTE: This value MUST BE programmed BEFORE doing a</span>
<a name="l03783"></a>03783 <span class="comment">                                                         Hardware init sequence (see: DFA_MEMCFG0[INIT_Px] bits). */</span>
<a name="l03784"></a>03784     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#a466e246033501fff4a11b00704f583b9">lpp_ena</a>                      : 1;  <span class="comment">/**&lt; PP Linear Port Addressing Mode Enable</span>
<a name="l03785"></a>03785 <span class="comment">                                                         When enabled, PP-core LLM accesses to the lower-512MB</span>
<a name="l03786"></a>03786 <span class="comment">                                                         LLM address space are sent to the single DFA port</span>
<a name="l03787"></a>03787 <span class="comment">                                                         which is enabled. NOTE: If LPP_ENA=1, only</span>
<a name="l03788"></a>03788 <span class="comment">                                                         one DFA RLDRAM port may be enabled for RLDRAM accesses</span>
<a name="l03789"></a>03789 <span class="comment">                                                         (ie: ENA_P0 and ENA_P1 CAN NEVER BOTH be set).</span>
<a name="l03790"></a>03790 <span class="comment">                                                         PP-core LLM accesses to the upper-512MB LLM address</span>
<a name="l03791"></a>03791 <span class="comment">                                                         space are sent to the other &apos;disabled&apos; DFA port.</span>
<a name="l03792"></a>03792 <span class="comment">                                                         SW RESTRICTION: If LPP_ENA=1, then only one DFA port</span>
<a name="l03793"></a>03793 <span class="comment">                                                         may be enabled for RLDRAM accesses (ie: ENA_P0 and</span>
<a name="l03794"></a>03794 <span class="comment">                                                         ENA_P1 CAN NEVER BOTH be set).</span>
<a name="l03795"></a>03795 <span class="comment">                                                         NOTE: This bit is used to allow PP-Core LLM accesses to a</span>
<a name="l03796"></a>03796 <span class="comment">                                                         disabled port, such that each port can be sequentially</span>
<a name="l03797"></a>03797 <span class="comment">                                                         addressed (ie: disable LW address interleaving).</span>
<a name="l03798"></a>03798 <span class="comment">                                                         Enabling this bit allows BOTH PORTs to be active and</span>
<a name="l03799"></a>03799 <span class="comment">                                                         sequentially addressable. The single port that is</span>
<a name="l03800"></a>03800 <span class="comment">                                                         enabled(ENA_Px) will respond to the low-512MB LLM address</span>
<a name="l03801"></a>03801 <span class="comment">                                                         space, and the other &apos;disabled&apos; port will respond to the</span>
<a name="l03802"></a>03802 <span class="comment">                                                         high-512MB LLM address space.</span>
<a name="l03803"></a>03803 <span class="comment">                                                         Example usage:</span>
<a name="l03804"></a>03804 <span class="comment">                                                            - DFA RLD0 pins used for TCAM-FPGA(CP2 accesses)</span>
<a name="l03805"></a>03805 <span class="comment">                                                            - DFA RLD1 pins used for RLDRAM (DTE/CP2 accesses).</span>
<a name="l03806"></a>03806 <span class="comment">                                                         USAGE NOTE:</span>
<a name="l03807"></a>03807 <span class="comment">                                                         If LPP_ENA=1 and SW DOES NOT initialize the disabled port</span>
<a name="l03808"></a>03808 <span class="comment">                                                         (ie: INIT_Px=0-&gt;1), then refreshes and the HW init</span>
<a name="l03809"></a>03809 <span class="comment">                                                         sequence WILL NOT occur for the disabled port.</span>
<a name="l03810"></a>03810 <span class="comment">                                                         If LPP_ENA=1 and SW does initialize the disabled port</span>
<a name="l03811"></a>03811 <span class="comment">                                                         (INIT_Px=0-&gt;1 with ENA_Px=0), then refreshes and</span>
<a name="l03812"></a>03812 <span class="comment">                                                         the HW init sequence WILL occur to the disabled port. */</span>
<a name="l03813"></a>03813     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#ae6c036179ca3c73fe8101b5cad271512">bunk_init</a>                    : 2;  <span class="comment">/**&lt; Controls the CS_N[1:0] during a) a HW Initialization</span>
<a name="l03814"></a>03814 <span class="comment">                                                         sequence (triggered by DFA_MEMCFG0[INIT_Px]) or</span>
<a name="l03815"></a>03815 <span class="comment">                                                         b) during a normal refresh sequence. If</span>
<a name="l03816"></a>03816 <span class="comment">                                                         the BNK_INIT[x]=1, the corresponding CS_N[x] is driven.</span>
<a name="l03817"></a>03817 <span class="comment">                                                         NOTE: This is required for DRAM used in a</span>
<a name="l03818"></a>03818 <span class="comment">                                                         clamshell configuration, since the address lines</span>
<a name="l03819"></a>03819 <span class="comment">                                                         carry Mode Register write data that is unique</span>
<a name="l03820"></a>03820 <span class="comment">                                                         per bunk(or clam). In a clamshell configuration,</span>
<a name="l03821"></a>03821 <span class="comment">                                                         The N3K A[x] pin may be tied into Clam#0&apos;s A[x]</span>
<a name="l03822"></a>03822 <span class="comment">                                                         and also into Clam#1&apos;s &apos;mirrored&apos; address bit A[y]</span>
<a name="l03823"></a>03823 <span class="comment">                                                         (eg: Clam0 sees A[5] and Clam1 sees A[15]).</span>
<a name="l03824"></a>03824 <span class="comment">                                                         To support clamshell designs, SW must initiate</span>
<a name="l03825"></a>03825 <span class="comment">                                                         two separate HW init sequences for the two bunks</span>
<a name="l03826"></a>03826 <span class="comment">                                                         (or clams) . Before each HW init sequence is triggered,</span>
<a name="l03827"></a>03827 <span class="comment">                                                         SW must preload the DFA_MEMRLD[22:0] with the data</span>
<a name="l03828"></a>03828 <span class="comment">                                                         that will be driven onto the A[22:0] wires during</span>
<a name="l03829"></a>03829 <span class="comment">                                                         an MRS mode register write.</span>
<a name="l03830"></a>03830 <span class="comment">                                                         NOTE: After the final HW initialization sequence has</span>
<a name="l03831"></a>03831 <span class="comment">                                                         been triggered, SW must wait 64K eclks before writing</span>
<a name="l03832"></a>03832 <span class="comment">                                                         the BUNK_INIT[1:0] field = 3&apos;b11 (so that CS_N[1:0] is</span>
<a name="l03833"></a>03833 <span class="comment">                                                         driven during refresh sequences in normal operation.</span>
<a name="l03834"></a>03834 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l03835"></a>03835 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l03836"></a>03836     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#acb015b0c710cbae3df86df1290c6ddbf">init_p0</a>                      : 1;  <span class="comment">/**&lt; When a &apos;1&apos; is written (and the previous value was &apos;0&apos;),</span>
<a name="l03837"></a>03837 <span class="comment">                                                         the HW init sequence(s) for Memory Port \#0 is</span>
<a name="l03838"></a>03838 <span class="comment">                                                         initiated.</span>
<a name="l03839"></a>03839 <span class="comment">                                                         NOTE: To initialize memory, SW must:</span>
<a name="l03840"></a>03840 <span class="comment">                                                           1) Set up the DFA_MEMCFG0[CLKDIV] ratio for intended</span>
<a name="l03841"></a>03841 <span class="comment">                                                              RLDRAM operation.</span>
<a name="l03842"></a>03842 <span class="comment">                                                                [legal values 0: DIV2 2: DIV3 3: DIV4]</span>
<a name="l03843"></a>03843 <span class="comment">                                                           2) Write a &apos;1&apos; into BOTH the DFA_MEM_CFG0[RLDCK_RST]</span>
<a name="l03844"></a>03844 <span class="comment">                                                              and DFA_MEM_CFG0[RLDQCK90_RST] field at</span>
<a name="l03845"></a>03845 <span class="comment">                                                              the SAME TIME. This step puts all three DLLs in</span>
<a name="l03846"></a>03846 <span class="comment">                                                              SW reset (RLDCK, RLDCK90, RLDQK90 DLLs).</span>
<a name="l03847"></a>03847 <span class="comment">                                                           3) Write a &apos;0&apos; into the DFA_MEM_CFG0[RLDCK_RST] field.</span>
<a name="l03848"></a>03848 <span class="comment">                                                              This step takes the RLDCK DLL out of soft-reset so</span>
<a name="l03849"></a>03849 <span class="comment">                                                              that the DLL can generate the RLDx_CK_H/L clock pins.</span>
<a name="l03850"></a>03850 <span class="comment">                                                           4) Wait 1ms (for RLDCK DLL to achieve lock)</span>
<a name="l03851"></a>03851 <span class="comment">                                                           5) Write a &apos;0&apos; into DFA_MEM_CFG0[RLDQCK90_RST] field.</span>
<a name="l03852"></a>03852 <span class="comment">                                                              This step takes the RLDCK90 DLL AND RLDQK90 DLL out</span>
<a name="l03853"></a>03853 <span class="comment">                                                              of soft-reset.</span>
<a name="l03854"></a>03854 <span class="comment">                                                           6) Wait 1ms (for RLDCK90/RLDQK90 DLLs to achieve lock)</span>
<a name="l03855"></a>03855 <span class="comment">                                                           7) Enable memory port(s):  ENA_P0=1/ENA_P1=1</span>
<a name="l03856"></a>03856 <span class="comment">                                                           8) Wait 100us (to ensure a stable clock</span>
<a name="l03857"></a>03857 <span class="comment">                                                              to the RLDRAMs) - as per RLDRAM spec.</span>
<a name="l03858"></a>03858 <span class="comment">                                                           - - - - - Hardware Initialization Sequence - - - - -</span>
<a name="l03859"></a>03859 <span class="comment">                                                           9) Setup the DFA_MEMCFG0[BUNK_INIT] for the bunk(s)</span>
<a name="l03860"></a>03860 <span class="comment">                                                              intended to be initialized.</span>
<a name="l03861"></a>03861 <span class="comment">                                                          10) Write a &apos;1&apos; to the corresponding INIT_Px which</span>
<a name="l03862"></a>03862 <span class="comment">                                                              will initiate a hardware initialization</span>
<a name="l03863"></a>03863 <span class="comment">                                                              sequence to that&apos;specific&apos; port.</span>
<a name="l03864"></a>03864 <span class="comment">                                                          11) Wait (DFA_MEMCFG0[CLKDIV] * 32K) eclk cycles.</span>
<a name="l03865"></a>03865 <span class="comment">                                                              [to ensure the HW init sequence has completed</span>
<a name="l03866"></a>03866 <span class="comment">                                                              before writing to ANY of the DFA_MEM* registers]</span>
<a name="l03867"></a>03867 <span class="comment">                                                           - - - - - Hardware Initialization Sequence - - - - -</span>
<a name="l03868"></a>03868 <span class="comment">                                                          12) Write the DFA_MEMCFG0[BUNK_INIT]=3 to enable</span>
<a name="l03869"></a>03869 <span class="comment">                                                              refreshes to BOTH bunks.</span>
<a name="l03870"></a>03870 <span class="comment">                                                         NOTE: In some cases (where the address wires are routed</span>
<a name="l03871"></a>03871 <span class="comment">                                                         differently between the front and back &apos;bunks&apos;),</span>
<a name="l03872"></a>03872 <span class="comment">                                                         SW will need to use DFA_MEMCFG0[BUNK_INIT] bits to</span>
<a name="l03873"></a>03873 <span class="comment">                                                         control the Hardware initialization sequence for a</span>
<a name="l03874"></a>03874 <span class="comment">                                                         &apos;specific bunk&apos;. In these cases, SW would setup the</span>
<a name="l03875"></a>03875 <span class="comment">                                                         BUNK_INIT and repeat Steps \#9-11 for each bunk/port.</span>
<a name="l03876"></a>03876 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l03877"></a>03877 <span class="comment">                                                         during power-on SW initialization.</span>
<a name="l03878"></a>03878 <span class="comment">                                                         NOTE: DFA Memory Port#0 corresponds to the Octeon</span>
<a name="l03879"></a>03879 <span class="comment">                                                         RLD0_* pins. */</span>
<a name="l03880"></a>03880     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#af350ba0df258f593e5e5c387783b941a">init_p1</a>                      : 1;  <span class="comment">/**&lt; When a &apos;1&apos; is written (and the previous value was &apos;0&apos;),</span>
<a name="l03881"></a>03881 <span class="comment">                                                         the HW init sequence(s) for Memory Port \#1 is</span>
<a name="l03882"></a>03882 <span class="comment">                                                         initiated.</span>
<a name="l03883"></a>03883 <span class="comment">                                                         NOTE: To initialize memory, SW must:</span>
<a name="l03884"></a>03884 <span class="comment">                                                           1) Set up the DFA_MEMCFG0[CLKDIV] ratio for intended</span>
<a name="l03885"></a>03885 <span class="comment">                                                              RLDRAM operation.</span>
<a name="l03886"></a>03886 <span class="comment">                                                                [legal values 0: DIV2 2: DIV3 3: DIV4]</span>
<a name="l03887"></a>03887 <span class="comment">                                                           2) Write a &apos;1&apos; into BOTH the DFA_MEM_CFG0[RLDCK_RST]</span>
<a name="l03888"></a>03888 <span class="comment">                                                              and DFA_MEM_CFG0[RLDQCK90_RST] field at</span>
<a name="l03889"></a>03889 <span class="comment">                                                              the SAME TIME. This step puts all three DLLs in</span>
<a name="l03890"></a>03890 <span class="comment">                                                              SW reset (RLDCK, RLDCK90, RLDQK90 DLLs).</span>
<a name="l03891"></a>03891 <span class="comment">                                                           3) Write a &apos;0&apos; into the DFA_MEM_CFG0[RLDCK_RST] field.</span>
<a name="l03892"></a>03892 <span class="comment">                                                              This step takes the RLDCK DLL out of soft-reset so</span>
<a name="l03893"></a>03893 <span class="comment">                                                              that the DLL can generate the RLDx_CK_H/L clock pins.</span>
<a name="l03894"></a>03894 <span class="comment">                                                           4) Wait 1ms (for RLDCK DLL to achieve lock)</span>
<a name="l03895"></a>03895 <span class="comment">                                                           5) Write a &apos;0&apos; into DFA_MEM_CFG0[RLDQCK90_RST] field.</span>
<a name="l03896"></a>03896 <span class="comment">                                                              This step takes the RLDCK90 DLL AND RLDQK90 DLL out</span>
<a name="l03897"></a>03897 <span class="comment">                                                              of soft-reset.</span>
<a name="l03898"></a>03898 <span class="comment">                                                           6) Wait 1ms (for RLDCK90/RLDQK90 DLLs to achieve lock)</span>
<a name="l03899"></a>03899 <span class="comment">                                                           7) Enable memory port(s) ENA_P0=1/ENA_P1=1</span>
<a name="l03900"></a>03900 <span class="comment">                                                           8) Wait 100us (to ensure a stable clock</span>
<a name="l03901"></a>03901 <span class="comment">                                                              to the RLDRAMs) - as per RLDRAM spec.</span>
<a name="l03902"></a>03902 <span class="comment">                                                           - - - - - Hardware Initialization Sequence - - - - -</span>
<a name="l03903"></a>03903 <span class="comment">                                                           9) Setup the DFA_MEMCFG0[BUNK_INIT] for the bunk(s)</span>
<a name="l03904"></a>03904 <span class="comment">                                                              intended to be initialized.</span>
<a name="l03905"></a>03905 <span class="comment">                                                          10) Write a &apos;1&apos; to the corresponding INIT_Px which</span>
<a name="l03906"></a>03906 <span class="comment">                                                              will initiate a hardware initialization</span>
<a name="l03907"></a>03907 <span class="comment">                                                              sequence to that&apos;specific&apos; port.</span>
<a name="l03908"></a>03908 <span class="comment">                                                          11) Wait (DFA_MEMCFG0[CLKDIV] * 32K) eclk cycles.</span>
<a name="l03909"></a>03909 <span class="comment">                                                              [to ensure the HW init sequence has completed</span>
<a name="l03910"></a>03910 <span class="comment">                                                              before writing to ANY of the DFA_MEM* registers]</span>
<a name="l03911"></a>03911 <span class="comment">                                                           - - - - - Hardware Initialization Sequence - - - - -</span>
<a name="l03912"></a>03912 <span class="comment">                                                          12) Write the DFA_MEMCFG0[BUNK_INIT]=3 to enable</span>
<a name="l03913"></a>03913 <span class="comment">                                                              refreshes to BOTH bunks.</span>
<a name="l03914"></a>03914 <span class="comment">                                                         NOTE: In some cases (where the address wires are routed</span>
<a name="l03915"></a>03915 <span class="comment">                                                         differently between the front and back &apos;bunks&apos;),</span>
<a name="l03916"></a>03916 <span class="comment">                                                         SW will need to use DFA_MEMCFG0[BUNK_INIT] bits to</span>
<a name="l03917"></a>03917 <span class="comment">                                                         control the Hardware initialization sequence for a</span>
<a name="l03918"></a>03918 <span class="comment">                                                         &apos;specific bunk&apos;. In these cases, SW would setup the</span>
<a name="l03919"></a>03919 <span class="comment">                                                         BUNK_INIT and repeat Steps \#9-11 for each bunk/port.</span>
<a name="l03920"></a>03920 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l03921"></a>03921 <span class="comment">                                                         during power-on SW initialization.</span>
<a name="l03922"></a>03922 <span class="comment">                                                         NOTE: DFA Memory Port#1 corresponds to the Octeon</span>
<a name="l03923"></a>03923 <span class="comment">                                                         RLD1_* pins. */</span>
<a name="l03924"></a>03924     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#affceaf8262fc9887be8aa3e671362065">r2r_pbunk</a>                    : 1;  <span class="comment">/**&lt; When enabled, an additional command bubble is inserted</span>
<a name="l03925"></a>03925 <span class="comment">                                                         if back to back reads are issued to different physical</span>
<a name="l03926"></a>03926 <span class="comment">                                                         bunks. This is to avoid DQ data bus collisions when</span>
<a name="l03927"></a>03927 <span class="comment">                                                         references cross between physical bunks.</span>
<a name="l03928"></a>03928 <span class="comment">                                                         [NOTE: the physical bunk address boundary is determined</span>
<a name="l03929"></a>03929 <span class="comment">                                                         by the PBUNK bit].</span>
<a name="l03930"></a>03930 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l03931"></a>03931 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l03932"></a>03932     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#a2727c47f90aeb0b77babbd9c7fef953d">pbunk</a>                        : 3;  <span class="comment">/**&lt; Physical Bunk address bit pointer.</span>
<a name="l03933"></a>03933 <span class="comment">                                                         Specifies which address bit within the Longword</span>
<a name="l03934"></a>03934 <span class="comment">                                                         Memory address MA[23:0] is used to determine the</span>
<a name="l03935"></a>03935 <span class="comment">                                                         chip selects.</span>
<a name="l03936"></a>03936 <span class="comment">                                                         [RLD_CS0_N corresponds to physical bunk \#0, and</span>
<a name="l03937"></a>03937 <span class="comment">                                                         RLD_CS1_N corresponds to physical bunk \#1].</span>
<a name="l03938"></a>03938 <span class="comment">                                                           - 000: CS0_N = MA[19]/CS1_N = !MA[19]</span>
<a name="l03939"></a>03939 <span class="comment">                                                           - 001: CS0_N = MA[20]/CS1_N = !MA[20]</span>
<a name="l03940"></a>03940 <span class="comment">                                                           - 010: CS0_N = MA[21]/CS1_N = !MA[21]</span>
<a name="l03941"></a>03941 <span class="comment">                                                           - 011: CS0_N = MA[22]/CS1_N = !MA[22]</span>
<a name="l03942"></a>03942 <span class="comment">                                                           - 100: CS0_N = MA[23]/CS1_N = !MA[23]</span>
<a name="l03943"></a>03943 <span class="comment">                                                           - 101-111: CS0_N = 0 /CS1_N = 1</span>
<a name="l03944"></a>03944 <span class="comment">                                                         Example(s):</span>
<a name="l03945"></a>03945 <span class="comment">                                                         To build out a 128MB DFA memory, 4x 32Mx9</span>
<a name="l03946"></a>03946 <span class="comment">                                                         parts could be used to fill out TWO physical</span>
<a name="l03947"></a>03947 <span class="comment">                                                         bunks (clamshell configuration). Each (of the</span>
<a name="l03948"></a>03948 <span class="comment">                                                         two) physical bunks contains 2x 32Mx9 = 16Mx36.</span>
<a name="l03949"></a>03949 <span class="comment">                                                         Each RLDRAM device also contains 8 internal banks,</span>
<a name="l03950"></a>03950 <span class="comment">                                                         therefore the memory Address is 16M/8banks = 2M</span>
<a name="l03951"></a>03951 <span class="comment">                                                         addresses/bunk (2^21). In this case, MA[21] would</span>
<a name="l03952"></a>03952 <span class="comment">                                                         select the physical bunk.</span>
<a name="l03953"></a>03953 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l03954"></a>03954 <span class="comment">                                                         during power-on SW initialization.</span>
<a name="l03955"></a>03955 <span class="comment">                                                         be used to determine the Chip Select(s). */</span>
<a name="l03956"></a>03956     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#afa7f1d4d672a4d1d0ef63190d73d007d">blen</a>                         : 1;  <span class="comment">/**&lt; Device Burst Length  (0=2-burst/1=4-burst)</span>
<a name="l03957"></a>03957 <span class="comment">                                                         NOTE: RLDRAM-II MUST USE BLEN=0(2-burst) */</span>
<a name="l03958"></a>03958     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#ab606d287b16d5949f542112c783be2b6">bprch</a>                        : 2;  <span class="comment">/**&lt; Tristate Enable (back porch) (\#dclks)</span>
<a name="l03959"></a>03959 <span class="comment">                                                         On reads, allows user to control the shape of the</span>
<a name="l03960"></a>03960 <span class="comment">                                                         tristate disable back porch for the DQ data bus.</span>
<a name="l03961"></a>03961 <span class="comment">                                                         This parameter is also very dependent on the</span>
<a name="l03962"></a>03962 <span class="comment">                                                         RW_DLY and WR_DLY parameters and care must be</span>
<a name="l03963"></a>03963 <span class="comment">                                                         taken when programming these parameters to avoid</span>
<a name="l03964"></a>03964 <span class="comment">                                                         data bus contention. Valid range [0..2]</span>
<a name="l03965"></a>03965 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l03966"></a>03966 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l03967"></a>03967     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#aa139f60a7467d1ea14a51e13407d65a9">fprch</a>                        : 2;  <span class="comment">/**&lt; Tristate Enable (front porch) (\#dclks)</span>
<a name="l03968"></a>03968 <span class="comment">                                                         On reads, allows user to control the shape of the</span>
<a name="l03969"></a>03969 <span class="comment">                                                         tristate disable front porch for the DQ data bus.</span>
<a name="l03970"></a>03970 <span class="comment">                                                         This parameter is also very dependent on the</span>
<a name="l03971"></a>03971 <span class="comment">                                                         RW_DLY and WR_DLY parameters and care must be</span>
<a name="l03972"></a>03972 <span class="comment">                                                         taken when programming these parameters to avoid</span>
<a name="l03973"></a>03973 <span class="comment">                                                         data bus contention. Valid range [0..2]</span>
<a name="l03974"></a>03974 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l03975"></a>03975 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l03976"></a>03976     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#a42c2c5fef4b88a70a4318792a71dc990">wr_dly</a>                       : 4;  <span class="comment">/**&lt; Write-&gt;Read CMD Delay (\#mclks):</span>
<a name="l03977"></a>03977 <span class="comment">                                                         Determines \#mclk cycles to insert when controller</span>
<a name="l03978"></a>03978 <span class="comment">                                                         switches from write to read. This allows programmer</span>
<a name="l03979"></a>03979 <span class="comment">                                                         to control the data bus contention.</span>
<a name="l03980"></a>03980 <span class="comment">                                                         For RLDRAM-II(BL2): (TBL=1)</span>
<a name="l03981"></a>03981 <span class="comment">                                                         WR_DLY = ROUND_UP[((TWL+TBL)*2 - TSKW + FPRCH) / 2] - TRL + 1</span>
<a name="l03982"></a>03982 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l03983"></a>03983 <span class="comment">                                                         during power-on SW initialization.</span>
<a name="l03984"></a>03984 <span class="comment">                                                         NOTE: For aggressive(performance optimal) designs,</span>
<a name="l03985"></a>03985 <span class="comment">                                                         the WR_DLY &apos;may&apos; be tuned down(-1) if bus fight</span>
<a name="l03986"></a>03986 <span class="comment">                                                         on W-&gt;R transitions is not pronounced. */</span>
<a name="l03987"></a>03987     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#aefdd1471dbae003c12f2ea36a066c3a0">rw_dly</a>                       : 4;  <span class="comment">/**&lt; Read-&gt;Write CMD Delay (\#mclks):</span>
<a name="l03988"></a>03988 <span class="comment">                                                         Determines \#mclk cycles to insert when controller</span>
<a name="l03989"></a>03989 <span class="comment">                                                         switches from read to write. This allows programmer</span>
<a name="l03990"></a>03990 <span class="comment">                                                         to control the data bus contention.</span>
<a name="l03991"></a>03991 <span class="comment">                                                         For RLDRAM-II(BL2): (TBL=1)</span>
<a name="l03992"></a>03992 <span class="comment">                                                         RW_DLY = ROUND_UP[((TRL+TBL)*2 + TSKW + BPRCH+2)/2] - TWL + 1</span>
<a name="l03993"></a>03993 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l03994"></a>03994 <span class="comment">                                                         during power-on SW initialization.</span>
<a name="l03995"></a>03995 <span class="comment">                                                         NOTE: For aggressive(performance optimal) designs,</span>
<a name="l03996"></a>03996 <span class="comment">                                                         the RW_DLY &apos;may&apos; be tuned down(-1) if bus fight</span>
<a name="l03997"></a>03997 <span class="comment">                                                         on R-&gt;W transitions is not pronounced. */</span>
<a name="l03998"></a>03998     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#a35973b02b15dfb784348ee017266cf0f">sil_lat</a>                      : 2;  <span class="comment">/**&lt; Silo Latency (\#dclks): On reads, determines how many</span>
<a name="l03999"></a>03999 <span class="comment">                                                         additional dclks to wait (on top of tRL+1) before</span>
<a name="l04000"></a>04000 <span class="comment">                                                         pulling data out of the padring silos used for time</span>
<a name="l04001"></a>04001 <span class="comment">                                                         domain boundary crossing.</span>
<a name="l04002"></a>04002 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l04003"></a>04003 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l04004"></a>04004     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#aa0df239246a27d6ea23a5ebcdff53367">mtype</a>                        : 1;  <span class="comment">/**&lt; FCRAM-II Memory Type</span>
<a name="l04005"></a>04005 <span class="comment">                                                         *** CN58XX UNSUPPORTED *** */</span>
<a name="l04006"></a>04006     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#ae91597ec94199eefd68e6539c15dd785">reserved_2_2</a>                 : 1;
<a name="l04007"></a>04007     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#a249cfbe3c0fcbf5711c2f154d0668378">ena_p0</a>                       : 1;  <span class="comment">/**&lt; Enable DFA RLDRAM Port#0</span>
<a name="l04008"></a>04008 <span class="comment">                                                         When enabled, this bit lets N3K be the default</span>
<a name="l04009"></a>04009 <span class="comment">                                                         driver for memory port \#0.</span>
<a name="l04010"></a>04010 <span class="comment">                                                         NOTE: a customer is at</span>
<a name="l04011"></a>04011 <span class="comment">                                                         liberty to enable either Port#0 or Port#1 or both.</span>
<a name="l04012"></a>04012 <span class="comment">                                                         NOTE: Once a port has been disabled, it MUST NEVER</span>
<a name="l04013"></a>04013 <span class="comment">                                                         be re-enabled. [the only way to enable a port is</span>
<a name="l04014"></a>04014 <span class="comment">                                                         through a chip reset].</span>
<a name="l04015"></a>04015 <span class="comment">                                                         NOTE: DFA Memory Port#0 corresponds to the Octeon</span>
<a name="l04016"></a>04016 <span class="comment">                                                         RLD0_* pins. */</span>
<a name="l04017"></a>04017     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#adda55c167756b6c24c5073465b0e8245">ena_p1</a>                       : 1;  <span class="comment">/**&lt; Enable DFA RLDRAM Port#1</span>
<a name="l04018"></a>04018 <span class="comment">                                                         When enabled, this bit lets N3K be the default</span>
<a name="l04019"></a>04019 <span class="comment">                                                         driver for memory port \#1.</span>
<a name="l04020"></a>04020 <span class="comment">                                                         NOTE: a customer is at</span>
<a name="l04021"></a>04021 <span class="comment">                                                         liberty to enable either Port#0 or Port#1 or both.</span>
<a name="l04022"></a>04022 <span class="comment">                                                         NOTE: Once a port has been disabled, it MUST NEVER</span>
<a name="l04023"></a>04023 <span class="comment">                                                         be re-enabled. [the only way to enable a port is</span>
<a name="l04024"></a>04024 <span class="comment">                                                         through a chip reset].</span>
<a name="l04025"></a>04025 <span class="comment">                                                         NOTE: DFA Memory Port#1 corresponds to the Octeon</span>
<a name="l04026"></a>04026 <span class="comment">                                                         RLD1_* pins. */</span>
<a name="l04027"></a>04027 <span class="preprocessor">#else</span>
<a name="l04028"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#adda55c167756b6c24c5073465b0e8245">04028</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#adda55c167756b6c24c5073465b0e8245">ena_p1</a>                       : 1;
<a name="l04029"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#a249cfbe3c0fcbf5711c2f154d0668378">04029</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#a249cfbe3c0fcbf5711c2f154d0668378">ena_p0</a>                       : 1;
<a name="l04030"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#ae91597ec94199eefd68e6539c15dd785">04030</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#ae91597ec94199eefd68e6539c15dd785">reserved_2_2</a>                 : 1;
<a name="l04031"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#aa0df239246a27d6ea23a5ebcdff53367">04031</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#aa0df239246a27d6ea23a5ebcdff53367">mtype</a>                        : 1;
<a name="l04032"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#a35973b02b15dfb784348ee017266cf0f">04032</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#a35973b02b15dfb784348ee017266cf0f">sil_lat</a>                      : 2;
<a name="l04033"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#aefdd1471dbae003c12f2ea36a066c3a0">04033</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#aefdd1471dbae003c12f2ea36a066c3a0">rw_dly</a>                       : 4;
<a name="l04034"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#a42c2c5fef4b88a70a4318792a71dc990">04034</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#a42c2c5fef4b88a70a4318792a71dc990">wr_dly</a>                       : 4;
<a name="l04035"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#aa139f60a7467d1ea14a51e13407d65a9">04035</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#aa139f60a7467d1ea14a51e13407d65a9">fprch</a>                        : 2;
<a name="l04036"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#ab606d287b16d5949f542112c783be2b6">04036</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#ab606d287b16d5949f542112c783be2b6">bprch</a>                        : 2;
<a name="l04037"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#afa7f1d4d672a4d1d0ef63190d73d007d">04037</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#afa7f1d4d672a4d1d0ef63190d73d007d">blen</a>                         : 1;
<a name="l04038"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#a2727c47f90aeb0b77babbd9c7fef953d">04038</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#a2727c47f90aeb0b77babbd9c7fef953d">pbunk</a>                        : 3;
<a name="l04039"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#affceaf8262fc9887be8aa3e671362065">04039</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#affceaf8262fc9887be8aa3e671362065">r2r_pbunk</a>                    : 1;
<a name="l04040"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#af350ba0df258f593e5e5c387783b941a">04040</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#af350ba0df258f593e5e5c387783b941a">init_p1</a>                      : 1;
<a name="l04041"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#acb015b0c710cbae3df86df1290c6ddbf">04041</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#acb015b0c710cbae3df86df1290c6ddbf">init_p0</a>                      : 1;
<a name="l04042"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#ae6c036179ca3c73fe8101b5cad271512">04042</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#ae6c036179ca3c73fe8101b5cad271512">bunk_init</a>                    : 2;
<a name="l04043"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#a466e246033501fff4a11b00704f583b9">04043</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#a466e246033501fff4a11b00704f583b9">lpp_ena</a>                      : 1;
<a name="l04044"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#afd5d072162c649ea39dbfa8a685118c9">04044</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#afd5d072162c649ea39dbfa8a685118c9">clkdiv</a>                       : 2;
<a name="l04045"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#a6f7d0367a0dd4ba629a204d2e05e4bae">04045</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#a6f7d0367a0dd4ba629a204d2e05e4bae">rldck_rst</a>                    : 1;
<a name="l04046"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#a337a5d852bf5060876eb11732454289f">04046</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#a337a5d852bf5060876eb11732454289f">rldqck90_rst</a>                 : 1;
<a name="l04047"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#a20c1723580411d20d990eceb85b81ae0">04047</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html#a20c1723580411d20d990eceb85b81ae0">reserved_32_63</a>               : 32;
<a name="l04048"></a>04048 <span class="preprocessor">#endif</span>
<a name="l04049"></a>04049 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__memcfg0.html#a11a1065099cb713e617d03dae8859120">s</a>;
<a name="l04050"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html">04050</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html">cvmx_dfa_memcfg0_cn38xx</a> {
<a name="l04051"></a>04051 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04052"></a>04052 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#a01a092e8ce55f0fefe9ec564a1383679">reserved_28_63</a>               : 36;
<a name="l04053"></a>04053     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#ab045235bef41a2f32a2617ff2436cc18">lpp_ena</a>                      : 1;  <span class="comment">/**&lt; PP Linear Port Addressing Mode Enable</span>
<a name="l04054"></a>04054 <span class="comment">                                                         When enabled, PP-core LLM accesses to the lower-512MB</span>
<a name="l04055"></a>04055 <span class="comment">                                                         LLM address space are sent to the single DFA port</span>
<a name="l04056"></a>04056 <span class="comment">                                                         which is enabled. NOTE: If LPP_ENA=1, only</span>
<a name="l04057"></a>04057 <span class="comment">                                                         one DFA RLDRAM port may be enabled for RLDRAM accesses</span>
<a name="l04058"></a>04058 <span class="comment">                                                         (ie: ENA_P0 and ENA_P1 CAN NEVER BOTH be set).</span>
<a name="l04059"></a>04059 <span class="comment">                                                         PP-core LLM accesses to the upper-512MB LLM address</span>
<a name="l04060"></a>04060 <span class="comment">                                                         space are sent to the other &apos;disabled&apos; DFA port.</span>
<a name="l04061"></a>04061 <span class="comment">                                                         SW RESTRICTION: If LPP_ENA=1, then only one DFA port</span>
<a name="l04062"></a>04062 <span class="comment">                                                         may be enabled for RLDRAM accesses (ie: ENA_P0 and</span>
<a name="l04063"></a>04063 <span class="comment">                                                         ENA_P1 CAN NEVER BOTH be set).</span>
<a name="l04064"></a>04064 <span class="comment">                                                         NOTE: This bit is used to allow PP-Core LLM accesses to a</span>
<a name="l04065"></a>04065 <span class="comment">                                                         disabled port, such that each port can be sequentially</span>
<a name="l04066"></a>04066 <span class="comment">                                                         addressed (ie: disable LW address interleaving).</span>
<a name="l04067"></a>04067 <span class="comment">                                                         Enabling this bit allows BOTH PORTs to be active and</span>
<a name="l04068"></a>04068 <span class="comment">                                                         sequentially addressable. The single port that is</span>
<a name="l04069"></a>04069 <span class="comment">                                                         enabled(ENA_Px) will respond to the low-512MB LLM address</span>
<a name="l04070"></a>04070 <span class="comment">                                                         space, and the other &apos;disabled&apos; port will respond to the</span>
<a name="l04071"></a>04071 <span class="comment">                                                         high-512MB LLM address space.</span>
<a name="l04072"></a>04072 <span class="comment">                                                         Example usage:</span>
<a name="l04073"></a>04073 <span class="comment">                                                            - DFA RLD0 pins used for TCAM-FPGA(CP2 accesses)</span>
<a name="l04074"></a>04074 <span class="comment">                                                            - DFA RLD1 pins used for RLDRAM (DTE/CP2 accesses).</span>
<a name="l04075"></a>04075 <span class="comment">                                                         USAGE NOTE:</span>
<a name="l04076"></a>04076 <span class="comment">                                                         If LPP_ENA=1 and SW DOES NOT initialize the disabled port</span>
<a name="l04077"></a>04077 <span class="comment">                                                         (ie: INIT_Px=0-&gt;1), then refreshes and the HW init</span>
<a name="l04078"></a>04078 <span class="comment">                                                         sequence WILL NOT occur for the disabled port.</span>
<a name="l04079"></a>04079 <span class="comment">                                                         If LPP_ENA=1 and SW does initialize the disabled port</span>
<a name="l04080"></a>04080 <span class="comment">                                                         (INIT_Px=0-&gt;1 with ENA_Px=0), then refreshes and</span>
<a name="l04081"></a>04081 <span class="comment">                                                         the HW init sequence WILL occur to the disabled port. */</span>
<a name="l04082"></a>04082     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#aeb7745db7297cb5b2ed3ad2ce2a96637">bunk_init</a>                    : 2;  <span class="comment">/**&lt; Controls the CS_N[1:0] during a) a HW Initialization</span>
<a name="l04083"></a>04083 <span class="comment">                                                         sequence (triggered by DFA_MEMCFG0[INIT_Px]) or</span>
<a name="l04084"></a>04084 <span class="comment">                                                         b) during a normal refresh sequence. If</span>
<a name="l04085"></a>04085 <span class="comment">                                                         the BNK_INIT[x]=1, the corresponding CS_N[x] is driven.</span>
<a name="l04086"></a>04086 <span class="comment">                                                         NOTE: This is required for DRAM used in a</span>
<a name="l04087"></a>04087 <span class="comment">                                                         clamshell configuration, since the address lines</span>
<a name="l04088"></a>04088 <span class="comment">                                                         carry Mode Register write data that is unique</span>
<a name="l04089"></a>04089 <span class="comment">                                                         per bunk(or clam). In a clamshell configuration,</span>
<a name="l04090"></a>04090 <span class="comment">                                                         The N3K A[x] pin may be tied into Clam#0&apos;s A[x]</span>
<a name="l04091"></a>04091 <span class="comment">                                                         and also into Clam#1&apos;s &apos;mirrored&apos; address bit A[y]</span>
<a name="l04092"></a>04092 <span class="comment">                                                         (eg: Clam0 sees A[5] and Clam1 sees A[15]).</span>
<a name="l04093"></a>04093 <span class="comment">                                                         To support clamshell designs, SW must initiate</span>
<a name="l04094"></a>04094 <span class="comment">                                                         two separate HW init sequences for the two bunks</span>
<a name="l04095"></a>04095 <span class="comment">                                                         (or clams) . Before each HW init sequence is triggered,</span>
<a name="l04096"></a>04096 <span class="comment">                                                         SW must preload the DFA_MEMRLD[22:0] with the data</span>
<a name="l04097"></a>04097 <span class="comment">                                                         that will be driven onto the A[22:0] wires during</span>
<a name="l04098"></a>04098 <span class="comment">                                                         an MRS mode register write.</span>
<a name="l04099"></a>04099 <span class="comment">                                                         NOTE: After the final HW initialization sequence has</span>
<a name="l04100"></a>04100 <span class="comment">                                                         been triggered, SW must wait 64K eclks before writing</span>
<a name="l04101"></a>04101 <span class="comment">                                                         the BUNK_INIT[1:0] field = 3&apos;b11 (so that CS_N[1:0] is</span>
<a name="l04102"></a>04102 <span class="comment">                                                         driven during refresh sequences in normal operation.</span>
<a name="l04103"></a>04103 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l04104"></a>04104 <span class="comment">                                                         during power-on SW initialization.</span>
<a name="l04105"></a>04105 <span class="comment">                                                         NOTE: For MTYPE=1(FCRAM) Mode, each bunk MUST BE</span>
<a name="l04106"></a>04106 <span class="comment">                                                         initialized independently. In other words, a HW init</span>
<a name="l04107"></a>04107 <span class="comment">                                                         must be done for Bunk#0, and then another HW init</span>
<a name="l04108"></a>04108 <span class="comment">                                                         must be done for Bunk#1 at power-on. */</span>
<a name="l04109"></a>04109     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#ad233e5517dc19407085f80b840dd196b">init_p0</a>                      : 1;  <span class="comment">/**&lt; When a &apos;1&apos; is written (and the previous value was &apos;0&apos;),</span>
<a name="l04110"></a>04110 <span class="comment">                                                         the HW init sequence(s) for Memory Port \#0 is</span>
<a name="l04111"></a>04111 <span class="comment">                                                         initiated.</span>
<a name="l04112"></a>04112 <span class="comment">                                                         NOTE: To initialize memory, SW must:</span>
<a name="l04113"></a>04113 <span class="comment">                                                           1) Enable memory port(s):</span>
<a name="l04114"></a>04114 <span class="comment">                                                               a) ENA_P1=1 (single port in pass 1) OR</span>
<a name="l04115"></a>04115 <span class="comment">                                                               b) ENA_P0=1/ENA_P1=1 (dual ports or single when not pass 1)</span>
<a name="l04116"></a>04116 <span class="comment">                                                           2) Wait 100us (to ensure a stable clock</span>
<a name="l04117"></a>04117 <span class="comment">                                                              to the RLDRAMs) - as per RLDRAM spec.</span>
<a name="l04118"></a>04118 <span class="comment">                                                           3) Write a &apos;1&apos; to the corresponding INIT_Px which</span>
<a name="l04119"></a>04119 <span class="comment">                                                              will initiate a hardware initialization</span>
<a name="l04120"></a>04120 <span class="comment">                                                              sequence.</span>
<a name="l04121"></a>04121 <span class="comment">                                                         NOTE: After writing a &apos;1&apos;, SW must wait 64K eclk</span>
<a name="l04122"></a>04122 <span class="comment">                                                         cycles to ensure the HW init sequence has completed</span>
<a name="l04123"></a>04123 <span class="comment">                                                         before writing to ANY of the DFA_MEM* registers.</span>
<a name="l04124"></a>04124 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l04125"></a>04125 <span class="comment">                                                         during power-on SW initialization.</span>
<a name="l04126"></a>04126 <span class="comment">                                                         NOTE: DFA Memory Port#0 corresponds to the Octeon</span>
<a name="l04127"></a>04127 <span class="comment">                                                         RLD0_* pins. */</span>
<a name="l04128"></a>04128     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#abb186218b1c96249b3035d18b3c5f739">init_p1</a>                      : 1;  <span class="comment">/**&lt; When a &apos;1&apos; is written (and the previous value was &apos;0&apos;),</span>
<a name="l04129"></a>04129 <span class="comment">                                                         the HW init sequence(s) for Memory Port \#1 is</span>
<a name="l04130"></a>04130 <span class="comment">                                                         initiated.</span>
<a name="l04131"></a>04131 <span class="comment">                                                         NOTE: To initialize memory, SW must:</span>
<a name="l04132"></a>04132 <span class="comment">                                                           1) Enable memory port(s):</span>
<a name="l04133"></a>04133 <span class="comment">                                                               a) ENA_P1=1 (single port in pass 1) OR</span>
<a name="l04134"></a>04134 <span class="comment">                                                               b) ENA_P0=1/ENA_P1=1 (dual ports or single when not pass 1)</span>
<a name="l04135"></a>04135 <span class="comment">                                                           2) Wait 100us (to ensure a stable clock</span>
<a name="l04136"></a>04136 <span class="comment">                                                              to the RLDRAMs) - as per RLDRAM spec.</span>
<a name="l04137"></a>04137 <span class="comment">                                                           3) Write a &apos;1&apos; to the corresponding INIT_Px which</span>
<a name="l04138"></a>04138 <span class="comment">                                                              will initiate a hardware initialization</span>
<a name="l04139"></a>04139 <span class="comment">                                                              sequence.</span>
<a name="l04140"></a>04140 <span class="comment">                                                         NOTE: After writing a &apos;1&apos;, SW must wait 64K eclk</span>
<a name="l04141"></a>04141 <span class="comment">                                                         cycles to ensure the HW init sequence has completed</span>
<a name="l04142"></a>04142 <span class="comment">                                                         before writing to ANY of the DFA_MEM* registers.</span>
<a name="l04143"></a>04143 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l04144"></a>04144 <span class="comment">                                                         during power-on SW initialization.</span>
<a name="l04145"></a>04145 <span class="comment">                                                         NOTE: DFA Memory Port#1 corresponds to the Octeon</span>
<a name="l04146"></a>04146 <span class="comment">                                                         RLD1_* pins. */</span>
<a name="l04147"></a>04147     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#a52c015981d7835936ea5cebddf832bf0">r2r_pbunk</a>                    : 1;  <span class="comment">/**&lt; When enabled, an additional command bubble is inserted</span>
<a name="l04148"></a>04148 <span class="comment">                                                         if back to back reads are issued to different physical</span>
<a name="l04149"></a>04149 <span class="comment">                                                         bunks. This is to avoid DQ data bus collisions when</span>
<a name="l04150"></a>04150 <span class="comment">                                                         references cross between physical bunks.</span>
<a name="l04151"></a>04151 <span class="comment">                                                         [NOTE: the physical bunk address boundary is determined</span>
<a name="l04152"></a>04152 <span class="comment">                                                         by the PBUNK bit].</span>
<a name="l04153"></a>04153 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l04154"></a>04154 <span class="comment">                                                         during power-on SW initialization.</span>
<a name="l04155"></a>04155 <span class="comment">                                                         When MTYPE=1(FCRAM)/BLEN=0(2-burst), R2R_PBUNK SHOULD BE</span>
<a name="l04156"></a>04156 <span class="comment">                                                         ZERO(for optimal performance). However, if electrically,</span>
<a name="l04157"></a>04157 <span class="comment">                                                         DQ-sharing becomes a power/heat issue, then R2R_PBUNK</span>
<a name="l04158"></a>04158 <span class="comment">                                                         should be set (but at a cost to performance (1/2 BW). */</span>
<a name="l04159"></a>04159     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#a8bda1422a971b9f32755a423ee99e754">pbunk</a>                        : 3;  <span class="comment">/**&lt; Physical Bunk address bit pointer.</span>
<a name="l04160"></a>04160 <span class="comment">                                                         Specifies which address bit within the Longword</span>
<a name="l04161"></a>04161 <span class="comment">                                                         Memory address MA[23:0] is used to determine the</span>
<a name="l04162"></a>04162 <span class="comment">                                                         chip selects.</span>
<a name="l04163"></a>04163 <span class="comment">                                                         [RLD_CS0_N corresponds to physical bunk \#0, and</span>
<a name="l04164"></a>04164 <span class="comment">                                                         RLD_CS1_N corresponds to physical bunk \#1].</span>
<a name="l04165"></a>04165 <span class="comment">                                                           - 000: CS0_N = MA[19]/CS1_N = !MA[19]</span>
<a name="l04166"></a>04166 <span class="comment">                                                           - 001: CS0_N = MA[20]/CS1_N = !MA[20]</span>
<a name="l04167"></a>04167 <span class="comment">                                                           - 010: CS0_N = MA[21]/CS1_N = !MA[21]</span>
<a name="l04168"></a>04168 <span class="comment">                                                           - 011: CS0_N = MA[22]/CS1_N = !MA[22]</span>
<a name="l04169"></a>04169 <span class="comment">                                                           - 100: CS0_N = MA[23]/CS1_N = !MA[23]</span>
<a name="l04170"></a>04170 <span class="comment">                                                           - 101-111: CS0_N = 0 /CS1_N = 1</span>
<a name="l04171"></a>04171 <span class="comment">                                                         Example(s):</span>
<a name="l04172"></a>04172 <span class="comment">                                                         To build out a 128MB DFA memory, 4x 32Mx9</span>
<a name="l04173"></a>04173 <span class="comment">                                                         parts could be used to fill out TWO physical</span>
<a name="l04174"></a>04174 <span class="comment">                                                         bunks (clamshell configuration). Each (of the</span>
<a name="l04175"></a>04175 <span class="comment">                                                         two) physical bunks contains 2x 32Mx9 = 16Mx36.</span>
<a name="l04176"></a>04176 <span class="comment">                                                         Each RLDRAM device also contains 8 internal banks,</span>
<a name="l04177"></a>04177 <span class="comment">                                                         therefore the memory Address is 16M/8banks = 2M</span>
<a name="l04178"></a>04178 <span class="comment">                                                         addresses/bunk (2^21). In this case, MA[21] would</span>
<a name="l04179"></a>04179 <span class="comment">                                                         select the physical bunk.</span>
<a name="l04180"></a>04180 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l04181"></a>04181 <span class="comment">                                                         during power-on SW initialization.</span>
<a name="l04182"></a>04182 <span class="comment">                                                         be used to determine the Chip Select(s).</span>
<a name="l04183"></a>04183 <span class="comment">                                                         NOTE: When MTYPE=1(FCRAM)/BLEN=0(2-burst), a</span>
<a name="l04184"></a>04184 <span class="comment">                                                         &quot;Redundant Bunk&quot; scheme is employed to provide the</span>
<a name="l04185"></a>04185 <span class="comment">                                                         highest overall performance (1 Req/ MCLK cycle).</span>
<a name="l04186"></a>04186 <span class="comment">                                                         In this mode, it&apos;s imperative that SW set the PBUNK</span>
<a name="l04187"></a>04187 <span class="comment">                                                         field +1 &apos;above&apos; the highest address bit. (such that</span>
<a name="l04188"></a>04188 <span class="comment">                                                         the PBUNK extracted from the address will always be</span>
<a name="l04189"></a>04189 <span class="comment">                                                         zero). In this mode, the CS_N[1:0] pins are driven</span>
<a name="l04190"></a>04190 <span class="comment">                                                         to each redundant bunk based on a TDM scheme:</span>
<a name="l04191"></a>04191 <span class="comment">                                                         [MCLK-EVEN=Bunk#0/MCLK-ODD=Bunk#1]. */</span>
<a name="l04192"></a>04192     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#ad10e69a6c398f84048245609ba3fe4da">blen</a>                         : 1;  <span class="comment">/**&lt; Device Burst Length  (0=2-burst/1=4-burst)</span>
<a name="l04193"></a>04193 <span class="comment">                                                         When BLEN=0(BL2), all QW reads/writes from CP2 are</span>
<a name="l04194"></a>04194 <span class="comment">                                                         decomposed into 2 separate BL2(LW) requests to the</span>
<a name="l04195"></a>04195 <span class="comment">                                                         Low-Latency memory.</span>
<a name="l04196"></a>04196 <span class="comment">                                                         When BLEN=1(BL4), a LW request (from CP2 or NCB) is</span>
<a name="l04197"></a>04197 <span class="comment">                                                         treated as 1 BL4(QW) request to the low latency memory.</span>
<a name="l04198"></a>04198 <span class="comment">                                                         NOTE: QW refers to a 64-bit LLM Load/Store (intiated</span>
<a name="l04199"></a>04199 <span class="comment">                                                         by a processor core). LW refers to a 36-bit load/store.</span>
<a name="l04200"></a>04200 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l04201"></a>04201 <span class="comment">                                                         during power-on SW initialization before the DFA LLM</span>
<a name="l04202"></a>04202 <span class="comment">                                                         (low latency memory) is used.</span>
<a name="l04203"></a>04203 <span class="comment">                                                         NOTE: MTYPE=0(RLDRAM-II) MUST USE BLEN=0(2-burst)</span>
<a name="l04204"></a>04204 <span class="comment">                                                         NOTE: MTYPE=1(FCRAM)/BLEN=0(BL2) requires a</span>
<a name="l04205"></a>04205 <span class="comment">                                                         multi-bunk(clam) board design.</span>
<a name="l04206"></a>04206 <span class="comment">                                                         NOTE: If MTYPE=1(FCRAM)/FCRAM2P=0(II)/BLEN=1(BL4),</span>
<a name="l04207"></a>04207 <span class="comment">                                                         SW SHOULD use CP2 QW read/write requests (for</span>
<a name="l04208"></a>04208 <span class="comment">                                                         optimal low-latency bus performance).</span>
<a name="l04209"></a>04209 <span class="comment">                                                         [LW length read/write requests(in BL4 mode) use 50%</span>
<a name="l04210"></a>04210 <span class="comment">                                                         of the available bus bandwidth]</span>
<a name="l04211"></a>04211 <span class="comment">                                                         NOTE: MTYPE=1(FCRAM)/FCRAM2P=0(II)/BLEN=0(BL2) can only</span>
<a name="l04212"></a>04212 <span class="comment">                                                         be used with FCRAM-II devices which support BL2 mode</span>
<a name="l04213"></a>04213 <span class="comment">                                                         (see: Toshiba FCRAM-II, where DQ tristate after 2 data</span>
<a name="l04214"></a>04214 <span class="comment">                                                         transfers).</span>
<a name="l04215"></a>04215 <span class="comment">                                                         NOTE: MTYPE=1(FCRAM)/FCRAM2P=1(II+) does not support LW</span>
<a name="l04216"></a>04216 <span class="comment">                                                         write requests (FCRAM-II+ device specification has removed</span>
<a name="l04217"></a>04217 <span class="comment">                                                         the variable write mask function from the devices).</span>
<a name="l04218"></a>04218 <span class="comment">                                                         As such, if this mode is used, SW must be careful to</span>
<a name="l04219"></a>04219 <span class="comment">                                                         issue only PP-CP2 QW write requests. */</span>
<a name="l04220"></a>04220     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#af5b284e5aecde4fc5b15a73b6d9add19">bprch</a>                        : 2;  <span class="comment">/**&lt; Tristate Enable (back porch) (\#dclks)</span>
<a name="l04221"></a>04221 <span class="comment">                                                         On reads, allows user to control the shape of the</span>
<a name="l04222"></a>04222 <span class="comment">                                                         tristate disable back porch for the DQ data bus.</span>
<a name="l04223"></a>04223 <span class="comment">                                                         This parameter is also very dependent on the</span>
<a name="l04224"></a>04224 <span class="comment">                                                         RW_DLY and WR_DLY parameters and care must be</span>
<a name="l04225"></a>04225 <span class="comment">                                                         taken when programming these parameters to avoid</span>
<a name="l04226"></a>04226 <span class="comment">                                                         data bus contention. Valid range [0..2]</span>
<a name="l04227"></a>04227 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l04228"></a>04228 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l04229"></a>04229     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#adf8e10c0a04485e18a9eb95c41ae00a2">fprch</a>                        : 2;  <span class="comment">/**&lt; Tristate Enable (front porch) (\#dclks)</span>
<a name="l04230"></a>04230 <span class="comment">                                                         On reads, allows user to control the shape of the</span>
<a name="l04231"></a>04231 <span class="comment">                                                         tristate disable front porch for the DQ data bus.</span>
<a name="l04232"></a>04232 <span class="comment">                                                         This parameter is also very dependent on the</span>
<a name="l04233"></a>04233 <span class="comment">                                                         RW_DLY and WR_DLY parameters and care must be</span>
<a name="l04234"></a>04234 <span class="comment">                                                         taken when programming these parameters to avoid</span>
<a name="l04235"></a>04235 <span class="comment">                                                         data bus contention. Valid range [0..2]</span>
<a name="l04236"></a>04236 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l04237"></a>04237 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l04238"></a>04238     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#a9802496234844b957d51e7a9cbbb5e00">wr_dly</a>                       : 4;  <span class="comment">/**&lt; Write-&gt;Read CMD Delay (\#mclks):</span>
<a name="l04239"></a>04239 <span class="comment">                                                         Determines \#mclk cycles to insert when controller</span>
<a name="l04240"></a>04240 <span class="comment">                                                         switches from write to read. This allows programmer</span>
<a name="l04241"></a>04241 <span class="comment">                                                         to control the data bus contention.</span>
<a name="l04242"></a>04242 <span class="comment">                                                         For RLDRAM-II(BL2): (TBL=1)</span>
<a name="l04243"></a>04243 <span class="comment">                                                         For FCRAM-II (BL4): (TBL=2)</span>
<a name="l04244"></a>04244 <span class="comment">                                                         For FCRAM-II (BL2 grepl=1x ONLY): (TBL=1)</span>
<a name="l04245"></a>04245 <span class="comment">                                                         For FCRAM-II (BL2 grepl&gt;=2x): (TBL=3)</span>
<a name="l04246"></a>04246 <span class="comment">                                                            NOTE: When MTYTPE=1(FCRAM-II) BLEN=0(BL2 Mode),</span>
<a name="l04247"></a>04247 <span class="comment">                                                            grepl&gt;=2x, writes require redundant bunk writes</span>
<a name="l04248"></a>04248 <span class="comment">                                                            which require an additional 2 cycles before slotting</span>
<a name="l04249"></a>04249 <span class="comment">                                                            the next read.</span>
<a name="l04250"></a>04250 <span class="comment">                                                         WR_DLY = ROUND_UP[((TWL+TBL)*2 - TSKW + FPRCH) / 2] - TRL + 1</span>
<a name="l04251"></a>04251 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l04252"></a>04252 <span class="comment">                                                         during power-on SW initialization.</span>
<a name="l04253"></a>04253 <span class="comment">                                                         NOTE: For aggressive(performance optimal) designs,</span>
<a name="l04254"></a>04254 <span class="comment">                                                         the WR_DLY &apos;may&apos; be tuned down(-1) if bus fight</span>
<a name="l04255"></a>04255 <span class="comment">                                                         on W-&gt;R transitions is not pronounced. */</span>
<a name="l04256"></a>04256     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#abbd60decb2421d5e17588704a24393ef">rw_dly</a>                       : 4;  <span class="comment">/**&lt; Read-&gt;Write CMD Delay (\#mclks):</span>
<a name="l04257"></a>04257 <span class="comment">                                                         Determines \#mclk cycles to insert when controller</span>
<a name="l04258"></a>04258 <span class="comment">                                                         switches from read to write. This allows programmer</span>
<a name="l04259"></a>04259 <span class="comment">                                                         to control the data bus contention.</span>
<a name="l04260"></a>04260 <span class="comment">                                                         For RLDRAM-II/FCRAM-II (BL2): (TBL=1)</span>
<a name="l04261"></a>04261 <span class="comment">                                                         For FCRAM-II (BL4): (TBL=2)</span>
<a name="l04262"></a>04262 <span class="comment">                                                         RW_DLY = ROUND_UP[((TRL+TBL)*2 + TSKW + BPRCH+2)/2] - TWL + 1</span>
<a name="l04263"></a>04263 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l04264"></a>04264 <span class="comment">                                                         during power-on SW initialization.</span>
<a name="l04265"></a>04265 <span class="comment">                                                         NOTE: For aggressive(performance optimal) designs,</span>
<a name="l04266"></a>04266 <span class="comment">                                                         the RW_DLY &apos;may&apos; be tuned down(-1) if bus fight</span>
<a name="l04267"></a>04267 <span class="comment">                                                         on R-&gt;W transitions is not pronounced. */</span>
<a name="l04268"></a>04268     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#a0487a7709e7ca4b4a8f8ac5d8ad17017">sil_lat</a>                      : 2;  <span class="comment">/**&lt; Silo Latency (\#dclks): On reads, determines how many</span>
<a name="l04269"></a>04269 <span class="comment">                                                         additional dclks to wait (on top of tRL+1) before</span>
<a name="l04270"></a>04270 <span class="comment">                                                         pulling data out of the padring silos used for time</span>
<a name="l04271"></a>04271 <span class="comment">                                                         domain boundary crossing.</span>
<a name="l04272"></a>04272 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l04273"></a>04273 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l04274"></a>04274     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#aa7299adfe89ec356dff4eed79ea0c891">mtype</a>                        : 1;  <span class="comment">/**&lt; Memory Type (0=RLDRAM-II/1=Network DRAM-II/FCRAM)</span>
<a name="l04275"></a>04275 <span class="comment">                                                         NOTE: N3K-P1 only supports RLDRAM-II</span>
<a name="l04276"></a>04276 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l04277"></a>04277 <span class="comment">                                                         during power-on SW initialization.</span>
<a name="l04278"></a>04278 <span class="comment">                                                         NOTE: When MTYPE=1(FCRAM)/BLEN=0(2-burst), only the</span>
<a name="l04279"></a>04279 <span class="comment">                                                         &quot;unidirectional DS/QS&quot; mode is supported. (see FCRAM</span>
<a name="l04280"></a>04280 <span class="comment">                                                         data sheet EMRS[A6:A5]=SS(Strobe Select) register</span>
<a name="l04281"></a>04281 <span class="comment">                                                         definition. [in FCRAM 2-burst mode, we use FCRAM</span>
<a name="l04282"></a>04282 <span class="comment">                                                         in a clamshell configuration such that clam0 is</span>
<a name="l04283"></a>04283 <span class="comment">                                                         addressed independently of clam1, and DQ is shared</span>
<a name="l04284"></a>04284 <span class="comment">                                                         for optimal performance. As such it&apos;s imperative that</span>
<a name="l04285"></a>04285 <span class="comment">                                                         the QS are conditionally received (and are NOT</span>
<a name="l04286"></a>04286 <span class="comment">                                                         free-running), as the N3K receive data capture silos</span>
<a name="l04287"></a>04287 <span class="comment">                                                         OR the clam0/1 QS strobes.</span>
<a name="l04288"></a>04288 <span class="comment">                                                         NOTE: If this bit is SET, the ASX0/1</span>
<a name="l04289"></a>04289 <span class="comment">                                                         ASX_RLD_FCRAM_MODE[MODE] bit(s) should also be SET</span>
<a name="l04290"></a>04290 <span class="comment">                                                         in order for the RLD0/1-PHY(s) to support FCRAM devices. */</span>
<a name="l04291"></a>04291     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#ae0c3bbe37c5265b3af730f655717b179">reserved_2_2</a>                 : 1;
<a name="l04292"></a>04292     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#a6ce8e2babfc0cdff09143b27ca046168">ena_p0</a>                       : 1;  <span class="comment">/**&lt; Enable DFA RLDRAM Port#0</span>
<a name="l04293"></a>04293 <span class="comment">                                                         When enabled, this bit lets N3K be the default</span>
<a name="l04294"></a>04294 <span class="comment">                                                         driver for memory port \#0.</span>
<a name="l04295"></a>04295 <span class="comment">                                                         NOTE: For N3K-P1, to enable Port#0(2nd port),</span>
<a name="l04296"></a>04296 <span class="comment">                                                         Port#1 MUST ALSO be enabled.</span>
<a name="l04297"></a>04297 <span class="comment">                                                         NOTE: For N3K-P2, single port mode, a customer is at</span>
<a name="l04298"></a>04298 <span class="comment">                                                         liberty to enable either Port#0 or Port#1.</span>
<a name="l04299"></a>04299 <span class="comment">                                                         NOTE: Once a port has been disabled, it MUST NEVER</span>
<a name="l04300"></a>04300 <span class="comment">                                                         be re-enabled. [the only way to enable a port is</span>
<a name="l04301"></a>04301 <span class="comment">                                                         through a chip reset].</span>
<a name="l04302"></a>04302 <span class="comment">                                                         NOTE: DFA Memory Port#0 corresponds to the Octeon</span>
<a name="l04303"></a>04303 <span class="comment">                                                         RLD0_* pins. */</span>
<a name="l04304"></a>04304     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#a56acaec2408610cafcf444665c4a4e11">ena_p1</a>                       : 1;  <span class="comment">/**&lt; Enable DFA RLDRAM Port#1</span>
<a name="l04305"></a>04305 <span class="comment">                                                         When enabled, this bit lets N3K be the default</span>
<a name="l04306"></a>04306 <span class="comment">                                                         driver for memory port \#1.</span>
<a name="l04307"></a>04307 <span class="comment">                                                         NOTE: For N3K-P1, If the customer wishes to use a</span>
<a name="l04308"></a>04308 <span class="comment">                                                         single port, s/he must enable Port#1 (and not Port#0).</span>
<a name="l04309"></a>04309 <span class="comment">                                                         NOTE: For N3K-P2, single port mode, a customer is at</span>
<a name="l04310"></a>04310 <span class="comment">                                                         liberty to enable either Port#0 or Port#1.</span>
<a name="l04311"></a>04311 <span class="comment">                                                         NOTE: Once a port has been disabled, it MUST NEVER</span>
<a name="l04312"></a>04312 <span class="comment">                                                         be re-enabled. [the only way to enable a port is</span>
<a name="l04313"></a>04313 <span class="comment">                                                         through a chip reset].</span>
<a name="l04314"></a>04314 <span class="comment">                                                         NOTE: DFA Memory Port#1 corresponds to the Octeon</span>
<a name="l04315"></a>04315 <span class="comment">                                                         RLD1_* pins. */</span>
<a name="l04316"></a>04316 <span class="preprocessor">#else</span>
<a name="l04317"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#a56acaec2408610cafcf444665c4a4e11">04317</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#a56acaec2408610cafcf444665c4a4e11">ena_p1</a>                       : 1;
<a name="l04318"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#a6ce8e2babfc0cdff09143b27ca046168">04318</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#a6ce8e2babfc0cdff09143b27ca046168">ena_p0</a>                       : 1;
<a name="l04319"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#ae0c3bbe37c5265b3af730f655717b179">04319</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#ae0c3bbe37c5265b3af730f655717b179">reserved_2_2</a>                 : 1;
<a name="l04320"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#aa7299adfe89ec356dff4eed79ea0c891">04320</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#aa7299adfe89ec356dff4eed79ea0c891">mtype</a>                        : 1;
<a name="l04321"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#a0487a7709e7ca4b4a8f8ac5d8ad17017">04321</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#a0487a7709e7ca4b4a8f8ac5d8ad17017">sil_lat</a>                      : 2;
<a name="l04322"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#abbd60decb2421d5e17588704a24393ef">04322</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#abbd60decb2421d5e17588704a24393ef">rw_dly</a>                       : 4;
<a name="l04323"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#a9802496234844b957d51e7a9cbbb5e00">04323</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#a9802496234844b957d51e7a9cbbb5e00">wr_dly</a>                       : 4;
<a name="l04324"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#adf8e10c0a04485e18a9eb95c41ae00a2">04324</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#adf8e10c0a04485e18a9eb95c41ae00a2">fprch</a>                        : 2;
<a name="l04325"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#af5b284e5aecde4fc5b15a73b6d9add19">04325</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#af5b284e5aecde4fc5b15a73b6d9add19">bprch</a>                        : 2;
<a name="l04326"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#ad10e69a6c398f84048245609ba3fe4da">04326</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#ad10e69a6c398f84048245609ba3fe4da">blen</a>                         : 1;
<a name="l04327"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#a8bda1422a971b9f32755a423ee99e754">04327</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#a8bda1422a971b9f32755a423ee99e754">pbunk</a>                        : 3;
<a name="l04328"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#a52c015981d7835936ea5cebddf832bf0">04328</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#a52c015981d7835936ea5cebddf832bf0">r2r_pbunk</a>                    : 1;
<a name="l04329"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#abb186218b1c96249b3035d18b3c5f739">04329</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#abb186218b1c96249b3035d18b3c5f739">init_p1</a>                      : 1;
<a name="l04330"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#ad233e5517dc19407085f80b840dd196b">04330</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#ad233e5517dc19407085f80b840dd196b">init_p0</a>                      : 1;
<a name="l04331"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#aeb7745db7297cb5b2ed3ad2ce2a96637">04331</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#aeb7745db7297cb5b2ed3ad2ce2a96637">bunk_init</a>                    : 2;
<a name="l04332"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#ab045235bef41a2f32a2617ff2436cc18">04332</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#ab045235bef41a2f32a2617ff2436cc18">lpp_ena</a>                      : 1;
<a name="l04333"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#a01a092e8ce55f0fefe9ec564a1383679">04333</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xx.html#a01a092e8ce55f0fefe9ec564a1383679">reserved_28_63</a>               : 36;
<a name="l04334"></a>04334 <span class="preprocessor">#endif</span>
<a name="l04335"></a>04335 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__memcfg0.html#a8a6f0f0e8aaf6b271ec5bccb18f12a7a">cn38xx</a>;
<a name="l04336"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html">04336</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html">cvmx_dfa_memcfg0_cn38xxp2</a> {
<a name="l04337"></a>04337 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04338"></a>04338 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#ab4a4582df4bd3007ab8ac9d19e00214b">reserved_27_63</a>               : 37;
<a name="l04339"></a>04339     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#a9101294c8078315cb54df5947d78f93d">bunk_init</a>                    : 2;  <span class="comment">/**&lt; Controls the CS_N[1:0] during a) a HW Initialization</span>
<a name="l04340"></a>04340 <span class="comment">                                                         sequence (triggered by DFA_MEMCFG0[INIT_Px]) or</span>
<a name="l04341"></a>04341 <span class="comment">                                                         b) during a normal refresh sequence. If</span>
<a name="l04342"></a>04342 <span class="comment">                                                         the BNK_INIT[x]=1, the corresponding CS_N[x] is driven.</span>
<a name="l04343"></a>04343 <span class="comment">                                                         NOTE: This is required for DRAM used in a</span>
<a name="l04344"></a>04344 <span class="comment">                                                         clamshell configuration, since the address lines</span>
<a name="l04345"></a>04345 <span class="comment">                                                         carry Mode Register write data that is unique</span>
<a name="l04346"></a>04346 <span class="comment">                                                         per bunk(or clam). In a clamshell configuration,</span>
<a name="l04347"></a>04347 <span class="comment">                                                         The N3K A[x] pin may be tied into Clam#0&apos;s A[x]</span>
<a name="l04348"></a>04348 <span class="comment">                                                         and also into Clam#1&apos;s &apos;mirrored&apos; address bit A[y]</span>
<a name="l04349"></a>04349 <span class="comment">                                                         (eg: Clam0 sees A[5] and Clam1 sees A[15]).</span>
<a name="l04350"></a>04350 <span class="comment">                                                         To support clamshell designs, SW must initiate</span>
<a name="l04351"></a>04351 <span class="comment">                                                         two separate HW init sequences for the two bunks</span>
<a name="l04352"></a>04352 <span class="comment">                                                         (or clams) . Before each HW init sequence is triggered,</span>
<a name="l04353"></a>04353 <span class="comment">                                                         SW must preload the DFA_MEMRLD[22:0] with the data</span>
<a name="l04354"></a>04354 <span class="comment">                                                         that will be driven onto the A[22:0] wires during</span>
<a name="l04355"></a>04355 <span class="comment">                                                         an MRS mode register write.</span>
<a name="l04356"></a>04356 <span class="comment">                                                         NOTE: After the final HW initialization sequence has</span>
<a name="l04357"></a>04357 <span class="comment">                                                         been triggered, SW must wait 64K eclks before writing</span>
<a name="l04358"></a>04358 <span class="comment">                                                         the BUNK_INIT[1:0] field = 3&apos;b11 (so that CS_N[1:0] is</span>
<a name="l04359"></a>04359 <span class="comment">                                                         driven during refresh sequences in normal operation.</span>
<a name="l04360"></a>04360 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l04361"></a>04361 <span class="comment">                                                         during power-on SW initialization.</span>
<a name="l04362"></a>04362 <span class="comment">                                                         NOTE: For MTYPE=1(FCRAM) Mode, each bunk MUST BE</span>
<a name="l04363"></a>04363 <span class="comment">                                                         initialized independently. In other words, a HW init</span>
<a name="l04364"></a>04364 <span class="comment">                                                         must be done for Bunk#0, and then another HW init</span>
<a name="l04365"></a>04365 <span class="comment">                                                         must be done for Bunk#1 at power-on. */</span>
<a name="l04366"></a>04366     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#aee479559c8f8b0690bb936feb411eb1b">init_p0</a>                      : 1;  <span class="comment">/**&lt; When a &apos;1&apos; is written (and the previous value was &apos;0&apos;),</span>
<a name="l04367"></a>04367 <span class="comment">                                                         the HW init sequence(s) for Memory Port \#0 is</span>
<a name="l04368"></a>04368 <span class="comment">                                                         initiated.</span>
<a name="l04369"></a>04369 <span class="comment">                                                         NOTE: To initialize memory, SW must:</span>
<a name="l04370"></a>04370 <span class="comment">                                                           1) Enable memory port(s):</span>
<a name="l04371"></a>04371 <span class="comment">                                                               a) ENA_P1=1 (single port in pass 1) OR</span>
<a name="l04372"></a>04372 <span class="comment">                                                               b) ENA_P0=1/ENA_P1=1 (dual ports or single when not pass 1)</span>
<a name="l04373"></a>04373 <span class="comment">                                                           2) Wait 100us (to ensure a stable clock</span>
<a name="l04374"></a>04374 <span class="comment">                                                              to the RLDRAMs) - as per RLDRAM spec.</span>
<a name="l04375"></a>04375 <span class="comment">                                                           3) Write a &apos;1&apos; to the corresponding INIT_Px which</span>
<a name="l04376"></a>04376 <span class="comment">                                                              will initiate a hardware initialization</span>
<a name="l04377"></a>04377 <span class="comment">                                                              sequence.</span>
<a name="l04378"></a>04378 <span class="comment">                                                         NOTE: After writing a &apos;1&apos;, SW must wait 64K eclk</span>
<a name="l04379"></a>04379 <span class="comment">                                                         cycles to ensure the HW init sequence has completed</span>
<a name="l04380"></a>04380 <span class="comment">                                                         before writing to ANY of the DFA_MEM* registers.</span>
<a name="l04381"></a>04381 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l04382"></a>04382 <span class="comment">                                                         during power-on SW initialization.</span>
<a name="l04383"></a>04383 <span class="comment">                                                         NOTE: DFA Memory Port#0 corresponds to the Octeon</span>
<a name="l04384"></a>04384 <span class="comment">                                                         RLD0_* pins. */</span>
<a name="l04385"></a>04385     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#ae81879fdd214f2852b71537e1a44afd1">init_p1</a>                      : 1;  <span class="comment">/**&lt; When a &apos;1&apos; is written (and the previous value was &apos;0&apos;),</span>
<a name="l04386"></a>04386 <span class="comment">                                                         the HW init sequence(s) for Memory Port \#1 is</span>
<a name="l04387"></a>04387 <span class="comment">                                                         initiated.</span>
<a name="l04388"></a>04388 <span class="comment">                                                         NOTE: To initialize memory, SW must:</span>
<a name="l04389"></a>04389 <span class="comment">                                                           1) Enable memory port(s):</span>
<a name="l04390"></a>04390 <span class="comment">                                                               a) ENA_P1=1 (single port in pass 1) OR</span>
<a name="l04391"></a>04391 <span class="comment">                                                               b) ENA_P0=1/ENA_P1=1 (dual ports or single when not pass 1)</span>
<a name="l04392"></a>04392 <span class="comment">                                                           2) Wait 100us (to ensure a stable clock</span>
<a name="l04393"></a>04393 <span class="comment">                                                              to the RLDRAMs) - as per RLDRAM spec.</span>
<a name="l04394"></a>04394 <span class="comment">                                                           3) Write a &apos;1&apos; to the corresponding INIT_Px which</span>
<a name="l04395"></a>04395 <span class="comment">                                                              will initiate a hardware initialization</span>
<a name="l04396"></a>04396 <span class="comment">                                                              sequence.</span>
<a name="l04397"></a>04397 <span class="comment">                                                         NOTE: After writing a &apos;1&apos;, SW must wait 64K eclk</span>
<a name="l04398"></a>04398 <span class="comment">                                                         cycles to ensure the HW init sequence has completed</span>
<a name="l04399"></a>04399 <span class="comment">                                                         before writing to ANY of the DFA_MEM* registers.</span>
<a name="l04400"></a>04400 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l04401"></a>04401 <span class="comment">                                                         during power-on SW initialization.</span>
<a name="l04402"></a>04402 <span class="comment">                                                         NOTE: DFA Memory Port#1 corresponds to the Octeon</span>
<a name="l04403"></a>04403 <span class="comment">                                                         RLD1_* pins. */</span>
<a name="l04404"></a>04404     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#a6dbd9d5ca47d4dcd1b5bd73d6162dcd7">r2r_pbunk</a>                    : 1;  <span class="comment">/**&lt; When enabled, an additional command bubble is inserted</span>
<a name="l04405"></a>04405 <span class="comment">                                                         if back to back reads are issued to different physical</span>
<a name="l04406"></a>04406 <span class="comment">                                                         bunks. This is to avoid DQ data bus collisions when</span>
<a name="l04407"></a>04407 <span class="comment">                                                         references cross between physical bunks.</span>
<a name="l04408"></a>04408 <span class="comment">                                                         [NOTE: the physical bunk address boundary is determined</span>
<a name="l04409"></a>04409 <span class="comment">                                                         by the PBUNK bit].</span>
<a name="l04410"></a>04410 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l04411"></a>04411 <span class="comment">                                                         during power-on SW initialization.</span>
<a name="l04412"></a>04412 <span class="comment">                                                         When MTYPE=1(FCRAM)/BLEN=0(2-burst), R2R_PBUNK SHOULD BE</span>
<a name="l04413"></a>04413 <span class="comment">                                                         ZERO(for optimal performance). However, if electrically,</span>
<a name="l04414"></a>04414 <span class="comment">                                                         DQ-sharing becomes a power/heat issue, then R2R_PBUNK</span>
<a name="l04415"></a>04415 <span class="comment">                                                         should be set (but at a cost to performance (1/2 BW). */</span>
<a name="l04416"></a>04416     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#a67002aee77100c1d1af759864615fec6">pbunk</a>                        : 3;  <span class="comment">/**&lt; Physical Bunk address bit pointer.</span>
<a name="l04417"></a>04417 <span class="comment">                                                         Specifies which address bit within the Longword</span>
<a name="l04418"></a>04418 <span class="comment">                                                         Memory address MA[23:0] is used to determine the</span>
<a name="l04419"></a>04419 <span class="comment">                                                         chip selects.</span>
<a name="l04420"></a>04420 <span class="comment">                                                         [RLD_CS0_N corresponds to physical bunk \#0, and</span>
<a name="l04421"></a>04421 <span class="comment">                                                         RLD_CS1_N corresponds to physical bunk \#1].</span>
<a name="l04422"></a>04422 <span class="comment">                                                           - 000: CS0_N = MA[19]/CS1_N = !MA[19]</span>
<a name="l04423"></a>04423 <span class="comment">                                                           - 001: CS0_N = MA[20]/CS1_N = !MA[20]</span>
<a name="l04424"></a>04424 <span class="comment">                                                           - 010: CS0_N = MA[21]/CS1_N = !MA[21]</span>
<a name="l04425"></a>04425 <span class="comment">                                                           - 011: CS0_N = MA[22]/CS1_N = !MA[22]</span>
<a name="l04426"></a>04426 <span class="comment">                                                           - 100: CS0_N = MA[23]/CS1_N = !MA[23]</span>
<a name="l04427"></a>04427 <span class="comment">                                                           - 101-111: CS0_N = 0 /CS1_N = 1</span>
<a name="l04428"></a>04428 <span class="comment">                                                         Example(s):</span>
<a name="l04429"></a>04429 <span class="comment">                                                         To build out a 128MB DFA memory, 4x 32Mx9</span>
<a name="l04430"></a>04430 <span class="comment">                                                         parts could be used to fill out TWO physical</span>
<a name="l04431"></a>04431 <span class="comment">                                                         bunks (clamshell configuration). Each (of the</span>
<a name="l04432"></a>04432 <span class="comment">                                                         two) physical bunks contains 2x 32Mx9 = 16Mx36.</span>
<a name="l04433"></a>04433 <span class="comment">                                                         Each RLDRAM device also contains 8 internal banks,</span>
<a name="l04434"></a>04434 <span class="comment">                                                         therefore the memory Address is 16M/8banks = 2M</span>
<a name="l04435"></a>04435 <span class="comment">                                                         addresses/bunk (2^21). In this case, MA[21] would</span>
<a name="l04436"></a>04436 <span class="comment">                                                         select the physical bunk.</span>
<a name="l04437"></a>04437 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l04438"></a>04438 <span class="comment">                                                         during power-on SW initialization.</span>
<a name="l04439"></a>04439 <span class="comment">                                                         be used to determine the Chip Select(s).</span>
<a name="l04440"></a>04440 <span class="comment">                                                         NOTE: When MTYPE=1(FCRAM)/BLEN=0(2-burst), a</span>
<a name="l04441"></a>04441 <span class="comment">                                                         &quot;Redundant Bunk&quot; scheme is employed to provide the</span>
<a name="l04442"></a>04442 <span class="comment">                                                         highest overall performance (1 Req/ MCLK cycle).</span>
<a name="l04443"></a>04443 <span class="comment">                                                         In this mode, it&apos;s imperative that SW set the PBUNK</span>
<a name="l04444"></a>04444 <span class="comment">                                                         field +1 &apos;above&apos; the highest address bit. (such that</span>
<a name="l04445"></a>04445 <span class="comment">                                                         the PBUNK extracted from the address will always be</span>
<a name="l04446"></a>04446 <span class="comment">                                                         zero). In this mode, the CS_N[1:0] pins are driven</span>
<a name="l04447"></a>04447 <span class="comment">                                                         to each redundant bunk based on a TDM scheme:</span>
<a name="l04448"></a>04448 <span class="comment">                                                         [MCLK-EVEN=Bunk#0/MCLK-ODD=Bunk#1]. */</span>
<a name="l04449"></a>04449     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#aded5d4455a541604b026bb11687a58d5">blen</a>                         : 1;  <span class="comment">/**&lt; Device Burst Length  (0=2-burst/1=4-burst)</span>
<a name="l04450"></a>04450 <span class="comment">                                                         When BLEN=0(BL2), all QW reads/writes from CP2 are</span>
<a name="l04451"></a>04451 <span class="comment">                                                         decomposed into 2 separate BL2(LW) requests to the</span>
<a name="l04452"></a>04452 <span class="comment">                                                         Low-Latency memory.</span>
<a name="l04453"></a>04453 <span class="comment">                                                         When BLEN=1(BL4), a LW request (from CP2 or NCB) is</span>
<a name="l04454"></a>04454 <span class="comment">                                                         treated as 1 BL4(QW) request to the low latency memory.</span>
<a name="l04455"></a>04455 <span class="comment">                                                         NOTE: QW refers to a 64-bit LLM Load/Store (intiated</span>
<a name="l04456"></a>04456 <span class="comment">                                                         by a processor core). LW refers to a 36-bit load/store.</span>
<a name="l04457"></a>04457 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l04458"></a>04458 <span class="comment">                                                         during power-on SW initialization before the DFA LLM</span>
<a name="l04459"></a>04459 <span class="comment">                                                         (low latency memory) is used.</span>
<a name="l04460"></a>04460 <span class="comment">                                                         NOTE: MTYPE=0(RLDRAM-II) MUST USE BLEN=0(2-burst)</span>
<a name="l04461"></a>04461 <span class="comment">                                                         NOTE: MTYPE=1(FCRAM)/BLEN=0(BL2) requires a</span>
<a name="l04462"></a>04462 <span class="comment">                                                         multi-bunk(clam) board design.</span>
<a name="l04463"></a>04463 <span class="comment">                                                         NOTE: If MTYPE=1(FCRAM)/FCRAM2P=0(II)/BLEN=1(BL4),</span>
<a name="l04464"></a>04464 <span class="comment">                                                         SW SHOULD use CP2 QW read/write requests (for</span>
<a name="l04465"></a>04465 <span class="comment">                                                         optimal low-latency bus performance).</span>
<a name="l04466"></a>04466 <span class="comment">                                                         [LW length read/write requests(in BL4 mode) use 50%</span>
<a name="l04467"></a>04467 <span class="comment">                                                         of the available bus bandwidth]</span>
<a name="l04468"></a>04468 <span class="comment">                                                         NOTE: MTYPE=1(FCRAM)/FCRAM2P=0(II)/BLEN=0(BL2) can only</span>
<a name="l04469"></a>04469 <span class="comment">                                                         be used with FCRAM-II devices which support BL2 mode</span>
<a name="l04470"></a>04470 <span class="comment">                                                         (see: Toshiba FCRAM-II, where DQ tristate after 2 data</span>
<a name="l04471"></a>04471 <span class="comment">                                                         transfers).</span>
<a name="l04472"></a>04472 <span class="comment">                                                         NOTE: MTYPE=1(FCRAM)/FCRAM2P=1(II+) does not support LW</span>
<a name="l04473"></a>04473 <span class="comment">                                                         write requests (FCRAM-II+ device specification has removed</span>
<a name="l04474"></a>04474 <span class="comment">                                                         the variable write mask function from the devices).</span>
<a name="l04475"></a>04475 <span class="comment">                                                         As such, if this mode is used, SW must be careful to</span>
<a name="l04476"></a>04476 <span class="comment">                                                         issue only PP-CP2 QW write requests. */</span>
<a name="l04477"></a>04477     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#aaff13c6cab66a374c6edd578c47134ee">bprch</a>                        : 2;  <span class="comment">/**&lt; Tristate Enable (back porch) (\#dclks)</span>
<a name="l04478"></a>04478 <span class="comment">                                                         On reads, allows user to control the shape of the</span>
<a name="l04479"></a>04479 <span class="comment">                                                         tristate disable back porch for the DQ data bus.</span>
<a name="l04480"></a>04480 <span class="comment">                                                         This parameter is also very dependent on the</span>
<a name="l04481"></a>04481 <span class="comment">                                                         RW_DLY and WR_DLY parameters and care must be</span>
<a name="l04482"></a>04482 <span class="comment">                                                         taken when programming these parameters to avoid</span>
<a name="l04483"></a>04483 <span class="comment">                                                         data bus contention. Valid range [0..2]</span>
<a name="l04484"></a>04484 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l04485"></a>04485 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l04486"></a>04486     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#a9b5318d093d6c6fa4c5f9a1013a91b5d">fprch</a>                        : 2;  <span class="comment">/**&lt; Tristate Enable (front porch) (\#dclks)</span>
<a name="l04487"></a>04487 <span class="comment">                                                         On reads, allows user to control the shape of the</span>
<a name="l04488"></a>04488 <span class="comment">                                                         tristate disable front porch for the DQ data bus.</span>
<a name="l04489"></a>04489 <span class="comment">                                                         This parameter is also very dependent on the</span>
<a name="l04490"></a>04490 <span class="comment">                                                         RW_DLY and WR_DLY parameters and care must be</span>
<a name="l04491"></a>04491 <span class="comment">                                                         taken when programming these parameters to avoid</span>
<a name="l04492"></a>04492 <span class="comment">                                                         data bus contention. Valid range [0..2]</span>
<a name="l04493"></a>04493 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l04494"></a>04494 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l04495"></a>04495     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#ab398c93cbbf32a8ef8d39a7ef954598f">wr_dly</a>                       : 4;  <span class="comment">/**&lt; Write-&gt;Read CMD Delay (\#mclks):</span>
<a name="l04496"></a>04496 <span class="comment">                                                         Determines \#mclk cycles to insert when controller</span>
<a name="l04497"></a>04497 <span class="comment">                                                         switches from write to read. This allows programmer</span>
<a name="l04498"></a>04498 <span class="comment">                                                         to control the data bus contention.</span>
<a name="l04499"></a>04499 <span class="comment">                                                         For RLDRAM-II(BL2): (TBL=1)</span>
<a name="l04500"></a>04500 <span class="comment">                                                         For FCRAM-II (BL4): (TBL=2)</span>
<a name="l04501"></a>04501 <span class="comment">                                                         For FCRAM-II (BL2 grepl=1x ONLY): (TBL=1)</span>
<a name="l04502"></a>04502 <span class="comment">                                                         For FCRAM-II (BL2 grepl&gt;=2x): (TBL=3)</span>
<a name="l04503"></a>04503 <span class="comment">                                                            NOTE: When MTYTPE=1(FCRAM-II) BLEN=0(BL2 Mode),</span>
<a name="l04504"></a>04504 <span class="comment">                                                            grepl&gt;=2x, writes require redundant bunk writes</span>
<a name="l04505"></a>04505 <span class="comment">                                                            which require an additional 2 cycles before slotting</span>
<a name="l04506"></a>04506 <span class="comment">                                                            the next read.</span>
<a name="l04507"></a>04507 <span class="comment">                                                         WR_DLY = ROUND_UP[((TWL+TBL)*2 - TSKW + FPRCH) / 2] - TRL + 1</span>
<a name="l04508"></a>04508 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l04509"></a>04509 <span class="comment">                                                         during power-on SW initialization.</span>
<a name="l04510"></a>04510 <span class="comment">                                                         NOTE: For aggressive(performance optimal) designs,</span>
<a name="l04511"></a>04511 <span class="comment">                                                         the WR_DLY &apos;may&apos; be tuned down(-1) if bus fight</span>
<a name="l04512"></a>04512 <span class="comment">                                                         on W-&gt;R transitions is not pronounced. */</span>
<a name="l04513"></a>04513     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#a5c55b3d80a03b3ed62aba1a10338912e">rw_dly</a>                       : 4;  <span class="comment">/**&lt; Read-&gt;Write CMD Delay (\#mclks):</span>
<a name="l04514"></a>04514 <span class="comment">                                                         Determines \#mclk cycles to insert when controller</span>
<a name="l04515"></a>04515 <span class="comment">                                                         switches from read to write. This allows programmer</span>
<a name="l04516"></a>04516 <span class="comment">                                                         to control the data bus contention.</span>
<a name="l04517"></a>04517 <span class="comment">                                                         For RLDRAM-II/FCRAM-II (BL2): (TBL=1)</span>
<a name="l04518"></a>04518 <span class="comment">                                                         For FCRAM-II (BL4): (TBL=2)</span>
<a name="l04519"></a>04519 <span class="comment">                                                         RW_DLY = ROUND_UP[((TRL+TBL)*2 + TSKW + BPRCH+2)/2] - TWL + 1</span>
<a name="l04520"></a>04520 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l04521"></a>04521 <span class="comment">                                                         during power-on SW initialization.</span>
<a name="l04522"></a>04522 <span class="comment">                                                         NOTE: For aggressive(performance optimal) designs,</span>
<a name="l04523"></a>04523 <span class="comment">                                                         the RW_DLY &apos;may&apos; be tuned down(-1) if bus fight</span>
<a name="l04524"></a>04524 <span class="comment">                                                         on R-&gt;W transitions is not pronounced. */</span>
<a name="l04525"></a>04525     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#a80d98ac573a773c2ad4eed7844f78e65">sil_lat</a>                      : 2;  <span class="comment">/**&lt; Silo Latency (\#dclks): On reads, determines how many</span>
<a name="l04526"></a>04526 <span class="comment">                                                         additional dclks to wait (on top of tRL+1) before</span>
<a name="l04527"></a>04527 <span class="comment">                                                         pulling data out of the padring silos used for time</span>
<a name="l04528"></a>04528 <span class="comment">                                                         domain boundary crossing.</span>
<a name="l04529"></a>04529 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l04530"></a>04530 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l04531"></a>04531     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#ac230d98a5a2d3e7cc804e8ee89e9dee5">mtype</a>                        : 1;  <span class="comment">/**&lt; Memory Type (0=RLDRAM-II/1=Network DRAM-II/FCRAM)</span>
<a name="l04532"></a>04532 <span class="comment">                                                         NOTE: N3K-P1 only supports RLDRAM-II</span>
<a name="l04533"></a>04533 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l04534"></a>04534 <span class="comment">                                                         during power-on SW initialization.</span>
<a name="l04535"></a>04535 <span class="comment">                                                         NOTE: When MTYPE=1(FCRAM)/BLEN=0(2-burst), only the</span>
<a name="l04536"></a>04536 <span class="comment">                                                         &quot;unidirectional DS/QS&quot; mode is supported. (see FCRAM</span>
<a name="l04537"></a>04537 <span class="comment">                                                         data sheet EMRS[A6:A5]=SS(Strobe Select) register</span>
<a name="l04538"></a>04538 <span class="comment">                                                         definition. [in FCRAM 2-burst mode, we use FCRAM</span>
<a name="l04539"></a>04539 <span class="comment">                                                         in a clamshell configuration such that clam0 is</span>
<a name="l04540"></a>04540 <span class="comment">                                                         addressed independently of clam1, and DQ is shared</span>
<a name="l04541"></a>04541 <span class="comment">                                                         for optimal performance. As such it&apos;s imperative that</span>
<a name="l04542"></a>04542 <span class="comment">                                                         the QS are conditionally received (and are NOT</span>
<a name="l04543"></a>04543 <span class="comment">                                                         free-running), as the N3K receive data capture silos</span>
<a name="l04544"></a>04544 <span class="comment">                                                         OR the clam0/1 QS strobes.</span>
<a name="l04545"></a>04545 <span class="comment">                                                         NOTE: If this bit is SET, the ASX0/1</span>
<a name="l04546"></a>04546 <span class="comment">                                                         ASX_RLD_FCRAM_MODE[MODE] bit(s) should also be SET</span>
<a name="l04547"></a>04547 <span class="comment">                                                         in order for the RLD0/1-PHY(s) to support FCRAM devices. */</span>
<a name="l04548"></a>04548     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#a2aa2c67e12bf0f5c1e4018072fc4ef39">reserved_2_2</a>                 : 1;
<a name="l04549"></a>04549     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#a15964311f857d91dd6e8b2d83d4c22d3">ena_p0</a>                       : 1;  <span class="comment">/**&lt; Enable DFA RLDRAM Port#0</span>
<a name="l04550"></a>04550 <span class="comment">                                                         When enabled, this bit lets N3K be the default</span>
<a name="l04551"></a>04551 <span class="comment">                                                         driver for memory port \#0.</span>
<a name="l04552"></a>04552 <span class="comment">                                                         NOTE: For N3K-P1, to enable Port#0(2nd port),</span>
<a name="l04553"></a>04553 <span class="comment">                                                         Port#1 MUST ALSO be enabled.</span>
<a name="l04554"></a>04554 <span class="comment">                                                         NOTE: For N3K-P2, single port mode, a customer is at</span>
<a name="l04555"></a>04555 <span class="comment">                                                         liberty to enable either Port#0 or Port#1.</span>
<a name="l04556"></a>04556 <span class="comment">                                                         NOTE: Once a port has been disabled, it MUST NEVER</span>
<a name="l04557"></a>04557 <span class="comment">                                                         be re-enabled. [the only way to enable a port is</span>
<a name="l04558"></a>04558 <span class="comment">                                                         through a chip reset].</span>
<a name="l04559"></a>04559 <span class="comment">                                                         NOTE: DFA Memory Port#0 corresponds to the Octeon</span>
<a name="l04560"></a>04560 <span class="comment">                                                         RLD0_* pins. */</span>
<a name="l04561"></a>04561     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#a769530a19c52acdf2b4d6febd85a4790">ena_p1</a>                       : 1;  <span class="comment">/**&lt; Enable DFA RLDRAM Port#1</span>
<a name="l04562"></a>04562 <span class="comment">                                                         When enabled, this bit lets N3K be the default</span>
<a name="l04563"></a>04563 <span class="comment">                                                         driver for memory port \#1.</span>
<a name="l04564"></a>04564 <span class="comment">                                                         NOTE: For N3K-P1, If the customer wishes to use a</span>
<a name="l04565"></a>04565 <span class="comment">                                                         single port, s/he must enable Port#1 (and not Port#0).</span>
<a name="l04566"></a>04566 <span class="comment">                                                         NOTE: For N3K-P2, single port mode, a customer is at</span>
<a name="l04567"></a>04567 <span class="comment">                                                         liberty to enable either Port#0 or Port#1.</span>
<a name="l04568"></a>04568 <span class="comment">                                                         NOTE: Once a port has been disabled, it MUST NEVER</span>
<a name="l04569"></a>04569 <span class="comment">                                                         be re-enabled. [the only way to enable a port is</span>
<a name="l04570"></a>04570 <span class="comment">                                                         through a chip reset].</span>
<a name="l04571"></a>04571 <span class="comment">                                                         NOTE: DFA Memory Port#1 corresponds to the Octeon</span>
<a name="l04572"></a>04572 <span class="comment">                                                         RLD1_* pins. */</span>
<a name="l04573"></a>04573 <span class="preprocessor">#else</span>
<a name="l04574"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#a769530a19c52acdf2b4d6febd85a4790">04574</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#a769530a19c52acdf2b4d6febd85a4790">ena_p1</a>                       : 1;
<a name="l04575"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#a15964311f857d91dd6e8b2d83d4c22d3">04575</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#a15964311f857d91dd6e8b2d83d4c22d3">ena_p0</a>                       : 1;
<a name="l04576"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#a2aa2c67e12bf0f5c1e4018072fc4ef39">04576</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#a2aa2c67e12bf0f5c1e4018072fc4ef39">reserved_2_2</a>                 : 1;
<a name="l04577"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#ac230d98a5a2d3e7cc804e8ee89e9dee5">04577</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#ac230d98a5a2d3e7cc804e8ee89e9dee5">mtype</a>                        : 1;
<a name="l04578"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#a80d98ac573a773c2ad4eed7844f78e65">04578</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#a80d98ac573a773c2ad4eed7844f78e65">sil_lat</a>                      : 2;
<a name="l04579"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#a5c55b3d80a03b3ed62aba1a10338912e">04579</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#a5c55b3d80a03b3ed62aba1a10338912e">rw_dly</a>                       : 4;
<a name="l04580"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#ab398c93cbbf32a8ef8d39a7ef954598f">04580</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#ab398c93cbbf32a8ef8d39a7ef954598f">wr_dly</a>                       : 4;
<a name="l04581"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#a9b5318d093d6c6fa4c5f9a1013a91b5d">04581</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#a9b5318d093d6c6fa4c5f9a1013a91b5d">fprch</a>                        : 2;
<a name="l04582"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#aaff13c6cab66a374c6edd578c47134ee">04582</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#aaff13c6cab66a374c6edd578c47134ee">bprch</a>                        : 2;
<a name="l04583"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#aded5d4455a541604b026bb11687a58d5">04583</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#aded5d4455a541604b026bb11687a58d5">blen</a>                         : 1;
<a name="l04584"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#a67002aee77100c1d1af759864615fec6">04584</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#a67002aee77100c1d1af759864615fec6">pbunk</a>                        : 3;
<a name="l04585"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#a6dbd9d5ca47d4dcd1b5bd73d6162dcd7">04585</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#a6dbd9d5ca47d4dcd1b5bd73d6162dcd7">r2r_pbunk</a>                    : 1;
<a name="l04586"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#ae81879fdd214f2852b71537e1a44afd1">04586</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#ae81879fdd214f2852b71537e1a44afd1">init_p1</a>                      : 1;
<a name="l04587"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#aee479559c8f8b0690bb936feb411eb1b">04587</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#aee479559c8f8b0690bb936feb411eb1b">init_p0</a>                      : 1;
<a name="l04588"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#a9101294c8078315cb54df5947d78f93d">04588</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#a9101294c8078315cb54df5947d78f93d">bunk_init</a>                    : 2;
<a name="l04589"></a><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#ab4a4582df4bd3007ab8ac9d19e00214b">04589</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__cn38xxp2.html#ab4a4582df4bd3007ab8ac9d19e00214b">reserved_27_63</a>               : 37;
<a name="l04590"></a>04590 <span class="preprocessor">#endif</span>
<a name="l04591"></a>04591 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__memcfg0.html#aa5095d6d9211eb275dc296614ccd8e46">cn38xxp2</a>;
<a name="l04592"></a><a class="code" href="unioncvmx__dfa__memcfg0.html#aa279f1c393275caad2971090639bb851">04592</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html">cvmx_dfa_memcfg0_s</a>             <a class="code" href="unioncvmx__dfa__memcfg0.html#aa279f1c393275caad2971090639bb851">cn58xx</a>;
<a name="l04593"></a><a class="code" href="unioncvmx__dfa__memcfg0.html#a159fa6a92b7949b8530df85ff0f6c4cc">04593</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memcfg0_1_1cvmx__dfa__memcfg0__s.html">cvmx_dfa_memcfg0_s</a>             <a class="code" href="unioncvmx__dfa__memcfg0.html#a159fa6a92b7949b8530df85ff0f6c4cc">cn58xxp1</a>;
<a name="l04594"></a>04594 };
<a name="l04595"></a><a class="code" href="cvmx-dfa-defs_8h.html#ab8687ff8c7fb4a83f6a63bba3893dccf">04595</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__memcfg0.html" title="cvmx_dfa_memcfg0">cvmx_dfa_memcfg0</a> <a class="code" href="unioncvmx__dfa__memcfg0.html" title="cvmx_dfa_memcfg0">cvmx_dfa_memcfg0_t</a>;
<a name="l04596"></a>04596 <span class="comment"></span>
<a name="l04597"></a>04597 <span class="comment">/**</span>
<a name="l04598"></a>04598 <span class="comment"> * cvmx_dfa_memcfg1</span>
<a name="l04599"></a>04599 <span class="comment"> *</span>
<a name="l04600"></a>04600 <span class="comment"> * DFA_MEMCFG1 = RLDRAM Memory Timing Configuration</span>
<a name="l04601"></a>04601 <span class="comment"> *</span>
<a name="l04602"></a>04602 <span class="comment"> * Description:</span>
<a name="l04603"></a>04603 <span class="comment"> */</span>
<a name="l04604"></a><a class="code" href="unioncvmx__dfa__memcfg1.html">04604</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__memcfg1.html" title="cvmx_dfa_memcfg1">cvmx_dfa_memcfg1</a> {
<a name="l04605"></a><a class="code" href="unioncvmx__dfa__memcfg1.html#a155a36cfbc9432031242dcb166b258bf">04605</a>     uint64_t <a class="code" href="unioncvmx__dfa__memcfg1.html#a155a36cfbc9432031242dcb166b258bf">u64</a>;
<a name="l04606"></a><a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html">04606</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html">cvmx_dfa_memcfg1_s</a> {
<a name="l04607"></a>04607 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04608"></a>04608 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html#a81cd92210c1779127afe782b2fc364f6">reserved_34_63</a>               : 30;
<a name="l04609"></a>04609     uint64_t <a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html#aadc40b50efaccdf2e8ff308c36c99adb">ref_intlo</a>                    : 9;  <span class="comment">/**&lt; Burst Refresh Interval[8:0] (\#dclks)</span>
<a name="l04610"></a>04610 <span class="comment">                                                         For finer refresh interval granularity control.</span>
<a name="l04611"></a>04611 <span class="comment">                                                         This field provides an additional level of granularity</span>
<a name="l04612"></a>04612 <span class="comment">                                                         for the refresh interval. It specifies the additional</span>
<a name="l04613"></a>04613 <span class="comment">                                                         \#dclks [0...511] to be added to the REF_INT[3:0] field.</span>
<a name="l04614"></a>04614 <span class="comment">                                                         For RLDRAM-II: For dclk(400MHz=2.5ns):</span>
<a name="l04615"></a>04615 <span class="comment">                                                         Example: 64K AREF cycles required within tREF=32ms</span>
<a name="l04616"></a>04616 <span class="comment">                                                             trefint = tREF(ms)/(64K cycles/8banks)</span>
<a name="l04617"></a>04617 <span class="comment">                                                                         = 32ms/8K = 3.9us = 3900ns</span>
<a name="l04618"></a>04618 <span class="comment">                                                             REF_INT[3:0] = ROUND_DOWN[(trefint/dclk)/512]</span>
<a name="l04619"></a>04619 <span class="comment">                                                                          = ROUND_DOWN[(3900/2.5)/512]</span>
<a name="l04620"></a>04620 <span class="comment">                                                                          = 3</span>
<a name="l04621"></a>04621 <span class="comment">                                                             REF_INTLO[8:0] = MOD[(trefint/dclk)/512]</span>
<a name="l04622"></a>04622 <span class="comment">                                                                            = MOD[(3900/2.5)/512]</span>
<a name="l04623"></a>04623 <span class="comment">                                                                            = 24</span>
<a name="l04624"></a>04624 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l04625"></a>04625 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l04626"></a>04626     uint64_t <a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html#adbd45543a94b5d7ada4eb218aa750b76">aref_ena</a>                     : 1;  <span class="comment">/**&lt; Auto Refresh Cycle Enable</span>
<a name="l04627"></a>04627 <span class="comment">                                                         INTERNAL USE ONLY:</span>
<a name="l04628"></a>04628 <span class="comment">                                                         NOTE: This mode bit is ONLY intended to be used by</span>
<a name="l04629"></a>04629 <span class="comment">                                                         low-level power-on initialization routines in the</span>
<a name="l04630"></a>04630 <span class="comment">                                                         event that the hardware initialization routine</span>
<a name="l04631"></a>04631 <span class="comment">                                                         does not work. It allows SW to create AREF</span>
<a name="l04632"></a>04632 <span class="comment">                                                         commands on the RLDRAM bus directly.</span>
<a name="l04633"></a>04633 <span class="comment">                                                         When this bit is set, ALL RLDRAM writes (issued by</span>
<a name="l04634"></a>04634 <span class="comment">                                                         a PP through the NCB or CP2) are converted to AREF</span>
<a name="l04635"></a>04635 <span class="comment">                                                         commands on the RLDRAM bus. The write-address is</span>
<a name="l04636"></a>04636 <span class="comment">                                                         presented on the A[20:0]/BA[2:0] pins (for which</span>
<a name="l04637"></a>04637 <span class="comment">                                                         the RLDRAM only interprets BA[2:0]).</span>
<a name="l04638"></a>04638 <span class="comment">                                                         When this bit is set, only writes are allowed</span>
<a name="l04639"></a>04639 <span class="comment">                                                         and MUST use grepl=0 (1x).</span>
<a name="l04640"></a>04640 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l04641"></a>04641 <span class="comment">                                                         during power-on SW initialization.</span>
<a name="l04642"></a>04642 <span class="comment">                                                         NOTE: MRS_ENA and AREF_ENA are mutually exclusive</span>
<a name="l04643"></a>04643 <span class="comment">                                                         (SW can set one or the other, but never both!)</span>
<a name="l04644"></a>04644 <span class="comment">                                                         NOTE: AREF commands generated using this method target</span>
<a name="l04645"></a>04645 <span class="comment">                                                         the &apos;addressed&apos; bunk. */</span>
<a name="l04646"></a>04646     uint64_t <a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html#a9a558fcc5344bcb76247875bfd142ebe">mrs_ena</a>                      : 1;  <span class="comment">/**&lt; Mode Register Set Cycle Enable</span>
<a name="l04647"></a>04647 <span class="comment">                                                         INTERNAL USE ONLY:</span>
<a name="l04648"></a>04648 <span class="comment">                                                         NOTE: This mode bit is ONLY intended to be used by</span>
<a name="l04649"></a>04649 <span class="comment">                                                         low-level power-on initialization routines in the</span>
<a name="l04650"></a>04650 <span class="comment">                                                         event that the hardware initialization routine</span>
<a name="l04651"></a>04651 <span class="comment">                                                         does not work. It allows SW to create MRS</span>
<a name="l04652"></a>04652 <span class="comment">                                                         commands on the RLDRAM bus directly.</span>
<a name="l04653"></a>04653 <span class="comment">                                                         When this bit is set, ALL RLDRAM writes (issued by</span>
<a name="l04654"></a>04654 <span class="comment">                                                         a PP through the NCB or CP2) are converted to MRS</span>
<a name="l04655"></a>04655 <span class="comment">                                                         commands on the RLDRAM bus. The write-address is</span>
<a name="l04656"></a>04656 <span class="comment">                                                         presented on the A[20:0]/BA[2:0] pins (for which</span>
<a name="l04657"></a>04657 <span class="comment">                                                         the RLDRAM only interprets A[17:0]).</span>
<a name="l04658"></a>04658 <span class="comment">                                                         When this bit is set, only writes are allowed</span>
<a name="l04659"></a>04659 <span class="comment">                                                         and MUST use grepl=0 (1x).</span>
<a name="l04660"></a>04660 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l04661"></a>04661 <span class="comment">                                                         during power-on SW initialization.</span>
<a name="l04662"></a>04662 <span class="comment">                                                         NOTE: MRS_ENA and AREF_ENA are mutually exclusive</span>
<a name="l04663"></a>04663 <span class="comment">                                                         (SW can set one or the other, but never both!)</span>
<a name="l04664"></a>04664 <span class="comment">                                                         NOTE: MRS commands generated using this method target</span>
<a name="l04665"></a>04665 <span class="comment">                                                         the &apos;addressed&apos; bunk. */</span>
<a name="l04666"></a>04666     uint64_t <a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html#abe239e28aff12ec73abbc3160027ba11">tmrsc</a>                        : 3;  <span class="comment">/**&lt; Mode Register Set Cycle Time (represented in \#mclks)</span>
<a name="l04667"></a>04667 <span class="comment">                                                              - 000-001: RESERVED</span>
<a name="l04668"></a>04668 <span class="comment">                                                              - 010: tMRSC = 2 mclks</span>
<a name="l04669"></a>04669 <span class="comment">                                                              - 011: tMRSC = 3 mclks</span>
<a name="l04670"></a>04670 <span class="comment">                                                              - ...</span>
<a name="l04671"></a>04671 <span class="comment">                                                              - 111: tMRSC = 7 mclks</span>
<a name="l04672"></a>04672 <span class="comment">                                                         NOTE: The device tMRSC parameter is a function of CL</span>
<a name="l04673"></a>04673 <span class="comment">                                                         (which during HW initialization is not known. Its</span>
<a name="l04674"></a>04674 <span class="comment">                                                         recommended to load tMRSC(MAX) value to avoid timing</span>
<a name="l04675"></a>04675 <span class="comment">                                                         violations.</span>
<a name="l04676"></a>04676 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l04677"></a>04677 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l04678"></a>04678     uint64_t <a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html#a32d13c1d3a8215f6fb8be227bf4d55af">trc</a>                          : 4;  <span class="comment">/**&lt; Row Cycle Time (represented in \#mclks)</span>
<a name="l04679"></a>04679 <span class="comment">                                                         see also: DFA_MEMRLD[RLCFG] field which must</span>
<a name="l04680"></a>04680 <span class="comment">                                                         correspond with tRL/tWL parameter(s).</span>
<a name="l04681"></a>04681 <span class="comment">                                                              - 0000-0010: RESERVED</span>
<a name="l04682"></a>04682 <span class="comment">                                                              - 0011: tRC = 3 mclks</span>
<a name="l04683"></a>04683 <span class="comment">                                                              - 0100: tRC = 4 mclks</span>
<a name="l04684"></a>04684 <span class="comment">                                                              - 0101: tRC = 5 mclks</span>
<a name="l04685"></a>04685 <span class="comment">                                                              - 0110: tRC = 6 mclks</span>
<a name="l04686"></a>04686 <span class="comment">                                                              - 0111: tRC = 7 mclks</span>
<a name="l04687"></a>04687 <span class="comment">                                                              - 1000: tRC = 8 mclks</span>
<a name="l04688"></a>04688 <span class="comment">                                                              - 1001: tRC = 9 mclks</span>
<a name="l04689"></a>04689 <span class="comment">                                                              - 1010-1111: RESERVED</span>
<a name="l04690"></a>04690 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l04691"></a>04691 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l04692"></a>04692     uint64_t <a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html#a14aa8e39165e57b34d1fcbc229065ec7">twl</a>                          : 4;  <span class="comment">/**&lt; Write Latency (represented in \#mclks)</span>
<a name="l04693"></a>04693 <span class="comment">                                                         see also: DFA_MEMRLD[RLCFG] field which must</span>
<a name="l04694"></a>04694 <span class="comment">                                                         correspond with tRL/tWL parameter(s).</span>
<a name="l04695"></a>04695 <span class="comment">                                                              - 0000-0001: RESERVED</span>
<a name="l04696"></a>04696 <span class="comment">                                                              - 0010: Write Latency (WL=2.0 mclk)</span>
<a name="l04697"></a>04697 <span class="comment">                                                              - 0011: Write Latency (WL=3.0 mclks)</span>
<a name="l04698"></a>04698 <span class="comment">                                                              - 0100: Write Latency (WL=4.0 mclks)</span>
<a name="l04699"></a>04699 <span class="comment">                                                              - 0101: Write Latency (WL=5.0 mclks)</span>
<a name="l04700"></a>04700 <span class="comment">                                                              - 0110: Write Latency (WL=6.0 mclks)</span>
<a name="l04701"></a>04701 <span class="comment">                                                              - 0111: Write Latency (WL=7.0 mclks)</span>
<a name="l04702"></a>04702 <span class="comment">                                                              - 1000: Write Latency (WL=8.0 mclks)</span>
<a name="l04703"></a>04703 <span class="comment">                                                              - 1001: Write Latency (WL=9.0 mclks)</span>
<a name="l04704"></a>04704 <span class="comment">                                                              - 1010: Write Latency (WL=10.0 mclks)</span>
<a name="l04705"></a>04705 <span class="comment">                                                              - 1011-1111: RESERVED</span>
<a name="l04706"></a>04706 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l04707"></a>04707 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l04708"></a>04708     uint64_t <a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html#a637d05b70521e016fb14f4715792797d">trl</a>                          : 4;  <span class="comment">/**&lt; Read Latency (represented in \#mclks)</span>
<a name="l04709"></a>04709 <span class="comment">                                                         see also: DFA_MEMRLD[RLCFG] field which must</span>
<a name="l04710"></a>04710 <span class="comment">                                                         correspond with tRL/tWL parameter(s).</span>
<a name="l04711"></a>04711 <span class="comment">                                                              - 0000-0010: RESERVED</span>
<a name="l04712"></a>04712 <span class="comment">                                                              - 0011: Read Latency = 3 mclks</span>
<a name="l04713"></a>04713 <span class="comment">                                                              - 0100: Read Latency = 4 mclks</span>
<a name="l04714"></a>04714 <span class="comment">                                                              - 0101: Read Latency = 5 mclks</span>
<a name="l04715"></a>04715 <span class="comment">                                                              - 0110: Read Latency = 6 mclks</span>
<a name="l04716"></a>04716 <span class="comment">                                                              - 0111: Read Latency = 7 mclks</span>
<a name="l04717"></a>04717 <span class="comment">                                                              - 1000: Read Latency = 8 mclks</span>
<a name="l04718"></a>04718 <span class="comment">                                                              - 1001: Read Latency = 9 mclks</span>
<a name="l04719"></a>04719 <span class="comment">                                                              - 1010: Read Latency = 10 mclks</span>
<a name="l04720"></a>04720 <span class="comment">                                                              - 1011-1111: RESERVED</span>
<a name="l04721"></a>04721 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l04722"></a>04722 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l04723"></a>04723     uint64_t <a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html#a303107121ebae7ef6bbbe319c290fc21">reserved_6_7</a>                 : 2;
<a name="l04724"></a>04724     uint64_t <a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html#a47f33f2c71c079f20f3b48b91a499769">tskw</a>                         : 2;  <span class="comment">/**&lt; Board Skew (represented in \#dclks)</span>
<a name="l04725"></a>04725 <span class="comment">                                                         Represents additional board skew of DQ/DQS.</span>
<a name="l04726"></a>04726 <span class="comment">                                                             - 00: board-skew = 0 dclk</span>
<a name="l04727"></a>04727 <span class="comment">                                                             - 01: board-skew = 1 dclk</span>
<a name="l04728"></a>04728 <span class="comment">                                                             - 10: board-skew = 2 dclk</span>
<a name="l04729"></a>04729 <span class="comment">                                                             - 11: board-skew = 3 dclk</span>
<a name="l04730"></a>04730 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l04731"></a>04731 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l04732"></a>04732     uint64_t <a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html#a2daaa44cbbb1841f14b2ec8ac319b53e">ref_int</a>                      : 4;  <span class="comment">/**&lt; Refresh Interval (represented in \#of 512 dclk</span>
<a name="l04733"></a>04733 <span class="comment">                                                         increments).</span>
<a name="l04734"></a>04734 <span class="comment">                                                              - 0000: RESERVED</span>
<a name="l04735"></a>04735 <span class="comment">                                                              - 0001: 1 * 512  = 512 dclks</span>
<a name="l04736"></a>04736 <span class="comment">                                                              - ...</span>
<a name="l04737"></a>04737 <span class="comment">                                                              - 1111: 15 * 512 = 7680 dclks</span>
<a name="l04738"></a>04738 <span class="comment">                                                         NOTE: For finer level of granularity, refer to</span>
<a name="l04739"></a>04739 <span class="comment">                                                         REF_INTLO[8:0] field.</span>
<a name="l04740"></a>04740 <span class="comment">                                                         For RLDRAM-II, each refresh interval will</span>
<a name="l04741"></a>04741 <span class="comment">                                                         generate a burst of 8 AREF commands, one to each of</span>
<a name="l04742"></a>04742 <span class="comment">                                                         8 explicit banks (referenced using the RLD_BA[2:0]</span>
<a name="l04743"></a>04743 <span class="comment">                                                         pins.</span>
<a name="l04744"></a>04744 <span class="comment">                                                         Example: For mclk=200MHz/dclk(400MHz=2.5ns):</span>
<a name="l04745"></a>04745 <span class="comment">                                                           64K AREF cycles required within tREF=32ms</span>
<a name="l04746"></a>04746 <span class="comment">                                                             trefint = tREF(ms)/(64K cycles/8banks)</span>
<a name="l04747"></a>04747 <span class="comment">                                                                     = 32ms/8K = 3.9us = 3900ns</span>
<a name="l04748"></a>04748 <span class="comment">                                                             REF_INT = ROUND_DOWN[(trefint/dclk)/512]</span>
<a name="l04749"></a>04749 <span class="comment">                                                                     = ROUND_DOWN[(3900/2.5)/512]</span>
<a name="l04750"></a>04750 <span class="comment">                                                                     = 3</span>
<a name="l04751"></a>04751 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l04752"></a>04752 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l04753"></a>04753 <span class="preprocessor">#else</span>
<a name="l04754"></a><a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html#a2daaa44cbbb1841f14b2ec8ac319b53e">04754</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html#a2daaa44cbbb1841f14b2ec8ac319b53e">ref_int</a>                      : 4;
<a name="l04755"></a><a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html#a47f33f2c71c079f20f3b48b91a499769">04755</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html#a47f33f2c71c079f20f3b48b91a499769">tskw</a>                         : 2;
<a name="l04756"></a><a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html#a303107121ebae7ef6bbbe319c290fc21">04756</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html#a303107121ebae7ef6bbbe319c290fc21">reserved_6_7</a>                 : 2;
<a name="l04757"></a><a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html#a637d05b70521e016fb14f4715792797d">04757</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html#a637d05b70521e016fb14f4715792797d">trl</a>                          : 4;
<a name="l04758"></a><a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html#a14aa8e39165e57b34d1fcbc229065ec7">04758</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html#a14aa8e39165e57b34d1fcbc229065ec7">twl</a>                          : 4;
<a name="l04759"></a><a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html#a32d13c1d3a8215f6fb8be227bf4d55af">04759</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html#a32d13c1d3a8215f6fb8be227bf4d55af">trc</a>                          : 4;
<a name="l04760"></a><a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html#abe239e28aff12ec73abbc3160027ba11">04760</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html#abe239e28aff12ec73abbc3160027ba11">tmrsc</a>                        : 3;
<a name="l04761"></a><a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html#a9a558fcc5344bcb76247875bfd142ebe">04761</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html#a9a558fcc5344bcb76247875bfd142ebe">mrs_ena</a>                      : 1;
<a name="l04762"></a><a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html#adbd45543a94b5d7ada4eb218aa750b76">04762</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html#adbd45543a94b5d7ada4eb218aa750b76">aref_ena</a>                     : 1;
<a name="l04763"></a><a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html#aadc40b50efaccdf2e8ff308c36c99adb">04763</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html#aadc40b50efaccdf2e8ff308c36c99adb">ref_intlo</a>                    : 9;
<a name="l04764"></a><a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html#a81cd92210c1779127afe782b2fc364f6">04764</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html#a81cd92210c1779127afe782b2fc364f6">reserved_34_63</a>               : 30;
<a name="l04765"></a>04765 <span class="preprocessor">#endif</span>
<a name="l04766"></a>04766 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__memcfg1.html#aa7d246c7994a8c63b18fa262ed09089c">s</a>;
<a name="l04767"></a><a class="code" href="unioncvmx__dfa__memcfg1.html#aa390359ef8a903b191ff9aacc19f980e">04767</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html">cvmx_dfa_memcfg1_s</a>             <a class="code" href="unioncvmx__dfa__memcfg1.html#aa390359ef8a903b191ff9aacc19f980e">cn38xx</a>;
<a name="l04768"></a><a class="code" href="unioncvmx__dfa__memcfg1.html#aaad15a7f56540f32717d0b97d60c6b2b">04768</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html">cvmx_dfa_memcfg1_s</a>             <a class="code" href="unioncvmx__dfa__memcfg1.html#aaad15a7f56540f32717d0b97d60c6b2b">cn38xxp2</a>;
<a name="l04769"></a><a class="code" href="unioncvmx__dfa__memcfg1.html#aa59447aa9cf07e3213a38073abed4f5f">04769</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html">cvmx_dfa_memcfg1_s</a>             <a class="code" href="unioncvmx__dfa__memcfg1.html#aa59447aa9cf07e3213a38073abed4f5f">cn58xx</a>;
<a name="l04770"></a><a class="code" href="unioncvmx__dfa__memcfg1.html#a8540d4e56edc966f807c4a4b27963cca">04770</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memcfg1_1_1cvmx__dfa__memcfg1__s.html">cvmx_dfa_memcfg1_s</a>             <a class="code" href="unioncvmx__dfa__memcfg1.html#a8540d4e56edc966f807c4a4b27963cca">cn58xxp1</a>;
<a name="l04771"></a>04771 };
<a name="l04772"></a><a class="code" href="cvmx-dfa-defs_8h.html#a787b00592cd234b4c8f975906fbf8aee">04772</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__memcfg1.html" title="cvmx_dfa_memcfg1">cvmx_dfa_memcfg1</a> <a class="code" href="unioncvmx__dfa__memcfg1.html" title="cvmx_dfa_memcfg1">cvmx_dfa_memcfg1_t</a>;
<a name="l04773"></a>04773 <span class="comment"></span>
<a name="l04774"></a>04774 <span class="comment">/**</span>
<a name="l04775"></a>04775 <span class="comment"> * cvmx_dfa_memcfg2</span>
<a name="l04776"></a>04776 <span class="comment"> *</span>
<a name="l04777"></a>04777 <span class="comment"> * DFA_MEMCFG2 = DFA Memory Config Register \#2</span>
<a name="l04778"></a>04778 <span class="comment"> * *** NOTE: Pass2 Addition</span>
<a name="l04779"></a>04779 <span class="comment"> *</span>
<a name="l04780"></a>04780 <span class="comment"> * Description: Additional Memory Configuration CSRs to support FCRAM-II/II+ and Network DRAM-II</span>
<a name="l04781"></a>04781 <span class="comment"> */</span>
<a name="l04782"></a><a class="code" href="unioncvmx__dfa__memcfg2.html">04782</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__memcfg2.html" title="cvmx_dfa_memcfg2">cvmx_dfa_memcfg2</a> {
<a name="l04783"></a><a class="code" href="unioncvmx__dfa__memcfg2.html#a1895520eae5cb20a93f86c8d1475fff4">04783</a>     uint64_t <a class="code" href="unioncvmx__dfa__memcfg2.html#a1895520eae5cb20a93f86c8d1475fff4">u64</a>;
<a name="l04784"></a><a class="code" href="structcvmx__dfa__memcfg2_1_1cvmx__dfa__memcfg2__s.html">04784</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memcfg2_1_1cvmx__dfa__memcfg2__s.html">cvmx_dfa_memcfg2_s</a> {
<a name="l04785"></a>04785 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04786"></a>04786 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__memcfg2_1_1cvmx__dfa__memcfg2__s.html#a15d3f3092088a0135b95f75536569bdb">reserved_12_63</a>               : 52;
<a name="l04787"></a>04787     uint64_t <a class="code" href="structcvmx__dfa__memcfg2_1_1cvmx__dfa__memcfg2__s.html#a9ff098497f2b79aedfe923898d582033">dteclkdis</a>                    : 1;  <span class="comment">/**&lt; DFA DTE Clock Disable</span>
<a name="l04788"></a>04788 <span class="comment">                                                         When SET, the DFA clocks for DTE(thread engine)</span>
<a name="l04789"></a>04789 <span class="comment">                                                         operation are disabled.</span>
<a name="l04790"></a>04790 <span class="comment">                                                         NOTE: When SET, SW MUST NEVER issue ANY operations to</span>
<a name="l04791"></a>04791 <span class="comment">                                                         the DFA via the NCB Bus. All DFA Operations must be</span>
<a name="l04792"></a>04792 <span class="comment">                                                         issued solely through the CP2 interface.</span>
<a name="l04793"></a>04793 <span class="comment"></span>
<a name="l04794"></a>04794 <span class="comment">                                                         NOTE: When DTECLKDIS=1, if CP2 Errors are encountered</span>
<a name="l04795"></a>04795 <span class="comment">                                                         (ie: CP2SBE, CP2DBE, CP2PERR), the DFA_MEMFADR CSR</span>
<a name="l04796"></a>04796 <span class="comment">                                                         does not reflect the failing address/ctl information. */</span>
<a name="l04797"></a>04797     uint64_t <a class="code" href="structcvmx__dfa__memcfg2_1_1cvmx__dfa__memcfg2__s.html#a4002de33f33c71b1e42b75818f5f56d1">silrst</a>                       : 1;  <span class="comment">/**&lt; LLM-PHY Silo Reset</span>
<a name="l04798"></a>04798 <span class="comment">                                                         When a &apos;1&apos; is written (when the previous</span>
<a name="l04799"></a>04799 <span class="comment">                                                         value was a &apos;0&apos;) causes the the LLM-PHY Silo read/write</span>
<a name="l04800"></a>04800 <span class="comment">                                                         pointers to be reset.</span>
<a name="l04801"></a>04801 <span class="comment">                                                         NOTE: SW MUST WAIT 400 dclks after the LAST HW Init</span>
<a name="l04802"></a>04802 <span class="comment">                                                         sequence was launched (ie: INIT_START 0-&gt;1 CSR write),</span>
<a name="l04803"></a>04803 <span class="comment">                                                         before the SILRST can be triggered (0-&gt;1). */</span>
<a name="l04804"></a>04804     uint64_t <a class="code" href="structcvmx__dfa__memcfg2_1_1cvmx__dfa__memcfg2__s.html#a18f51959f431fb621a05f62c6c030025">trfc</a>                         : 5;  <span class="comment">/**&lt; FCRAM-II Refresh Interval</span>
<a name="l04805"></a>04805 <span class="comment">                                                         *** CN58XX UNSUPPORTED *** */</span>
<a name="l04806"></a>04806     uint64_t <a class="code" href="structcvmx__dfa__memcfg2_1_1cvmx__dfa__memcfg2__s.html#a8671d4daba9e9089ade4553669d48527">refshort</a>                     : 1;  <span class="comment">/**&lt; FCRAM Short Refresh Mode</span>
<a name="l04807"></a>04807 <span class="comment">                                                         *** CN58XX UNSUPPORTED *** */</span>
<a name="l04808"></a>04808     uint64_t <a class="code" href="structcvmx__dfa__memcfg2_1_1cvmx__dfa__memcfg2__s.html#a072c1cdc0a50acc7f1790c56616f7dec">ua_start</a>                     : 2;  <span class="comment">/**&lt; FCRAM-II Upper Addres Start</span>
<a name="l04809"></a>04809 <span class="comment">                                                         *** CN58XX UNSUPPORTED *** */</span>
<a name="l04810"></a>04810     uint64_t <a class="code" href="structcvmx__dfa__memcfg2_1_1cvmx__dfa__memcfg2__s.html#a959670968e9ac536c40c641ed8548ff0">maxbnk</a>                       : 1;  <span class="comment">/**&lt; Maximum Banks per-device (used by the address mapper</span>
<a name="l04811"></a>04811 <span class="comment">                                                         when extracting address bits for the memory bank#.</span>
<a name="l04812"></a>04812 <span class="comment">                                                           - 0: 4 banks/device</span>
<a name="l04813"></a>04813 <span class="comment">                                                           - 1: 8 banks/device */</span>
<a name="l04814"></a>04814     uint64_t <a class="code" href="structcvmx__dfa__memcfg2_1_1cvmx__dfa__memcfg2__s.html#a8a0e3800d2f09dc2fbf20f6cce9a3bf0">fcram2p</a>                      : 1;  <span class="comment">/**&lt; FCRAM-II+ Mode Enable</span>
<a name="l04815"></a>04815 <span class="comment">                                                         *** CN58XX UNSUPPORTED *** */</span>
<a name="l04816"></a>04816 <span class="preprocessor">#else</span>
<a name="l04817"></a><a class="code" href="structcvmx__dfa__memcfg2_1_1cvmx__dfa__memcfg2__s.html#a8a0e3800d2f09dc2fbf20f6cce9a3bf0">04817</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__memcfg2_1_1cvmx__dfa__memcfg2__s.html#a8a0e3800d2f09dc2fbf20f6cce9a3bf0">fcram2p</a>                      : 1;
<a name="l04818"></a><a class="code" href="structcvmx__dfa__memcfg2_1_1cvmx__dfa__memcfg2__s.html#a959670968e9ac536c40c641ed8548ff0">04818</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg2_1_1cvmx__dfa__memcfg2__s.html#a959670968e9ac536c40c641ed8548ff0">maxbnk</a>                       : 1;
<a name="l04819"></a><a class="code" href="structcvmx__dfa__memcfg2_1_1cvmx__dfa__memcfg2__s.html#a072c1cdc0a50acc7f1790c56616f7dec">04819</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg2_1_1cvmx__dfa__memcfg2__s.html#a072c1cdc0a50acc7f1790c56616f7dec">ua_start</a>                     : 2;
<a name="l04820"></a><a class="code" href="structcvmx__dfa__memcfg2_1_1cvmx__dfa__memcfg2__s.html#a8671d4daba9e9089ade4553669d48527">04820</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg2_1_1cvmx__dfa__memcfg2__s.html#a8671d4daba9e9089ade4553669d48527">refshort</a>                     : 1;
<a name="l04821"></a><a class="code" href="structcvmx__dfa__memcfg2_1_1cvmx__dfa__memcfg2__s.html#a18f51959f431fb621a05f62c6c030025">04821</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg2_1_1cvmx__dfa__memcfg2__s.html#a18f51959f431fb621a05f62c6c030025">trfc</a>                         : 5;
<a name="l04822"></a><a class="code" href="structcvmx__dfa__memcfg2_1_1cvmx__dfa__memcfg2__s.html#a4002de33f33c71b1e42b75818f5f56d1">04822</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg2_1_1cvmx__dfa__memcfg2__s.html#a4002de33f33c71b1e42b75818f5f56d1">silrst</a>                       : 1;
<a name="l04823"></a><a class="code" href="structcvmx__dfa__memcfg2_1_1cvmx__dfa__memcfg2__s.html#a9ff098497f2b79aedfe923898d582033">04823</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg2_1_1cvmx__dfa__memcfg2__s.html#a9ff098497f2b79aedfe923898d582033">dteclkdis</a>                    : 1;
<a name="l04824"></a><a class="code" href="structcvmx__dfa__memcfg2_1_1cvmx__dfa__memcfg2__s.html#a15d3f3092088a0135b95f75536569bdb">04824</a>     uint64_t <a class="code" href="structcvmx__dfa__memcfg2_1_1cvmx__dfa__memcfg2__s.html#a15d3f3092088a0135b95f75536569bdb">reserved_12_63</a>               : 52;
<a name="l04825"></a>04825 <span class="preprocessor">#endif</span>
<a name="l04826"></a>04826 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__memcfg2.html#ac6f1848b26d32f25dfe86ffb7ae9809c">s</a>;
<a name="l04827"></a><a class="code" href="unioncvmx__dfa__memcfg2.html#a79e17726b5cb37cfab6db55052021173">04827</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memcfg2_1_1cvmx__dfa__memcfg2__s.html">cvmx_dfa_memcfg2_s</a>             <a class="code" href="unioncvmx__dfa__memcfg2.html#a79e17726b5cb37cfab6db55052021173">cn38xx</a>;
<a name="l04828"></a><a class="code" href="unioncvmx__dfa__memcfg2.html#a48b783c0ba546f051515ecbc77d5c847">04828</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memcfg2_1_1cvmx__dfa__memcfg2__s.html">cvmx_dfa_memcfg2_s</a>             <a class="code" href="unioncvmx__dfa__memcfg2.html#a48b783c0ba546f051515ecbc77d5c847">cn38xxp2</a>;
<a name="l04829"></a><a class="code" href="unioncvmx__dfa__memcfg2.html#aa7b3eb2b6e46608a8daa6b7bb274f876">04829</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memcfg2_1_1cvmx__dfa__memcfg2__s.html">cvmx_dfa_memcfg2_s</a>             <a class="code" href="unioncvmx__dfa__memcfg2.html#aa7b3eb2b6e46608a8daa6b7bb274f876">cn58xx</a>;
<a name="l04830"></a><a class="code" href="unioncvmx__dfa__memcfg2.html#a5358d5418ef8b95f6e84879aa7e5c59a">04830</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memcfg2_1_1cvmx__dfa__memcfg2__s.html">cvmx_dfa_memcfg2_s</a>             <a class="code" href="unioncvmx__dfa__memcfg2.html#a5358d5418ef8b95f6e84879aa7e5c59a">cn58xxp1</a>;
<a name="l04831"></a>04831 };
<a name="l04832"></a><a class="code" href="cvmx-dfa-defs_8h.html#aa050a069edffab71f78078b73164d3e3">04832</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__memcfg2.html" title="cvmx_dfa_memcfg2">cvmx_dfa_memcfg2</a> <a class="code" href="unioncvmx__dfa__memcfg2.html" title="cvmx_dfa_memcfg2">cvmx_dfa_memcfg2_t</a>;
<a name="l04833"></a>04833 <span class="comment"></span>
<a name="l04834"></a>04834 <span class="comment">/**</span>
<a name="l04835"></a>04835 <span class="comment"> * cvmx_dfa_memfadr</span>
<a name="l04836"></a>04836 <span class="comment"> *</span>
<a name="l04837"></a>04837 <span class="comment"> * DFA_MEMFADR = RLDRAM Failing Address/Control Register</span>
<a name="l04838"></a>04838 <span class="comment"> *</span>
<a name="l04839"></a>04839 <span class="comment"> * Description: DFA Memory Failing Address/Control Error Capture information</span>
<a name="l04840"></a>04840 <span class="comment"> * This register contains useful information to help in isolating an RLDRAM memory failure.</span>
<a name="l04841"></a>04841 <span class="comment"> * NOTE: The first detected SEC/DED/PERR failure is captured in DFA_MEMFADR, however, a DED or PERR (which is</span>
<a name="l04842"></a>04842 <span class="comment"> * more severe) will always overwrite a SEC error. The user can &apos;infer&apos; the source of the interrupt</span>
<a name="l04843"></a>04843 <span class="comment"> * via the FSRC field.</span>
<a name="l04844"></a>04844 <span class="comment"> * NOTE: If DFA_MEMCFG2[DTECLKDIS]=1, the contents of this register are UNDEFINED.</span>
<a name="l04845"></a>04845 <span class="comment"> */</span>
<a name="l04846"></a><a class="code" href="unioncvmx__dfa__memfadr.html">04846</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__memfadr.html" title="cvmx_dfa_memfadr">cvmx_dfa_memfadr</a> {
<a name="l04847"></a><a class="code" href="unioncvmx__dfa__memfadr.html#ad21b579bb9091d1e759a16f6a7ea9521">04847</a>     uint64_t <a class="code" href="unioncvmx__dfa__memfadr.html#ad21b579bb9091d1e759a16f6a7ea9521">u64</a>;
<a name="l04848"></a><a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__s.html">04848</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__s.html">cvmx_dfa_memfadr_s</a> {
<a name="l04849"></a>04849 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04850"></a>04850 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__s.html#a473ca9f5636690d685e9c6c0294f7ee6">reserved_24_63</a>               : 40;
<a name="l04851"></a>04851     uint64_t <a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__s.html#a7a010e7b8e8b3432ee7799e23121871b">maddr</a>                        : 24; <span class="comment">/**&lt; Memory Address */</span>
<a name="l04852"></a>04852 <span class="preprocessor">#else</span>
<a name="l04853"></a><a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__s.html#a7a010e7b8e8b3432ee7799e23121871b">04853</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__s.html#a7a010e7b8e8b3432ee7799e23121871b">maddr</a>                        : 24;
<a name="l04854"></a><a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__s.html#a473ca9f5636690d685e9c6c0294f7ee6">04854</a>     uint64_t <a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__s.html#a473ca9f5636690d685e9c6c0294f7ee6">reserved_24_63</a>               : 40;
<a name="l04855"></a>04855 <span class="preprocessor">#endif</span>
<a name="l04856"></a>04856 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__memfadr.html#ab741c012d5e7e37201de6b661133b6f2">s</a>;
<a name="l04857"></a><a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn31xx.html">04857</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn31xx.html">cvmx_dfa_memfadr_cn31xx</a> {
<a name="l04858"></a>04858 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04859"></a>04859 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn31xx.html#a26657160e1b0517d51782b5efdf4bc48">reserved_40_63</a>               : 24;
<a name="l04860"></a>04860     uint64_t <a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn31xx.html#ad1125335ef3601bea3df8f9ccd20239d">fdst</a>                         : 9;  <span class="comment">/**&lt; Fill-Destination</span>
<a name="l04861"></a>04861 <span class="comment">                                                            FSRC[1:0]    | FDST[8:0]</span>
<a name="l04862"></a>04862 <span class="comment">                                                            -------------+-------------------------------------</span>
<a name="l04863"></a>04863 <span class="comment">                                                             0(NCB-DTE)  | [fillstart,2&apos;b0,WIDX(1),DMODE(1),DTE(4)]</span>
<a name="l04864"></a>04864 <span class="comment">                                                             1(NCB-CSR)  | [ncbSRC[8:0]]</span>
<a name="l04865"></a>04865 <span class="comment">                                                             3(CP2-PP)   | [2&apos;b0,SIZE(1),INDEX(1),PP(4),FID(1)]</span>
<a name="l04866"></a>04866 <span class="comment">                                                           where:</span>
<a name="l04867"></a>04867 <span class="comment">                                                               DTE: DFA Thread Engine ID#</span>
<a name="l04868"></a>04868 <span class="comment">                                                               PP: Packet Processor ID#</span>
<a name="l04869"></a>04869 <span class="comment">                                                               FID: Fill-ID# (unique per PP)</span>
<a name="l04870"></a>04870 <span class="comment">                                                               WIDX:  16b SIMPLE Mode (index)</span>
<a name="l04871"></a>04871 <span class="comment">                                                               DMODE: (0=16b SIMPLE/1=32b SIMPLE)</span>
<a name="l04872"></a>04872 <span class="comment">                                                               SIZE: (0=LW Mode access/1=QW Mode Access)</span>
<a name="l04873"></a>04873 <span class="comment">                                                               INDEX: (0=Low LW/1=High LW)</span>
<a name="l04874"></a>04874 <span class="comment">                                                         NOTE: QW refers to a 56/64-bit LLM Load/Store (intiated</span>
<a name="l04875"></a>04875 <span class="comment">                                                         by a processor core). LW refers to a 32-bit load/store. */</span>
<a name="l04876"></a>04876     uint64_t <a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn31xx.html#ab4b008b1c38fde079c37664ab4026795">fsrc</a>                         : 2;  <span class="comment">/**&lt; Fill-Source (0=NCB-DTE/1=NCB-CSR/2=RESERVED/3=PP-CP2) */</span>
<a name="l04877"></a>04877     uint64_t <a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn31xx.html#ac337cad59ab880770e62415a72410b91">pnum</a>                         : 1;  <span class="comment">/**&lt; Memory Port</span>
<a name="l04878"></a>04878 <span class="comment">                                                         NOTE: For O2P, this bit will always return zero. */</span>
<a name="l04879"></a>04879     uint64_t <a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn31xx.html#ab03a5a523f44588f92011ed2474a276f">bnum</a>                         : 3;  <span class="comment">/**&lt; Memory Bank</span>
<a name="l04880"></a>04880 <span class="comment">                                                         When DFA_DDR2_ADDR[RNK_LO]=1, BNUM[2]=RANK[0].</span>
<a name="l04881"></a>04881 <span class="comment">                                                         (RANK[1] can be inferred from MADDR[24:0]) */</span>
<a name="l04882"></a>04882     uint64_t <a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn31xx.html#a65fda1f425bd808c784e2be6c6dc2841">maddr</a>                        : 25; <span class="comment">/**&lt; Memory Address */</span>
<a name="l04883"></a>04883 <span class="preprocessor">#else</span>
<a name="l04884"></a><a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn31xx.html#a65fda1f425bd808c784e2be6c6dc2841">04884</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn31xx.html#a65fda1f425bd808c784e2be6c6dc2841">maddr</a>                        : 25;
<a name="l04885"></a><a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn31xx.html#ab03a5a523f44588f92011ed2474a276f">04885</a>     uint64_t <a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn31xx.html#ab03a5a523f44588f92011ed2474a276f">bnum</a>                         : 3;
<a name="l04886"></a><a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn31xx.html#ac337cad59ab880770e62415a72410b91">04886</a>     uint64_t <a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn31xx.html#ac337cad59ab880770e62415a72410b91">pnum</a>                         : 1;
<a name="l04887"></a><a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn31xx.html#ab4b008b1c38fde079c37664ab4026795">04887</a>     uint64_t <a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn31xx.html#ab4b008b1c38fde079c37664ab4026795">fsrc</a>                         : 2;
<a name="l04888"></a><a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn31xx.html#ad1125335ef3601bea3df8f9ccd20239d">04888</a>     uint64_t <a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn31xx.html#ad1125335ef3601bea3df8f9ccd20239d">fdst</a>                         : 9;
<a name="l04889"></a><a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn31xx.html#a26657160e1b0517d51782b5efdf4bc48">04889</a>     uint64_t <a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn31xx.html#a26657160e1b0517d51782b5efdf4bc48">reserved_40_63</a>               : 24;
<a name="l04890"></a>04890 <span class="preprocessor">#endif</span>
<a name="l04891"></a>04891 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__memfadr.html#a8569299001fd9ab1cc27d31332f78f70">cn31xx</a>;
<a name="l04892"></a><a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn38xx.html">04892</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn38xx.html">cvmx_dfa_memfadr_cn38xx</a> {
<a name="l04893"></a>04893 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04894"></a>04894 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn38xx.html#a771e47a8d7d6a5a316941c32fdf8f429">reserved_39_63</a>               : 25;
<a name="l04895"></a>04895     uint64_t <a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn38xx.html#ad876cde37903e9cca30778e9ffbe6741">fdst</a>                         : 9;  <span class="comment">/**&lt; Fill-Destination</span>
<a name="l04896"></a>04896 <span class="comment">                                                            FSRC[1:0]    | FDST[8:0]</span>
<a name="l04897"></a>04897 <span class="comment">                                                            -------------+-------------------------------------</span>
<a name="l04898"></a>04898 <span class="comment">                                                             0(NCB-DTE)  | [fillstart,2&apos;b0,WIDX(1),DMODE(1),DTE(4)]</span>
<a name="l04899"></a>04899 <span class="comment">                                                             1(NCB-CSR)  | [ncbSRC[8:0]]</span>
<a name="l04900"></a>04900 <span class="comment">                                                             3(CP2-PP)   | [2&apos;b0,SIZE(1),INDEX(1),PP(4),FID(1)]</span>
<a name="l04901"></a>04901 <span class="comment">                                                           where:</span>
<a name="l04902"></a>04902 <span class="comment">                                                               DTE: DFA Thread Engine ID#</span>
<a name="l04903"></a>04903 <span class="comment">                                                               PP: Packet Processor ID#</span>
<a name="l04904"></a>04904 <span class="comment">                                                               FID: Fill-ID# (unique per PP)</span>
<a name="l04905"></a>04905 <span class="comment">                                                               WIDX:  18b SIMPLE Mode (index)</span>
<a name="l04906"></a>04906 <span class="comment">                                                               DMODE: (0=18b SIMPLE/1=36b SIMPLE)</span>
<a name="l04907"></a>04907 <span class="comment">                                                               SIZE: (0=LW Mode access/1=QW Mode Access)</span>
<a name="l04908"></a>04908 <span class="comment">                                                               INDEX: (0=Low LW/1=High LW)</span>
<a name="l04909"></a>04909 <span class="comment">                                                         NOTE: QW refers to a 64-bit LLM Load/Store (intiated</span>
<a name="l04910"></a>04910 <span class="comment">                                                         by a processor core). LW refers to a 36-bit load/store. */</span>
<a name="l04911"></a>04911     uint64_t <a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn38xx.html#aaded48368aa4a88d2aa731d41ea963e0">fsrc</a>                         : 2;  <span class="comment">/**&lt; Fill-Source (0=NCB-DTE/1=NCB-CSR/2=RESERVED/3=PP-CP2) */</span>
<a name="l04912"></a>04912     uint64_t <a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn38xx.html#a53de55a3998d0af9d14108b7b6b8572d">pnum</a>                         : 1;  <span class="comment">/**&lt; Memory Port</span>
<a name="l04913"></a>04913 <span class="comment">                                                         NOTE: the port id&apos;s are reversed</span>
<a name="l04914"></a>04914 <span class="comment">                                                            PNUM==0 =&gt; port#1</span>
<a name="l04915"></a>04915 <span class="comment">                                                            PNUM==1 =&gt; port#0 */</span>
<a name="l04916"></a>04916     uint64_t <a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn38xx.html#a818d541fd18725bf6f6df6c95119e243">bnum</a>                         : 3;  <span class="comment">/**&lt; Memory Bank */</span>
<a name="l04917"></a>04917     uint64_t <a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn38xx.html#a1c3e94902251a33cbb714845ae9f0508">maddr</a>                        : 24; <span class="comment">/**&lt; Memory Address */</span>
<a name="l04918"></a>04918 <span class="preprocessor">#else</span>
<a name="l04919"></a><a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn38xx.html#a1c3e94902251a33cbb714845ae9f0508">04919</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn38xx.html#a1c3e94902251a33cbb714845ae9f0508">maddr</a>                        : 24;
<a name="l04920"></a><a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn38xx.html#a818d541fd18725bf6f6df6c95119e243">04920</a>     uint64_t <a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn38xx.html#a818d541fd18725bf6f6df6c95119e243">bnum</a>                         : 3;
<a name="l04921"></a><a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn38xx.html#a53de55a3998d0af9d14108b7b6b8572d">04921</a>     uint64_t <a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn38xx.html#a53de55a3998d0af9d14108b7b6b8572d">pnum</a>                         : 1;
<a name="l04922"></a><a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn38xx.html#aaded48368aa4a88d2aa731d41ea963e0">04922</a>     uint64_t <a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn38xx.html#aaded48368aa4a88d2aa731d41ea963e0">fsrc</a>                         : 2;
<a name="l04923"></a><a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn38xx.html#ad876cde37903e9cca30778e9ffbe6741">04923</a>     uint64_t <a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn38xx.html#ad876cde37903e9cca30778e9ffbe6741">fdst</a>                         : 9;
<a name="l04924"></a><a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn38xx.html#a771e47a8d7d6a5a316941c32fdf8f429">04924</a>     uint64_t <a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn38xx.html#a771e47a8d7d6a5a316941c32fdf8f429">reserved_39_63</a>               : 25;
<a name="l04925"></a>04925 <span class="preprocessor">#endif</span>
<a name="l04926"></a>04926 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__memfadr.html#a4f42d7bed284c66b89ed41cbbf7b58af">cn38xx</a>;
<a name="l04927"></a><a class="code" href="unioncvmx__dfa__memfadr.html#a0e7ad7a6fc95c1db33d9dc80ea352ffc">04927</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn38xx.html">cvmx_dfa_memfadr_cn38xx</a>        <a class="code" href="unioncvmx__dfa__memfadr.html#a0e7ad7a6fc95c1db33d9dc80ea352ffc">cn38xxp2</a>;
<a name="l04928"></a><a class="code" href="unioncvmx__dfa__memfadr.html#a898f3bf234e8a72b03a03f7fa82866ec">04928</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn38xx.html">cvmx_dfa_memfadr_cn38xx</a>        <a class="code" href="unioncvmx__dfa__memfadr.html#a898f3bf234e8a72b03a03f7fa82866ec">cn58xx</a>;
<a name="l04929"></a><a class="code" href="unioncvmx__dfa__memfadr.html#a0734969ce5ab95cbb52d51240fc78606">04929</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memfadr_1_1cvmx__dfa__memfadr__cn38xx.html">cvmx_dfa_memfadr_cn38xx</a>        <a class="code" href="unioncvmx__dfa__memfadr.html#a0734969ce5ab95cbb52d51240fc78606">cn58xxp1</a>;
<a name="l04930"></a>04930 };
<a name="l04931"></a><a class="code" href="cvmx-dfa-defs_8h.html#af467c621d03e2b95cbc09b0e13d15379">04931</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__memfadr.html" title="cvmx_dfa_memfadr">cvmx_dfa_memfadr</a> <a class="code" href="unioncvmx__dfa__memfadr.html" title="cvmx_dfa_memfadr">cvmx_dfa_memfadr_t</a>;
<a name="l04932"></a>04932 <span class="comment"></span>
<a name="l04933"></a>04933 <span class="comment">/**</span>
<a name="l04934"></a>04934 <span class="comment"> * cvmx_dfa_memfcr</span>
<a name="l04935"></a>04935 <span class="comment"> *</span>
<a name="l04936"></a>04936 <span class="comment"> * DFA_MEMFCR = FCRAM MRS Register(s) EMRS2[14:0], EMRS1[14:0], MRS[14:0]</span>
<a name="l04937"></a>04937 <span class="comment"> * *** CN58XX UNSUPPORTED ***</span>
<a name="l04938"></a>04938 <span class="comment"> *</span>
<a name="l04939"></a>04939 <span class="comment"> * Notes:</span>
<a name="l04940"></a>04940 <span class="comment"> * For FCRAM-II please consult your device&apos;s data sheet for further details:</span>
<a name="l04941"></a>04941 <span class="comment"> * MRS Definition:</span>
<a name="l04942"></a>04942 <span class="comment"> *    A[13:8]=0   RESERVED</span>
<a name="l04943"></a>04943 <span class="comment"> *    A[7]=0      TEST MODE     (N3K requires test mode 0:&quot;disabled&quot;)</span>
<a name="l04944"></a>04944 <span class="comment"> *    A[6:4]      CAS LATENCY   (fully programmable - SW must ensure that the value programmed</span>
<a name="l04945"></a>04945 <span class="comment"> *                               into DFA_MEM_CFG0[TRL] corresponds with this value).</span>
<a name="l04946"></a>04946 <span class="comment"> *    A[3]=0      BURST TYPE    (N3K requires 0:&quot;Sequential&quot; Burst Type)</span>
<a name="l04947"></a>04947 <span class="comment"> *    A[2:0]      BURST LENGTH  Burst Length [1:BL2/2:BL4] (N3K only supports BL=2,4)</span>
<a name="l04948"></a>04948 <span class="comment"> *</span>
<a name="l04949"></a>04949 <span class="comment"> *                                  In BL2 mode(for highest performance), only 1/2 the phsyical</span>
<a name="l04950"></a>04950 <span class="comment"> *                                  memory is unique (ie: each bunk stores the same information).</span>
<a name="l04951"></a>04951 <span class="comment"> *                                  In BL4 mode(highest capacity), all of the physical memory</span>
<a name="l04952"></a>04952 <span class="comment"> *                                  is unique (ie: each bunk is uniquely addressable).</span>
<a name="l04953"></a>04953 <span class="comment"> * EMRS Definition:</span>
<a name="l04954"></a>04954 <span class="comment"> *    A[13:12]    REFRESH MODE  (N3K Supports only 0:&quot;Conventional&quot; and 1:&quot;Short&quot; auto-refresh modes)</span>
<a name="l04955"></a>04955 <span class="comment"> *</span>
<a name="l04956"></a>04956 <span class="comment"> *                              (SW must ensure that the value programmed into DFA_MEMCFG2[REFSHORT]</span>
<a name="l04957"></a>04957 <span class="comment"> *                              is also reflected in the Refresh Mode encoding).</span>
<a name="l04958"></a>04958 <span class="comment"> *    A[11:7]=0   RESERVED</span>
<a name="l04959"></a>04959 <span class="comment"> *    A[6:5]=2    STROBE SELECT (N3K supports only 2:&quot;Unidirectional DS/QS&quot; mode - the read capture</span>
<a name="l04960"></a>04960 <span class="comment"> *                              silos rely on a conditional QS strobe)</span>
<a name="l04961"></a>04961 <span class="comment"> *    A[4:3]      DIC(QS)       QS Drive Strength: fully programmable (consult your FCRAM-II data sheet)</span>
<a name="l04962"></a>04962 <span class="comment"> *                                [0: Normal Output Drive/1: Strong Output Drive/2: Weak output Drive]</span>
<a name="l04963"></a>04963 <span class="comment"> *    A[2:1]      DIC(DQ)       DQ Drive Strength: fully programmable (consult your FCRAM-II data sheet)</span>
<a name="l04964"></a>04964 <span class="comment"> *                                [0: Normal Output Drive/1: Strong Output Drive/2: Weak output Drive]</span>
<a name="l04965"></a>04965 <span class="comment"> *    A[0]        DLL           DLL Enable: Programmable [0:DLL Enable/1: DLL Disable]</span>
<a name="l04966"></a>04966 <span class="comment"> *</span>
<a name="l04967"></a>04967 <span class="comment"> * EMRS2 Definition: (for FCRAM-II+)</span>
<a name="l04968"></a>04968 <span class="comment"> *    A[13:11]=0                RESERVED</span>
<a name="l04969"></a>04969 <span class="comment"> *    A[10:8]     ODTDS         On Die Termination (DS+/-)</span>
<a name="l04970"></a>04970 <span class="comment"> *                                 [0: ODT Disable /1: 15ohm termination /(2-7): RESERVED]</span>
<a name="l04971"></a>04971 <span class="comment"> *    A[7:6]=0    MBW           Multi-Bank Write: (N3K requires use of 0:&quot;single bank&quot; mode only)</span>
<a name="l04972"></a>04972 <span class="comment"> *    A[5:3]      ODTin         On Die Termination (input pin)</span>
<a name="l04973"></a>04973 <span class="comment"> *                                 [0: ODT Disable /1: 15ohm termination /(2-7): RESERVED]</span>
<a name="l04974"></a>04974 <span class="comment"> *    A[2:0]      ODTDQ         On Die Termination (DQ)</span>
<a name="l04975"></a>04975 <span class="comment"> *                                 [0: ODT Disable /1: 15ohm termination /(2-7): RESERVED]</span>
<a name="l04976"></a>04976 <span class="comment"> */</span>
<a name="l04977"></a><a class="code" href="unioncvmx__dfa__memfcr.html">04977</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__memfcr.html" title="cvmx_dfa_memfcr">cvmx_dfa_memfcr</a> {
<a name="l04978"></a><a class="code" href="unioncvmx__dfa__memfcr.html#ab2aa6e7a552667b5f27ecad551107d92">04978</a>     uint64_t <a class="code" href="unioncvmx__dfa__memfcr.html#ab2aa6e7a552667b5f27ecad551107d92">u64</a>;
<a name="l04979"></a><a class="code" href="structcvmx__dfa__memfcr_1_1cvmx__dfa__memfcr__s.html">04979</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memfcr_1_1cvmx__dfa__memfcr__s.html">cvmx_dfa_memfcr_s</a> {
<a name="l04980"></a>04980 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04981"></a>04981 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__memfcr_1_1cvmx__dfa__memfcr__s.html#a0f39ef0d584d58fb41f438790a50e800">reserved_47_63</a>               : 17;
<a name="l04982"></a>04982     uint64_t <a class="code" href="structcvmx__dfa__memfcr_1_1cvmx__dfa__memfcr__s.html#a2592bc4c41016a17f31cfc41562cc273">emrs2</a>                        : 15; <span class="comment">/**&lt; Memory Address[14:0] during EMRS2(for FCRAM-II+)</span>
<a name="l04983"></a>04983 <span class="comment">                                                         *** CN58XX UNSUPPORTED *** */</span>
<a name="l04984"></a>04984     uint64_t <a class="code" href="structcvmx__dfa__memfcr_1_1cvmx__dfa__memfcr__s.html#a4c9856b51cb8e55ff2be024d5aeebb68">reserved_31_31</a>               : 1;
<a name="l04985"></a>04985     uint64_t <a class="code" href="structcvmx__dfa__memfcr_1_1cvmx__dfa__memfcr__s.html#aa6d87c4464e378aea445afbf0c936df2">emrs</a>                         : 15; <span class="comment">/**&lt; Memory Address[14:0] during EMRS</span>
<a name="l04986"></a>04986 <span class="comment">                                                         *** CN58XX UNSUPPORTED ***</span>
<a name="l04987"></a>04987 <span class="comment">                                                           A[0]=1: DLL Enabled) */</span>
<a name="l04988"></a>04988     uint64_t <a class="code" href="structcvmx__dfa__memfcr_1_1cvmx__dfa__memfcr__s.html#a1a3e1e12bbc714cc616f75e984680479">reserved_15_15</a>               : 1;
<a name="l04989"></a>04989     uint64_t <a class="code" href="structcvmx__dfa__memfcr_1_1cvmx__dfa__memfcr__s.html#a3a19ab0bb8a26ab59f61999b1d0684be">mrs</a>                          : 15; <span class="comment">/**&lt; FCRAM Memory Address[14:0] during MRS</span>
<a name="l04990"></a>04990 <span class="comment">                                                         *** CN58XX UNSUPPORTED ***</span>
<a name="l04991"></a>04991 <span class="comment">                                                           A[6:4]=4  CAS LATENCY=4(default)</span>
<a name="l04992"></a>04992 <span class="comment">                                                           A[3]=0    Burst Type(must be 0:Sequential)</span>
<a name="l04993"></a>04993 <span class="comment">                                                           A[2:0]=2  Burst Length=4(default) */</span>
<a name="l04994"></a>04994 <span class="preprocessor">#else</span>
<a name="l04995"></a><a class="code" href="structcvmx__dfa__memfcr_1_1cvmx__dfa__memfcr__s.html#a3a19ab0bb8a26ab59f61999b1d0684be">04995</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__memfcr_1_1cvmx__dfa__memfcr__s.html#a3a19ab0bb8a26ab59f61999b1d0684be">mrs</a>                          : 15;
<a name="l04996"></a><a class="code" href="structcvmx__dfa__memfcr_1_1cvmx__dfa__memfcr__s.html#a1a3e1e12bbc714cc616f75e984680479">04996</a>     uint64_t <a class="code" href="structcvmx__dfa__memfcr_1_1cvmx__dfa__memfcr__s.html#a1a3e1e12bbc714cc616f75e984680479">reserved_15_15</a>               : 1;
<a name="l04997"></a><a class="code" href="structcvmx__dfa__memfcr_1_1cvmx__dfa__memfcr__s.html#aa6d87c4464e378aea445afbf0c936df2">04997</a>     uint64_t <a class="code" href="structcvmx__dfa__memfcr_1_1cvmx__dfa__memfcr__s.html#aa6d87c4464e378aea445afbf0c936df2">emrs</a>                         : 15;
<a name="l04998"></a><a class="code" href="structcvmx__dfa__memfcr_1_1cvmx__dfa__memfcr__s.html#a4c9856b51cb8e55ff2be024d5aeebb68">04998</a>     uint64_t <a class="code" href="structcvmx__dfa__memfcr_1_1cvmx__dfa__memfcr__s.html#a4c9856b51cb8e55ff2be024d5aeebb68">reserved_31_31</a>               : 1;
<a name="l04999"></a><a class="code" href="structcvmx__dfa__memfcr_1_1cvmx__dfa__memfcr__s.html#a2592bc4c41016a17f31cfc41562cc273">04999</a>     uint64_t <a class="code" href="structcvmx__dfa__memfcr_1_1cvmx__dfa__memfcr__s.html#a2592bc4c41016a17f31cfc41562cc273">emrs2</a>                        : 15;
<a name="l05000"></a><a class="code" href="structcvmx__dfa__memfcr_1_1cvmx__dfa__memfcr__s.html#a0f39ef0d584d58fb41f438790a50e800">05000</a>     uint64_t <a class="code" href="structcvmx__dfa__memfcr_1_1cvmx__dfa__memfcr__s.html#a0f39ef0d584d58fb41f438790a50e800">reserved_47_63</a>               : 17;
<a name="l05001"></a>05001 <span class="preprocessor">#endif</span>
<a name="l05002"></a>05002 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__memfcr.html#aaa65c118dd1d08d0259c5132faba9f23">s</a>;
<a name="l05003"></a><a class="code" href="unioncvmx__dfa__memfcr.html#ab052d0527e661ff06ced7befbc4a7d86">05003</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memfcr_1_1cvmx__dfa__memfcr__s.html">cvmx_dfa_memfcr_s</a>              <a class="code" href="unioncvmx__dfa__memfcr.html#ab052d0527e661ff06ced7befbc4a7d86">cn38xx</a>;
<a name="l05004"></a><a class="code" href="unioncvmx__dfa__memfcr.html#a0691a1f95fce64fa796a8c509e726f76">05004</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memfcr_1_1cvmx__dfa__memfcr__s.html">cvmx_dfa_memfcr_s</a>              <a class="code" href="unioncvmx__dfa__memfcr.html#a0691a1f95fce64fa796a8c509e726f76">cn38xxp2</a>;
<a name="l05005"></a><a class="code" href="unioncvmx__dfa__memfcr.html#a37f4f1099dd53795fb749c80aa095452">05005</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memfcr_1_1cvmx__dfa__memfcr__s.html">cvmx_dfa_memfcr_s</a>              <a class="code" href="unioncvmx__dfa__memfcr.html#a37f4f1099dd53795fb749c80aa095452">cn58xx</a>;
<a name="l05006"></a><a class="code" href="unioncvmx__dfa__memfcr.html#ae00392205226e38b7b0576d01a512cf0">05006</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memfcr_1_1cvmx__dfa__memfcr__s.html">cvmx_dfa_memfcr_s</a>              <a class="code" href="unioncvmx__dfa__memfcr.html#ae00392205226e38b7b0576d01a512cf0">cn58xxp1</a>;
<a name="l05007"></a>05007 };
<a name="l05008"></a><a class="code" href="cvmx-dfa-defs_8h.html#aab84f4d8d183696e77e88176e93628d5">05008</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__memfcr.html" title="cvmx_dfa_memfcr">cvmx_dfa_memfcr</a> <a class="code" href="unioncvmx__dfa__memfcr.html" title="cvmx_dfa_memfcr">cvmx_dfa_memfcr_t</a>;
<a name="l05009"></a>05009 <span class="comment"></span>
<a name="l05010"></a>05010 <span class="comment">/**</span>
<a name="l05011"></a>05011 <span class="comment"> * cvmx_dfa_memhidat</span>
<a name="l05012"></a>05012 <span class="comment"> *</span>
<a name="l05013"></a>05013 <span class="comment"> * Description:</span>
<a name="l05014"></a>05014 <span class="comment"> * DFA supports NCB-Direct CSR acccesses to DFM Memory space for debug purposes. Unfortunately,</span>
<a name="l05015"></a>05015 <span class="comment"> * NCB-Direct accesses</span>
<a name="l05016"></a>05016 <span class="comment"> * are limited to QW-size(64bits), whereas the minimum access granularity for DFM Memory space is</span>
<a name="l05017"></a>05017 <span class="comment"> * OW(128bits). To</span>
<a name="l05018"></a>05018 <span class="comment"> * support writes to DFM Memory space, the Hi-QW of data is sourced from the DFA_MEMHIDAT</span>
<a name="l05019"></a>05019 <span class="comment"> * register. Recall, the</span>
<a name="l05020"></a>05020 <span class="comment"> * OW(128b) in DDR3 memory space is fixed format:</span>
<a name="l05021"></a>05021 <span class="comment"> * OWDATA[127:118]: OWECC[9:0] 10bits of in-band OWECC SEC/DED codeword</span>
<a name="l05022"></a>05022 <span class="comment"> * This can be precomputed/written by SW OR</span>
<a name="l05023"></a>05023 <span class="comment"> * if DFM_FNTCTL[ECC_WENA]=1, DFM hardware will auto-compute the 10b OWECC and place in the</span>
<a name="l05024"></a>05024 <span class="comment"> * OWDATA[127:118] before being written to memory.</span>
<a name="l05025"></a>05025 <span class="comment"> * OWDATA[117:0]:   Memory Data (contains fixed MNODE/MONODE arc formats for use by DTEs(thread</span>
<a name="l05026"></a>05026 <span class="comment"> * engines).</span>
<a name="l05027"></a>05027 <span class="comment"> * Or, a user may choose to treat DFM Memory Space as &apos;scratch pad&apos; in which case the</span>
<a name="l05028"></a>05028 <span class="comment"> * OWDATA[117:0] may contain user-specified information accessible via NCB-Direct CSR mode</span>
<a name="l05029"></a>05029 <span class="comment"> * accesses to DFA Memory Space.</span>
<a name="l05030"></a>05030 <span class="comment"> * NOTE: To write to the DFA_MEMHIDAT register, a device would issue an IOBST directed at the DFA</span>
<a name="l05031"></a>05031 <span class="comment"> * with addr[34:32]=3&apos;b111.</span>
<a name="l05032"></a>05032 <span class="comment"> * To read the DFA_MEMHIDAT register, a device would issue an IOBLD64 directed at the DFA with</span>
<a name="l05033"></a>05033 <span class="comment"> * addr[34:32]=3&apos;b111.</span>
<a name="l05034"></a>05034 <span class="comment"> * NOTE: If DFA_CONFIG[DTECLKDIS]=1 (DFA-DTE clocks disabled), reads/writes to the DFA_MEMHIDAT</span>
<a name="l05035"></a>05035 <span class="comment"> * register do not take effect.</span>
<a name="l05036"></a>05036 <span class="comment"> * NOTE: If FUSE[TBD]=&quot;DFA DTE disable&quot; is blown, reads/writes to the DFA_MEMHIDAT register do</span>
<a name="l05037"></a>05037 <span class="comment"> * not take effect.</span>
<a name="l05038"></a>05038 <span class="comment"> * NOTE: PLEASE REMOVE DEFINITION FROM o68/o61 HRM</span>
<a name="l05039"></a>05039 <span class="comment"> */</span>
<a name="l05040"></a><a class="code" href="unioncvmx__dfa__memhidat.html">05040</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__memhidat.html" title="cvmx_dfa_memhidat">cvmx_dfa_memhidat</a> {
<a name="l05041"></a><a class="code" href="unioncvmx__dfa__memhidat.html#a0a2253025a453d966d08e6cdd13f4623">05041</a>     uint64_t <a class="code" href="unioncvmx__dfa__memhidat.html#a0a2253025a453d966d08e6cdd13f4623">u64</a>;
<a name="l05042"></a><a class="code" href="structcvmx__dfa__memhidat_1_1cvmx__dfa__memhidat__s.html">05042</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memhidat_1_1cvmx__dfa__memhidat__s.html">cvmx_dfa_memhidat_s</a> {
<a name="l05043"></a>05043 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05044"></a>05044 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__memhidat_1_1cvmx__dfa__memhidat__s.html#aac18e81291b8ba62b2d053bce277180f">hidat</a>                        : 64; <span class="comment">/**&lt; This register is unused and can be treated as spare bits. */</span>
<a name="l05045"></a>05045 <span class="preprocessor">#else</span>
<a name="l05046"></a><a class="code" href="structcvmx__dfa__memhidat_1_1cvmx__dfa__memhidat__s.html#aac18e81291b8ba62b2d053bce277180f">05046</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__memhidat_1_1cvmx__dfa__memhidat__s.html#aac18e81291b8ba62b2d053bce277180f">hidat</a>                        : 64;
<a name="l05047"></a>05047 <span class="preprocessor">#endif</span>
<a name="l05048"></a>05048 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__memhidat.html#a0912b1faa3690304c6a61c00e99e1e42">s</a>;
<a name="l05049"></a><a class="code" href="unioncvmx__dfa__memhidat.html#afb4fafb8735fc93190574d51cfb06409">05049</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memhidat_1_1cvmx__dfa__memhidat__s.html">cvmx_dfa_memhidat_s</a>            <a class="code" href="unioncvmx__dfa__memhidat.html#afb4fafb8735fc93190574d51cfb06409">cn61xx</a>;
<a name="l05050"></a><a class="code" href="unioncvmx__dfa__memhidat.html#a190166ba6683df8eb55a6a8a1d81e309">05050</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memhidat_1_1cvmx__dfa__memhidat__s.html">cvmx_dfa_memhidat_s</a>            <a class="code" href="unioncvmx__dfa__memhidat.html#a190166ba6683df8eb55a6a8a1d81e309">cn63xx</a>;
<a name="l05051"></a><a class="code" href="unioncvmx__dfa__memhidat.html#a1e99c9eea868ccb8de0ec5ed964bb0d6">05051</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memhidat_1_1cvmx__dfa__memhidat__s.html">cvmx_dfa_memhidat_s</a>            <a class="code" href="unioncvmx__dfa__memhidat.html#a1e99c9eea868ccb8de0ec5ed964bb0d6">cn63xxp1</a>;
<a name="l05052"></a><a class="code" href="unioncvmx__dfa__memhidat.html#a30cde6b6d29ac4efd33403e11944aa07">05052</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memhidat_1_1cvmx__dfa__memhidat__s.html">cvmx_dfa_memhidat_s</a>            <a class="code" href="unioncvmx__dfa__memhidat.html#a30cde6b6d29ac4efd33403e11944aa07">cn66xx</a>;
<a name="l05053"></a><a class="code" href="unioncvmx__dfa__memhidat.html#a65ddcd77fdcc5332c87c3ee2929159cc">05053</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memhidat_1_1cvmx__dfa__memhidat__s.html">cvmx_dfa_memhidat_s</a>            <a class="code" href="unioncvmx__dfa__memhidat.html#a65ddcd77fdcc5332c87c3ee2929159cc">cn68xx</a>;
<a name="l05054"></a><a class="code" href="unioncvmx__dfa__memhidat.html#af96cd8903d3a37b4e0df722475a14c9a">05054</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memhidat_1_1cvmx__dfa__memhidat__s.html">cvmx_dfa_memhidat_s</a>            <a class="code" href="unioncvmx__dfa__memhidat.html#af96cd8903d3a37b4e0df722475a14c9a">cn68xxp1</a>;
<a name="l05055"></a><a class="code" href="unioncvmx__dfa__memhidat.html#a1e33f8b8bfcc0821ab82a3247b5f0578">05055</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memhidat_1_1cvmx__dfa__memhidat__s.html">cvmx_dfa_memhidat_s</a>            <a class="code" href="unioncvmx__dfa__memhidat.html#a1e33f8b8bfcc0821ab82a3247b5f0578">cn70xx</a>;
<a name="l05056"></a><a class="code" href="unioncvmx__dfa__memhidat.html#aef3a1683749173d65c0fcd3d9300ca4e">05056</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memhidat_1_1cvmx__dfa__memhidat__s.html">cvmx_dfa_memhidat_s</a>            <a class="code" href="unioncvmx__dfa__memhidat.html#aef3a1683749173d65c0fcd3d9300ca4e">cn70xxp1</a>;
<a name="l05057"></a><a class="code" href="unioncvmx__dfa__memhidat.html#a4a5888ba0298fb3f0b78ad9faa37f889">05057</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memhidat_1_1cvmx__dfa__memhidat__s.html">cvmx_dfa_memhidat_s</a>            <a class="code" href="unioncvmx__dfa__memhidat.html#a4a5888ba0298fb3f0b78ad9faa37f889">cn73xx</a>;
<a name="l05058"></a><a class="code" href="unioncvmx__dfa__memhidat.html#a23f67cea7ac7b53479ebf83e14f47eb2">05058</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memhidat_1_1cvmx__dfa__memhidat__s.html">cvmx_dfa_memhidat_s</a>            <a class="code" href="unioncvmx__dfa__memhidat.html#a23f67cea7ac7b53479ebf83e14f47eb2">cn78xx</a>;
<a name="l05059"></a><a class="code" href="unioncvmx__dfa__memhidat.html#a81e875d3bbb488e6f8141c2b9296e075">05059</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memhidat_1_1cvmx__dfa__memhidat__s.html">cvmx_dfa_memhidat_s</a>            <a class="code" href="unioncvmx__dfa__memhidat.html#a81e875d3bbb488e6f8141c2b9296e075">cn78xxp1</a>;
<a name="l05060"></a>05060 };
<a name="l05061"></a><a class="code" href="cvmx-dfa-defs_8h.html#a124497d16fc418f13a0d95dda35bb483">05061</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__memhidat.html" title="cvmx_dfa_memhidat">cvmx_dfa_memhidat</a> <a class="code" href="unioncvmx__dfa__memhidat.html" title="cvmx_dfa_memhidat">cvmx_dfa_memhidat_t</a>;
<a name="l05062"></a>05062 <span class="comment"></span>
<a name="l05063"></a>05063 <span class="comment">/**</span>
<a name="l05064"></a>05064 <span class="comment"> * cvmx_dfa_memrld</span>
<a name="l05065"></a>05065 <span class="comment"> *</span>
<a name="l05066"></a>05066 <span class="comment"> * DFA_MEMRLD = DFA RLDRAM MRS Register Values</span>
<a name="l05067"></a>05067 <span class="comment"> *</span>
<a name="l05068"></a>05068 <span class="comment"> * Description:</span>
<a name="l05069"></a>05069 <span class="comment"> */</span>
<a name="l05070"></a><a class="code" href="unioncvmx__dfa__memrld.html">05070</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__memrld.html" title="cvmx_dfa_memrld">cvmx_dfa_memrld</a> {
<a name="l05071"></a><a class="code" href="unioncvmx__dfa__memrld.html#acf2d5c92767600b34987c52272d8185c">05071</a>     uint64_t <a class="code" href="unioncvmx__dfa__memrld.html#acf2d5c92767600b34987c52272d8185c">u64</a>;
<a name="l05072"></a><a class="code" href="structcvmx__dfa__memrld_1_1cvmx__dfa__memrld__s.html">05072</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memrld_1_1cvmx__dfa__memrld__s.html">cvmx_dfa_memrld_s</a> {
<a name="l05073"></a>05073 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05074"></a>05074 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__memrld_1_1cvmx__dfa__memrld__s.html#a1b663877299771a224fc815ae3087f95">reserved_23_63</a>               : 41;
<a name="l05075"></a>05075     uint64_t <a class="code" href="structcvmx__dfa__memrld_1_1cvmx__dfa__memrld__s.html#a932f91d34751762c0e37812380257a08">mrsdat</a>                       : 23; <span class="comment">/**&lt; This field represents the data driven onto the</span>
<a name="l05076"></a>05076 <span class="comment">                                                         A[22:0] address lines during MRS(Mode Register Set)</span>
<a name="l05077"></a>05077 <span class="comment">                                                         commands (during a HW init sequence). This field</span>
<a name="l05078"></a>05078 <span class="comment">                                                         corresponds with the Mode Register Bit Map from</span>
<a name="l05079"></a>05079 <span class="comment">                                                         your RLDRAM-II device specific data sheet.</span>
<a name="l05080"></a>05080 <span class="comment">                                                            A[17:10]: RESERVED</span>
<a name="l05081"></a>05081 <span class="comment">                                                            A[9]:     ODT (on die termination)</span>
<a name="l05082"></a>05082 <span class="comment">                                                            A[8]:     Impedance Matching</span>
<a name="l05083"></a>05083 <span class="comment">                                                            A[7]:     DLL Reset</span>
<a name="l05084"></a>05084 <span class="comment">                                                            A[6]:     UNUSED</span>
<a name="l05085"></a>05085 <span class="comment">                                                            A[5]:     Address Mux  (for N3K: MUST BE ZERO)</span>
<a name="l05086"></a>05086 <span class="comment">                                                            A[4:3]:   Burst Length (for N3K: MUST BE ZERO)</span>
<a name="l05087"></a>05087 <span class="comment">                                                            A[2:0]:   Configuration (see data sheet for</span>
<a name="l05088"></a>05088 <span class="comment">                                                                      specific RLDRAM-II device).</span>
<a name="l05089"></a>05089 <span class="comment">                                                               - 000-001: CFG=1 [tRC=4/tRL=4/tWL=5]</span>
<a name="l05090"></a>05090 <span class="comment">                                                               - 010:     CFG=2 [tRC=6/tRL=6/tWL=7]</span>
<a name="l05091"></a>05091 <span class="comment">                                                               - 011:     CFG=3 [tRC=8/tRL=8/tWL=9]</span>
<a name="l05092"></a>05092 <span class="comment">                                                               - 100-111: RESERVED</span>
<a name="l05093"></a>05093 <span class="comment">                                                          NOTE: For additional density, the RLDRAM-II parts</span>
<a name="l05094"></a>05094 <span class="comment">                                                          can be &apos;clamshelled&apos; (ie: two devices mounted on</span>
<a name="l05095"></a>05095 <span class="comment">                                                          different sides of the PCB board), since the BGA</span>
<a name="l05096"></a>05096 <span class="comment">                                                          pinout supports &apos;mirroring&apos;.</span>
<a name="l05097"></a>05097 <span class="comment">                                                          To support a clamshell design, SW must preload</span>
<a name="l05098"></a>05098 <span class="comment">                                                          the MRSDAT[22:0] with the proper A[22:0] pin mapping</span>
<a name="l05099"></a>05099 <span class="comment">                                                          which is dependent on the &apos;selected&apos; bunk/clam</span>
<a name="l05100"></a>05100 <span class="comment">                                                          (see also: DFA_MEMCFG0[BUNK_INIT] field).</span>
<a name="l05101"></a>05101 <span class="comment">                                                          NOTE: Care MUST BE TAKEN NOT to write to this register</span>
<a name="l05102"></a>05102 <span class="comment">                                                          within 64K eclk cycles of a HW INIT (see: INIT_P0/INIT_P1).</span>
<a name="l05103"></a>05103 <span class="comment">                                                          NOTE: This should only be written to a different value</span>
<a name="l05104"></a>05104 <span class="comment">                                                          during power-on SW initialization. */</span>
<a name="l05105"></a>05105 <span class="preprocessor">#else</span>
<a name="l05106"></a><a class="code" href="structcvmx__dfa__memrld_1_1cvmx__dfa__memrld__s.html#a932f91d34751762c0e37812380257a08">05106</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__memrld_1_1cvmx__dfa__memrld__s.html#a932f91d34751762c0e37812380257a08">mrsdat</a>                       : 23;
<a name="l05107"></a><a class="code" href="structcvmx__dfa__memrld_1_1cvmx__dfa__memrld__s.html#a1b663877299771a224fc815ae3087f95">05107</a>     uint64_t <a class="code" href="structcvmx__dfa__memrld_1_1cvmx__dfa__memrld__s.html#a1b663877299771a224fc815ae3087f95">reserved_23_63</a>               : 41;
<a name="l05108"></a>05108 <span class="preprocessor">#endif</span>
<a name="l05109"></a>05109 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__memrld.html#af0b786d1695e2c4033edcf87962b53f5">s</a>;
<a name="l05110"></a><a class="code" href="unioncvmx__dfa__memrld.html#abae7f8a9e96f0a12c5c0e12bb0e90fd4">05110</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memrld_1_1cvmx__dfa__memrld__s.html">cvmx_dfa_memrld_s</a>              <a class="code" href="unioncvmx__dfa__memrld.html#abae7f8a9e96f0a12c5c0e12bb0e90fd4">cn38xx</a>;
<a name="l05111"></a><a class="code" href="unioncvmx__dfa__memrld.html#a83dc404a503460802b896dbef57152f6">05111</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memrld_1_1cvmx__dfa__memrld__s.html">cvmx_dfa_memrld_s</a>              <a class="code" href="unioncvmx__dfa__memrld.html#a83dc404a503460802b896dbef57152f6">cn38xxp2</a>;
<a name="l05112"></a><a class="code" href="unioncvmx__dfa__memrld.html#aa79c2e97985d91febafb3de95a620ec1">05112</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memrld_1_1cvmx__dfa__memrld__s.html">cvmx_dfa_memrld_s</a>              <a class="code" href="unioncvmx__dfa__memrld.html#aa79c2e97985d91febafb3de95a620ec1">cn58xx</a>;
<a name="l05113"></a><a class="code" href="unioncvmx__dfa__memrld.html#ab78ac255a18f67e503d4430225d6be68">05113</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__memrld_1_1cvmx__dfa__memrld__s.html">cvmx_dfa_memrld_s</a>              <a class="code" href="unioncvmx__dfa__memrld.html#ab78ac255a18f67e503d4430225d6be68">cn58xxp1</a>;
<a name="l05114"></a>05114 };
<a name="l05115"></a><a class="code" href="cvmx-dfa-defs_8h.html#ad4864790e240a4a824da7acda60b4097">05115</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__memrld.html" title="cvmx_dfa_memrld">cvmx_dfa_memrld</a> <a class="code" href="unioncvmx__dfa__memrld.html" title="cvmx_dfa_memrld">cvmx_dfa_memrld_t</a>;
<a name="l05116"></a>05116 <span class="comment"></span>
<a name="l05117"></a>05117 <span class="comment">/**</span>
<a name="l05118"></a>05118 <span class="comment"> * cvmx_dfa_ncbctl</span>
<a name="l05119"></a>05119 <span class="comment"> *</span>
<a name="l05120"></a>05120 <span class="comment"> * DFA_NCBCTL = DFA NCB CTL Register</span>
<a name="l05121"></a>05121 <span class="comment"> *</span>
<a name="l05122"></a>05122 <span class="comment"> * Description:</span>
<a name="l05123"></a>05123 <span class="comment"> */</span>
<a name="l05124"></a><a class="code" href="unioncvmx__dfa__ncbctl.html">05124</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__ncbctl.html" title="cvmx_dfa_ncbctl">cvmx_dfa_ncbctl</a> {
<a name="l05125"></a><a class="code" href="unioncvmx__dfa__ncbctl.html#ae9958049689302aff645b109d9b0904b">05125</a>     uint64_t <a class="code" href="unioncvmx__dfa__ncbctl.html#ae9958049689302aff645b109d9b0904b">u64</a>;
<a name="l05126"></a><a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__s.html">05126</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__s.html">cvmx_dfa_ncbctl_s</a> {
<a name="l05127"></a>05127 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05128"></a>05128 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__s.html#ac0545d94474156efd87c4bf6ce4c4f60">reserved_11_63</a>               : 53;
<a name="l05129"></a>05129     uint64_t <a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__s.html#ac32cf8de3fc7c09b3cc51d9bab7be4b2">sbdnum</a>                       : 5;  <span class="comment">/**&lt; SBD Debug Entry#</span>
<a name="l05130"></a>05130 <span class="comment">                                                         For internal use only. (DFA Scoreboard debug)</span>
<a name="l05131"></a>05131 <span class="comment">                                                         Selects which one of 32 DFA Scoreboard entries is</span>
<a name="l05132"></a>05132 <span class="comment">                                                         latched into the DFA_SBD_DBG[0-3] registers. */</span>
<a name="l05133"></a>05133     uint64_t <a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__s.html#a2f3d7f4847a1cd9a2200441c9d58e4e8">sbdlck</a>                       : 1;  <span class="comment">/**&lt; DFA Scoreboard LOCK Strobe</span>
<a name="l05134"></a>05134 <span class="comment">                                                         For internal use only. (DFA Scoreboard debug)</span>
<a name="l05135"></a>05135 <span class="comment">                                                         When written with a &apos;1&apos;, the DFA Scoreboard Debug</span>
<a name="l05136"></a>05136 <span class="comment">                                                         registers (DFA_SBD_DBG[0-3]) are all locked down.</span>
<a name="l05137"></a>05137 <span class="comment">                                                         This allows SW to lock down the contents of the entire</span>
<a name="l05138"></a>05138 <span class="comment">                                                         SBD for a single instant in time. All subsequent reads</span>
<a name="l05139"></a>05139 <span class="comment">                                                         of the DFA scoreboard registers will return the data</span>
<a name="l05140"></a>05140 <span class="comment">                                                         from that instant in time. */</span>
<a name="l05141"></a>05141     uint64_t <a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__s.html#a51ae10c2265eaae4e78600d53edbab98">dcmode</a>                       : 1;  <span class="comment">/**&lt; DRF-CRQ/DTE Arbiter Mode</span>
<a name="l05142"></a>05142 <span class="comment">                                                         DTE-DRF Arbiter (0=FP [LP=CRQ/HP=DTE],1=RR)</span>
<a name="l05143"></a>05143 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l05144"></a>05144 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l05145"></a>05145     uint64_t <a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__s.html#a5c398b4d23e03aba29e3eb88a6cc7824">dtmode</a>                       : 1;  <span class="comment">/**&lt; DRF-DTE Arbiter Mode</span>
<a name="l05146"></a>05146 <span class="comment">                                                         DTE-DRF Arbiter (0=FP [LP=DTE[15],...,HP=DTE[0]],1=RR)</span>
<a name="l05147"></a>05147 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l05148"></a>05148 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l05149"></a>05149     uint64_t <a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__s.html#a5299735d23a06b4259a5aa170a0da48c">pmode</a>                        : 1;  <span class="comment">/**&lt; NCB-NRP Arbiter Mode</span>
<a name="l05150"></a>05150 <span class="comment">                                                         (0=Fixed Priority [LP=WQF,DFF,HP=RGF]/1=RR</span>
<a name="l05151"></a>05151 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l05152"></a>05152 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l05153"></a>05153     uint64_t <a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__s.html#a31e064c36b5e8ccf4c0a6d9742ffff8a">qmode</a>                        : 1;  <span class="comment">/**&lt; NCB-NRQ Arbiter Mode</span>
<a name="l05154"></a>05154 <span class="comment">                                                         (0=Fixed Priority [LP=IRF,RWF,PRF,HP=GRF]/1=RR</span>
<a name="l05155"></a>05155 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l05156"></a>05156 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l05157"></a>05157     uint64_t <a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__s.html#a432f2e536fd031c24b02299cc645ae55">imode</a>                        : 1;  <span class="comment">/**&lt; NCB-Inbound Arbiter</span>
<a name="l05158"></a>05158 <span class="comment">                                                         (0=FP [LP=NRQ,HP=NRP], 1=RR)</span>
<a name="l05159"></a>05159 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l05160"></a>05160 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l05161"></a>05161 <span class="preprocessor">#else</span>
<a name="l05162"></a><a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__s.html#a432f2e536fd031c24b02299cc645ae55">05162</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__s.html#a432f2e536fd031c24b02299cc645ae55">imode</a>                        : 1;
<a name="l05163"></a><a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__s.html#a31e064c36b5e8ccf4c0a6d9742ffff8a">05163</a>     uint64_t <a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__s.html#a31e064c36b5e8ccf4c0a6d9742ffff8a">qmode</a>                        : 1;
<a name="l05164"></a><a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__s.html#a5299735d23a06b4259a5aa170a0da48c">05164</a>     uint64_t <a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__s.html#a5299735d23a06b4259a5aa170a0da48c">pmode</a>                        : 1;
<a name="l05165"></a><a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__s.html#a5c398b4d23e03aba29e3eb88a6cc7824">05165</a>     uint64_t <a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__s.html#a5c398b4d23e03aba29e3eb88a6cc7824">dtmode</a>                       : 1;
<a name="l05166"></a><a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__s.html#a51ae10c2265eaae4e78600d53edbab98">05166</a>     uint64_t <a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__s.html#a51ae10c2265eaae4e78600d53edbab98">dcmode</a>                       : 1;
<a name="l05167"></a><a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__s.html#a2f3d7f4847a1cd9a2200441c9d58e4e8">05167</a>     uint64_t <a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__s.html#a2f3d7f4847a1cd9a2200441c9d58e4e8">sbdlck</a>                       : 1;
<a name="l05168"></a><a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__s.html#ac32cf8de3fc7c09b3cc51d9bab7be4b2">05168</a>     uint64_t <a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__s.html#ac32cf8de3fc7c09b3cc51d9bab7be4b2">sbdnum</a>                       : 5;
<a name="l05169"></a><a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__s.html#ac0545d94474156efd87c4bf6ce4c4f60">05169</a>     uint64_t <a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__s.html#ac0545d94474156efd87c4bf6ce4c4f60">reserved_11_63</a>               : 53;
<a name="l05170"></a>05170 <span class="preprocessor">#endif</span>
<a name="l05171"></a>05171 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__ncbctl.html#a4cfefab1ad6d91ffa3a7cee4b3ff04fd">s</a>;
<a name="l05172"></a><a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__cn38xx.html">05172</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__cn38xx.html">cvmx_dfa_ncbctl_cn38xx</a> {
<a name="l05173"></a>05173 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05174"></a>05174 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__cn38xx.html#a7c5dfbf9306d1fdc329c7809105afd60">reserved_10_63</a>               : 54;
<a name="l05175"></a>05175     uint64_t <a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__cn38xx.html#a578cfe47ce12a78e4fa5790438a6a0cb">sbdnum</a>                       : 4;  <span class="comment">/**&lt; SBD Debug Entry#</span>
<a name="l05176"></a>05176 <span class="comment">                                                         For internal use only. (DFA Scoreboard debug)</span>
<a name="l05177"></a>05177 <span class="comment">                                                         Selects which one of 16 DFA Scoreboard entries is</span>
<a name="l05178"></a>05178 <span class="comment">                                                         latched into the DFA_SBD_DBG[0-3] registers. */</span>
<a name="l05179"></a>05179     uint64_t <a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__cn38xx.html#ad79ccf2c650e3be31feb0d5a3a178707">sbdlck</a>                       : 1;  <span class="comment">/**&lt; DFA Scoreboard LOCK Strobe</span>
<a name="l05180"></a>05180 <span class="comment">                                                         For internal use only. (DFA Scoreboard debug)</span>
<a name="l05181"></a>05181 <span class="comment">                                                         When written with a &apos;1&apos;, the DFA Scoreboard Debug</span>
<a name="l05182"></a>05182 <span class="comment">                                                         registers (DFA_SBD_DBG[0-3]) are all locked down.</span>
<a name="l05183"></a>05183 <span class="comment">                                                         This allows SW to lock down the contents of the entire</span>
<a name="l05184"></a>05184 <span class="comment">                                                         SBD for a single instant in time. All subsequent reads</span>
<a name="l05185"></a>05185 <span class="comment">                                                         of the DFA scoreboard registers will return the data</span>
<a name="l05186"></a>05186 <span class="comment">                                                         from that instant in time. */</span>
<a name="l05187"></a>05187     uint64_t <a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__cn38xx.html#af23e76419774e097d40725b72f643c30">dcmode</a>                       : 1;  <span class="comment">/**&lt; DRF-CRQ/DTE Arbiter Mode</span>
<a name="l05188"></a>05188 <span class="comment">                                                         DTE-DRF Arbiter (0=FP [LP=CRQ/HP=DTE],1=RR)</span>
<a name="l05189"></a>05189 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l05190"></a>05190 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l05191"></a>05191     uint64_t <a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__cn38xx.html#a663e24175fbd94d69ac35c6be426f805">dtmode</a>                       : 1;  <span class="comment">/**&lt; DRF-DTE Arbiter Mode</span>
<a name="l05192"></a>05192 <span class="comment">                                                         DTE-DRF Arbiter (0=FP [LP=DTE[15],...,HP=DTE[0]],1=RR)</span>
<a name="l05193"></a>05193 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l05194"></a>05194 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l05195"></a>05195     uint64_t <a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__cn38xx.html#acc663d752fde397e373061672bf56712">pmode</a>                        : 1;  <span class="comment">/**&lt; NCB-NRP Arbiter Mode</span>
<a name="l05196"></a>05196 <span class="comment">                                                         (0=Fixed Priority [LP=WQF,DFF,HP=RGF]/1=RR</span>
<a name="l05197"></a>05197 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l05198"></a>05198 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l05199"></a>05199     uint64_t <a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__cn38xx.html#aee16db289dd6e0cade09f113af552910">qmode</a>                        : 1;  <span class="comment">/**&lt; NCB-NRQ Arbiter Mode</span>
<a name="l05200"></a>05200 <span class="comment">                                                         (0=Fixed Priority [LP=IRF,RWF,PRF,HP=GRF]/1=RR</span>
<a name="l05201"></a>05201 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l05202"></a>05202 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l05203"></a>05203     uint64_t <a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__cn38xx.html#a1e7f0d8871274f1f051412c8903cb184">imode</a>                        : 1;  <span class="comment">/**&lt; NCB-Inbound Arbiter</span>
<a name="l05204"></a>05204 <span class="comment">                                                         (0=FP [LP=NRQ,HP=NRP], 1=RR)</span>
<a name="l05205"></a>05205 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l05206"></a>05206 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l05207"></a>05207 <span class="preprocessor">#else</span>
<a name="l05208"></a><a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__cn38xx.html#a1e7f0d8871274f1f051412c8903cb184">05208</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__cn38xx.html#a1e7f0d8871274f1f051412c8903cb184">imode</a>                        : 1;
<a name="l05209"></a><a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__cn38xx.html#aee16db289dd6e0cade09f113af552910">05209</a>     uint64_t <a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__cn38xx.html#aee16db289dd6e0cade09f113af552910">qmode</a>                        : 1;
<a name="l05210"></a><a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__cn38xx.html#acc663d752fde397e373061672bf56712">05210</a>     uint64_t <a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__cn38xx.html#acc663d752fde397e373061672bf56712">pmode</a>                        : 1;
<a name="l05211"></a><a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__cn38xx.html#a663e24175fbd94d69ac35c6be426f805">05211</a>     uint64_t <a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__cn38xx.html#a663e24175fbd94d69ac35c6be426f805">dtmode</a>                       : 1;
<a name="l05212"></a><a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__cn38xx.html#af23e76419774e097d40725b72f643c30">05212</a>     uint64_t <a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__cn38xx.html#af23e76419774e097d40725b72f643c30">dcmode</a>                       : 1;
<a name="l05213"></a><a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__cn38xx.html#ad79ccf2c650e3be31feb0d5a3a178707">05213</a>     uint64_t <a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__cn38xx.html#ad79ccf2c650e3be31feb0d5a3a178707">sbdlck</a>                       : 1;
<a name="l05214"></a><a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__cn38xx.html#a578cfe47ce12a78e4fa5790438a6a0cb">05214</a>     uint64_t <a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__cn38xx.html#a578cfe47ce12a78e4fa5790438a6a0cb">sbdnum</a>                       : 4;
<a name="l05215"></a><a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__cn38xx.html#a7c5dfbf9306d1fdc329c7809105afd60">05215</a>     uint64_t <a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__cn38xx.html#a7c5dfbf9306d1fdc329c7809105afd60">reserved_10_63</a>               : 54;
<a name="l05216"></a>05216 <span class="preprocessor">#endif</span>
<a name="l05217"></a>05217 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__ncbctl.html#a8bc4f60a2ff5371ecfbaeeab34d67ea3">cn38xx</a>;
<a name="l05218"></a><a class="code" href="unioncvmx__dfa__ncbctl.html#a048727eab5dafa39be66a4041774d801">05218</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__cn38xx.html">cvmx_dfa_ncbctl_cn38xx</a>         <a class="code" href="unioncvmx__dfa__ncbctl.html#a048727eab5dafa39be66a4041774d801">cn38xxp2</a>;
<a name="l05219"></a><a class="code" href="unioncvmx__dfa__ncbctl.html#a794c6e419b72cf92d6c72538c9f9c333">05219</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__s.html">cvmx_dfa_ncbctl_s</a>              <a class="code" href="unioncvmx__dfa__ncbctl.html#a794c6e419b72cf92d6c72538c9f9c333">cn58xx</a>;
<a name="l05220"></a><a class="code" href="unioncvmx__dfa__ncbctl.html#accfd5ef501b9cfcefdc3c5ff3a4a483d">05220</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__ncbctl_1_1cvmx__dfa__ncbctl__s.html">cvmx_dfa_ncbctl_s</a>              <a class="code" href="unioncvmx__dfa__ncbctl.html#accfd5ef501b9cfcefdc3c5ff3a4a483d">cn58xxp1</a>;
<a name="l05221"></a>05221 };
<a name="l05222"></a><a class="code" href="cvmx-dfa-defs_8h.html#abe8c7aed1eeb6fad656f5d396f9103e7">05222</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__ncbctl.html" title="cvmx_dfa_ncbctl">cvmx_dfa_ncbctl</a> <a class="code" href="unioncvmx__dfa__ncbctl.html" title="cvmx_dfa_ncbctl">cvmx_dfa_ncbctl_t</a>;
<a name="l05223"></a>05223 <span class="comment"></span>
<a name="l05224"></a>05224 <span class="comment">/**</span>
<a name="l05225"></a>05225 <span class="comment"> * cvmx_dfa_pfc0_cnt</span>
<a name="l05226"></a>05226 <span class="comment"> */</span>
<a name="l05227"></a><a class="code" href="unioncvmx__dfa__pfc0__cnt.html">05227</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__pfc0__cnt.html" title="cvmx_dfa_pfc0_cnt">cvmx_dfa_pfc0_cnt</a> {
<a name="l05228"></a><a class="code" href="unioncvmx__dfa__pfc0__cnt.html#a438fab405b578a718c118ecd141ef07c">05228</a>     uint64_t <a class="code" href="unioncvmx__dfa__pfc0__cnt.html#a438fab405b578a718c118ecd141ef07c">u64</a>;
<a name="l05229"></a><a class="code" href="structcvmx__dfa__pfc0__cnt_1_1cvmx__dfa__pfc0__cnt__s.html">05229</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__pfc0__cnt_1_1cvmx__dfa__pfc0__cnt__s.html">cvmx_dfa_pfc0_cnt_s</a> {
<a name="l05230"></a>05230 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05231"></a>05231 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__pfc0__cnt_1_1cvmx__dfa__pfc0__cnt__s.html#a2df6a1f06940053c816d73ca437faa68">pfcnt0</a>                       : 64; <span class="comment">/**&lt; Performance counter 0. When DFA_PFC_GCTL[CNT0ENA] = 1, the event selected by</span>
<a name="l05232"></a>05232 <span class="comment">                                                         DFA_PFC0_CTL[EVSEL] is counted. See also DFA_PFC_GCTL[CNT0WCLR] and DFA_PFC_GCTL[CNT0RCLR]</span>
<a name="l05233"></a>05233 <span class="comment">                                                         for special clear count cases available for software data collection. */</span>
<a name="l05234"></a>05234 <span class="preprocessor">#else</span>
<a name="l05235"></a><a class="code" href="structcvmx__dfa__pfc0__cnt_1_1cvmx__dfa__pfc0__cnt__s.html#a2df6a1f06940053c816d73ca437faa68">05235</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__pfc0__cnt_1_1cvmx__dfa__pfc0__cnt__s.html#a2df6a1f06940053c816d73ca437faa68">pfcnt0</a>                       : 64;
<a name="l05236"></a>05236 <span class="preprocessor">#endif</span>
<a name="l05237"></a>05237 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__pfc0__cnt.html#a44f7ffb0f0f88a6bb9819c1aafc084d0">s</a>;
<a name="l05238"></a><a class="code" href="unioncvmx__dfa__pfc0__cnt.html#a988c33770135538f5fda1f7d651e24af">05238</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__pfc0__cnt_1_1cvmx__dfa__pfc0__cnt__s.html">cvmx_dfa_pfc0_cnt_s</a>            <a class="code" href="unioncvmx__dfa__pfc0__cnt.html#a988c33770135538f5fda1f7d651e24af">cn73xx</a>;
<a name="l05239"></a><a class="code" href="unioncvmx__dfa__pfc0__cnt.html#a5e729105ab0110f04f37c87ffb61d0e7">05239</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__pfc0__cnt_1_1cvmx__dfa__pfc0__cnt__s.html">cvmx_dfa_pfc0_cnt_s</a>            <a class="code" href="unioncvmx__dfa__pfc0__cnt.html#a5e729105ab0110f04f37c87ffb61d0e7">cn78xx</a>;
<a name="l05240"></a><a class="code" href="unioncvmx__dfa__pfc0__cnt.html#aee122274a482b286a72f472e4621ca7c">05240</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__pfc0__cnt_1_1cvmx__dfa__pfc0__cnt__s.html">cvmx_dfa_pfc0_cnt_s</a>            <a class="code" href="unioncvmx__dfa__pfc0__cnt.html#aee122274a482b286a72f472e4621ca7c">cn78xxp1</a>;
<a name="l05241"></a>05241 };
<a name="l05242"></a><a class="code" href="cvmx-dfa-defs_8h.html#a533bf6fa36410d2f3dc840c407600dd7">05242</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__pfc0__cnt.html" title="cvmx_dfa_pfc0_cnt">cvmx_dfa_pfc0_cnt</a> <a class="code" href="unioncvmx__dfa__pfc0__cnt.html" title="cvmx_dfa_pfc0_cnt">cvmx_dfa_pfc0_cnt_t</a>;
<a name="l05243"></a>05243 <span class="comment"></span>
<a name="l05244"></a>05244 <span class="comment">/**</span>
<a name="l05245"></a>05245 <span class="comment"> * cvmx_dfa_pfc0_ctl</span>
<a name="l05246"></a>05246 <span class="comment"> */</span>
<a name="l05247"></a><a class="code" href="unioncvmx__dfa__pfc0__ctl.html">05247</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__pfc0__ctl.html" title="cvmx_dfa_pfc0_ctl">cvmx_dfa_pfc0_ctl</a> {
<a name="l05248"></a><a class="code" href="unioncvmx__dfa__pfc0__ctl.html#adb279e4b3cf131398b3975888998bf12">05248</a>     uint64_t <a class="code" href="unioncvmx__dfa__pfc0__ctl.html#adb279e4b3cf131398b3975888998bf12">u64</a>;
<a name="l05249"></a><a class="code" href="structcvmx__dfa__pfc0__ctl_1_1cvmx__dfa__pfc0__ctl__s.html">05249</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__pfc0__ctl_1_1cvmx__dfa__pfc0__ctl__s.html">cvmx_dfa_pfc0_ctl_s</a> {
<a name="l05250"></a>05250 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05251"></a>05251 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__pfc0__ctl_1_1cvmx__dfa__pfc0__ctl__s.html#a7f6a80992c32b4b1b209adae6b6b4231">reserved_14_63</a>               : 50;
<a name="l05252"></a>05252     uint64_t <a class="code" href="structcvmx__dfa__pfc0__ctl_1_1cvmx__dfa__pfc0__ctl__s.html#af96647b51604c0ad04fc77ed4ee0438f">evsel</a>                        : 6;  <span class="comment">/**&lt; &quot;Performance counter 0 event selector.</span>
<a name="l05253"></a>05253 <span class="comment">                                                          // Events [0-31] are based on PMODE(0:per cluster-DTE 1:per graph)</span>
<a name="l05254"></a>05254 <span class="comment">                                                         - 0:  \#Total Cycles.</span>
<a name="l05255"></a>05255 <span class="comment">                                                         - 1:  \#LDNODE visits.</span>
<a name="l05256"></a>05256 <span class="comment">                                                         - 2:  \#SDNODE visits.</span>
<a name="l05257"></a>05257 <span class="comment">                                                         - 3:  \#DNODE visits (LD/SD).</span>
<a name="l05258"></a>05258 <span class="comment">                                                         - 4:  \#LCNODE visits.</span>
<a name="l05259"></a>05259 <span class="comment">                                                         - 5:  \#SCNODE visits.</span>
<a name="l05260"></a>05260 <span class="comment">                                                         - 6:  \#CNODE visits (LC/SC).</span>
<a name="l05261"></a>05261 <span class="comment">                                                         - 7:  \#LMNODE visits.</span>
<a name="l05262"></a>05262 <span class="comment">                                                         - 8:  \#SMNODE visits.</span>
<a name="l05263"></a>05263 <span class="comment">                                                         - 9:  \#MNODE visits (LM/SM).</span>
<a name="l05264"></a>05264 <span class="comment">                                                          - 10: \#MONODE visits.</span>
<a name="l05265"></a>05265 <span class="comment">                                                          - 11: \#CACHE visits (DNODE,CNODE) exc: CNDRD,MPHIDX.</span>
<a name="l05266"></a>05266 <span class="comment">                                                          - 12: \#CACHE visits (DNODE,CNODE)+(CNDRD,MPHIDX).</span>
<a name="l05267"></a>05267 <span class="comment">                                                          - 13: \#MEMORY visits (MNODE+MONODE).</span>
<a name="l05268"></a>05268 <span class="comment">                                                          - 14: \#CNDRDs detected (occur for SCNODE-&gt;*MNODE transitions).</span>
<a name="l05269"></a>05269 <span class="comment">                                                          - 15: \#MPHIDX detected (occur for -&gt;LMNODE transitions).</span>
<a name="l05270"></a>05270 <span class="comment">                                                          - 16: \#RESCANs detected (occur when HASH collision is detected).</span>
<a name="l05271"></a>05271 <span class="comment">                                                          - 17: \#GWALK iterations -  stalled--packet data/result buffer.</span>
<a name="l05272"></a>05272 <span class="comment">                                                          - 18: \#GWALK iterations - nonstalled.</span>
<a name="l05273"></a>05273 <span class="comment">                                                          - 19: \#CLOAD iterations.</span>
<a name="l05274"></a>05274 <span class="comment">                                                          - 20: \#MLOAD iterations [NOTE: If PMODE=1 (per-graph) the MLOAD IWORD0.VGID is used to</span>
<a name="l05275"></a>05275 <span class="comment">                                                          discern graph number].</span>
<a name="l05276"></a>05276 <span class="comment">                                                          - 21: \#RWORD1+ write operations.</span>
<a name="l05277"></a>05277 <span class="comment">                                                          - 22: \#cycles cluster is busy.</span>
<a name="l05278"></a>05278 <span class="comment">                                                          - 23: \#GWALK instructions.</span>
<a name="l05279"></a>05279 <span class="comment">                                                          - 24: \#CLOAD instructions.</span>
<a name="l05280"></a>05280 <span class="comment">                                                          - 25: \#MLOAD instructions [NOTE: If PMODE = 1 (per-graph) the MLOAD IWORD0.VGID is used to</span>
<a name="l05281"></a>05281 <span class="comment">                                                          discern graph number].</span>
<a name="l05282"></a>05282 <span class="comment">                                                          - 26: \#GFREE instructions.</span>
<a name="l05283"></a>05283 <span class="comment">                                                          - 27-30: Reserved.</span>
<a name="l05284"></a>05284 <span class="comment">                                                          - 31: \# node transitions detected (see DFA_PFC_GCTL[SNODE,ENODE, EDNODE] registers</span>
<a name="l05285"></a>05285 <span class="comment">                                                          Events [32-63] are used only for PMODE = 0 (per-cluster HTE mode).</span>
<a name="l05286"></a>05286 <span class="comment">                                                          - 32: \#cycles a specific cluster-HTE remains active (valid state).</span>
<a name="l05287"></a>05287 <span class="comment">                                                          - 33: \#cycles a specific cluster-HTE waits for memory response data.</span>
<a name="l05288"></a>05288 <span class="comment">                                                          - 34: \#cycles a specific cluster-HTE waits in resource stall state (waiting for packet data</span>
<a name="l05289"></a>05289 <span class="comment">                                                          or result buffer space).</span>
<a name="l05290"></a>05290 <span class="comment">                                                          - 35: \#cycles a specific cluster-HTE waits in resource pending state.</span>
<a name="l05291"></a>05291 <span class="comment">                                                          - 36-63: Reserved.&quot; */</span>
<a name="l05292"></a>05292     uint64_t <a class="code" href="structcvmx__dfa__pfc0__ctl_1_1cvmx__dfa__pfc0__ctl__s.html#a4d8e82afb6613d4a933834ab0583bb4c">reserved_6_7</a>                 : 2;
<a name="l05293"></a>05293     uint64_t <a class="code" href="structcvmx__dfa__pfc0__ctl_1_1cvmx__dfa__pfc0__ctl__s.html#a510b61d2d97750d1a81b227537f76bc8">cldte</a>                        : 4;  <span class="comment">/**&lt; Performance counter 0 cluster HTE selector. When DFA_PFC_GCTL[PMODE] = 0 (per-cluster</span>
<a name="l05294"></a>05294 <span class="comment">                                                         HTE), this field is used to select/monitor the cluster&apos;s HTE number for all events</span>
<a name="l05295"></a>05295 <span class="comment">                                                         associated with performance counter 0. */</span>
<a name="l05296"></a>05296     uint64_t <a class="code" href="structcvmx__dfa__pfc0__ctl_1_1cvmx__dfa__pfc0__ctl__s.html#ab183b633fcc72d3a8e4570885031536b">clnum</a>                        : 2;  <span class="comment">/**&lt; Performance counter 0 cluster selector. When DFA_PFC_GCTL[PMODE] = 0 (per-cluster HTE),</span>
<a name="l05297"></a>05297 <span class="comment">                                                         this field is used to select/monitor the cluster number for all events associated with</span>
<a name="l05298"></a>05298 <span class="comment">                                                         performance counter 0. */</span>
<a name="l05299"></a>05299 <span class="preprocessor">#else</span>
<a name="l05300"></a><a class="code" href="structcvmx__dfa__pfc0__ctl_1_1cvmx__dfa__pfc0__ctl__s.html#ab183b633fcc72d3a8e4570885031536b">05300</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__pfc0__ctl_1_1cvmx__dfa__pfc0__ctl__s.html#ab183b633fcc72d3a8e4570885031536b">clnum</a>                        : 2;
<a name="l05301"></a><a class="code" href="structcvmx__dfa__pfc0__ctl_1_1cvmx__dfa__pfc0__ctl__s.html#a510b61d2d97750d1a81b227537f76bc8">05301</a>     uint64_t <a class="code" href="structcvmx__dfa__pfc0__ctl_1_1cvmx__dfa__pfc0__ctl__s.html#a510b61d2d97750d1a81b227537f76bc8">cldte</a>                        : 4;
<a name="l05302"></a><a class="code" href="structcvmx__dfa__pfc0__ctl_1_1cvmx__dfa__pfc0__ctl__s.html#a4d8e82afb6613d4a933834ab0583bb4c">05302</a>     uint64_t <a class="code" href="structcvmx__dfa__pfc0__ctl_1_1cvmx__dfa__pfc0__ctl__s.html#a4d8e82afb6613d4a933834ab0583bb4c">reserved_6_7</a>                 : 2;
<a name="l05303"></a><a class="code" href="structcvmx__dfa__pfc0__ctl_1_1cvmx__dfa__pfc0__ctl__s.html#af96647b51604c0ad04fc77ed4ee0438f">05303</a>     uint64_t <a class="code" href="structcvmx__dfa__pfc0__ctl_1_1cvmx__dfa__pfc0__ctl__s.html#af96647b51604c0ad04fc77ed4ee0438f">evsel</a>                        : 6;
<a name="l05304"></a><a class="code" href="structcvmx__dfa__pfc0__ctl_1_1cvmx__dfa__pfc0__ctl__s.html#a7f6a80992c32b4b1b209adae6b6b4231">05304</a>     uint64_t <a class="code" href="structcvmx__dfa__pfc0__ctl_1_1cvmx__dfa__pfc0__ctl__s.html#a7f6a80992c32b4b1b209adae6b6b4231">reserved_14_63</a>               : 50;
<a name="l05305"></a>05305 <span class="preprocessor">#endif</span>
<a name="l05306"></a>05306 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__pfc0__ctl.html#a22cbf7a540cb5303ec4c31fda6f11535">s</a>;
<a name="l05307"></a><a class="code" href="unioncvmx__dfa__pfc0__ctl.html#aac8323da22d36b1e97fe496fe650d685">05307</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__pfc0__ctl_1_1cvmx__dfa__pfc0__ctl__s.html">cvmx_dfa_pfc0_ctl_s</a>            <a class="code" href="unioncvmx__dfa__pfc0__ctl.html#aac8323da22d36b1e97fe496fe650d685">cn73xx</a>;
<a name="l05308"></a><a class="code" href="unioncvmx__dfa__pfc0__ctl.html#a6b4ff10f4069d17555cc73652ad5d465">05308</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__pfc0__ctl_1_1cvmx__dfa__pfc0__ctl__s.html">cvmx_dfa_pfc0_ctl_s</a>            <a class="code" href="unioncvmx__dfa__pfc0__ctl.html#a6b4ff10f4069d17555cc73652ad5d465">cn78xx</a>;
<a name="l05309"></a><a class="code" href="unioncvmx__dfa__pfc0__ctl.html#ac4acbb838f1d81fa88993f040082ce27">05309</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__pfc0__ctl_1_1cvmx__dfa__pfc0__ctl__s.html">cvmx_dfa_pfc0_ctl_s</a>            <a class="code" href="unioncvmx__dfa__pfc0__ctl.html#ac4acbb838f1d81fa88993f040082ce27">cn78xxp1</a>;
<a name="l05310"></a>05310 };
<a name="l05311"></a><a class="code" href="cvmx-dfa-defs_8h.html#a44fc1e90363f40e2a95c23b50bee2c17">05311</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__pfc0__ctl.html" title="cvmx_dfa_pfc0_ctl">cvmx_dfa_pfc0_ctl</a> <a class="code" href="unioncvmx__dfa__pfc0__ctl.html" title="cvmx_dfa_pfc0_ctl">cvmx_dfa_pfc0_ctl_t</a>;
<a name="l05312"></a>05312 <span class="comment"></span>
<a name="l05313"></a>05313 <span class="comment">/**</span>
<a name="l05314"></a>05314 <span class="comment"> * cvmx_dfa_pfc1_cnt</span>
<a name="l05315"></a>05315 <span class="comment"> */</span>
<a name="l05316"></a><a class="code" href="unioncvmx__dfa__pfc1__cnt.html">05316</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__pfc1__cnt.html" title="cvmx_dfa_pfc1_cnt">cvmx_dfa_pfc1_cnt</a> {
<a name="l05317"></a><a class="code" href="unioncvmx__dfa__pfc1__cnt.html#a4b2e7a451d5477f372d5c9e6b63474ed">05317</a>     uint64_t <a class="code" href="unioncvmx__dfa__pfc1__cnt.html#a4b2e7a451d5477f372d5c9e6b63474ed">u64</a>;
<a name="l05318"></a><a class="code" href="structcvmx__dfa__pfc1__cnt_1_1cvmx__dfa__pfc1__cnt__s.html">05318</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__pfc1__cnt_1_1cvmx__dfa__pfc1__cnt__s.html">cvmx_dfa_pfc1_cnt_s</a> {
<a name="l05319"></a>05319 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05320"></a>05320 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__pfc1__cnt_1_1cvmx__dfa__pfc1__cnt__s.html#afd657478c12c91c9baf6c10826f2aca1">pfcnt1</a>                       : 64; <span class="comment">/**&lt; Performance counter 1. When DFA_PFC_GCTL[CNT1ENA] = 1, the event selected by</span>
<a name="l05321"></a>05321 <span class="comment">                                                         DFA_PFC1_CTL[EVSEL] is counted. See also DFA_PFC_GCTL[CNT1WCLR] and DFA_PFC_GCTL[CNT1RCLR]</span>
<a name="l05322"></a>05322 <span class="comment">                                                         for special clear count cases available for software data collection. */</span>
<a name="l05323"></a>05323 <span class="preprocessor">#else</span>
<a name="l05324"></a><a class="code" href="structcvmx__dfa__pfc1__cnt_1_1cvmx__dfa__pfc1__cnt__s.html#afd657478c12c91c9baf6c10826f2aca1">05324</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__pfc1__cnt_1_1cvmx__dfa__pfc1__cnt__s.html#afd657478c12c91c9baf6c10826f2aca1">pfcnt1</a>                       : 64;
<a name="l05325"></a>05325 <span class="preprocessor">#endif</span>
<a name="l05326"></a>05326 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__pfc1__cnt.html#a015376ffa1cf9f7141c8a17910007e94">s</a>;
<a name="l05327"></a><a class="code" href="unioncvmx__dfa__pfc1__cnt.html#a3e319cd7c4d04933aead6c54ea90c301">05327</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__pfc1__cnt_1_1cvmx__dfa__pfc1__cnt__s.html">cvmx_dfa_pfc1_cnt_s</a>            <a class="code" href="unioncvmx__dfa__pfc1__cnt.html#a3e319cd7c4d04933aead6c54ea90c301">cn73xx</a>;
<a name="l05328"></a><a class="code" href="unioncvmx__dfa__pfc1__cnt.html#a665b775dc3cc03b214ffa60b082a29ce">05328</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__pfc1__cnt_1_1cvmx__dfa__pfc1__cnt__s.html">cvmx_dfa_pfc1_cnt_s</a>            <a class="code" href="unioncvmx__dfa__pfc1__cnt.html#a665b775dc3cc03b214ffa60b082a29ce">cn78xx</a>;
<a name="l05329"></a><a class="code" href="unioncvmx__dfa__pfc1__cnt.html#a13ee8efa39ea9c72f70951094a5e4af6">05329</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__pfc1__cnt_1_1cvmx__dfa__pfc1__cnt__s.html">cvmx_dfa_pfc1_cnt_s</a>            <a class="code" href="unioncvmx__dfa__pfc1__cnt.html#a13ee8efa39ea9c72f70951094a5e4af6">cn78xxp1</a>;
<a name="l05330"></a>05330 };
<a name="l05331"></a><a class="code" href="cvmx-dfa-defs_8h.html#a3d0754c776d0dbb3763ed16ae2c6a51c">05331</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__pfc1__cnt.html" title="cvmx_dfa_pfc1_cnt">cvmx_dfa_pfc1_cnt</a> <a class="code" href="unioncvmx__dfa__pfc1__cnt.html" title="cvmx_dfa_pfc1_cnt">cvmx_dfa_pfc1_cnt_t</a>;
<a name="l05332"></a>05332 <span class="comment"></span>
<a name="l05333"></a>05333 <span class="comment">/**</span>
<a name="l05334"></a>05334 <span class="comment"> * cvmx_dfa_pfc1_ctl</span>
<a name="l05335"></a>05335 <span class="comment"> */</span>
<a name="l05336"></a><a class="code" href="unioncvmx__dfa__pfc1__ctl.html">05336</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__pfc1__ctl.html" title="cvmx_dfa_pfc1_ctl">cvmx_dfa_pfc1_ctl</a> {
<a name="l05337"></a><a class="code" href="unioncvmx__dfa__pfc1__ctl.html#a420dd97b38524f23f3158116c239b7c6">05337</a>     uint64_t <a class="code" href="unioncvmx__dfa__pfc1__ctl.html#a420dd97b38524f23f3158116c239b7c6">u64</a>;
<a name="l05338"></a><a class="code" href="structcvmx__dfa__pfc1__ctl_1_1cvmx__dfa__pfc1__ctl__s.html">05338</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__pfc1__ctl_1_1cvmx__dfa__pfc1__ctl__s.html">cvmx_dfa_pfc1_ctl_s</a> {
<a name="l05339"></a>05339 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05340"></a>05340 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__pfc1__ctl_1_1cvmx__dfa__pfc1__ctl__s.html#a5af844cf9656a5d608f99957b72f64db">reserved_14_63</a>               : 50;
<a name="l05341"></a>05341     uint64_t <a class="code" href="structcvmx__dfa__pfc1__ctl_1_1cvmx__dfa__pfc1__ctl__s.html#afa29b20032ae26ffd5a239c3edc2dc8b">evsel</a>                        : 6;  <span class="comment">/**&lt; Performance counter 1 event selector.  See events enumerated by DFA_PFC0_CTL[EVSEL]. */</span>
<a name="l05342"></a>05342     uint64_t <a class="code" href="structcvmx__dfa__pfc1__ctl_1_1cvmx__dfa__pfc1__ctl__s.html#a616690030db766a5f892f3b47f542830">reserved_6_7</a>                 : 2;
<a name="l05343"></a>05343     uint64_t <a class="code" href="structcvmx__dfa__pfc1__ctl_1_1cvmx__dfa__pfc1__ctl__s.html#af3141ca361c93a94d7cd920915e4b509">cldte</a>                        : 4;  <span class="comment">/**&lt; Performance counter 1 cluster HTE selector. When DFA_PFC_GCTL[PMODE] = 0 (per-cluster</span>
<a name="l05344"></a>05344 <span class="comment">                                                         HTE), this field is used to select/monitor the cluster&apos;s DTE number for all events</span>
<a name="l05345"></a>05345 <span class="comment">                                                         associated with performance counter 1. */</span>
<a name="l05346"></a>05346     uint64_t <a class="code" href="structcvmx__dfa__pfc1__ctl_1_1cvmx__dfa__pfc1__ctl__s.html#a442f6d1cdb326dfac0b96b79dc3cebad">clnum</a>                        : 2;  <span class="comment">/**&lt; Performance counter 1 cluster selector. When DFA_PFC_GCTL[PMODE] = 0 (per-cluster HTE),</span>
<a name="l05347"></a>05347 <span class="comment">                                                         this field is used to select/monitor the cluster number for all events associated with</span>
<a name="l05348"></a>05348 <span class="comment">                                                         performance counter 1. */</span>
<a name="l05349"></a>05349 <span class="preprocessor">#else</span>
<a name="l05350"></a><a class="code" href="structcvmx__dfa__pfc1__ctl_1_1cvmx__dfa__pfc1__ctl__s.html#a442f6d1cdb326dfac0b96b79dc3cebad">05350</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__pfc1__ctl_1_1cvmx__dfa__pfc1__ctl__s.html#a442f6d1cdb326dfac0b96b79dc3cebad">clnum</a>                        : 2;
<a name="l05351"></a><a class="code" href="structcvmx__dfa__pfc1__ctl_1_1cvmx__dfa__pfc1__ctl__s.html#af3141ca361c93a94d7cd920915e4b509">05351</a>     uint64_t <a class="code" href="structcvmx__dfa__pfc1__ctl_1_1cvmx__dfa__pfc1__ctl__s.html#af3141ca361c93a94d7cd920915e4b509">cldte</a>                        : 4;
<a name="l05352"></a><a class="code" href="structcvmx__dfa__pfc1__ctl_1_1cvmx__dfa__pfc1__ctl__s.html#a616690030db766a5f892f3b47f542830">05352</a>     uint64_t <a class="code" href="structcvmx__dfa__pfc1__ctl_1_1cvmx__dfa__pfc1__ctl__s.html#a616690030db766a5f892f3b47f542830">reserved_6_7</a>                 : 2;
<a name="l05353"></a><a class="code" href="structcvmx__dfa__pfc1__ctl_1_1cvmx__dfa__pfc1__ctl__s.html#afa29b20032ae26ffd5a239c3edc2dc8b">05353</a>     uint64_t <a class="code" href="structcvmx__dfa__pfc1__ctl_1_1cvmx__dfa__pfc1__ctl__s.html#afa29b20032ae26ffd5a239c3edc2dc8b">evsel</a>                        : 6;
<a name="l05354"></a><a class="code" href="structcvmx__dfa__pfc1__ctl_1_1cvmx__dfa__pfc1__ctl__s.html#a5af844cf9656a5d608f99957b72f64db">05354</a>     uint64_t <a class="code" href="structcvmx__dfa__pfc1__ctl_1_1cvmx__dfa__pfc1__ctl__s.html#a5af844cf9656a5d608f99957b72f64db">reserved_14_63</a>               : 50;
<a name="l05355"></a>05355 <span class="preprocessor">#endif</span>
<a name="l05356"></a>05356 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__pfc1__ctl.html#a7471b389f4f598b81a08d8df7f8d7531">s</a>;
<a name="l05357"></a><a class="code" href="unioncvmx__dfa__pfc1__ctl.html#a7d9d7aad861a2d4dce074a4ae93a10b4">05357</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__pfc1__ctl_1_1cvmx__dfa__pfc1__ctl__s.html">cvmx_dfa_pfc1_ctl_s</a>            <a class="code" href="unioncvmx__dfa__pfc1__ctl.html#a7d9d7aad861a2d4dce074a4ae93a10b4">cn73xx</a>;
<a name="l05358"></a><a class="code" href="unioncvmx__dfa__pfc1__ctl.html#ae3b2b760e368259a31efafd9ec054b1a">05358</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__pfc1__ctl_1_1cvmx__dfa__pfc1__ctl__s.html">cvmx_dfa_pfc1_ctl_s</a>            <a class="code" href="unioncvmx__dfa__pfc1__ctl.html#ae3b2b760e368259a31efafd9ec054b1a">cn78xx</a>;
<a name="l05359"></a><a class="code" href="unioncvmx__dfa__pfc1__ctl.html#a1eab278267860085a9a02251d0faab40">05359</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__pfc1__ctl_1_1cvmx__dfa__pfc1__ctl__s.html">cvmx_dfa_pfc1_ctl_s</a>            <a class="code" href="unioncvmx__dfa__pfc1__ctl.html#a1eab278267860085a9a02251d0faab40">cn78xxp1</a>;
<a name="l05360"></a>05360 };
<a name="l05361"></a><a class="code" href="cvmx-dfa-defs_8h.html#a421d468fe66d2c458c1da53b6c3c29b3">05361</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__pfc1__ctl.html" title="cvmx_dfa_pfc1_ctl">cvmx_dfa_pfc1_ctl</a> <a class="code" href="unioncvmx__dfa__pfc1__ctl.html" title="cvmx_dfa_pfc1_ctl">cvmx_dfa_pfc1_ctl_t</a>;
<a name="l05362"></a>05362 <span class="comment"></span>
<a name="l05363"></a>05363 <span class="comment">/**</span>
<a name="l05364"></a>05364 <span class="comment"> * cvmx_dfa_pfc2_cnt</span>
<a name="l05365"></a>05365 <span class="comment"> */</span>
<a name="l05366"></a><a class="code" href="unioncvmx__dfa__pfc2__cnt.html">05366</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__pfc2__cnt.html" title="cvmx_dfa_pfc2_cnt">cvmx_dfa_pfc2_cnt</a> {
<a name="l05367"></a><a class="code" href="unioncvmx__dfa__pfc2__cnt.html#a767b79f90e8d4c031c20b8c653ed2727">05367</a>     uint64_t <a class="code" href="unioncvmx__dfa__pfc2__cnt.html#a767b79f90e8d4c031c20b8c653ed2727">u64</a>;
<a name="l05368"></a><a class="code" href="structcvmx__dfa__pfc2__cnt_1_1cvmx__dfa__pfc2__cnt__s.html">05368</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__pfc2__cnt_1_1cvmx__dfa__pfc2__cnt__s.html">cvmx_dfa_pfc2_cnt_s</a> {
<a name="l05369"></a>05369 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05370"></a>05370 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__pfc2__cnt_1_1cvmx__dfa__pfc2__cnt__s.html#a49d81ecb35e2e3e63766d92d2ad6ab63">pfcnt2</a>                       : 64; <span class="comment">/**&lt; Performance counter 2. When DFA_PFC_GCTL[CNT2ENA] = 1, the event selected by</span>
<a name="l05371"></a>05371 <span class="comment">                                                         DFA_PFC2_CTL[EVSEL] is counted. See also DFA_PFC_GCTL[CNT2WCLR] and DFA_PFC_GCTL[CNT2RCLR]</span>
<a name="l05372"></a>05372 <span class="comment">                                                         for special clear count cases available for software data collection. */</span>
<a name="l05373"></a>05373 <span class="preprocessor">#else</span>
<a name="l05374"></a><a class="code" href="structcvmx__dfa__pfc2__cnt_1_1cvmx__dfa__pfc2__cnt__s.html#a49d81ecb35e2e3e63766d92d2ad6ab63">05374</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__pfc2__cnt_1_1cvmx__dfa__pfc2__cnt__s.html#a49d81ecb35e2e3e63766d92d2ad6ab63">pfcnt2</a>                       : 64;
<a name="l05375"></a>05375 <span class="preprocessor">#endif</span>
<a name="l05376"></a>05376 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__pfc2__cnt.html#a926fe753162b63336a60820b489feaac">s</a>;
<a name="l05377"></a><a class="code" href="unioncvmx__dfa__pfc2__cnt.html#ae4d13347b22e077f05ebc14bccfee146">05377</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__pfc2__cnt_1_1cvmx__dfa__pfc2__cnt__s.html">cvmx_dfa_pfc2_cnt_s</a>            <a class="code" href="unioncvmx__dfa__pfc2__cnt.html#ae4d13347b22e077f05ebc14bccfee146">cn73xx</a>;
<a name="l05378"></a><a class="code" href="unioncvmx__dfa__pfc2__cnt.html#a88b6a0dfaab4fdb4c4899db28c335ad0">05378</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__pfc2__cnt_1_1cvmx__dfa__pfc2__cnt__s.html">cvmx_dfa_pfc2_cnt_s</a>            <a class="code" href="unioncvmx__dfa__pfc2__cnt.html#a88b6a0dfaab4fdb4c4899db28c335ad0">cn78xx</a>;
<a name="l05379"></a><a class="code" href="unioncvmx__dfa__pfc2__cnt.html#ad931d761945ec8408842004016570252">05379</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__pfc2__cnt_1_1cvmx__dfa__pfc2__cnt__s.html">cvmx_dfa_pfc2_cnt_s</a>            <a class="code" href="unioncvmx__dfa__pfc2__cnt.html#ad931d761945ec8408842004016570252">cn78xxp1</a>;
<a name="l05380"></a>05380 };
<a name="l05381"></a><a class="code" href="cvmx-dfa-defs_8h.html#a5f307fe47b68b1eaf96272f9de906cf0">05381</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__pfc2__cnt.html" title="cvmx_dfa_pfc2_cnt">cvmx_dfa_pfc2_cnt</a> <a class="code" href="unioncvmx__dfa__pfc2__cnt.html" title="cvmx_dfa_pfc2_cnt">cvmx_dfa_pfc2_cnt_t</a>;
<a name="l05382"></a>05382 <span class="comment"></span>
<a name="l05383"></a>05383 <span class="comment">/**</span>
<a name="l05384"></a>05384 <span class="comment"> * cvmx_dfa_pfc2_ctl</span>
<a name="l05385"></a>05385 <span class="comment"> */</span>
<a name="l05386"></a><a class="code" href="unioncvmx__dfa__pfc2__ctl.html">05386</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__pfc2__ctl.html" title="cvmx_dfa_pfc2_ctl">cvmx_dfa_pfc2_ctl</a> {
<a name="l05387"></a><a class="code" href="unioncvmx__dfa__pfc2__ctl.html#ad2e1db749425db4ea689fdb362021301">05387</a>     uint64_t <a class="code" href="unioncvmx__dfa__pfc2__ctl.html#ad2e1db749425db4ea689fdb362021301">u64</a>;
<a name="l05388"></a><a class="code" href="structcvmx__dfa__pfc2__ctl_1_1cvmx__dfa__pfc2__ctl__s.html">05388</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__pfc2__ctl_1_1cvmx__dfa__pfc2__ctl__s.html">cvmx_dfa_pfc2_ctl_s</a> {
<a name="l05389"></a>05389 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05390"></a>05390 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__pfc2__ctl_1_1cvmx__dfa__pfc2__ctl__s.html#a5c79108a7df2f5ae09568fa566d03f82">reserved_14_63</a>               : 50;
<a name="l05391"></a>05391     uint64_t <a class="code" href="structcvmx__dfa__pfc2__ctl_1_1cvmx__dfa__pfc2__ctl__s.html#ae6c3ffb6216ee2bbc959c6a131e97790">evsel</a>                        : 6;  <span class="comment">/**&lt; Performance counter 2 event selector.  See events enumerated by DFA_PFC0_CTL[EVSEL]. */</span>
<a name="l05392"></a>05392     uint64_t <a class="code" href="structcvmx__dfa__pfc2__ctl_1_1cvmx__dfa__pfc2__ctl__s.html#a37f8f6ab88535c81b1198051c302d386">reserved_6_7</a>                 : 2;
<a name="l05393"></a>05393     uint64_t <a class="code" href="structcvmx__dfa__pfc2__ctl_1_1cvmx__dfa__pfc2__ctl__s.html#a1ef3a1a6374a6b6235a79c8825cc67a3">cldte</a>                        : 4;  <span class="comment">/**&lt; Performance counter 2 cluster HTE selector. When DFA_PFC_GCTL[PMODE] = 0 (per-cluster</span>
<a name="l05394"></a>05394 <span class="comment">                                                         HTE), this field is used to select/monitor the cluster&apos;s HTE number for all events</span>
<a name="l05395"></a>05395 <span class="comment">                                                         associated with performance counter 2. */</span>
<a name="l05396"></a>05396     uint64_t <a class="code" href="structcvmx__dfa__pfc2__ctl_1_1cvmx__dfa__pfc2__ctl__s.html#ab1bf1964d9a661c4c240947fe1f6035c">clnum</a>                        : 2;  <span class="comment">/**&lt; Performance counter 2 cluster selector. When DFA_PFC_GCTL[PMODE] = 0 (per-cluster HTE),</span>
<a name="l05397"></a>05397 <span class="comment">                                                         this field is used to select/monitor the cluster number for all events associated with</span>
<a name="l05398"></a>05398 <span class="comment">                                                         performance counter 2. */</span>
<a name="l05399"></a>05399 <span class="preprocessor">#else</span>
<a name="l05400"></a><a class="code" href="structcvmx__dfa__pfc2__ctl_1_1cvmx__dfa__pfc2__ctl__s.html#ab1bf1964d9a661c4c240947fe1f6035c">05400</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__pfc2__ctl_1_1cvmx__dfa__pfc2__ctl__s.html#ab1bf1964d9a661c4c240947fe1f6035c">clnum</a>                        : 2;
<a name="l05401"></a><a class="code" href="structcvmx__dfa__pfc2__ctl_1_1cvmx__dfa__pfc2__ctl__s.html#a1ef3a1a6374a6b6235a79c8825cc67a3">05401</a>     uint64_t <a class="code" href="structcvmx__dfa__pfc2__ctl_1_1cvmx__dfa__pfc2__ctl__s.html#a1ef3a1a6374a6b6235a79c8825cc67a3">cldte</a>                        : 4;
<a name="l05402"></a><a class="code" href="structcvmx__dfa__pfc2__ctl_1_1cvmx__dfa__pfc2__ctl__s.html#a37f8f6ab88535c81b1198051c302d386">05402</a>     uint64_t <a class="code" href="structcvmx__dfa__pfc2__ctl_1_1cvmx__dfa__pfc2__ctl__s.html#a37f8f6ab88535c81b1198051c302d386">reserved_6_7</a>                 : 2;
<a name="l05403"></a><a class="code" href="structcvmx__dfa__pfc2__ctl_1_1cvmx__dfa__pfc2__ctl__s.html#ae6c3ffb6216ee2bbc959c6a131e97790">05403</a>     uint64_t <a class="code" href="structcvmx__dfa__pfc2__ctl_1_1cvmx__dfa__pfc2__ctl__s.html#ae6c3ffb6216ee2bbc959c6a131e97790">evsel</a>                        : 6;
<a name="l05404"></a><a class="code" href="structcvmx__dfa__pfc2__ctl_1_1cvmx__dfa__pfc2__ctl__s.html#a5c79108a7df2f5ae09568fa566d03f82">05404</a>     uint64_t <a class="code" href="structcvmx__dfa__pfc2__ctl_1_1cvmx__dfa__pfc2__ctl__s.html#a5c79108a7df2f5ae09568fa566d03f82">reserved_14_63</a>               : 50;
<a name="l05405"></a>05405 <span class="preprocessor">#endif</span>
<a name="l05406"></a>05406 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__pfc2__ctl.html#a0211f95c84f1f5695323f7349771c881">s</a>;
<a name="l05407"></a><a class="code" href="unioncvmx__dfa__pfc2__ctl.html#a7650e047cef3b9fdccf9fd203bb81d29">05407</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__pfc2__ctl_1_1cvmx__dfa__pfc2__ctl__s.html">cvmx_dfa_pfc2_ctl_s</a>            <a class="code" href="unioncvmx__dfa__pfc2__ctl.html#a7650e047cef3b9fdccf9fd203bb81d29">cn73xx</a>;
<a name="l05408"></a><a class="code" href="unioncvmx__dfa__pfc2__ctl.html#a4a4f68393f8327fdb767fce0b4793a26">05408</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__pfc2__ctl_1_1cvmx__dfa__pfc2__ctl__s.html">cvmx_dfa_pfc2_ctl_s</a>            <a class="code" href="unioncvmx__dfa__pfc2__ctl.html#a4a4f68393f8327fdb767fce0b4793a26">cn78xx</a>;
<a name="l05409"></a><a class="code" href="unioncvmx__dfa__pfc2__ctl.html#a70bbd6825821d302405044cdc17f764e">05409</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__pfc2__ctl_1_1cvmx__dfa__pfc2__ctl__s.html">cvmx_dfa_pfc2_ctl_s</a>            <a class="code" href="unioncvmx__dfa__pfc2__ctl.html#a70bbd6825821d302405044cdc17f764e">cn78xxp1</a>;
<a name="l05410"></a>05410 };
<a name="l05411"></a><a class="code" href="cvmx-dfa-defs_8h.html#a8a84c3035fa5767725b07c204d8e8951">05411</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__pfc2__ctl.html" title="cvmx_dfa_pfc2_ctl">cvmx_dfa_pfc2_ctl</a> <a class="code" href="unioncvmx__dfa__pfc2__ctl.html" title="cvmx_dfa_pfc2_ctl">cvmx_dfa_pfc2_ctl_t</a>;
<a name="l05412"></a>05412 <span class="comment"></span>
<a name="l05413"></a>05413 <span class="comment">/**</span>
<a name="l05414"></a>05414 <span class="comment"> * cvmx_dfa_pfc3_cnt</span>
<a name="l05415"></a>05415 <span class="comment"> */</span>
<a name="l05416"></a><a class="code" href="unioncvmx__dfa__pfc3__cnt.html">05416</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__pfc3__cnt.html" title="cvmx_dfa_pfc3_cnt">cvmx_dfa_pfc3_cnt</a> {
<a name="l05417"></a><a class="code" href="unioncvmx__dfa__pfc3__cnt.html#a39ee641f72241336f0156504ee50cda6">05417</a>     uint64_t <a class="code" href="unioncvmx__dfa__pfc3__cnt.html#a39ee641f72241336f0156504ee50cda6">u64</a>;
<a name="l05418"></a><a class="code" href="structcvmx__dfa__pfc3__cnt_1_1cvmx__dfa__pfc3__cnt__s.html">05418</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__pfc3__cnt_1_1cvmx__dfa__pfc3__cnt__s.html">cvmx_dfa_pfc3_cnt_s</a> {
<a name="l05419"></a>05419 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05420"></a>05420 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__pfc3__cnt_1_1cvmx__dfa__pfc3__cnt__s.html#a70f0b82e687f3da6f2008dfdafe220bf">pfcnt3</a>                       : 64; <span class="comment">/**&lt; Performance counter 3. When DFA_PFC_GCTL[CNT3ENA] = 1, the event selected by</span>
<a name="l05421"></a>05421 <span class="comment">                                                         DFA_PFC3_CTL[EVSEL] is counted. See also DFA_PFC_GCTL[CNT3WCLR] and DFA_PFC_GCTL[CNT3RCLR]</span>
<a name="l05422"></a>05422 <span class="comment">                                                         for special clear count cases available for software data collection. */</span>
<a name="l05423"></a>05423 <span class="preprocessor">#else</span>
<a name="l05424"></a><a class="code" href="structcvmx__dfa__pfc3__cnt_1_1cvmx__dfa__pfc3__cnt__s.html#a70f0b82e687f3da6f2008dfdafe220bf">05424</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__pfc3__cnt_1_1cvmx__dfa__pfc3__cnt__s.html#a70f0b82e687f3da6f2008dfdafe220bf">pfcnt3</a>                       : 64;
<a name="l05425"></a>05425 <span class="preprocessor">#endif</span>
<a name="l05426"></a>05426 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__pfc3__cnt.html#a272dc8fefc08fa3b941ef8f4a368f4c9">s</a>;
<a name="l05427"></a><a class="code" href="unioncvmx__dfa__pfc3__cnt.html#a0b3be8827b13524f8de50c6c57027a4d">05427</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__pfc3__cnt_1_1cvmx__dfa__pfc3__cnt__s.html">cvmx_dfa_pfc3_cnt_s</a>            <a class="code" href="unioncvmx__dfa__pfc3__cnt.html#a0b3be8827b13524f8de50c6c57027a4d">cn73xx</a>;
<a name="l05428"></a><a class="code" href="unioncvmx__dfa__pfc3__cnt.html#adbbdd0b0a6da204d2cd9e1353b493e73">05428</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__pfc3__cnt_1_1cvmx__dfa__pfc3__cnt__s.html">cvmx_dfa_pfc3_cnt_s</a>            <a class="code" href="unioncvmx__dfa__pfc3__cnt.html#adbbdd0b0a6da204d2cd9e1353b493e73">cn78xx</a>;
<a name="l05429"></a><a class="code" href="unioncvmx__dfa__pfc3__cnt.html#adab4588f4c38d4db0b95f7195f9efcd9">05429</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__pfc3__cnt_1_1cvmx__dfa__pfc3__cnt__s.html">cvmx_dfa_pfc3_cnt_s</a>            <a class="code" href="unioncvmx__dfa__pfc3__cnt.html#adab4588f4c38d4db0b95f7195f9efcd9">cn78xxp1</a>;
<a name="l05430"></a>05430 };
<a name="l05431"></a><a class="code" href="cvmx-dfa-defs_8h.html#aead6d01c0acc18395921f4fea3064f44">05431</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__pfc3__cnt.html" title="cvmx_dfa_pfc3_cnt">cvmx_dfa_pfc3_cnt</a> <a class="code" href="unioncvmx__dfa__pfc3__cnt.html" title="cvmx_dfa_pfc3_cnt">cvmx_dfa_pfc3_cnt_t</a>;
<a name="l05432"></a>05432 <span class="comment"></span>
<a name="l05433"></a>05433 <span class="comment">/**</span>
<a name="l05434"></a>05434 <span class="comment"> * cvmx_dfa_pfc3_ctl</span>
<a name="l05435"></a>05435 <span class="comment"> */</span>
<a name="l05436"></a><a class="code" href="unioncvmx__dfa__pfc3__ctl.html">05436</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__pfc3__ctl.html" title="cvmx_dfa_pfc3_ctl">cvmx_dfa_pfc3_ctl</a> {
<a name="l05437"></a><a class="code" href="unioncvmx__dfa__pfc3__ctl.html#a4c1520af7c0aa50816a89fa34b32ac41">05437</a>     uint64_t <a class="code" href="unioncvmx__dfa__pfc3__ctl.html#a4c1520af7c0aa50816a89fa34b32ac41">u64</a>;
<a name="l05438"></a><a class="code" href="structcvmx__dfa__pfc3__ctl_1_1cvmx__dfa__pfc3__ctl__s.html">05438</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__pfc3__ctl_1_1cvmx__dfa__pfc3__ctl__s.html">cvmx_dfa_pfc3_ctl_s</a> {
<a name="l05439"></a>05439 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05440"></a>05440 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__pfc3__ctl_1_1cvmx__dfa__pfc3__ctl__s.html#a4cf16671d775e9d2c4387eb44454efa0">reserved_14_63</a>               : 50;
<a name="l05441"></a>05441     uint64_t <a class="code" href="structcvmx__dfa__pfc3__ctl_1_1cvmx__dfa__pfc3__ctl__s.html#ac19eb422eaa3234bf4abbc8558d51d8b">evsel</a>                        : 6;  <span class="comment">/**&lt; Performance counter 3 event selector.  See events enumerated by DFA_PFC0_CTL[EVSEL]. */</span>
<a name="l05442"></a>05442     uint64_t <a class="code" href="structcvmx__dfa__pfc3__ctl_1_1cvmx__dfa__pfc3__ctl__s.html#a0fa7cc87cca43f65530aaece40dbcf5e">reserved_6_7</a>                 : 2;
<a name="l05443"></a>05443     uint64_t <a class="code" href="structcvmx__dfa__pfc3__ctl_1_1cvmx__dfa__pfc3__ctl__s.html#a0fec54d5f988003eefd9454df7d2e604">cldte</a>                        : 4;  <span class="comment">/**&lt; Performance counter 3 cluster HTE selector. When DFA_PFC_GCTL[PMODE] = 0 (per-cluster</span>
<a name="l05444"></a>05444 <span class="comment">                                                         HTE), this field is used to select/monitor the cluster&apos;s HTE number for all events</span>
<a name="l05445"></a>05445 <span class="comment">                                                         associated with performance counter 3. */</span>
<a name="l05446"></a>05446     uint64_t <a class="code" href="structcvmx__dfa__pfc3__ctl_1_1cvmx__dfa__pfc3__ctl__s.html#a2a986d8791b20f103aa52cccf91511ae">clnum</a>                        : 2;  <span class="comment">/**&lt; Performance counter 3 cluster selector. When DFA_PFC_GCTL[PMODE] = 0 (per-cluster HTE),</span>
<a name="l05447"></a>05447 <span class="comment">                                                         this field is used to select/monitor the cluster number for all events associated with</span>
<a name="l05448"></a>05448 <span class="comment">                                                         performance counter 3. */</span>
<a name="l05449"></a>05449 <span class="preprocessor">#else</span>
<a name="l05450"></a><a class="code" href="structcvmx__dfa__pfc3__ctl_1_1cvmx__dfa__pfc3__ctl__s.html#a2a986d8791b20f103aa52cccf91511ae">05450</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__pfc3__ctl_1_1cvmx__dfa__pfc3__ctl__s.html#a2a986d8791b20f103aa52cccf91511ae">clnum</a>                        : 2;
<a name="l05451"></a><a class="code" href="structcvmx__dfa__pfc3__ctl_1_1cvmx__dfa__pfc3__ctl__s.html#a0fec54d5f988003eefd9454df7d2e604">05451</a>     uint64_t <a class="code" href="structcvmx__dfa__pfc3__ctl_1_1cvmx__dfa__pfc3__ctl__s.html#a0fec54d5f988003eefd9454df7d2e604">cldte</a>                        : 4;
<a name="l05452"></a><a class="code" href="structcvmx__dfa__pfc3__ctl_1_1cvmx__dfa__pfc3__ctl__s.html#a0fa7cc87cca43f65530aaece40dbcf5e">05452</a>     uint64_t <a class="code" href="structcvmx__dfa__pfc3__ctl_1_1cvmx__dfa__pfc3__ctl__s.html#a0fa7cc87cca43f65530aaece40dbcf5e">reserved_6_7</a>                 : 2;
<a name="l05453"></a><a class="code" href="structcvmx__dfa__pfc3__ctl_1_1cvmx__dfa__pfc3__ctl__s.html#ac19eb422eaa3234bf4abbc8558d51d8b">05453</a>     uint64_t <a class="code" href="structcvmx__dfa__pfc3__ctl_1_1cvmx__dfa__pfc3__ctl__s.html#ac19eb422eaa3234bf4abbc8558d51d8b">evsel</a>                        : 6;
<a name="l05454"></a><a class="code" href="structcvmx__dfa__pfc3__ctl_1_1cvmx__dfa__pfc3__ctl__s.html#a4cf16671d775e9d2c4387eb44454efa0">05454</a>     uint64_t <a class="code" href="structcvmx__dfa__pfc3__ctl_1_1cvmx__dfa__pfc3__ctl__s.html#a4cf16671d775e9d2c4387eb44454efa0">reserved_14_63</a>               : 50;
<a name="l05455"></a>05455 <span class="preprocessor">#endif</span>
<a name="l05456"></a>05456 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__pfc3__ctl.html#a33859cd2b4f5d6e102ca179f8c192e14">s</a>;
<a name="l05457"></a><a class="code" href="unioncvmx__dfa__pfc3__ctl.html#aa09b2abb43fed0f4e2e6b6ec24da375d">05457</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__pfc3__ctl_1_1cvmx__dfa__pfc3__ctl__s.html">cvmx_dfa_pfc3_ctl_s</a>            <a class="code" href="unioncvmx__dfa__pfc3__ctl.html#aa09b2abb43fed0f4e2e6b6ec24da375d">cn73xx</a>;
<a name="l05458"></a><a class="code" href="unioncvmx__dfa__pfc3__ctl.html#ae917cf5401e9ac8c2b879250d4021cc1">05458</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__pfc3__ctl_1_1cvmx__dfa__pfc3__ctl__s.html">cvmx_dfa_pfc3_ctl_s</a>            <a class="code" href="unioncvmx__dfa__pfc3__ctl.html#ae917cf5401e9ac8c2b879250d4021cc1">cn78xx</a>;
<a name="l05459"></a><a class="code" href="unioncvmx__dfa__pfc3__ctl.html#a63ef60103d56602a61b2148f9f6603d1">05459</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__pfc3__ctl_1_1cvmx__dfa__pfc3__ctl__s.html">cvmx_dfa_pfc3_ctl_s</a>            <a class="code" href="unioncvmx__dfa__pfc3__ctl.html#a63ef60103d56602a61b2148f9f6603d1">cn78xxp1</a>;
<a name="l05460"></a>05460 };
<a name="l05461"></a><a class="code" href="cvmx-dfa-defs_8h.html#a13d757b5370307128e8c01c88f19f256">05461</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__pfc3__ctl.html" title="cvmx_dfa_pfc3_ctl">cvmx_dfa_pfc3_ctl</a> <a class="code" href="unioncvmx__dfa__pfc3__ctl.html" title="cvmx_dfa_pfc3_ctl">cvmx_dfa_pfc3_ctl_t</a>;
<a name="l05462"></a>05462 <span class="comment"></span>
<a name="l05463"></a>05463 <span class="comment">/**</span>
<a name="l05464"></a>05464 <span class="comment"> * cvmx_dfa_pfc_gctl</span>
<a name="l05465"></a>05465 <span class="comment"> */</span>
<a name="l05466"></a><a class="code" href="unioncvmx__dfa__pfc__gctl.html">05466</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__pfc__gctl.html" title="cvmx_dfa_pfc_gctl">cvmx_dfa_pfc_gctl</a> {
<a name="l05467"></a><a class="code" href="unioncvmx__dfa__pfc__gctl.html#ad1b38d27ea0391b7774cc39db5b37aa6">05467</a>     uint64_t <a class="code" href="unioncvmx__dfa__pfc__gctl.html#ad1b38d27ea0391b7774cc39db5b37aa6">u64</a>;
<a name="l05468"></a><a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html">05468</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html">cvmx_dfa_pfc_gctl_s</a> {
<a name="l05469"></a>05469 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05470"></a>05470 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#ab97369661cd8bea757fac431d7b5ff24">reserved_31_63</a>               : 33;
<a name="l05471"></a>05471     uint64_t <a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#a454dd26af6e2420cd88202bd54c98c6c">vgid</a>                         : 8;  <span class="comment">/**&lt; Virtual graph ID. When PMODE = 1 (per-graph selector), this field is used to</span>
<a name="l05472"></a>05472 <span class="comment">                                                         select/monitor only those events which are associated with this selected VGID (virtual</span>
<a name="l05473"></a>05473 <span class="comment">                                                         graph ID). This field is used globally across all four performance counters. */</span>
<a name="l05474"></a>05474     uint64_t <a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#a5b210959525be7fee75ac66a8f95e58f">pmode</a>                        : 1;  <span class="comment">/**&lt; Select mode.</span>
<a name="l05475"></a>05475 <span class="comment">                                                         0 = Events are selected on a per-cluster HTE number (CLNUM/CLDTE).</span>
<a name="l05476"></a>05476 <span class="comment">                                                         DFA_PFCx_CTL[CLNUM,CLDTE] specifies the cluster-HTE for each 1 (of 4) performance</span>
<a name="l05477"></a>05477 <span class="comment">                                                         counters.</span>
<a name="l05478"></a>05478 <span class="comment">                                                         1 = Events are selected on a per-graph basis (VGID = virtual graph ID).</span>
<a name="l05479"></a>05479 <span class="comment">                                                         Only EVSEL = [0...31] can be used in conjunction with</span>
<a name="l05480"></a>05480 <span class="comment">                                                         [PMODE] = 1. DFA_PFC_GCTL[VGID] specifies the virtual graph ID used across all four</span>
<a name="l05481"></a>05481 <span class="comment">                                                         performance counters. */</span>
<a name="l05482"></a>05482     uint64_t <a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#a980b4744628f4bb334545bce2eb3fb8b">ednode</a>                       : 2;  <span class="comment">/**&lt; Ending DNODE Selector.</span>
<a name="l05483"></a>05483 <span class="comment">                                                         When [ENODE]=0/1(*DNODE), this field is used to further specify the ending DNODE</span>
<a name="l05484"></a>05484 <span class="comment">                                                         transition  sub-type:</span>
<a name="l05485"></a>05485 <span class="comment">                                                         0x0 = ALL DNODE sub-types.</span>
<a name="l05486"></a>05486 <span class="comment">                                                         0x1 = -&gt;D2e (explicit DNODE transition node-arc alone transitions to DNODE).</span>
<a name="l05487"></a>05487 <span class="comment">                                                         0x2 = -&gt;D2i (implicit DNODE transition:arc-present triggers transition).</span>
<a name="l05488"></a>05488 <span class="comment">                                                         0x3 = -&gt;D1r (rescan DNODE transition). */</span>
<a name="l05489"></a>05489     uint64_t <a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#a2dcbda7ec9fbc074a1243dc62a1a5297">enode</a>                        : 4;  <span class="comment">/**&lt; Ending node selector.</span>
<a name="l05490"></a>05490 <span class="comment">                                                         When DFA_PFCx_CTL[EVSEL]=Node Transition(31), [ENODE] is used to select ending</span>
<a name="l05491"></a>05491 <span class="comment">                                                         node, and the SNODE field is used to select the starting node.</span>
<a name="l05492"></a>05492 <span class="comment">                                                         0x0 = LDNODE.</span>
<a name="l05493"></a>05493 <span class="comment">                                                         0x1 = SDNODE.</span>
<a name="l05494"></a>05494 <span class="comment">                                                         0x2 = LCNODE.</span>
<a name="l05495"></a>05495 <span class="comment">                                                         0x3 = SCNODE.</span>
<a name="l05496"></a>05496 <span class="comment">                                                         0x4 = LMNODE.</span>
<a name="l05497"></a>05497 <span class="comment">                                                         0x5 = SMNODE.</span>
<a name="l05498"></a>05498 <span class="comment">                                                         0x6 = MONODE.</span>
<a name="l05499"></a>05499 <span class="comment">                                                         0x7 = Reserved.</span>
<a name="l05500"></a>05500 <span class="comment">                                                         0x8 = LONODE.</span>
<a name="l05501"></a>05501 <span class="comment">                                                         0x9 = SONODE. */</span>
<a name="l05502"></a>05502     uint64_t <a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#abfc947149df37a2bcd5e96c4a6b2882d">snode</a>                        : 4;  <span class="comment">/**&lt; Starting node selector.</span>
<a name="l05503"></a>05503 <span class="comment">                                                         When DFA_PFCx_CTL[EVSEL]=Node Transition(31), [SNODE] is used to select starting</span>
<a name="l05504"></a>05504 <span class="comment">                                                         node, and the ENODE field is used to select the ending node.</span>
<a name="l05505"></a>05505 <span class="comment">                                                         0x0 = LDNODE.</span>
<a name="l05506"></a>05506 <span class="comment">                                                         0x1 = SDNODE.</span>
<a name="l05507"></a>05507 <span class="comment">                                                         0x2 = LCNODE.</span>
<a name="l05508"></a>05508 <span class="comment">                                                         0x3 = SCNODE.</span>
<a name="l05509"></a>05509 <span class="comment">                                                         0x4 = LMNODE.</span>
<a name="l05510"></a>05510 <span class="comment">                                                         0x5 = SMNODE.</span>
<a name="l05511"></a>05511 <span class="comment">                                                         0x6 = MONODE.</span>
<a name="l05512"></a>05512 <span class="comment">                                                         0x7 = Reserved.</span>
<a name="l05513"></a>05513 <span class="comment">                                                         0x8 = LONODE.</span>
<a name="l05514"></a>05514 <span class="comment">                                                         0x9 = SONODE. */</span>
<a name="l05515"></a>05515     uint64_t <a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#a1f5fd0fe48e413c4a36c8faf2971061d">cnt3rclr</a>                     : 1;  <span class="comment">/**&lt; Performance counter 3 read clear. If this bit is set, CSR read operations to DFA_PFC3_CNT</span>
<a name="l05516"></a>05516 <span class="comment">                                                         clear the count value. This allows software to maintain &apos;cumulative&apos; counters to avoid</span>
<a name="l05517"></a>05517 <span class="comment">                                                         hardware wraparound. */</span>
<a name="l05518"></a>05518     uint64_t <a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#a43bd9b28cdab44dadad97a717d29fd59">cnt2rclr</a>                     : 1;  <span class="comment">/**&lt; Performance counter 2 read clear. If this bit is set, CSR read operations to DFA_PFC2_CNT</span>
<a name="l05519"></a>05519 <span class="comment">                                                         clear the count value. This allows software to maintain &apos;cumulative&apos; counters to avoid</span>
<a name="l05520"></a>05520 <span class="comment">                                                         hardware wraparound. */</span>
<a name="l05521"></a>05521     uint64_t <a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#a48c2c9cdbf59f6276a139f29ffc01447">cnt1rclr</a>                     : 1;  <span class="comment">/**&lt; Performance counter 1 read clear. If this bit is set, CSR read operations to DFA_PFC1_CNT</span>
<a name="l05522"></a>05522 <span class="comment">                                                         clear the count value. This allows software to maintain &apos;cumulative&apos; counters to avoid</span>
<a name="l05523"></a>05523 <span class="comment">                                                         hardware wraparound. */</span>
<a name="l05524"></a>05524     uint64_t <a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#a8b2d0d226d9ec74f353e8f704afd4b27">cnt0rclr</a>                     : 1;  <span class="comment">/**&lt; Performance counter 0 read clear. If this bit is set, CSR read operations to DFA_PFC0_CNT</span>
<a name="l05525"></a>05525 <span class="comment">                                                         clear the count value. This allows software to maintain &apos;cumulative&apos; counters to avoid</span>
<a name="l05526"></a>05526 <span class="comment">                                                         hardware wraparound. */</span>
<a name="l05527"></a>05527     uint64_t <a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#ab4f409639da30723e08e3ba5b9dd331f">cnt3wclr</a>                     : 1;  <span class="comment">/**&lt; Performance counter 3 write clear. If this bit is set, CSR write operations to</span>
<a name="l05528"></a>05528 <span class="comment">                                                         DFA_PFC3_CNT clear the count value. If this bit is clear, CSR write operations to</span>
<a name="l05529"></a>05529 <span class="comment">                                                         DFA_PFC3_CNT continue the count from the written value. */</span>
<a name="l05530"></a>05530     uint64_t <a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#af9153efac87b0f96e78b5e7c8701bd27">cnt2wclr</a>                     : 1;  <span class="comment">/**&lt; Performance counter 2 write clear. If this bit is set, CSR write operations to</span>
<a name="l05531"></a>05531 <span class="comment">                                                         DFA_PFC2_CNT clear the count value. If this bit is clear, CSR write operations to</span>
<a name="l05532"></a>05532 <span class="comment">                                                         DFA_PFC2_CNT continue the count from the written value. */</span>
<a name="l05533"></a>05533     uint64_t <a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#aea97aaca6d7c3f8ffc1d2765b4ae67ff">cnt1wclr</a>                     : 1;  <span class="comment">/**&lt; Performance counter 1 write clear. If this bit is set, CSR write operations to</span>
<a name="l05534"></a>05534 <span class="comment">                                                         DFA_PFC1_CNT clear the count value. If this bit is clear, CSR write operations to</span>
<a name="l05535"></a>05535 <span class="comment">                                                         DFA_PFC1_CNT continue the count from the written value. */</span>
<a name="l05536"></a>05536     uint64_t <a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#a4ca194330c7d7f126806d65e70ac14fa">cnt0wclr</a>                     : 1;  <span class="comment">/**&lt; Performance counter 0 write clear. If this bit is set, CSR write operations to</span>
<a name="l05537"></a>05537 <span class="comment">                                                         DFA_PFC0_CNT clear the count value. If this bit is clear, CSR write operations to</span>
<a name="l05538"></a>05538 <span class="comment">                                                         DFA_PFC0_CNT continue the count from the written value. */</span>
<a name="l05539"></a>05539     uint64_t <a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#ae2dadf709c48bbf92bada8d0cbd484aa">cnt3ena</a>                      : 1;  <span class="comment">/**&lt; Performance counter 3 enable. When this bit is set, the performance counter 3 is enabled. */</span>
<a name="l05540"></a>05540     uint64_t <a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#acd1493c9c1823cea9a1a8dd1b29bed3d">cnt2ena</a>                      : 1;  <span class="comment">/**&lt; Performance counter 2 enable. When this bit is set, the performance counter 2 is enabled. */</span>
<a name="l05541"></a>05541     uint64_t <a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#a7751dc3c49d2c50bf7e5e68aa9b26479">cnt1ena</a>                      : 1;  <span class="comment">/**&lt; Performance counter 1 enable. When this bit is set, the performance counter 1 is enabled. */</span>
<a name="l05542"></a>05542     uint64_t <a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#a279e37d5487aea5b98f74440882c73f3">cnt0ena</a>                      : 1;  <span class="comment">/**&lt; Performance counter 0 enable. When this bit is set, the performance counter 0 is enabled. */</span>
<a name="l05543"></a>05543 <span class="preprocessor">#else</span>
<a name="l05544"></a><a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#a279e37d5487aea5b98f74440882c73f3">05544</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#a279e37d5487aea5b98f74440882c73f3">cnt0ena</a>                      : 1;
<a name="l05545"></a><a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#a7751dc3c49d2c50bf7e5e68aa9b26479">05545</a>     uint64_t <a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#a7751dc3c49d2c50bf7e5e68aa9b26479">cnt1ena</a>                      : 1;
<a name="l05546"></a><a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#acd1493c9c1823cea9a1a8dd1b29bed3d">05546</a>     uint64_t <a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#acd1493c9c1823cea9a1a8dd1b29bed3d">cnt2ena</a>                      : 1;
<a name="l05547"></a><a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#ae2dadf709c48bbf92bada8d0cbd484aa">05547</a>     uint64_t <a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#ae2dadf709c48bbf92bada8d0cbd484aa">cnt3ena</a>                      : 1;
<a name="l05548"></a><a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#a4ca194330c7d7f126806d65e70ac14fa">05548</a>     uint64_t <a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#a4ca194330c7d7f126806d65e70ac14fa">cnt0wclr</a>                     : 1;
<a name="l05549"></a><a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#aea97aaca6d7c3f8ffc1d2765b4ae67ff">05549</a>     uint64_t <a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#aea97aaca6d7c3f8ffc1d2765b4ae67ff">cnt1wclr</a>                     : 1;
<a name="l05550"></a><a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#af9153efac87b0f96e78b5e7c8701bd27">05550</a>     uint64_t <a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#af9153efac87b0f96e78b5e7c8701bd27">cnt2wclr</a>                     : 1;
<a name="l05551"></a><a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#ab4f409639da30723e08e3ba5b9dd331f">05551</a>     uint64_t <a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#ab4f409639da30723e08e3ba5b9dd331f">cnt3wclr</a>                     : 1;
<a name="l05552"></a><a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#a8b2d0d226d9ec74f353e8f704afd4b27">05552</a>     uint64_t <a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#a8b2d0d226d9ec74f353e8f704afd4b27">cnt0rclr</a>                     : 1;
<a name="l05553"></a><a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#a48c2c9cdbf59f6276a139f29ffc01447">05553</a>     uint64_t <a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#a48c2c9cdbf59f6276a139f29ffc01447">cnt1rclr</a>                     : 1;
<a name="l05554"></a><a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#a43bd9b28cdab44dadad97a717d29fd59">05554</a>     uint64_t <a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#a43bd9b28cdab44dadad97a717d29fd59">cnt2rclr</a>                     : 1;
<a name="l05555"></a><a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#a1f5fd0fe48e413c4a36c8faf2971061d">05555</a>     uint64_t <a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#a1f5fd0fe48e413c4a36c8faf2971061d">cnt3rclr</a>                     : 1;
<a name="l05556"></a><a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#abfc947149df37a2bcd5e96c4a6b2882d">05556</a>     uint64_t <a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#abfc947149df37a2bcd5e96c4a6b2882d">snode</a>                        : 4;
<a name="l05557"></a><a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#a2dcbda7ec9fbc074a1243dc62a1a5297">05557</a>     uint64_t <a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#a2dcbda7ec9fbc074a1243dc62a1a5297">enode</a>                        : 4;
<a name="l05558"></a><a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#a980b4744628f4bb334545bce2eb3fb8b">05558</a>     uint64_t <a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#a980b4744628f4bb334545bce2eb3fb8b">ednode</a>                       : 2;
<a name="l05559"></a><a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#a5b210959525be7fee75ac66a8f95e58f">05559</a>     uint64_t <a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#a5b210959525be7fee75ac66a8f95e58f">pmode</a>                        : 1;
<a name="l05560"></a><a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#a454dd26af6e2420cd88202bd54c98c6c">05560</a>     uint64_t <a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#a454dd26af6e2420cd88202bd54c98c6c">vgid</a>                         : 8;
<a name="l05561"></a><a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#ab97369661cd8bea757fac431d7b5ff24">05561</a>     uint64_t <a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html#ab97369661cd8bea757fac431d7b5ff24">reserved_31_63</a>               : 33;
<a name="l05562"></a>05562 <span class="preprocessor">#endif</span>
<a name="l05563"></a>05563 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__pfc__gctl.html#a743584e75a35be863610e6a29b5ce3ee">s</a>;
<a name="l05564"></a><a class="code" href="unioncvmx__dfa__pfc__gctl.html#ad8a9c11d8e918d6d45fd5c341a45f202">05564</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html">cvmx_dfa_pfc_gctl_s</a>            <a class="code" href="unioncvmx__dfa__pfc__gctl.html#ad8a9c11d8e918d6d45fd5c341a45f202">cn73xx</a>;
<a name="l05565"></a><a class="code" href="unioncvmx__dfa__pfc__gctl.html#a42233d1e3f1194e06a5c60755c58142a">05565</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html">cvmx_dfa_pfc_gctl_s</a>            <a class="code" href="unioncvmx__dfa__pfc__gctl.html#a42233d1e3f1194e06a5c60755c58142a">cn78xx</a>;
<a name="l05566"></a><a class="code" href="unioncvmx__dfa__pfc__gctl.html#aaf3fe57409846e14132a2e32247aa7f4">05566</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__pfc__gctl_1_1cvmx__dfa__pfc__gctl__s.html">cvmx_dfa_pfc_gctl_s</a>            <a class="code" href="unioncvmx__dfa__pfc__gctl.html#aaf3fe57409846e14132a2e32247aa7f4">cn78xxp1</a>;
<a name="l05567"></a>05567 };
<a name="l05568"></a><a class="code" href="cvmx-dfa-defs_8h.html#a8bd6041cdf3697bbdc67fc24d6081f9d">05568</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__pfc__gctl.html" title="cvmx_dfa_pfc_gctl">cvmx_dfa_pfc_gctl</a> <a class="code" href="unioncvmx__dfa__pfc__gctl.html" title="cvmx_dfa_pfc_gctl">cvmx_dfa_pfc_gctl_t</a>;
<a name="l05569"></a>05569 <span class="comment"></span>
<a name="l05570"></a>05570 <span class="comment">/**</span>
<a name="l05571"></a>05571 <span class="comment"> * cvmx_dfa_rodt_comp_ctl</span>
<a name="l05572"></a>05572 <span class="comment"> *</span>
<a name="l05573"></a>05573 <span class="comment"> * DFA_RODT_COMP_CTL = DFA RLD Compensation control (For read &quot;on die termination&quot;)</span>
<a name="l05574"></a>05574 <span class="comment"> *</span>
<a name="l05575"></a>05575 <span class="comment"> */</span>
<a name="l05576"></a><a class="code" href="unioncvmx__dfa__rodt__comp__ctl.html">05576</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__rodt__comp__ctl.html" title="cvmx_dfa_rodt_comp_ctl">cvmx_dfa_rodt_comp_ctl</a> {
<a name="l05577"></a><a class="code" href="unioncvmx__dfa__rodt__comp__ctl.html#a4dc859c24f56d367a6993d8aa4f1b76d">05577</a>     uint64_t <a class="code" href="unioncvmx__dfa__rodt__comp__ctl.html#a4dc859c24f56d367a6993d8aa4f1b76d">u64</a>;
<a name="l05578"></a><a class="code" href="structcvmx__dfa__rodt__comp__ctl_1_1cvmx__dfa__rodt__comp__ctl__s.html">05578</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__rodt__comp__ctl_1_1cvmx__dfa__rodt__comp__ctl__s.html">cvmx_dfa_rodt_comp_ctl_s</a> {
<a name="l05579"></a>05579 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05580"></a>05580 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__rodt__comp__ctl_1_1cvmx__dfa__rodt__comp__ctl__s.html#a932070eac93dc60360cc67d23ea8e0eb">reserved_17_63</a>               : 47;
<a name="l05581"></a>05581     uint64_t <a class="code" href="structcvmx__dfa__rodt__comp__ctl_1_1cvmx__dfa__rodt__comp__ctl__s.html#a6b9df360920f643457637ea5f7a84f3b">enable</a>                       : 1;  <span class="comment">/**&lt; Read On Die Termination Enable</span>
<a name="l05582"></a>05582 <span class="comment">                                                         (0=disable, 1=enable) */</span>
<a name="l05583"></a>05583     uint64_t <a class="code" href="structcvmx__dfa__rodt__comp__ctl_1_1cvmx__dfa__rodt__comp__ctl__s.html#a5080d16dede90a0c7f97f086d6fc1639">reserved_12_15</a>               : 4;
<a name="l05584"></a>05584     uint64_t <a class="code" href="structcvmx__dfa__rodt__comp__ctl_1_1cvmx__dfa__rodt__comp__ctl__s.html#a0783800aa843360de437254c838235b0">nctl</a>                         : 4;  <span class="comment">/**&lt; Compensation control bits */</span>
<a name="l05585"></a>05585     uint64_t <a class="code" href="structcvmx__dfa__rodt__comp__ctl_1_1cvmx__dfa__rodt__comp__ctl__s.html#a56f68a210709c89cc178ff3fe7cfcd77">reserved_5_7</a>                 : 3;
<a name="l05586"></a>05586     uint64_t <a class="code" href="structcvmx__dfa__rodt__comp__ctl_1_1cvmx__dfa__rodt__comp__ctl__s.html#ac6c70b3f617e1ff6ff9bb877729053be">pctl</a>                         : 5;  <span class="comment">/**&lt; Compensation control bits */</span>
<a name="l05587"></a>05587 <span class="preprocessor">#else</span>
<a name="l05588"></a><a class="code" href="structcvmx__dfa__rodt__comp__ctl_1_1cvmx__dfa__rodt__comp__ctl__s.html#ac6c70b3f617e1ff6ff9bb877729053be">05588</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__rodt__comp__ctl_1_1cvmx__dfa__rodt__comp__ctl__s.html#ac6c70b3f617e1ff6ff9bb877729053be">pctl</a>                         : 5;
<a name="l05589"></a><a class="code" href="structcvmx__dfa__rodt__comp__ctl_1_1cvmx__dfa__rodt__comp__ctl__s.html#a56f68a210709c89cc178ff3fe7cfcd77">05589</a>     uint64_t <a class="code" href="structcvmx__dfa__rodt__comp__ctl_1_1cvmx__dfa__rodt__comp__ctl__s.html#a56f68a210709c89cc178ff3fe7cfcd77">reserved_5_7</a>                 : 3;
<a name="l05590"></a><a class="code" href="structcvmx__dfa__rodt__comp__ctl_1_1cvmx__dfa__rodt__comp__ctl__s.html#a0783800aa843360de437254c838235b0">05590</a>     uint64_t <a class="code" href="structcvmx__dfa__rodt__comp__ctl_1_1cvmx__dfa__rodt__comp__ctl__s.html#a0783800aa843360de437254c838235b0">nctl</a>                         : 4;
<a name="l05591"></a><a class="code" href="structcvmx__dfa__rodt__comp__ctl_1_1cvmx__dfa__rodt__comp__ctl__s.html#a5080d16dede90a0c7f97f086d6fc1639">05591</a>     uint64_t <a class="code" href="structcvmx__dfa__rodt__comp__ctl_1_1cvmx__dfa__rodt__comp__ctl__s.html#a5080d16dede90a0c7f97f086d6fc1639">reserved_12_15</a>               : 4;
<a name="l05592"></a><a class="code" href="structcvmx__dfa__rodt__comp__ctl_1_1cvmx__dfa__rodt__comp__ctl__s.html#a6b9df360920f643457637ea5f7a84f3b">05592</a>     uint64_t <a class="code" href="structcvmx__dfa__rodt__comp__ctl_1_1cvmx__dfa__rodt__comp__ctl__s.html#a6b9df360920f643457637ea5f7a84f3b">enable</a>                       : 1;
<a name="l05593"></a><a class="code" href="structcvmx__dfa__rodt__comp__ctl_1_1cvmx__dfa__rodt__comp__ctl__s.html#a932070eac93dc60360cc67d23ea8e0eb">05593</a>     uint64_t <a class="code" href="structcvmx__dfa__rodt__comp__ctl_1_1cvmx__dfa__rodt__comp__ctl__s.html#a932070eac93dc60360cc67d23ea8e0eb">reserved_17_63</a>               : 47;
<a name="l05594"></a>05594 <span class="preprocessor">#endif</span>
<a name="l05595"></a>05595 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__rodt__comp__ctl.html#a231272bb5c60ae91f029357a94e85d31">s</a>;
<a name="l05596"></a><a class="code" href="unioncvmx__dfa__rodt__comp__ctl.html#a752b36bc32f322b0e693005fe5bfa95e">05596</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__rodt__comp__ctl_1_1cvmx__dfa__rodt__comp__ctl__s.html">cvmx_dfa_rodt_comp_ctl_s</a>       <a class="code" href="unioncvmx__dfa__rodt__comp__ctl.html#a752b36bc32f322b0e693005fe5bfa95e">cn58xx</a>;
<a name="l05597"></a><a class="code" href="unioncvmx__dfa__rodt__comp__ctl.html#a2f049b6c1dee64cecec9e84b184f3794">05597</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__rodt__comp__ctl_1_1cvmx__dfa__rodt__comp__ctl__s.html">cvmx_dfa_rodt_comp_ctl_s</a>       <a class="code" href="unioncvmx__dfa__rodt__comp__ctl.html#a2f049b6c1dee64cecec9e84b184f3794">cn58xxp1</a>;
<a name="l05598"></a>05598 };
<a name="l05599"></a><a class="code" href="cvmx-dfa-defs_8h.html#a39f28545976d12ba31d5d2cf3c18c038">05599</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__rodt__comp__ctl.html" title="cvmx_dfa_rodt_comp_ctl">cvmx_dfa_rodt_comp_ctl</a> <a class="code" href="unioncvmx__dfa__rodt__comp__ctl.html" title="cvmx_dfa_rodt_comp_ctl">cvmx_dfa_rodt_comp_ctl_t</a>;
<a name="l05600"></a>05600 <span class="comment"></span>
<a name="l05601"></a>05601 <span class="comment">/**</span>
<a name="l05602"></a>05602 <span class="comment"> * cvmx_dfa_sbd_dbg0</span>
<a name="l05603"></a>05603 <span class="comment"> *</span>
<a name="l05604"></a>05604 <span class="comment"> * DFA_SBD_DBG0 = DFA Scoreboard Debug \#0 Register</span>
<a name="l05605"></a>05605 <span class="comment"> *</span>
<a name="l05606"></a>05606 <span class="comment"> * Description: When the DFA_NCBCTL[SBDLCK] bit is written &apos;1&apos;, the contents of this register are locked down.</span>
<a name="l05607"></a>05607 <span class="comment"> * Otherwise, the contents of this register are the &apos;active&apos; contents of the DFA Scoreboard at the time of the</span>
<a name="l05608"></a>05608 <span class="comment"> * CSR read.</span>
<a name="l05609"></a>05609 <span class="comment"> * VERIFICATION NOTE: Read data is unsafe. X&apos;s(undefined data) can propagate (in the behavioral model)</span>
<a name="l05610"></a>05610 <span class="comment"> * on the reads unless the DTE Engine specified by DFA_NCBCTL[SBDNUM] has previously been assigned an</span>
<a name="l05611"></a>05611 <span class="comment"> * instruction.</span>
<a name="l05612"></a>05612 <span class="comment"> */</span>
<a name="l05613"></a><a class="code" href="unioncvmx__dfa__sbd__dbg0.html">05613</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__sbd__dbg0.html" title="cvmx_dfa_sbd_dbg0">cvmx_dfa_sbd_dbg0</a> {
<a name="l05614"></a><a class="code" href="unioncvmx__dfa__sbd__dbg0.html#ab143b8b9e180720436e5f6eda29e9f97">05614</a>     uint64_t <a class="code" href="unioncvmx__dfa__sbd__dbg0.html#ab143b8b9e180720436e5f6eda29e9f97">u64</a>;
<a name="l05615"></a><a class="code" href="structcvmx__dfa__sbd__dbg0_1_1cvmx__dfa__sbd__dbg0__s.html">05615</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__sbd__dbg0_1_1cvmx__dfa__sbd__dbg0__s.html">cvmx_dfa_sbd_dbg0_s</a> {
<a name="l05616"></a>05616 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05617"></a>05617 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__sbd__dbg0_1_1cvmx__dfa__sbd__dbg0__s.html#aad0ebdd14499a2a0c23ee8aa123840e0">sbd0</a>                         : 64; <span class="comment">/**&lt; DFA ScoreBoard \#0 Data</span>
<a name="l05618"></a>05618 <span class="comment">                                                         For internal use only! (DFA Scoreboard Debug)</span>
<a name="l05619"></a>05619 <span class="comment">                                                         [63:40] rptr[26:3]: Result Base Pointer</span>
<a name="l05620"></a>05620 <span class="comment">                                                         [39:24] rwcnt[15:0] Cumulative Result Write Counter</span>
<a name="l05621"></a>05621 <span class="comment">                                                         [23]    lastgrdrsp: Last Gather-Rd Response</span>
<a name="l05622"></a>05622 <span class="comment">                                                         [22]    wtgrdrsp: Waiting Gather-Rd Response</span>
<a name="l05623"></a>05623 <span class="comment">                                                         [21]    wtgrdreq: Waiting for Gather-Rd Issue</span>
<a name="l05624"></a>05624 <span class="comment">                                                         [20]    glvld: GLPTR/GLCNT Valid</span>
<a name="l05625"></a>05625 <span class="comment">                                                         [19]    cmpmark: Completion Marked Node Detected</span>
<a name="l05626"></a>05626 <span class="comment">                                                         [18:17] cmpcode[1:0]: Completion Code</span>
<a name="l05627"></a>05627 <span class="comment">                                                                       [0=PDGONE/1=PERR/2=RFULL/3=TERM]</span>
<a name="l05628"></a>05628 <span class="comment">                                                         [16]    cmpdet: Completion Detected</span>
<a name="l05629"></a>05629 <span class="comment">                                                         [15]    wthdrwrcmtrsp: Waiting for HDR RWrCmtRsp</span>
<a name="l05630"></a>05630 <span class="comment">                                                         [14]    wtlastwrcmtrsp: Waiting for LAST RESULT</span>
<a name="l05631"></a>05631 <span class="comment">                                                                       RWrCmtRsp</span>
<a name="l05632"></a>05632 <span class="comment">                                                         [13]    hdrwrreq: Waiting for HDR RWrReq</span>
<a name="l05633"></a>05633 <span class="comment">                                                         [12]    wtrwrreq: Waiting for RWrReq</span>
<a name="l05634"></a>05634 <span class="comment">                                                         [11]    wtwqwrreq: Waiting for WQWrReq issue</span>
<a name="l05635"></a>05635 <span class="comment">                                                         [10]    lastprdrspeot: Last Packet-Rd Response</span>
<a name="l05636"></a>05636 <span class="comment">                                                         [9]     lastprdrsp: Last Packet-Rd Response</span>
<a name="l05637"></a>05637 <span class="comment">                                                         [8]     wtprdrsp:  Waiting for PRdRsp EOT</span>
<a name="l05638"></a>05638 <span class="comment">                                                         [7]     wtprdreq: Waiting for PRdReq Issue</span>
<a name="l05639"></a>05639 <span class="comment">                                                         [6]     lastpdvld: PDPTR/PDLEN Valid</span>
<a name="l05640"></a>05640 <span class="comment">                                                         [5]     pdvld: Packet Data Valid</span>
<a name="l05641"></a>05641 <span class="comment">                                                         [4]     wqvld: WQVLD</span>
<a name="l05642"></a>05642 <span class="comment">                                                         [3]     wqdone: WorkQueue Done condition</span>
<a name="l05643"></a>05643 <span class="comment">                                                                       a) WQWrReq issued(for WQPTR&lt;&gt;0) OR</span>
<a name="l05644"></a>05644 <span class="comment">                                                                       b) HDR RWrCmtRsp completed)</span>
<a name="l05645"></a>05645 <span class="comment">                                                         [2]     rwstf: Resultant write STF/P Mode</span>
<a name="l05646"></a>05646 <span class="comment">                                                         [1]     pdldt: Packet-Data LDT mode</span>
<a name="l05647"></a>05647 <span class="comment">                                                         [0]     gmode: Gather-Mode */</span>
<a name="l05648"></a>05648 <span class="preprocessor">#else</span>
<a name="l05649"></a><a class="code" href="structcvmx__dfa__sbd__dbg0_1_1cvmx__dfa__sbd__dbg0__s.html#aad0ebdd14499a2a0c23ee8aa123840e0">05649</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__sbd__dbg0_1_1cvmx__dfa__sbd__dbg0__s.html#aad0ebdd14499a2a0c23ee8aa123840e0">sbd0</a>                         : 64;
<a name="l05650"></a>05650 <span class="preprocessor">#endif</span>
<a name="l05651"></a>05651 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__sbd__dbg0.html#a6237feab8018ee628d38b8d04652490a">s</a>;
<a name="l05652"></a><a class="code" href="unioncvmx__dfa__sbd__dbg0.html#a4a7e710c08e2978fe96d9777f096a2b8">05652</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__sbd__dbg0_1_1cvmx__dfa__sbd__dbg0__s.html">cvmx_dfa_sbd_dbg0_s</a>            <a class="code" href="unioncvmx__dfa__sbd__dbg0.html#a4a7e710c08e2978fe96d9777f096a2b8">cn31xx</a>;
<a name="l05653"></a><a class="code" href="unioncvmx__dfa__sbd__dbg0.html#a8f92ed741f8d93019ec52c593f2ba85e">05653</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__sbd__dbg0_1_1cvmx__dfa__sbd__dbg0__s.html">cvmx_dfa_sbd_dbg0_s</a>            <a class="code" href="unioncvmx__dfa__sbd__dbg0.html#a8f92ed741f8d93019ec52c593f2ba85e">cn38xx</a>;
<a name="l05654"></a><a class="code" href="unioncvmx__dfa__sbd__dbg0.html#aa36feab7bfb3dfa72b08952f7dcdfda8">05654</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__sbd__dbg0_1_1cvmx__dfa__sbd__dbg0__s.html">cvmx_dfa_sbd_dbg0_s</a>            <a class="code" href="unioncvmx__dfa__sbd__dbg0.html#aa36feab7bfb3dfa72b08952f7dcdfda8">cn38xxp2</a>;
<a name="l05655"></a><a class="code" href="unioncvmx__dfa__sbd__dbg0.html#ac3398dd6fc7e33c2521f70a680da2f25">05655</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__sbd__dbg0_1_1cvmx__dfa__sbd__dbg0__s.html">cvmx_dfa_sbd_dbg0_s</a>            <a class="code" href="unioncvmx__dfa__sbd__dbg0.html#ac3398dd6fc7e33c2521f70a680da2f25">cn58xx</a>;
<a name="l05656"></a><a class="code" href="unioncvmx__dfa__sbd__dbg0.html#adcc538ce133e14f6f9da7eabf992de33">05656</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__sbd__dbg0_1_1cvmx__dfa__sbd__dbg0__s.html">cvmx_dfa_sbd_dbg0_s</a>            <a class="code" href="unioncvmx__dfa__sbd__dbg0.html#adcc538ce133e14f6f9da7eabf992de33">cn58xxp1</a>;
<a name="l05657"></a>05657 };
<a name="l05658"></a><a class="code" href="cvmx-dfa-defs_8h.html#aff9a02ac620ca57acda7e1b738db8489">05658</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__sbd__dbg0.html" title="cvmx_dfa_sbd_dbg0">cvmx_dfa_sbd_dbg0</a> <a class="code" href="unioncvmx__dfa__sbd__dbg0.html" title="cvmx_dfa_sbd_dbg0">cvmx_dfa_sbd_dbg0_t</a>;
<a name="l05659"></a>05659 <span class="comment"></span>
<a name="l05660"></a>05660 <span class="comment">/**</span>
<a name="l05661"></a>05661 <span class="comment"> * cvmx_dfa_sbd_dbg1</span>
<a name="l05662"></a>05662 <span class="comment"> *</span>
<a name="l05663"></a>05663 <span class="comment"> * DFA_SBD_DBG1 = DFA Scoreboard Debug \#1 Register</span>
<a name="l05664"></a>05664 <span class="comment"> *</span>
<a name="l05665"></a>05665 <span class="comment"> * Description: When the DFA_NCBCTL[SBDLCK] bit is written &apos;1&apos;, the contents of this register are locked down.</span>
<a name="l05666"></a>05666 <span class="comment"> * Otherwise, the contents of this register are the &apos;active&apos; contents of the DFA Scoreboard at the time of the</span>
<a name="l05667"></a>05667 <span class="comment"> * CSR read.</span>
<a name="l05668"></a>05668 <span class="comment"> * VERIFICATION NOTE: Read data is unsafe. X&apos;s(undefined data) can propagate (in the behavioral model)</span>
<a name="l05669"></a>05669 <span class="comment"> * on the reads unless the DTE Engine specified by DFA_NCBCTL[SBDNUM] has previously been assigned an</span>
<a name="l05670"></a>05670 <span class="comment"> * instruction.</span>
<a name="l05671"></a>05671 <span class="comment"> */</span>
<a name="l05672"></a><a class="code" href="unioncvmx__dfa__sbd__dbg1.html">05672</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__sbd__dbg1.html" title="cvmx_dfa_sbd_dbg1">cvmx_dfa_sbd_dbg1</a> {
<a name="l05673"></a><a class="code" href="unioncvmx__dfa__sbd__dbg1.html#afa64a3ffc903b0d4d1ee3722a8453b00">05673</a>     uint64_t <a class="code" href="unioncvmx__dfa__sbd__dbg1.html#afa64a3ffc903b0d4d1ee3722a8453b00">u64</a>;
<a name="l05674"></a><a class="code" href="structcvmx__dfa__sbd__dbg1_1_1cvmx__dfa__sbd__dbg1__s.html">05674</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__sbd__dbg1_1_1cvmx__dfa__sbd__dbg1__s.html">cvmx_dfa_sbd_dbg1_s</a> {
<a name="l05675"></a>05675 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05676"></a>05676 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__sbd__dbg1_1_1cvmx__dfa__sbd__dbg1__s.html#a37a1ef18e1b361f6a21005f705859a41">sbd1</a>                         : 64; <span class="comment">/**&lt; DFA ScoreBoard \#1 Data</span>
<a name="l05677"></a>05677 <span class="comment">                                                         For internal use only! (DFA Scoreboard Debug)</span>
<a name="l05678"></a>05678 <span class="comment">                                                         [63:61] wqptr[35:33]: Work Queue Pointer</span>
<a name="l05679"></a>05679 <span class="comment">                                                         [60:52] rptr[35:27]: Result Base Pointer</span>
<a name="l05680"></a>05680 <span class="comment">                                                         [51:16] pdptr[35:0]: Packet Data Pointer</span>
<a name="l05681"></a>05681 <span class="comment">                                                         [15:0]  pdcnt[15:0]: Packet Data Counter */</span>
<a name="l05682"></a>05682 <span class="preprocessor">#else</span>
<a name="l05683"></a><a class="code" href="structcvmx__dfa__sbd__dbg1_1_1cvmx__dfa__sbd__dbg1__s.html#a37a1ef18e1b361f6a21005f705859a41">05683</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__sbd__dbg1_1_1cvmx__dfa__sbd__dbg1__s.html#a37a1ef18e1b361f6a21005f705859a41">sbd1</a>                         : 64;
<a name="l05684"></a>05684 <span class="preprocessor">#endif</span>
<a name="l05685"></a>05685 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__sbd__dbg1.html#af6b11238c1df71a6140631f1eef4a2c0">s</a>;
<a name="l05686"></a><a class="code" href="unioncvmx__dfa__sbd__dbg1.html#a8cb2bc2b00e4995d72285e3d8eb33d60">05686</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__sbd__dbg1_1_1cvmx__dfa__sbd__dbg1__s.html">cvmx_dfa_sbd_dbg1_s</a>            <a class="code" href="unioncvmx__dfa__sbd__dbg1.html#a8cb2bc2b00e4995d72285e3d8eb33d60">cn31xx</a>;
<a name="l05687"></a><a class="code" href="unioncvmx__dfa__sbd__dbg1.html#a8577f012f416fd9bd139726f3a777fd7">05687</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__sbd__dbg1_1_1cvmx__dfa__sbd__dbg1__s.html">cvmx_dfa_sbd_dbg1_s</a>            <a class="code" href="unioncvmx__dfa__sbd__dbg1.html#a8577f012f416fd9bd139726f3a777fd7">cn38xx</a>;
<a name="l05688"></a><a class="code" href="unioncvmx__dfa__sbd__dbg1.html#ac351b34439baf4747f89b270c45c52f2">05688</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__sbd__dbg1_1_1cvmx__dfa__sbd__dbg1__s.html">cvmx_dfa_sbd_dbg1_s</a>            <a class="code" href="unioncvmx__dfa__sbd__dbg1.html#ac351b34439baf4747f89b270c45c52f2">cn38xxp2</a>;
<a name="l05689"></a><a class="code" href="unioncvmx__dfa__sbd__dbg1.html#ab3d734986e55516e9e01763939b21983">05689</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__sbd__dbg1_1_1cvmx__dfa__sbd__dbg1__s.html">cvmx_dfa_sbd_dbg1_s</a>            <a class="code" href="unioncvmx__dfa__sbd__dbg1.html#ab3d734986e55516e9e01763939b21983">cn58xx</a>;
<a name="l05690"></a><a class="code" href="unioncvmx__dfa__sbd__dbg1.html#a334728c1bd47cd31caf5a050a5e80234">05690</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__sbd__dbg1_1_1cvmx__dfa__sbd__dbg1__s.html">cvmx_dfa_sbd_dbg1_s</a>            <a class="code" href="unioncvmx__dfa__sbd__dbg1.html#a334728c1bd47cd31caf5a050a5e80234">cn58xxp1</a>;
<a name="l05691"></a>05691 };
<a name="l05692"></a><a class="code" href="cvmx-dfa-defs_8h.html#aa48b0e452b86bb22d36346dd27bc911a">05692</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__sbd__dbg1.html" title="cvmx_dfa_sbd_dbg1">cvmx_dfa_sbd_dbg1</a> <a class="code" href="unioncvmx__dfa__sbd__dbg1.html" title="cvmx_dfa_sbd_dbg1">cvmx_dfa_sbd_dbg1_t</a>;
<a name="l05693"></a>05693 <span class="comment"></span>
<a name="l05694"></a>05694 <span class="comment">/**</span>
<a name="l05695"></a>05695 <span class="comment"> * cvmx_dfa_sbd_dbg2</span>
<a name="l05696"></a>05696 <span class="comment"> *</span>
<a name="l05697"></a>05697 <span class="comment"> * DFA_SBD_DBG2 = DFA Scoreboard Debug \#2 Register</span>
<a name="l05698"></a>05698 <span class="comment"> *</span>
<a name="l05699"></a>05699 <span class="comment"> * Description: When the DFA_NCBCTL[SBDLCK] bit is written &apos;1&apos;, the contents of this register are locked down.</span>
<a name="l05700"></a>05700 <span class="comment"> * Otherwise, the contents of this register are the &apos;active&apos; contents of the DFA Scoreboard at the time of the</span>
<a name="l05701"></a>05701 <span class="comment"> * CSR read.</span>
<a name="l05702"></a>05702 <span class="comment"> * VERIFICATION NOTE: Read data is unsafe. X&apos;s(undefined data) can propagate (in the behavioral model)</span>
<a name="l05703"></a>05703 <span class="comment"> * on the reads unless the DTE Engine specified by DFA_NCBCTL[SBDNUM] has previously been assigned an</span>
<a name="l05704"></a>05704 <span class="comment"> * instruction.</span>
<a name="l05705"></a>05705 <span class="comment"> */</span>
<a name="l05706"></a><a class="code" href="unioncvmx__dfa__sbd__dbg2.html">05706</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__sbd__dbg2.html" title="cvmx_dfa_sbd_dbg2">cvmx_dfa_sbd_dbg2</a> {
<a name="l05707"></a><a class="code" href="unioncvmx__dfa__sbd__dbg2.html#a245f36bc33cf1f3fd951f548de29a95e">05707</a>     uint64_t <a class="code" href="unioncvmx__dfa__sbd__dbg2.html#a245f36bc33cf1f3fd951f548de29a95e">u64</a>;
<a name="l05708"></a><a class="code" href="structcvmx__dfa__sbd__dbg2_1_1cvmx__dfa__sbd__dbg2__s.html">05708</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__sbd__dbg2_1_1cvmx__dfa__sbd__dbg2__s.html">cvmx_dfa_sbd_dbg2_s</a> {
<a name="l05709"></a>05709 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05710"></a>05710 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__sbd__dbg2_1_1cvmx__dfa__sbd__dbg2__s.html#aba597ca8a640dbd53751cc5699663bb8">sbd2</a>                         : 64; <span class="comment">/**&lt; DFA ScoreBoard \#2 Data</span>
<a name="l05711"></a>05711 <span class="comment">                                                         [63:49] wqptr[17:3]: Work Queue Pointer</span>
<a name="l05712"></a>05712 <span class="comment">                                                         [48:16] rwptr[35:3]: Result Write Pointer</span>
<a name="l05713"></a>05713 <span class="comment">                                                         [15:0]  prwcnt[15:0]: Pending Result Write Counter */</span>
<a name="l05714"></a>05714 <span class="preprocessor">#else</span>
<a name="l05715"></a><a class="code" href="structcvmx__dfa__sbd__dbg2_1_1cvmx__dfa__sbd__dbg2__s.html#aba597ca8a640dbd53751cc5699663bb8">05715</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__sbd__dbg2_1_1cvmx__dfa__sbd__dbg2__s.html#aba597ca8a640dbd53751cc5699663bb8">sbd2</a>                         : 64;
<a name="l05716"></a>05716 <span class="preprocessor">#endif</span>
<a name="l05717"></a>05717 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__sbd__dbg2.html#a62d875d00e035391019c86ee9ada71bd">s</a>;
<a name="l05718"></a><a class="code" href="unioncvmx__dfa__sbd__dbg2.html#a582525237e61669bd6b24cb39bede900">05718</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__sbd__dbg2_1_1cvmx__dfa__sbd__dbg2__s.html">cvmx_dfa_sbd_dbg2_s</a>            <a class="code" href="unioncvmx__dfa__sbd__dbg2.html#a582525237e61669bd6b24cb39bede900">cn31xx</a>;
<a name="l05719"></a><a class="code" href="unioncvmx__dfa__sbd__dbg2.html#af73d48c2efc4e0bd1c8b44731c64282a">05719</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__sbd__dbg2_1_1cvmx__dfa__sbd__dbg2__s.html">cvmx_dfa_sbd_dbg2_s</a>            <a class="code" href="unioncvmx__dfa__sbd__dbg2.html#af73d48c2efc4e0bd1c8b44731c64282a">cn38xx</a>;
<a name="l05720"></a><a class="code" href="unioncvmx__dfa__sbd__dbg2.html#a77b6dd0c39f87280623e5b89c449bd07">05720</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__sbd__dbg2_1_1cvmx__dfa__sbd__dbg2__s.html">cvmx_dfa_sbd_dbg2_s</a>            <a class="code" href="unioncvmx__dfa__sbd__dbg2.html#a77b6dd0c39f87280623e5b89c449bd07">cn38xxp2</a>;
<a name="l05721"></a><a class="code" href="unioncvmx__dfa__sbd__dbg2.html#a0de090e0c19d8363484d926cd8558f2a">05721</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__sbd__dbg2_1_1cvmx__dfa__sbd__dbg2__s.html">cvmx_dfa_sbd_dbg2_s</a>            <a class="code" href="unioncvmx__dfa__sbd__dbg2.html#a0de090e0c19d8363484d926cd8558f2a">cn58xx</a>;
<a name="l05722"></a><a class="code" href="unioncvmx__dfa__sbd__dbg2.html#a8c5f126f3338311791cc96dc93487359">05722</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__sbd__dbg2_1_1cvmx__dfa__sbd__dbg2__s.html">cvmx_dfa_sbd_dbg2_s</a>            <a class="code" href="unioncvmx__dfa__sbd__dbg2.html#a8c5f126f3338311791cc96dc93487359">cn58xxp1</a>;
<a name="l05723"></a>05723 };
<a name="l05724"></a><a class="code" href="cvmx-dfa-defs_8h.html#a4f908154e3f2621b1b80fd15862d3931">05724</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__sbd__dbg2.html" title="cvmx_dfa_sbd_dbg2">cvmx_dfa_sbd_dbg2</a> <a class="code" href="unioncvmx__dfa__sbd__dbg2.html" title="cvmx_dfa_sbd_dbg2">cvmx_dfa_sbd_dbg2_t</a>;
<a name="l05725"></a>05725 <span class="comment"></span>
<a name="l05726"></a>05726 <span class="comment">/**</span>
<a name="l05727"></a>05727 <span class="comment"> * cvmx_dfa_sbd_dbg3</span>
<a name="l05728"></a>05728 <span class="comment"> *</span>
<a name="l05729"></a>05729 <span class="comment"> * DFA_SBD_DBG3 = DFA Scoreboard Debug \#3 Register</span>
<a name="l05730"></a>05730 <span class="comment"> *</span>
<a name="l05731"></a>05731 <span class="comment"> * Description: When the DFA_NCBCTL[SBDLCK] bit is written &apos;1&apos;, the contents of this register are locked down.</span>
<a name="l05732"></a>05732 <span class="comment"> * Otherwise, the contents of this register are the &apos;active&apos; contents of the DFA Scoreboard at the time of the</span>
<a name="l05733"></a>05733 <span class="comment"> * CSR read.</span>
<a name="l05734"></a>05734 <span class="comment"> * VERIFICATION NOTE: Read data is unsafe. X&apos;s(undefined data) can propagate (in the behavioral model)</span>
<a name="l05735"></a>05735 <span class="comment"> * on the reads unless the DTE Engine specified by DFA_NCBCTL[SBDNUM] has previously been assigned an</span>
<a name="l05736"></a>05736 <span class="comment"> * instruction.</span>
<a name="l05737"></a>05737 <span class="comment"> */</span>
<a name="l05738"></a><a class="code" href="unioncvmx__dfa__sbd__dbg3.html">05738</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__sbd__dbg3.html" title="cvmx_dfa_sbd_dbg3">cvmx_dfa_sbd_dbg3</a> {
<a name="l05739"></a><a class="code" href="unioncvmx__dfa__sbd__dbg3.html#a7067839d1d050807bb5c27a88cb7e5e7">05739</a>     uint64_t <a class="code" href="unioncvmx__dfa__sbd__dbg3.html#a7067839d1d050807bb5c27a88cb7e5e7">u64</a>;
<a name="l05740"></a><a class="code" href="structcvmx__dfa__sbd__dbg3_1_1cvmx__dfa__sbd__dbg3__s.html">05740</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__sbd__dbg3_1_1cvmx__dfa__sbd__dbg3__s.html">cvmx_dfa_sbd_dbg3_s</a> {
<a name="l05741"></a>05741 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05742"></a>05742 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__sbd__dbg3_1_1cvmx__dfa__sbd__dbg3__s.html#a50a4c0eb969543ac3284611ea4573085">sbd3</a>                         : 64; <span class="comment">/**&lt; DFA ScoreBoard \#3 Data</span>
<a name="l05743"></a>05743 <span class="comment">                                                         [63:49] wqptr[32:18]: Work Queue Pointer</span>
<a name="l05744"></a>05744 <span class="comment">                                                         [48:16] glptr[35:3]: Gather List Pointer</span>
<a name="l05745"></a>05745 <span class="comment">                                                         [15:0]  glcnt[15:0]: Gather List Counter */</span>
<a name="l05746"></a>05746 <span class="preprocessor">#else</span>
<a name="l05747"></a><a class="code" href="structcvmx__dfa__sbd__dbg3_1_1cvmx__dfa__sbd__dbg3__s.html#a50a4c0eb969543ac3284611ea4573085">05747</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfa__sbd__dbg3_1_1cvmx__dfa__sbd__dbg3__s.html#a50a4c0eb969543ac3284611ea4573085">sbd3</a>                         : 64;
<a name="l05748"></a>05748 <span class="preprocessor">#endif</span>
<a name="l05749"></a>05749 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfa__sbd__dbg3.html#aa237a4cb630bf12a276daa398015c55c">s</a>;
<a name="l05750"></a><a class="code" href="unioncvmx__dfa__sbd__dbg3.html#a1cd0cd722800213a5aae2fdbe879c4c8">05750</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__sbd__dbg3_1_1cvmx__dfa__sbd__dbg3__s.html">cvmx_dfa_sbd_dbg3_s</a>            <a class="code" href="unioncvmx__dfa__sbd__dbg3.html#a1cd0cd722800213a5aae2fdbe879c4c8">cn31xx</a>;
<a name="l05751"></a><a class="code" href="unioncvmx__dfa__sbd__dbg3.html#a7202ee8802d6d8e7612bc8295910c0e1">05751</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__sbd__dbg3_1_1cvmx__dfa__sbd__dbg3__s.html">cvmx_dfa_sbd_dbg3_s</a>            <a class="code" href="unioncvmx__dfa__sbd__dbg3.html#a7202ee8802d6d8e7612bc8295910c0e1">cn38xx</a>;
<a name="l05752"></a><a class="code" href="unioncvmx__dfa__sbd__dbg3.html#aa149c56e4c76a7e33cbe7c6568f4dc7d">05752</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__sbd__dbg3_1_1cvmx__dfa__sbd__dbg3__s.html">cvmx_dfa_sbd_dbg3_s</a>            <a class="code" href="unioncvmx__dfa__sbd__dbg3.html#aa149c56e4c76a7e33cbe7c6568f4dc7d">cn38xxp2</a>;
<a name="l05753"></a><a class="code" href="unioncvmx__dfa__sbd__dbg3.html#a91c0e432813f8a851a944a39ac6f742d">05753</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__sbd__dbg3_1_1cvmx__dfa__sbd__dbg3__s.html">cvmx_dfa_sbd_dbg3_s</a>            <a class="code" href="unioncvmx__dfa__sbd__dbg3.html#a91c0e432813f8a851a944a39ac6f742d">cn58xx</a>;
<a name="l05754"></a><a class="code" href="unioncvmx__dfa__sbd__dbg3.html#a28ab72e4acb6d005498eb1bb1a2df0b3">05754</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfa__sbd__dbg3_1_1cvmx__dfa__sbd__dbg3__s.html">cvmx_dfa_sbd_dbg3_s</a>            <a class="code" href="unioncvmx__dfa__sbd__dbg3.html#a28ab72e4acb6d005498eb1bb1a2df0b3">cn58xxp1</a>;
<a name="l05755"></a>05755 };
<a name="l05756"></a><a class="code" href="cvmx-dfa-defs_8h.html#a7161053b9e01292aeb18c55cd0f1b1f1">05756</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfa__sbd__dbg3.html" title="cvmx_dfa_sbd_dbg3">cvmx_dfa_sbd_dbg3</a> <a class="code" href="unioncvmx__dfa__sbd__dbg3.html" title="cvmx_dfa_sbd_dbg3">cvmx_dfa_sbd_dbg3_t</a>;
<a name="l05757"></a>05757 
<a name="l05758"></a>05758 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
