#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x101094a60 .scope module, "tb" "tb" 2 3;
 .timescale -9 -12;
v0xbcd40cc80_0 .var "clk", 0 0;
v0xbcd40cd20_0 .net "done", 0 0, v0x10109a3b0_0;  1 drivers
v0xbcd40cdc0_0 .var "rst", 0 0;
v0xbcd40ce60_0 .net "total_presses", 63 0, v0xbcd40cb40_0;  1 drivers
E_0xbccc45580 .event anyedge, v0x10109a3b0_0;
S_0x101094be0 .scope module, "uut" "solution" 2 10, 3 3 0, S_0x101094a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 64 "total_presses";
    .port_info 3 /OUTPUT 1 "done";
P_0x10108c260 .param/l "S_DONE" 1 3 33, +C4<00000000000000000000000000000100>;
P_0x10108c2a0 .param/l "S_ELIMINATE" 1 3 31, +C4<00000000000000000000000000000010>;
P_0x10108c2e0 .param/l "S_READ_HEADER" 1 3 29, +C4<00000000000000000000000000000000>;
P_0x10108c320 .param/l "S_READ_MATRIX" 1 3 30, +C4<00000000000000000000000000000001>;
P_0x10108c360 .param/l "S_SEARCH" 1 3 32, +C4<00000000000000000000000000000011>;
v0x10109a130_0 .var "assignment", 31 0;
v0x10109a1d0_0 .var/i "c", 31 0;
v0x10109a270_0 .net "clk", 0 0, v0xbcd40cc80_0;  1 drivers
v0x10109a310_0 .var/i "cols", 31 0;
v0x10109a3b0_0 .var "done", 0 0;
v0x10109a450 .array/i "free_vars", 31 0, 31 0;
v0x10109a4f0_0 .var/i "is_pivot", 31 0;
v0x10109a590_0 .var/i "iter_count", 31 0;
v0xbcd40c000_0 .var/i "k", 31 0;
v0xbcd40c0a0_0 .var/i "local_piv_val", 31 0;
v0xbcd40c140 .array "matrix", 31 0, 31 0;
v0xbcd40c1e0 .array "mem", 4095 0, 31 0;
v0xbcd40c280_0 .var/i "mem_idx", 31 0;
v0xbcd40c320_0 .var/i "min_w", 31 0;
v0xbcd40c3c0_0 .var/i "num_free", 31 0;
v0xbcd40c460 .array/i "pivot_cols", 31 0, 31 0;
v0xbcd40c500_0 .var/i "pivot_row", 31 0;
v0xbcd40c5a0_0 .var/i "possible", 31 0;
v0xbcd40c640_0 .var/i "r", 31 0;
v0xbcd40c6e0_0 .var/i "row_sum", 31 0;
v0xbcd40c780_0 .var/i "row_target", 31 0;
v0xbcd40c820_0 .var/i "rows", 31 0;
v0xbcd40c8c0_0 .net "rst", 0 0, v0xbcd40cdc0_0;  1 drivers
v0xbcd40c960_0 .var/i "search_iter", 31 0;
v0xbcd40ca00_0 .var "state", 3 0;
v0xbcd40caa0_0 .var/i "total_iters", 31 0;
v0xbcd40cb40_0 .var "total_presses", 63 0;
v0xbcd40cbe0_0 .var/i "weight", 31 0;
E_0xbccc455c0 .event posedge, v0x10109a270_0;
S_0x10108c3a0 .scope function.vec4.u32, "popcount" "popcount" 3 57, 3 57 0, S_0x101094be0;
 .timescale -9 -12;
v0x1010992b0_0 .var/i "i", 31 0;
; Variable popcount is vec4 return value of scope S_0x10108c3a0
v0x101099550_0 .var "val", 31 0;
TD_tb.uut.popcount ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to popcount (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1010992b0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x1010992b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x101099550_0;
    %load/vec4 v0x1010992b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %retload/vec4 0; Load popcount (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to popcount (store_vec4_to_lval)
T_0.2 ;
    %load/vec4 v0x1010992b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1010992b0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x101094be0;
T_1 ;
    %vpi_call 3 17 "$readmemh", "../input/input.hex", v0xbcd40c1e0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x101094be0;
T_2 ;
    %wait E_0xbccc455c0;
    %load/vec4 v0xbcd40c8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xbcd40cb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10109a3b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xbcd40ca00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xbcd40c280_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xbcd40ca00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %jmp T_2.7;
T_2.2 ;
    %ix/getv/s 4, v0xbcd40c280_0;
    %load/vec4a v0xbcd40c1e0, 4;
    %cmpi/e 4294967295, 4294967295, 32;
    %jmp/1 T_2.10, 6;
    %flag_mov 8, 6;
    %load/vec4 v0xbcd40c280_0;
    %cmpi/s 4095, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %flag_mov 6, 5;
T_2.10;
    %jmp/0xz  T_2.8, 6;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0xbcd40ca00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x10109a3b0_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %ix/getv/s 4, v0xbcd40c280_0;
    %load/vec4a v0xbcd40c1e0, 4;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %store/vec4 v0xbcd40c820_0, 0, 32;
    %ix/getv/s 4, v0xbcd40c280_0;
    %load/vec4a v0xbcd40c1e0, 4;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %store/vec4 v0x10109a310_0, 0, 32;
    %load/vec4 v0xbcd40c820_0;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.13, 4;
    %load/vec4 v0x10109a310_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0xbcd40ca00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x10109a3b0_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %load/vec4 v0xbcd40c280_0;
    %addi 1, 0, 32;
    %assign/vec4 v0xbcd40c280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xbcd40c640_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0xbcd40ca00_0, 0;
T_2.12 ;
T_2.9 ;
    %jmp T_2.7;
T_2.3 ;
    %ix/getv/s 4, v0xbcd40c280_0;
    %load/vec4a v0xbcd40c1e0, 4;
    %ix/getv/s 3, v0xbcd40c640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xbcd40c140, 0, 4;
    %load/vec4 v0xbcd40c280_0;
    %addi 1, 0, 32;
    %assign/vec4 v0xbcd40c280_0, 0;
    %load/vec4 v0xbcd40c640_0;
    %load/vec4 v0xbcd40c820_0;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0xbcd40ca00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xbcd40c500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x10109a1d0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0xbcd40c640_0;
    %addi 1, 0, 32;
    %assign/vec4 v0xbcd40c640_0, 0;
T_2.15 ;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x10109a310_0;
    %load/vec4 v0x10109a1d0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_2.16, 5;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0xbcd40ca00_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xbcd40c3c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xbcd40c960_0, 0;
    %pushi/vec4 9999, 0, 32;
    %assign/vec4 v0xbcd40c320_0, 0;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v0xbcd40c500_0;
    %store/vec4 v0xbcd40c000_0, 0, 32;
T_2.18 ;
    %load/vec4 v0xbcd40c000_0;
    %load/vec4 v0xbcd40c820_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_2.20, 5;
    %ix/getv/s 4, v0xbcd40c000_0;
    %load/vec4a v0xbcd40c140, 4;
    %load/vec4 v0x10109a1d0_0;
    %part/s 1;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.20;
    %flag_set/vec4 8;
    %jmp/0xz T_2.19, 8;
    %load/vec4 v0xbcd40c000_0;
    %addi 1, 0, 32;
    %store/vec4 v0xbcd40c000_0, 0, 32;
    %jmp T_2.18;
T_2.19 ;
    %load/vec4 v0xbcd40c000_0;
    %load/vec4 v0xbcd40c820_0;
    %cmp/s;
    %jmp/0xz  T_2.21, 5;
    %load/vec4 v0xbcd40c000_0;
    %load/vec4 v0xbcd40c500_0;
    %cmp/ne;
    %jmp/0xz  T_2.23, 4;
    %ix/getv/s 4, v0xbcd40c000_0;
    %load/vec4a v0xbcd40c140, 4;
    %ix/getv/s 3, v0xbcd40c500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xbcd40c140, 0, 4;
    %ix/getv/s 4, v0xbcd40c500_0;
    %load/vec4a v0xbcd40c140, 4;
    %ix/getv/s 3, v0xbcd40c000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xbcd40c140, 0, 4;
    %jmp T_2.24;
T_2.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xbcd40c640_0, 0, 32;
T_2.25 ;
    %load/vec4 v0xbcd40c640_0;
    %load/vec4 v0xbcd40c820_0;
    %cmp/s;
    %jmp/0xz T_2.26, 5;
    %load/vec4 v0xbcd40c640_0;
    %load/vec4 v0xbcd40c500_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_2.29, 4;
    %ix/getv/s 4, v0xbcd40c640_0;
    %load/vec4a v0xbcd40c140, 4;
    %load/vec4 v0x10109a1d0_0;
    %part/s 1;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.27, 8;
    %ix/getv/s 4, v0xbcd40c640_0;
    %load/vec4a v0xbcd40c140, 4;
    %ix/getv/s 4, v0xbcd40c500_0;
    %load/vec4a v0xbcd40c140, 4;
    %xor;
    %ix/getv/s 3, v0xbcd40c640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xbcd40c140, 0, 4;
T_2.27 ;
    %load/vec4 v0xbcd40c640_0;
    %addi 1, 0, 32;
    %store/vec4 v0xbcd40c640_0, 0, 32;
    %jmp T_2.25;
T_2.26 ;
    %load/vec4 v0x10109a1d0_0;
    %ix/getv/s 3, v0xbcd40c500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xbcd40c460, 0, 4;
    %load/vec4 v0xbcd40c500_0;
    %addi 1, 0, 32;
    %assign/vec4 v0xbcd40c500_0, 0;
    %load/vec4 v0x10109a1d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x10109a1d0_0, 0;
T_2.24 ;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x10109a1d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x10109a1d0_0, 0;
T_2.22 ;
T_2.17 ;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0xbcd40c960_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.30, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xbcd40c3c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xbcd40c000_0, 0, 32;
T_2.32 ;
    %load/vec4 v0xbcd40c000_0;
    %load/vec4 v0x10109a310_0;
    %cmp/s;
    %jmp/0xz T_2.33, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10109a4f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xbcd40c640_0, 0, 32;
T_2.34 ;
    %load/vec4 v0xbcd40c640_0;
    %load/vec4 v0xbcd40c500_0;
    %cmp/s;
    %jmp/0xz T_2.35, 5;
    %ix/getv/s 4, v0xbcd40c640_0;
    %load/vec4a v0xbcd40c460, 4;
    %load/vec4 v0xbcd40c000_0;
    %cmp/e;
    %jmp/0xz  T_2.36, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x10109a4f0_0, 0, 32;
T_2.36 ;
    %load/vec4 v0xbcd40c640_0;
    %addi 1, 0, 32;
    %store/vec4 v0xbcd40c640_0, 0, 32;
    %jmp T_2.34;
T_2.35 ;
    %load/vec4 v0x10109a4f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.38, 4;
    %load/vec4 v0xbcd40c000_0;
    %ix/getv/s 4, v0xbcd40c3c0_0;
    %store/vec4a v0x10109a450, 4, 0;
    %load/vec4 v0xbcd40c3c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xbcd40c3c0_0, 0, 32;
T_2.38 ;
    %load/vec4 v0xbcd40c000_0;
    %addi 1, 0, 32;
    %store/vec4 v0xbcd40c000_0, 0, 32;
    %jmp T_2.32;
T_2.33 ;
    %pushi/vec4 9999, 0, 32;
    %assign/vec4 v0xbcd40c320_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0xbcd40c960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x10109a590_0, 0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0xbcd40c3c0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0xbcd40caa0_0, 0, 32;
    %jmp T_2.31;
T_2.30 ;
    %load/vec4 v0xbcd40c960_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.40, 4;
    %load/vec4 v0xbcd40caa0_0;
    %load/vec4 v0x10109a590_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_2.42, 5;
    %load/vec4 v0xbcd40cb40_0;
    %load/vec4 v0xbcd40c320_0;
    %pad/u 64;
    %add;
    %assign/vec4 v0xbcd40cb40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xbcd40ca00_0, 0;
    %jmp T_2.43;
T_2.42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10109a130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xbcd40c000_0, 0, 32;
T_2.44 ;
    %load/vec4 v0xbcd40c000_0;
    %load/vec4 v0xbcd40c3c0_0;
    %cmp/s;
    %jmp/0xz T_2.45, 5;
    %load/vec4 v0x10109a590_0;
    %load/vec4 v0xbcd40c000_0;
    %ix/vec4 4;
    %shiftr 4;
    %pushi/vec4 1, 0, 32;
    %and;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.46, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 5, v0xbcd40c000_0;
    %load/vec4a v0x10109a450, 5;
    %ix/vec4/s 4;
    %store/vec4 v0x10109a130_0, 4, 1;
T_2.46 ;
    %load/vec4 v0xbcd40c000_0;
    %addi 1, 0, 32;
    %store/vec4 v0xbcd40c000_0, 0, 32;
    %jmp T_2.44;
T_2.45 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xbcd40c5a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xbcd40c640_0, 0, 32;
T_2.48 ;
    %load/vec4 v0xbcd40c640_0;
    %load/vec4 v0xbcd40c500_0;
    %cmp/s;
    %jmp/0xz T_2.49, 5;
    %ix/getv/s 4, v0xbcd40c640_0;
    %load/vec4a v0xbcd40c140, 4;
    %load/vec4 v0x10109a310_0;
    %part/s 1;
    %pad/u 32;
    %store/vec4 v0xbcd40c780_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xbcd40c6e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xbcd40c000_0, 0, 32;
T_2.50 ;
    %load/vec4 v0xbcd40c000_0;
    %load/vec4 v0xbcd40c3c0_0;
    %cmp/s;
    %jmp/0xz T_2.51, 5;
    %ix/getv/s 4, v0xbcd40c640_0;
    %load/vec4a v0xbcd40c140, 4;
    %ix/getv/s 4, v0xbcd40c000_0;
    %load/vec4a v0x10109a450, 4;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.52, 8;
    %load/vec4 v0xbcd40c6e0_0;
    %load/vec4 v0x10109a130_0;
    %ix/getv/s 4, v0xbcd40c000_0;
    %load/vec4a v0x10109a450, 4;
    %part/s 1;
    %pad/u 32;
    %xor;
    %store/vec4 v0xbcd40c6e0_0, 0, 32;
T_2.52 ;
    %load/vec4 v0xbcd40c000_0;
    %addi 1, 0, 32;
    %store/vec4 v0xbcd40c000_0, 0, 32;
    %jmp T_2.50;
T_2.51 ;
    %load/vec4 v0xbcd40c780_0;
    %load/vec4 v0xbcd40c6e0_0;
    %xor;
    %store/vec4 v0xbcd40c0a0_0, 0, 32;
    %load/vec4 v0xbcd40c0a0_0;
    %pad/s 1;
    %ix/getv/s 5, v0xbcd40c640_0;
    %load/vec4a v0xbcd40c460, 5;
    %ix/vec4/s 4;
    %store/vec4 v0x10109a130_0, 4, 1;
    %load/vec4 v0xbcd40c640_0;
    %addi 1, 0, 32;
    %store/vec4 v0xbcd40c640_0, 0, 32;
    %jmp T_2.48;
T_2.49 ;
    %load/vec4 v0xbcd40c500_0;
    %store/vec4 v0xbcd40c640_0, 0, 32;
T_2.54 ;
    %load/vec4 v0xbcd40c640_0;
    %load/vec4 v0xbcd40c820_0;
    %cmp/s;
    %jmp/0xz T_2.55, 5;
    %ix/getv/s 4, v0xbcd40c640_0;
    %load/vec4a v0xbcd40c140, 4;
    %load/vec4 v0x10109a310_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.56, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xbcd40c5a0_0, 0, 32;
T_2.56 ;
    %load/vec4 v0xbcd40c640_0;
    %addi 1, 0, 32;
    %store/vec4 v0xbcd40c640_0, 0, 32;
    %jmp T_2.54;
T_2.55 ;
    %load/vec4 v0xbcd40c5a0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.58, 4;
    %load/vec4 v0x10109a130_0;
    %store/vec4 v0x101099550_0, 0, 32;
    %callf/vec4 TD_tb.uut.popcount, S_0x10108c3a0;
    %store/vec4 v0xbcd40cbe0_0, 0, 32;
    %load/vec4 v0xbcd40cbe0_0;
    %load/vec4 v0xbcd40c320_0;
    %cmp/s;
    %jmp/0xz  T_2.60, 5;
    %load/vec4 v0xbcd40cbe0_0;
    %assign/vec4 v0xbcd40c320_0, 0;
T_2.60 ;
T_2.58 ;
    %load/vec4 v0x10109a590_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x10109a590_0, 0;
T_2.43 ;
T_2.40 ;
T_2.31 ;
    %jmp T_2.7;
T_2.6 ;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x101094a60;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbcd40cc80_0, 0, 1;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v0xbcd40cc80_0;
    %inv;
    %store/vec4 v0xbcd40cc80_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x101094a60;
T_4 ;
    %vpi_call 2 23 "$dumpfile", "build/wave.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x101094a60 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbcd40cdc0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbcd40cdc0_0, 0, 1;
T_4.0 ;
    %load/vec4 v0xbcd40cd20_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.1, 6;
    %wait E_0xbccc45580;
    %jmp T_4.0;
T_4.1 ;
    %delay 100000, 0;
    %vpi_call 2 33 "$display", "--------------------------------" {0 0 0};
    %vpi_call 2 34 "$display", "Simulation Done." {0 0 0};
    %vpi_call 2 35 "$display", "Total Presses: %d", v0xbcd40ce60_0 {0 0 0};
    %vpi_call 2 36 "$display", "--------------------------------" {0 0 0};
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x101094a60;
T_5 ;
    %delay 1410065408, 2;
    %vpi_call 2 43 "$display", "Timeout!" {0 0 0};
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sim/tb.v";
    "src/solution.v";
