#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xc004f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xc00680 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xbf22d0 .functor NOT 1, L_0xc56ce0, C4<0>, C4<0>, C4<0>;
L_0xc56ac0 .functor XOR 2, L_0xc56960, L_0xc56a20, C4<00>, C4<00>;
L_0xc56bd0 .functor XOR 2, L_0xc56ac0, L_0xc56b30, C4<00>, C4<00>;
v0xc50120_0 .net *"_ivl_10", 1 0, L_0xc56b30;  1 drivers
v0xc50220_0 .net *"_ivl_12", 1 0, L_0xc56bd0;  1 drivers
v0xc50300_0 .net *"_ivl_2", 1 0, L_0xc53490;  1 drivers
v0xc503c0_0 .net *"_ivl_4", 1 0, L_0xc56960;  1 drivers
v0xc504a0_0 .net *"_ivl_6", 1 0, L_0xc56a20;  1 drivers
v0xc505d0_0 .net *"_ivl_8", 1 0, L_0xc56ac0;  1 drivers
v0xc506b0_0 .net "a", 0 0, v0xc4bf10_0;  1 drivers
v0xc50750_0 .net "b", 0 0, v0xc4bfb0_0;  1 drivers
v0xc507f0_0 .net "c", 0 0, v0xc4c050_0;  1 drivers
v0xc50890_0 .var "clk", 0 0;
v0xc50930_0 .net "d", 0 0, v0xc4c190_0;  1 drivers
v0xc509d0_0 .net "out_pos_dut", 0 0, L_0xc56800;  1 drivers
v0xc50a70_0 .net "out_pos_ref", 0 0, L_0xc51fa0;  1 drivers
v0xc50b10_0 .net "out_sop_dut", 0 0, L_0xc53a60;  1 drivers
v0xc50bb0_0 .net "out_sop_ref", 0 0, L_0xc266c0;  1 drivers
v0xc50c50_0 .var/2u "stats1", 223 0;
v0xc50cf0_0 .var/2u "strobe", 0 0;
v0xc50d90_0 .net "tb_match", 0 0, L_0xc56ce0;  1 drivers
v0xc50e60_0 .net "tb_mismatch", 0 0, L_0xbf22d0;  1 drivers
v0xc50f00_0 .net "wavedrom_enable", 0 0, v0xc4c460_0;  1 drivers
v0xc50fd0_0 .net "wavedrom_title", 511 0, v0xc4c500_0;  1 drivers
L_0xc53490 .concat [ 1 1 0 0], L_0xc51fa0, L_0xc266c0;
L_0xc56960 .concat [ 1 1 0 0], L_0xc51fa0, L_0xc266c0;
L_0xc56a20 .concat [ 1 1 0 0], L_0xc56800, L_0xc53a60;
L_0xc56b30 .concat [ 1 1 0 0], L_0xc51fa0, L_0xc266c0;
L_0xc56ce0 .cmp/eeq 2, L_0xc53490, L_0xc56bd0;
S_0xc00810 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xc00680;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xbf26b0 .functor AND 1, v0xc4c050_0, v0xc4c190_0, C4<1>, C4<1>;
L_0xbf2a90 .functor NOT 1, v0xc4bf10_0, C4<0>, C4<0>, C4<0>;
L_0xbf2e70 .functor NOT 1, v0xc4bfb0_0, C4<0>, C4<0>, C4<0>;
L_0xbf30f0 .functor AND 1, L_0xbf2a90, L_0xbf2e70, C4<1>, C4<1>;
L_0xc0b080 .functor AND 1, L_0xbf30f0, v0xc4c050_0, C4<1>, C4<1>;
L_0xc266c0 .functor OR 1, L_0xbf26b0, L_0xc0b080, C4<0>, C4<0>;
L_0xc51420 .functor NOT 1, v0xc4bfb0_0, C4<0>, C4<0>, C4<0>;
L_0xc51490 .functor OR 1, L_0xc51420, v0xc4c190_0, C4<0>, C4<0>;
L_0xc515a0 .functor AND 1, v0xc4c050_0, L_0xc51490, C4<1>, C4<1>;
L_0xc51660 .functor NOT 1, v0xc4bf10_0, C4<0>, C4<0>, C4<0>;
L_0xc51730 .functor OR 1, L_0xc51660, v0xc4bfb0_0, C4<0>, C4<0>;
L_0xc517a0 .functor AND 1, L_0xc515a0, L_0xc51730, C4<1>, C4<1>;
L_0xc51920 .functor NOT 1, v0xc4bfb0_0, C4<0>, C4<0>, C4<0>;
L_0xc51990 .functor OR 1, L_0xc51920, v0xc4c190_0, C4<0>, C4<0>;
L_0xc518b0 .functor AND 1, v0xc4c050_0, L_0xc51990, C4<1>, C4<1>;
L_0xc51b20 .functor NOT 1, v0xc4bf10_0, C4<0>, C4<0>, C4<0>;
L_0xc51c20 .functor OR 1, L_0xc51b20, v0xc4c190_0, C4<0>, C4<0>;
L_0xc51ce0 .functor AND 1, L_0xc518b0, L_0xc51c20, C4<1>, C4<1>;
L_0xc51e90 .functor XNOR 1, L_0xc517a0, L_0xc51ce0, C4<0>, C4<0>;
v0xbf1c00_0 .net *"_ivl_0", 0 0, L_0xbf26b0;  1 drivers
v0xbf2000_0 .net *"_ivl_12", 0 0, L_0xc51420;  1 drivers
v0xbf23e0_0 .net *"_ivl_14", 0 0, L_0xc51490;  1 drivers
v0xbf27c0_0 .net *"_ivl_16", 0 0, L_0xc515a0;  1 drivers
v0xbf2ba0_0 .net *"_ivl_18", 0 0, L_0xc51660;  1 drivers
v0xbf2f80_0 .net *"_ivl_2", 0 0, L_0xbf2a90;  1 drivers
v0xbf3200_0 .net *"_ivl_20", 0 0, L_0xc51730;  1 drivers
v0xc4a480_0 .net *"_ivl_24", 0 0, L_0xc51920;  1 drivers
v0xc4a560_0 .net *"_ivl_26", 0 0, L_0xc51990;  1 drivers
v0xc4a640_0 .net *"_ivl_28", 0 0, L_0xc518b0;  1 drivers
v0xc4a720_0 .net *"_ivl_30", 0 0, L_0xc51b20;  1 drivers
v0xc4a800_0 .net *"_ivl_32", 0 0, L_0xc51c20;  1 drivers
v0xc4a8e0_0 .net *"_ivl_36", 0 0, L_0xc51e90;  1 drivers
L_0x7f710278c018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xc4a9a0_0 .net *"_ivl_38", 0 0, L_0x7f710278c018;  1 drivers
v0xc4aa80_0 .net *"_ivl_4", 0 0, L_0xbf2e70;  1 drivers
v0xc4ab60_0 .net *"_ivl_6", 0 0, L_0xbf30f0;  1 drivers
v0xc4ac40_0 .net *"_ivl_8", 0 0, L_0xc0b080;  1 drivers
v0xc4ad20_0 .net "a", 0 0, v0xc4bf10_0;  alias, 1 drivers
v0xc4ade0_0 .net "b", 0 0, v0xc4bfb0_0;  alias, 1 drivers
v0xc4aea0_0 .net "c", 0 0, v0xc4c050_0;  alias, 1 drivers
v0xc4af60_0 .net "d", 0 0, v0xc4c190_0;  alias, 1 drivers
v0xc4b020_0 .net "out_pos", 0 0, L_0xc51fa0;  alias, 1 drivers
v0xc4b0e0_0 .net "out_sop", 0 0, L_0xc266c0;  alias, 1 drivers
v0xc4b1a0_0 .net "pos0", 0 0, L_0xc517a0;  1 drivers
v0xc4b260_0 .net "pos1", 0 0, L_0xc51ce0;  1 drivers
L_0xc51fa0 .functor MUXZ 1, L_0x7f710278c018, L_0xc517a0, L_0xc51e90, C4<>;
S_0xc4b3e0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xc00680;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xc4bf10_0 .var "a", 0 0;
v0xc4bfb0_0 .var "b", 0 0;
v0xc4c050_0 .var "c", 0 0;
v0xc4c0f0_0 .net "clk", 0 0, v0xc50890_0;  1 drivers
v0xc4c190_0 .var "d", 0 0;
v0xc4c280_0 .var/2u "fail", 0 0;
v0xc4c320_0 .var/2u "fail1", 0 0;
v0xc4c3c0_0 .net "tb_match", 0 0, L_0xc56ce0;  alias, 1 drivers
v0xc4c460_0 .var "wavedrom_enable", 0 0;
v0xc4c500_0 .var "wavedrom_title", 511 0;
E_0xbfee60/0 .event negedge, v0xc4c0f0_0;
E_0xbfee60/1 .event posedge, v0xc4c0f0_0;
E_0xbfee60 .event/or E_0xbfee60/0, E_0xbfee60/1;
S_0xc4b710 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xc4b3e0;
 .timescale -12 -12;
v0xc4b950_0 .var/2s "i", 31 0;
E_0xbfed00 .event posedge, v0xc4c0f0_0;
S_0xc4ba50 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xc4b3e0;
 .timescale -12 -12;
v0xc4bc50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xc4bd30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xc4b3e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xc4c6e0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xc00680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xc52150 .functor NOT 1, v0xc4bf10_0, C4<0>, C4<0>, C4<0>;
L_0xc521e0 .functor NOT 1, v0xc4bfb0_0, C4<0>, C4<0>, C4<0>;
L_0xc52380 .functor AND 1, L_0xc52150, L_0xc521e0, C4<1>, C4<1>;
L_0xc52490 .functor NOT 1, v0xc4c050_0, C4<0>, C4<0>, C4<0>;
L_0xc52640 .functor AND 1, L_0xc52380, L_0xc52490, C4<1>, C4<1>;
L_0xc52750 .functor NOT 1, v0xc4c190_0, C4<0>, C4<0>, C4<0>;
L_0xc52910 .functor AND 1, L_0xc52640, L_0xc52750, C4<1>, C4<1>;
L_0xc52a20 .functor NOT 1, v0xc4bf10_0, C4<0>, C4<0>, C4<0>;
L_0xc52bf0 .functor NOT 1, v0xc4bfb0_0, C4<0>, C4<0>, C4<0>;
L_0xc52c60 .functor AND 1, L_0xc52a20, L_0xc52bf0, C4<1>, C4<1>;
L_0xc52dd0 .functor NOT 1, v0xc4c050_0, C4<0>, C4<0>, C4<0>;
L_0xc52e40 .functor AND 1, L_0xc52c60, L_0xc52dd0, C4<1>, C4<1>;
L_0xc52f70 .functor AND 1, L_0xc52e40, v0xc4c190_0, C4<1>, C4<1>;
L_0xc53030 .functor OR 1, L_0xc52910, L_0xc52f70, C4<0>, C4<0>;
L_0xc52f00 .functor NOT 1, v0xc4bf10_0, C4<0>, C4<0>, C4<0>;
L_0xc531c0 .functor NOT 1, v0xc4bfb0_0, C4<0>, C4<0>, C4<0>;
L_0xc532c0 .functor AND 1, L_0xc52f00, L_0xc531c0, C4<1>, C4<1>;
L_0xc533d0 .functor AND 1, L_0xc532c0, v0xc4c050_0, C4<1>, C4<1>;
L_0xc53530 .functor AND 1, L_0xc533d0, v0xc4c190_0, C4<1>, C4<1>;
L_0xc535f0 .functor OR 1, L_0xc53030, L_0xc53530, C4<0>, C4<0>;
L_0xc537b0 .functor AND 1, v0xc4bf10_0, v0xc4bfb0_0, C4<1>, C4<1>;
L_0xc53820 .functor AND 1, L_0xc537b0, v0xc4c050_0, C4<1>, C4<1>;
L_0xc539a0 .functor AND 1, L_0xc53820, v0xc4c190_0, C4<1>, C4<1>;
L_0xc53a60 .functor OR 1, L_0xc535f0, L_0xc539a0, C4<0>, C4<0>;
L_0xc53c90 .functor OR 1, v0xc4bf10_0, v0xc4bfb0_0, C4<0>, C4<0>;
L_0xc53d00 .functor OR 1, L_0xc53c90, v0xc4c050_0, C4<0>, C4<0>;
L_0xc53ea0 .functor OR 1, L_0xc53d00, v0xc4c190_0, C4<0>, C4<0>;
L_0xc53f60 .functor OR 1, v0xc4bf10_0, v0xc4bfb0_0, C4<0>, C4<0>;
L_0xc540c0 .functor NOT 1, v0xc4c050_0, C4<0>, C4<0>, C4<0>;
L_0xc54130 .functor OR 1, L_0xc53f60, L_0xc540c0, C4<0>, C4<0>;
L_0xc54340 .functor NOT 1, v0xc4c190_0, C4<0>, C4<0>, C4<0>;
L_0xc543b0 .functor OR 1, L_0xc54130, L_0xc54340, C4<0>, C4<0>;
L_0xc545d0 .functor AND 1, L_0xc53ea0, L_0xc543b0, C4<1>, C4<1>;
L_0xc546e0 .functor NOT 1, v0xc4bfb0_0, C4<0>, C4<0>, C4<0>;
L_0xc54870 .functor OR 1, v0xc4bf10_0, L_0xc546e0, C4<0>, C4<0>;
L_0xc54930 .functor OR 1, L_0xc54870, v0xc4c050_0, C4<0>, C4<0>;
L_0xc54b20 .functor NOT 1, v0xc4c190_0, C4<0>, C4<0>, C4<0>;
L_0xc54b90 .functor OR 1, L_0xc54930, L_0xc54b20, C4<0>, C4<0>;
L_0xc549f0 .functor AND 1, L_0xc545d0, L_0xc54b90, C4<1>, C4<1>;
L_0xc54de0 .functor NOT 1, v0xc4bfb0_0, C4<0>, C4<0>, C4<0>;
L_0xc54fa0 .functor OR 1, v0xc4bf10_0, L_0xc54de0, C4<0>, C4<0>;
L_0xc55060 .functor NOT 1, v0xc4c050_0, C4<0>, C4<0>, C4<0>;
L_0xc55230 .functor OR 1, L_0xc54fa0, L_0xc55060, C4<0>, C4<0>;
L_0xc55340 .functor OR 1, L_0xc55230, v0xc4c190_0, C4<0>, C4<0>;
L_0xc55570 .functor AND 1, L_0xc549f0, L_0xc55340, C4<1>, C4<1>;
L_0xc55680 .functor NOT 1, v0xc4bf10_0, C4<0>, C4<0>, C4<0>;
L_0xc55870 .functor NOT 1, v0xc4bfb0_0, C4<0>, C4<0>, C4<0>;
L_0xc55af0 .functor OR 1, L_0xc55680, L_0xc55870, C4<0>, C4<0>;
L_0xc55d90 .functor NOT 1, v0xc4c050_0, C4<0>, C4<0>, C4<0>;
L_0xc56010 .functor OR 1, L_0xc55af0, L_0xc55d90, C4<0>, C4<0>;
L_0xc562c0 .functor NOT 1, v0xc4c190_0, C4<0>, C4<0>, C4<0>;
L_0xc56540 .functor OR 1, L_0xc56010, L_0xc562c0, C4<0>, C4<0>;
L_0xc56800 .functor AND 1, L_0xc55570, L_0xc56540, C4<1>, C4<1>;
v0xc4c8a0_0 .net *"_ivl_0", 0 0, L_0xc52150;  1 drivers
v0xc4c980_0 .net *"_ivl_10", 0 0, L_0xc52750;  1 drivers
v0xc4ca60_0 .net *"_ivl_100", 0 0, L_0xc562c0;  1 drivers
v0xc4cb50_0 .net *"_ivl_102", 0 0, L_0xc56540;  1 drivers
v0xc4cc30_0 .net *"_ivl_12", 0 0, L_0xc52910;  1 drivers
v0xc4cd60_0 .net *"_ivl_14", 0 0, L_0xc52a20;  1 drivers
v0xc4ce40_0 .net *"_ivl_16", 0 0, L_0xc52bf0;  1 drivers
v0xc4cf20_0 .net *"_ivl_18", 0 0, L_0xc52c60;  1 drivers
v0xc4d000_0 .net *"_ivl_2", 0 0, L_0xc521e0;  1 drivers
v0xc4d170_0 .net *"_ivl_20", 0 0, L_0xc52dd0;  1 drivers
v0xc4d250_0 .net *"_ivl_22", 0 0, L_0xc52e40;  1 drivers
v0xc4d330_0 .net *"_ivl_24", 0 0, L_0xc52f70;  1 drivers
v0xc4d410_0 .net *"_ivl_26", 0 0, L_0xc53030;  1 drivers
v0xc4d4f0_0 .net *"_ivl_28", 0 0, L_0xc52f00;  1 drivers
v0xc4d5d0_0 .net *"_ivl_30", 0 0, L_0xc531c0;  1 drivers
v0xc4d6b0_0 .net *"_ivl_32", 0 0, L_0xc532c0;  1 drivers
v0xc4d790_0 .net *"_ivl_34", 0 0, L_0xc533d0;  1 drivers
v0xc4d980_0 .net *"_ivl_36", 0 0, L_0xc53530;  1 drivers
v0xc4da60_0 .net *"_ivl_38", 0 0, L_0xc535f0;  1 drivers
v0xc4db40_0 .net *"_ivl_4", 0 0, L_0xc52380;  1 drivers
v0xc4dc20_0 .net *"_ivl_40", 0 0, L_0xc537b0;  1 drivers
v0xc4dd00_0 .net *"_ivl_42", 0 0, L_0xc53820;  1 drivers
v0xc4dde0_0 .net *"_ivl_44", 0 0, L_0xc539a0;  1 drivers
v0xc4dec0_0 .net *"_ivl_48", 0 0, L_0xc53c90;  1 drivers
v0xc4dfa0_0 .net *"_ivl_50", 0 0, L_0xc53d00;  1 drivers
v0xc4e080_0 .net *"_ivl_52", 0 0, L_0xc53ea0;  1 drivers
v0xc4e160_0 .net *"_ivl_54", 0 0, L_0xc53f60;  1 drivers
v0xc4e240_0 .net *"_ivl_56", 0 0, L_0xc540c0;  1 drivers
v0xc4e320_0 .net *"_ivl_58", 0 0, L_0xc54130;  1 drivers
v0xc4e400_0 .net *"_ivl_6", 0 0, L_0xc52490;  1 drivers
v0xc4e4e0_0 .net *"_ivl_60", 0 0, L_0xc54340;  1 drivers
v0xc4e5c0_0 .net *"_ivl_62", 0 0, L_0xc543b0;  1 drivers
v0xc4e6a0_0 .net *"_ivl_64", 0 0, L_0xc545d0;  1 drivers
v0xc4e990_0 .net *"_ivl_66", 0 0, L_0xc546e0;  1 drivers
v0xc4ea70_0 .net *"_ivl_68", 0 0, L_0xc54870;  1 drivers
v0xc4eb50_0 .net *"_ivl_70", 0 0, L_0xc54930;  1 drivers
v0xc4ec30_0 .net *"_ivl_72", 0 0, L_0xc54b20;  1 drivers
v0xc4ed10_0 .net *"_ivl_74", 0 0, L_0xc54b90;  1 drivers
v0xc4edf0_0 .net *"_ivl_76", 0 0, L_0xc549f0;  1 drivers
v0xc4eed0_0 .net *"_ivl_78", 0 0, L_0xc54de0;  1 drivers
v0xc4efb0_0 .net *"_ivl_8", 0 0, L_0xc52640;  1 drivers
v0xc4f090_0 .net *"_ivl_80", 0 0, L_0xc54fa0;  1 drivers
v0xc4f170_0 .net *"_ivl_82", 0 0, L_0xc55060;  1 drivers
v0xc4f250_0 .net *"_ivl_84", 0 0, L_0xc55230;  1 drivers
v0xc4f330_0 .net *"_ivl_86", 0 0, L_0xc55340;  1 drivers
v0xc4f410_0 .net *"_ivl_88", 0 0, L_0xc55570;  1 drivers
v0xc4f4f0_0 .net *"_ivl_90", 0 0, L_0xc55680;  1 drivers
v0xc4f5d0_0 .net *"_ivl_92", 0 0, L_0xc55870;  1 drivers
v0xc4f6b0_0 .net *"_ivl_94", 0 0, L_0xc55af0;  1 drivers
v0xc4f790_0 .net *"_ivl_96", 0 0, L_0xc55d90;  1 drivers
v0xc4f870_0 .net *"_ivl_98", 0 0, L_0xc56010;  1 drivers
v0xc4f950_0 .net "a", 0 0, v0xc4bf10_0;  alias, 1 drivers
v0xc4f9f0_0 .net "b", 0 0, v0xc4bfb0_0;  alias, 1 drivers
v0xc4fae0_0 .net "c", 0 0, v0xc4c050_0;  alias, 1 drivers
v0xc4fbd0_0 .net "d", 0 0, v0xc4c190_0;  alias, 1 drivers
v0xc4fcc0_0 .net "out_pos", 0 0, L_0xc56800;  alias, 1 drivers
v0xc4fd80_0 .net "out_sop", 0 0, L_0xc53a60;  alias, 1 drivers
S_0xc4ff00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xc00680;
 .timescale -12 -12;
E_0xbe79f0 .event anyedge, v0xc50cf0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xc50cf0_0;
    %nor/r;
    %assign/vec4 v0xc50cf0_0, 0;
    %wait E_0xbe79f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xc4b3e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc4c280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc4c320_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xc4b3e0;
T_4 ;
    %wait E_0xbfee60;
    %load/vec4 v0xc4c3c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc4c280_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xc4b3e0;
T_5 ;
    %wait E_0xbfed00;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc4c190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc4c050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc4bfb0_0, 0;
    %assign/vec4 v0xc4bf10_0, 0;
    %wait E_0xbfed00;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc4c190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc4c050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc4bfb0_0, 0;
    %assign/vec4 v0xc4bf10_0, 0;
    %wait E_0xbfed00;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc4c190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc4c050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc4bfb0_0, 0;
    %assign/vec4 v0xc4bf10_0, 0;
    %wait E_0xbfed00;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc4c190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc4c050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc4bfb0_0, 0;
    %assign/vec4 v0xc4bf10_0, 0;
    %wait E_0xbfed00;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc4c190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc4c050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc4bfb0_0, 0;
    %assign/vec4 v0xc4bf10_0, 0;
    %wait E_0xbfed00;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc4c190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc4c050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc4bfb0_0, 0;
    %assign/vec4 v0xc4bf10_0, 0;
    %wait E_0xbfed00;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc4c190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc4c050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc4bfb0_0, 0;
    %assign/vec4 v0xc4bf10_0, 0;
    %wait E_0xbfed00;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc4c190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc4c050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc4bfb0_0, 0;
    %assign/vec4 v0xc4bf10_0, 0;
    %wait E_0xbfed00;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc4c190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc4c050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc4bfb0_0, 0;
    %assign/vec4 v0xc4bf10_0, 0;
    %wait E_0xbfed00;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc4c190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc4c050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc4bfb0_0, 0;
    %assign/vec4 v0xc4bf10_0, 0;
    %wait E_0xbfed00;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc4c190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc4c050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc4bfb0_0, 0;
    %assign/vec4 v0xc4bf10_0, 0;
    %wait E_0xbfed00;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc4c190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc4c050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc4bfb0_0, 0;
    %assign/vec4 v0xc4bf10_0, 0;
    %wait E_0xbfed00;
    %load/vec4 v0xc4c280_0;
    %store/vec4 v0xc4c320_0, 0, 1;
    %fork t_1, S_0xc4b710;
    %jmp t_0;
    .scope S_0xc4b710;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc4b950_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xc4b950_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xbfed00;
    %load/vec4 v0xc4b950_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xc4c190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc4c050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc4bfb0_0, 0;
    %assign/vec4 v0xc4bf10_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc4b950_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xc4b950_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xc4b3e0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xbfee60;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xc4c190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc4c050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc4bfb0_0, 0;
    %assign/vec4 v0xc4bf10_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xc4c280_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xc4c320_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xc00680;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc50890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc50cf0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xc00680;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xc50890_0;
    %inv;
    %store/vec4 v0xc50890_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xc00680;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xc4c0f0_0, v0xc50e60_0, v0xc506b0_0, v0xc50750_0, v0xc507f0_0, v0xc50930_0, v0xc50bb0_0, v0xc50b10_0, v0xc50a70_0, v0xc509d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xc00680;
T_9 ;
    %load/vec4 v0xc50c50_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xc50c50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xc50c50_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xc50c50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xc50c50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xc50c50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xc50c50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xc50c50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xc50c50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xc50c50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xc00680;
T_10 ;
    %wait E_0xbfee60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc50c50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc50c50_0, 4, 32;
    %load/vec4 v0xc50d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xc50c50_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc50c50_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc50c50_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc50c50_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xc50bb0_0;
    %load/vec4 v0xc50bb0_0;
    %load/vec4 v0xc50b10_0;
    %xor;
    %load/vec4 v0xc50bb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xc50c50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc50c50_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xc50c50_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc50c50_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xc50a70_0;
    %load/vec4 v0xc50a70_0;
    %load/vec4 v0xc509d0_0;
    %xor;
    %load/vec4 v0xc50a70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xc50c50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc50c50_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xc50c50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc50c50_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/ece241_2013_q2/iter2/response1/top_module.sv";
