\section{C\+R\+Y\+P\+\_\+\+Type\+Def Struct Reference}
\label{structCRYP__TypeDef}\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}


Crypto Processor.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ SR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ DR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ D\+O\+UT}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ D\+M\+A\+CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ I\+M\+S\+CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ R\+I\+SR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ M\+I\+SR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ K0\+LR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ K0\+RR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ K1\+LR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ K1\+RR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ K2\+LR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ K2\+RR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ K3\+LR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ K3\+RR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ I\+V0\+LR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ I\+V0\+RR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ I\+V1\+LR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ I\+V1\+RR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Crypto Processor. 

Definition at line \textbf{ 952} of file \textbf{ stm32f4xx.\+h}.



\subsection{Member Data Documentation}
\mbox{\label{structCRYP__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t CR}

C\+R\+YP control register, Address offset\+: 0x00 

Definition at line \textbf{ 954} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCRYP__TypeDef_a082219a924d748e9c6092582aec06226}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!D\+M\+A\+CR@{D\+M\+A\+CR}}
\index{D\+M\+A\+CR@{D\+M\+A\+CR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{D\+M\+A\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t D\+M\+A\+CR}

C\+R\+YP D\+MA control register, Address offset\+: 0x10 

Definition at line \textbf{ 958} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCRYP__TypeDef_ab8ba768d1dac54a845084bd07f4ef2b9}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!D\+O\+UT@{D\+O\+UT}}
\index{D\+O\+UT@{D\+O\+UT}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{D\+O\+UT}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t D\+O\+UT}

C\+R\+YP data output register, Address offset\+: 0x0C 

Definition at line \textbf{ 957} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCRYP__TypeDef_a3df0d8dfcd1ec958659ffe21eb64fa94}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{DR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t DR}

C\+R\+YP data input register, Address offset\+: 0x08 

Definition at line \textbf{ 956} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCRYP__TypeDef_adcdd7c23a99f81c21dae2e9f989632e1}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!I\+M\+S\+CR@{I\+M\+S\+CR}}
\index{I\+M\+S\+CR@{I\+M\+S\+CR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{I\+M\+S\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t I\+M\+S\+CR}

C\+R\+YP interrupt mask set/clear register, Address offset\+: 0x14 

Definition at line \textbf{ 959} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCRYP__TypeDef_ab1efba4cdf22c525fce804375961d567}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!I\+V0\+LR@{I\+V0\+LR}}
\index{I\+V0\+LR@{I\+V0\+LR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{I\+V0\+LR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t I\+V0\+LR}

C\+R\+YP initialization vector left-\/word register 0, Address offset\+: 0x40 

Definition at line \textbf{ 970} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCRYP__TypeDef_aeb1990f7c28e815a4962db3a861937bb}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!I\+V0\+RR@{I\+V0\+RR}}
\index{I\+V0\+RR@{I\+V0\+RR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{I\+V0\+RR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t I\+V0\+RR}

C\+R\+YP initialization vector right-\/word register 0, Address offset\+: 0x44 

Definition at line \textbf{ 971} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCRYP__TypeDef_aad2f43335b25a0065f3d327364610cbd}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!I\+V1\+LR@{I\+V1\+LR}}
\index{I\+V1\+LR@{I\+V1\+LR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{I\+V1\+LR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t I\+V1\+LR}

C\+R\+YP initialization vector left-\/word register 1, Address offset\+: 0x48 

Definition at line \textbf{ 972} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCRYP__TypeDef_a38a9f05c03174023fc6ac951c04eaeff}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!I\+V1\+RR@{I\+V1\+RR}}
\index{I\+V1\+RR@{I\+V1\+RR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{I\+V1\+RR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t I\+V1\+RR}

C\+R\+YP initialization vector right-\/word register 1, Address offset\+: 0x4C 

Definition at line \textbf{ 973} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCRYP__TypeDef_a3ca109e86323625e5f56f92f999c3b05}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!K0\+LR@{K0\+LR}}
\index{K0\+LR@{K0\+LR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{K0\+LR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t K0\+LR}

C\+R\+YP key left register 0, Address offset\+: 0x20 

Definition at line \textbf{ 962} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCRYP__TypeDef_ae6d97d339f0091d4a105001ea59086ae}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!K0\+RR@{K0\+RR}}
\index{K0\+RR@{K0\+RR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{K0\+RR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t K0\+RR}

C\+R\+YP key right register 0, Address offset\+: 0x24 

Definition at line \textbf{ 963} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCRYP__TypeDef_a948ff2e2e97978287411fe725dd70a7f}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!K1\+LR@{K1\+LR}}
\index{K1\+LR@{K1\+LR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{K1\+LR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t K1\+LR}

C\+R\+YP key left register 1, Address offset\+: 0x28 

Definition at line \textbf{ 964} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCRYP__TypeDef_a7554383cff84540eb260a3fdf55cb934}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!K1\+RR@{K1\+RR}}
\index{K1\+RR@{K1\+RR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{K1\+RR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t K1\+RR}

C\+R\+YP key right register 1, Address offset\+: 0x2C 

Definition at line \textbf{ 965} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCRYP__TypeDef_a32210fb9ecbb0b4bd127e688f3f79802}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!K2\+LR@{K2\+LR}}
\index{K2\+LR@{K2\+LR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{K2\+LR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t K2\+LR}

C\+R\+YP key left register 2, Address offset\+: 0x30 

Definition at line \textbf{ 966} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCRYP__TypeDef_a41a0448734e8ccbdd6fba98284815c6f}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!K2\+RR@{K2\+RR}}
\index{K2\+RR@{K2\+RR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{K2\+RR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t K2\+RR}

C\+R\+YP key right register 2, Address offset\+: 0x34 

Definition at line \textbf{ 967} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCRYP__TypeDef_a516c328fcb53ec754384e584caf890f5}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!K3\+LR@{K3\+LR}}
\index{K3\+LR@{K3\+LR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{K3\+LR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t K3\+LR}

C\+R\+YP key left register 3, Address offset\+: 0x38 

Definition at line \textbf{ 968} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCRYP__TypeDef_a8fe249258f1733ec155c3893375c7a21}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!K3\+RR@{K3\+RR}}
\index{K3\+RR@{K3\+RR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{K3\+RR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t K3\+RR}

C\+R\+YP key right register 3, Address offset\+: 0x3C 

Definition at line \textbf{ 969} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCRYP__TypeDef_a524e134cec519206cb41d0545e382978}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!M\+I\+SR@{M\+I\+SR}}
\index{M\+I\+SR@{M\+I\+SR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{M\+I\+SR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t M\+I\+SR}

C\+R\+YP masked interrupt status register, Address offset\+: 0x1C 

Definition at line \textbf{ 961} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCRYP__TypeDef_aa196fddf0ba7d6e3ce29bdb04eb38b94}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!R\+I\+SR@{R\+I\+SR}}
\index{R\+I\+SR@{R\+I\+SR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{R\+I\+SR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t R\+I\+SR}

C\+R\+YP raw interrupt status register, Address offset\+: 0x18 

Definition at line \textbf{ 960} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCRYP__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection{SR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t SR}

C\+R\+YP status register, Address offset\+: 0x04 

Definition at line \textbf{ 955} of file \textbf{ stm32f4xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f4xx.\+h}\end{DoxyCompactItemize}
