// Seed: 3637893237
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  reg  id_7;
  reg  id_8;
  always_comb @(posedge 1'b0) begin
    id_7 <= id_8;
  end
endmodule
module module_1 (
    input  wire id_0,
    input  tri0 id_1,
    input  tri  id_2,
    input  wor  id_3,
    output wor  id_4,
    output tri1 id_5
);
  wire id_7;
  module_0(
      id_7, id_7, id_7, id_7, id_7
  );
endmodule
