// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "06/28/2022 03:57:02"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CPU (
	aux_PULL,
	CLOCK_in,
	aux_JMP_signal,
	aux_H1,
	H2,
	aux_A3rd,
	aux_C4th,
	aux_C5th,
	aux_ROM_INST,
	aux_S2_PC,
	aux_T,
	aux_T2NOP,
	aux_T3NOP,
	aux_T3rd,
	aux_T4th,
	aux_T5th,
	W_reg);
output 	aux_PULL;
input 	CLOCK_in;
output 	aux_JMP_signal;
output 	aux_H1;
output 	H2;
output 	[5:0] aux_A3rd;
output 	[5:0] aux_C4th;
output 	[5:0] aux_C5th;
output 	[19:0] aux_ROM_INST;
output 	[15:0] aux_S2_PC;
output 	[6:0] aux_T;
output 	[6:0] aux_T2NOP;
output 	[6:0] aux_T3NOP;
output 	[6:0] aux_T3rd;
output 	[6:0] aux_T4th;
output 	[6:0] aux_T5th;
output 	[15:0] W_reg;

// Design Ports Information
// aux_PULL	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_JMP_signal	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_H1	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// H2	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_A3rd[5]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_A3rd[4]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_A3rd[3]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_A3rd[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_A3rd[1]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_A3rd[0]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_C4th[5]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_C4th[4]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_C4th[3]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_C4th[2]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_C4th[1]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_C4th[0]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_C5th[5]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_C5th[4]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_C5th[3]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_C5th[2]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_C5th[1]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_C5th[0]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_ROM_INST[19]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_ROM_INST[18]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_ROM_INST[17]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_ROM_INST[16]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_ROM_INST[15]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_ROM_INST[14]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_ROM_INST[13]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_ROM_INST[12]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_ROM_INST[11]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_ROM_INST[10]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_ROM_INST[9]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_ROM_INST[8]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_ROM_INST[7]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_ROM_INST[6]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_ROM_INST[5]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_ROM_INST[4]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_ROM_INST[3]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_ROM_INST[2]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_ROM_INST[1]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_ROM_INST[0]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_S2_PC[15]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_S2_PC[14]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_S2_PC[13]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_S2_PC[12]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_S2_PC[11]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_S2_PC[10]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_S2_PC[9]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_S2_PC[8]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_S2_PC[7]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_S2_PC[6]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_S2_PC[5]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_S2_PC[4]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_S2_PC[3]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_S2_PC[2]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_S2_PC[1]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_S2_PC[0]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T[6]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T[5]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T[4]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T[3]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T[2]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T[1]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T[0]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T2NOP[6]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T2NOP[5]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T2NOP[4]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T2NOP[3]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T2NOP[2]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T2NOP[1]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T2NOP[0]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T3NOP[6]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T3NOP[5]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T3NOP[4]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T3NOP[3]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T3NOP[2]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T3NOP[1]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T3NOP[0]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T3rd[6]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T3rd[5]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T3rd[4]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T3rd[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T3rd[2]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T3rd[1]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T3rd[0]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T4th[6]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T4th[5]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T4th[4]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T4th[3]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T4th[2]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T4th[1]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T4th[0]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T5th[6]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T5th[5]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T5th[4]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T5th[3]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T5th[2]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T5th[1]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aux_T5th[0]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_reg[15]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_reg[14]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_reg[13]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_reg[12]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_reg[11]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_reg[10]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_reg[9]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_reg[8]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_reg[7]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_reg[6]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_reg[5]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_reg[4]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_reg[3]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_reg[2]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_reg[1]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_reg[0]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_in	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("IFU_6_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \aux_PULL~output_o ;
wire \aux_JMP_signal~output_o ;
wire \aux_H1~output_o ;
wire \H2~output_o ;
wire \aux_A3rd[5]~output_o ;
wire \aux_A3rd[4]~output_o ;
wire \aux_A3rd[3]~output_o ;
wire \aux_A3rd[2]~output_o ;
wire \aux_A3rd[1]~output_o ;
wire \aux_A3rd[0]~output_o ;
wire \aux_C4th[5]~output_o ;
wire \aux_C4th[4]~output_o ;
wire \aux_C4th[3]~output_o ;
wire \aux_C4th[2]~output_o ;
wire \aux_C4th[1]~output_o ;
wire \aux_C4th[0]~output_o ;
wire \aux_C5th[5]~output_o ;
wire \aux_C5th[4]~output_o ;
wire \aux_C5th[3]~output_o ;
wire \aux_C5th[2]~output_o ;
wire \aux_C5th[1]~output_o ;
wire \aux_C5th[0]~output_o ;
wire \aux_ROM_INST[19]~output_o ;
wire \aux_ROM_INST[18]~output_o ;
wire \aux_ROM_INST[17]~output_o ;
wire \aux_ROM_INST[16]~output_o ;
wire \aux_ROM_INST[15]~output_o ;
wire \aux_ROM_INST[14]~output_o ;
wire \aux_ROM_INST[13]~output_o ;
wire \aux_ROM_INST[12]~output_o ;
wire \aux_ROM_INST[11]~output_o ;
wire \aux_ROM_INST[10]~output_o ;
wire \aux_ROM_INST[9]~output_o ;
wire \aux_ROM_INST[8]~output_o ;
wire \aux_ROM_INST[7]~output_o ;
wire \aux_ROM_INST[6]~output_o ;
wire \aux_ROM_INST[5]~output_o ;
wire \aux_ROM_INST[4]~output_o ;
wire \aux_ROM_INST[3]~output_o ;
wire \aux_ROM_INST[2]~output_o ;
wire \aux_ROM_INST[1]~output_o ;
wire \aux_ROM_INST[0]~output_o ;
wire \aux_S2_PC[15]~output_o ;
wire \aux_S2_PC[14]~output_o ;
wire \aux_S2_PC[13]~output_o ;
wire \aux_S2_PC[12]~output_o ;
wire \aux_S2_PC[11]~output_o ;
wire \aux_S2_PC[10]~output_o ;
wire \aux_S2_PC[9]~output_o ;
wire \aux_S2_PC[8]~output_o ;
wire \aux_S2_PC[7]~output_o ;
wire \aux_S2_PC[6]~output_o ;
wire \aux_S2_PC[5]~output_o ;
wire \aux_S2_PC[4]~output_o ;
wire \aux_S2_PC[3]~output_o ;
wire \aux_S2_PC[2]~output_o ;
wire \aux_S2_PC[1]~output_o ;
wire \aux_S2_PC[0]~output_o ;
wire \aux_T[6]~output_o ;
wire \aux_T[5]~output_o ;
wire \aux_T[4]~output_o ;
wire \aux_T[3]~output_o ;
wire \aux_T[2]~output_o ;
wire \aux_T[1]~output_o ;
wire \aux_T[0]~output_o ;
wire \aux_T2NOP[6]~output_o ;
wire \aux_T2NOP[5]~output_o ;
wire \aux_T2NOP[4]~output_o ;
wire \aux_T2NOP[3]~output_o ;
wire \aux_T2NOP[2]~output_o ;
wire \aux_T2NOP[1]~output_o ;
wire \aux_T2NOP[0]~output_o ;
wire \aux_T3NOP[6]~output_o ;
wire \aux_T3NOP[5]~output_o ;
wire \aux_T3NOP[4]~output_o ;
wire \aux_T3NOP[3]~output_o ;
wire \aux_T3NOP[2]~output_o ;
wire \aux_T3NOP[1]~output_o ;
wire \aux_T3NOP[0]~output_o ;
wire \aux_T3rd[6]~output_o ;
wire \aux_T3rd[5]~output_o ;
wire \aux_T3rd[4]~output_o ;
wire \aux_T3rd[3]~output_o ;
wire \aux_T3rd[2]~output_o ;
wire \aux_T3rd[1]~output_o ;
wire \aux_T3rd[0]~output_o ;
wire \aux_T4th[6]~output_o ;
wire \aux_T4th[5]~output_o ;
wire \aux_T4th[4]~output_o ;
wire \aux_T4th[3]~output_o ;
wire \aux_T4th[2]~output_o ;
wire \aux_T4th[1]~output_o ;
wire \aux_T4th[0]~output_o ;
wire \aux_T5th[6]~output_o ;
wire \aux_T5th[5]~output_o ;
wire \aux_T5th[4]~output_o ;
wire \aux_T5th[3]~output_o ;
wire \aux_T5th[2]~output_o ;
wire \aux_T5th[1]~output_o ;
wire \aux_T5th[0]~output_o ;
wire \W_reg[15]~output_o ;
wire \W_reg[14]~output_o ;
wire \W_reg[13]~output_o ;
wire \W_reg[12]~output_o ;
wire \W_reg[11]~output_o ;
wire \W_reg[10]~output_o ;
wire \W_reg[9]~output_o ;
wire \W_reg[8]~output_o ;
wire \W_reg[7]~output_o ;
wire \W_reg[6]~output_o ;
wire \W_reg[5]~output_o ;
wire \W_reg[4]~output_o ;
wire \W_reg[3]~output_o ;
wire \W_reg[2]~output_o ;
wire \W_reg[1]~output_o ;
wire \W_reg[0]~output_o ;
wire \CLOCK_in~input_o ;
wire \CLOCK_in~inputclkctrl_outclk ;
wire \stackb|inst3|data_out[0]~45_combout ;
wire \stackb|inst1|Add0~1 ;
wire \stackb|inst1|Add0~2_combout ;
wire \stackb|inst1|Add0~0_combout ;
wire \stackb|inst1|add[0]~6 ;
wire \stackb|inst1|add[1]~7_combout ;
wire \stackb|inst1|Add0~3 ;
wire \stackb|inst1|Add0~4_combout ;
wire \stackb|inst1|add[1]~8 ;
wire \stackb|inst1|add[2]~9_combout ;
wire \stackb|inst1|Add0~5 ;
wire \stackb|inst1|Add0~6_combout ;
wire \stackb|inst1|add[2]~10 ;
wire \stackb|inst1|add[3]~11_combout ;
wire \stackb|inst1|Add0~7 ;
wire \stackb|inst1|Add0~8_combout ;
wire \stackb|inst1|add[3]~12 ;
wire \stackb|inst1|add[4]~13_combout ;
wire \stackb|inst3|data_out[1]~15_combout ;
wire \stackb|inst3|data_out[1]~16 ;
wire \stackb|inst3|data_out[2]~17_combout ;
wire \stackb|inst3|data_out[2]~18 ;
wire \stackb|inst3|data_out[3]~19_combout ;
wire \stackb|inst3|data_out[3]~20 ;
wire \stackb|inst3|data_out[4]~21_combout ;
wire \ff_pull|out~feeder_combout ;
wire \ff_pull|out~q ;
wire \inst1|mux3_b|out[5]~7_combout ;
wire \inst1|mir3_b|WideOr6~0_combout ;
wire \inst1|band3_b~0_combout ;
wire \inst1|mux3_b|out[5]~8_combout ;
wire \stage456_b|UC_3_BLOCK|T[3]~3_combout ;
wire \stage456_b|UC_1_BLOCK|T[3]~3_combout ;
wire \stage456_b|inst1|inst|always0~1_combout ;
wire \stage456_b|inst1|inst|always0~0_combout ;
wire \stage456_b|inst1|inst|always0~2_combout ;
wire \stage456_b|inst1|inst|H1~3_combout ;
wire \ifu_rev_b|mux_jmp2_b|out[5]~1_combout ;
wire \ifu_rev_b|PrC_b|q[15]~0_combout ;
wire \ifu_rev_b|inc_b|out[0]~1 ;
wire \ifu_rev_b|inc_b|out[1]~3 ;
wire \ifu_rev_b|inc_b|out[2]~5 ;
wire \ifu_rev_b|inc_b|out[3]~7 ;
wire \ifu_rev_b|inc_b|out[4]~9 ;
wire \ifu_rev_b|inc_b|out[5]~11 ;
wire \ifu_rev_b|inc_b|out[6]~13 ;
wire \ifu_rev_b|inc_b|out[7]~15 ;
wire \ifu_rev_b|inc_b|out[8]~17 ;
wire \ifu_rev_b|inc_b|out[9]~19 ;
wire \ifu_rev_b|inc_b|out[10]~21 ;
wire \ifu_rev_b|inc_b|out[11]~23 ;
wire \ifu_rev_b|inc_b|out[12]~25 ;
wire \ifu_rev_b|inc_b|out[13]~27 ;
wire \ifu_rev_b|inc_b|out[14]~29 ;
wire \ifu_rev_b|inc_b|out[15]~30_combout ;
wire \inst1|mux2_b|out[4]~0_combout ;
wire \inst1|mux3_b|out[4]~9_combout ;
wire \stage456_b|UC_3_BLOCK|busA[4]~4_combout ;
wire \stage456_b|UC_3_BLOCK|busA[5]~5_combout ;
wire \umux_b|busC[1]~6_combout ;
wire \stage456_b|UC_3_BLOCK|busC[5]~2_combout ;
wire \stage456_b|UC_1_BLOCK|busC[5]~4_combout ;
wire \stage456_b|UC_3_BLOCK|busC[4]~3_combout ;
wire \stage456_b|UC_1_BLOCK|busC[4]~5_combout ;
wire \stage456_b|inst1|inst2|H2~6_combout ;
wire \inst1|mir4_b|MICROINST[15]~1_combout ;
wire \inst1|band_b~0_combout ;
wire \umux_b|busA[1]~0_combout ;
wire \umux_b|busA[1]~1_combout ;
wire \stage456_b|UC_3_BLOCK|busA[1]~1_combout ;
wire \stage456_b|UC_3_BLOCK|busA[0]~0_combout ;
wire \umux_b|busC[1]~1_combout ;
wire \umux_b|busC[1]~0_combout ;
wire \umux_b|busC[1]~2_combout ;
wire \stage456_b|UC_1_BLOCK|busC[1]~0_combout ;
wire \umux_b|busC[0]~4_combout ;
wire \umux_b|busC[0]~3_combout ;
wire \umux_b|busC[0]~5_combout ;
wire \stage456_b|UC_1_BLOCK|busC[0]~1_combout ;
wire \stage456_b|inst1|inst2|H2~4_combout ;
wire \stage456_b|UC_3_BLOCK|busC[2]~1_combout ;
wire \stage456_b|UC_1_BLOCK|busC[2]~3_combout ;
wire \stage456_b|UC_3_BLOCK|busC[3]~0_combout ;
wire \stage456_b|UC_1_BLOCK|busC[3]~2_combout ;
wire \stage456_b|UC_3_BLOCK|busA[2]~2_combout ;
wire \stage456_b|UC_3_BLOCK|busA[3]~3_combout ;
wire \stage456_b|inst1|inst2|H2~5_combout ;
wire \stage456_b|inst1|inst2|H2~7_combout ;
wire \stage456_b|inst1|inst2|H2~2_combout ;
wire \stage456_b|inst1|inst2|H2~0_combout ;
wire \stage456_b|inst1|inst2|H2~1_combout ;
wire \stage456_b|inst1|inst2|H2~3_combout ;
wire \stage456_b|UC_3_BLOCK|T[2]~4_combout ;
wire \stage456_b|inst1|inst|H1~0_combout ;
wire \stage456_b|inst1|inst|H1~1_combout ;
wire \stage456_b|inst1|inst|H1~2_combout ;
wire \stackb|inst3|data_out[4]~22 ;
wire \stackb|inst3|data_out[5]~24 ;
wire \stackb|inst3|data_out[6]~26 ;
wire \stackb|inst3|data_out[7]~28 ;
wire \stackb|inst3|data_out[8]~30 ;
wire \stackb|inst3|data_out[9]~32 ;
wire \stackb|inst3|data_out[10]~34 ;
wire \stackb|inst3|data_out[11]~36 ;
wire \stackb|inst3|data_out[12]~38 ;
wire \stackb|inst3|data_out[13]~40 ;
wire \stackb|inst3|data_out[14]~42 ;
wire \stackb|inst3|data_out[15]~43_combout ;
wire \ifu_rev_b|PrC_b|q[14]~1_combout ;
wire \ifu_rev_b|inc_b|out[14]~28_combout ;
wire \stackb|inst3|data_out[14]~41_combout ;
wire \ifu_rev_b|PrC_b|q[13]~2_combout ;
wire \ifu_rev_b|inc_b|out[13]~26_combout ;
wire \stackb|inst3|data_out[13]~39_combout ;
wire \ifu_rev_b|PrC_b|q[12]~3_combout ;
wire \ifu_rev_b|inc_b|out[12]~24_combout ;
wire \stackb|inst3|data_out[12]~37_combout ;
wire \ifu_rev_b|inc_b|out[11]~22_combout ;
wire \ifu_rev_b|mux_jmp2_b|out[11]~24_combout ;
wire \ifu_rev_b|mux_jmp2_b|out[11]~25_combout ;
wire \stackb|inst3|data_out[11]~35_combout ;
wire \ifu_rev_b|inc_b|out[10]~20_combout ;
wire \ifu_rev_b|mux_jmp2_b|out[10]~22_combout ;
wire \ifu_rev_b|mux_jmp2_b|out[10]~23_combout ;
wire \stackb|inst3|data_out[10]~33_combout ;
wire \ifu_rev_b|inc_b|out[9]~18_combout ;
wire \ifu_rev_b|mux_jmp2_b|out[9]~20_combout ;
wire \ifu_rev_b|mux_jmp2_b|out[9]~21_combout ;
wire \stackb|inst3|data_out[9]~31_combout ;
wire \ifu_rev_b|inc_b|out[8]~16_combout ;
wire \ifu_rev_b|mux_jmp2_b|out[8]~18_combout ;
wire \ifu_rev_b|mux_jmp2_b|out[8]~19_combout ;
wire \stackb|inst3|data_out[8]~29_combout ;
wire \ifu_rev_b|inc_b|out[7]~14_combout ;
wire \ifu_rev_b|mux_jmp2_b|out[7]~16_combout ;
wire \ifu_rev_b|mux_jmp2_b|out[7]~17_combout ;
wire \stackb|inst3|data_out[7]~27_combout ;
wire \ifu_rev_b|inc_b|out[6]~12_combout ;
wire \ifu_rev_b|mux_jmp2_b|out[6]~14_combout ;
wire \ifu_rev_b|mux_jmp2_b|out[6]~15_combout ;
wire \stackb|inst3|data_out[6]~25_combout ;
wire \ifu_rev_b|inc_b|out[5]~10_combout ;
wire \ifu_rev_b|mux_jmp2_b|out[5]~12_combout ;
wire \ifu_rev_b|mux_jmp2_b|out[5]~13_combout ;
wire \stackb|inst3|data_out[5]~23_combout ;
wire \ifu_rev_b|inc_b|out[4]~8_combout ;
wire \ifu_rev_b|mux_jmp2_b|out[4]~10_combout ;
wire \ifu_rev_b|mux_jmp2_b|out[4]~11_combout ;
wire \inst1|band2_b~0_combout ;
wire \inst1|mux2_b|out[3]~1_combout ;
wire \inst1|mir4_b|WideOr5~0_combout ;
wire \inst1|mux2_b|out[3]~2_combout ;
wire \inst1|mir1_b|WideOr3~0_combout ;
wire \stage456_b|UC_3_BLOCK|T[1]~5_combout ;
wire \stage456_b|UC_1_BLOCK|T[1]~5_combout ;
wire \inst1|mir3_b|WideOr3~0_combout ;
wire \inst1|mir1_b|WideOr4~0_combout ;
wire \inst1|mux3_b|out[7]~0_combout ;
wire \inst1|mir2_b|Decoder0~0_combout ;
wire \inst1|mux3_b|out[7]~1_combout ;
wire \inst1|mux3_b|out[2]~11_combout ;
wire \inst1|mux3_b|out[2]~12_combout ;
wire \stage456_b|STAGE3_PIPELINE|T[0]~0_combout ;
wire \stage456_b|inst1|inst2|H2~8_combout ;
wire \stage456_b|inst1|inst2|H2~9_combout ;
wire \and_3~combout ;
wire \stackb|inst1|add[0]~5_combout ;
wire \ifu_rev_b|inc_b|out[3]~6_combout ;
wire \ifu_rev_b|mux_jmp2_b|out[3]~8_combout ;
wire \ifu_rev_b|mux_jmp2_b|out[3]~9_combout ;
wire \and_4~3_combout ;
wire \and_4~combout ;
wire \ff_push|out~q ;
wire \ifu_rev_b|inc_b|out[2]~4_combout ;
wire \ifu_rev_b|mux_jmp2_b|out[2]~6_combout ;
wire \ifu_rev_b|mux_jmp2_b|out[2]~7_combout ;
wire \ifu_rev_b|inc_b|out[1]~2_combout ;
wire \ifu_rev_b|mux_jmp2_b|out[1]~4_combout ;
wire \ifu_rev_b|mux_jmp2_b|out[1]~5_combout ;
wire \inst1|mir1_b|WideOr0~0_combout ;
wire \inst1|mir4_b|WideOr0~0_combout ;
wire \inst1|mir3_b|WideOr0~0_combout ;
wire \stage456_b|UC_3_BLOCK|ALUC[2]~0_combout ;
wire \stage456_b|UC_3_BLOCK|ALUC[2]~1_combout ;
wire \stage456_b|UC_3_BLOCK|ALUC[2]~2_combout ;
wire \stage456_b|UC_1_BLOCK|ALUC[2]~0_combout ;
wire \stage456_b|UC_3_BLOCK|ALUC[3]~3_combout ;
wire \inst1|mir4_b|MICROINST[15]~0_combout ;
wire \stage456_b|STAGE3_PIPELINE|SH[0]~2_combout ;
wire \stage456_b|UC_3_BLOCK|ALUC[3]~4_combout ;
wire \stage456_b|UC_1_BLOCK|ALUC[3]~1_combout ;
wire \inst1|mir1_b|MICROINST[13]~0_combout ;
wire \inst1|mir3_b|WideOr1~0_combout ;
wire \inst1|mir4_b|WideOr1~0_combout ;
wire \stage456_b|UC_3_BLOCK|ALUC[1]~8_combout ;
wire \stage456_b|UC_3_BLOCK|ALUC[1]~9_combout ;
wire \stage456_b|UC_1_BLOCK|ALUC[1]~3_combout ;
wire \alu_b|alu|Mux4~2_combout ;
wire \stage456_b|UC_3_BLOCK|busB[1]~0_combout ;
wire \stage456_b|UC_3_BLOCK|busB[1]~1_combout ;
wire \stage456_b|UC_3_BLOCK|busB[1]~2_combout ;
wire \regBank|inst67|Mux28~0_combout ;
wire \stage456_b|UC_3_BLOCK|KMx~0_combout ;
wire \stage456_b|STAGE3_PIPELINE|KMx~q ;
wire \alu_b|FF_A|out[5]~1_combout ;
wire \alu_b|FF_A|out[5]~0_combout ;
wire \alu_b|kmux_b|A_bus[15]~0_combout ;
wire \alu_b|kmux_b|A_bus[15]~2_combout ;
wire \alu_b|kmux_b|A_bus[15]~1_combout ;
wire \regBank|inst29|B3[3]~feeder_combout ;
wire \regBank|inst66|Decoder0~63_combout ;
wire \regBank|inst66|Decoder0~64_combout ;
wire \regBank|inst66|Decoder0~72_combout ;
wire \alu_b|kmux_b|A_bus[3]~502_combout ;
wire \regBank|inst31|B3[3]~feeder_combout ;
wire \regBank|inst66|Decoder0~76_combout ;
wire \regBank|inst66|Decoder0~68_combout ;
wire \alu_b|kmux_b|A_bus[3]~503_combout ;
wire \regBank|inst25|B3[3]~feeder_combout ;
wire \regBank|inst66|Decoder0~57_combout ;
wire \regBank|inst66|Decoder0~58_combout ;
wire \regBank|inst26|B3[3]~feeder_combout ;
wire \regBank|inst66|Decoder0~66_combout ;
wire \regBank|inst66|Decoder0~70_combout ;
wire \alu_b|kmux_b|A_bus[3]~495_combout ;
wire \regBank|inst66|Decoder0~73_combout ;
wire \alu_b|kmux_b|A_bus[3]~496_combout ;
wire \regBank|inst22|B3[3]~feeder_combout ;
wire \regBank|inst66|Decoder0~59_combout ;
wire \regBank|inst66|Decoder0~65_combout ;
wire \regBank|inst66|Decoder0~74_combout ;
wire \regBank|inst20|B3[3]~feeder_combout ;
wire \regBank|inst66|Decoder0~69_combout ;
wire \regBank|inst66|Decoder0~60_combout ;
wire \alu_b|kmux_b|A_bus[3]~497_combout ;
wire \alu_b|kmux_b|A_bus[3]~498_combout ;
wire \regBank|inst57|B3[3]~feeder_combout ;
wire \regBank|inst66|Decoder0~61_combout ;
wire \regBank|inst66|Decoder0~62_combout ;
wire \regBank|inst66|Decoder0~75_combout ;
wire \regBank|inst58|B3[3]~feeder_combout ;
wire \regBank|inst66|Decoder0~67_combout ;
wire \regBank|inst66|Decoder0~71_combout ;
wire \alu_b|kmux_b|A_bus[3]~499_combout ;
wire \alu_b|kmux_b|A_bus[3]~500_combout ;
wire \alu_b|kmux_b|A_bus[3]~501_combout ;
wire \alu_b|kmux_b|A_bus[3]~504_combout ;
wire \regBank|inst14|B3[3]~feeder_combout ;
wire \regBank|inst66|Decoder0~52_combout ;
wire \regBank|inst66|Decoder0~54_combout ;
wire \regBank|inst13|B3[3]~feeder_combout ;
wire \regBank|inst66|Decoder0~53_combout ;
wire \regBank|inst66|Decoder0~55_combout ;
wire \alu_b|kmux_b|A_bus[3]~492_combout ;
wire \regBank|inst66|Decoder0~56_combout ;
wire \alu_b|kmux_b|A_bus[3]~493_combout ;
wire \regBank|inst66|Decoder0~12_combout ;
wire \regBank|inst66|Decoder0~13_combout ;
wire \regBank|inst34|B3[3]~feeder_combout ;
wire \regBank|inst66|Decoder0~16_combout ;
wire \regBank|inst66|Decoder0~17_combout ;
wire \alu_b|kmux_b|A_bus[3]~465_combout ;
wire \regBank|inst66|Decoder0~18_combout ;
wire \regBank|inst66|Decoder0~19_combout ;
wire \regBank|inst2|B3[3]~feeder_combout ;
wire \regBank|inst66|Decoder0~14_combout ;
wire \regBank|inst66|Decoder0~15_combout ;
wire \alu_b|kmux_b|A_bus[3]~466_combout ;
wire \regBank|inst37|B3[3]~feeder_combout ;
wire \regBank|inst66|Decoder0~21_combout ;
wire \regBank|inst66|Decoder0~23_combout ;
wire \regBank|inst66|Decoder0~20_combout ;
wire \regBank|inst33|B3[3]~feeder_combout ;
wire \regBank|inst66|Decoder0~22_combout ;
wire \alu_b|kmux_b|A_bus[3]~467_combout ;
wire \alu_b|kmux_b|A_bus[3]~468_combout ;
wire \regBank|inst|B3[3]~feeder_combout ;
wire \regBank|inst66|Decoder0~25_combout ;
wire \regBank|inst66|Decoder0~27_combout ;
wire \regBank|inst36|B3[3]~feeder_combout ;
wire \regBank|inst66|Decoder0~24_combout ;
wire \regBank|inst66|Decoder0~26_combout ;
wire \alu_b|kmux_b|A_bus[3]~469_combout ;
wire \alu_b|kmux_b|A_bus[3]~470_combout ;
wire \alu_b|kmux_b|A_bus[3]~471_combout ;
wire \regBank|inst39|B3[3]~feeder_combout ;
wire \regBank|inst66|Decoder0~29_combout ;
wire \regBank|inst66|Decoder0~31_combout ;
wire \regBank|inst35|B3[3]~feeder_combout ;
wire \regBank|inst66|Decoder0~30_combout ;
wire \regBank|inst66|Decoder0~28_combout ;
wire \alu_b|kmux_b|A_bus[3]~472_combout ;
wire \alu_b|kmux_b|A_bus[3]~473_combout ;
wire \alu_b|kmux_b|A_bus[3]~474_combout ;
wire \alu_b|FF_A|out[5]~4_combout ;
wire \alu_b|FF_A|out[5]~3_combout ;
wire \regBank|inst60|B3[3]~feeder_combout ;
wire \regBank|inst66|Decoder0~5_combout ;
wire \regBank|inst66|Decoder0~6_combout ;
wire \alu_b|FF_A|out[5]~2_combout ;
wire \regBank|inst17|B3[3]~feeder_combout ;
wire \regBank|inst66|Decoder0~0_combout ;
wire \regBank|inst66|Decoder0~2_combout ;
wire \regBank|inst66|Decoder0~4_combout ;
wire \regBank|inst66|Decoder0~3_combout ;
wire \regBank|inst18|B3[3]~feeder_combout ;
wire \regBank|inst66|Decoder0~1_combout ;
wire \alu_b|kmux_b|A_bus[3]~475_combout ;
wire \alu_b|kmux_b|A_bus[3]~476_combout ;
wire \regBank|inst10|B3[3]~feeder_combout ;
wire \regBank|inst66|Decoder0~7_combout ;
wire \regBank|inst66|Decoder0~9_combout ;
wire \regBank|inst66|Decoder0~11_combout ;
wire \regBank|inst9|B3[3]~feeder_combout ;
wire \regBank|inst66|Decoder0~8_combout ;
wire \regBank|inst66|Decoder0~10_combout ;
wire \alu_b|kmux_b|A_bus[3]~477_combout ;
wire \alu_b|kmux_b|A_bus[3]~478_combout ;
wire \alu_b|kmux_b|A_bus[3]~479_combout ;
wire \alu_b|kmux_b|A_bus[3]~480_combout ;
wire \regBank|inst47|B3[3]~feeder_combout ;
wire \regBank|inst66|Decoder0~34_combout ;
wire \regBank|inst66|Decoder0~49_combout ;
wire \regBank|inst45|B3[3]~feeder_combout ;
wire \regBank|inst66|Decoder0~35_combout ;
wire \regBank|inst46|B3[3]~feeder_combout ;
wire \regBank|inst66|Decoder0~40_combout ;
wire \regBank|inst66|Decoder0~44_combout ;
wire \alu_b|kmux_b|A_bus[3]~481_combout ;
wire \alu_b|kmux_b|A_bus[3]~482_combout ;
wire \regBank|inst53|B3[3]~feeder_combout ;
wire \regBank|inst66|Decoder0~38_combout ;
wire \regBank|inst66|Decoder0~39_combout ;
wire \regBank|inst66|Decoder0~51_combout ;
wire \regBank|inst54|B3[3]~feeder_combout ;
wire \regBank|inst66|Decoder0~43_combout ;
wire \regBank|inst66|Decoder0~47_combout ;
wire \alu_b|kmux_b|A_bus[3]~488_combout ;
wire \alu_b|kmux_b|A_bus[3]~489_combout ;
wire \regBank|inst50|B3[3]~feeder_combout ;
wire \regBank|inst66|Decoder0~32_combout ;
wire \regBank|inst66|Decoder0~41_combout ;
wire \regBank|inst48|B3[3]~feeder_combout ;
wire \regBank|inst66|Decoder0~45_combout ;
wire \regBank|inst66|Decoder0~33_combout ;
wire \alu_b|kmux_b|A_bus[3]~483_combout ;
wire \regBank|inst66|Decoder0~48_combout ;
wire \alu_b|kmux_b|A_bus[3]~484_combout ;
wire \regBank|inst42|B3[3]~feeder_combout ;
wire \regBank|inst66|Decoder0~36_combout ;
wire \regBank|inst66|Decoder0~42_combout ;
wire \regBank|inst66|Decoder0~50_combout ;
wire \regBank|inst66|Decoder0~46_combout ;
wire \regBank|inst41|B3[3]~feeder_combout ;
wire \regBank|inst66|Decoder0~37_combout ;
wire \alu_b|kmux_b|A_bus[3]~485_combout ;
wire \alu_b|kmux_b|A_bus[3]~486_combout ;
wire \alu_b|kmux_b|A_bus[3]~487_combout ;
wire \alu_b|kmux_b|A_bus[3]~490_combout ;
wire \alu_b|kmux_b|A_bus[3]~491_combout ;
wire \alu_b|kmux_b|A_bus[3]~494_combout ;
wire \alu_b|kmux_b|A_bus[3]~505_combout ;
wire \alu_b|kmux_b|A_bus[3]~506_combout ;
wire \inst1|mir4_b|WideOr2~0_combout ;
wire \inst1|mir3_b|WideOr2~0_combout ;
wire \inst1|mir1_b|Decoder0~0_combout ;
wire \stage456_b|UC_3_BLOCK|ALUC[0]~5_combout ;
wire \stage456_b|UC_3_BLOCK|ALUC[0]~6_combout ;
wire \stage456_b|UC_3_BLOCK|ALUC[0]~7_combout ;
wire \stage456_b|UC_1_BLOCK|ALUC[0]~2_combout ;
wire \alu_b|alu|Mux12~3_combout ;
wire \and_4~2_combout ;
wire \stage456_b|UC_3_BLOCK|M[1]~0_combout ;
wire \stage456_b|inst10~combout ;
wire \regBank|inst66|E61~0_combout ;
wire \regBank|inst66|E61~1_combout ;
wire \stage456_b|UC_3_BLOCK|M[0]~1_combout ;
wire \data_b|inst1|DAdd_out[0]~0_combout ;
wire \data_b|inst1|DAdd_out[1]~1_combout ;
wire \data_b|inst1|DAdd_out[2]~2_combout ;
wire \data_b|inst1|DAdd_out[3]~3_combout ;
wire \data_b|inst1|DAdd_out[4]~4_combout ;
wire \data_b|inst1|DAdd_out[5]~5_combout ;
wire \data_b|inst1|DAdd_out[6]~6_combout ;
wire \data_b|inst1|DAdd_out[7]~7_combout ;
wire \data_b|inst1|DAdd_out[8]~8_combout ;
wire \data_b|inst1|DAdd_out[9]~9_combout ;
wire \data_b|inst1|DAdd_out[10]~10_combout ;
wire \data_b|inst1|DAdd_out[11]~11_combout ;
wire \stage456_b|UC_3_BLOCK|SH[0]~1_combout ;
wire \stage456_b|UC_3_BLOCK|SH[0]~0_combout ;
wire \stage456_b|UC_3_BLOCK|SH[0]~2_combout ;
wire \stage456_b|UC_1_BLOCK|SH[0]~0_combout ;
wire \stage456_b|UC_3_BLOCK|SH[1]~3_combout ;
wire \stage456_b|UC_3_BLOCK|SH[1]~4_combout ;
wire \stage456_b|UC_1_BLOCK|SH[1]~1_combout ;
wire \alu_b|alu|Add2~1 ;
wire \alu_b|alu|Add2~2_combout ;
wire \alu_b|alu|Add3~1 ;
wire \alu_b|alu|Add3~2_combout ;
wire \alu_b|alu|Mux14~4_combout ;
wire \regBank|inst67|Mux30~0_combout ;
wire \alu_b|alu|Mux14~2_combout ;
wire \regBank|inst67|Mux31~0_combout ;
wire \alu_b|alu|Add0~1 ;
wire \alu_b|alu|Add0~2_combout ;
wire \alu_b|alu|Mux16~0_combout ;
wire \inst1|mir1_b|Decoder1~0_combout ;
wire \inst1|mir3_b|WideOr5~0_combout ;
wire \inst1|mux3_b|out[7]~2_combout ;
wire \inst1|mux3_b|out[7]~3_combout ;
wire \stage456_b|UC_3_BLOCK|T[5]~1_combout ;
wire \stage456_b|UC_1_BLOCK|T[5]~1_combout ;
wire \alu_b|cy_b|CY_out~15_combout ;
wire \regBank|inst25|B3[4]~feeder_combout ;
wire \regBank|inst21|B3[4]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[4]~453_combout ;
wire \alu_b|kmux_b|A_bus[4]~454_combout ;
wire \regBank|inst20|B3[4]~feeder_combout ;
wire \regBank|inst24|B3[4]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[4]~457_combout ;
wire \alu_b|kmux_b|A_bus[4]~458_combout ;
wire \regBank|inst22|B3[4]~feeder_combout ;
wire \regBank|inst58|B3[4]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[4]~455_combout ;
wire \alu_b|kmux_b|A_bus[4]~456_combout ;
wire \alu_b|kmux_b|A_bus[4]~459_combout ;
wire \regBank|inst31|B3[4]~feeder_combout ;
wire \regBank|inst23|B3[4]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[4]~460_combout ;
wire \alu_b|kmux_b|A_bus[4]~461_combout ;
wire \alu_b|kmux_b|A_bus[4]~462_combout ;
wire \regBank|inst13|B3[4]~feeder_combout ;
wire \regBank|inst14|B3[4]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[4]~450_combout ;
wire \alu_b|kmux_b|A_bus[4]~451_combout ;
wire \regBank|inst18|B3[4]~feeder_combout ;
wire \regBank|inst16|B3[4]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[4]~423_combout ;
wire \alu_b|kmux_b|A_bus[4]~424_combout ;
wire \regBank|inst9|B3[4]~feeder_combout ;
wire \regBank|inst10|B3[4]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[4]~425_combout ;
wire \alu_b|kmux_b|A_bus[4]~426_combout ;
wire \alu_b|kmux_b|A_bus[4]~427_combout ;
wire \alu_b|kmux_b|A_bus[4]~428_combout ;
wire \regBank|inst46|B3[4]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[4]~439_combout ;
wire \regBank|inst50|B3[4]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[4]~440_combout ;
wire \regBank|inst47|B3[4]~feeder_combout ;
wire \regBank|inst51|B3[4]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[4]~446_combout ;
wire \alu_b|kmux_b|A_bus[4]~447_combout ;
wire \regBank|inst44|B3[4]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[4]~443_combout ;
wire \regBank|inst48|B3[4]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[4]~444_combout ;
wire \regBank|inst41|B3[4]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[4]~441_combout ;
wire \alu_b|kmux_b|A_bus[4]~442_combout ;
wire \alu_b|kmux_b|A_bus[4]~445_combout ;
wire \alu_b|kmux_b|A_bus[4]~448_combout ;
wire \regBank|inst6|B3[4]~feeder_combout ;
wire \regBank|inst5|B3[4]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[4]~436_combout ;
wire \alu_b|kmux_b|A_bus[4]~437_combout ;
wire \regBank|inst1|B3[4]~feeder_combout ;
wire \regBank|inst2|B3[4]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[4]~429_combout ;
wire \alu_b|kmux_b|A_bus[4]~430_combout ;
wire \regBank|inst38|B3[4]~feeder_combout ;
wire \regBank|inst36|B3[4]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[4]~431_combout ;
wire \alu_b|kmux_b|A_bus[4]~432_combout ;
wire \regBank|inst33|B3[4]~feeder_combout ;
wire \regBank|inst34|B3[4]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[4]~433_combout ;
wire \alu_b|kmux_b|A_bus[4]~434_combout ;
wire \alu_b|kmux_b|A_bus[4]~435_combout ;
wire \alu_b|kmux_b|A_bus[4]~438_combout ;
wire \alu_b|kmux_b|A_bus[4]~449_combout ;
wire \alu_b|kmux_b|A_bus[4]~452_combout ;
wire \alu_b|kmux_b|A_bus[4]~463_combout ;
wire \alu_b|kmux_b|A_bus[4]~464_combout ;
wire \regBank|inst67|Mux27~0_combout ;
wire \alu_b|alu|Mux11~3_combout ;
wire \alu_b|alu|Add2~7 ;
wire \alu_b|alu|Add2~8_combout ;
wire \alu_b|alu|Mux11~2_combout ;
wire \alu_b|alu|Mux11~4_combout ;
wire \alu_b|alu|Add3~5 ;
wire \alu_b|alu|Add3~7 ;
wire \alu_b|alu|Add3~8_combout ;
wire \alu_b|alu|Mux11~5_combout ;
wire \alu_b|alu|Mux11~0_combout ;
wire \regBank|inst67|Mux29~0_combout ;
wire \alu_b|alu|Add0~3 ;
wire \alu_b|alu|Add0~5 ;
wire \alu_b|alu|Add0~7 ;
wire \alu_b|alu|Add0~8_combout ;
wire \alu_b|alu|Add0~6_combout ;
wire \alu_b|alu|Add0~4_combout ;
wire \alu_b|alu|Add1~3 ;
wire \alu_b|alu|Add1~5 ;
wire \alu_b|alu|Add1~7 ;
wire \alu_b|alu|Add1~8_combout ;
wire \alu_b|alu|Mux11~1_combout ;
wire \alu_b|alu|Mux11~6_combout ;
wire \alu_b|FF_C|out[4]~0_combout ;
wire \regBank|inst61|B3[5]~feeder_combout ;
wire \regBank|inst66|Equal0~0_combout ;
wire \regBank|inst66|Equal0~1_combout ;
wire \regBank|inst67|Mux25~0_combout ;
wire \regBank|inst21|B3[6]~feeder_combout ;
wire \regBank|inst57|B3[6]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[6]~371_combout ;
wire \alu_b|kmux_b|A_bus[6]~372_combout ;
wire \regBank|inst24|B3[6]~feeder_combout ;
wire \regBank|inst20|B3[6]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[6]~373_combout ;
wire \alu_b|kmux_b|A_bus[6]~374_combout ;
wire \alu_b|kmux_b|A_bus[6]~375_combout ;
wire \regBank|inst27|B3[6]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[6]~376_combout ;
wire \regBank|inst31|B3[6]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[6]~377_combout ;
wire \regBank|inst22|B3[6]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[6]~369_combout ;
wire \regBank|inst26|B3[6]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[6]~370_combout ;
wire \alu_b|kmux_b|A_bus[6]~378_combout ;
wire \regBank|inst14|B3[6]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[6]~366_combout ;
wire \regBank|inst13|B3[6]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[6]~367_combout ;
wire \regBank|inst44|B3[6]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[6]~359_combout ;
wire \alu_b|kmux_b|A_bus[6]~360_combout ;
wire \regBank|inst46|B3[6]~feeder_combout ;
wire \regBank|inst42|B3[6]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[6]~357_combout ;
wire \alu_b|kmux_b|A_bus[6]~358_combout ;
wire \alu_b|kmux_b|A_bus[6]~361_combout ;
wire \regBank|inst45|B3[6]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[6]~355_combout ;
wire \regBank|inst49|B3[6]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[6]~356_combout ;
wire \regBank|inst47|B3[6]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[6]~362_combout ;
wire \regBank|inst51|B3[6]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[6]~363_combout ;
wire \alu_b|kmux_b|A_bus[6]~364_combout ;
wire \regBank|inst37|B3[6]~feeder_combout ;
wire \regBank|inst38|B3[6]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[6]~345_combout ;
wire \alu_b|kmux_b|A_bus[6]~346_combout ;
wire \regBank|inst7|B3[6]~feeder_combout ;
wire \regBank|inst5|B3[6]~feeder_combout ;
wire \regBank|inst6|B3[6]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[6]~352_combout ;
wire \alu_b|kmux_b|A_bus[6]~353_combout ;
wire \regBank|inst2|B3[6]~feeder_combout ;
wire \regBank|inst|B3[6]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[6]~347_combout ;
wire \alu_b|kmux_b|A_bus[6]~348_combout ;
wire \regBank|inst34|B3[6]~feeder_combout ;
wire \regBank|inst33|B3[6]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[6]~349_combout ;
wire \alu_b|kmux_b|A_bus[6]~350_combout ;
wire \alu_b|kmux_b|A_bus[6]~351_combout ;
wire \alu_b|kmux_b|A_bus[6]~354_combout ;
wire \alu_b|kmux_b|A_bus[6]~365_combout ;
wire \regBank|inst18|B3[6]~feeder_combout ;
wire \regBank|inst16|B3[6]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[6]~339_combout ;
wire \alu_b|kmux_b|A_bus[6]~340_combout ;
wire \regBank|inst9|B3[6]~feeder_combout ;
wire \regBank|inst10|B3[6]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[6]~341_combout ;
wire \alu_b|kmux_b|A_bus[6]~342_combout ;
wire \alu_b|kmux_b|A_bus[6]~343_combout ;
wire \alu_b|kmux_b|A_bus[6]~344_combout ;
wire \alu_b|kmux_b|A_bus[6]~368_combout ;
wire \alu_b|kmux_b|A_bus[6]~379_combout ;
wire \alu_b|kmux_b|A_bus[6]~380_combout ;
wire \alu_b|alu|Mux9~3_combout ;
wire \regBank|inst67|Mux26~0_combout ;
wire \alu_b|alu|Add0~9 ;
wire \alu_b|alu|Add0~11 ;
wire \alu_b|alu|Add0~12_combout ;
wire \alu_b|alu|Mux9~4_combout ;
wire \alu_b|alu|Add2~9 ;
wire \alu_b|alu|Add2~11 ;
wire \alu_b|alu|Add2~12_combout ;
wire \alu_b|alu|Mux9~5_combout ;
wire \alu_b|alu|Add3~9 ;
wire \alu_b|alu|Add3~11 ;
wire \alu_b|alu|Add3~12_combout ;
wire \alu_b|alu|Mux9~0_combout ;
wire \alu_b|alu|Mux9~1_combout ;
wire \alu_b|alu|Add0~10_combout ;
wire \alu_b|alu|Add1~9 ;
wire \alu_b|alu|Add1~11 ;
wire \alu_b|alu|Add1~12_combout ;
wire \alu_b|alu|Mux9~2_combout ;
wire \alu_b|alu|Mux9~6_combout ;
wire \alu_b|FF_C|out[6]~5_combout ;
wire \alu_b|alu|Add3~13 ;
wire \alu_b|alu|Add3~14_combout ;
wire \alu_b|alu|Mux8~5_combout ;
wire \regBank|inst67|Mux24~0_combout ;
wire \alu_b|alu|Mux8~3_combout ;
wire \alu_b|alu|Add2~13 ;
wire \alu_b|alu|Add2~14_combout ;
wire \alu_b|alu|Mux8~2_combout ;
wire \alu_b|alu|Mux8~4_combout ;
wire \alu_b|FF_C|out[7]~17_combout ;
wire \alu_b|FF_C|out[7]~18_combout ;
wire \alu_b|FF_C|out[7]~6_combout ;
wire \alu_b|FF_C|out[7]~feeder_combout ;
wire \alu_b|FF_C|out[8]~7_combout ;
wire \alu_b|FF_C|out[9]~8_combout ;
wire \regBank|inst61|B3[9]~feeder_combout ;
wire \regBank|inst61|B3[10]~feeder_combout ;
wire \alu_b|FF_C|out[10]~9_combout ;
wire \alu_b|FF_C|out[11]~10_combout ;
wire \stage456_b|inst|K_out[12]~feeder_combout ;
wire \alu_b|FF_C|out[12]~11_combout ;
wire \regBank|inst61|B3[13]~feeder_combout ;
wire \stage456_b|inst|K_out[14]~feeder_combout ;
wire \regBank|inst23|B3[14]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[14]~40_combout ;
wire \alu_b|kmux_b|A_bus[14]~41_combout ;
wire \regBank|inst21|B3[14]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[14]~33_combout ;
wire \regBank|inst25|B3[14]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[14]~34_combout ;
wire \regBank|inst22|B3[14]~feeder_combout ;
wire \regBank|inst58|B3[14]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[14]~35_combout ;
wire \alu_b|kmux_b|A_bus[14]~36_combout ;
wire \regBank|inst20|B3[14]~feeder_combout ;
wire \regBank|inst24|B3[14]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[14]~37_combout ;
wire \alu_b|kmux_b|A_bus[14]~38_combout ;
wire \alu_b|kmux_b|A_bus[14]~39_combout ;
wire \alu_b|kmux_b|A_bus[14]~42_combout ;
wire \regBank|inst49|B3[14]~feeder_combout ;
wire \regBank|inst45|B3[14]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[14]~19_combout ;
wire \alu_b|kmux_b|A_bus[14]~20_combout ;
wire \regBank|inst51|B3[14]~feeder_combout ;
wire \regBank|inst47|B3[14]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[14]~26_combout ;
wire \alu_b|kmux_b|A_bus[14]~27_combout ;
wire \regBank|inst46|B3[14]~feeder_combout ;
wire \regBank|inst42|B3[14]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[14]~21_combout ;
wire \alu_b|kmux_b|A_bus[14]~22_combout ;
wire \regBank|inst44|B3[14]~feeder_combout ;
wire \regBank|inst48|B3[14]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[14]~23_combout ;
wire \alu_b|kmux_b|A_bus[14]~24_combout ;
wire \alu_b|kmux_b|A_bus[14]~25_combout ;
wire \alu_b|kmux_b|A_bus[14]~28_combout ;
wire \regBank|inst1|B3[14]~feeder_combout ;
wire \regBank|inst33|B3[14]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[14]~11_combout ;
wire \alu_b|kmux_b|A_bus[14]~12_combout ;
wire \regBank|inst36|B3[14]~feeder_combout ;
wire \regBank|inst|B3[14]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[14]~13_combout ;
wire \alu_b|kmux_b|A_bus[14]~14_combout ;
wire \alu_b|kmux_b|A_bus[14]~15_combout ;
wire \regBank|inst3|B3[14]~feeder_combout ;
wire \regBank|inst39|B3[14]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[14]~16_combout ;
wire \alu_b|kmux_b|A_bus[14]~17_combout ;
wire \regBank|inst38|B3[14]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[14]~9_combout ;
wire \alu_b|kmux_b|A_bus[14]~10_combout ;
wire \alu_b|kmux_b|A_bus[14]~18_combout ;
wire \alu_b|kmux_b|A_bus[14]~29_combout ;
wire \regBank|inst14|B3[14]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[14]~30_combout ;
wire \alu_b|kmux_b|A_bus[14]~31_combout ;
wire \regBank|inst18|B3[14]~feeder_combout ;
wire \regBank|inst16|B3[14]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[14]~3_combout ;
wire \alu_b|kmux_b|A_bus[14]~4_combout ;
wire \regBank|inst9|B3[14]~feeder_combout ;
wire \regBank|inst10|B3[14]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[14]~5_combout ;
wire \alu_b|kmux_b|A_bus[14]~6_combout ;
wire \alu_b|kmux_b|A_bus[14]~7_combout ;
wire \alu_b|kmux_b|A_bus[14]~8_combout ;
wire \alu_b|kmux_b|A_bus[14]~32_combout ;
wire \alu_b|kmux_b|A_bus[14]~43_combout ;
wire \alu_b|kmux_b|A_bus[14]~44_combout ;
wire \alu_b|alu|Add2~15 ;
wire \alu_b|alu|Add2~17 ;
wire \alu_b|alu|Add2~19 ;
wire \alu_b|alu|Add2~21 ;
wire \alu_b|alu|Add2~23 ;
wire \alu_b|alu|Add2~25 ;
wire \alu_b|alu|Add2~27 ;
wire \alu_b|alu|Add2~28_combout ;
wire \regBank|inst67|Mux17~0_combout ;
wire \alu_b|alu|Mux1~3_combout ;
wire \regBank|inst67|Mux18~0_combout ;
wire \regBank|inst67|Mux19~0_combout ;
wire \regBank|inst67|Mux20~0_combout ;
wire \regBank|inst67|Mux21~0_combout ;
wire \regBank|inst67|Mux22~0_combout ;
wire \regBank|inst67|Mux23~0_combout ;
wire \alu_b|alu|Add0~13 ;
wire \alu_b|alu|Add0~15 ;
wire \alu_b|alu|Add0~17 ;
wire \alu_b|alu|Add0~19 ;
wire \alu_b|alu|Add0~21 ;
wire \alu_b|alu|Add0~23 ;
wire \alu_b|alu|Add0~25 ;
wire \alu_b|alu|Add0~27 ;
wire \alu_b|alu|Add0~28_combout ;
wire \alu_b|alu|Mux1~4_combout ;
wire \alu_b|alu|Mux1~5_combout ;
wire \alu_b|alu|Add3~15 ;
wire \alu_b|alu|Add3~17 ;
wire \alu_b|alu|Add3~19 ;
wire \alu_b|alu|Add3~21 ;
wire \alu_b|alu|Add3~23 ;
wire \alu_b|alu|Add3~25 ;
wire \alu_b|alu|Add3~27 ;
wire \alu_b|alu|Add3~28_combout ;
wire \alu_b|alu|Mux1~0_combout ;
wire \alu_b|alu|Mux1~1_combout ;
wire \alu_b|alu|Add0~26_combout ;
wire \alu_b|alu|Add0~22_combout ;
wire \alu_b|alu|Add0~20_combout ;
wire \alu_b|alu|Add0~18_combout ;
wire \alu_b|alu|Add0~16_combout ;
wire \alu_b|alu|Add0~14_combout ;
wire \alu_b|alu|Add1~13 ;
wire \alu_b|alu|Add1~15 ;
wire \alu_b|alu|Add1~17 ;
wire \alu_b|alu|Add1~19 ;
wire \alu_b|alu|Add1~21 ;
wire \alu_b|alu|Add1~23 ;
wire \alu_b|alu|Add1~25 ;
wire \alu_b|alu|Add1~27 ;
wire \alu_b|alu|Add1~28_combout ;
wire \alu_b|alu|Mux1~2_combout ;
wire \alu_b|alu|Mux1~6_combout ;
wire \alu_b|FF_C|out[14]~13_combout ;
wire \stage456_b|inst|K_out[15]~feeder_combout ;
wire \regBank|inst31|B3[15]~feeder_combout ;
wire \regBank|inst23|B3[15]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[15]~670_combout ;
wire \alu_b|kmux_b|A_bus[15]~671_combout ;
wire \regBank|inst22|B3[15]~feeder_combout ;
wire \regBank|inst26|B3[15]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[15]~663_combout ;
wire \alu_b|kmux_b|A_bus[15]~664_combout ;
wire \regBank|inst57|B3[15]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[15]~665_combout ;
wire \regBank|inst25|B3[15]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[15]~666_combout ;
wire \regBank|inst20|B3[15]~feeder_combout ;
wire \regBank|inst24|B3[15]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[15]~667_combout ;
wire \alu_b|kmux_b|A_bus[15]~668_combout ;
wire \alu_b|kmux_b|A_bus[15]~669_combout ;
wire \alu_b|kmux_b|A_bus[15]~672_combout ;
wire \regBank|inst14|B3[15]~feeder_combout ;
wire \regBank|inst13|B3[15]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[15]~660_combout ;
wire \alu_b|kmux_b|A_bus[15]~661_combout ;
wire \regBank|inst9|B3[15]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[15]~645_combout ;
wire \regBank|inst10|B3[15]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[15]~646_combout ;
wire \alu_b|kmux_b|A_bus[15]~647_combout ;
wire \regBank|inst17|B3[15]~feeder_combout ;
wire \regBank|inst16|B3[15]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[15]~643_combout ;
wire \alu_b|kmux_b|A_bus[15]~644_combout ;
wire \alu_b|kmux_b|A_bus[15]~648_combout ;
wire \regBank|inst50|B3[15]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[15]~649_combout ;
wire \regBank|inst46|B3[15]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[15]~650_combout ;
wire \regBank|inst49|B3[15]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[15]~651_combout ;
wire \alu_b|kmux_b|A_bus[15]~652_combout ;
wire \regBank|inst44|B3[15]~feeder_combout ;
wire \regBank|inst48|B3[15]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[15]~653_combout ;
wire \alu_b|kmux_b|A_bus[15]~654_combout ;
wire \alu_b|kmux_b|A_bus[15]~655_combout ;
wire \regBank|inst51|B3[15]~feeder_combout ;
wire \regBank|inst47|B3[15]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[15]~656_combout ;
wire \alu_b|kmux_b|A_bus[15]~657_combout ;
wire \alu_b|kmux_b|A_bus[15]~658_combout ;
wire \alu_b|kmux_b|A_bus[15]~659_combout ;
wire \regBank|inst3|B3[15]~feeder_combout ;
wire \regBank|inst35|B3[15]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[15]~640_combout ;
wire \alu_b|kmux_b|A_bus[15]~641_combout ;
wire \regBank|inst36|B3[15]~feeder_combout ;
wire \regBank|inst|B3[15]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[15]~637_combout ;
wire \alu_b|kmux_b|A_bus[15]~638_combout ;
wire \regBank|inst38|B3[15]~feeder_combout ;
wire \regBank|inst34|B3[15]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[15]~635_combout ;
wire \alu_b|kmux_b|A_bus[15]~636_combout ;
wire \alu_b|kmux_b|A_bus[15]~639_combout ;
wire \regBank|inst33|B3[15]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[15]~633_combout ;
wire \regBank|inst1|B3[15]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[15]~634_combout ;
wire \alu_b|kmux_b|A_bus[15]~642_combout ;
wire \alu_b|kmux_b|A_bus[15]~662_combout ;
wire \alu_b|kmux_b|A_bus[15]~673_combout ;
wire \alu_b|kmux_b|A_bus[15]~674_combout ;
wire \alu_b|alu|Add3~29 ;
wire \alu_b|alu|Add3~30_combout ;
wire \alu_b|alu|Mux0~6_combout ;
wire \alu_b|alu|Mux0~4_combout ;
wire \alu_b|alu|Add2~29 ;
wire \alu_b|alu|Add2~30_combout ;
wire \alu_b|alu|Mux0~5_combout ;
wire \alu_b|alu|Mux0~8_combout ;
wire \alu_b|alu|Mux0~2_combout ;
wire \alu_b|alu|Add0~29 ;
wire \alu_b|alu|Add0~30_combout ;
wire \alu_b|alu|Add1~29 ;
wire \alu_b|alu|Add1~30_combout ;
wire \alu_b|alu|Mux0~3_combout ;
wire \alu_b|alu|Mux0~7_combout ;
wire \regBank|inst66|data_bus[14]~15_combout ;
wire \alu_b|FF_C|out[13]~12_combout ;
wire \regBank|inst66|data_bus[13]~14_combout ;
wire \regBank|inst31|B3[13]~feeder_combout ;
wire \regBank|inst23|B3[13]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[13]~82_combout ;
wire \alu_b|kmux_b|A_bus[13]~83_combout ;
wire \regBank|inst22|B3[13]~feeder_combout ;
wire \regBank|inst26|B3[13]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[13]~75_combout ;
wire \alu_b|kmux_b|A_bus[13]~76_combout ;
wire \regBank|inst57|B3[13]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[13]~77_combout ;
wire \regBank|inst25|B3[13]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[13]~78_combout ;
wire \regBank|inst20|B3[13]~feeder_combout ;
wire \regBank|inst24|B3[13]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[13]~79_combout ;
wire \alu_b|kmux_b|A_bus[13]~80_combout ;
wire \alu_b|kmux_b|A_bus[13]~81_combout ;
wire \alu_b|kmux_b|A_bus[13]~84_combout ;
wire \regBank|inst1|B3[13]~feeder_combout ;
wire \regBank|inst33|B3[13]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[13]~45_combout ;
wire \alu_b|kmux_b|A_bus[13]~46_combout ;
wire \regBank|inst3|B3[13]~feeder_combout ;
wire \regBank|inst35|B3[13]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[13]~52_combout ;
wire \alu_b|kmux_b|A_bus[13]~53_combout ;
wire \regBank|inst36|B3[13]~feeder_combout ;
wire \regBank|inst|B3[13]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[13]~49_combout ;
wire \alu_b|kmux_b|A_bus[13]~50_combout ;
wire \regBank|inst38|B3[13]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[13]~47_combout ;
wire \alu_b|kmux_b|A_bus[13]~48_combout ;
wire \alu_b|kmux_b|A_bus[13]~51_combout ;
wire \alu_b|kmux_b|A_bus[13]~54_combout ;
wire \regBank|inst14|B3[13]~feeder_combout ;
wire \regBank|inst13|B3[13]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[13]~72_combout ;
wire \alu_b|kmux_b|A_bus[13]~73_combout ;
wire \regBank|inst10|B3[13]~feeder_combout ;
wire \regBank|inst9|B3[13]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[13]~57_combout ;
wire \alu_b|kmux_b|A_bus[13]~58_combout ;
wire \regBank|inst17|B3[13]~feeder_combout ;
wire \regBank|inst18|B3[13]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[13]~55_combout ;
wire \alu_b|kmux_b|A_bus[13]~56_combout ;
wire \alu_b|kmux_b|A_bus[13]~59_combout ;
wire \alu_b|kmux_b|A_bus[13]~60_combout ;
wire \regBank|inst46|B3[13]~feeder_combout ;
wire \regBank|inst50|B3[13]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[13]~61_combout ;
wire \alu_b|kmux_b|A_bus[13]~62_combout ;
wire \regBank|inst51|B3[13]~feeder_combout ;
wire \regBank|inst47|B3[13]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[13]~68_combout ;
wire \alu_b|kmux_b|A_bus[13]~69_combout ;
wire \regBank|inst44|B3[13]~feeder_combout ;
wire \regBank|inst48|B3[13]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[13]~65_combout ;
wire \alu_b|kmux_b|A_bus[13]~66_combout ;
wire \regBank|inst49|B3[13]~feeder_combout ;
wire \regBank|inst41|B3[13]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[13]~63_combout ;
wire \alu_b|kmux_b|A_bus[13]~64_combout ;
wire \alu_b|kmux_b|A_bus[13]~67_combout ;
wire \alu_b|kmux_b|A_bus[13]~70_combout ;
wire \alu_b|kmux_b|A_bus[13]~71_combout ;
wire \alu_b|kmux_b|A_bus[13]~74_combout ;
wire \alu_b|kmux_b|A_bus[13]~85_combout ;
wire \alu_b|kmux_b|A_bus[13]~86_combout ;
wire \alu_b|alu|Add2~26_combout ;
wire \alu_b|alu|Mux2~4_combout ;
wire \alu_b|alu|Mux2~5_combout ;
wire \alu_b|alu|Mux2~8_combout ;
wire \alu_b|alu|Add3~26_combout ;
wire \alu_b|alu|Mux2~6_combout ;
wire \alu_b|alu|Add1~26_combout ;
wire \alu_b|alu|Mux2~2_combout ;
wire \alu_b|alu|Mux2~3_combout ;
wire \alu_b|alu|Mux2~7_combout ;
wire \regBank|inst66|data_bus[12]~13_combout ;
wire \regBank|inst31|B3[12]~feeder_combout ;
wire \regBank|inst23|B3[12]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[12]~124_combout ;
wire \alu_b|kmux_b|A_bus[12]~125_combout ;
wire \regBank|inst20|B3[12]~feeder_combout ;
wire \regBank|inst24|B3[12]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[12]~121_combout ;
wire \alu_b|kmux_b|A_bus[12]~122_combout ;
wire \regBank|inst22|B3[12]~feeder_combout ;
wire \regBank|inst58|B3[12]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[12]~119_combout ;
wire \alu_b|kmux_b|A_bus[12]~120_combout ;
wire \alu_b|kmux_b|A_bus[12]~123_combout ;
wire \regBank|inst25|B3[12]~feeder_combout ;
wire \regBank|inst21|B3[12]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[12]~117_combout ;
wire \alu_b|kmux_b|A_bus[12]~118_combout ;
wire \alu_b|kmux_b|A_bus[12]~126_combout ;
wire \regBank|inst16|B3[12]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[12]~87_combout ;
wire \regBank|inst18|B3[12]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[12]~88_combout ;
wire \regBank|inst9|B3[12]~feeder_combout ;
wire \regBank|inst10|B3[12]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[12]~89_combout ;
wire \alu_b|kmux_b|A_bus[12]~90_combout ;
wire \alu_b|kmux_b|A_bus[12]~91_combout ;
wire \alu_b|kmux_b|A_bus[12]~92_combout ;
wire \regBank|inst13|B3[12]~feeder_combout ;
wire \regBank|inst14|B3[12]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[12]~114_combout ;
wire \alu_b|kmux_b|A_bus[12]~115_combout ;
wire \regBank|inst38|B3[12]~feeder_combout ;
wire \regBank|inst2|B3[12]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[12]~93_combout ;
wire \alu_b|kmux_b|A_bus[12]~94_combout ;
wire \regBank|inst3|B3[12]~feeder_combout ;
wire \regBank|inst39|B3[12]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[12]~100_combout ;
wire \alu_b|kmux_b|A_bus[12]~101_combout ;
wire \regBank|inst36|B3[12]~feeder_combout ;
wire \regBank|inst|B3[12]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[12]~97_combout ;
wire \alu_b|kmux_b|A_bus[12]~98_combout ;
wire \regBank|inst1|B3[12]~feeder_combout ;
wire \regBank|inst33|B3[12]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[12]~95_combout ;
wire \alu_b|kmux_b|A_bus[12]~96_combout ;
wire \alu_b|kmux_b|A_bus[12]~99_combout ;
wire \alu_b|kmux_b|A_bus[12]~102_combout ;
wire \regBank|inst47|B3[12]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[12]~110_combout ;
wire \regBank|inst51|B3[12]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[12]~111_combout ;
wire \regBank|inst49|B3[12]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[12]~103_combout ;
wire \alu_b|kmux_b|A_bus[12]~104_combout ;
wire \regBank|inst42|B3[12]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[12]~105_combout ;
wire \regBank|inst46|B3[12]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[12]~106_combout ;
wire \regBank|inst48|B3[12]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[12]~107_combout ;
wire \regBank|inst44|B3[12]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[12]~108_combout ;
wire \alu_b|kmux_b|A_bus[12]~109_combout ;
wire \alu_b|kmux_b|A_bus[12]~112_combout ;
wire \alu_b|kmux_b|A_bus[12]~113_combout ;
wire \alu_b|kmux_b|A_bus[12]~116_combout ;
wire \alu_b|kmux_b|A_bus[12]~127_combout ;
wire \alu_b|kmux_b|A_bus[12]~128_combout ;
wire \alu_b|alu|Add0~24_combout ;
wire \alu_b|alu|Mux3~3_combout ;
wire \alu_b|alu|Mux3~4_combout ;
wire \alu_b|alu|Add2~24_combout ;
wire \alu_b|alu|Mux3~5_combout ;
wire \alu_b|alu|Add3~24_combout ;
wire \alu_b|alu|Mux3~0_combout ;
wire \alu_b|alu|Mux3~1_combout ;
wire \alu_b|alu|Add1~24_combout ;
wire \alu_b|alu|Mux3~2_combout ;
wire \alu_b|alu|Mux3~6_combout ;
wire \regBank|inst66|data_bus[11]~12_combout ;
wire \regBank|inst22|B3[11]~feeder_combout ;
wire \regBank|inst26|B3[11]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[11]~159_combout ;
wire \alu_b|kmux_b|A_bus[11]~160_combout ;
wire \regBank|inst57|B3[11]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[11]~161_combout ;
wire \regBank|inst25|B3[11]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[11]~162_combout ;
wire \regBank|inst24|B3[11]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[11]~163_combout ;
wire \alu_b|kmux_b|A_bus[11]~164_combout ;
wire \alu_b|kmux_b|A_bus[11]~165_combout ;
wire \regBank|inst31|B3[11]~feeder_combout ;
wire \regBank|inst23|B3[11]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[11]~166_combout ;
wire \alu_b|kmux_b|A_bus[11]~167_combout ;
wire \alu_b|kmux_b|A_bus[11]~168_combout ;
wire \regBank|inst46|B3[11]~feeder_combout ;
wire \regBank|inst50|B3[11]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[11]~145_combout ;
wire \alu_b|kmux_b|A_bus[11]~146_combout ;
wire \regBank|inst51|B3[11]~feeder_combout ;
wire \regBank|inst47|B3[11]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[11]~152_combout ;
wire \alu_b|kmux_b|A_bus[11]~153_combout ;
wire \regBank|inst49|B3[11]~feeder_combout ;
wire \regBank|inst41|B3[11]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[11]~147_combout ;
wire \alu_b|kmux_b|A_bus[11]~148_combout ;
wire \regBank|inst44|B3[11]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[11]~149_combout ;
wire \alu_b|kmux_b|A_bus[11]~150_combout ;
wire \alu_b|kmux_b|A_bus[11]~151_combout ;
wire \alu_b|kmux_b|A_bus[11]~154_combout ;
wire \regBank|inst17|B3[11]~feeder_combout ;
wire \regBank|inst18|B3[11]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[11]~139_combout ;
wire \alu_b|kmux_b|A_bus[11]~140_combout ;
wire \regBank|inst9|B3[11]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[11]~141_combout ;
wire \regBank|inst10|B3[11]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[11]~142_combout ;
wire \alu_b|kmux_b|A_bus[11]~143_combout ;
wire \alu_b|kmux_b|A_bus[11]~144_combout ;
wire \alu_b|kmux_b|A_bus[11]~155_combout ;
wire \regBank|inst14|B3[11]~feeder_combout ;
wire \regBank|inst13|B3[11]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[11]~156_combout ;
wire \alu_b|kmux_b|A_bus[11]~157_combout ;
wire \regBank|inst|B3[11]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[11]~133_combout ;
wire \regBank|inst36|B3[11]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[11]~134_combout ;
wire \regBank|inst38|B3[11]~feeder_combout ;
wire \regBank|inst34|B3[11]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[11]~131_combout ;
wire \alu_b|kmux_b|A_bus[11]~132_combout ;
wire \alu_b|kmux_b|A_bus[11]~135_combout ;
wire \regBank|inst1|B3[11]~feeder_combout ;
wire \regBank|inst33|B3[11]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[11]~129_combout ;
wire \alu_b|kmux_b|A_bus[11]~130_combout ;
wire \regBank|inst3|B3[11]~feeder_combout ;
wire \regBank|inst35|B3[11]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[11]~136_combout ;
wire \alu_b|kmux_b|A_bus[11]~137_combout ;
wire \alu_b|kmux_b|A_bus[11]~138_combout ;
wire \alu_b|kmux_b|A_bus[11]~158_combout ;
wire \alu_b|kmux_b|A_bus[11]~169_combout ;
wire \alu_b|kmux_b|A_bus[11]~170_combout ;
wire \alu_b|alu|Mux4~5_combout ;
wire \alu_b|alu|Add2~22_combout ;
wire \alu_b|alu|Mux4~6_combout ;
wire \alu_b|alu|Mux4~9_combout ;
wire \alu_b|alu|Add3~22_combout ;
wire \alu_b|alu|Mux4~7_combout ;
wire \alu_b|alu|Add1~22_combout ;
wire \alu_b|alu|Mux4~3_combout ;
wire \alu_b|alu|Mux4~4_combout ;
wire \alu_b|alu|Mux4~8_combout ;
wire \regBank|inst66|data_bus[10]~11_combout ;
wire \regBank|inst22|B3[10]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[10]~201_combout ;
wire \regBank|inst26|B3[10]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[10]~202_combout ;
wire \regBank|inst31|B3[10]~feeder_combout ;
wire \regBank|inst27|B3[10]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[10]~208_combout ;
wire \alu_b|kmux_b|A_bus[10]~209_combout ;
wire \regBank|inst21|B3[10]~feeder_combout ;
wire \regBank|inst57|B3[10]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[10]~203_combout ;
wire \alu_b|kmux_b|A_bus[10]~204_combout ;
wire \regBank|inst24|B3[10]~feeder_combout ;
wire \regBank|inst20|B3[10]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[10]~205_combout ;
wire \alu_b|kmux_b|A_bus[10]~206_combout ;
wire \alu_b|kmux_b|A_bus[10]~207_combout ;
wire \alu_b|kmux_b|A_bus[10]~210_combout ;
wire \regBank|inst49|B3[10]~feeder_combout ;
wire \regBank|inst45|B3[10]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[10]~187_combout ;
wire \alu_b|kmux_b|A_bus[10]~188_combout ;
wire \regBank|inst44|B3[10]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[10]~191_combout ;
wire \alu_b|kmux_b|A_bus[10]~192_combout ;
wire \regBank|inst46|B3[10]~feeder_combout ;
wire \regBank|inst42|B3[10]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[10]~189_combout ;
wire \alu_b|kmux_b|A_bus[10]~190_combout ;
wire \alu_b|kmux_b|A_bus[10]~193_combout ;
wire \regBank|inst47|B3[10]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[10]~194_combout ;
wire \regBank|inst51|B3[10]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[10]~195_combout ;
wire \alu_b|kmux_b|A_bus[10]~196_combout ;
wire \regBank|inst5|B3[10]~feeder_combout ;
wire \regBank|inst6|B3[10]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[10]~184_combout ;
wire \alu_b|kmux_b|A_bus[10]~185_combout ;
wire \regBank|inst37|B3[10]~feeder_combout ;
wire \regBank|inst38|B3[10]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[10]~177_combout ;
wire \alu_b|kmux_b|A_bus[10]~178_combout ;
wire \regBank|inst34|B3[10]~feeder_combout ;
wire \regBank|inst33|B3[10]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[10]~181_combout ;
wire \alu_b|kmux_b|A_bus[10]~182_combout ;
wire \regBank|inst|B3[10]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[10]~179_combout ;
wire \regBank|inst2|B3[10]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[10]~180_combout ;
wire \alu_b|kmux_b|A_bus[10]~183_combout ;
wire \alu_b|kmux_b|A_bus[10]~186_combout ;
wire \alu_b|kmux_b|A_bus[10]~197_combout ;
wire \regBank|inst14|B3[10]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[10]~198_combout ;
wire \regBank|inst13|B3[10]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[10]~199_combout ;
wire \regBank|inst9|B3[10]~feeder_combout ;
wire \regBank|inst10|B3[10]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[10]~173_combout ;
wire \alu_b|kmux_b|A_bus[10]~174_combout ;
wire \alu_b|kmux_b|A_bus[10]~175_combout ;
wire \regBank|inst16|B3[10]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[10]~171_combout ;
wire \regBank|inst18|B3[10]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[10]~172_combout ;
wire \alu_b|kmux_b|A_bus[10]~176_combout ;
wire \alu_b|kmux_b|A_bus[10]~200_combout ;
wire \alu_b|kmux_b|A_bus[10]~211_combout ;
wire \alu_b|kmux_b|A_bus[10]~212_combout ;
wire \alu_b|alu|Add3~20_combout ;
wire \alu_b|alu|Mux5~0_combout ;
wire \alu_b|alu|Add2~20_combout ;
wire \alu_b|alu|Mux5~3_combout ;
wire \alu_b|alu|Mux5~4_combout ;
wire \alu_b|alu|Mux5~5_combout ;
wire \alu_b|alu|Add1~20_combout ;
wire \alu_b|alu|Mux5~1_combout ;
wire \alu_b|alu|Mux5~2_combout ;
wire \alu_b|alu|Mux5~6_combout ;
wire \regBank|inst66|data_bus[9]~10_combout ;
wire \regBank|inst30|B3[9]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[9]~250_combout ;
wire \regBank|inst31|B3[9]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[9]~251_combout ;
wire \regBank|inst58|B3[9]~feeder_combout ;
wire \regBank|inst57|B3[9]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[9]~247_combout ;
wire \alu_b|kmux_b|A_bus[9]~248_combout ;
wire \regBank|inst26|B3[9]~feeder_combout ;
wire \regBank|inst24|B3[9]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[9]~245_combout ;
wire \alu_b|kmux_b|A_bus[9]~246_combout ;
wire \alu_b|kmux_b|A_bus[9]~249_combout ;
wire \regBank|inst21|B3[9]~feeder_combout ;
wire \regBank|inst22|B3[9]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[9]~243_combout ;
wire \alu_b|kmux_b|A_bus[9]~244_combout ;
wire \alu_b|kmux_b|A_bus[9]~252_combout ;
wire \regBank|inst14|B3[9]~feeder_combout ;
wire \regBank|inst13|B3[9]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[9]~240_combout ;
wire \alu_b|kmux_b|A_bus[9]~241_combout ;
wire \regBank|inst38|B3[9]~feeder_combout ;
wire \regBank|inst34|B3[9]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[9]~215_combout ;
wire \alu_b|kmux_b|A_bus[9]~216_combout ;
wire \regBank|inst36|B3[9]~feeder_combout ;
wire \regBank|inst|B3[9]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[9]~217_combout ;
wire \alu_b|kmux_b|A_bus[9]~218_combout ;
wire \alu_b|kmux_b|A_bus[9]~219_combout ;
wire \regBank|inst35|B3[9]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[9]~220_combout ;
wire \regBank|inst3|B3[9]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[9]~221_combout ;
wire \regBank|inst1|B3[9]~feeder_combout ;
wire \regBank|inst33|B3[9]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[9]~213_combout ;
wire \alu_b|kmux_b|A_bus[9]~214_combout ;
wire \alu_b|kmux_b|A_bus[9]~222_combout ;
wire \regBank|inst41|B3[9]~feeder_combout ;
wire \regBank|inst42|B3[9]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[9]~233_combout ;
wire \alu_b|kmux_b|A_bus[9]~234_combout ;
wire \regBank|inst46|B3[9]~feeder_combout ;
wire \regBank|inst44|B3[9]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[9]~231_combout ;
wire \alu_b|kmux_b|A_bus[9]~232_combout ;
wire \alu_b|kmux_b|A_bus[9]~235_combout ;
wire \regBank|inst49|B3[9]~feeder_combout ;
wire \regBank|inst50|B3[9]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[9]~229_combout ;
wire \alu_b|kmux_b|A_bus[9]~230_combout ;
wire \regBank|inst54|B3[9]~feeder_combout ;
wire \regBank|inst53|B3[9]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[9]~236_combout ;
wire \alu_b|kmux_b|A_bus[9]~237_combout ;
wire \alu_b|kmux_b|A_bus[9]~238_combout ;
wire \regBank|inst10|B3[9]~feeder_combout ;
wire \regBank|inst9|B3[9]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[9]~225_combout ;
wire \alu_b|kmux_b|A_bus[9]~226_combout ;
wire \regBank|inst17|B3[9]~feeder_combout ;
wire \regBank|inst18|B3[9]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[9]~223_combout ;
wire \alu_b|kmux_b|A_bus[9]~224_combout ;
wire \alu_b|kmux_b|A_bus[9]~227_combout ;
wire \alu_b|kmux_b|A_bus[9]~228_combout ;
wire \alu_b|kmux_b|A_bus[9]~239_combout ;
wire \alu_b|kmux_b|A_bus[9]~242_combout ;
wire \alu_b|kmux_b|A_bus[9]~253_combout ;
wire \alu_b|kmux_b|A_bus[9]~254_combout ;
wire \alu_b|alu|Add3~18_combout ;
wire \alu_b|alu|Mux6~6_combout ;
wire \alu_b|alu|Add1~18_combout ;
wire \alu_b|alu|Mux6~2_combout ;
wire \alu_b|alu|Mux6~3_combout ;
wire \alu_b|alu|Add2~18_combout ;
wire \alu_b|alu|Mux6~4_combout ;
wire \alu_b|alu|Mux6~5_combout ;
wire \alu_b|alu|Mux6~8_combout ;
wire \alu_b|alu|Mux6~7_combout ;
wire \regBank|inst66|data_bus[8]~9_combout ;
wire \regBank|inst23|B3[8]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[8]~292_combout ;
wire \alu_b|kmux_b|A_bus[8]~293_combout ;
wire \regBank|inst25|B3[8]~feeder_combout ;
wire \regBank|inst21|B3[8]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[8]~285_combout ;
wire \alu_b|kmux_b|A_bus[8]~286_combout ;
wire \regBank|inst20|B3[8]~feeder_combout ;
wire \regBank|inst24|B3[8]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[8]~289_combout ;
wire \alu_b|kmux_b|A_bus[8]~290_combout ;
wire \regBank|inst22|B3[8]~feeder_combout ;
wire \regBank|inst58|B3[8]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[8]~287_combout ;
wire \alu_b|kmux_b|A_bus[8]~288_combout ;
wire \alu_b|kmux_b|A_bus[8]~291_combout ;
wire \alu_b|kmux_b|A_bus[8]~294_combout ;
wire \regBank|inst14|B3[8]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[8]~282_combout ;
wire \regBank|inst13|B3[8]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[8]~283_combout ;
wire \regBank|inst18|B3[8]~feeder_combout ;
wire \regBank|inst16|B3[8]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[8]~255_combout ;
wire \alu_b|kmux_b|A_bus[8]~256_combout ;
wire \regBank|inst9|B3[8]~feeder_combout ;
wire \regBank|inst10|B3[8]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[8]~257_combout ;
wire \alu_b|kmux_b|A_bus[8]~258_combout ;
wire \alu_b|kmux_b|A_bus[8]~259_combout ;
wire \alu_b|kmux_b|A_bus[8]~260_combout ;
wire \regBank|inst1|B3[8]~feeder_combout ;
wire \regBank|inst2|B3[8]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[8]~261_combout ;
wire \alu_b|kmux_b|A_bus[8]~262_combout ;
wire \regBank|inst6|B3[8]~feeder_combout ;
wire \regBank|inst5|B3[8]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[8]~268_combout ;
wire \alu_b|kmux_b|A_bus[8]~269_combout ;
wire \regBank|inst33|B3[8]~feeder_combout ;
wire \regBank|inst34|B3[8]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[8]~265_combout ;
wire \alu_b|kmux_b|A_bus[8]~266_combout ;
wire \regBank|inst38|B3[8]~feeder_combout ;
wire \regBank|inst36|B3[8]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[8]~263_combout ;
wire \alu_b|kmux_b|A_bus[8]~264_combout ;
wire \alu_b|kmux_b|A_bus[8]~267_combout ;
wire \alu_b|kmux_b|A_bus[8]~270_combout ;
wire \regBank|inst51|B3[8]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[8]~278_combout ;
wire \regBank|inst47|B3[8]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[8]~279_combout ;
wire \regBank|inst46|B3[8]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[8]~271_combout ;
wire \regBank|inst50|B3[8]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[8]~272_combout ;
wire \regBank|inst41|B3[8]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[8]~273_combout ;
wire \regBank|inst45|B3[8]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[8]~274_combout ;
wire \regBank|inst44|B3[8]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[8]~275_combout ;
wire \regBank|inst48|B3[8]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[8]~276_combout ;
wire \alu_b|kmux_b|A_bus[8]~277_combout ;
wire \alu_b|kmux_b|A_bus[8]~280_combout ;
wire \alu_b|kmux_b|A_bus[8]~281_combout ;
wire \alu_b|kmux_b|A_bus[8]~284_combout ;
wire \alu_b|kmux_b|A_bus[8]~295_combout ;
wire \alu_b|kmux_b|A_bus[8]~296_combout ;
wire \alu_b|alu|Add3~16_combout ;
wire \alu_b|alu|Mux7~0_combout ;
wire \alu_b|alu|Add1~16_combout ;
wire \alu_b|alu|Mux7~1_combout ;
wire \alu_b|alu|Mux7~2_combout ;
wire \alu_b|alu|Add2~16_combout ;
wire \alu_b|alu|Mux7~3_combout ;
wire \alu_b|alu|Mux7~4_combout ;
wire \alu_b|alu|Mux7~5_combout ;
wire \alu_b|alu|Mux7~6_combout ;
wire \regBank|inst66|data_bus[7]~8_combout ;
wire \regBank|inst25|B3[7]~feeder_combout ;
wire \regBank|inst26|B3[7]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[7]~327_combout ;
wire \alu_b|kmux_b|A_bus[7]~328_combout ;
wire \regBank|inst31|B3[7]~feeder_combout ;
wire \regBank|inst29|B3[7]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[7]~334_combout ;
wire \alu_b|kmux_b|A_bus[7]~335_combout ;
wire \regBank|inst57|B3[7]~feeder_combout ;
wire \regBank|inst58|B3[7]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[7]~331_combout ;
wire \alu_b|kmux_b|A_bus[7]~332_combout ;
wire \regBank|inst22|B3[7]~feeder_combout ;
wire \regBank|inst20|B3[7]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[7]~329_combout ;
wire \alu_b|kmux_b|A_bus[7]~330_combout ;
wire \alu_b|kmux_b|A_bus[7]~333_combout ;
wire \alu_b|kmux_b|A_bus[7]~336_combout ;
wire \regBank|inst39|B3[7]~feeder_combout ;
wire \regBank|inst35|B3[7]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[7]~304_combout ;
wire \alu_b|kmux_b|A_bus[7]~305_combout ;
wire \regBank|inst2|B3[7]~feeder_combout ;
wire \regBank|inst34|B3[7]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[7]~297_combout ;
wire \alu_b|kmux_b|A_bus[7]~298_combout ;
wire \regBank|inst37|B3[7]~feeder_combout ;
wire \regBank|inst33|B3[7]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[7]~299_combout ;
wire \alu_b|kmux_b|A_bus[7]~300_combout ;
wire \regBank|inst|B3[7]~feeder_combout ;
wire \regBank|inst36|B3[7]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[7]~301_combout ;
wire \alu_b|kmux_b|A_bus[7]~302_combout ;
wire \alu_b|kmux_b|A_bus[7]~303_combout ;
wire \alu_b|kmux_b|A_bus[7]~306_combout ;
wire \regBank|inst53|B3[7]~feeder_combout ;
wire \regBank|inst54|B3[7]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[7]~320_combout ;
wire \alu_b|kmux_b|A_bus[7]~321_combout ;
wire \regBank|inst45|B3[7]~feeder_combout ;
wire \regBank|inst46|B3[7]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[7]~313_combout ;
wire \alu_b|kmux_b|A_bus[7]~314_combout ;
wire \regBank|inst48|B3[7]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[7]~315_combout ;
wire \regBank|inst50|B3[7]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[7]~316_combout ;
wire \regBank|inst42|B3[7]~feeder_combout ;
wire \regBank|inst41|B3[7]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[7]~317_combout ;
wire \alu_b|kmux_b|A_bus[7]~318_combout ;
wire \alu_b|kmux_b|A_bus[7]~319_combout ;
wire \alu_b|kmux_b|A_bus[7]~322_combout ;
wire \regBank|inst17|B3[7]~feeder_combout ;
wire \regBank|inst18|B3[7]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[7]~307_combout ;
wire \alu_b|kmux_b|A_bus[7]~308_combout ;
wire \regBank|inst10|B3[7]~feeder_combout ;
wire \regBank|inst9|B3[7]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[7]~309_combout ;
wire \alu_b|kmux_b|A_bus[7]~310_combout ;
wire \alu_b|kmux_b|A_bus[7]~311_combout ;
wire \alu_b|kmux_b|A_bus[7]~312_combout ;
wire \alu_b|kmux_b|A_bus[7]~323_combout ;
wire \regBank|inst14|B3[7]~feeder_combout ;
wire \regBank|inst13|B3[7]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[7]~324_combout ;
wire \alu_b|kmux_b|A_bus[7]~325_combout ;
wire \alu_b|kmux_b|A_bus[7]~326_combout ;
wire \alu_b|kmux_b|A_bus[7]~337_combout ;
wire \alu_b|kmux_b|A_bus[7]~338_combout ;
wire \alu_b|alu|Mux8~0_combout ;
wire \alu_b|alu|Add1~14_combout ;
wire \alu_b|alu|Mux8~1_combout ;
wire \alu_b|alu|Mux8~6_combout ;
wire \regBank|inst66|data_bus[6]~7_combout ;
wire \alu_b|alu|Add3~10_combout ;
wire \alu_b|alu|Mux10~5_combout ;
wire \alu_b|alu|Mux10~2_combout ;
wire \alu_b|alu|Mux10~3_combout ;
wire \alu_b|alu|Add2~10_combout ;
wire \alu_b|alu|Mux10~4_combout ;
wire \alu_b|FF_C|out[5]~19_combout ;
wire \alu_b|FF_C|out[5]~16_combout ;
wire \alu_b|FF_C|out[5]~4_combout ;
wire \alu_b|FF_C|out[5]~feeder_combout ;
wire \regBank|inst66|data_bus[5]~6_combout ;
wire \regBank|inst30|B3[5]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[5]~418_combout ;
wire \regBank|inst31|B3[5]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[5]~419_combout ;
wire \regBank|inst58|B3[5]~feeder_combout ;
wire \regBank|inst57|B3[5]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[5]~415_combout ;
wire \alu_b|kmux_b|A_bus[5]~416_combout ;
wire \regBank|inst26|B3[5]~feeder_combout ;
wire \regBank|inst24|B3[5]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[5]~413_combout ;
wire \alu_b|kmux_b|A_bus[5]~414_combout ;
wire \alu_b|kmux_b|A_bus[5]~417_combout ;
wire \regBank|inst21|B3[5]~feeder_combout ;
wire \regBank|inst22|B3[5]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[5]~411_combout ;
wire \alu_b|kmux_b|A_bus[5]~412_combout ;
wire \alu_b|kmux_b|A_bus[5]~420_combout ;
wire \regBank|inst13|B3[5]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[5]~408_combout ;
wire \regBank|inst14|B3[5]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[5]~409_combout ;
wire \regBank|inst33|B3[5]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[5]~381_combout ;
wire \regBank|inst1|B3[5]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[5]~382_combout ;
wire \regBank|inst3|B3[5]~feeder_combout ;
wire \regBank|inst35|B3[5]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[5]~388_combout ;
wire \alu_b|kmux_b|A_bus[5]~389_combout ;
wire \regBank|inst36|B3[5]~feeder_combout ;
wire \regBank|inst|B3[5]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[5]~385_combout ;
wire \alu_b|kmux_b|A_bus[5]~386_combout ;
wire \regBank|inst38|B3[5]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[5]~383_combout ;
wire \alu_b|kmux_b|A_bus[5]~384_combout ;
wire \alu_b|kmux_b|A_bus[5]~387_combout ;
wire \alu_b|kmux_b|A_bus[5]~390_combout ;
wire \regBank|inst50|B3[5]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[5]~397_combout ;
wire \regBank|inst49|B3[5]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[5]~398_combout ;
wire \regBank|inst44|B3[5]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[5]~399_combout ;
wire \alu_b|kmux_b|A_bus[5]~400_combout ;
wire \regBank|inst41|B3[5]~feeder_combout ;
wire \regBank|inst42|B3[5]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[5]~401_combout ;
wire \alu_b|kmux_b|A_bus[5]~402_combout ;
wire \alu_b|kmux_b|A_bus[5]~403_combout ;
wire \regBank|inst53|B3[5]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[5]~404_combout ;
wire \regBank|inst54|B3[5]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[5]~405_combout ;
wire \alu_b|kmux_b|A_bus[5]~406_combout ;
wire \regBank|inst60|B3[5]~feeder_combout ;
wire \regBank|inst18|B3[5]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[5]~391_combout ;
wire \regBank|inst17|B3[5]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[5]~392_combout ;
wire \regBank|inst10|B3[5]~feeder_combout ;
wire \regBank|inst9|B3[5]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[5]~393_combout ;
wire \alu_b|kmux_b|A_bus[5]~394_combout ;
wire \alu_b|kmux_b|A_bus[5]~395_combout ;
wire \alu_b|kmux_b|A_bus[5]~396_combout ;
wire \alu_b|kmux_b|A_bus[5]~407_combout ;
wire \alu_b|kmux_b|A_bus[5]~410_combout ;
wire \alu_b|kmux_b|A_bus[5]~421_combout ;
wire \alu_b|kmux_b|A_bus[5]~422_combout ;
wire \alu_b|alu|Mux10~0_combout ;
wire \alu_b|alu|Add1~10_combout ;
wire \alu_b|alu|Mux10~1_combout ;
wire \alu_b|alu|Mux10~6_combout ;
wire \regBank|inst66|data_bus[4]~1_combout ;
wire \regBank|inst61|B3[4]~feeder_combout ;
wire \alu_b|sh|Mux0~0_combout ;
wire \regBank|inst66|data_bus[15]~0_combout ;
wire \regBank|inst67|Mux16~0_combout ;
wire \alu_b|cy_b|CY_out~12_combout ;
wire \alu_b|cy_b|CY_out~13_combout ;
wire \alu_b|cy_b|CY_out~9_combout ;
wire \alu_b|cy_b|CY_out~8_combout ;
wire \alu_b|cy_b|CY_out~10_combout ;
wire \alu_b|alu|Add2~3 ;
wire \alu_b|alu|Add2~4_combout ;
wire \alu_b|alu|Add2~0_combout ;
wire \alu_b|cy_b|CY_out~6_combout ;
wire \alu_b|cy_b|CY_out~7_combout ;
wire \alu_b|cy_b|CY_out~11_combout ;
wire \alu_b|cy_b|CY_out~0_combout ;
wire \alu_b|alu|Add3~6_combout ;
wire \alu_b|cy_b|CY_out~1_combout ;
wire \alu_b|cy_b|CY_out~2_combout ;
wire \alu_b|cy_b|CY_out~3_combout ;
wire \alu_b|cy_b|CY_out~4_combout ;
wire \alu_b|cy_b|CY_out~5_combout ;
wire \alu_b|cy_b|CY_out~14_combout ;
wire \alu_b|cy_b|CY_out~16_combout ;
wire \alu_b|cy_b|CY_out~q ;
wire \alu_b|alu|Add0~0_combout ;
wire \alu_b|alu|Add1~1 ;
wire \alu_b|alu|Add1~2_combout ;
wire \alu_b|alu|Mux14~0_combout ;
wire \alu_b|alu|Mux14~1_combout ;
wire \alu_b|alu|Mux14~3_combout ;
wire \alu_b|alu|Mux14~5_combout ;
wire \alu_b|sh|Mux15~0_combout ;
wire \regBank|inst66|data_bus[0]~5_combout ;
wire \regBank|inst25|B3[0]~feeder_combout ;
wire \regBank|inst57|B3[0]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[0]~591_combout ;
wire \alu_b|kmux_b|A_bus[0]~592_combout ;
wire \regBank|inst20|B3[0]~feeder_combout ;
wire \regBank|inst24|B3[0]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[0]~595_combout ;
wire \alu_b|kmux_b|A_bus[0]~596_combout ;
wire \regBank|inst22|B3[0]~feeder_combout ;
wire \regBank|inst58|B3[0]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[0]~593_combout ;
wire \alu_b|kmux_b|A_bus[0]~594_combout ;
wire \alu_b|kmux_b|A_bus[0]~597_combout ;
wire \regBank|inst27|B3[0]~feeder_combout ;
wire \regBank|inst59|B3[0]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[0]~598_combout ;
wire \alu_b|kmux_b|A_bus[0]~599_combout ;
wire \alu_b|kmux_b|A_bus[0]~600_combout ;
wire \regBank|inst14|B3[0]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[0]~628_combout ;
wire \regBank|inst15|B3[0]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[0]~629_combout ;
wire \regBank|inst18|B3[0]~feeder_combout ;
wire \regBank|inst16|B3[0]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[0]~601_combout ;
wire \alu_b|kmux_b|A_bus[0]~602_combout ;
wire \regBank|inst9|B3[0]~feeder_combout ;
wire \regBank|inst10|B3[0]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[0]~603_combout ;
wire \alu_b|kmux_b|A_bus[0]~604_combout ;
wire \alu_b|kmux_b|A_bus[0]~605_combout ;
wire \alu_b|kmux_b|A_bus[0]~606_combout ;
wire \regBank|inst6|B3[0]~feeder_combout ;
wire \regBank|inst5|B3[0]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[0]~614_combout ;
wire \alu_b|kmux_b|A_bus[0]~615_combout ;
wire \regBank|inst1|B3[0]~feeder_combout ;
wire \regBank|inst2|B3[0]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[0]~607_combout ;
wire \alu_b|kmux_b|A_bus[0]~608_combout ;
wire \regBank|inst38|B3[0]~feeder_combout ;
wire \regBank|inst36|B3[0]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[0]~609_combout ;
wire \alu_b|kmux_b|A_bus[0]~610_combout ;
wire \regBank|inst33|B3[0]~feeder_combout ;
wire \regBank|inst34|B3[0]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[0]~611_combout ;
wire \alu_b|kmux_b|A_bus[0]~612_combout ;
wire \alu_b|kmux_b|A_bus[0]~613_combout ;
wire \alu_b|kmux_b|A_bus[0]~616_combout ;
wire \regBank|inst51|B3[0]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[0]~624_combout ;
wire \regBank|inst47|B3[0]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[0]~625_combout ;
wire \regBank|inst45|B3[0]~feeder_combout ;
wire \regBank|inst41|B3[0]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[0]~619_combout ;
wire \alu_b|kmux_b|A_bus[0]~620_combout ;
wire \regBank|inst48|B3[0]~feeder_combout ;
wire \regBank|inst44|B3[0]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[0]~621_combout ;
wire \alu_b|kmux_b|A_bus[0]~622_combout ;
wire \alu_b|kmux_b|A_bus[0]~623_combout ;
wire \regBank|inst50|B3[0]~feeder_combout ;
wire \regBank|inst46|B3[0]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[0]~617_combout ;
wire \alu_b|kmux_b|A_bus[0]~618_combout ;
wire \alu_b|kmux_b|A_bus[0]~626_combout ;
wire \alu_b|kmux_b|A_bus[0]~627_combout ;
wire \alu_b|kmux_b|A_bus[0]~630_combout ;
wire \alu_b|kmux_b|A_bus[0]~631_combout ;
wire \alu_b|kmux_b|A_bus[0]~632_combout ;
wire \alu_b|alu|Add3~0_combout ;
wire \alu_b|alu|Mux15~5_combout ;
wire \alu_b|alu|Mux15~3_combout ;
wire \alu_b|alu|Mux15~2_combout ;
wire \alu_b|alu|Mux15~4_combout ;
wire \alu_b|alu|Add1~0_combout ;
wire \alu_b|alu|Mux15~0_combout ;
wire \alu_b|alu|Mux15~1_combout ;
wire \alu_b|alu|Mux15~6_combout ;
wire \alu_b|FF_C|out[1]~3_combout ;
wire \regBank|inst66|data_bus[1]~4_combout ;
wire \regBank|inst21|B3[1]~feeder_combout ;
wire \regBank|inst22|B3[1]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[1]~579_combout ;
wire \alu_b|kmux_b|A_bus[1]~580_combout ;
wire \regBank|inst30|B3[1]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[1]~586_combout ;
wire \regBank|inst31|B3[1]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[1]~587_combout ;
wire \regBank|inst59|B3[1]~feeder_combout ;
wire \regBank|inst58|B3[1]~feeder_combout ;
wire \regBank|inst57|B3[1]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[1]~583_combout ;
wire \alu_b|kmux_b|A_bus[1]~584_combout ;
wire \regBank|inst26|B3[1]~feeder_combout ;
wire \regBank|inst24|B3[1]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[1]~581_combout ;
wire \alu_b|kmux_b|A_bus[1]~582_combout ;
wire \alu_b|kmux_b|A_bus[1]~585_combout ;
wire \alu_b|kmux_b|A_bus[1]~588_combout ;
wire \regBank|inst35|B3[1]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[1]~556_combout ;
wire \regBank|inst3|B3[1]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[1]~557_combout ;
wire \regBank|inst1|B3[1]~feeder_combout ;
wire \regBank|inst33|B3[1]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[1]~549_combout ;
wire \alu_b|kmux_b|A_bus[1]~550_combout ;
wire \regBank|inst36|B3[1]~feeder_combout ;
wire \regBank|inst|B3[1]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[1]~553_combout ;
wire \alu_b|kmux_b|A_bus[1]~554_combout ;
wire \regBank|inst34|B3[1]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[1]~551_combout ;
wire \regBank|inst38|B3[1]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[1]~552_combout ;
wire \alu_b|kmux_b|A_bus[1]~555_combout ;
wire \alu_b|kmux_b|A_bus[1]~558_combout ;
wire \regBank|inst13|B3[1]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[1]~576_combout ;
wire \regBank|inst14|B3[1]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[1]~577_combout ;
wire \regBank|inst49|B3[1]~feeder_combout ;
wire \regBank|inst50|B3[1]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[1]~565_combout ;
wire \alu_b|kmux_b|A_bus[1]~566_combout ;
wire \alu_b|kmux_b|A_bus[1]~572_combout ;
wire \regBank|inst54|B3[1]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[1]~573_combout ;
wire \regBank|inst46|B3[1]~feeder_combout ;
wire \regBank|inst44|B3[1]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[1]~567_combout ;
wire \alu_b|kmux_b|A_bus[1]~568_combout ;
wire \regBank|inst41|B3[1]~feeder_combout ;
wire \regBank|inst42|B3[1]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[1]~569_combout ;
wire \alu_b|kmux_b|A_bus[1]~570_combout ;
wire \alu_b|kmux_b|A_bus[1]~571_combout ;
wire \alu_b|kmux_b|A_bus[1]~574_combout ;
wire \regBank|inst10|B3[1]~feeder_combout ;
wire \regBank|inst9|B3[1]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[1]~561_combout ;
wire \alu_b|kmux_b|A_bus[1]~562_combout ;
wire \regBank|inst18|B3[1]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[1]~559_combout ;
wire \regBank|inst17|B3[1]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[1]~560_combout ;
wire \alu_b|kmux_b|A_bus[1]~563_combout ;
wire \alu_b|kmux_b|A_bus[1]~564_combout ;
wire \alu_b|kmux_b|A_bus[1]~575_combout ;
wire \alu_b|kmux_b|A_bus[1]~578_combout ;
wire \alu_b|kmux_b|A_bus[1]~589_combout ;
wire \alu_b|kmux_b|A_bus[1]~590_combout ;
wire \alu_b|alu|Add3~3 ;
wire \alu_b|alu|Add3~4_combout ;
wire \alu_b|alu|Mux13~5_combout ;
wire \alu_b|alu|Add1~4_combout ;
wire \alu_b|alu|Mux13~0_combout ;
wire \alu_b|alu|Mux13~1_combout ;
wire \alu_b|alu|Mux13~3_combout ;
wire \alu_b|alu|Mux13~2_combout ;
wire \alu_b|alu|Mux13~4_combout ;
wire \alu_b|alu|Mux13~6_combout ;
wire \alu_b|FF_C|out[2]~2_combout ;
wire \regBank|inst66|data_bus[2]~3_combout ;
wire \regBank|inst13|B3[2]~feeder_combout ;
wire \regBank|inst14|B3[2]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[2]~534_combout ;
wire \alu_b|kmux_b|A_bus[2]~535_combout ;
wire \regBank|inst16|B3[2]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[2]~507_combout ;
wire \regBank|inst18|B3[2]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[2]~508_combout ;
wire \regBank|inst9|B3[2]~feeder_combout ;
wire \regBank|inst10|B3[2]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[2]~509_combout ;
wire \alu_b|kmux_b|A_bus[2]~510_combout ;
wire \alu_b|kmux_b|A_bus[2]~511_combout ;
wire \alu_b|kmux_b|A_bus[2]~512_combout ;
wire \regBank|inst51|B3[2]~feeder_combout ;
wire \regBank|inst47|B3[2]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[2]~530_combout ;
wire \alu_b|kmux_b|A_bus[2]~531_combout ;
wire \regBank|inst45|B3[2]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[2]~523_combout ;
wire \regBank|inst49|B3[2]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[2]~524_combout ;
wire \regBank|inst46|B3[2]~feeder_combout ;
wire \regBank|inst42|B3[2]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[2]~525_combout ;
wire \alu_b|kmux_b|A_bus[2]~526_combout ;
wire \regBank|inst44|B3[2]~feeder_combout ;
wire \regBank|inst48|B3[2]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[2]~527_combout ;
wire \alu_b|kmux_b|A_bus[2]~528_combout ;
wire \alu_b|kmux_b|A_bus[2]~529_combout ;
wire \alu_b|kmux_b|A_bus[2]~532_combout ;
wire \regBank|inst5|B3[2]~feeder_combout ;
wire \regBank|inst6|B3[2]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[2]~520_combout ;
wire \alu_b|kmux_b|A_bus[2]~521_combout ;
wire \regBank|inst37|B3[2]~feeder_combout ;
wire \regBank|inst38|B3[2]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[2]~513_combout ;
wire \alu_b|kmux_b|A_bus[2]~514_combout ;
wire \regBank|inst2|B3[2]~feeder_combout ;
wire \regBank|inst|B3[2]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[2]~515_combout ;
wire \alu_b|kmux_b|A_bus[2]~516_combout ;
wire \regBank|inst34|B3[2]~feeder_combout ;
wire \regBank|inst33|B3[2]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[2]~517_combout ;
wire \alu_b|kmux_b|A_bus[2]~518_combout ;
wire \alu_b|kmux_b|A_bus[2]~519_combout ;
wire \alu_b|kmux_b|A_bus[2]~522_combout ;
wire \alu_b|kmux_b|A_bus[2]~533_combout ;
wire \alu_b|kmux_b|A_bus[2]~536_combout ;
wire \regBank|inst31|B3[2]~feeder_combout ;
wire \regBank|inst27|B3[2]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[2]~544_combout ;
wire \alu_b|kmux_b|A_bus[2]~545_combout ;
wire \regBank|inst24|B3[2]~feeder_combout ;
wire \regBank|inst20|B3[2]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[2]~541_combout ;
wire \alu_b|kmux_b|A_bus[2]~542_combout ;
wire \regBank|inst21|B3[2]~feeder_combout ;
wire \regBank|inst57|B3[2]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[2]~539_combout ;
wire \alu_b|kmux_b|A_bus[2]~540_combout ;
wire \alu_b|kmux_b|A_bus[2]~543_combout ;
wire \regBank|inst26|B3[2]~feeder_combout ;
wire \regBank|inst22|B3[2]~feeder_combout ;
wire \alu_b|kmux_b|A_bus[2]~537_combout ;
wire \alu_b|kmux_b|A_bus[2]~538_combout ;
wire \alu_b|kmux_b|A_bus[2]~546_combout ;
wire \alu_b|kmux_b|A_bus[2]~547_combout ;
wire \alu_b|kmux_b|A_bus[2]~548_combout ;
wire \alu_b|alu|Add2~5 ;
wire \alu_b|alu|Add2~6_combout ;
wire \alu_b|alu|Mux12~2_combout ;
wire \alu_b|alu|Mux12~4_combout ;
wire \alu_b|alu|Add1~6_combout ;
wire \alu_b|alu|Mux12~0_combout ;
wire \alu_b|alu|Mux12~1_combout ;
wire \alu_b|alu|Mux12~5_combout ;
wire \alu_b|alu|Mux12~6_combout ;
wire \alu_b|FF_C|out[3]~1_combout ;
wire \regBank|inst66|data_bus[3]~2_combout ;
wire \regBank|inst61|B3[3]~feeder_combout ;
wire \block1_b|Mux0~1_combout ;
wire \block1_b|Mux0~3_combout ;
wire \block1_b|Mux0~2_combout ;
wire \block1_b|Mux0~4_combout ;
wire \block1_b|Mux0~5_combout ;
wire \block1_b|Mux0~0_combout ;
wire \block1_b|Mux0~6_combout ;
wire \block1_b|Mux0~7_combout ;
wire \ifu_rev_b|mux_jmp2_b|out[5]~0_combout ;
wire \ifu_rev_b|inc_b|out[0]~0_combout ;
wire \ifu_rev_b|mux_jmp2_b|out[0]~2_combout ;
wire \ifu_rev_b|mux_jmp2_b|out[0]~3_combout ;
wire \and_1~combout ;
wire \inst1|mir1_b|WideOr2~0_combout ;
wire \inst1|mux3_b|out[6]~4_combout ;
wire \inst1|mux3_b|out[6]~5_combout ;
wire \inst1|mux3_b|out[6]~6_combout ;
wire \inst1|mux3_b|out[3]~10_combout ;
wire \stage456_b|UC_3_BLOCK|T[6]~0_combout ;
wire \stage456_b|UC_3_BLOCK|T[4]~2_combout ;
wire \stage456_b|UC_3_BLOCK|T[0]~6_combout ;
wire \stage456_b|UC_1_BLOCK|T[6]~0_combout ;
wire \stage456_b|UC_1_BLOCK|T[4]~2_combout ;
wire \stage456_b|UC_1_BLOCK|T[2]~4_combout ;
wire \stage456_b|UC_1_BLOCK|T[0]~6_combout ;
wire \stage456_b|STAGE5_PIPELINE|T[6]~feeder_combout ;
wire \stage456_b|STAGE5_PIPELINE|T[2]~feeder_combout ;
wire \stage456_b|STAGE5_PIPELINE|T[0]~feeder_combout ;
wire [15:0] \stage456_b|inst|K_out ;
wire [15:0] \regBank|inst61|B3 ;
wire [15:0] \regBank|inst37|B3 ;
wire [19:0] \inst_rom_b|altsyncram_component|auto_generated|q_a ;
wire [4:0] \stackb|inst1|add ;
wire [15:0] \ifu_rev_b|PrC_b|q ;
wire [15:0] \stackb|inst3|data_out ;
wire [15:0] \regBank|inst43|B3 ;
wire [15:0] \stackb|inst|altsyncram_component|auto_generated|q_a ;
wire [6:0] \stage456_b|STAGE3_PIPELINE|T ;
wire [15:0] \regBank|inst44|B3 ;
wire [15:0] \data_b|inst|altsyncram_component|auto_generated|q_a ;
wire [15:0] \alu_b|FF_C|out ;
wire [6:0] \stage456_b|STAGE4_PIPELINE|T ;
wire [5:0] \stage456_b|STAGE3_PIPELINE|busA ;
wire [15:0] \regBank|inst35|B3 ;
wire [15:0] \regBank|inst36|B3 ;
wire [5:0] \stage456_b|STAGE4_PIPELINE|busC ;
wire [6:0] \stage456_b|STAGE5_PIPELINE|T ;
wire [15:0] \regBank|inst18|B3 ;
wire [15:0] \alu_b|FF_A|out ;
wire [15:0] \regBank|inst10|B3 ;
wire [5:0] \stage456_b|STAGE5_PIPELINE|busC ;
wire [15:0] \regBank|inst25|B3 ;
wire [3:0] \stage456_b|STAGE4_PIPELINE|ALUC ;
wire [15:0] \alu_b|FF_B|out ;
wire [15:0] \regBank|inst41|B3 ;
wire [5:0] \stage456_b|STAGE3_PIPELINE|busC ;
wire [15:0] \regBank|inst14|B3 ;
wire [1:0] \stage456_b|STAGE3_PIPELINE|M ;
wire [15:0] \regBank|inst4|B3 ;
wire [1:0] \stage456_b|STAGE4_PIPELINE|SH ;
wire [15:0] \regBank|inst39|B3 ;
wire [3:0] \stage456_b|STAGE3_PIPELINE|ALUC ;
wire [15:0] \regBank|inst17|B3 ;
wire [15:0] \regBank|inst16|B3 ;
wire [15:0] \regBank|inst19|B3 ;
wire [15:0] \regBank|inst60|B3 ;
wire [15:0] \regBank|inst9|B3 ;
wire [15:0] \regBank|inst8|B3 ;
wire [15:0] \regBank|inst11|B3 ;
wire [15:0] \regBank|inst38|B3 ;
wire [15:0] \regBank|inst2|B3 ;
wire [15:0] \regBank|inst34|B3 ;
wire [15:0] \regBank|inst6|B3 ;
wire [15:0] \regBank|inst40|B3 ;
wire [15:0] \regBank|inst1|B3 ;
wire [15:0] \regBank|inst33|B3 ;
wire [15:0] \regBank|inst5|B3 ;
wire [15:0] \regBank|inst|B3 ;
wire [15:0] \regBank|inst32|B3 ;
wire [15:0] \regBank|inst3|B3 ;
wire [15:0] \regBank|inst7|B3 ;
wire [15:0] \regBank|inst49|B3 ;
wire [1:0] \stage456_b|STAGE3_PIPELINE|SH ;
wire [15:0] \regBank|inst45|B3 ;
wire [15:0] \regBank|inst53|B3 ;
wire [15:0] \regBank|inst46|B3 ;
wire [15:0] \regBank|inst50|B3 ;
wire [15:0] \regBank|inst42|B3 ;
wire [15:0] \regBank|inst54|B3 ;
wire [15:0] \regBank|inst48|B3 ;
wire [15:0] \regBank|inst52|B3 ;
wire [15:0] \regBank|inst51|B3 ;
wire [15:0] \regBank|inst47|B3 ;
wire [15:0] \regBank|inst55|B3 ;
wire [15:0] \regBank|inst13|B3 ;
wire [15:0] \regBank|inst12|B3 ;
wire [15:0] \regBank|inst15|B3 ;
wire [15:0] \regBank|inst21|B3 ;
wire [15:0] \regBank|inst57|B3 ;
wire [15:0] \regBank|inst29|B3 ;
wire [15:0] \regBank|inst22|B3 ;
wire [15:0] \regBank|inst26|B3 ;
wire [15:0] \regBank|inst58|B3 ;
wire [15:0] \regBank|inst30|B3 ;
wire [15:0] \regBank|inst20|B3 ;
wire [15:0] \regBank|inst24|B3 ;
wire [15:0] \regBank|inst56|B3 ;
wire [15:0] \regBank|inst28|B3 ;
wire [15:0] \regBank|inst27|B3 ;
wire [15:0] \regBank|inst23|B3 ;
wire [15:0] \regBank|inst59|B3 ;
wire [15:0] \regBank|inst31|B3 ;
wire [5:0] \stage456_b|STAGE3_PIPELINE|busB ;

wire [1:0] \inst_rom_b|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \inst_rom_b|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \inst_rom_b|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \inst_rom_b|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \inst_rom_b|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \inst_rom_b|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \inst_rom_b|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \inst_rom_b|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \inst_rom_b|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \inst_rom_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \stackb|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \data_b|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \data_b|inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \data_b|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \data_b|inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \data_b|inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [1:0] \data_b|inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [1:0] \data_b|inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [1:0] \data_b|inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;

assign \inst_rom_b|altsyncram_component|auto_generated|q_a [18] = \inst_rom_b|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \inst_rom_b|altsyncram_component|auto_generated|q_a [19] = \inst_rom_b|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \inst_rom_b|altsyncram_component|auto_generated|q_a [16] = \inst_rom_b|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \inst_rom_b|altsyncram_component|auto_generated|q_a [17] = \inst_rom_b|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \inst_rom_b|altsyncram_component|auto_generated|q_a [14] = \inst_rom_b|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \inst_rom_b|altsyncram_component|auto_generated|q_a [15] = \inst_rom_b|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \inst_rom_b|altsyncram_component|auto_generated|q_a [12] = \inst_rom_b|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \inst_rom_b|altsyncram_component|auto_generated|q_a [13] = \inst_rom_b|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \inst_rom_b|altsyncram_component|auto_generated|q_a [10] = \inst_rom_b|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \inst_rom_b|altsyncram_component|auto_generated|q_a [11] = \inst_rom_b|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \inst_rom_b|altsyncram_component|auto_generated|q_a [8] = \inst_rom_b|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \inst_rom_b|altsyncram_component|auto_generated|q_a [9] = \inst_rom_b|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \inst_rom_b|altsyncram_component|auto_generated|q_a [6] = \inst_rom_b|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \inst_rom_b|altsyncram_component|auto_generated|q_a [7] = \inst_rom_b|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \inst_rom_b|altsyncram_component|auto_generated|q_a [4] = \inst_rom_b|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \inst_rom_b|altsyncram_component|auto_generated|q_a [5] = \inst_rom_b|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \inst_rom_b|altsyncram_component|auto_generated|q_a [2] = \inst_rom_b|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \inst_rom_b|altsyncram_component|auto_generated|q_a [3] = \inst_rom_b|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \inst_rom_b|altsyncram_component|auto_generated|q_a [0] = \inst_rom_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst_rom_b|altsyncram_component|auto_generated|q_a [1] = \inst_rom_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \stackb|inst|altsyncram_component|auto_generated|q_a [0] = \stackb|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \stackb|inst|altsyncram_component|auto_generated|q_a [1] = \stackb|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \stackb|inst|altsyncram_component|auto_generated|q_a [2] = \stackb|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \stackb|inst|altsyncram_component|auto_generated|q_a [3] = \stackb|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \stackb|inst|altsyncram_component|auto_generated|q_a [4] = \stackb|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \stackb|inst|altsyncram_component|auto_generated|q_a [5] = \stackb|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \stackb|inst|altsyncram_component|auto_generated|q_a [6] = \stackb|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \stackb|inst|altsyncram_component|auto_generated|q_a [7] = \stackb|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \stackb|inst|altsyncram_component|auto_generated|q_a [8] = \stackb|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \stackb|inst|altsyncram_component|auto_generated|q_a [9] = \stackb|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \stackb|inst|altsyncram_component|auto_generated|q_a [10] = \stackb|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \stackb|inst|altsyncram_component|auto_generated|q_a [11] = \stackb|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \stackb|inst|altsyncram_component|auto_generated|q_a [12] = \stackb|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \stackb|inst|altsyncram_component|auto_generated|q_a [13] = \stackb|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \stackb|inst|altsyncram_component|auto_generated|q_a [14] = \stackb|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \stackb|inst|altsyncram_component|auto_generated|q_a [15] = \stackb|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

assign \data_b|inst|altsyncram_component|auto_generated|q_a [4] = \data_b|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \data_b|inst|altsyncram_component|auto_generated|q_a [15] = \data_b|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \data_b|inst|altsyncram_component|auto_generated|q_a [2] = \data_b|inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \data_b|inst|altsyncram_component|auto_generated|q_a [3] = \data_b|inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \data_b|inst|altsyncram_component|auto_generated|q_a [0] = \data_b|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \data_b|inst|altsyncram_component|auto_generated|q_a [1] = \data_b|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \data_b|inst|altsyncram_component|auto_generated|q_a [5] = \data_b|inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \data_b|inst|altsyncram_component|auto_generated|q_a [6] = \data_b|inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];

assign \data_b|inst|altsyncram_component|auto_generated|q_a [7] = \data_b|inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \data_b|inst|altsyncram_component|auto_generated|q_a [8] = \data_b|inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];

assign \data_b|inst|altsyncram_component|auto_generated|q_a [9] = \data_b|inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \data_b|inst|altsyncram_component|auto_generated|q_a [10] = \data_b|inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];

assign \data_b|inst|altsyncram_component|auto_generated|q_a [11] = \data_b|inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];
assign \data_b|inst|altsyncram_component|auto_generated|q_a [12] = \data_b|inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [1];

assign \data_b|inst|altsyncram_component|auto_generated|q_a [13] = \data_b|inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];
assign \data_b|inst|altsyncram_component|auto_generated|q_a [14] = \data_b|inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [1];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \aux_PULL~output (
	.i(\and_1~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_PULL~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_PULL~output .bus_hold = "false";
defparam \aux_PULL~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cycloneive_io_obuf \aux_JMP_signal~output (
	.i(\block1_b|Mux0~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_JMP_signal~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_JMP_signal~output .bus_hold = "false";
defparam \aux_JMP_signal~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N23
cycloneive_io_obuf \aux_H1~output (
	.i(\stage456_b|inst1|inst|H1~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_H1~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_H1~output .bus_hold = "false";
defparam \aux_H1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N9
cycloneive_io_obuf \H2~output (
	.i(\stage456_b|inst1|inst2|H2~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\H2~output_o ),
	.obar());
// synopsys translate_off
defparam \H2~output .bus_hold = "false";
defparam \H2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N16
cycloneive_io_obuf \aux_A3rd[5]~output (
	.i(!\stage456_b|STAGE3_PIPELINE|busA [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_A3rd[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_A3rd[5]~output .bus_hold = "false";
defparam \aux_A3rd[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y34_N23
cycloneive_io_obuf \aux_A3rd[4]~output (
	.i(!\stage456_b|STAGE3_PIPELINE|busA [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_A3rd[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_A3rd[4]~output .bus_hold = "false";
defparam \aux_A3rd[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N2
cycloneive_io_obuf \aux_A3rd[3]~output (
	.i(!\stage456_b|STAGE3_PIPELINE|busA [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_A3rd[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_A3rd[3]~output .bus_hold = "false";
defparam \aux_A3rd[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N16
cycloneive_io_obuf \aux_A3rd[2]~output (
	.i(!\stage456_b|STAGE3_PIPELINE|busA [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_A3rd[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_A3rd[2]~output .bus_hold = "false";
defparam \aux_A3rd[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N23
cycloneive_io_obuf \aux_A3rd[1]~output (
	.i(!\stage456_b|STAGE3_PIPELINE|busA [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_A3rd[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_A3rd[1]~output .bus_hold = "false";
defparam \aux_A3rd[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N16
cycloneive_io_obuf \aux_A3rd[0]~output (
	.i(!\stage456_b|STAGE3_PIPELINE|busA [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_A3rd[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_A3rd[0]~output .bus_hold = "false";
defparam \aux_A3rd[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N2
cycloneive_io_obuf \aux_C4th[5]~output (
	.i(!\stage456_b|STAGE4_PIPELINE|busC [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_C4th[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_C4th[5]~output .bus_hold = "false";
defparam \aux_C4th[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N9
cycloneive_io_obuf \aux_C4th[4]~output (
	.i(!\stage456_b|STAGE4_PIPELINE|busC [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_C4th[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_C4th[4]~output .bus_hold = "false";
defparam \aux_C4th[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N2
cycloneive_io_obuf \aux_C4th[3]~output (
	.i(!\stage456_b|STAGE4_PIPELINE|busC [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_C4th[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_C4th[3]~output .bus_hold = "false";
defparam \aux_C4th[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y25_N2
cycloneive_io_obuf \aux_C4th[2]~output (
	.i(!\stage456_b|STAGE4_PIPELINE|busC [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_C4th[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_C4th[2]~output .bus_hold = "false";
defparam \aux_C4th[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cycloneive_io_obuf \aux_C4th[1]~output (
	.i(!\stage456_b|STAGE4_PIPELINE|busC [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_C4th[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_C4th[1]~output .bus_hold = "false";
defparam \aux_C4th[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N16
cycloneive_io_obuf \aux_C4th[0]~output (
	.i(!\stage456_b|STAGE4_PIPELINE|busC [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_C4th[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_C4th[0]~output .bus_hold = "false";
defparam \aux_C4th[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \aux_C5th[5]~output (
	.i(!\stage456_b|STAGE5_PIPELINE|busC [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_C5th[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_C5th[5]~output .bus_hold = "false";
defparam \aux_C5th[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y26_N23
cycloneive_io_obuf \aux_C5th[4]~output (
	.i(!\stage456_b|STAGE5_PIPELINE|busC [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_C5th[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_C5th[4]~output .bus_hold = "false";
defparam \aux_C5th[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N16
cycloneive_io_obuf \aux_C5th[3]~output (
	.i(!\stage456_b|STAGE5_PIPELINE|busC [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_C5th[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_C5th[3]~output .bus_hold = "false";
defparam \aux_C5th[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N16
cycloneive_io_obuf \aux_C5th[2]~output (
	.i(!\stage456_b|STAGE5_PIPELINE|busC [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_C5th[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_C5th[2]~output .bus_hold = "false";
defparam \aux_C5th[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N9
cycloneive_io_obuf \aux_C5th[1]~output (
	.i(!\stage456_b|STAGE5_PIPELINE|busC [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_C5th[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_C5th[1]~output .bus_hold = "false";
defparam \aux_C5th[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N9
cycloneive_io_obuf \aux_C5th[0]~output (
	.i(!\stage456_b|STAGE5_PIPELINE|busC [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_C5th[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_C5th[0]~output .bus_hold = "false";
defparam \aux_C5th[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y13_N9
cycloneive_io_obuf \aux_ROM_INST[19]~output (
	.i(\inst_rom_b|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_ROM_INST[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_ROM_INST[19]~output .bus_hold = "false";
defparam \aux_ROM_INST[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N2
cycloneive_io_obuf \aux_ROM_INST[18]~output (
	.i(\inst_rom_b|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_ROM_INST[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_ROM_INST[18]~output .bus_hold = "false";
defparam \aux_ROM_INST[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \aux_ROM_INST[17]~output (
	.i(\inst_rom_b|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_ROM_INST[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_ROM_INST[17]~output .bus_hold = "false";
defparam \aux_ROM_INST[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y12_N2
cycloneive_io_obuf \aux_ROM_INST[16]~output (
	.i(\inst_rom_b|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_ROM_INST[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_ROM_INST[16]~output .bus_hold = "false";
defparam \aux_ROM_INST[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N23
cycloneive_io_obuf \aux_ROM_INST[15]~output (
	.i(\inst_rom_b|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_ROM_INST[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_ROM_INST[15]~output .bus_hold = "false";
defparam \aux_ROM_INST[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneive_io_obuf \aux_ROM_INST[14]~output (
	.i(\inst_rom_b|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_ROM_INST[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_ROM_INST[14]~output .bus_hold = "false";
defparam \aux_ROM_INST[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneive_io_obuf \aux_ROM_INST[13]~output (
	.i(\inst_rom_b|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_ROM_INST[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_ROM_INST[13]~output .bus_hold = "false";
defparam \aux_ROM_INST[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N16
cycloneive_io_obuf \aux_ROM_INST[12]~output (
	.i(\inst_rom_b|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_ROM_INST[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_ROM_INST[12]~output .bus_hold = "false";
defparam \aux_ROM_INST[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N9
cycloneive_io_obuf \aux_ROM_INST[11]~output (
	.i(\inst_rom_b|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_ROM_INST[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_ROM_INST[11]~output .bus_hold = "false";
defparam \aux_ROM_INST[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N23
cycloneive_io_obuf \aux_ROM_INST[10]~output (
	.i(\inst_rom_b|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_ROM_INST[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_ROM_INST[10]~output .bus_hold = "false";
defparam \aux_ROM_INST[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
cycloneive_io_obuf \aux_ROM_INST[9]~output (
	.i(\inst_rom_b|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_ROM_INST[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_ROM_INST[9]~output .bus_hold = "false";
defparam \aux_ROM_INST[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \aux_ROM_INST[8]~output (
	.i(\inst_rom_b|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_ROM_INST[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_ROM_INST[8]~output .bus_hold = "false";
defparam \aux_ROM_INST[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y16_N9
cycloneive_io_obuf \aux_ROM_INST[7]~output (
	.i(\inst_rom_b|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_ROM_INST[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_ROM_INST[7]~output .bus_hold = "false";
defparam \aux_ROM_INST[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \aux_ROM_INST[6]~output (
	.i(\inst_rom_b|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_ROM_INST[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_ROM_INST[6]~output .bus_hold = "false";
defparam \aux_ROM_INST[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y10_N16
cycloneive_io_obuf \aux_ROM_INST[5]~output (
	.i(\inst_rom_b|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_ROM_INST[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_ROM_INST[5]~output .bus_hold = "false";
defparam \aux_ROM_INST[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N2
cycloneive_io_obuf \aux_ROM_INST[4]~output (
	.i(\inst_rom_b|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_ROM_INST[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_ROM_INST[4]~output .bus_hold = "false";
defparam \aux_ROM_INST[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
cycloneive_io_obuf \aux_ROM_INST[3]~output (
	.i(\inst_rom_b|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_ROM_INST[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_ROM_INST[3]~output .bus_hold = "false";
defparam \aux_ROM_INST[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \aux_ROM_INST[2]~output (
	.i(\inst_rom_b|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_ROM_INST[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_ROM_INST[2]~output .bus_hold = "false";
defparam \aux_ROM_INST[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N16
cycloneive_io_obuf \aux_ROM_INST[1]~output (
	.i(\inst_rom_b|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_ROM_INST[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_ROM_INST[1]~output .bus_hold = "false";
defparam \aux_ROM_INST[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N9
cycloneive_io_obuf \aux_ROM_INST[0]~output (
	.i(\inst_rom_b|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_ROM_INST[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_ROM_INST[0]~output .bus_hold = "false";
defparam \aux_ROM_INST[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \aux_S2_PC[15]~output (
	.i(\ifu_rev_b|PrC_b|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_S2_PC[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_S2_PC[15]~output .bus_hold = "false";
defparam \aux_S2_PC[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \aux_S2_PC[14]~output (
	.i(\ifu_rev_b|PrC_b|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_S2_PC[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_S2_PC[14]~output .bus_hold = "false";
defparam \aux_S2_PC[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \aux_S2_PC[13]~output (
	.i(\ifu_rev_b|PrC_b|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_S2_PC[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_S2_PC[13]~output .bus_hold = "false";
defparam \aux_S2_PC[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \aux_S2_PC[12]~output (
	.i(\ifu_rev_b|PrC_b|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_S2_PC[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_S2_PC[12]~output .bus_hold = "false";
defparam \aux_S2_PC[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \aux_S2_PC[11]~output (
	.i(\ifu_rev_b|PrC_b|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_S2_PC[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_S2_PC[11]~output .bus_hold = "false";
defparam \aux_S2_PC[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \aux_S2_PC[10]~output (
	.i(\ifu_rev_b|PrC_b|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_S2_PC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_S2_PC[10]~output .bus_hold = "false";
defparam \aux_S2_PC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneive_io_obuf \aux_S2_PC[9]~output (
	.i(\ifu_rev_b|PrC_b|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_S2_PC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_S2_PC[9]~output .bus_hold = "false";
defparam \aux_S2_PC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \aux_S2_PC[8]~output (
	.i(\ifu_rev_b|PrC_b|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_S2_PC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_S2_PC[8]~output .bus_hold = "false";
defparam \aux_S2_PC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \aux_S2_PC[7]~output (
	.i(\ifu_rev_b|PrC_b|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_S2_PC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_S2_PC[7]~output .bus_hold = "false";
defparam \aux_S2_PC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \aux_S2_PC[6]~output (
	.i(\ifu_rev_b|PrC_b|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_S2_PC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_S2_PC[6]~output .bus_hold = "false";
defparam \aux_S2_PC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \aux_S2_PC[5]~output (
	.i(\ifu_rev_b|PrC_b|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_S2_PC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_S2_PC[5]~output .bus_hold = "false";
defparam \aux_S2_PC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneive_io_obuf \aux_S2_PC[4]~output (
	.i(\ifu_rev_b|PrC_b|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_S2_PC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_S2_PC[4]~output .bus_hold = "false";
defparam \aux_S2_PC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \aux_S2_PC[3]~output (
	.i(\ifu_rev_b|PrC_b|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_S2_PC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_S2_PC[3]~output .bus_hold = "false";
defparam \aux_S2_PC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \aux_S2_PC[2]~output (
	.i(\ifu_rev_b|PrC_b|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_S2_PC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_S2_PC[2]~output .bus_hold = "false";
defparam \aux_S2_PC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \aux_S2_PC[1]~output (
	.i(\ifu_rev_b|PrC_b|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_S2_PC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_S2_PC[1]~output .bus_hold = "false";
defparam \aux_S2_PC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N23
cycloneive_io_obuf \aux_S2_PC[0]~output (
	.i(\ifu_rev_b|PrC_b|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_S2_PC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_S2_PC[0]~output .bus_hold = "false";
defparam \aux_S2_PC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \aux_T[6]~output (
	.i(\inst1|mir1_b|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T[6]~output .bus_hold = "false";
defparam \aux_T[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N9
cycloneive_io_obuf \aux_T[5]~output (
	.i(\inst1|mux3_b|out[7]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T[5]~output .bus_hold = "false";
defparam \aux_T[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \aux_T[4]~output (
	.i(\inst1|mux3_b|out[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T[4]~output .bus_hold = "false";
defparam \aux_T[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \aux_T[3]~output (
	.i(\inst1|mux3_b|out[5]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T[3]~output .bus_hold = "false";
defparam \aux_T[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N9
cycloneive_io_obuf \aux_T[2]~output (
	.i(\inst1|mux3_b|out[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T[2]~output .bus_hold = "false";
defparam \aux_T[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y15_N9
cycloneive_io_obuf \aux_T[1]~output (
	.i(\inst1|mux3_b|out[3]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T[1]~output .bus_hold = "false";
defparam \aux_T[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N2
cycloneive_io_obuf \aux_T[0]~output (
	.i(\inst1|mux3_b|out[2]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T[0]~output .bus_hold = "false";
defparam \aux_T[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \aux_T2NOP[6]~output (
	.i(\stage456_b|UC_3_BLOCK|T[6]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T2NOP[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T2NOP[6]~output .bus_hold = "false";
defparam \aux_T2NOP[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \aux_T2NOP[5]~output (
	.i(\stage456_b|UC_3_BLOCK|T[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T2NOP[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T2NOP[5]~output .bus_hold = "false";
defparam \aux_T2NOP[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \aux_T2NOP[4]~output (
	.i(\stage456_b|UC_3_BLOCK|T[4]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T2NOP[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T2NOP[4]~output .bus_hold = "false";
defparam \aux_T2NOP[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N2
cycloneive_io_obuf \aux_T2NOP[3]~output (
	.i(\stage456_b|UC_3_BLOCK|T[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T2NOP[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T2NOP[3]~output .bus_hold = "false";
defparam \aux_T2NOP[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N9
cycloneive_io_obuf \aux_T2NOP[2]~output (
	.i(\stage456_b|UC_3_BLOCK|T[2]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T2NOP[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T2NOP[2]~output .bus_hold = "false";
defparam \aux_T2NOP[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N9
cycloneive_io_obuf \aux_T2NOP[1]~output (
	.i(\stage456_b|UC_3_BLOCK|T[1]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T2NOP[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T2NOP[1]~output .bus_hold = "false";
defparam \aux_T2NOP[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \aux_T2NOP[0]~output (
	.i(\stage456_b|UC_3_BLOCK|T[0]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T2NOP[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T2NOP[0]~output .bus_hold = "false";
defparam \aux_T2NOP[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \aux_T3NOP[6]~output (
	.i(\stage456_b|UC_1_BLOCK|T[6]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T3NOP[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T3NOP[6]~output .bus_hold = "false";
defparam \aux_T3NOP[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
cycloneive_io_obuf \aux_T3NOP[5]~output (
	.i(\stage456_b|UC_1_BLOCK|T[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T3NOP[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T3NOP[5]~output .bus_hold = "false";
defparam \aux_T3NOP[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \aux_T3NOP[4]~output (
	.i(\stage456_b|UC_1_BLOCK|T[4]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T3NOP[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T3NOP[4]~output .bus_hold = "false";
defparam \aux_T3NOP[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N16
cycloneive_io_obuf \aux_T3NOP[3]~output (
	.i(\stage456_b|UC_1_BLOCK|T[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T3NOP[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T3NOP[3]~output .bus_hold = "false";
defparam \aux_T3NOP[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N2
cycloneive_io_obuf \aux_T3NOP[2]~output (
	.i(\stage456_b|UC_1_BLOCK|T[2]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T3NOP[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T3NOP[2]~output .bus_hold = "false";
defparam \aux_T3NOP[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N9
cycloneive_io_obuf \aux_T3NOP[1]~output (
	.i(\stage456_b|UC_1_BLOCK|T[1]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T3NOP[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T3NOP[1]~output .bus_hold = "false";
defparam \aux_T3NOP[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \aux_T3NOP[0]~output (
	.i(\stage456_b|UC_1_BLOCK|T[0]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T3NOP[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T3NOP[0]~output .bus_hold = "false";
defparam \aux_T3NOP[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cycloneive_io_obuf \aux_T3rd[6]~output (
	.i(\stage456_b|STAGE3_PIPELINE|T [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T3rd[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T3rd[6]~output .bus_hold = "false";
defparam \aux_T3rd[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \aux_T3rd[5]~output (
	.i(\stage456_b|STAGE3_PIPELINE|T [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T3rd[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T3rd[5]~output .bus_hold = "false";
defparam \aux_T3rd[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \aux_T3rd[4]~output (
	.i(\stage456_b|STAGE3_PIPELINE|T [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T3rd[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T3rd[4]~output .bus_hold = "false";
defparam \aux_T3rd[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N23
cycloneive_io_obuf \aux_T3rd[3]~output (
	.i(\stage456_b|STAGE3_PIPELINE|T [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T3rd[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T3rd[3]~output .bus_hold = "false";
defparam \aux_T3rd[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N2
cycloneive_io_obuf \aux_T3rd[2]~output (
	.i(\stage456_b|STAGE3_PIPELINE|T [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T3rd[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T3rd[2]~output .bus_hold = "false";
defparam \aux_T3rd[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \aux_T3rd[1]~output (
	.i(\stage456_b|STAGE3_PIPELINE|T [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T3rd[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T3rd[1]~output .bus_hold = "false";
defparam \aux_T3rd[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y7_N9
cycloneive_io_obuf \aux_T3rd[0]~output (
	.i(\stage456_b|STAGE3_PIPELINE|T [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T3rd[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T3rd[0]~output .bus_hold = "false";
defparam \aux_T3rd[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
cycloneive_io_obuf \aux_T4th[6]~output (
	.i(\stage456_b|STAGE4_PIPELINE|T [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T4th[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T4th[6]~output .bus_hold = "false";
defparam \aux_T4th[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N9
cycloneive_io_obuf \aux_T4th[5]~output (
	.i(\stage456_b|STAGE4_PIPELINE|T [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T4th[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T4th[5]~output .bus_hold = "false";
defparam \aux_T4th[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \aux_T4th[4]~output (
	.i(\stage456_b|STAGE4_PIPELINE|T [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T4th[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T4th[4]~output .bus_hold = "false";
defparam \aux_T4th[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N2
cycloneive_io_obuf \aux_T4th[3]~output (
	.i(\stage456_b|STAGE4_PIPELINE|T [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T4th[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T4th[3]~output .bus_hold = "false";
defparam \aux_T4th[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N23
cycloneive_io_obuf \aux_T4th[2]~output (
	.i(\stage456_b|STAGE4_PIPELINE|T [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T4th[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T4th[2]~output .bus_hold = "false";
defparam \aux_T4th[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N2
cycloneive_io_obuf \aux_T4th[1]~output (
	.i(\stage456_b|STAGE4_PIPELINE|T [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T4th[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T4th[1]~output .bus_hold = "false";
defparam \aux_T4th[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \aux_T4th[0]~output (
	.i(\stage456_b|STAGE4_PIPELINE|T [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T4th[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T4th[0]~output .bus_hold = "false";
defparam \aux_T4th[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y8_N23
cycloneive_io_obuf \aux_T5th[6]~output (
	.i(\stage456_b|STAGE5_PIPELINE|T [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T5th[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T5th[6]~output .bus_hold = "false";
defparam \aux_T5th[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \aux_T5th[5]~output (
	.i(\stage456_b|STAGE5_PIPELINE|T [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T5th[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T5th[5]~output .bus_hold = "false";
defparam \aux_T5th[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \aux_T5th[4]~output (
	.i(\stage456_b|STAGE5_PIPELINE|T [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T5th[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T5th[4]~output .bus_hold = "false";
defparam \aux_T5th[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N23
cycloneive_io_obuf \aux_T5th[3]~output (
	.i(\stage456_b|STAGE5_PIPELINE|T [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T5th[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T5th[3]~output .bus_hold = "false";
defparam \aux_T5th[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y24_N23
cycloneive_io_obuf \aux_T5th[2]~output (
	.i(\stage456_b|STAGE5_PIPELINE|T [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T5th[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T5th[2]~output .bus_hold = "false";
defparam \aux_T5th[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N16
cycloneive_io_obuf \aux_T5th[1]~output (
	.i(\stage456_b|STAGE5_PIPELINE|T [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T5th[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T5th[1]~output .bus_hold = "false";
defparam \aux_T5th[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \aux_T5th[0]~output (
	.i(\stage456_b|STAGE5_PIPELINE|T [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aux_T5th[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \aux_T5th[0]~output .bus_hold = "false";
defparam \aux_T5th[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \W_reg[15]~output (
	.i(\regBank|inst61|B3 [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_reg[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_reg[15]~output .bus_hold = "false";
defparam \W_reg[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \W_reg[14]~output (
	.i(\regBank|inst61|B3 [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_reg[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_reg[14]~output .bus_hold = "false";
defparam \W_reg[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \W_reg[13]~output (
	.i(\regBank|inst61|B3 [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_reg[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_reg[13]~output .bus_hold = "false";
defparam \W_reg[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \W_reg[12]~output (
	.i(\regBank|inst61|B3 [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_reg[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_reg[12]~output .bus_hold = "false";
defparam \W_reg[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \W_reg[11]~output (
	.i(\regBank|inst61|B3 [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_reg[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_reg[11]~output .bus_hold = "false";
defparam \W_reg[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N16
cycloneive_io_obuf \W_reg[10]~output (
	.i(\regBank|inst61|B3 [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_reg[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_reg[10]~output .bus_hold = "false";
defparam \W_reg[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N23
cycloneive_io_obuf \W_reg[9]~output (
	.i(\regBank|inst61|B3 [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_reg[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_reg[9]~output .bus_hold = "false";
defparam \W_reg[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneive_io_obuf \W_reg[8]~output (
	.i(\regBank|inst61|B3 [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_reg[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_reg[8]~output .bus_hold = "false";
defparam \W_reg[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N2
cycloneive_io_obuf \W_reg[7]~output (
	.i(\regBank|inst61|B3 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_reg[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_reg[7]~output .bus_hold = "false";
defparam \W_reg[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N23
cycloneive_io_obuf \W_reg[6]~output (
	.i(\regBank|inst61|B3 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_reg[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_reg[6]~output .bus_hold = "false";
defparam \W_reg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N2
cycloneive_io_obuf \W_reg[5]~output (
	.i(\regBank|inst61|B3 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_reg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_reg[5]~output .bus_hold = "false";
defparam \W_reg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N16
cycloneive_io_obuf \W_reg[4]~output (
	.i(\regBank|inst61|B3 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_reg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_reg[4]~output .bus_hold = "false";
defparam \W_reg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N2
cycloneive_io_obuf \W_reg[3]~output (
	.i(\regBank|inst61|B3 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_reg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_reg[3]~output .bus_hold = "false";
defparam \W_reg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N23
cycloneive_io_obuf \W_reg[2]~output (
	.i(\regBank|inst61|B3 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_reg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_reg[2]~output .bus_hold = "false";
defparam \W_reg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N9
cycloneive_io_obuf \W_reg[1]~output (
	.i(\regBank|inst61|B3 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_reg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_reg[1]~output .bus_hold = "false";
defparam \W_reg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N9
cycloneive_io_obuf \W_reg[0]~output (
	.i(\regBank|inst61|B3 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_reg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_reg[0]~output .bus_hold = "false";
defparam \W_reg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \CLOCK_in~input (
	.i(CLOCK_in),
	.ibar(gnd),
	.o(\CLOCK_in~input_o ));
// synopsys translate_off
defparam \CLOCK_in~input .bus_hold = "false";
defparam \CLOCK_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \CLOCK_in~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_in~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_in~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_in~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_in~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X32_Y13_N23
dffeas \ifu_rev_b|PrC_b|q[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\ifu_rev_b|mux_jmp2_b|out[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifu_rev_b|PrC_b|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ifu_rev_b|PrC_b|q[0] .is_wysiwyg = "true";
defparam \ifu_rev_b|PrC_b|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N30
cycloneive_lcell_comb \stackb|inst3|data_out[0]~45 (
// Equation(s):
// \stackb|inst3|data_out[0]~45_combout  = !\ifu_rev_b|PrC_b|q [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\ifu_rev_b|PrC_b|q [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\stackb|inst3|data_out[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \stackb|inst3|data_out[0]~45 .lut_mask = 16'h0F0F;
defparam \stackb|inst3|data_out[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N31
dffeas \stackb|inst3|data_out[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stackb|inst3|data_out[0]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stackb|inst3|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \stackb|inst3|data_out[0] .is_wysiwyg = "true";
defparam \stackb|inst3|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N2
cycloneive_lcell_comb \stackb|inst1|Add0~0 (
// Equation(s):
// \stackb|inst1|Add0~0_combout  = (\and_4~combout  & (\stackb|inst1|add [0] $ (VCC))) # (!\and_4~combout  & (\stackb|inst1|add [0] & VCC))
// \stackb|inst1|Add0~1  = CARRY((\and_4~combout  & \stackb|inst1|add [0]))

	.dataa(\and_4~combout ),
	.datab(\stackb|inst1|add [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\stackb|inst1|Add0~0_combout ),
	.cout(\stackb|inst1|Add0~1 ));
// synopsys translate_off
defparam \stackb|inst1|Add0~0 .lut_mask = 16'h6688;
defparam \stackb|inst1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N4
cycloneive_lcell_comb \stackb|inst1|Add0~2 (
// Equation(s):
// \stackb|inst1|Add0~2_combout  = (\stackb|inst1|add [1] & (!\stackb|inst1|Add0~1 )) # (!\stackb|inst1|add [1] & ((\stackb|inst1|Add0~1 ) # (GND)))
// \stackb|inst1|Add0~3  = CARRY((!\stackb|inst1|Add0~1 ) # (!\stackb|inst1|add [1]))

	.dataa(gnd),
	.datab(\stackb|inst1|add [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stackb|inst1|Add0~1 ),
	.combout(\stackb|inst1|Add0~2_combout ),
	.cout(\stackb|inst1|Add0~3 ));
// synopsys translate_off
defparam \stackb|inst1|Add0~2 .lut_mask = 16'h3C3F;
defparam \stackb|inst1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N16
cycloneive_lcell_comb \stackb|inst1|add[0]~5 (
// Equation(s):
// \stackb|inst1|add[0]~5_combout  = (\and_3~combout  & (\stackb|inst1|Add0~0_combout  $ (VCC))) # (!\and_3~combout  & (\stackb|inst1|Add0~0_combout  & VCC))
// \stackb|inst1|add[0]~6  = CARRY((\and_3~combout  & \stackb|inst1|Add0~0_combout ))

	.dataa(\and_3~combout ),
	.datab(\stackb|inst1|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\stackb|inst1|add[0]~5_combout ),
	.cout(\stackb|inst1|add[0]~6 ));
// synopsys translate_off
defparam \stackb|inst1|add[0]~5 .lut_mask = 16'h6688;
defparam \stackb|inst1|add[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N18
cycloneive_lcell_comb \stackb|inst1|add[1]~7 (
// Equation(s):
// \stackb|inst1|add[1]~7_combout  = (\and_3~combout  & ((\stackb|inst1|Add0~2_combout  & (\stackb|inst1|add[0]~6  & VCC)) # (!\stackb|inst1|Add0~2_combout  & (!\stackb|inst1|add[0]~6 )))) # (!\and_3~combout  & ((\stackb|inst1|Add0~2_combout  & 
// (!\stackb|inst1|add[0]~6 )) # (!\stackb|inst1|Add0~2_combout  & ((\stackb|inst1|add[0]~6 ) # (GND)))))
// \stackb|inst1|add[1]~8  = CARRY((\and_3~combout  & (!\stackb|inst1|Add0~2_combout  & !\stackb|inst1|add[0]~6 )) # (!\and_3~combout  & ((!\stackb|inst1|add[0]~6 ) # (!\stackb|inst1|Add0~2_combout ))))

	.dataa(\and_3~combout ),
	.datab(\stackb|inst1|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\stackb|inst1|add[0]~6 ),
	.combout(\stackb|inst1|add[1]~7_combout ),
	.cout(\stackb|inst1|add[1]~8 ));
// synopsys translate_off
defparam \stackb|inst1|add[1]~7 .lut_mask = 16'h9617;
defparam \stackb|inst1|add[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y12_N19
dffeas \stackb|inst1|add[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stackb|inst1|add[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stackb|inst1|add [1]),
	.prn(vcc));
// synopsys translate_off
defparam \stackb|inst1|add[1] .is_wysiwyg = "true";
defparam \stackb|inst1|add[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N6
cycloneive_lcell_comb \stackb|inst1|Add0~4 (
// Equation(s):
// \stackb|inst1|Add0~4_combout  = (\stackb|inst1|add [2] & (\stackb|inst1|Add0~3  $ (GND))) # (!\stackb|inst1|add [2] & (!\stackb|inst1|Add0~3  & VCC))
// \stackb|inst1|Add0~5  = CARRY((\stackb|inst1|add [2] & !\stackb|inst1|Add0~3 ))

	.dataa(\stackb|inst1|add [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stackb|inst1|Add0~3 ),
	.combout(\stackb|inst1|Add0~4_combout ),
	.cout(\stackb|inst1|Add0~5 ));
// synopsys translate_off
defparam \stackb|inst1|Add0~4 .lut_mask = 16'hA50A;
defparam \stackb|inst1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N20
cycloneive_lcell_comb \stackb|inst1|add[2]~9 (
// Equation(s):
// \stackb|inst1|add[2]~9_combout  = ((\stackb|inst1|Add0~4_combout  $ (\and_3~combout  $ (!\stackb|inst1|add[1]~8 )))) # (GND)
// \stackb|inst1|add[2]~10  = CARRY((\stackb|inst1|Add0~4_combout  & ((\and_3~combout ) # (!\stackb|inst1|add[1]~8 ))) # (!\stackb|inst1|Add0~4_combout  & (\and_3~combout  & !\stackb|inst1|add[1]~8 )))

	.dataa(\stackb|inst1|Add0~4_combout ),
	.datab(\and_3~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\stackb|inst1|add[1]~8 ),
	.combout(\stackb|inst1|add[2]~9_combout ),
	.cout(\stackb|inst1|add[2]~10 ));
// synopsys translate_off
defparam \stackb|inst1|add[2]~9 .lut_mask = 16'h698E;
defparam \stackb|inst1|add[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y12_N21
dffeas \stackb|inst1|add[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stackb|inst1|add[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stackb|inst1|add [2]),
	.prn(vcc));
// synopsys translate_off
defparam \stackb|inst1|add[2] .is_wysiwyg = "true";
defparam \stackb|inst1|add[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N8
cycloneive_lcell_comb \stackb|inst1|Add0~6 (
// Equation(s):
// \stackb|inst1|Add0~6_combout  = (\stackb|inst1|add [3] & (!\stackb|inst1|Add0~5 )) # (!\stackb|inst1|add [3] & ((\stackb|inst1|Add0~5 ) # (GND)))
// \stackb|inst1|Add0~7  = CARRY((!\stackb|inst1|Add0~5 ) # (!\stackb|inst1|add [3]))

	.dataa(\stackb|inst1|add [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stackb|inst1|Add0~5 ),
	.combout(\stackb|inst1|Add0~6_combout ),
	.cout(\stackb|inst1|Add0~7 ));
// synopsys translate_off
defparam \stackb|inst1|Add0~6 .lut_mask = 16'h5A5F;
defparam \stackb|inst1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N22
cycloneive_lcell_comb \stackb|inst1|add[3]~11 (
// Equation(s):
// \stackb|inst1|add[3]~11_combout  = (\and_3~combout  & ((\stackb|inst1|Add0~6_combout  & (\stackb|inst1|add[2]~10  & VCC)) # (!\stackb|inst1|Add0~6_combout  & (!\stackb|inst1|add[2]~10 )))) # (!\and_3~combout  & ((\stackb|inst1|Add0~6_combout  & 
// (!\stackb|inst1|add[2]~10 )) # (!\stackb|inst1|Add0~6_combout  & ((\stackb|inst1|add[2]~10 ) # (GND)))))
// \stackb|inst1|add[3]~12  = CARRY((\and_3~combout  & (!\stackb|inst1|Add0~6_combout  & !\stackb|inst1|add[2]~10 )) # (!\and_3~combout  & ((!\stackb|inst1|add[2]~10 ) # (!\stackb|inst1|Add0~6_combout ))))

	.dataa(\and_3~combout ),
	.datab(\stackb|inst1|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\stackb|inst1|add[2]~10 ),
	.combout(\stackb|inst1|add[3]~11_combout ),
	.cout(\stackb|inst1|add[3]~12 ));
// synopsys translate_off
defparam \stackb|inst1|add[3]~11 .lut_mask = 16'h9617;
defparam \stackb|inst1|add[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y12_N23
dffeas \stackb|inst1|add[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stackb|inst1|add[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stackb|inst1|add [3]),
	.prn(vcc));
// synopsys translate_off
defparam \stackb|inst1|add[3] .is_wysiwyg = "true";
defparam \stackb|inst1|add[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N10
cycloneive_lcell_comb \stackb|inst1|Add0~8 (
// Equation(s):
// \stackb|inst1|Add0~8_combout  = \stackb|inst1|add [4] $ (!\stackb|inst1|Add0~7 )

	.dataa(\stackb|inst1|add [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\stackb|inst1|Add0~7 ),
	.combout(\stackb|inst1|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \stackb|inst1|Add0~8 .lut_mask = 16'hA5A5;
defparam \stackb|inst1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N24
cycloneive_lcell_comb \stackb|inst1|add[4]~13 (
// Equation(s):
// \stackb|inst1|add[4]~13_combout  = \and_3~combout  $ (\stackb|inst1|add[3]~12  $ (!\stackb|inst1|Add0~8_combout ))

	.dataa(\and_3~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\stackb|inst1|Add0~8_combout ),
	.cin(\stackb|inst1|add[3]~12 ),
	.combout(\stackb|inst1|add[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \stackb|inst1|add[4]~13 .lut_mask = 16'h5AA5;
defparam \stackb|inst1|add[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y12_N25
dffeas \stackb|inst1|add[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stackb|inst1|add[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stackb|inst1|add [4]),
	.prn(vcc));
// synopsys translate_off
defparam \stackb|inst1|add[4] .is_wysiwyg = "true";
defparam \stackb|inst1|add[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N17
dffeas \ifu_rev_b|PrC_b|q[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\ifu_rev_b|mux_jmp2_b|out[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifu_rev_b|PrC_b|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ifu_rev_b|PrC_b|q[1] .is_wysiwyg = "true";
defparam \ifu_rev_b|PrC_b|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N0
cycloneive_lcell_comb \stackb|inst3|data_out[1]~15 (
// Equation(s):
// \stackb|inst3|data_out[1]~15_combout  = (\ifu_rev_b|PrC_b|q [0] & (\ifu_rev_b|PrC_b|q [1] $ (VCC))) # (!\ifu_rev_b|PrC_b|q [0] & (\ifu_rev_b|PrC_b|q [1] & VCC))
// \stackb|inst3|data_out[1]~16  = CARRY((\ifu_rev_b|PrC_b|q [0] & \ifu_rev_b|PrC_b|q [1]))

	.dataa(\ifu_rev_b|PrC_b|q [0]),
	.datab(\ifu_rev_b|PrC_b|q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\stackb|inst3|data_out[1]~15_combout ),
	.cout(\stackb|inst3|data_out[1]~16 ));
// synopsys translate_off
defparam \stackb|inst3|data_out[1]~15 .lut_mask = 16'h6688;
defparam \stackb|inst3|data_out[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N1
dffeas \stackb|inst3|data_out[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stackb|inst3|data_out[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stackb|inst3|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \stackb|inst3|data_out[1] .is_wysiwyg = "true";
defparam \stackb|inst3|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N5
dffeas \ifu_rev_b|PrC_b|q[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\ifu_rev_b|mux_jmp2_b|out[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifu_rev_b|PrC_b|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ifu_rev_b|PrC_b|q[2] .is_wysiwyg = "true";
defparam \ifu_rev_b|PrC_b|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N2
cycloneive_lcell_comb \stackb|inst3|data_out[2]~17 (
// Equation(s):
// \stackb|inst3|data_out[2]~17_combout  = (\ifu_rev_b|PrC_b|q [2] & (!\stackb|inst3|data_out[1]~16 )) # (!\ifu_rev_b|PrC_b|q [2] & ((\stackb|inst3|data_out[1]~16 ) # (GND)))
// \stackb|inst3|data_out[2]~18  = CARRY((!\stackb|inst3|data_out[1]~16 ) # (!\ifu_rev_b|PrC_b|q [2]))

	.dataa(gnd),
	.datab(\ifu_rev_b|PrC_b|q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stackb|inst3|data_out[1]~16 ),
	.combout(\stackb|inst3|data_out[2]~17_combout ),
	.cout(\stackb|inst3|data_out[2]~18 ));
// synopsys translate_off
defparam \stackb|inst3|data_out[2]~17 .lut_mask = 16'h3C3F;
defparam \stackb|inst3|data_out[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y8_N3
dffeas \stackb|inst3|data_out[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stackb|inst3|data_out[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stackb|inst3|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \stackb|inst3|data_out[2] .is_wysiwyg = "true";
defparam \stackb|inst3|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N21
dffeas \ifu_rev_b|PrC_b|q[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\ifu_rev_b|mux_jmp2_b|out[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifu_rev_b|PrC_b|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ifu_rev_b|PrC_b|q[3] .is_wysiwyg = "true";
defparam \ifu_rev_b|PrC_b|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N4
cycloneive_lcell_comb \stackb|inst3|data_out[3]~19 (
// Equation(s):
// \stackb|inst3|data_out[3]~19_combout  = (\ifu_rev_b|PrC_b|q [3] & (\stackb|inst3|data_out[2]~18  $ (GND))) # (!\ifu_rev_b|PrC_b|q [3] & (!\stackb|inst3|data_out[2]~18  & VCC))
// \stackb|inst3|data_out[3]~20  = CARRY((\ifu_rev_b|PrC_b|q [3] & !\stackb|inst3|data_out[2]~18 ))

	.dataa(gnd),
	.datab(\ifu_rev_b|PrC_b|q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stackb|inst3|data_out[2]~18 ),
	.combout(\stackb|inst3|data_out[3]~19_combout ),
	.cout(\stackb|inst3|data_out[3]~20 ));
// synopsys translate_off
defparam \stackb|inst3|data_out[3]~19 .lut_mask = 16'hC30C;
defparam \stackb|inst3|data_out[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y8_N5
dffeas \stackb|inst3|data_out[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stackb|inst3|data_out[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stackb|inst3|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \stackb|inst3|data_out[3] .is_wysiwyg = "true";
defparam \stackb|inst3|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N27
dffeas \ifu_rev_b|PrC_b|q[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\ifu_rev_b|mux_jmp2_b|out[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifu_rev_b|PrC_b|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ifu_rev_b|PrC_b|q[4] .is_wysiwyg = "true";
defparam \ifu_rev_b|PrC_b|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N6
cycloneive_lcell_comb \stackb|inst3|data_out[4]~21 (
// Equation(s):
// \stackb|inst3|data_out[4]~21_combout  = (\ifu_rev_b|PrC_b|q [4] & (!\stackb|inst3|data_out[3]~20 )) # (!\ifu_rev_b|PrC_b|q [4] & ((\stackb|inst3|data_out[3]~20 ) # (GND)))
// \stackb|inst3|data_out[4]~22  = CARRY((!\stackb|inst3|data_out[3]~20 ) # (!\ifu_rev_b|PrC_b|q [4]))

	.dataa(gnd),
	.datab(\ifu_rev_b|PrC_b|q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stackb|inst3|data_out[3]~20 ),
	.combout(\stackb|inst3|data_out[4]~21_combout ),
	.cout(\stackb|inst3|data_out[4]~22 ));
// synopsys translate_off
defparam \stackb|inst3|data_out[4]~21 .lut_mask = 16'h3C3F;
defparam \stackb|inst3|data_out[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y8_N7
dffeas \stackb|inst3|data_out[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stackb|inst3|data_out[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stackb|inst3|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \stackb|inst3|data_out[4] .is_wysiwyg = "true";
defparam \stackb|inst3|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y15_N0
cycloneive_ram_block \inst_rom_b|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_in~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\ifu_rev_b|mux_jmp2_b|out[11]~25_combout ,\ifu_rev_b|mux_jmp2_b|out[10]~23_combout ,\ifu_rev_b|mux_jmp2_b|out[9]~21_combout ,\ifu_rev_b|mux_jmp2_b|out[8]~19_combout ,\ifu_rev_b|mux_jmp2_b|out[7]~17_combout ,\ifu_rev_b|mux_jmp2_b|out[6]~15_combout ,
\ifu_rev_b|mux_jmp2_b|out[5]~13_combout ,\ifu_rev_b|mux_jmp2_b|out[4]~11_combout ,\ifu_rev_b|mux_jmp2_b|out[3]~9_combout ,\ifu_rev_b|mux_jmp2_b|out[2]~7_combout ,\ifu_rev_b|mux_jmp2_b|out[1]~5_combout ,\ifu_rev_b|mux_jmp2_b|out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom_b|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a10 .init_file = "INSTRUCTION_ROM_HEX.hex";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "INSTRUCTION_ROM:inst_rom_b|altsyncram:altsyncram_component|altsyncram_sfb1:auto_generated|ALTSYNCRAM";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 20;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N28
cycloneive_lcell_comb \ff_pull|out~feeder (
// Equation(s):
// \ff_pull|out~feeder_combout  = \and_3~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\and_3~combout ),
	.cin(gnd),
	.combout(\ff_pull|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ff_pull|out~feeder .lut_mask = 16'hFF00;
defparam \ff_pull|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y12_N29
dffeas \ff_pull|out (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\ff_pull|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ff_pull|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ff_pull|out .is_wysiwyg = "true";
defparam \ff_pull|out .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y14_N0
cycloneive_ram_block \inst_rom_b|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_in~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\ifu_rev_b|mux_jmp2_b|out[11]~25_combout ,\ifu_rev_b|mux_jmp2_b|out[10]~23_combout ,\ifu_rev_b|mux_jmp2_b|out[9]~21_combout ,\ifu_rev_b|mux_jmp2_b|out[8]~19_combout ,\ifu_rev_b|mux_jmp2_b|out[7]~17_combout ,\ifu_rev_b|mux_jmp2_b|out[6]~15_combout ,
\ifu_rev_b|mux_jmp2_b|out[5]~13_combout ,\ifu_rev_b|mux_jmp2_b|out[4]~11_combout ,\ifu_rev_b|mux_jmp2_b|out[3]~9_combout ,\ifu_rev_b|mux_jmp2_b|out[2]~7_combout ,\ifu_rev_b|mux_jmp2_b|out[1]~5_combout ,\ifu_rev_b|mux_jmp2_b|out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom_b|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a14 .init_file = "INSTRUCTION_ROM_HEX.hex";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "INSTRUCTION_ROM:inst_rom_b|altsyncram:altsyncram_component|altsyncram_sfb1:auto_generated|ALTSYNCRAM";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 20;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N26
cycloneive_lcell_comb \inst1|mux3_b|out[5]~7 (
// Equation(s):
// \inst1|mux3_b|out[5]~7_combout  = (!\inst_rom_b|altsyncram_component|auto_generated|q_a [13] & (\inst_rom_b|altsyncram_component|auto_generated|q_a [15] & !\inst_rom_b|altsyncram_component|auto_generated|q_a [14]))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [13]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [15]),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|mux3_b|out[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|mux3_b|out[5]~7 .lut_mask = 16'h0404;
defparam \inst1|mux3_b|out[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y11_N0
cycloneive_ram_block \inst_rom_b|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_in~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\ifu_rev_b|mux_jmp2_b|out[11]~25_combout ,\ifu_rev_b|mux_jmp2_b|out[10]~23_combout ,\ifu_rev_b|mux_jmp2_b|out[9]~21_combout ,\ifu_rev_b|mux_jmp2_b|out[8]~19_combout ,\ifu_rev_b|mux_jmp2_b|out[7]~17_combout ,\ifu_rev_b|mux_jmp2_b|out[6]~15_combout ,
\ifu_rev_b|mux_jmp2_b|out[5]~13_combout ,\ifu_rev_b|mux_jmp2_b|out[4]~11_combout ,\ifu_rev_b|mux_jmp2_b|out[3]~9_combout ,\ifu_rev_b|mux_jmp2_b|out[2]~7_combout ,\ifu_rev_b|mux_jmp2_b|out[1]~5_combout ,\ifu_rev_b|mux_jmp2_b|out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom_b|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a8 .init_file = "INSTRUCTION_ROM_HEX.hex";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "INSTRUCTION_ROM:inst_rom_b|altsyncram:altsyncram_component|altsyncram_sfb1:auto_generated|ALTSYNCRAM";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 20;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E40000;
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N8
cycloneive_lcell_comb \inst1|mir3_b|WideOr6~0 (
// Equation(s):
// \inst1|mir3_b|WideOr6~0_combout  = (\inst_rom_b|altsyncram_component|auto_generated|q_a [11] & (((!\inst_rom_b|altsyncram_component|auto_generated|q_a [9])) # (!\inst_rom_b|altsyncram_component|auto_generated|q_a [10]))) # 
// (!\inst_rom_b|altsyncram_component|auto_generated|q_a [11] & (!\inst_rom_b|altsyncram_component|auto_generated|q_a [10] & (!\inst_rom_b|altsyncram_component|auto_generated|q_a [9] & \inst_rom_b|altsyncram_component|auto_generated|q_a [8])))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [11]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [10]),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [9]),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\inst1|mir3_b|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|mir3_b|WideOr6~0 .lut_mask = 16'h2B2A;
defparam \inst1|mir3_b|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y12_N0
cycloneive_ram_block \inst_rom_b|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_in~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\ifu_rev_b|mux_jmp2_b|out[11]~25_combout ,\ifu_rev_b|mux_jmp2_b|out[10]~23_combout ,\ifu_rev_b|mux_jmp2_b|out[9]~21_combout ,\ifu_rev_b|mux_jmp2_b|out[8]~19_combout ,\ifu_rev_b|mux_jmp2_b|out[7]~17_combout ,\ifu_rev_b|mux_jmp2_b|out[6]~15_combout ,
\ifu_rev_b|mux_jmp2_b|out[5]~13_combout ,\ifu_rev_b|mux_jmp2_b|out[4]~11_combout ,\ifu_rev_b|mux_jmp2_b|out[3]~9_combout ,\ifu_rev_b|mux_jmp2_b|out[2]~7_combout ,\ifu_rev_b|mux_jmp2_b|out[1]~5_combout ,\ifu_rev_b|mux_jmp2_b|out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom_b|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a18 .init_file = "INSTRUCTION_ROM_HEX.hex";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "INSTRUCTION_ROM:inst_rom_b|altsyncram:altsyncram_component|altsyncram_sfb1:auto_generated|ALTSYNCRAM";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 20;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000090000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000900000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C10000;
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N14
cycloneive_lcell_comb \inst1|band3_b~0 (
// Equation(s):
// \inst1|band3_b~0_combout  = (\inst_rom_b|altsyncram_component|auto_generated|q_a [19]) # ((\inst_rom_b|altsyncram_component|auto_generated|q_a [16]) # ((\inst_rom_b|altsyncram_component|auto_generated|q_a [17]) # 
// (\inst_rom_b|altsyncram_component|auto_generated|q_a [18])))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [19]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [16]),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [17]),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst1|band3_b~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|band3_b~0 .lut_mask = 16'hFFFE;
defparam \inst1|band3_b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N6
cycloneive_lcell_comb \inst1|mux3_b|out[5]~8 (
// Equation(s):
// \inst1|mux3_b|out[5]~8_combout  = (!\inst1|band3_b~0_combout  & ((\inst1|mux3_b|out[5]~7_combout ) # ((\inst1|band2_b~0_combout  & \inst1|mir3_b|WideOr6~0_combout ))))

	.dataa(\inst1|mux3_b|out[5]~7_combout ),
	.datab(\inst1|band2_b~0_combout ),
	.datac(\inst1|mir3_b|WideOr6~0_combout ),
	.datad(\inst1|band3_b~0_combout ),
	.cin(gnd),
	.combout(\inst1|mux3_b|out[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|mux3_b|out[5]~8 .lut_mask = 16'h00EA;
defparam \inst1|mux3_b|out[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N4
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|T[3]~3 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|T[3]~3_combout  = (!\stage456_b|inst1|inst2|H2~9_combout  & (!\stage456_b|inst1|inst|H1~3_combout  & \inst1|mux3_b|out[5]~8_combout ))

	.dataa(\stage456_b|inst1|inst2|H2~9_combout ),
	.datab(\stage456_b|inst1|inst|H1~3_combout ),
	.datac(gnd),
	.datad(\inst1|mux3_b|out[5]~8_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|T[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|T[3]~3 .lut_mask = 16'h1100;
defparam \stage456_b|UC_3_BLOCK|T[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N13
dffeas \stage456_b|STAGE3_PIPELINE|T[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\stage456_b|UC_3_BLOCK|T[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE3_PIPELINE|T [3]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE3_PIPELINE|T[3] .is_wysiwyg = "true";
defparam \stage456_b|STAGE3_PIPELINE|T[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N2
cycloneive_lcell_comb \stage456_b|UC_1_BLOCK|T[3]~3 (
// Equation(s):
// \stage456_b|UC_1_BLOCK|T[3]~3_combout  = (\stage456_b|STAGE3_PIPELINE|T [3] & !\stage456_b|inst1|inst2|H2~9_combout )

	.dataa(\stage456_b|STAGE3_PIPELINE|T [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\stage456_b|inst1|inst2|H2~9_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_1_BLOCK|T[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_1_BLOCK|T[3]~3 .lut_mask = 16'h00AA;
defparam \stage456_b|UC_1_BLOCK|T[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N3
dffeas \stage456_b|STAGE4_PIPELINE|T[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_1_BLOCK|T[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE4_PIPELINE|T [3]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE4_PIPELINE|T[3] .is_wysiwyg = "true";
defparam \stage456_b|STAGE4_PIPELINE|T[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N30
cycloneive_lcell_comb \stage456_b|inst1|inst|always0~1 (
// Equation(s):
// \stage456_b|inst1|inst|always0~1_combout  = (\stage456_b|STAGE3_PIPELINE|T [1]) # ((\stage456_b|STAGE4_PIPELINE|T [1]) # ((\stage456_b|STAGE5_PIPELINE|T [1]) # (\stage456_b|STAGE3_PIPELINE|T [3])))

	.dataa(\stage456_b|STAGE3_PIPELINE|T [1]),
	.datab(\stage456_b|STAGE4_PIPELINE|T [1]),
	.datac(\stage456_b|STAGE5_PIPELINE|T [1]),
	.datad(\stage456_b|STAGE3_PIPELINE|T [3]),
	.cin(gnd),
	.combout(\stage456_b|inst1|inst|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|inst1|inst|always0~1 .lut_mask = 16'hFFFE;
defparam \stage456_b|inst1|inst|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N1
dffeas \stage456_b|STAGE5_PIPELINE|T[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\stage456_b|STAGE4_PIPELINE|T [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE5_PIPELINE|T [3]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE5_PIPELINE|T[3] .is_wysiwyg = "true";
defparam \stage456_b|STAGE5_PIPELINE|T[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N2
cycloneive_lcell_comb \stage456_b|inst1|inst|always0~0 (
// Equation(s):
// \stage456_b|inst1|inst|always0~0_combout  = (\inst_rom_b|altsyncram_component|auto_generated|q_a [19] & (\inst_rom_b|altsyncram_component|auto_generated|q_a [18] & ((\inst_rom_b|altsyncram_component|auto_generated|q_a [17]) # 
// (\inst_rom_b|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [17]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [16]),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [19]),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\stage456_b|inst1|inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|inst1|inst|always0~0 .lut_mask = 16'hE000;
defparam \stage456_b|inst1|inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N0
cycloneive_lcell_comb \stage456_b|inst1|inst|always0~2 (
// Equation(s):
// \stage456_b|inst1|inst|always0~2_combout  = (\stage456_b|inst1|inst|always0~0_combout  & ((\stage456_b|STAGE4_PIPELINE|T [3]) # ((\stage456_b|inst1|inst|always0~1_combout ) # (\stage456_b|STAGE5_PIPELINE|T [3]))))

	.dataa(\stage456_b|STAGE4_PIPELINE|T [3]),
	.datab(\stage456_b|inst1|inst|always0~1_combout ),
	.datac(\stage456_b|STAGE5_PIPELINE|T [3]),
	.datad(\stage456_b|inst1|inst|always0~0_combout ),
	.cin(gnd),
	.combout(\stage456_b|inst1|inst|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|inst1|inst|always0~2 .lut_mask = 16'hFE00;
defparam \stage456_b|inst1|inst|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N18
cycloneive_lcell_comb \stage456_b|inst1|inst|H1~3 (
// Equation(s):
// \stage456_b|inst1|inst|H1~3_combout  = \stage456_b|inst1|inst|always0~2_combout  $ (((\and_1~combout  & ((\ff_push|out~q ) # (\ff_pull|out~q )))))

	.dataa(\ff_push|out~q ),
	.datab(\ff_pull|out~q ),
	.datac(\and_1~combout ),
	.datad(\stage456_b|inst1|inst|always0~2_combout ),
	.cin(gnd),
	.combout(\stage456_b|inst1|inst|H1~3_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|inst1|inst|H1~3 .lut_mask = 16'h1FE0;
defparam \stage456_b|inst1|inst|H1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N22
cycloneive_lcell_comb \ifu_rev_b|mux_jmp2_b|out[5]~1 (
// Equation(s):
// \ifu_rev_b|mux_jmp2_b|out[5]~1_combout  = (!\stage456_b|inst1|inst2|H2~9_combout  & (\block1_b|Mux0~7_combout  & !\stage456_b|inst1|inst|H1~3_combout ))

	.dataa(gnd),
	.datab(\stage456_b|inst1|inst2|H2~9_combout ),
	.datac(\block1_b|Mux0~7_combout ),
	.datad(\stage456_b|inst1|inst|H1~3_combout ),
	.cin(gnd),
	.combout(\ifu_rev_b|mux_jmp2_b|out[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ifu_rev_b|mux_jmp2_b|out[5]~1 .lut_mask = 16'h0030;
defparam \ifu_rev_b|mux_jmp2_b|out[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y8_N0
cycloneive_ram_block \stackb|inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\ff_push|out~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_in~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,\stackb|inst3|data_out [15],\stackb|inst3|data_out [14],\stackb|inst3|data_out [13],\stackb|inst3|data_out [12],\stackb|inst3|data_out [11],\stackb|inst3|data_out [10],\stackb|inst3|data_out [9],\stackb|inst3|data_out [8],\stackb|inst3|data_out [7],\stackb|inst3|data_out [6],
\stackb|inst3|data_out [5],\stackb|inst3|data_out [4],\stackb|inst3|data_out [3],\stackb|inst3|data_out [2],\stackb|inst3|data_out [1],\stackb|inst3|data_out [0]}),
	.portaaddr({\stackb|inst1|add [4],\stackb|inst1|add [3],\stackb|inst1|add [2],\stackb|inst1|add [1],\stackb|inst1|add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\stackb|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \stackb|inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \stackb|inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \stackb|inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "StackBlock:stackb|Stack_memory:inst|altsyncram:altsyncram_component|altsyncram_r4g1:auto_generated|ALTSYNCRAM";
defparam \stackb|inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \stackb|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \stackb|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \stackb|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \stackb|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \stackb|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \stackb|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \stackb|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \stackb|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \stackb|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \stackb|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \stackb|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \stackb|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \stackb|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \stackb|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \stackb|inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N24
cycloneive_lcell_comb \ifu_rev_b|PrC_b|q[15]~0 (
// Equation(s):
// \ifu_rev_b|PrC_b|q[15]~0_combout  = (\and_1~combout  & (\stackb|inst|altsyncram_component|auto_generated|q_a [15])) # (!\and_1~combout  & ((\inst_rom_b|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\stackb|inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [15]),
	.datac(gnd),
	.datad(\and_1~combout ),
	.cin(gnd),
	.combout(\ifu_rev_b|PrC_b|q[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ifu_rev_b|PrC_b|q[15]~0 .lut_mask = 16'hAACC;
defparam \ifu_rev_b|PrC_b|q[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N0
cycloneive_lcell_comb \ifu_rev_b|inc_b|out[0]~0 (
// Equation(s):
// \ifu_rev_b|inc_b|out[0]~0_combout  = \ifu_rev_b|PrC_b|q [0] $ (VCC)
// \ifu_rev_b|inc_b|out[0]~1  = CARRY(\ifu_rev_b|PrC_b|q [0])

	.dataa(gnd),
	.datab(\ifu_rev_b|PrC_b|q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ifu_rev_b|inc_b|out[0]~0_combout ),
	.cout(\ifu_rev_b|inc_b|out[0]~1 ));
// synopsys translate_off
defparam \ifu_rev_b|inc_b|out[0]~0 .lut_mask = 16'h33CC;
defparam \ifu_rev_b|inc_b|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N2
cycloneive_lcell_comb \ifu_rev_b|inc_b|out[1]~2 (
// Equation(s):
// \ifu_rev_b|inc_b|out[1]~2_combout  = (\ifu_rev_b|PrC_b|q [1] & (!\ifu_rev_b|inc_b|out[0]~1 )) # (!\ifu_rev_b|PrC_b|q [1] & ((\ifu_rev_b|inc_b|out[0]~1 ) # (GND)))
// \ifu_rev_b|inc_b|out[1]~3  = CARRY((!\ifu_rev_b|inc_b|out[0]~1 ) # (!\ifu_rev_b|PrC_b|q [1]))

	.dataa(\ifu_rev_b|PrC_b|q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ifu_rev_b|inc_b|out[0]~1 ),
	.combout(\ifu_rev_b|inc_b|out[1]~2_combout ),
	.cout(\ifu_rev_b|inc_b|out[1]~3 ));
// synopsys translate_off
defparam \ifu_rev_b|inc_b|out[1]~2 .lut_mask = 16'h5A5F;
defparam \ifu_rev_b|inc_b|out[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N4
cycloneive_lcell_comb \ifu_rev_b|inc_b|out[2]~4 (
// Equation(s):
// \ifu_rev_b|inc_b|out[2]~4_combout  = (\ifu_rev_b|PrC_b|q [2] & (\ifu_rev_b|inc_b|out[1]~3  $ (GND))) # (!\ifu_rev_b|PrC_b|q [2] & (!\ifu_rev_b|inc_b|out[1]~3  & VCC))
// \ifu_rev_b|inc_b|out[2]~5  = CARRY((\ifu_rev_b|PrC_b|q [2] & !\ifu_rev_b|inc_b|out[1]~3 ))

	.dataa(\ifu_rev_b|PrC_b|q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ifu_rev_b|inc_b|out[1]~3 ),
	.combout(\ifu_rev_b|inc_b|out[2]~4_combout ),
	.cout(\ifu_rev_b|inc_b|out[2]~5 ));
// synopsys translate_off
defparam \ifu_rev_b|inc_b|out[2]~4 .lut_mask = 16'hA50A;
defparam \ifu_rev_b|inc_b|out[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N6
cycloneive_lcell_comb \ifu_rev_b|inc_b|out[3]~6 (
// Equation(s):
// \ifu_rev_b|inc_b|out[3]~6_combout  = (\ifu_rev_b|PrC_b|q [3] & (!\ifu_rev_b|inc_b|out[2]~5 )) # (!\ifu_rev_b|PrC_b|q [3] & ((\ifu_rev_b|inc_b|out[2]~5 ) # (GND)))
// \ifu_rev_b|inc_b|out[3]~7  = CARRY((!\ifu_rev_b|inc_b|out[2]~5 ) # (!\ifu_rev_b|PrC_b|q [3]))

	.dataa(\ifu_rev_b|PrC_b|q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ifu_rev_b|inc_b|out[2]~5 ),
	.combout(\ifu_rev_b|inc_b|out[3]~6_combout ),
	.cout(\ifu_rev_b|inc_b|out[3]~7 ));
// synopsys translate_off
defparam \ifu_rev_b|inc_b|out[3]~6 .lut_mask = 16'h5A5F;
defparam \ifu_rev_b|inc_b|out[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N8
cycloneive_lcell_comb \ifu_rev_b|inc_b|out[4]~8 (
// Equation(s):
// \ifu_rev_b|inc_b|out[4]~8_combout  = (\ifu_rev_b|PrC_b|q [4] & (\ifu_rev_b|inc_b|out[3]~7  $ (GND))) # (!\ifu_rev_b|PrC_b|q [4] & (!\ifu_rev_b|inc_b|out[3]~7  & VCC))
// \ifu_rev_b|inc_b|out[4]~9  = CARRY((\ifu_rev_b|PrC_b|q [4] & !\ifu_rev_b|inc_b|out[3]~7 ))

	.dataa(gnd),
	.datab(\ifu_rev_b|PrC_b|q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ifu_rev_b|inc_b|out[3]~7 ),
	.combout(\ifu_rev_b|inc_b|out[4]~8_combout ),
	.cout(\ifu_rev_b|inc_b|out[4]~9 ));
// synopsys translate_off
defparam \ifu_rev_b|inc_b|out[4]~8 .lut_mask = 16'hC30C;
defparam \ifu_rev_b|inc_b|out[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N10
cycloneive_lcell_comb \ifu_rev_b|inc_b|out[5]~10 (
// Equation(s):
// \ifu_rev_b|inc_b|out[5]~10_combout  = (\ifu_rev_b|PrC_b|q [5] & (!\ifu_rev_b|inc_b|out[4]~9 )) # (!\ifu_rev_b|PrC_b|q [5] & ((\ifu_rev_b|inc_b|out[4]~9 ) # (GND)))
// \ifu_rev_b|inc_b|out[5]~11  = CARRY((!\ifu_rev_b|inc_b|out[4]~9 ) # (!\ifu_rev_b|PrC_b|q [5]))

	.dataa(\ifu_rev_b|PrC_b|q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ifu_rev_b|inc_b|out[4]~9 ),
	.combout(\ifu_rev_b|inc_b|out[5]~10_combout ),
	.cout(\ifu_rev_b|inc_b|out[5]~11 ));
// synopsys translate_off
defparam \ifu_rev_b|inc_b|out[5]~10 .lut_mask = 16'h5A5F;
defparam \ifu_rev_b|inc_b|out[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N12
cycloneive_lcell_comb \ifu_rev_b|inc_b|out[6]~12 (
// Equation(s):
// \ifu_rev_b|inc_b|out[6]~12_combout  = (\ifu_rev_b|PrC_b|q [6] & (\ifu_rev_b|inc_b|out[5]~11  $ (GND))) # (!\ifu_rev_b|PrC_b|q [6] & (!\ifu_rev_b|inc_b|out[5]~11  & VCC))
// \ifu_rev_b|inc_b|out[6]~13  = CARRY((\ifu_rev_b|PrC_b|q [6] & !\ifu_rev_b|inc_b|out[5]~11 ))

	.dataa(\ifu_rev_b|PrC_b|q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ifu_rev_b|inc_b|out[5]~11 ),
	.combout(\ifu_rev_b|inc_b|out[6]~12_combout ),
	.cout(\ifu_rev_b|inc_b|out[6]~13 ));
// synopsys translate_off
defparam \ifu_rev_b|inc_b|out[6]~12 .lut_mask = 16'hA50A;
defparam \ifu_rev_b|inc_b|out[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N14
cycloneive_lcell_comb \ifu_rev_b|inc_b|out[7]~14 (
// Equation(s):
// \ifu_rev_b|inc_b|out[7]~14_combout  = (\ifu_rev_b|PrC_b|q [7] & (!\ifu_rev_b|inc_b|out[6]~13 )) # (!\ifu_rev_b|PrC_b|q [7] & ((\ifu_rev_b|inc_b|out[6]~13 ) # (GND)))
// \ifu_rev_b|inc_b|out[7]~15  = CARRY((!\ifu_rev_b|inc_b|out[6]~13 ) # (!\ifu_rev_b|PrC_b|q [7]))

	.dataa(gnd),
	.datab(\ifu_rev_b|PrC_b|q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ifu_rev_b|inc_b|out[6]~13 ),
	.combout(\ifu_rev_b|inc_b|out[7]~14_combout ),
	.cout(\ifu_rev_b|inc_b|out[7]~15 ));
// synopsys translate_off
defparam \ifu_rev_b|inc_b|out[7]~14 .lut_mask = 16'h3C3F;
defparam \ifu_rev_b|inc_b|out[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N16
cycloneive_lcell_comb \ifu_rev_b|inc_b|out[8]~16 (
// Equation(s):
// \ifu_rev_b|inc_b|out[8]~16_combout  = (\ifu_rev_b|PrC_b|q [8] & (\ifu_rev_b|inc_b|out[7]~15  $ (GND))) # (!\ifu_rev_b|PrC_b|q [8] & (!\ifu_rev_b|inc_b|out[7]~15  & VCC))
// \ifu_rev_b|inc_b|out[8]~17  = CARRY((\ifu_rev_b|PrC_b|q [8] & !\ifu_rev_b|inc_b|out[7]~15 ))

	.dataa(gnd),
	.datab(\ifu_rev_b|PrC_b|q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ifu_rev_b|inc_b|out[7]~15 ),
	.combout(\ifu_rev_b|inc_b|out[8]~16_combout ),
	.cout(\ifu_rev_b|inc_b|out[8]~17 ));
// synopsys translate_off
defparam \ifu_rev_b|inc_b|out[8]~16 .lut_mask = 16'hC30C;
defparam \ifu_rev_b|inc_b|out[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N18
cycloneive_lcell_comb \ifu_rev_b|inc_b|out[9]~18 (
// Equation(s):
// \ifu_rev_b|inc_b|out[9]~18_combout  = (\ifu_rev_b|PrC_b|q [9] & (!\ifu_rev_b|inc_b|out[8]~17 )) # (!\ifu_rev_b|PrC_b|q [9] & ((\ifu_rev_b|inc_b|out[8]~17 ) # (GND)))
// \ifu_rev_b|inc_b|out[9]~19  = CARRY((!\ifu_rev_b|inc_b|out[8]~17 ) # (!\ifu_rev_b|PrC_b|q [9]))

	.dataa(gnd),
	.datab(\ifu_rev_b|PrC_b|q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ifu_rev_b|inc_b|out[8]~17 ),
	.combout(\ifu_rev_b|inc_b|out[9]~18_combout ),
	.cout(\ifu_rev_b|inc_b|out[9]~19 ));
// synopsys translate_off
defparam \ifu_rev_b|inc_b|out[9]~18 .lut_mask = 16'h3C3F;
defparam \ifu_rev_b|inc_b|out[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N20
cycloneive_lcell_comb \ifu_rev_b|inc_b|out[10]~20 (
// Equation(s):
// \ifu_rev_b|inc_b|out[10]~20_combout  = (\ifu_rev_b|PrC_b|q [10] & (\ifu_rev_b|inc_b|out[9]~19  $ (GND))) # (!\ifu_rev_b|PrC_b|q [10] & (!\ifu_rev_b|inc_b|out[9]~19  & VCC))
// \ifu_rev_b|inc_b|out[10]~21  = CARRY((\ifu_rev_b|PrC_b|q [10] & !\ifu_rev_b|inc_b|out[9]~19 ))

	.dataa(gnd),
	.datab(\ifu_rev_b|PrC_b|q [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ifu_rev_b|inc_b|out[9]~19 ),
	.combout(\ifu_rev_b|inc_b|out[10]~20_combout ),
	.cout(\ifu_rev_b|inc_b|out[10]~21 ));
// synopsys translate_off
defparam \ifu_rev_b|inc_b|out[10]~20 .lut_mask = 16'hC30C;
defparam \ifu_rev_b|inc_b|out[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N22
cycloneive_lcell_comb \ifu_rev_b|inc_b|out[11]~22 (
// Equation(s):
// \ifu_rev_b|inc_b|out[11]~22_combout  = (\ifu_rev_b|PrC_b|q [11] & (!\ifu_rev_b|inc_b|out[10]~21 )) # (!\ifu_rev_b|PrC_b|q [11] & ((\ifu_rev_b|inc_b|out[10]~21 ) # (GND)))
// \ifu_rev_b|inc_b|out[11]~23  = CARRY((!\ifu_rev_b|inc_b|out[10]~21 ) # (!\ifu_rev_b|PrC_b|q [11]))

	.dataa(gnd),
	.datab(\ifu_rev_b|PrC_b|q [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ifu_rev_b|inc_b|out[10]~21 ),
	.combout(\ifu_rev_b|inc_b|out[11]~22_combout ),
	.cout(\ifu_rev_b|inc_b|out[11]~23 ));
// synopsys translate_off
defparam \ifu_rev_b|inc_b|out[11]~22 .lut_mask = 16'h3C3F;
defparam \ifu_rev_b|inc_b|out[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N24
cycloneive_lcell_comb \ifu_rev_b|inc_b|out[12]~24 (
// Equation(s):
// \ifu_rev_b|inc_b|out[12]~24_combout  = (\ifu_rev_b|PrC_b|q [12] & (\ifu_rev_b|inc_b|out[11]~23  $ (GND))) # (!\ifu_rev_b|PrC_b|q [12] & (!\ifu_rev_b|inc_b|out[11]~23  & VCC))
// \ifu_rev_b|inc_b|out[12]~25  = CARRY((\ifu_rev_b|PrC_b|q [12] & !\ifu_rev_b|inc_b|out[11]~23 ))

	.dataa(gnd),
	.datab(\ifu_rev_b|PrC_b|q [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ifu_rev_b|inc_b|out[11]~23 ),
	.combout(\ifu_rev_b|inc_b|out[12]~24_combout ),
	.cout(\ifu_rev_b|inc_b|out[12]~25 ));
// synopsys translate_off
defparam \ifu_rev_b|inc_b|out[12]~24 .lut_mask = 16'hC30C;
defparam \ifu_rev_b|inc_b|out[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N26
cycloneive_lcell_comb \ifu_rev_b|inc_b|out[13]~26 (
// Equation(s):
// \ifu_rev_b|inc_b|out[13]~26_combout  = (\ifu_rev_b|PrC_b|q [13] & (!\ifu_rev_b|inc_b|out[12]~25 )) # (!\ifu_rev_b|PrC_b|q [13] & ((\ifu_rev_b|inc_b|out[12]~25 ) # (GND)))
// \ifu_rev_b|inc_b|out[13]~27  = CARRY((!\ifu_rev_b|inc_b|out[12]~25 ) # (!\ifu_rev_b|PrC_b|q [13]))

	.dataa(\ifu_rev_b|PrC_b|q [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ifu_rev_b|inc_b|out[12]~25 ),
	.combout(\ifu_rev_b|inc_b|out[13]~26_combout ),
	.cout(\ifu_rev_b|inc_b|out[13]~27 ));
// synopsys translate_off
defparam \ifu_rev_b|inc_b|out[13]~26 .lut_mask = 16'h5A5F;
defparam \ifu_rev_b|inc_b|out[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N28
cycloneive_lcell_comb \ifu_rev_b|inc_b|out[14]~28 (
// Equation(s):
// \ifu_rev_b|inc_b|out[14]~28_combout  = (\ifu_rev_b|PrC_b|q [14] & (\ifu_rev_b|inc_b|out[13]~27  $ (GND))) # (!\ifu_rev_b|PrC_b|q [14] & (!\ifu_rev_b|inc_b|out[13]~27  & VCC))
// \ifu_rev_b|inc_b|out[14]~29  = CARRY((\ifu_rev_b|PrC_b|q [14] & !\ifu_rev_b|inc_b|out[13]~27 ))

	.dataa(gnd),
	.datab(\ifu_rev_b|PrC_b|q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ifu_rev_b|inc_b|out[13]~27 ),
	.combout(\ifu_rev_b|inc_b|out[14]~28_combout ),
	.cout(\ifu_rev_b|inc_b|out[14]~29 ));
// synopsys translate_off
defparam \ifu_rev_b|inc_b|out[14]~28 .lut_mask = 16'hC30C;
defparam \ifu_rev_b|inc_b|out[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N30
cycloneive_lcell_comb \ifu_rev_b|inc_b|out[15]~30 (
// Equation(s):
// \ifu_rev_b|inc_b|out[15]~30_combout  = \ifu_rev_b|inc_b|out[14]~29  $ (\ifu_rev_b|PrC_b|q [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ifu_rev_b|PrC_b|q [15]),
	.cin(\ifu_rev_b|inc_b|out[14]~29 ),
	.combout(\ifu_rev_b|inc_b|out[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ifu_rev_b|inc_b|out[15]~30 .lut_mask = 16'h0FF0;
defparam \ifu_rev_b|inc_b|out[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X33_Y17_N0
cycloneive_ram_block \inst_rom_b|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_in~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\ifu_rev_b|mux_jmp2_b|out[11]~25_combout ,\ifu_rev_b|mux_jmp2_b|out[10]~23_combout ,\ifu_rev_b|mux_jmp2_b|out[9]~21_combout ,\ifu_rev_b|mux_jmp2_b|out[8]~19_combout ,\ifu_rev_b|mux_jmp2_b|out[7]~17_combout ,\ifu_rev_b|mux_jmp2_b|out[6]~15_combout ,
\ifu_rev_b|mux_jmp2_b|out[5]~13_combout ,\ifu_rev_b|mux_jmp2_b|out[4]~11_combout ,\ifu_rev_b|mux_jmp2_b|out[3]~9_combout ,\ifu_rev_b|mux_jmp2_b|out[2]~7_combout ,\ifu_rev_b|mux_jmp2_b|out[1]~5_combout ,\ifu_rev_b|mux_jmp2_b|out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom_b|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a4 .init_file = "INSTRUCTION_ROM_HEX.hex";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "INSTRUCTION_ROM:inst_rom_b|altsyncram:altsyncram_component|altsyncram_sfb1:auto_generated|ALTSYNCRAM";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 20;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF;
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N20
cycloneive_lcell_comb \inst1|mux2_b|out[4]~0 (
// Equation(s):
// \inst1|mux2_b|out[4]~0_combout  = (\inst1|band2_b~0_combout  & ((\inst_rom_b|altsyncram_component|auto_generated|q_a [11] & ((!\inst_rom_b|altsyncram_component|auto_generated|q_a [10]) # (!\inst_rom_b|altsyncram_component|auto_generated|q_a [9]))) # 
// (!\inst_rom_b|altsyncram_component|auto_generated|q_a [11] & ((\inst_rom_b|altsyncram_component|auto_generated|q_a [10])))))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [11]),
	.datab(\inst1|band2_b~0_combout ),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [9]),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\inst1|mux2_b|out[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|mux2_b|out[4]~0 .lut_mask = 16'h4C88;
defparam \inst1|mux2_b|out[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N22
cycloneive_lcell_comb \inst1|mux3_b|out[4]~9 (
// Equation(s):
// \inst1|mux3_b|out[4]~9_combout  = (!\inst1|band3_b~0_combout  & ((\inst1|mux2_b|out[4]~0_combout ) # (\inst1|mux3_b|out[5]~7_combout )))

	.dataa(\inst1|band3_b~0_combout ),
	.datab(\inst1|mux2_b|out[4]~0_combout ),
	.datac(\inst1|mux3_b|out[5]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|mux3_b|out[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|mux3_b|out[4]~9 .lut_mask = 16'h5454;
defparam \inst1|mux3_b|out[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N26
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|busA[4]~4 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|busA[4]~4_combout  = (!\inst_rom_b|altsyncram_component|auto_generated|q_a [4] & (!\stage456_b|inst1|inst2|H2~9_combout  & (!\stage456_b|inst1|inst|H1~3_combout  & \inst1|mux3_b|out[4]~9_combout )))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [4]),
	.datab(\stage456_b|inst1|inst2|H2~9_combout ),
	.datac(\stage456_b|inst1|inst|H1~3_combout ),
	.datad(\inst1|mux3_b|out[4]~9_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|busA[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|busA[4]~4 .lut_mask = 16'h0100;
defparam \stage456_b|UC_3_BLOCK|busA[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N27
dffeas \stage456_b|STAGE3_PIPELINE|busA[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_3_BLOCK|busA[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE3_PIPELINE|busA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE3_PIPELINE|busA[4] .is_wysiwyg = "true";
defparam \stage456_b|STAGE3_PIPELINE|busA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N16
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|busA[5]~5 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|busA[5]~5_combout  = (!\inst_rom_b|altsyncram_component|auto_generated|q_a [5] & (\inst1|mux3_b|out[4]~9_combout  & !\stage456_b|inst1|inst|H1~3_combout ))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [5]),
	.datab(gnd),
	.datac(\inst1|mux3_b|out[4]~9_combout ),
	.datad(\stage456_b|inst1|inst|H1~3_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|busA[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|busA[5]~5 .lut_mask = 16'h0050;
defparam \stage456_b|UC_3_BLOCK|busA[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N17
dffeas \stage456_b|STAGE3_PIPELINE|busA[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_3_BLOCK|busA[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE3_PIPELINE|busA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE3_PIPELINE|busA[5] .is_wysiwyg = "true";
defparam \stage456_b|STAGE3_PIPELINE|busA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N10
cycloneive_lcell_comb \umux_b|busC[1]~6 (
// Equation(s):
// \umux_b|busC[1]~6_combout  = (!\inst1|band3_b~0_combout  & (\inst_rom_b|altsyncram_component|auto_generated|q_a [15] & ((\inst1|mux3_b|out[5]~7_combout ) # (\inst1|mux2_b|out[4]~0_combout ))))

	.dataa(\inst1|band3_b~0_combout ),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [15]),
	.datac(\inst1|mux3_b|out[5]~7_combout ),
	.datad(\inst1|mux2_b|out[4]~0_combout ),
	.cin(gnd),
	.combout(\umux_b|busC[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \umux_b|busC[1]~6 .lut_mask = 16'h4440;
defparam \umux_b|busC[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N2
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|busC[5]~2 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|busC[5]~2_combout  = (\stage456_b|UC_3_BLOCK|T[3]~3_combout  & ((\umux_b|busC[1]~6_combout  & (!\inst_rom_b|altsyncram_component|auto_generated|q_a [11])) # (!\umux_b|busC[1]~6_combout  & 
// ((!\inst_rom_b|altsyncram_component|auto_generated|q_a [5])))))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [11]),
	.datab(\stage456_b|UC_3_BLOCK|T[3]~3_combout ),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [5]),
	.datad(\umux_b|busC[1]~6_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|busC[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|busC[5]~2 .lut_mask = 16'h440C;
defparam \stage456_b|UC_3_BLOCK|busC[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N3
dffeas \stage456_b|STAGE3_PIPELINE|busC[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_3_BLOCK|busC[5]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE3_PIPELINE|busC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE3_PIPELINE|busC[5] .is_wysiwyg = "true";
defparam \stage456_b|STAGE3_PIPELINE|busC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N8
cycloneive_lcell_comb \stage456_b|UC_1_BLOCK|busC[5]~4 (
// Equation(s):
// \stage456_b|UC_1_BLOCK|busC[5]~4_combout  = (\stage456_b|STAGE3_PIPELINE|busC [5] & !\stage456_b|inst1|inst2|H2~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\stage456_b|STAGE3_PIPELINE|busC [5]),
	.datad(\stage456_b|inst1|inst2|H2~9_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_1_BLOCK|busC[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_1_BLOCK|busC[5]~4 .lut_mask = 16'h00F0;
defparam \stage456_b|UC_1_BLOCK|busC[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N9
dffeas \stage456_b|STAGE4_PIPELINE|busC[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_1_BLOCK|busC[5]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE4_PIPELINE|busC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE4_PIPELINE|busC[5] .is_wysiwyg = "true";
defparam \stage456_b|STAGE4_PIPELINE|busC[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N25
dffeas \stage456_b|STAGE5_PIPELINE|busC[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\stage456_b|STAGE4_PIPELINE|busC [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE5_PIPELINE|busC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE5_PIPELINE|busC[5] .is_wysiwyg = "true";
defparam \stage456_b|STAGE5_PIPELINE|busC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N0
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|busC[4]~3 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|busC[4]~3_combout  = (\stage456_b|UC_3_BLOCK|T[3]~3_combout  & ((\umux_b|busC[1]~6_combout  & ((!\inst_rom_b|altsyncram_component|auto_generated|q_a [10]))) # (!\umux_b|busC[1]~6_combout  & 
// (!\inst_rom_b|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [4]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [10]),
	.datac(\stage456_b|UC_3_BLOCK|T[3]~3_combout ),
	.datad(\umux_b|busC[1]~6_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|busC[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|busC[4]~3 .lut_mask = 16'h3050;
defparam \stage456_b|UC_3_BLOCK|busC[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N1
dffeas \stage456_b|STAGE3_PIPELINE|busC[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_3_BLOCK|busC[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE3_PIPELINE|busC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE3_PIPELINE|busC[4] .is_wysiwyg = "true";
defparam \stage456_b|STAGE3_PIPELINE|busC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N10
cycloneive_lcell_comb \stage456_b|UC_1_BLOCK|busC[4]~5 (
// Equation(s):
// \stage456_b|UC_1_BLOCK|busC[4]~5_combout  = (\stage456_b|STAGE3_PIPELINE|busC [4] & !\stage456_b|inst1|inst2|H2~9_combout )

	.dataa(\stage456_b|STAGE3_PIPELINE|busC [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\stage456_b|inst1|inst2|H2~9_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_1_BLOCK|busC[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_1_BLOCK|busC[4]~5 .lut_mask = 16'h00AA;
defparam \stage456_b|UC_1_BLOCK|busC[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N11
dffeas \stage456_b|STAGE4_PIPELINE|busC[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_1_BLOCK|busC[4]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE4_PIPELINE|busC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE4_PIPELINE|busC[4] .is_wysiwyg = "true";
defparam \stage456_b|STAGE4_PIPELINE|busC[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N19
dffeas \stage456_b|STAGE5_PIPELINE|busC[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\stage456_b|STAGE4_PIPELINE|busC [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE5_PIPELINE|busC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE5_PIPELINE|busC[4] .is_wysiwyg = "true";
defparam \stage456_b|STAGE5_PIPELINE|busC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N24
cycloneive_lcell_comb \stage456_b|inst1|inst2|H2~6 (
// Equation(s):
// \stage456_b|inst1|inst2|H2~6_combout  = (\stage456_b|STAGE3_PIPELINE|busA [4] & (\stage456_b|STAGE5_PIPELINE|busC [4] & (\stage456_b|STAGE3_PIPELINE|busA [5] $ (!\stage456_b|STAGE5_PIPELINE|busC [5])))) # (!\stage456_b|STAGE3_PIPELINE|busA [4] & 
// (!\stage456_b|STAGE5_PIPELINE|busC [4] & (\stage456_b|STAGE3_PIPELINE|busA [5] $ (!\stage456_b|STAGE5_PIPELINE|busC [5]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [4]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [5]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [5]),
	.datad(\stage456_b|STAGE5_PIPELINE|busC [4]),
	.cin(gnd),
	.combout(\stage456_b|inst1|inst2|H2~6_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|inst1|inst2|H2~6 .lut_mask = 16'h8241;
defparam \stage456_b|inst1|inst2|H2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y16_N0
cycloneive_ram_block \inst_rom_b|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_in~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\ifu_rev_b|mux_jmp2_b|out[11]~25_combout ,\ifu_rev_b|mux_jmp2_b|out[10]~23_combout ,\ifu_rev_b|mux_jmp2_b|out[9]~21_combout ,\ifu_rev_b|mux_jmp2_b|out[8]~19_combout ,\ifu_rev_b|mux_jmp2_b|out[7]~17_combout ,\ifu_rev_b|mux_jmp2_b|out[6]~15_combout ,
\ifu_rev_b|mux_jmp2_b|out[5]~13_combout ,\ifu_rev_b|mux_jmp2_b|out[4]~11_combout ,\ifu_rev_b|mux_jmp2_b|out[3]~9_combout ,\ifu_rev_b|mux_jmp2_b|out[2]~7_combout ,\ifu_rev_b|mux_jmp2_b|out[1]~5_combout ,\ifu_rev_b|mux_jmp2_b|out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom_b|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a6 .init_file = "INSTRUCTION_ROM_HEX.hex";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "INSTRUCTION_ROM:inst_rom_b|altsyncram:altsyncram_component|altsyncram_sfb1:auto_generated|ALTSYNCRAM";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 20;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF;
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N12
cycloneive_lcell_comb \inst1|mir4_b|MICROINST[15]~1 (
// Equation(s):
// \inst1|mir4_b|MICROINST[15]~1_combout  = (!\inst_rom_b|altsyncram_component|auto_generated|q_a [5] & (\inst_rom_b|altsyncram_component|auto_generated|q_a [7] & \inst_rom_b|altsyncram_component|auto_generated|q_a [6]))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [5]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\inst1|mir4_b|MICROINST[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|mir4_b|MICROINST[15]~1 .lut_mask = 16'h4400;
defparam \inst1|mir4_b|MICROINST[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N28
cycloneive_lcell_comb \inst1|band_b~0 (
// Equation(s):
// \inst1|band_b~0_combout  = (!\inst_rom_b|altsyncram_component|auto_generated|q_a [8] & (!\inst_rom_b|altsyncram_component|auto_generated|q_a [10] & (!\inst_rom_b|altsyncram_component|auto_generated|q_a [9] & 
// !\inst_rom_b|altsyncram_component|auto_generated|q_a [11])))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [8]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [10]),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [9]),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\inst1|band_b~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|band_b~0 .lut_mask = 16'h0001;
defparam \inst1|band_b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N18
cycloneive_lcell_comb \umux_b|busA[1]~0 (
// Equation(s):
// \umux_b|busA[1]~0_combout  = (\inst1|band_b~0_combout  & (\inst1|band2_b~0_combout  & !\inst1|band3_b~0_combout ))

	.dataa(gnd),
	.datab(\inst1|band_b~0_combout ),
	.datac(\inst1|band2_b~0_combout ),
	.datad(\inst1|band3_b~0_combout ),
	.cin(gnd),
	.combout(\umux_b|busA[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \umux_b|busA[1]~0 .lut_mask = 16'h00C0;
defparam \umux_b|busA[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N24
cycloneive_lcell_comb \umux_b|busA[1]~1 (
// Equation(s):
// \umux_b|busA[1]~1_combout  = ((\inst1|mux2_b|out[4]~0_combout ) # ((\inst1|mux3_b|out[5]~7_combout ) # (!\umux_b|busA[1]~0_combout ))) # (!\inst1|mir4_b|MICROINST[15]~1_combout )

	.dataa(\inst1|mir4_b|MICROINST[15]~1_combout ),
	.datab(\inst1|mux2_b|out[4]~0_combout ),
	.datac(\inst1|mux3_b|out[5]~7_combout ),
	.datad(\umux_b|busA[1]~0_combout ),
	.cin(gnd),
	.combout(\umux_b|busA[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \umux_b|busA[1]~1 .lut_mask = 16'hFDFF;
defparam \umux_b|busA[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N8
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|busA[1]~1 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|busA[1]~1_combout  = (!\stage456_b|inst1|inst|H1~2_combout  & (((!\inst_rom_b|altsyncram_component|auto_generated|q_a [1] & \inst1|mux3_b|out[4]~9_combout )) # (!\umux_b|busA[1]~1_combout )))

	.dataa(\stage456_b|inst1|inst|H1~2_combout ),
	.datab(\umux_b|busA[1]~1_combout ),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst1|mux3_b|out[4]~9_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|busA[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|busA[1]~1 .lut_mask = 16'h1511;
defparam \stage456_b|UC_3_BLOCK|busA[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N9
dffeas \stage456_b|STAGE3_PIPELINE|busA[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_3_BLOCK|busA[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE3_PIPELINE|busA[1] .is_wysiwyg = "true";
defparam \stage456_b|STAGE3_PIPELINE|busA[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y9_N0
cycloneive_ram_block \inst_rom_b|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_in~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\ifu_rev_b|mux_jmp2_b|out[11]~25_combout ,\ifu_rev_b|mux_jmp2_b|out[10]~23_combout ,\ifu_rev_b|mux_jmp2_b|out[9]~21_combout ,\ifu_rev_b|mux_jmp2_b|out[8]~19_combout ,\ifu_rev_b|mux_jmp2_b|out[7]~17_combout ,\ifu_rev_b|mux_jmp2_b|out[6]~15_combout ,
\ifu_rev_b|mux_jmp2_b|out[5]~13_combout ,\ifu_rev_b|mux_jmp2_b|out[4]~11_combout ,\ifu_rev_b|mux_jmp2_b|out[3]~9_combout ,\ifu_rev_b|mux_jmp2_b|out[2]~7_combout ,\ifu_rev_b|mux_jmp2_b|out[1]~5_combout ,\ifu_rev_b|mux_jmp2_b|out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a0 .init_file = "INSTRUCTION_ROM_HEX.hex";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "INSTRUCTION_ROM:inst_rom_b|altsyncram:altsyncram_component|altsyncram_sfb1:auto_generated|ALTSYNCRAM";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 20;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000;
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N14
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|busA[0]~0 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|busA[0]~0_combout  = (!\stage456_b|inst1|inst2|H2~9_combout  & (!\stage456_b|inst1|inst|H1~3_combout  & (!\inst_rom_b|altsyncram_component|auto_generated|q_a [0] & \inst1|mux3_b|out[4]~9_combout )))

	.dataa(\stage456_b|inst1|inst2|H2~9_combout ),
	.datab(\stage456_b|inst1|inst|H1~3_combout ),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst1|mux3_b|out[4]~9_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|busA[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|busA[0]~0 .lut_mask = 16'h0100;
defparam \stage456_b|UC_3_BLOCK|busA[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N15
dffeas \stage456_b|STAGE3_PIPELINE|busA[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_3_BLOCK|busA[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE3_PIPELINE|busA[0] .is_wysiwyg = "true";
defparam \stage456_b|STAGE3_PIPELINE|busA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N4
cycloneive_lcell_comb \umux_b|busC[1]~1 (
// Equation(s):
// \umux_b|busC[1]~1_combout  = (\inst1|band3_b~0_combout  & ((\inst_rom_b|altsyncram_component|auto_generated|q_a [19]) # ((!\inst_rom_b|altsyncram_component|auto_generated|q_a [18])))) # (!\inst1|band3_b~0_combout  & (((\inst1|mux2_b|out[3]~2_combout ))))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [19]),
	.datab(\inst1|band3_b~0_combout ),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [18]),
	.datad(\inst1|mux2_b|out[3]~2_combout ),
	.cin(gnd),
	.combout(\umux_b|busC[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \umux_b|busC[1]~1 .lut_mask = 16'hBF8C;
defparam \umux_b|busC[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N20
cycloneive_lcell_comb \umux_b|busC[1]~0 (
// Equation(s):
// \umux_b|busC[1]~0_combout  = (\inst_rom_b|altsyncram_component|auto_generated|q_a [15] & ((\inst1|mux3_b|out[4]~9_combout  & (\inst_rom_b|altsyncram_component|auto_generated|q_a [7])) # (!\inst1|mux3_b|out[4]~9_combout  & 
// ((\inst_rom_b|altsyncram_component|auto_generated|q_a [1]))))) # (!\inst_rom_b|altsyncram_component|auto_generated|q_a [15] & (((\inst_rom_b|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [15]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [7]),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst1|mux3_b|out[4]~9_combout ),
	.cin(gnd),
	.combout(\umux_b|busC[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \umux_b|busC[1]~0 .lut_mask = 16'hD8F0;
defparam \umux_b|busC[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N22
cycloneive_lcell_comb \umux_b|busC[1]~2 (
// Equation(s):
// \umux_b|busC[1]~2_combout  = (!\stage456_b|inst1|inst|H1~2_combout  & ((\inst1|mux3_b|out[5]~8_combout  & ((!\umux_b|busC[1]~0_combout ))) # (!\inst1|mux3_b|out[5]~8_combout  & (!\umux_b|busC[1]~1_combout ))))

	.dataa(\stage456_b|inst1|inst|H1~2_combout ),
	.datab(\umux_b|busC[1]~1_combout ),
	.datac(\inst1|mux3_b|out[5]~8_combout ),
	.datad(\umux_b|busC[1]~0_combout ),
	.cin(gnd),
	.combout(\umux_b|busC[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \umux_b|busC[1]~2 .lut_mask = 16'h0151;
defparam \umux_b|busC[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N23
dffeas \stage456_b|STAGE3_PIPELINE|busC[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\umux_b|busC[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE3_PIPELINE|busC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE3_PIPELINE|busC[1] .is_wysiwyg = "true";
defparam \stage456_b|STAGE3_PIPELINE|busC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N30
cycloneive_lcell_comb \stage456_b|UC_1_BLOCK|busC[1]~0 (
// Equation(s):
// \stage456_b|UC_1_BLOCK|busC[1]~0_combout  = (\stage456_b|STAGE3_PIPELINE|busC [1] & !\stage456_b|inst1|inst2|H2~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\stage456_b|STAGE3_PIPELINE|busC [1]),
	.datad(\stage456_b|inst1|inst2|H2~9_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_1_BLOCK|busC[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_1_BLOCK|busC[1]~0 .lut_mask = 16'h00F0;
defparam \stage456_b|UC_1_BLOCK|busC[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N31
dffeas \stage456_b|STAGE4_PIPELINE|busC[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_1_BLOCK|busC[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE4_PIPELINE|busC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE4_PIPELINE|busC[1] .is_wysiwyg = "true";
defparam \stage456_b|STAGE4_PIPELINE|busC[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N11
dffeas \stage456_b|STAGE5_PIPELINE|busC[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\stage456_b|STAGE4_PIPELINE|busC [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE5_PIPELINE|busC[1] .is_wysiwyg = "true";
defparam \stage456_b|STAGE5_PIPELINE|busC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N30
cycloneive_lcell_comb \umux_b|busC[0]~4 (
// Equation(s):
// \umux_b|busC[0]~4_combout  = (\inst_rom_b|altsyncram_component|auto_generated|q_a [18]) # (((\inst_rom_b|altsyncram_component|auto_generated|q_a [19]) # (!\inst_rom_b|altsyncram_component|auto_generated|q_a [17])) # 
// (!\inst_rom_b|altsyncram_component|auto_generated|q_a [16]))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [16]),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [19]),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\umux_b|busC[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \umux_b|busC[0]~4 .lut_mask = 16'hFBFF;
defparam \umux_b|busC[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N30
cycloneive_lcell_comb \umux_b|busC[0]~3 (
// Equation(s):
// \umux_b|busC[0]~3_combout  = (\inst_rom_b|altsyncram_component|auto_generated|q_a [15] & ((\inst1|mux3_b|out[4]~9_combout  & ((\inst_rom_b|altsyncram_component|auto_generated|q_a [6]))) # (!\inst1|mux3_b|out[4]~9_combout  & 
// (\inst_rom_b|altsyncram_component|auto_generated|q_a [0])))) # (!\inst_rom_b|altsyncram_component|auto_generated|q_a [15] & (\inst_rom_b|altsyncram_component|auto_generated|q_a [0]))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [15]),
	.datac(\inst1|mux3_b|out[4]~9_combout ),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\umux_b|busC[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \umux_b|busC[0]~3 .lut_mask = 16'hEA2A;
defparam \umux_b|busC[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N4
cycloneive_lcell_comb \umux_b|busC[0]~5 (
// Equation(s):
// \umux_b|busC[0]~5_combout  = (!\stage456_b|inst1|inst|H1~2_combout  & ((\inst1|mux3_b|out[5]~8_combout  & ((!\umux_b|busC[0]~3_combout ))) # (!\inst1|mux3_b|out[5]~8_combout  & (!\umux_b|busC[0]~4_combout ))))

	.dataa(\inst1|mux3_b|out[5]~8_combout ),
	.datab(\umux_b|busC[0]~4_combout ),
	.datac(\umux_b|busC[0]~3_combout ),
	.datad(\stage456_b|inst1|inst|H1~2_combout ),
	.cin(gnd),
	.combout(\umux_b|busC[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \umux_b|busC[0]~5 .lut_mask = 16'h001B;
defparam \umux_b|busC[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N5
dffeas \stage456_b|STAGE3_PIPELINE|busC[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\umux_b|busC[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE3_PIPELINE|busC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE3_PIPELINE|busC[0] .is_wysiwyg = "true";
defparam \stage456_b|STAGE3_PIPELINE|busC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N12
cycloneive_lcell_comb \stage456_b|UC_1_BLOCK|busC[0]~1 (
// Equation(s):
// \stage456_b|UC_1_BLOCK|busC[0]~1_combout  = (!\stage456_b|inst1|inst2|H2~9_combout  & \stage456_b|STAGE3_PIPELINE|busC [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\stage456_b|inst1|inst2|H2~9_combout ),
	.datad(\stage456_b|STAGE3_PIPELINE|busC [0]),
	.cin(gnd),
	.combout(\stage456_b|UC_1_BLOCK|busC[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_1_BLOCK|busC[0]~1 .lut_mask = 16'h0F00;
defparam \stage456_b|UC_1_BLOCK|busC[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N17
dffeas \stage456_b|STAGE4_PIPELINE|busC[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\stage456_b|UC_1_BLOCK|busC[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE4_PIPELINE|busC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE4_PIPELINE|busC[0] .is_wysiwyg = "true";
defparam \stage456_b|STAGE4_PIPELINE|busC[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N21
dffeas \stage456_b|STAGE5_PIPELINE|busC[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\stage456_b|STAGE4_PIPELINE|busC [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE5_PIPELINE|busC[0] .is_wysiwyg = "true";
defparam \stage456_b|STAGE5_PIPELINE|busC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N10
cycloneive_lcell_comb \stage456_b|inst1|inst2|H2~4 (
// Equation(s):
// \stage456_b|inst1|inst2|H2~4_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (\stage456_b|STAGE5_PIPELINE|busC [1] & (\stage456_b|STAGE3_PIPELINE|busA [0] $ (!\stage456_b|STAGE5_PIPELINE|busC [0])))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & 
// (!\stage456_b|STAGE5_PIPELINE|busC [1] & (\stage456_b|STAGE3_PIPELINE|busA [0] $ (!\stage456_b|STAGE5_PIPELINE|busC [0]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datad(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.cin(gnd),
	.combout(\stage456_b|inst1|inst2|H2~4_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|inst1|inst2|H2~4 .lut_mask = 16'h8421;
defparam \stage456_b|inst1|inst2|H2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y13_N0
cycloneive_ram_block \inst_rom_b|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_in~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\ifu_rev_b|mux_jmp2_b|out[11]~25_combout ,\ifu_rev_b|mux_jmp2_b|out[10]~23_combout ,\ifu_rev_b|mux_jmp2_b|out[9]~21_combout ,\ifu_rev_b|mux_jmp2_b|out[8]~19_combout ,\ifu_rev_b|mux_jmp2_b|out[7]~17_combout ,\ifu_rev_b|mux_jmp2_b|out[6]~15_combout ,
\ifu_rev_b|mux_jmp2_b|out[5]~13_combout ,\ifu_rev_b|mux_jmp2_b|out[4]~11_combout ,\ifu_rev_b|mux_jmp2_b|out[3]~9_combout ,\ifu_rev_b|mux_jmp2_b|out[2]~7_combout ,\ifu_rev_b|mux_jmp2_b|out[1]~5_combout ,\ifu_rev_b|mux_jmp2_b|out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom_b|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a2 .init_file = "INSTRUCTION_ROM_HEX.hex";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "INSTRUCTION_ROM:inst_rom_b|altsyncram:altsyncram_component|altsyncram_sfb1:auto_generated|ALTSYNCRAM";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 20;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N16
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|busC[2]~1 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|busC[2]~1_combout  = (\stage456_b|UC_3_BLOCK|T[3]~3_combout  & ((\umux_b|busC[1]~6_combout  & (!\inst_rom_b|altsyncram_component|auto_generated|q_a [8])) # (!\umux_b|busC[1]~6_combout  & 
// ((!\inst_rom_b|altsyncram_component|auto_generated|q_a [2])))))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [8]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [2]),
	.datac(\stage456_b|UC_3_BLOCK|T[3]~3_combout ),
	.datad(\umux_b|busC[1]~6_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|busC[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|busC[2]~1 .lut_mask = 16'h5030;
defparam \stage456_b|UC_3_BLOCK|busC[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N17
dffeas \stage456_b|STAGE3_PIPELINE|busC[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_3_BLOCK|busC[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE3_PIPELINE|busC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE3_PIPELINE|busC[2] .is_wysiwyg = "true";
defparam \stage456_b|STAGE3_PIPELINE|busC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N4
cycloneive_lcell_comb \stage456_b|UC_1_BLOCK|busC[2]~3 (
// Equation(s):
// \stage456_b|UC_1_BLOCK|busC[2]~3_combout  = (\stage456_b|STAGE3_PIPELINE|busC [2] & !\stage456_b|inst1|inst2|H2~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\stage456_b|STAGE3_PIPELINE|busC [2]),
	.datad(\stage456_b|inst1|inst2|H2~9_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_1_BLOCK|busC[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_1_BLOCK|busC[2]~3 .lut_mask = 16'h00F0;
defparam \stage456_b|UC_1_BLOCK|busC[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N5
dffeas \stage456_b|STAGE4_PIPELINE|busC[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_1_BLOCK|busC[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE4_PIPELINE|busC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE4_PIPELINE|busC[2] .is_wysiwyg = "true";
defparam \stage456_b|STAGE4_PIPELINE|busC[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N31
dffeas \stage456_b|STAGE5_PIPELINE|busC[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\stage456_b|STAGE4_PIPELINE|busC [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE5_PIPELINE|busC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE5_PIPELINE|busC[2] .is_wysiwyg = "true";
defparam \stage456_b|STAGE5_PIPELINE|busC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N30
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|busC[3]~0 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|busC[3]~0_combout  = (\stage456_b|UC_3_BLOCK|T[3]~3_combout  & ((\umux_b|busC[1]~6_combout  & (!\inst_rom_b|altsyncram_component|auto_generated|q_a [9])) # (!\umux_b|busC[1]~6_combout  & 
// ((!\inst_rom_b|altsyncram_component|auto_generated|q_a [3])))))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [9]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [3]),
	.datac(\stage456_b|UC_3_BLOCK|T[3]~3_combout ),
	.datad(\umux_b|busC[1]~6_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|busC[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|busC[3]~0 .lut_mask = 16'h5030;
defparam \stage456_b|UC_3_BLOCK|busC[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N31
dffeas \stage456_b|STAGE3_PIPELINE|busC[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_3_BLOCK|busC[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE3_PIPELINE|busC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE3_PIPELINE|busC[3] .is_wysiwyg = "true";
defparam \stage456_b|STAGE3_PIPELINE|busC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N12
cycloneive_lcell_comb \stage456_b|UC_1_BLOCK|busC[3]~2 (
// Equation(s):
// \stage456_b|UC_1_BLOCK|busC[3]~2_combout  = (\stage456_b|STAGE3_PIPELINE|busC [3] & !\stage456_b|inst1|inst2|H2~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\stage456_b|STAGE3_PIPELINE|busC [3]),
	.datad(\stage456_b|inst1|inst2|H2~9_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_1_BLOCK|busC[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_1_BLOCK|busC[3]~2 .lut_mask = 16'h00F0;
defparam \stage456_b|UC_1_BLOCK|busC[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N13
dffeas \stage456_b|STAGE4_PIPELINE|busC[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_1_BLOCK|busC[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE4_PIPELINE|busC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE4_PIPELINE|busC[3] .is_wysiwyg = "true";
defparam \stage456_b|STAGE4_PIPELINE|busC[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N25
dffeas \stage456_b|STAGE5_PIPELINE|busC[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\stage456_b|STAGE4_PIPELINE|busC [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE5_PIPELINE|busC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE5_PIPELINE|busC[3] .is_wysiwyg = "true";
defparam \stage456_b|STAGE5_PIPELINE|busC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N28
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|busA[2]~2 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|busA[2]~2_combout  = (!\stage456_b|inst1|inst2|H2~9_combout  & (\inst1|mux3_b|out[4]~9_combout  & (!\inst_rom_b|altsyncram_component|auto_generated|q_a [2] & !\stage456_b|inst1|inst|H1~3_combout )))

	.dataa(\stage456_b|inst1|inst2|H2~9_combout ),
	.datab(\inst1|mux3_b|out[4]~9_combout ),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [2]),
	.datad(\stage456_b|inst1|inst|H1~3_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|busA[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|busA[2]~2 .lut_mask = 16'h0004;
defparam \stage456_b|UC_3_BLOCK|busA[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N29
dffeas \stage456_b|STAGE3_PIPELINE|busA[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_3_BLOCK|busA[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE3_PIPELINE|busA[2] .is_wysiwyg = "true";
defparam \stage456_b|STAGE3_PIPELINE|busA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N18
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|busA[3]~3 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|busA[3]~3_combout  = (!\inst_rom_b|altsyncram_component|auto_generated|q_a [3] & (!\stage456_b|inst1|inst|H1~3_combout  & (\inst1|mux3_b|out[4]~9_combout  & !\stage456_b|inst1|inst2|H2~9_combout )))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [3]),
	.datab(\stage456_b|inst1|inst|H1~3_combout ),
	.datac(\inst1|mux3_b|out[4]~9_combout ),
	.datad(\stage456_b|inst1|inst2|H2~9_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|busA[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|busA[3]~3 .lut_mask = 16'h0010;
defparam \stage456_b|UC_3_BLOCK|busA[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N19
dffeas \stage456_b|STAGE3_PIPELINE|busA[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_3_BLOCK|busA[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE3_PIPELINE|busA[3] .is_wysiwyg = "true";
defparam \stage456_b|STAGE3_PIPELINE|busA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N4
cycloneive_lcell_comb \stage456_b|inst1|inst2|H2~5 (
// Equation(s):
// \stage456_b|inst1|inst2|H2~5_combout  = (\stage456_b|STAGE5_PIPELINE|busC [2] & (\stage456_b|STAGE3_PIPELINE|busA [2] & (\stage456_b|STAGE5_PIPELINE|busC [3] $ (!\stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\stage456_b|STAGE5_PIPELINE|busC [2] & 
// (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\stage456_b|STAGE5_PIPELINE|busC [3] $ (!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [2]),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [3]),
	.datac(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\stage456_b|inst1|inst2|H2~5_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|inst1|inst2|H2~5 .lut_mask = 16'h8421;
defparam \stage456_b|inst1|inst2|H2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N28
cycloneive_lcell_comb \stage456_b|inst1|inst2|H2~7 (
// Equation(s):
// \stage456_b|inst1|inst2|H2~7_combout  = (\stage456_b|STAGE5_PIPELINE|T [3] & (\stage456_b|inst1|inst2|H2~6_combout  & (\stage456_b|inst1|inst2|H2~4_combout  & \stage456_b|inst1|inst2|H2~5_combout )))

	.dataa(\stage456_b|STAGE5_PIPELINE|T [3]),
	.datab(\stage456_b|inst1|inst2|H2~6_combout ),
	.datac(\stage456_b|inst1|inst2|H2~4_combout ),
	.datad(\stage456_b|inst1|inst2|H2~5_combout ),
	.cin(gnd),
	.combout(\stage456_b|inst1|inst2|H2~7_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|inst1|inst2|H2~7 .lut_mask = 16'h8000;
defparam \stage456_b|inst1|inst2|H2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N6
cycloneive_lcell_comb \stage456_b|inst1|inst2|H2~2 (
// Equation(s):
// \stage456_b|inst1|inst2|H2~2_combout  = (\stage456_b|STAGE4_PIPELINE|busC [4] & (\stage456_b|STAGE3_PIPELINE|busA [4] & (\stage456_b|STAGE4_PIPELINE|busC [5] $ (!\stage456_b|STAGE3_PIPELINE|busA [5])))) # (!\stage456_b|STAGE4_PIPELINE|busC [4] & 
// (!\stage456_b|STAGE3_PIPELINE|busA [4] & (\stage456_b|STAGE4_PIPELINE|busC [5] $ (!\stage456_b|STAGE3_PIPELINE|busA [5]))))

	.dataa(\stage456_b|STAGE4_PIPELINE|busC [4]),
	.datab(\stage456_b|STAGE4_PIPELINE|busC [5]),
	.datac(\stage456_b|STAGE3_PIPELINE|busA [4]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [5]),
	.cin(gnd),
	.combout(\stage456_b|inst1|inst2|H2~2_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|inst1|inst2|H2~2 .lut_mask = 16'h8421;
defparam \stage456_b|inst1|inst2|H2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N16
cycloneive_lcell_comb \stage456_b|inst1|inst2|H2~0 (
// Equation(s):
// \stage456_b|inst1|inst2|H2~0_combout  = (\stage456_b|STAGE4_PIPELINE|busC [1] & (\stage456_b|STAGE3_PIPELINE|busA [1] & (\stage456_b|STAGE3_PIPELINE|busA [0] $ (!\stage456_b|STAGE4_PIPELINE|busC [0])))) # (!\stage456_b|STAGE4_PIPELINE|busC [1] & 
// (!\stage456_b|STAGE3_PIPELINE|busA [1] & (\stage456_b|STAGE3_PIPELINE|busA [0] $ (!\stage456_b|STAGE4_PIPELINE|busC [0]))))

	.dataa(\stage456_b|STAGE4_PIPELINE|busC [1]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\stage456_b|STAGE4_PIPELINE|busC [0]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\stage456_b|inst1|inst2|H2~0_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|inst1|inst2|H2~0 .lut_mask = 16'h8241;
defparam \stage456_b|inst1|inst2|H2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N18
cycloneive_lcell_comb \stage456_b|inst1|inst2|H2~1 (
// Equation(s):
// \stage456_b|inst1|inst2|H2~1_combout  = (\stage456_b|STAGE4_PIPELINE|busC [3] & (\stage456_b|STAGE3_PIPELINE|busA [3] & (\stage456_b|STAGE4_PIPELINE|busC [2] $ (!\stage456_b|STAGE3_PIPELINE|busA [2])))) # (!\stage456_b|STAGE4_PIPELINE|busC [3] & 
// (!\stage456_b|STAGE3_PIPELINE|busA [3] & (\stage456_b|STAGE4_PIPELINE|busC [2] $ (!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\stage456_b|STAGE4_PIPELINE|busC [3]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\stage456_b|STAGE4_PIPELINE|busC [2]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\stage456_b|inst1|inst2|H2~1_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|inst1|inst2|H2~1 .lut_mask = 16'h9009;
defparam \stage456_b|inst1|inst2|H2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N22
cycloneive_lcell_comb \stage456_b|inst1|inst2|H2~3 (
// Equation(s):
// \stage456_b|inst1|inst2|H2~3_combout  = (\stage456_b|inst1|inst2|H2~2_combout  & (\stage456_b|inst1|inst2|H2~0_combout  & (\stage456_b|STAGE4_PIPELINE|T [3] & \stage456_b|inst1|inst2|H2~1_combout )))

	.dataa(\stage456_b|inst1|inst2|H2~2_combout ),
	.datab(\stage456_b|inst1|inst2|H2~0_combout ),
	.datac(\stage456_b|STAGE4_PIPELINE|T [3]),
	.datad(\stage456_b|inst1|inst2|H2~1_combout ),
	.cin(gnd),
	.combout(\stage456_b|inst1|inst2|H2~3_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|inst1|inst2|H2~3 .lut_mask = 16'h8000;
defparam \stage456_b|inst1|inst2|H2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N0
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|T[2]~4 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|T[2]~4_combout  = (!\stage456_b|inst1|inst2|H2~9_combout  & (!\stage456_b|inst1|inst|H1~3_combout  & \inst1|mux3_b|out[4]~9_combout ))

	.dataa(\stage456_b|inst1|inst2|H2~9_combout ),
	.datab(\stage456_b|inst1|inst|H1~3_combout ),
	.datac(gnd),
	.datad(\inst1|mux3_b|out[4]~9_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|T[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|T[2]~4 .lut_mask = 16'h1100;
defparam \stage456_b|UC_3_BLOCK|T[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N1
dffeas \stage456_b|STAGE3_PIPELINE|T[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_3_BLOCK|T[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE3_PIPELINE|T [2]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE3_PIPELINE|T[2] .is_wysiwyg = "true";
defparam \stage456_b|STAGE3_PIPELINE|T[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N14
cycloneive_lcell_comb \stage456_b|inst1|inst|H1~0 (
// Equation(s):
// \stage456_b|inst1|inst|H1~0_combout  = ((!\ff_push|out~q  & !\ff_pull|out~q )) # (!\and_1~combout )

	.dataa(\ff_push|out~q ),
	.datab(\ff_pull|out~q ),
	.datac(\and_1~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\stage456_b|inst1|inst|H1~0_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|inst1|inst|H1~0 .lut_mask = 16'h1F1F;
defparam \stage456_b|inst1|inst|H1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N28
cycloneive_lcell_comb \stage456_b|inst1|inst|H1~1 (
// Equation(s):
// \stage456_b|inst1|inst|H1~1_combout  = (\stage456_b|inst1|inst2|H2~8_combout ) # (\stage456_b|inst1|inst|H1~0_combout  $ (!\stage456_b|inst1|inst|always0~2_combout ))

	.dataa(\stage456_b|inst1|inst2|H2~8_combout ),
	.datab(gnd),
	.datac(\stage456_b|inst1|inst|H1~0_combout ),
	.datad(\stage456_b|inst1|inst|always0~2_combout ),
	.cin(gnd),
	.combout(\stage456_b|inst1|inst|H1~1_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|inst1|inst|H1~1 .lut_mask = 16'hFAAF;
defparam \stage456_b|inst1|inst|H1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N6
cycloneive_lcell_comb \stage456_b|inst1|inst|H1~2 (
// Equation(s):
// \stage456_b|inst1|inst|H1~2_combout  = (\stage456_b|inst1|inst|H1~1_combout ) # ((\stage456_b|STAGE3_PIPELINE|T [2] & ((\stage456_b|inst1|inst2|H2~7_combout ) # (\stage456_b|inst1|inst2|H2~3_combout ))))

	.dataa(\stage456_b|inst1|inst2|H2~7_combout ),
	.datab(\stage456_b|inst1|inst2|H2~3_combout ),
	.datac(\stage456_b|STAGE3_PIPELINE|T [2]),
	.datad(\stage456_b|inst1|inst|H1~1_combout ),
	.cin(gnd),
	.combout(\stage456_b|inst1|inst|H1~2_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|inst1|inst|H1~2 .lut_mask = 16'hFFE0;
defparam \stage456_b|inst1|inst|H1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N25
dffeas \ifu_rev_b|PrC_b|q[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\ifu_rev_b|PrC_b|q[15]~0_combout ),
	.asdata(\ifu_rev_b|inc_b|out[15]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\block1_b|Mux0~7_combout ),
	.ena(!\stage456_b|inst1|inst|H1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifu_rev_b|PrC_b|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ifu_rev_b|PrC_b|q[15] .is_wysiwyg = "true";
defparam \ifu_rev_b|PrC_b|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N8
cycloneive_lcell_comb \stackb|inst3|data_out[5]~23 (
// Equation(s):
// \stackb|inst3|data_out[5]~23_combout  = (\ifu_rev_b|PrC_b|q [5] & (\stackb|inst3|data_out[4]~22  $ (GND))) # (!\ifu_rev_b|PrC_b|q [5] & (!\stackb|inst3|data_out[4]~22  & VCC))
// \stackb|inst3|data_out[5]~24  = CARRY((\ifu_rev_b|PrC_b|q [5] & !\stackb|inst3|data_out[4]~22 ))

	.dataa(\ifu_rev_b|PrC_b|q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stackb|inst3|data_out[4]~22 ),
	.combout(\stackb|inst3|data_out[5]~23_combout ),
	.cout(\stackb|inst3|data_out[5]~24 ));
// synopsys translate_off
defparam \stackb|inst3|data_out[5]~23 .lut_mask = 16'hA50A;
defparam \stackb|inst3|data_out[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N10
cycloneive_lcell_comb \stackb|inst3|data_out[6]~25 (
// Equation(s):
// \stackb|inst3|data_out[6]~25_combout  = (\ifu_rev_b|PrC_b|q [6] & (!\stackb|inst3|data_out[5]~24 )) # (!\ifu_rev_b|PrC_b|q [6] & ((\stackb|inst3|data_out[5]~24 ) # (GND)))
// \stackb|inst3|data_out[6]~26  = CARRY((!\stackb|inst3|data_out[5]~24 ) # (!\ifu_rev_b|PrC_b|q [6]))

	.dataa(gnd),
	.datab(\ifu_rev_b|PrC_b|q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stackb|inst3|data_out[5]~24 ),
	.combout(\stackb|inst3|data_out[6]~25_combout ),
	.cout(\stackb|inst3|data_out[6]~26 ));
// synopsys translate_off
defparam \stackb|inst3|data_out[6]~25 .lut_mask = 16'h3C3F;
defparam \stackb|inst3|data_out[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N12
cycloneive_lcell_comb \stackb|inst3|data_out[7]~27 (
// Equation(s):
// \stackb|inst3|data_out[7]~27_combout  = (\ifu_rev_b|PrC_b|q [7] & (\stackb|inst3|data_out[6]~26  $ (GND))) # (!\ifu_rev_b|PrC_b|q [7] & (!\stackb|inst3|data_out[6]~26  & VCC))
// \stackb|inst3|data_out[7]~28  = CARRY((\ifu_rev_b|PrC_b|q [7] & !\stackb|inst3|data_out[6]~26 ))

	.dataa(\ifu_rev_b|PrC_b|q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stackb|inst3|data_out[6]~26 ),
	.combout(\stackb|inst3|data_out[7]~27_combout ),
	.cout(\stackb|inst3|data_out[7]~28 ));
// synopsys translate_off
defparam \stackb|inst3|data_out[7]~27 .lut_mask = 16'hA50A;
defparam \stackb|inst3|data_out[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N14
cycloneive_lcell_comb \stackb|inst3|data_out[8]~29 (
// Equation(s):
// \stackb|inst3|data_out[8]~29_combout  = (\ifu_rev_b|PrC_b|q [8] & (!\stackb|inst3|data_out[7]~28 )) # (!\ifu_rev_b|PrC_b|q [8] & ((\stackb|inst3|data_out[7]~28 ) # (GND)))
// \stackb|inst3|data_out[8]~30  = CARRY((!\stackb|inst3|data_out[7]~28 ) # (!\ifu_rev_b|PrC_b|q [8]))

	.dataa(gnd),
	.datab(\ifu_rev_b|PrC_b|q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stackb|inst3|data_out[7]~28 ),
	.combout(\stackb|inst3|data_out[8]~29_combout ),
	.cout(\stackb|inst3|data_out[8]~30 ));
// synopsys translate_off
defparam \stackb|inst3|data_out[8]~29 .lut_mask = 16'h3C3F;
defparam \stackb|inst3|data_out[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N16
cycloneive_lcell_comb \stackb|inst3|data_out[9]~31 (
// Equation(s):
// \stackb|inst3|data_out[9]~31_combout  = (\ifu_rev_b|PrC_b|q [9] & (\stackb|inst3|data_out[8]~30  $ (GND))) # (!\ifu_rev_b|PrC_b|q [9] & (!\stackb|inst3|data_out[8]~30  & VCC))
// \stackb|inst3|data_out[9]~32  = CARRY((\ifu_rev_b|PrC_b|q [9] & !\stackb|inst3|data_out[8]~30 ))

	.dataa(\ifu_rev_b|PrC_b|q [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stackb|inst3|data_out[8]~30 ),
	.combout(\stackb|inst3|data_out[9]~31_combout ),
	.cout(\stackb|inst3|data_out[9]~32 ));
// synopsys translate_off
defparam \stackb|inst3|data_out[9]~31 .lut_mask = 16'hA50A;
defparam \stackb|inst3|data_out[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N18
cycloneive_lcell_comb \stackb|inst3|data_out[10]~33 (
// Equation(s):
// \stackb|inst3|data_out[10]~33_combout  = (\ifu_rev_b|PrC_b|q [10] & (!\stackb|inst3|data_out[9]~32 )) # (!\ifu_rev_b|PrC_b|q [10] & ((\stackb|inst3|data_out[9]~32 ) # (GND)))
// \stackb|inst3|data_out[10]~34  = CARRY((!\stackb|inst3|data_out[9]~32 ) # (!\ifu_rev_b|PrC_b|q [10]))

	.dataa(gnd),
	.datab(\ifu_rev_b|PrC_b|q [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stackb|inst3|data_out[9]~32 ),
	.combout(\stackb|inst3|data_out[10]~33_combout ),
	.cout(\stackb|inst3|data_out[10]~34 ));
// synopsys translate_off
defparam \stackb|inst3|data_out[10]~33 .lut_mask = 16'h3C3F;
defparam \stackb|inst3|data_out[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N20
cycloneive_lcell_comb \stackb|inst3|data_out[11]~35 (
// Equation(s):
// \stackb|inst3|data_out[11]~35_combout  = (\ifu_rev_b|PrC_b|q [11] & (\stackb|inst3|data_out[10]~34  $ (GND))) # (!\ifu_rev_b|PrC_b|q [11] & (!\stackb|inst3|data_out[10]~34  & VCC))
// \stackb|inst3|data_out[11]~36  = CARRY((\ifu_rev_b|PrC_b|q [11] & !\stackb|inst3|data_out[10]~34 ))

	.dataa(\ifu_rev_b|PrC_b|q [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stackb|inst3|data_out[10]~34 ),
	.combout(\stackb|inst3|data_out[11]~35_combout ),
	.cout(\stackb|inst3|data_out[11]~36 ));
// synopsys translate_off
defparam \stackb|inst3|data_out[11]~35 .lut_mask = 16'hA50A;
defparam \stackb|inst3|data_out[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N22
cycloneive_lcell_comb \stackb|inst3|data_out[12]~37 (
// Equation(s):
// \stackb|inst3|data_out[12]~37_combout  = (\ifu_rev_b|PrC_b|q [12] & (!\stackb|inst3|data_out[11]~36 )) # (!\ifu_rev_b|PrC_b|q [12] & ((\stackb|inst3|data_out[11]~36 ) # (GND)))
// \stackb|inst3|data_out[12]~38  = CARRY((!\stackb|inst3|data_out[11]~36 ) # (!\ifu_rev_b|PrC_b|q [12]))

	.dataa(\ifu_rev_b|PrC_b|q [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stackb|inst3|data_out[11]~36 ),
	.combout(\stackb|inst3|data_out[12]~37_combout ),
	.cout(\stackb|inst3|data_out[12]~38 ));
// synopsys translate_off
defparam \stackb|inst3|data_out[12]~37 .lut_mask = 16'h5A5F;
defparam \stackb|inst3|data_out[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N24
cycloneive_lcell_comb \stackb|inst3|data_out[13]~39 (
// Equation(s):
// \stackb|inst3|data_out[13]~39_combout  = (\ifu_rev_b|PrC_b|q [13] & (\stackb|inst3|data_out[12]~38  $ (GND))) # (!\ifu_rev_b|PrC_b|q [13] & (!\stackb|inst3|data_out[12]~38  & VCC))
// \stackb|inst3|data_out[13]~40  = CARRY((\ifu_rev_b|PrC_b|q [13] & !\stackb|inst3|data_out[12]~38 ))

	.dataa(\ifu_rev_b|PrC_b|q [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stackb|inst3|data_out[12]~38 ),
	.combout(\stackb|inst3|data_out[13]~39_combout ),
	.cout(\stackb|inst3|data_out[13]~40 ));
// synopsys translate_off
defparam \stackb|inst3|data_out[13]~39 .lut_mask = 16'hA50A;
defparam \stackb|inst3|data_out[13]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N26
cycloneive_lcell_comb \stackb|inst3|data_out[14]~41 (
// Equation(s):
// \stackb|inst3|data_out[14]~41_combout  = (\ifu_rev_b|PrC_b|q [14] & (!\stackb|inst3|data_out[13]~40 )) # (!\ifu_rev_b|PrC_b|q [14] & ((\stackb|inst3|data_out[13]~40 ) # (GND)))
// \stackb|inst3|data_out[14]~42  = CARRY((!\stackb|inst3|data_out[13]~40 ) # (!\ifu_rev_b|PrC_b|q [14]))

	.dataa(\ifu_rev_b|PrC_b|q [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stackb|inst3|data_out[13]~40 ),
	.combout(\stackb|inst3|data_out[14]~41_combout ),
	.cout(\stackb|inst3|data_out[14]~42 ));
// synopsys translate_off
defparam \stackb|inst3|data_out[14]~41 .lut_mask = 16'h5A5F;
defparam \stackb|inst3|data_out[14]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N28
cycloneive_lcell_comb \stackb|inst3|data_out[15]~43 (
// Equation(s):
// \stackb|inst3|data_out[15]~43_combout  = \stackb|inst3|data_out[14]~42  $ (!\ifu_rev_b|PrC_b|q [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ifu_rev_b|PrC_b|q [15]),
	.cin(\stackb|inst3|data_out[14]~42 ),
	.combout(\stackb|inst3|data_out[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \stackb|inst3|data_out[15]~43 .lut_mask = 16'hF00F;
defparam \stackb|inst3|data_out[15]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y8_N29
dffeas \stackb|inst3|data_out[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stackb|inst3|data_out[15]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stackb|inst3|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \stackb|inst3|data_out[15] .is_wysiwyg = "true";
defparam \stackb|inst3|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N14
cycloneive_lcell_comb \ifu_rev_b|PrC_b|q[14]~1 (
// Equation(s):
// \ifu_rev_b|PrC_b|q[14]~1_combout  = (\and_1~combout  & ((\stackb|inst|altsyncram_component|auto_generated|q_a [14]))) # (!\and_1~combout  & (\inst_rom_b|altsyncram_component|auto_generated|q_a [14]))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [14]),
	.datab(\stackb|inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(\and_1~combout ),
	.cin(gnd),
	.combout(\ifu_rev_b|PrC_b|q[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ifu_rev_b|PrC_b|q[14]~1 .lut_mask = 16'hCCAA;
defparam \ifu_rev_b|PrC_b|q[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N15
dffeas \ifu_rev_b|PrC_b|q[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\ifu_rev_b|PrC_b|q[14]~1_combout ),
	.asdata(\ifu_rev_b|inc_b|out[14]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\block1_b|Mux0~7_combout ),
	.ena(!\stage456_b|inst1|inst|H1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifu_rev_b|PrC_b|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ifu_rev_b|PrC_b|q[14] .is_wysiwyg = "true";
defparam \ifu_rev_b|PrC_b|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N27
dffeas \stackb|inst3|data_out[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stackb|inst3|data_out[14]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stackb|inst3|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \stackb|inst3|data_out[14] .is_wysiwyg = "true";
defparam \stackb|inst3|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N0
cycloneive_lcell_comb \ifu_rev_b|PrC_b|q[13]~2 (
// Equation(s):
// \ifu_rev_b|PrC_b|q[13]~2_combout  = (\and_1~combout  & (\stackb|inst|altsyncram_component|auto_generated|q_a [13])) # (!\and_1~combout  & ((\inst_rom_b|altsyncram_component|auto_generated|q_a [13])))

	.dataa(\stackb|inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(\and_1~combout ),
	.cin(gnd),
	.combout(\ifu_rev_b|PrC_b|q[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ifu_rev_b|PrC_b|q[13]~2 .lut_mask = 16'hAACC;
defparam \ifu_rev_b|PrC_b|q[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N1
dffeas \ifu_rev_b|PrC_b|q[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\ifu_rev_b|PrC_b|q[13]~2_combout ),
	.asdata(\ifu_rev_b|inc_b|out[13]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\block1_b|Mux0~7_combout ),
	.ena(!\stage456_b|inst1|inst|H1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifu_rev_b|PrC_b|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ifu_rev_b|PrC_b|q[13] .is_wysiwyg = "true";
defparam \ifu_rev_b|PrC_b|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N25
dffeas \stackb|inst3|data_out[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stackb|inst3|data_out[13]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stackb|inst3|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \stackb|inst3|data_out[13] .is_wysiwyg = "true";
defparam \stackb|inst3|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y10_N0
cycloneive_ram_block \inst_rom_b|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_in~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\ifu_rev_b|mux_jmp2_b|out[11]~25_combout ,\ifu_rev_b|mux_jmp2_b|out[10]~23_combout ,\ifu_rev_b|mux_jmp2_b|out[9]~21_combout ,\ifu_rev_b|mux_jmp2_b|out[8]~19_combout ,\ifu_rev_b|mux_jmp2_b|out[7]~17_combout ,\ifu_rev_b|mux_jmp2_b|out[6]~15_combout ,
\ifu_rev_b|mux_jmp2_b|out[5]~13_combout ,\ifu_rev_b|mux_jmp2_b|out[4]~11_combout ,\ifu_rev_b|mux_jmp2_b|out[3]~9_combout ,\ifu_rev_b|mux_jmp2_b|out[2]~7_combout ,\ifu_rev_b|mux_jmp2_b|out[1]~5_combout ,\ifu_rev_b|mux_jmp2_b|out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom_b|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a12 .init_file = "INSTRUCTION_ROM_HEX.hex";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "INSTRUCTION_ROM:inst_rom_b|altsyncram:altsyncram_component|altsyncram_sfb1:auto_generated|ALTSYNCRAM";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 20;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N10
cycloneive_lcell_comb \ifu_rev_b|PrC_b|q[12]~3 (
// Equation(s):
// \ifu_rev_b|PrC_b|q[12]~3_combout  = (\and_1~combout  & (\stackb|inst|altsyncram_component|auto_generated|q_a [12])) # (!\and_1~combout  & ((\inst_rom_b|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\stackb|inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [12]),
	.datac(gnd),
	.datad(\and_1~combout ),
	.cin(gnd),
	.combout(\ifu_rev_b|PrC_b|q[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ifu_rev_b|PrC_b|q[12]~3 .lut_mask = 16'hAACC;
defparam \ifu_rev_b|PrC_b|q[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N11
dffeas \ifu_rev_b|PrC_b|q[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\ifu_rev_b|PrC_b|q[12]~3_combout ),
	.asdata(\ifu_rev_b|inc_b|out[12]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\block1_b|Mux0~7_combout ),
	.ena(!\stage456_b|inst1|inst|H1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifu_rev_b|PrC_b|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ifu_rev_b|PrC_b|q[12] .is_wysiwyg = "true";
defparam \ifu_rev_b|PrC_b|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N23
dffeas \stackb|inst3|data_out[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stackb|inst3|data_out[12]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stackb|inst3|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \stackb|inst3|data_out[12] .is_wysiwyg = "true";
defparam \stackb|inst3|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N24
cycloneive_lcell_comb \ifu_rev_b|mux_jmp2_b|out[11]~24 (
// Equation(s):
// \ifu_rev_b|mux_jmp2_b|out[11]~24_combout  = (\ifu_rev_b|mux_jmp2_b|out[5]~1_combout  & (((\ifu_rev_b|mux_jmp2_b|out[5]~0_combout )))) # (!\ifu_rev_b|mux_jmp2_b|out[5]~1_combout  & ((\ifu_rev_b|mux_jmp2_b|out[5]~0_combout  & (\ifu_rev_b|PrC_b|q [11])) # 
// (!\ifu_rev_b|mux_jmp2_b|out[5]~0_combout  & ((\ifu_rev_b|inc_b|out[11]~22_combout )))))

	.dataa(\ifu_rev_b|PrC_b|q [11]),
	.datab(\ifu_rev_b|mux_jmp2_b|out[5]~1_combout ),
	.datac(\ifu_rev_b|inc_b|out[11]~22_combout ),
	.datad(\ifu_rev_b|mux_jmp2_b|out[5]~0_combout ),
	.cin(gnd),
	.combout(\ifu_rev_b|mux_jmp2_b|out[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ifu_rev_b|mux_jmp2_b|out[11]~24 .lut_mask = 16'hEE30;
defparam \ifu_rev_b|mux_jmp2_b|out[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N28
cycloneive_lcell_comb \ifu_rev_b|mux_jmp2_b|out[11]~25 (
// Equation(s):
// \ifu_rev_b|mux_jmp2_b|out[11]~25_combout  = (\ifu_rev_b|mux_jmp2_b|out[5]~1_combout  & ((\ifu_rev_b|mux_jmp2_b|out[11]~24_combout  & ((\stackb|inst|altsyncram_component|auto_generated|q_a [11]))) # (!\ifu_rev_b|mux_jmp2_b|out[11]~24_combout  & 
// (\inst_rom_b|altsyncram_component|auto_generated|q_a [11])))) # (!\ifu_rev_b|mux_jmp2_b|out[5]~1_combout  & (((\ifu_rev_b|mux_jmp2_b|out[11]~24_combout ))))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [11]),
	.datab(\ifu_rev_b|mux_jmp2_b|out[5]~1_combout ),
	.datac(\stackb|inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(\ifu_rev_b|mux_jmp2_b|out[11]~24_combout ),
	.cin(gnd),
	.combout(\ifu_rev_b|mux_jmp2_b|out[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ifu_rev_b|mux_jmp2_b|out[11]~25 .lut_mask = 16'hF388;
defparam \ifu_rev_b|mux_jmp2_b|out[11]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N29
dffeas \ifu_rev_b|PrC_b|q[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\ifu_rev_b|mux_jmp2_b|out[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifu_rev_b|PrC_b|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ifu_rev_b|PrC_b|q[11] .is_wysiwyg = "true";
defparam \ifu_rev_b|PrC_b|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N21
dffeas \stackb|inst3|data_out[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stackb|inst3|data_out[11]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stackb|inst3|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \stackb|inst3|data_out[11] .is_wysiwyg = "true";
defparam \stackb|inst3|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N18
cycloneive_lcell_comb \ifu_rev_b|mux_jmp2_b|out[10]~22 (
// Equation(s):
// \ifu_rev_b|mux_jmp2_b|out[10]~22_combout  = (\ifu_rev_b|mux_jmp2_b|out[5]~0_combout  & (((\ifu_rev_b|mux_jmp2_b|out[5]~1_combout )))) # (!\ifu_rev_b|mux_jmp2_b|out[5]~0_combout  & ((\ifu_rev_b|mux_jmp2_b|out[5]~1_combout  & 
// ((\inst_rom_b|altsyncram_component|auto_generated|q_a [10]))) # (!\ifu_rev_b|mux_jmp2_b|out[5]~1_combout  & (\ifu_rev_b|inc_b|out[10]~20_combout ))))

	.dataa(\ifu_rev_b|inc_b|out[10]~20_combout ),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [10]),
	.datac(\ifu_rev_b|mux_jmp2_b|out[5]~0_combout ),
	.datad(\ifu_rev_b|mux_jmp2_b|out[5]~1_combout ),
	.cin(gnd),
	.combout(\ifu_rev_b|mux_jmp2_b|out[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ifu_rev_b|mux_jmp2_b|out[10]~22 .lut_mask = 16'hFC0A;
defparam \ifu_rev_b|mux_jmp2_b|out[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N0
cycloneive_lcell_comb \ifu_rev_b|mux_jmp2_b|out[10]~23 (
// Equation(s):
// \ifu_rev_b|mux_jmp2_b|out[10]~23_combout  = (\ifu_rev_b|mux_jmp2_b|out[5]~0_combout  & ((\ifu_rev_b|mux_jmp2_b|out[10]~22_combout  & (\stackb|inst|altsyncram_component|auto_generated|q_a [10])) # (!\ifu_rev_b|mux_jmp2_b|out[10]~22_combout  & 
// ((\ifu_rev_b|PrC_b|q [10]))))) # (!\ifu_rev_b|mux_jmp2_b|out[5]~0_combout  & (((\ifu_rev_b|mux_jmp2_b|out[10]~22_combout ))))

	.dataa(\ifu_rev_b|mux_jmp2_b|out[5]~0_combout ),
	.datab(\stackb|inst|altsyncram_component|auto_generated|q_a [10]),
	.datac(\ifu_rev_b|PrC_b|q [10]),
	.datad(\ifu_rev_b|mux_jmp2_b|out[10]~22_combout ),
	.cin(gnd),
	.combout(\ifu_rev_b|mux_jmp2_b|out[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ifu_rev_b|mux_jmp2_b|out[10]~23 .lut_mask = 16'hDDA0;
defparam \ifu_rev_b|mux_jmp2_b|out[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N1
dffeas \ifu_rev_b|PrC_b|q[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\ifu_rev_b|mux_jmp2_b|out[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifu_rev_b|PrC_b|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ifu_rev_b|PrC_b|q[10] .is_wysiwyg = "true";
defparam \ifu_rev_b|PrC_b|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N19
dffeas \stackb|inst3|data_out[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stackb|inst3|data_out[10]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stackb|inst3|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \stackb|inst3|data_out[10] .is_wysiwyg = "true";
defparam \stackb|inst3|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N16
cycloneive_lcell_comb \ifu_rev_b|mux_jmp2_b|out[9]~20 (
// Equation(s):
// \ifu_rev_b|mux_jmp2_b|out[9]~20_combout  = (\ifu_rev_b|mux_jmp2_b|out[5]~1_combout  & (((\ifu_rev_b|mux_jmp2_b|out[5]~0_combout )))) # (!\ifu_rev_b|mux_jmp2_b|out[5]~1_combout  & ((\ifu_rev_b|mux_jmp2_b|out[5]~0_combout  & ((\ifu_rev_b|PrC_b|q [9]))) # 
// (!\ifu_rev_b|mux_jmp2_b|out[5]~0_combout  & (\ifu_rev_b|inc_b|out[9]~18_combout ))))

	.dataa(\ifu_rev_b|mux_jmp2_b|out[5]~1_combout ),
	.datab(\ifu_rev_b|inc_b|out[9]~18_combout ),
	.datac(\ifu_rev_b|PrC_b|q [9]),
	.datad(\ifu_rev_b|mux_jmp2_b|out[5]~0_combout ),
	.cin(gnd),
	.combout(\ifu_rev_b|mux_jmp2_b|out[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ifu_rev_b|mux_jmp2_b|out[9]~20 .lut_mask = 16'hFA44;
defparam \ifu_rev_b|mux_jmp2_b|out[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N14
cycloneive_lcell_comb \ifu_rev_b|mux_jmp2_b|out[9]~21 (
// Equation(s):
// \ifu_rev_b|mux_jmp2_b|out[9]~21_combout  = (\ifu_rev_b|mux_jmp2_b|out[5]~1_combout  & ((\ifu_rev_b|mux_jmp2_b|out[9]~20_combout  & (\stackb|inst|altsyncram_component|auto_generated|q_a [9])) # (!\ifu_rev_b|mux_jmp2_b|out[9]~20_combout  & 
// ((\inst_rom_b|altsyncram_component|auto_generated|q_a [9]))))) # (!\ifu_rev_b|mux_jmp2_b|out[5]~1_combout  & (((\ifu_rev_b|mux_jmp2_b|out[9]~20_combout ))))

	.dataa(\stackb|inst|altsyncram_component|auto_generated|q_a [9]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [9]),
	.datac(\ifu_rev_b|mux_jmp2_b|out[5]~1_combout ),
	.datad(\ifu_rev_b|mux_jmp2_b|out[9]~20_combout ),
	.cin(gnd),
	.combout(\ifu_rev_b|mux_jmp2_b|out[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ifu_rev_b|mux_jmp2_b|out[9]~21 .lut_mask = 16'hAFC0;
defparam \ifu_rev_b|mux_jmp2_b|out[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N15
dffeas \ifu_rev_b|PrC_b|q[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\ifu_rev_b|mux_jmp2_b|out[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifu_rev_b|PrC_b|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ifu_rev_b|PrC_b|q[9] .is_wysiwyg = "true";
defparam \ifu_rev_b|PrC_b|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N17
dffeas \stackb|inst3|data_out[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stackb|inst3|data_out[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stackb|inst3|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \stackb|inst3|data_out[9] .is_wysiwyg = "true";
defparam \stackb|inst3|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N2
cycloneive_lcell_comb \ifu_rev_b|mux_jmp2_b|out[8]~18 (
// Equation(s):
// \ifu_rev_b|mux_jmp2_b|out[8]~18_combout  = (\ifu_rev_b|mux_jmp2_b|out[5]~0_combout  & (((\ifu_rev_b|mux_jmp2_b|out[5]~1_combout )))) # (!\ifu_rev_b|mux_jmp2_b|out[5]~0_combout  & ((\ifu_rev_b|mux_jmp2_b|out[5]~1_combout  & 
// ((\inst_rom_b|altsyncram_component|auto_generated|q_a [8]))) # (!\ifu_rev_b|mux_jmp2_b|out[5]~1_combout  & (\ifu_rev_b|inc_b|out[8]~16_combout ))))

	.dataa(\ifu_rev_b|inc_b|out[8]~16_combout ),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [8]),
	.datac(\ifu_rev_b|mux_jmp2_b|out[5]~0_combout ),
	.datad(\ifu_rev_b|mux_jmp2_b|out[5]~1_combout ),
	.cin(gnd),
	.combout(\ifu_rev_b|mux_jmp2_b|out[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ifu_rev_b|mux_jmp2_b|out[8]~18 .lut_mask = 16'hFC0A;
defparam \ifu_rev_b|mux_jmp2_b|out[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N8
cycloneive_lcell_comb \ifu_rev_b|mux_jmp2_b|out[8]~19 (
// Equation(s):
// \ifu_rev_b|mux_jmp2_b|out[8]~19_combout  = (\ifu_rev_b|mux_jmp2_b|out[5]~0_combout  & ((\ifu_rev_b|mux_jmp2_b|out[8]~18_combout  & (\stackb|inst|altsyncram_component|auto_generated|q_a [8])) # (!\ifu_rev_b|mux_jmp2_b|out[8]~18_combout  & 
// ((\ifu_rev_b|PrC_b|q [8]))))) # (!\ifu_rev_b|mux_jmp2_b|out[5]~0_combout  & (((\ifu_rev_b|mux_jmp2_b|out[8]~18_combout ))))

	.dataa(\ifu_rev_b|mux_jmp2_b|out[5]~0_combout ),
	.datab(\stackb|inst|altsyncram_component|auto_generated|q_a [8]),
	.datac(\ifu_rev_b|PrC_b|q [8]),
	.datad(\ifu_rev_b|mux_jmp2_b|out[8]~18_combout ),
	.cin(gnd),
	.combout(\ifu_rev_b|mux_jmp2_b|out[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ifu_rev_b|mux_jmp2_b|out[8]~19 .lut_mask = 16'hDDA0;
defparam \ifu_rev_b|mux_jmp2_b|out[8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N9
dffeas \ifu_rev_b|PrC_b|q[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\ifu_rev_b|mux_jmp2_b|out[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifu_rev_b|PrC_b|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ifu_rev_b|PrC_b|q[8] .is_wysiwyg = "true";
defparam \ifu_rev_b|PrC_b|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N15
dffeas \stackb|inst3|data_out[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stackb|inst3|data_out[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stackb|inst3|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \stackb|inst3|data_out[8] .is_wysiwyg = "true";
defparam \stackb|inst3|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N28
cycloneive_lcell_comb \ifu_rev_b|mux_jmp2_b|out[7]~16 (
// Equation(s):
// \ifu_rev_b|mux_jmp2_b|out[7]~16_combout  = (\ifu_rev_b|mux_jmp2_b|out[5]~1_combout  & (((\ifu_rev_b|mux_jmp2_b|out[5]~0_combout )))) # (!\ifu_rev_b|mux_jmp2_b|out[5]~1_combout  & ((\ifu_rev_b|mux_jmp2_b|out[5]~0_combout  & (\ifu_rev_b|PrC_b|q [7])) # 
// (!\ifu_rev_b|mux_jmp2_b|out[5]~0_combout  & ((\ifu_rev_b|inc_b|out[7]~14_combout )))))

	.dataa(\ifu_rev_b|PrC_b|q [7]),
	.datab(\ifu_rev_b|inc_b|out[7]~14_combout ),
	.datac(\ifu_rev_b|mux_jmp2_b|out[5]~1_combout ),
	.datad(\ifu_rev_b|mux_jmp2_b|out[5]~0_combout ),
	.cin(gnd),
	.combout(\ifu_rev_b|mux_jmp2_b|out[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ifu_rev_b|mux_jmp2_b|out[7]~16 .lut_mask = 16'hFA0C;
defparam \ifu_rev_b|mux_jmp2_b|out[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N30
cycloneive_lcell_comb \ifu_rev_b|mux_jmp2_b|out[7]~17 (
// Equation(s):
// \ifu_rev_b|mux_jmp2_b|out[7]~17_combout  = (\ifu_rev_b|mux_jmp2_b|out[5]~1_combout  & ((\ifu_rev_b|mux_jmp2_b|out[7]~16_combout  & (\stackb|inst|altsyncram_component|auto_generated|q_a [7])) # (!\ifu_rev_b|mux_jmp2_b|out[7]~16_combout  & 
// ((\inst_rom_b|altsyncram_component|auto_generated|q_a [7]))))) # (!\ifu_rev_b|mux_jmp2_b|out[5]~1_combout  & (((\ifu_rev_b|mux_jmp2_b|out[7]~16_combout ))))

	.dataa(\stackb|inst|altsyncram_component|auto_generated|q_a [7]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [7]),
	.datac(\ifu_rev_b|mux_jmp2_b|out[5]~1_combout ),
	.datad(\ifu_rev_b|mux_jmp2_b|out[7]~16_combout ),
	.cin(gnd),
	.combout(\ifu_rev_b|mux_jmp2_b|out[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ifu_rev_b|mux_jmp2_b|out[7]~17 .lut_mask = 16'hAFC0;
defparam \ifu_rev_b|mux_jmp2_b|out[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N31
dffeas \ifu_rev_b|PrC_b|q[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\ifu_rev_b|mux_jmp2_b|out[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifu_rev_b|PrC_b|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ifu_rev_b|PrC_b|q[7] .is_wysiwyg = "true";
defparam \ifu_rev_b|PrC_b|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N13
dffeas \stackb|inst3|data_out[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stackb|inst3|data_out[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stackb|inst3|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \stackb|inst3|data_out[7] .is_wysiwyg = "true";
defparam \stackb|inst3|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N10
cycloneive_lcell_comb \ifu_rev_b|mux_jmp2_b|out[6]~14 (
// Equation(s):
// \ifu_rev_b|mux_jmp2_b|out[6]~14_combout  = (\ifu_rev_b|mux_jmp2_b|out[5]~0_combout  & (((\ifu_rev_b|mux_jmp2_b|out[5]~1_combout )))) # (!\ifu_rev_b|mux_jmp2_b|out[5]~0_combout  & ((\ifu_rev_b|mux_jmp2_b|out[5]~1_combout  & 
// (\inst_rom_b|altsyncram_component|auto_generated|q_a [6])) # (!\ifu_rev_b|mux_jmp2_b|out[5]~1_combout  & ((\ifu_rev_b|inc_b|out[6]~12_combout )))))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [6]),
	.datab(\ifu_rev_b|inc_b|out[6]~12_combout ),
	.datac(\ifu_rev_b|mux_jmp2_b|out[5]~0_combout ),
	.datad(\ifu_rev_b|mux_jmp2_b|out[5]~1_combout ),
	.cin(gnd),
	.combout(\ifu_rev_b|mux_jmp2_b|out[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ifu_rev_b|mux_jmp2_b|out[6]~14 .lut_mask = 16'hFA0C;
defparam \ifu_rev_b|mux_jmp2_b|out[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N20
cycloneive_lcell_comb \ifu_rev_b|mux_jmp2_b|out[6]~15 (
// Equation(s):
// \ifu_rev_b|mux_jmp2_b|out[6]~15_combout  = (\ifu_rev_b|mux_jmp2_b|out[5]~0_combout  & ((\ifu_rev_b|mux_jmp2_b|out[6]~14_combout  & (\stackb|inst|altsyncram_component|auto_generated|q_a [6])) # (!\ifu_rev_b|mux_jmp2_b|out[6]~14_combout  & 
// ((\ifu_rev_b|PrC_b|q [6]))))) # (!\ifu_rev_b|mux_jmp2_b|out[5]~0_combout  & (((\ifu_rev_b|mux_jmp2_b|out[6]~14_combout ))))

	.dataa(\ifu_rev_b|mux_jmp2_b|out[5]~0_combout ),
	.datab(\stackb|inst|altsyncram_component|auto_generated|q_a [6]),
	.datac(\ifu_rev_b|PrC_b|q [6]),
	.datad(\ifu_rev_b|mux_jmp2_b|out[6]~14_combout ),
	.cin(gnd),
	.combout(\ifu_rev_b|mux_jmp2_b|out[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ifu_rev_b|mux_jmp2_b|out[6]~15 .lut_mask = 16'hDDA0;
defparam \ifu_rev_b|mux_jmp2_b|out[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N21
dffeas \ifu_rev_b|PrC_b|q[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\ifu_rev_b|mux_jmp2_b|out[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifu_rev_b|PrC_b|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ifu_rev_b|PrC_b|q[6] .is_wysiwyg = "true";
defparam \ifu_rev_b|PrC_b|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N11
dffeas \stackb|inst3|data_out[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stackb|inst3|data_out[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stackb|inst3|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \stackb|inst3|data_out[6] .is_wysiwyg = "true";
defparam \stackb|inst3|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N26
cycloneive_lcell_comb \ifu_rev_b|mux_jmp2_b|out[5]~12 (
// Equation(s):
// \ifu_rev_b|mux_jmp2_b|out[5]~12_combout  = (\ifu_rev_b|mux_jmp2_b|out[5]~1_combout  & (((\ifu_rev_b|mux_jmp2_b|out[5]~0_combout )))) # (!\ifu_rev_b|mux_jmp2_b|out[5]~1_combout  & ((\ifu_rev_b|mux_jmp2_b|out[5]~0_combout  & ((\ifu_rev_b|PrC_b|q [5]))) # 
// (!\ifu_rev_b|mux_jmp2_b|out[5]~0_combout  & (\ifu_rev_b|inc_b|out[5]~10_combout ))))

	.dataa(\ifu_rev_b|inc_b|out[5]~10_combout ),
	.datab(\ifu_rev_b|PrC_b|q [5]),
	.datac(\ifu_rev_b|mux_jmp2_b|out[5]~1_combout ),
	.datad(\ifu_rev_b|mux_jmp2_b|out[5]~0_combout ),
	.cin(gnd),
	.combout(\ifu_rev_b|mux_jmp2_b|out[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ifu_rev_b|mux_jmp2_b|out[5]~12 .lut_mask = 16'hFC0A;
defparam \ifu_rev_b|mux_jmp2_b|out[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N30
cycloneive_lcell_comb \ifu_rev_b|mux_jmp2_b|out[5]~13 (
// Equation(s):
// \ifu_rev_b|mux_jmp2_b|out[5]~13_combout  = (\ifu_rev_b|mux_jmp2_b|out[5]~12_combout  & ((\stackb|inst|altsyncram_component|auto_generated|q_a [5]) # ((!\ifu_rev_b|mux_jmp2_b|out[5]~1_combout )))) # (!\ifu_rev_b|mux_jmp2_b|out[5]~12_combout  & 
// (((\inst_rom_b|altsyncram_component|auto_generated|q_a [5] & \ifu_rev_b|mux_jmp2_b|out[5]~1_combout ))))

	.dataa(\stackb|inst|altsyncram_component|auto_generated|q_a [5]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [5]),
	.datac(\ifu_rev_b|mux_jmp2_b|out[5]~12_combout ),
	.datad(\ifu_rev_b|mux_jmp2_b|out[5]~1_combout ),
	.cin(gnd),
	.combout(\ifu_rev_b|mux_jmp2_b|out[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ifu_rev_b|mux_jmp2_b|out[5]~13 .lut_mask = 16'hACF0;
defparam \ifu_rev_b|mux_jmp2_b|out[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N31
dffeas \ifu_rev_b|PrC_b|q[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\ifu_rev_b|mux_jmp2_b|out[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifu_rev_b|PrC_b|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ifu_rev_b|PrC_b|q[5] .is_wysiwyg = "true";
defparam \ifu_rev_b|PrC_b|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N9
dffeas \stackb|inst3|data_out[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stackb|inst3|data_out[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stackb|inst3|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \stackb|inst3|data_out[5] .is_wysiwyg = "true";
defparam \stackb|inst3|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N12
cycloneive_lcell_comb \ifu_rev_b|mux_jmp2_b|out[4]~10 (
// Equation(s):
// \ifu_rev_b|mux_jmp2_b|out[4]~10_combout  = (\ifu_rev_b|mux_jmp2_b|out[5]~0_combout  & (((\ifu_rev_b|mux_jmp2_b|out[5]~1_combout )))) # (!\ifu_rev_b|mux_jmp2_b|out[5]~0_combout  & ((\ifu_rev_b|mux_jmp2_b|out[5]~1_combout  & 
// ((\inst_rom_b|altsyncram_component|auto_generated|q_a [4]))) # (!\ifu_rev_b|mux_jmp2_b|out[5]~1_combout  & (\ifu_rev_b|inc_b|out[4]~8_combout ))))

	.dataa(\ifu_rev_b|inc_b|out[4]~8_combout ),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [4]),
	.datac(\ifu_rev_b|mux_jmp2_b|out[5]~0_combout ),
	.datad(\ifu_rev_b|mux_jmp2_b|out[5]~1_combout ),
	.cin(gnd),
	.combout(\ifu_rev_b|mux_jmp2_b|out[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ifu_rev_b|mux_jmp2_b|out[4]~10 .lut_mask = 16'hFC0A;
defparam \ifu_rev_b|mux_jmp2_b|out[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N26
cycloneive_lcell_comb \ifu_rev_b|mux_jmp2_b|out[4]~11 (
// Equation(s):
// \ifu_rev_b|mux_jmp2_b|out[4]~11_combout  = (\ifu_rev_b|mux_jmp2_b|out[5]~0_combout  & ((\ifu_rev_b|mux_jmp2_b|out[4]~10_combout  & (\stackb|inst|altsyncram_component|auto_generated|q_a [4])) # (!\ifu_rev_b|mux_jmp2_b|out[4]~10_combout  & 
// ((\ifu_rev_b|PrC_b|q [4]))))) # (!\ifu_rev_b|mux_jmp2_b|out[5]~0_combout  & (((\ifu_rev_b|mux_jmp2_b|out[4]~10_combout ))))

	.dataa(\ifu_rev_b|mux_jmp2_b|out[5]~0_combout ),
	.datab(\stackb|inst|altsyncram_component|auto_generated|q_a [4]),
	.datac(\ifu_rev_b|PrC_b|q [4]),
	.datad(\ifu_rev_b|mux_jmp2_b|out[4]~10_combout ),
	.cin(gnd),
	.combout(\ifu_rev_b|mux_jmp2_b|out[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ifu_rev_b|mux_jmp2_b|out[4]~11 .lut_mask = 16'hDDA0;
defparam \ifu_rev_b|mux_jmp2_b|out[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N14
cycloneive_lcell_comb \inst1|band2_b~0 (
// Equation(s):
// \inst1|band2_b~0_combout  = (!\inst_rom_b|altsyncram_component|auto_generated|q_a [13] & (!\inst_rom_b|altsyncram_component|auto_generated|q_a [12] & (!\inst_rom_b|altsyncram_component|auto_generated|q_a [14] & 
// !\inst_rom_b|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [13]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [12]),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [14]),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\inst1|band2_b~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|band2_b~0 .lut_mask = 16'h0001;
defparam \inst1|band2_b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N0
cycloneive_lcell_comb \inst1|mux2_b|out[3]~1 (
// Equation(s):
// \inst1|mux2_b|out[3]~1_combout  = (\inst_rom_b|altsyncram_component|auto_generated|q_a [11]) # ((!\inst_rom_b|altsyncram_component|auto_generated|q_a [10] & ((\inst_rom_b|altsyncram_component|auto_generated|q_a [8]) # 
// (\inst_rom_b|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [10]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [8]),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [9]),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\inst1|mux2_b|out[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|mux2_b|out[3]~1 .lut_mask = 16'hFF54;
defparam \inst1|mux2_b|out[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N30
cycloneive_lcell_comb \inst1|mir4_b|WideOr5~0 (
// Equation(s):
// \inst1|mir4_b|WideOr5~0_combout  = ((\inst_rom_b|altsyncram_component|auto_generated|q_a [5] & \inst_rom_b|altsyncram_component|auto_generated|q_a [6])) # (!\inst_rom_b|altsyncram_component|auto_generated|q_a [7])

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [5]),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\inst1|mir4_b|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|mir4_b|WideOr5~0 .lut_mask = 16'hF555;
defparam \inst1|mir4_b|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N6
cycloneive_lcell_comb \inst1|mux2_b|out[3]~2 (
// Equation(s):
// \inst1|mux2_b|out[3]~2_combout  = ((\inst1|mux2_b|out[3]~1_combout ) # ((\inst1|band_b~0_combout  & \inst1|mir4_b|WideOr5~0_combout ))) # (!\inst1|band2_b~0_combout )

	.dataa(\inst1|band2_b~0_combout ),
	.datab(\inst1|mux2_b|out[3]~1_combout ),
	.datac(\inst1|band_b~0_combout ),
	.datad(\inst1|mir4_b|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\inst1|mux2_b|out[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|mux2_b|out[3]~2 .lut_mask = 16'hFDDD;
defparam \inst1|mux2_b|out[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N28
cycloneive_lcell_comb \inst1|mir1_b|WideOr3~0 (
// Equation(s):
// \inst1|mir1_b|WideOr3~0_combout  = (!\inst_rom_b|altsyncram_component|auto_generated|q_a [19] & ((\inst_rom_b|altsyncram_component|auto_generated|q_a [18]) # ((\inst_rom_b|altsyncram_component|auto_generated|q_a [17] & 
// \inst_rom_b|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [19]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [18]),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst1|mir1_b|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|mir1_b|WideOr3~0 .lut_mask = 16'h5450;
defparam \inst1|mir1_b|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N26
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|T[1]~5 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|T[1]~5_combout  = (!\stage456_b|inst1|inst|H1~2_combout  & ((\inst1|band3_b~0_combout  & ((\inst1|mir1_b|WideOr3~0_combout ))) # (!\inst1|band3_b~0_combout  & (!\inst1|mux2_b|out[3]~2_combout ))))

	.dataa(\inst1|mux2_b|out[3]~2_combout ),
	.datab(\inst1|band3_b~0_combout ),
	.datac(\inst1|mir1_b|WideOr3~0_combout ),
	.datad(\stage456_b|inst1|inst|H1~2_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|T[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|T[1]~5 .lut_mask = 16'h00D1;
defparam \stage456_b|UC_3_BLOCK|T[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N25
dffeas \stage456_b|STAGE3_PIPELINE|T[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\stage456_b|UC_3_BLOCK|T[1]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE3_PIPELINE|T [1]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE3_PIPELINE|T[1] .is_wysiwyg = "true";
defparam \stage456_b|STAGE3_PIPELINE|T[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N14
cycloneive_lcell_comb \stage456_b|UC_1_BLOCK|T[1]~5 (
// Equation(s):
// \stage456_b|UC_1_BLOCK|T[1]~5_combout  = (\stage456_b|STAGE3_PIPELINE|T [1] & !\stage456_b|inst1|inst2|H2~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\stage456_b|STAGE3_PIPELINE|T [1]),
	.datad(\stage456_b|inst1|inst2|H2~9_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_1_BLOCK|T[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_1_BLOCK|T[1]~5 .lut_mask = 16'h00F0;
defparam \stage456_b|UC_1_BLOCK|T[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N15
dffeas \stage456_b|STAGE4_PIPELINE|T[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_1_BLOCK|T[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE4_PIPELINE|T [1]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE4_PIPELINE|T[1] .is_wysiwyg = "true";
defparam \stage456_b|STAGE4_PIPELINE|T[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N31
dffeas \stage456_b|STAGE5_PIPELINE|T[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\stage456_b|STAGE4_PIPELINE|T [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE5_PIPELINE|T [1]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE5_PIPELINE|T[1] .is_wysiwyg = "true";
defparam \stage456_b|STAGE5_PIPELINE|T[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N10
cycloneive_lcell_comb \inst1|mir3_b|WideOr3~0 (
// Equation(s):
// \inst1|mir3_b|WideOr3~0_combout  = (!\inst_rom_b|altsyncram_component|auto_generated|q_a [11] & ((\inst_rom_b|altsyncram_component|auto_generated|q_a [9] & (\inst_rom_b|altsyncram_component|auto_generated|q_a [10])) # 
// (!\inst_rom_b|altsyncram_component|auto_generated|q_a [9] & ((\inst_rom_b|altsyncram_component|auto_generated|q_a [8])))))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [10]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [8]),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [9]),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\inst1|mir3_b|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|mir3_b|WideOr3~0 .lut_mask = 16'h00AC;
defparam \inst1|mir3_b|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N14
cycloneive_lcell_comb \inst1|mir1_b|WideOr4~0 (
// Equation(s):
// \inst1|mir1_b|WideOr4~0_combout  = (\inst_rom_b|altsyncram_component|auto_generated|q_a [19] & (\inst_rom_b|altsyncram_component|auto_generated|q_a [18] & (\inst_rom_b|altsyncram_component|auto_generated|q_a [17] $ 
// (\inst_rom_b|altsyncram_component|auto_generated|q_a [16])))) # (!\inst_rom_b|altsyncram_component|auto_generated|q_a [19] & ((\inst_rom_b|altsyncram_component|auto_generated|q_a [16] & ((\inst_rom_b|altsyncram_component|auto_generated|q_a [18]))) # 
// (!\inst_rom_b|altsyncram_component|auto_generated|q_a [16] & (\inst_rom_b|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [19]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [18]),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst1|mir1_b|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|mir1_b|WideOr4~0 .lut_mask = 16'h70C4;
defparam \inst1|mir1_b|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N16
cycloneive_lcell_comb \inst1|mux3_b|out[7]~0 (
// Equation(s):
// \inst1|mux3_b|out[7]~0_combout  = (\inst1|band3_b~0_combout ) # ((\inst1|band2_b~0_combout  & \inst1|band_b~0_combout ))

	.dataa(\inst1|band2_b~0_combout ),
	.datab(\inst1|band3_b~0_combout ),
	.datac(gnd),
	.datad(\inst1|band_b~0_combout ),
	.cin(gnd),
	.combout(\inst1|mux3_b|out[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|mux3_b|out[7]~0 .lut_mask = 16'hEECC;
defparam \inst1|mux3_b|out[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N8
cycloneive_lcell_comb \inst1|mir2_b|Decoder0~0 (
// Equation(s):
// \inst1|mir2_b|Decoder0~0_combout  = (\inst_rom_b|altsyncram_component|auto_generated|q_a [14]) # (((\inst_rom_b|altsyncram_component|auto_generated|q_a [13]) # (!\inst_rom_b|altsyncram_component|auto_generated|q_a [12])) # 
// (!\inst_rom_b|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [14]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [15]),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [13]),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\inst1|mir2_b|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|mir2_b|Decoder0~0 .lut_mask = 16'hFBFF;
defparam \inst1|mir2_b|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N2
cycloneive_lcell_comb \inst1|mux3_b|out[7]~1 (
// Equation(s):
// \inst1|mux3_b|out[7]~1_combout  = (!\inst1|band3_b~0_combout  & \inst1|band2_b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|band3_b~0_combout ),
	.datad(\inst1|band2_b~0_combout ),
	.cin(gnd),
	.combout(\inst1|mux3_b|out[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|mux3_b|out[7]~1 .lut_mask = 16'h0F00;
defparam \inst1|mux3_b|out[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N26
cycloneive_lcell_comb \inst1|mux3_b|out[2]~11 (
// Equation(s):
// \inst1|mux3_b|out[2]~11_combout  = (\inst1|mux3_b|out[7]~0_combout  & ((\inst1|mir1_b|WideOr4~0_combout ) # ((\inst1|mux3_b|out[7]~1_combout )))) # (!\inst1|mux3_b|out[7]~0_combout  & (((!\inst1|mir2_b|Decoder0~0_combout  & !\inst1|mux3_b|out[7]~1_combout 
// ))))

	.dataa(\inst1|mir1_b|WideOr4~0_combout ),
	.datab(\inst1|mux3_b|out[7]~0_combout ),
	.datac(\inst1|mir2_b|Decoder0~0_combout ),
	.datad(\inst1|mux3_b|out[7]~1_combout ),
	.cin(gnd),
	.combout(\inst1|mux3_b|out[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|mux3_b|out[2]~11 .lut_mask = 16'hCC8B;
defparam \inst1|mux3_b|out[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N12
cycloneive_lcell_comb \inst1|mux3_b|out[2]~12 (
// Equation(s):
// \inst1|mux3_b|out[2]~12_combout  = (\inst1|mux3_b|out[2]~11_combout  & (((!\inst1|mux3_b|out[7]~1_combout )) # (!\inst1|mir4_b|WideOr5~0_combout ))) # (!\inst1|mux3_b|out[2]~11_combout  & (((\inst1|mir3_b|WideOr3~0_combout  & 
// \inst1|mux3_b|out[7]~1_combout ))))

	.dataa(\inst1|mir4_b|WideOr5~0_combout ),
	.datab(\inst1|mir3_b|WideOr3~0_combout ),
	.datac(\inst1|mux3_b|out[2]~11_combout ),
	.datad(\inst1|mux3_b|out[7]~1_combout ),
	.cin(gnd),
	.combout(\inst1|mux3_b|out[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|mux3_b|out[2]~12 .lut_mask = 16'h5CF0;
defparam \inst1|mux3_b|out[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N20
cycloneive_lcell_comb \stage456_b|STAGE3_PIPELINE|T[0]~0 (
// Equation(s):
// \stage456_b|STAGE3_PIPELINE|T[0]~0_combout  = (\stage456_b|inst1|inst2|H2~9_combout  & (((\stage456_b|STAGE3_PIPELINE|T [0])))) # (!\stage456_b|inst1|inst2|H2~9_combout  & (\inst1|mux3_b|out[2]~12_combout  & ((!\stage456_b|inst1|inst|H1~2_combout ))))

	.dataa(\inst1|mux3_b|out[2]~12_combout ),
	.datab(\stage456_b|inst1|inst2|H2~9_combout ),
	.datac(\stage456_b|STAGE3_PIPELINE|T [0]),
	.datad(\stage456_b|inst1|inst|H1~2_combout ),
	.cin(gnd),
	.combout(\stage456_b|STAGE3_PIPELINE|T[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|STAGE3_PIPELINE|T[0]~0 .lut_mask = 16'hC0E2;
defparam \stage456_b|STAGE3_PIPELINE|T[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N21
dffeas \stage456_b|STAGE3_PIPELINE|T[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|STAGE3_PIPELINE|T[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE3_PIPELINE|T [0]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE3_PIPELINE|T[0] .is_wysiwyg = "true";
defparam \stage456_b|STAGE3_PIPELINE|T[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N20
cycloneive_lcell_comb \stage456_b|inst1|inst2|H2~8 (
// Equation(s):
// \stage456_b|inst1|inst2|H2~8_combout  = (\stage456_b|STAGE3_PIPELINE|T [0] & ((\stage456_b|STAGE5_PIPELINE|T [1]) # (\stage456_b|STAGE4_PIPELINE|T [1])))

	.dataa(\stage456_b|STAGE5_PIPELINE|T [1]),
	.datab(gnd),
	.datac(\stage456_b|STAGE4_PIPELINE|T [1]),
	.datad(\stage456_b|STAGE3_PIPELINE|T [0]),
	.cin(gnd),
	.combout(\stage456_b|inst1|inst2|H2~8_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|inst1|inst2|H2~8 .lut_mask = 16'hFA00;
defparam \stage456_b|inst1|inst2|H2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N0
cycloneive_lcell_comb \stage456_b|inst1|inst2|H2~9 (
// Equation(s):
// \stage456_b|inst1|inst2|H2~9_combout  = (\stage456_b|inst1|inst2|H2~8_combout ) # ((\stage456_b|STAGE3_PIPELINE|T [2] & ((\stage456_b|inst1|inst2|H2~3_combout ) # (\stage456_b|inst1|inst2|H2~7_combout ))))

	.dataa(\stage456_b|inst1|inst2|H2~8_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|T [2]),
	.datac(\stage456_b|inst1|inst2|H2~3_combout ),
	.datad(\stage456_b|inst1|inst2|H2~7_combout ),
	.cin(gnd),
	.combout(\stage456_b|inst1|inst2|H2~9_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|inst1|inst2|H2~9 .lut_mask = 16'hEEEA;
defparam \stage456_b|inst1|inst2|H2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N12
cycloneive_lcell_comb and_3(
// Equation(s):
// \and_3~combout  = (!\stage456_b|inst1|inst2|H2~9_combout  & (!\stage456_b|inst1|inst|H1~3_combout  & \and_1~combout ))

	.dataa(\stage456_b|inst1|inst2|H2~9_combout ),
	.datab(gnd),
	.datac(\stage456_b|inst1|inst|H1~3_combout ),
	.datad(\and_1~combout ),
	.cin(gnd),
	.combout(\and_3~combout ),
	.cout());
// synopsys translate_off
defparam and_3.lut_mask = 16'h0500;
defparam and_3.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y12_N17
dffeas \stackb|inst1|add[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stackb|inst1|add[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stackb|inst1|add [0]),
	.prn(vcc));
// synopsys translate_off
defparam \stackb|inst1|add[0] .is_wysiwyg = "true";
defparam \stackb|inst1|add[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N18
cycloneive_lcell_comb \ifu_rev_b|mux_jmp2_b|out[3]~8 (
// Equation(s):
// \ifu_rev_b|mux_jmp2_b|out[3]~8_combout  = (\ifu_rev_b|mux_jmp2_b|out[5]~1_combout  & (((\ifu_rev_b|mux_jmp2_b|out[5]~0_combout )))) # (!\ifu_rev_b|mux_jmp2_b|out[5]~1_combout  & ((\ifu_rev_b|mux_jmp2_b|out[5]~0_combout  & (\ifu_rev_b|PrC_b|q [3])) # 
// (!\ifu_rev_b|mux_jmp2_b|out[5]~0_combout  & ((\ifu_rev_b|inc_b|out[3]~6_combout )))))

	.dataa(\ifu_rev_b|PrC_b|q [3]),
	.datab(\ifu_rev_b|mux_jmp2_b|out[5]~1_combout ),
	.datac(\ifu_rev_b|inc_b|out[3]~6_combout ),
	.datad(\ifu_rev_b|mux_jmp2_b|out[5]~0_combout ),
	.cin(gnd),
	.combout(\ifu_rev_b|mux_jmp2_b|out[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ifu_rev_b|mux_jmp2_b|out[3]~8 .lut_mask = 16'hEE30;
defparam \ifu_rev_b|mux_jmp2_b|out[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N20
cycloneive_lcell_comb \ifu_rev_b|mux_jmp2_b|out[3]~9 (
// Equation(s):
// \ifu_rev_b|mux_jmp2_b|out[3]~9_combout  = (\ifu_rev_b|mux_jmp2_b|out[5]~1_combout  & ((\ifu_rev_b|mux_jmp2_b|out[3]~8_combout  & (\stackb|inst|altsyncram_component|auto_generated|q_a [3])) # (!\ifu_rev_b|mux_jmp2_b|out[3]~8_combout  & 
// ((\inst_rom_b|altsyncram_component|auto_generated|q_a [3]))))) # (!\ifu_rev_b|mux_jmp2_b|out[5]~1_combout  & (((\ifu_rev_b|mux_jmp2_b|out[3]~8_combout ))))

	.dataa(\stackb|inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\ifu_rev_b|mux_jmp2_b|out[5]~1_combout ),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [3]),
	.datad(\ifu_rev_b|mux_jmp2_b|out[3]~8_combout ),
	.cin(gnd),
	.combout(\ifu_rev_b|mux_jmp2_b|out[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ifu_rev_b|mux_jmp2_b|out[3]~9 .lut_mask = 16'hBBC0;
defparam \ifu_rev_b|mux_jmp2_b|out[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y13_N0
cycloneive_ram_block \inst_rom_b|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_in~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\ifu_rev_b|mux_jmp2_b|out[11]~25_combout ,\ifu_rev_b|mux_jmp2_b|out[10]~23_combout ,\ifu_rev_b|mux_jmp2_b|out[9]~21_combout ,\ifu_rev_b|mux_jmp2_b|out[8]~19_combout ,\ifu_rev_b|mux_jmp2_b|out[7]~17_combout ,\ifu_rev_b|mux_jmp2_b|out[6]~15_combout ,
\ifu_rev_b|mux_jmp2_b|out[5]~13_combout ,\ifu_rev_b|mux_jmp2_b|out[4]~11_combout ,\ifu_rev_b|mux_jmp2_b|out[3]~9_combout ,\ifu_rev_b|mux_jmp2_b|out[2]~7_combout ,\ifu_rev_b|mux_jmp2_b|out[1]~5_combout ,\ifu_rev_b|mux_jmp2_b|out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom_b|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a16 .init_file = "INSTRUCTION_ROM_HEX.hex";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "INSTRUCTION_ROM:inst_rom_b|altsyncram:altsyncram_component|altsyncram_sfb1:auto_generated|ALTSYNCRAM";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 20;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_rom_b|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000140000;
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N10
cycloneive_lcell_comb \and_4~3 (
// Equation(s):
// \and_4~3_combout  = (!\inst_rom_b|altsyncram_component|auto_generated|q_a [19] & (!\inst_rom_b|altsyncram_component|auto_generated|q_a [18] & !\inst_rom_b|altsyncram_component|auto_generated|q_a [17]))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [19]),
	.datab(gnd),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [18]),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\and_4~3_combout ),
	.cout());
// synopsys translate_off
defparam \and_4~3 .lut_mask = 16'h0005;
defparam \and_4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N12
cycloneive_lcell_comb and_4(
// Equation(s):
// \and_4~combout  = (\inst_rom_b|altsyncram_component|auto_generated|q_a [16] & (!\stage456_b|inst1|inst2|H2~9_combout  & (\and_4~3_combout  & !\stage456_b|inst1|inst|H1~3_combout )))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [16]),
	.datab(\stage456_b|inst1|inst2|H2~9_combout ),
	.datac(\and_4~3_combout ),
	.datad(\stage456_b|inst1|inst|H1~3_combout ),
	.cin(gnd),
	.combout(\and_4~combout ),
	.cout());
// synopsys translate_off
defparam and_4.lut_mask = 16'h0020;
defparam and_4.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N13
dffeas \ff_push|out (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\and_4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ff_push|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ff_push|out .is_wysiwyg = "true";
defparam \ff_push|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N6
cycloneive_lcell_comb \ifu_rev_b|mux_jmp2_b|out[2]~6 (
// Equation(s):
// \ifu_rev_b|mux_jmp2_b|out[2]~6_combout  = (\ifu_rev_b|mux_jmp2_b|out[5]~0_combout  & (((\ifu_rev_b|mux_jmp2_b|out[5]~1_combout )))) # (!\ifu_rev_b|mux_jmp2_b|out[5]~0_combout  & ((\ifu_rev_b|mux_jmp2_b|out[5]~1_combout  & 
// (\inst_rom_b|altsyncram_component|auto_generated|q_a [2])) # (!\ifu_rev_b|mux_jmp2_b|out[5]~1_combout  & ((\ifu_rev_b|inc_b|out[2]~4_combout )))))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [2]),
	.datab(\ifu_rev_b|inc_b|out[2]~4_combout ),
	.datac(\ifu_rev_b|mux_jmp2_b|out[5]~0_combout ),
	.datad(\ifu_rev_b|mux_jmp2_b|out[5]~1_combout ),
	.cin(gnd),
	.combout(\ifu_rev_b|mux_jmp2_b|out[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ifu_rev_b|mux_jmp2_b|out[2]~6 .lut_mask = 16'hFA0C;
defparam \ifu_rev_b|mux_jmp2_b|out[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N4
cycloneive_lcell_comb \ifu_rev_b|mux_jmp2_b|out[2]~7 (
// Equation(s):
// \ifu_rev_b|mux_jmp2_b|out[2]~7_combout  = (\ifu_rev_b|mux_jmp2_b|out[5]~0_combout  & ((\ifu_rev_b|mux_jmp2_b|out[2]~6_combout  & (\stackb|inst|altsyncram_component|auto_generated|q_a [2])) # (!\ifu_rev_b|mux_jmp2_b|out[2]~6_combout  & ((\ifu_rev_b|PrC_b|q 
// [2]))))) # (!\ifu_rev_b|mux_jmp2_b|out[5]~0_combout  & (((\ifu_rev_b|mux_jmp2_b|out[2]~6_combout ))))

	.dataa(\ifu_rev_b|mux_jmp2_b|out[5]~0_combout ),
	.datab(\stackb|inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\ifu_rev_b|PrC_b|q [2]),
	.datad(\ifu_rev_b|mux_jmp2_b|out[2]~6_combout ),
	.cin(gnd),
	.combout(\ifu_rev_b|mux_jmp2_b|out[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ifu_rev_b|mux_jmp2_b|out[2]~7 .lut_mask = 16'hDDA0;
defparam \ifu_rev_b|mux_jmp2_b|out[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N20
cycloneive_lcell_comb \ifu_rev_b|mux_jmp2_b|out[1]~4 (
// Equation(s):
// \ifu_rev_b|mux_jmp2_b|out[1]~4_combout  = (\ifu_rev_b|mux_jmp2_b|out[5]~1_combout  & (((\ifu_rev_b|mux_jmp2_b|out[5]~0_combout )))) # (!\ifu_rev_b|mux_jmp2_b|out[5]~1_combout  & ((\ifu_rev_b|mux_jmp2_b|out[5]~0_combout  & ((\ifu_rev_b|PrC_b|q [1]))) # 
// (!\ifu_rev_b|mux_jmp2_b|out[5]~0_combout  & (\ifu_rev_b|inc_b|out[1]~2_combout ))))

	.dataa(\ifu_rev_b|inc_b|out[1]~2_combout ),
	.datab(\ifu_rev_b|PrC_b|q [1]),
	.datac(\ifu_rev_b|mux_jmp2_b|out[5]~1_combout ),
	.datad(\ifu_rev_b|mux_jmp2_b|out[5]~0_combout ),
	.cin(gnd),
	.combout(\ifu_rev_b|mux_jmp2_b|out[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ifu_rev_b|mux_jmp2_b|out[1]~4 .lut_mask = 16'hFC0A;
defparam \ifu_rev_b|mux_jmp2_b|out[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N16
cycloneive_lcell_comb \ifu_rev_b|mux_jmp2_b|out[1]~5 (
// Equation(s):
// \ifu_rev_b|mux_jmp2_b|out[1]~5_combout  = (\ifu_rev_b|mux_jmp2_b|out[5]~1_combout  & ((\ifu_rev_b|mux_jmp2_b|out[1]~4_combout  & ((\stackb|inst|altsyncram_component|auto_generated|q_a [1]))) # (!\ifu_rev_b|mux_jmp2_b|out[1]~4_combout  & 
// (\inst_rom_b|altsyncram_component|auto_generated|q_a [1])))) # (!\ifu_rev_b|mux_jmp2_b|out[5]~1_combout  & (((\ifu_rev_b|mux_jmp2_b|out[1]~4_combout ))))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [1]),
	.datab(\stackb|inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\ifu_rev_b|mux_jmp2_b|out[5]~1_combout ),
	.datad(\ifu_rev_b|mux_jmp2_b|out[1]~4_combout ),
	.cin(gnd),
	.combout(\ifu_rev_b|mux_jmp2_b|out[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ifu_rev_b|mux_jmp2_b|out[1]~5 .lut_mask = 16'hCFA0;
defparam \ifu_rev_b|mux_jmp2_b|out[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N24
cycloneive_lcell_comb \inst1|mir1_b|WideOr0~0 (
// Equation(s):
// \inst1|mir1_b|WideOr0~0_combout  = (!\inst_rom_b|altsyncram_component|auto_generated|q_a [19] & (\inst_rom_b|altsyncram_component|auto_generated|q_a [18] & ((\inst_rom_b|altsyncram_component|auto_generated|q_a [17]) # 
// (\inst_rom_b|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [19]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [18]),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst1|mir1_b|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|mir1_b|WideOr0~0 .lut_mask = 16'h5040;
defparam \inst1|mir1_b|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N14
cycloneive_lcell_comb \inst1|mir4_b|WideOr0~0 (
// Equation(s):
// \inst1|mir4_b|WideOr0~0_combout  = (\inst_rom_b|altsyncram_component|auto_generated|q_a [5] & (!\inst_rom_b|altsyncram_component|auto_generated|q_a [6] & (!\inst_rom_b|altsyncram_component|auto_generated|q_a [7] & 
// \inst_rom_b|altsyncram_component|auto_generated|q_a [4]))) # (!\inst_rom_b|altsyncram_component|auto_generated|q_a [5] & (\inst_rom_b|altsyncram_component|auto_generated|q_a [6] & (\inst_rom_b|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [5]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [6]),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [7]),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\inst1|mir4_b|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|mir4_b|WideOr0~0 .lut_mask = 16'h4240;
defparam \inst1|mir4_b|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N30
cycloneive_lcell_comb \inst1|mir3_b|WideOr0~0 (
// Equation(s):
// \inst1|mir3_b|WideOr0~0_combout  = (\inst_rom_b|altsyncram_component|auto_generated|q_a [10] & ((\inst_rom_b|altsyncram_component|auto_generated|q_a [9] & ((!\inst_rom_b|altsyncram_component|auto_generated|q_a [11]))) # 
// (!\inst_rom_b|altsyncram_component|auto_generated|q_a [9] & ((\inst_rom_b|altsyncram_component|auto_generated|q_a [8]) # (\inst_rom_b|altsyncram_component|auto_generated|q_a [11])))))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [10]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [8]),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [9]),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\inst1|mir3_b|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|mir3_b|WideOr0~0 .lut_mask = 16'h0AA8;
defparam \inst1|mir3_b|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N18
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|ALUC[2]~0 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|ALUC[2]~0_combout  = (\inst1|mux3_b|out[7]~0_combout  & (((\inst1|mux3_b|out[7]~1_combout )))) # (!\inst1|mux3_b|out[7]~0_combout  & ((\inst1|mux3_b|out[7]~1_combout  & (\inst1|mir3_b|WideOr0~0_combout )) # 
// (!\inst1|mux3_b|out[7]~1_combout  & ((!\inst1|mir2_b|Decoder0~0_combout )))))

	.dataa(\inst1|mir3_b|WideOr0~0_combout ),
	.datab(\inst1|mux3_b|out[7]~0_combout ),
	.datac(\inst1|mir2_b|Decoder0~0_combout ),
	.datad(\inst1|mux3_b|out[7]~1_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|ALUC[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|ALUC[2]~0 .lut_mask = 16'hEE03;
defparam \stage456_b|UC_3_BLOCK|ALUC[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N0
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|ALUC[2]~1 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|ALUC[2]~1_combout  = (\inst1|mux3_b|out[7]~0_combout  & ((\stage456_b|UC_3_BLOCK|ALUC[2]~0_combout  & ((\inst1|mir4_b|WideOr0~0_combout ))) # (!\stage456_b|UC_3_BLOCK|ALUC[2]~0_combout  & (\inst1|mir1_b|WideOr0~0_combout )))) # 
// (!\inst1|mux3_b|out[7]~0_combout  & (((\stage456_b|UC_3_BLOCK|ALUC[2]~0_combout ))))

	.dataa(\inst1|mir1_b|WideOr0~0_combout ),
	.datab(\inst1|mux3_b|out[7]~0_combout ),
	.datac(\inst1|mir4_b|WideOr0~0_combout ),
	.datad(\stage456_b|UC_3_BLOCK|ALUC[2]~0_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|ALUC[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|ALUC[2]~1 .lut_mask = 16'hF388;
defparam \stage456_b|UC_3_BLOCK|ALUC[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N10
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|ALUC[2]~2 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|ALUC[2]~2_combout  = (!\stage456_b|inst1|inst|H1~2_combout  & \stage456_b|UC_3_BLOCK|ALUC[2]~1_combout )

	.dataa(gnd),
	.datab(\stage456_b|inst1|inst|H1~2_combout ),
	.datac(gnd),
	.datad(\stage456_b|UC_3_BLOCK|ALUC[2]~1_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|ALUC[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|ALUC[2]~2 .lut_mask = 16'h3300;
defparam \stage456_b|UC_3_BLOCK|ALUC[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N11
dffeas \stage456_b|STAGE3_PIPELINE|ALUC[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_3_BLOCK|ALUC[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE3_PIPELINE|ALUC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE3_PIPELINE|ALUC[2] .is_wysiwyg = "true";
defparam \stage456_b|STAGE3_PIPELINE|ALUC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N0
cycloneive_lcell_comb \stage456_b|UC_1_BLOCK|ALUC[2]~0 (
// Equation(s):
// \stage456_b|UC_1_BLOCK|ALUC[2]~0_combout  = (!\stage456_b|inst1|inst2|H2~9_combout  & \stage456_b|STAGE3_PIPELINE|ALUC [2])

	.dataa(gnd),
	.datab(\stage456_b|inst1|inst2|H2~9_combout ),
	.datac(\stage456_b|STAGE3_PIPELINE|ALUC [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\stage456_b|UC_1_BLOCK|ALUC[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_1_BLOCK|ALUC[2]~0 .lut_mask = 16'h3030;
defparam \stage456_b|UC_1_BLOCK|ALUC[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N1
dffeas \stage456_b|STAGE4_PIPELINE|ALUC[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_1_BLOCK|ALUC[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE4_PIPELINE|ALUC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE4_PIPELINE|ALUC[2] .is_wysiwyg = "true";
defparam \stage456_b|STAGE4_PIPELINE|ALUC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N8
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|ALUC[3]~3 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|ALUC[3]~3_combout  = (!\inst_rom_b|altsyncram_component|auto_generated|q_a [9] & (\inst_rom_b|altsyncram_component|auto_generated|q_a [11] & \inst_rom_b|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [11]),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|ALUC[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|ALUC[3]~3 .lut_mask = 16'h5000;
defparam \stage456_b|UC_3_BLOCK|ALUC[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N4
cycloneive_lcell_comb \inst1|mir4_b|MICROINST[15]~0 (
// Equation(s):
// \inst1|mir4_b|MICROINST[15]~0_combout  = (\inst_rom_b|altsyncram_component|auto_generated|q_a [7] & (!\inst_rom_b|altsyncram_component|auto_generated|q_a [5] & \inst_rom_b|altsyncram_component|auto_generated|q_a [6])) # 
// (!\inst_rom_b|altsyncram_component|auto_generated|q_a [7] & (\inst_rom_b|altsyncram_component|auto_generated|q_a [5] & !\inst_rom_b|altsyncram_component|auto_generated|q_a [6]))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [5]),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\inst1|mir4_b|MICROINST[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|mir4_b|MICROINST[15]~0 .lut_mask = 16'h0A50;
defparam \inst1|mir4_b|MICROINST[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N6
cycloneive_lcell_comb \stage456_b|STAGE3_PIPELINE|SH[0]~2 (
// Equation(s):
// \stage456_b|STAGE3_PIPELINE|SH[0]~2_combout  = (!\inst1|band3_b~0_combout  & (!\stage456_b|inst1|inst2|H2~9_combout  & (\inst1|band2_b~0_combout  & !\stage456_b|inst1|inst|H1~3_combout )))

	.dataa(\inst1|band3_b~0_combout ),
	.datab(\stage456_b|inst1|inst2|H2~9_combout ),
	.datac(\inst1|band2_b~0_combout ),
	.datad(\stage456_b|inst1|inst|H1~3_combout ),
	.cin(gnd),
	.combout(\stage456_b|STAGE3_PIPELINE|SH[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|STAGE3_PIPELINE|SH[0]~2 .lut_mask = 16'h0010;
defparam \stage456_b|STAGE3_PIPELINE|SH[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N22
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|ALUC[3]~4 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|ALUC[3]~4_combout  = (\stage456_b|STAGE3_PIPELINE|SH[0]~2_combout  & ((\stage456_b|UC_3_BLOCK|ALUC[3]~3_combout ) # ((\inst1|band_b~0_combout  & \inst1|mir4_b|MICROINST[15]~0_combout ))))

	.dataa(\inst1|band_b~0_combout ),
	.datab(\stage456_b|UC_3_BLOCK|ALUC[3]~3_combout ),
	.datac(\inst1|mir4_b|MICROINST[15]~0_combout ),
	.datad(\stage456_b|STAGE3_PIPELINE|SH[0]~2_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|ALUC[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|ALUC[3]~4 .lut_mask = 16'hEC00;
defparam \stage456_b|UC_3_BLOCK|ALUC[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N23
dffeas \stage456_b|STAGE3_PIPELINE|ALUC[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_3_BLOCK|ALUC[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE3_PIPELINE|ALUC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE3_PIPELINE|ALUC[3] .is_wysiwyg = "true";
defparam \stage456_b|STAGE3_PIPELINE|ALUC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N28
cycloneive_lcell_comb \stage456_b|UC_1_BLOCK|ALUC[3]~1 (
// Equation(s):
// \stage456_b|UC_1_BLOCK|ALUC[3]~1_combout  = (!\stage456_b|inst1|inst2|H2~9_combout  & \stage456_b|STAGE3_PIPELINE|ALUC [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\stage456_b|inst1|inst2|H2~9_combout ),
	.datad(\stage456_b|STAGE3_PIPELINE|ALUC [3]),
	.cin(gnd),
	.combout(\stage456_b|UC_1_BLOCK|ALUC[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_1_BLOCK|ALUC[3]~1 .lut_mask = 16'h0F00;
defparam \stage456_b|UC_1_BLOCK|ALUC[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N29
dffeas \stage456_b|STAGE4_PIPELINE|ALUC[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_1_BLOCK|ALUC[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE4_PIPELINE|ALUC[3] .is_wysiwyg = "true";
defparam \stage456_b|STAGE4_PIPELINE|ALUC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N0
cycloneive_lcell_comb \inst1|mir1_b|MICROINST[13]~0 (
// Equation(s):
// \inst1|mir1_b|MICROINST[13]~0_combout  = (\inst_rom_b|altsyncram_component|auto_generated|q_a [18] & (!\inst_rom_b|altsyncram_component|auto_generated|q_a [19] & (\inst_rom_b|altsyncram_component|auto_generated|q_a [16] $ 
// (\inst_rom_b|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [16]),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [19]),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst1|mir1_b|MICROINST[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|mir1_b|MICROINST[13]~0 .lut_mask = 16'h0208;
defparam \inst1|mir1_b|MICROINST[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N18
cycloneive_lcell_comb \inst1|mir3_b|WideOr1~0 (
// Equation(s):
// \inst1|mir3_b|WideOr1~0_combout  = (\inst_rom_b|altsyncram_component|auto_generated|q_a [11] & (!\inst_rom_b|altsyncram_component|auto_generated|q_a [9] & (\inst_rom_b|altsyncram_component|auto_generated|q_a [10] $ 
// (!\inst_rom_b|altsyncram_component|auto_generated|q_a [8])))) # (!\inst_rom_b|altsyncram_component|auto_generated|q_a [11] & (\inst_rom_b|altsyncram_component|auto_generated|q_a [10] & (\inst_rom_b|altsyncram_component|auto_generated|q_a [8] $ 
// (\inst_rom_b|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [10]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [8]),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [9]),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\inst1|mir3_b|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|mir3_b|WideOr1~0 .lut_mask = 16'h0928;
defparam \inst1|mir3_b|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N26
cycloneive_lcell_comb \inst1|mir4_b|WideOr1~0 (
// Equation(s):
// \inst1|mir4_b|WideOr1~0_combout  = (\inst_rom_b|altsyncram_component|auto_generated|q_a [5] & (!\inst_rom_b|altsyncram_component|auto_generated|q_a [6] & (!\inst_rom_b|altsyncram_component|auto_generated|q_a [7] & 
// !\inst_rom_b|altsyncram_component|auto_generated|q_a [4]))) # (!\inst_rom_b|altsyncram_component|auto_generated|q_a [5] & (\inst_rom_b|altsyncram_component|auto_generated|q_a [7] & (\inst_rom_b|altsyncram_component|auto_generated|q_a [6] $ 
// (!\inst_rom_b|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [5]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [6]),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [7]),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\inst1|mir4_b|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|mir4_b|WideOr1~0 .lut_mask = 16'h4012;
defparam \inst1|mir4_b|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N12
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|ALUC[1]~8 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|ALUC[1]~8_combout  = (\inst1|mux3_b|out[7]~1_combout  & ((\inst1|band_b~0_combout  & ((\inst1|mir4_b|WideOr1~0_combout ))) # (!\inst1|band_b~0_combout  & (\inst1|mir3_b|WideOr1~0_combout ))))

	.dataa(\inst1|band_b~0_combout ),
	.datab(\inst1|mir3_b|WideOr1~0_combout ),
	.datac(\inst1|mir4_b|WideOr1~0_combout ),
	.datad(\inst1|mux3_b|out[7]~1_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|ALUC[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|ALUC[1]~8 .lut_mask = 16'hE400;
defparam \stage456_b|UC_3_BLOCK|ALUC[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N4
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|ALUC[1]~9 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|ALUC[1]~9_combout  = (!\stage456_b|inst1|inst|H1~2_combout  & ((\stage456_b|UC_3_BLOCK|ALUC[1]~8_combout ) # ((\inst1|mir1_b|MICROINST[13]~0_combout  & \inst1|band3_b~0_combout ))))

	.dataa(\inst1|mir1_b|MICROINST[13]~0_combout ),
	.datab(\stage456_b|inst1|inst|H1~2_combout ),
	.datac(\inst1|band3_b~0_combout ),
	.datad(\stage456_b|UC_3_BLOCK|ALUC[1]~8_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|ALUC[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|ALUC[1]~9 .lut_mask = 16'h3320;
defparam \stage456_b|UC_3_BLOCK|ALUC[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N5
dffeas \stage456_b|STAGE3_PIPELINE|ALUC[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_3_BLOCK|ALUC[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE3_PIPELINE|ALUC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE3_PIPELINE|ALUC[1] .is_wysiwyg = "true";
defparam \stage456_b|STAGE3_PIPELINE|ALUC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N4
cycloneive_lcell_comb \stage456_b|UC_1_BLOCK|ALUC[1]~3 (
// Equation(s):
// \stage456_b|UC_1_BLOCK|ALUC[1]~3_combout  = (!\stage456_b|inst1|inst2|H2~9_combout  & \stage456_b|STAGE3_PIPELINE|ALUC [1])

	.dataa(gnd),
	.datab(\stage456_b|inst1|inst2|H2~9_combout ),
	.datac(\stage456_b|STAGE3_PIPELINE|ALUC [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\stage456_b|UC_1_BLOCK|ALUC[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_1_BLOCK|ALUC[1]~3 .lut_mask = 16'h3030;
defparam \stage456_b|UC_1_BLOCK|ALUC[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N5
dffeas \stage456_b|STAGE4_PIPELINE|ALUC[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_1_BLOCK|ALUC[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE4_PIPELINE|ALUC[1] .is_wysiwyg = "true";
defparam \stage456_b|STAGE4_PIPELINE|ALUC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N30
cycloneive_lcell_comb \alu_b|alu|Mux4~2 (
// Equation(s):
// \alu_b|alu|Mux4~2_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [3] & ((\stage456_b|STAGE4_PIPELINE|ALUC [1]))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [3] & (\stage456_b|STAGE4_PIPELINE|ALUC [2]))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [2]),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.datac(gnd),
	.datad(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux4~2 .lut_mask = 16'hEE22;
defparam \alu_b|alu|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N8
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|busB[1]~0 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|busB[1]~0_combout  = (\inst1|band_b~0_combout  & ((\inst_rom_b|altsyncram_component|auto_generated|q_a [6]) # ((!\inst_rom_b|altsyncram_component|auto_generated|q_a [7])))) # (!\inst1|band_b~0_combout  & 
// (((!\inst1|mir3_b|WideOr3~0_combout ))))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [6]),
	.datab(\inst1|band_b~0_combout ),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [7]),
	.datad(\inst1|mir3_b|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|busB[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|busB[1]~0 .lut_mask = 16'h8CBF;
defparam \stage456_b|UC_3_BLOCK|busB[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N22
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|busB[1]~1 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|busB[1]~1_combout  = (!\inst1|band3_b~0_combout  & ((\inst1|band2_b~0_combout  & ((\stage456_b|UC_3_BLOCK|busB[1]~0_combout ))) # (!\inst1|band2_b~0_combout  & (\inst1|mir2_b|Decoder0~0_combout ))))

	.dataa(\inst1|mir2_b|Decoder0~0_combout ),
	.datab(\inst1|band3_b~0_combout ),
	.datac(\stage456_b|UC_3_BLOCK|busB[1]~0_combout ),
	.datad(\inst1|band2_b~0_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|busB[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|busB[1]~1 .lut_mask = 16'h3022;
defparam \stage456_b|UC_3_BLOCK|busB[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N4
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|busB[1]~2 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|busB[1]~2_combout  = (!\stage456_b|UC_3_BLOCK|busB[1]~1_combout  & (!\stage456_b|inst1|inst|H1~2_combout  & ((\inst1|mir1_b|WideOr0~0_combout ) # (!\inst1|band3_b~0_combout ))))

	.dataa(\inst1|mir1_b|WideOr0~0_combout ),
	.datab(\inst1|band3_b~0_combout ),
	.datac(\stage456_b|UC_3_BLOCK|busB[1]~1_combout ),
	.datad(\stage456_b|inst1|inst|H1~2_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|busB[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|busB[1]~2 .lut_mask = 16'h000B;
defparam \stage456_b|UC_3_BLOCK|busB[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N5
dffeas \stage456_b|STAGE3_PIPELINE|busB[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_3_BLOCK|busB[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE3_PIPELINE|busB [1]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE3_PIPELINE|busB[1] .is_wysiwyg = "true";
defparam \stage456_b|STAGE3_PIPELINE|busB[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N8
cycloneive_lcell_comb \regBank|inst67|Mux28~0 (
// Equation(s):
// \regBank|inst67|Mux28~0_combout  = (\stage456_b|STAGE3_PIPELINE|busB [1] & \regBank|inst61|B3 [3])

	.dataa(\stage456_b|STAGE3_PIPELINE|busB [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst61|B3 [3]),
	.cin(gnd),
	.combout(\regBank|inst67|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst67|Mux28~0 .lut_mask = 16'hAA00;
defparam \regBank|inst67|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N17
dffeas \alu_b|FF_B|out[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst67|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_B|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_B|out[3] .is_wysiwyg = "true";
defparam \alu_b|FF_B|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N4
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|KMx~0 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|KMx~0_combout  = (!\inst_rom_b|altsyncram_component|auto_generated|q_a [19] & (!\stage456_b|inst1|inst2|H2~9_combout  & (!\stage456_b|inst1|inst|H1~3_combout  & \inst_rom_b|altsyncram_component|auto_generated|q_a [18])))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [19]),
	.datab(\stage456_b|inst1|inst2|H2~9_combout ),
	.datac(\stage456_b|inst1|inst|H1~3_combout ),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|KMx~0_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|KMx~0 .lut_mask = 16'h0100;
defparam \stage456_b|UC_3_BLOCK|KMx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N5
dffeas \stage456_b|STAGE3_PIPELINE|KMx (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_3_BLOCK|KMx~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE3_PIPELINE|KMx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE3_PIPELINE|KMx .is_wysiwyg = "true";
defparam \stage456_b|STAGE3_PIPELINE|KMx .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N31
dffeas \stage456_b|inst|K_out[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rom_b|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|inst|K_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|inst|K_out[3] .is_wysiwyg = "true";
defparam \stage456_b|inst|K_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneive_lcell_comb \alu_b|FF_A|out[5]~1 (
// Equation(s):
// \alu_b|FF_A|out[5]~1_combout  = (!\stage456_b|STAGE3_PIPELINE|busA [5] & ((\stage456_b|STAGE3_PIPELINE|busA [4]) # ((\stage456_b|STAGE3_PIPELINE|busA [3] & !\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\stage456_b|STAGE3_PIPELINE|busA [4]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [5]),
	.cin(gnd),
	.combout(\alu_b|FF_A|out[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|FF_A|out[5]~1 .lut_mask = 16'h00F2;
defparam \alu_b|FF_A|out[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneive_lcell_comb \alu_b|FF_A|out[5]~0 (
// Equation(s):
// \alu_b|FF_A|out[5]~0_combout  = (!\stage456_b|STAGE3_PIPELINE|busA [3] & (!\stage456_b|STAGE3_PIPELINE|busA [2] & (!\stage456_b|STAGE3_PIPELINE|busA [4] & !\stage456_b|STAGE3_PIPELINE|busA [5])))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\stage456_b|STAGE3_PIPELINE|busA [4]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [5]),
	.cin(gnd),
	.combout(\alu_b|FF_A|out[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|FF_A|out[5]~0 .lut_mask = 16'h0001;
defparam \alu_b|FF_A|out[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~0 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~0_combout  = (\stage456_b|STAGE3_PIPELINE|KMx~q ) # ((!\alu_b|FF_A|out[5]~1_combout  & (!\stage456_b|STAGE3_PIPELINE|busA [1] & \alu_b|FF_A|out[5]~0_combout )))

	.dataa(\alu_b|FF_A|out[5]~1_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|KMx~q ),
	.datac(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datad(\alu_b|FF_A|out[5]~0_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~0 .lut_mask = 16'hCDCC;
defparam \alu_b|kmux_b|A_bus[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~2 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~2_combout  = (!\alu_b|kmux_b|A_bus[15]~0_combout  & ((\stage456_b|STAGE3_PIPELINE|busA [4]) # (!\stage456_b|STAGE3_PIPELINE|busA [5])))

	.dataa(gnd),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [4]),
	.datac(\alu_b|kmux_b|A_bus[15]~0_combout ),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [5]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~2 .lut_mask = 16'h0C0F;
defparam \alu_b|kmux_b|A_bus[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~1 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~1_combout  = (!\stage456_b|STAGE3_PIPELINE|busA [4] & (!\alu_b|kmux_b|A_bus[15]~0_combout  & \stage456_b|STAGE3_PIPELINE|busA [5]))

	.dataa(gnd),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [4]),
	.datac(\alu_b|kmux_b|A_bus[15]~0_combout ),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [5]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~1 .lut_mask = 16'h0300;
defparam \alu_b|kmux_b|A_bus[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N22
cycloneive_lcell_comb \regBank|inst29|B3[3]~feeder (
// Equation(s):
// \regBank|inst29|B3[3]~feeder_combout  = \regBank|inst66|data_bus[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[3]~2_combout ),
	.cin(gnd),
	.combout(\regBank|inst29|B3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst29|B3[3]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst29|B3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N0
cycloneive_lcell_comb \regBank|inst66|Decoder0~63 (
// Equation(s):
// \regBank|inst66|Decoder0~63_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [3] & (!\stage456_b|STAGE5_PIPELINE|busC [4] & (!\stage456_b|STAGE5_PIPELINE|busC [2] & \stage456_b|STAGE5_PIPELINE|busC [5])))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [3]),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [4]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [2]),
	.datad(\stage456_b|STAGE5_PIPELINE|busC [5]),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~63_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~63 .lut_mask = 16'h0100;
defparam \regBank|inst66|Decoder0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N8
cycloneive_lcell_comb \regBank|inst66|Decoder0~64 (
// Equation(s):
// \regBank|inst66|Decoder0~64_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [0] & (\regBank|inst66|Decoder0~63_combout  & \stage456_b|STAGE5_PIPELINE|busC [1]))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datab(\regBank|inst66|Decoder0~63_combout ),
	.datac(gnd),
	.datad(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~64_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~64 .lut_mask = 16'h4400;
defparam \regBank|inst66|Decoder0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N23
dffeas \regBank|inst29|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst29|B3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst29|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst29|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst29|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N12
cycloneive_lcell_comb \regBank|inst66|Decoder0~72 (
// Equation(s):
// \regBank|inst66|Decoder0~72_combout  = (\regBank|inst66|Decoder0~63_combout  & (\stage456_b|STAGE5_PIPELINE|busC [0] & \stage456_b|STAGE5_PIPELINE|busC [1]))

	.dataa(gnd),
	.datab(\regBank|inst66|Decoder0~63_combout ),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datad(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~72_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~72 .lut_mask = 16'hC000;
defparam \regBank|inst66|Decoder0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N7
dffeas \regBank|inst28|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst28|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst28|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst28|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~502 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~502_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\regBank|inst28|B3 [3] & \stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst29|B3 [3]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst29|B3 [3]),
	.datac(\regBank|inst28|B3 [3]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~502_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~502 .lut_mask = 16'hE455;
defparam \alu_b|kmux_b|A_bus[3]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
cycloneive_lcell_comb \regBank|inst31|B3[3]~feeder (
// Equation(s):
// \regBank|inst31|B3[3]~feeder_combout  = \regBank|inst66|data_bus[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[3]~2_combout ),
	.cin(gnd),
	.combout(\regBank|inst31|B3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst31|B3[3]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst31|B3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N6
cycloneive_lcell_comb \regBank|inst66|Decoder0~76 (
// Equation(s):
// \regBank|inst66|Decoder0~76_combout  = (\regBank|inst66|Decoder0~63_combout  & (!\stage456_b|STAGE5_PIPELINE|busC [0] & !\stage456_b|STAGE5_PIPELINE|busC [1]))

	.dataa(gnd),
	.datab(\regBank|inst66|Decoder0~63_combout ),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datad(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~76_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~76 .lut_mask = 16'h000C;
defparam \regBank|inst66|Decoder0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N19
dffeas \regBank|inst31|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst31|B3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst31|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst31|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst31|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N14
cycloneive_lcell_comb \regBank|inst66|Decoder0~68 (
// Equation(s):
// \regBank|inst66|Decoder0~68_combout  = (\regBank|inst66|Decoder0~63_combout  & (\stage456_b|STAGE5_PIPELINE|busC [0] & !\stage456_b|STAGE5_PIPELINE|busC [1]))

	.dataa(gnd),
	.datab(\regBank|inst66|Decoder0~63_combout ),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datad(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~68_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~68 .lut_mask = 16'h00C0;
defparam \regBank|inst66|Decoder0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N1
dffeas \regBank|inst30|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst30|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst30|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst30|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~503 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~503_combout  = (\alu_b|kmux_b|A_bus[3]~502_combout  & ((\regBank|inst31|B3 [3]) # ((\stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\alu_b|kmux_b|A_bus[3]~502_combout  & (((\regBank|inst30|B3 [3] & !\stage456_b|STAGE3_PIPELINE|busA 
// [1]))))

	.dataa(\alu_b|kmux_b|A_bus[3]~502_combout ),
	.datab(\regBank|inst31|B3 [3]),
	.datac(\regBank|inst30|B3 [3]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~503_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~503 .lut_mask = 16'hAAD8;
defparam \alu_b|kmux_b|A_bus[3]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N26
cycloneive_lcell_comb \regBank|inst25|B3[3]~feeder (
// Equation(s):
// \regBank|inst25|B3[3]~feeder_combout  = \regBank|inst66|data_bus[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[3]~2_combout ),
	.cin(gnd),
	.combout(\regBank|inst25|B3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst25|B3[3]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst25|B3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N26
cycloneive_lcell_comb \regBank|inst66|Decoder0~57 (
// Equation(s):
// \regBank|inst66|Decoder0~57_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [4] & (\stage456_b|STAGE5_PIPELINE|busC [5] & (\stage456_b|STAGE5_PIPELINE|busC [2] & !\stage456_b|STAGE5_PIPELINE|busC [3])))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [4]),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [5]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [2]),
	.datad(\stage456_b|STAGE5_PIPELINE|busC [3]),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~57_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~57 .lut_mask = 16'h0040;
defparam \regBank|inst66|Decoder0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N4
cycloneive_lcell_comb \regBank|inst66|Decoder0~58 (
// Equation(s):
// \regBank|inst66|Decoder0~58_combout  = (\stage456_b|STAGE5_PIPELINE|busC [1] & (!\stage456_b|STAGE5_PIPELINE|busC [0] & \regBank|inst66|Decoder0~57_combout ))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datab(gnd),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datad(\regBank|inst66|Decoder0~57_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~58_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~58 .lut_mask = 16'h0A00;
defparam \regBank|inst66|Decoder0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N27
dffeas \regBank|inst25|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst25|B3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst25|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst25|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst25|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N26
cycloneive_lcell_comb \regBank|inst26|B3[3]~feeder (
// Equation(s):
// \regBank|inst26|B3[3]~feeder_combout  = \regBank|inst66|data_bus[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[3]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst26|B3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst26|B3[3]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst26|B3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N18
cycloneive_lcell_comb \regBank|inst66|Decoder0~66 (
// Equation(s):
// \regBank|inst66|Decoder0~66_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [1] & (\stage456_b|STAGE5_PIPELINE|busC [0] & \regBank|inst66|Decoder0~57_combout ))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datab(gnd),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datad(\regBank|inst66|Decoder0~57_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~66_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~66 .lut_mask = 16'h5000;
defparam \regBank|inst66|Decoder0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N27
dffeas \regBank|inst26|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst26|B3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst26|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst26|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst26|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cycloneive_lcell_comb \regBank|inst66|Decoder0~70 (
// Equation(s):
// \regBank|inst66|Decoder0~70_combout  = (\stage456_b|STAGE5_PIPELINE|busC [1] & (\stage456_b|STAGE5_PIPELINE|busC [0] & \regBank|inst66|Decoder0~57_combout ))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datab(gnd),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datad(\regBank|inst66|Decoder0~57_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~70_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~70 .lut_mask = 16'hA000;
defparam \regBank|inst66|Decoder0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N13
dffeas \regBank|inst24|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst24|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst24|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst24|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~495 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~495_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\regBank|inst24|B3 [3] & \stage456_b|STAGE3_PIPELINE|busA [0])))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst26|B3 [3]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [0]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst26|B3 [3]),
	.datac(\regBank|inst24|B3 [3]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~495_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~495 .lut_mask = 16'hE455;
defparam \alu_b|kmux_b|A_bus[3]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N10
cycloneive_lcell_comb \regBank|inst66|Decoder0~73 (
// Equation(s):
// \regBank|inst66|Decoder0~73_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [1] & (!\stage456_b|STAGE5_PIPELINE|busC [0] & \regBank|inst66|Decoder0~57_combout ))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datab(gnd),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datad(\regBank|inst66|Decoder0~57_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~73_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~73 .lut_mask = 16'h0500;
defparam \regBank|inst66|Decoder0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N31
dffeas \regBank|inst27|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst27|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst27|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst27|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~496 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~496_combout  = (\alu_b|kmux_b|A_bus[3]~495_combout  & (((\regBank|inst27|B3 [3]) # (\stage456_b|STAGE3_PIPELINE|busA [0])))) # (!\alu_b|kmux_b|A_bus[3]~495_combout  & (\regBank|inst25|B3 [3] & ((!\stage456_b|STAGE3_PIPELINE|busA 
// [0]))))

	.dataa(\regBank|inst25|B3 [3]),
	.datab(\alu_b|kmux_b|A_bus[3]~495_combout ),
	.datac(\regBank|inst27|B3 [3]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~496_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~496 .lut_mask = 16'hCCE2;
defparam \alu_b|kmux_b|A_bus[3]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N2
cycloneive_lcell_comb \regBank|inst22|B3[3]~feeder (
// Equation(s):
// \regBank|inst22|B3[3]~feeder_combout  = \regBank|inst66|data_bus[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[3]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst22|B3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst22|B3[3]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst22|B3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N8
cycloneive_lcell_comb \regBank|inst66|Decoder0~59 (
// Equation(s):
// \regBank|inst66|Decoder0~59_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [4] & (\stage456_b|STAGE5_PIPELINE|busC [5] & (!\stage456_b|STAGE5_PIPELINE|busC [2] & \stage456_b|STAGE5_PIPELINE|busC [3])))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [4]),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [5]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [2]),
	.datad(\stage456_b|STAGE5_PIPELINE|busC [3]),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~59_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~59 .lut_mask = 16'h0400;
defparam \regBank|inst66|Decoder0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N20
cycloneive_lcell_comb \regBank|inst66|Decoder0~65 (
// Equation(s):
// \regBank|inst66|Decoder0~65_combout  = (\stage456_b|STAGE5_PIPELINE|busC [0] & (!\stage456_b|STAGE5_PIPELINE|busC [1] & \regBank|inst66|Decoder0~59_combout ))

	.dataa(gnd),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datad(\regBank|inst66|Decoder0~59_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~65_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~65 .lut_mask = 16'h0C00;
defparam \regBank|inst66|Decoder0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N3
dffeas \regBank|inst22|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst22|B3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst22|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst22|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst22|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N10
cycloneive_lcell_comb \regBank|inst66|Decoder0~74 (
// Equation(s):
// \regBank|inst66|Decoder0~74_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [0] & (!\stage456_b|STAGE5_PIPELINE|busC [1] & \regBank|inst66|Decoder0~59_combout ))

	.dataa(gnd),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datad(\regBank|inst66|Decoder0~59_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~74_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~74 .lut_mask = 16'h0300;
defparam \regBank|inst66|Decoder0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N17
dffeas \regBank|inst23|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst23|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst23|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst23|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N10
cycloneive_lcell_comb \regBank|inst20|B3[3]~feeder (
// Equation(s):
// \regBank|inst20|B3[3]~feeder_combout  = \regBank|inst66|data_bus[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[3]~2_combout ),
	.cin(gnd),
	.combout(\regBank|inst20|B3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst20|B3[3]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst20|B3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N16
cycloneive_lcell_comb \regBank|inst66|Decoder0~69 (
// Equation(s):
// \regBank|inst66|Decoder0~69_combout  = (\stage456_b|STAGE5_PIPELINE|busC [1] & (\stage456_b|STAGE5_PIPELINE|busC [0] & \regBank|inst66|Decoder0~59_combout ))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datac(gnd),
	.datad(\regBank|inst66|Decoder0~59_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~69_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~69 .lut_mask = 16'h8800;
defparam \regBank|inst66|Decoder0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N11
dffeas \regBank|inst20|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst20|B3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst20|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst20|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst20|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N18
cycloneive_lcell_comb \regBank|inst66|Decoder0~60 (
// Equation(s):
// \regBank|inst66|Decoder0~60_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [0] & (\stage456_b|STAGE5_PIPELINE|busC [1] & \regBank|inst66|Decoder0~59_combout ))

	.dataa(gnd),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datad(\regBank|inst66|Decoder0~59_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~60_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~60 .lut_mask = 16'h3000;
defparam \regBank|inst66|Decoder0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N11
dffeas \regBank|inst21|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst21|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst21|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst21|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~497 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~497_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst20|B3 [3])) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst21|B3 [3]))))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [1] & (((!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\regBank|inst20|B3 [3]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\regBank|inst21|B3 [3]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~497_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~497 .lut_mask = 16'h88F3;
defparam \alu_b|kmux_b|A_bus[3]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~498 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~498_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[3]~497_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[3]~497_combout  & ((\regBank|inst23|B3 [3]))) # 
// (!\alu_b|kmux_b|A_bus[3]~497_combout  & (\regBank|inst22|B3 [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst22|B3 [3]),
	.datac(\regBank|inst23|B3 [3]),
	.datad(\alu_b|kmux_b|A_bus[3]~497_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~498_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~498 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[3]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N0
cycloneive_lcell_comb \regBank|inst57|B3[3]~feeder (
// Equation(s):
// \regBank|inst57|B3[3]~feeder_combout  = \regBank|inst66|data_bus[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[3]~2_combout ),
	.cin(gnd),
	.combout(\regBank|inst57|B3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst57|B3[3]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst57|B3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N18
cycloneive_lcell_comb \regBank|inst66|Decoder0~61 (
// Equation(s):
// \regBank|inst66|Decoder0~61_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [4] & (\stage456_b|STAGE5_PIPELINE|busC [5] & (\stage456_b|STAGE5_PIPELINE|busC [2] & \stage456_b|STAGE5_PIPELINE|busC [3])))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [4]),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [5]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [2]),
	.datad(\stage456_b|STAGE5_PIPELINE|busC [3]),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~61_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~61 .lut_mask = 16'h4000;
defparam \regBank|inst66|Decoder0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N26
cycloneive_lcell_comb \regBank|inst66|Decoder0~62 (
// Equation(s):
// \regBank|inst66|Decoder0~62_combout  = (\stage456_b|STAGE5_PIPELINE|busC [1] & (!\stage456_b|STAGE5_PIPELINE|busC [0] & \regBank|inst66|Decoder0~61_combout ))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datab(gnd),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datad(\regBank|inst66|Decoder0~61_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~62_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~62 .lut_mask = 16'h0A00;
defparam \regBank|inst66|Decoder0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N1
dffeas \regBank|inst57|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst57|B3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst57|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst57|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst57|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N0
cycloneive_lcell_comb \regBank|inst66|Decoder0~75 (
// Equation(s):
// \regBank|inst66|Decoder0~75_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [1] & (!\stage456_b|STAGE5_PIPELINE|busC [0] & \regBank|inst66|Decoder0~61_combout ))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datab(gnd),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datad(\regBank|inst66|Decoder0~61_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~75_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~75 .lut_mask = 16'h0500;
defparam \regBank|inst66|Decoder0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N7
dffeas \regBank|inst59|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst59|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst59|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst59|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N24
cycloneive_lcell_comb \regBank|inst58|B3[3]~feeder (
// Equation(s):
// \regBank|inst58|B3[3]~feeder_combout  = \regBank|inst66|data_bus[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[3]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst58|B3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst58|B3[3]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst58|B3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N24
cycloneive_lcell_comb \regBank|inst66|Decoder0~67 (
// Equation(s):
// \regBank|inst66|Decoder0~67_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [1] & (\stage456_b|STAGE5_PIPELINE|busC [0] & \regBank|inst66|Decoder0~61_combout ))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datab(gnd),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datad(\regBank|inst66|Decoder0~61_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~67_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~67 .lut_mask = 16'h5000;
defparam \regBank|inst66|Decoder0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N25
dffeas \regBank|inst58|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst58|B3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst58|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst58|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst58|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N18
cycloneive_lcell_comb \regBank|inst66|Decoder0~71 (
// Equation(s):
// \regBank|inst66|Decoder0~71_combout  = (\stage456_b|STAGE5_PIPELINE|busC [1] & (\stage456_b|STAGE5_PIPELINE|busC [0] & \regBank|inst66|Decoder0~61_combout ))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datab(gnd),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datad(\regBank|inst66|Decoder0~61_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~71_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~71 .lut_mask = 16'hA000;
defparam \regBank|inst66|Decoder0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N7
dffeas \regBank|inst56|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst56|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst56|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst56|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~499 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~499_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst56|B3 [3]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst58|B3 [3])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0] & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst58|B3 [3]),
	.datac(\regBank|inst56|B3 [3]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~499_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~499 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[3]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~500 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~500_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[3]~499_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[3]~499_combout  & ((\regBank|inst59|B3 [3]))) # 
// (!\alu_b|kmux_b|A_bus[3]~499_combout  & (\regBank|inst57|B3 [3]))))

	.dataa(\regBank|inst57|B3 [3]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst59|B3 [3]),
	.datad(\alu_b|kmux_b|A_bus[3]~499_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~500_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~500 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[3]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~501 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~501_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[3]~500_combout ))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\alu_b|kmux_b|A_bus[3]~498_combout )))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\alu_b|kmux_b|A_bus[3]~498_combout ),
	.datac(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datad(\alu_b|kmux_b|A_bus[3]~500_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~501_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~501 .lut_mask = 16'hAD0D;
defparam \alu_b|kmux_b|A_bus[3]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~504 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~504_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[3]~501_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[3]~501_combout  & (\alu_b|kmux_b|A_bus[3]~503_combout )) # 
// (!\alu_b|kmux_b|A_bus[3]~501_combout  & ((\alu_b|kmux_b|A_bus[3]~496_combout )))))

	.dataa(\alu_b|kmux_b|A_bus[3]~503_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\alu_b|kmux_b|A_bus[3]~496_combout ),
	.datad(\alu_b|kmux_b|A_bus[3]~501_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~504_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~504 .lut_mask = 16'hEE30;
defparam \alu_b|kmux_b|A_bus[3]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N2
cycloneive_lcell_comb \regBank|inst14|B3[3]~feeder (
// Equation(s):
// \regBank|inst14|B3[3]~feeder_combout  = \regBank|inst66|data_bus[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[3]~2_combout ),
	.cin(gnd),
	.combout(\regBank|inst14|B3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst14|B3[3]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst14|B3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N18
cycloneive_lcell_comb \regBank|inst66|Decoder0~52 (
// Equation(s):
// \regBank|inst66|Decoder0~52_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [2] & (!\stage456_b|STAGE5_PIPELINE|busC [5] & (!\stage456_b|STAGE5_PIPELINE|busC [4] & \stage456_b|STAGE5_PIPELINE|busC [3])))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [2]),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [5]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [4]),
	.datad(\stage456_b|STAGE5_PIPELINE|busC [3]),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~52_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~52 .lut_mask = 16'h0100;
defparam \regBank|inst66|Decoder0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N8
cycloneive_lcell_comb \regBank|inst66|Decoder0~54 (
// Equation(s):
// \regBank|inst66|Decoder0~54_combout  = (\stage456_b|STAGE5_PIPELINE|busC [0] & (\regBank|inst66|Decoder0~52_combout  & !\stage456_b|STAGE5_PIPELINE|busC [1]))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datab(\regBank|inst66|Decoder0~52_combout ),
	.datac(gnd),
	.datad(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~54_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~54 .lut_mask = 16'h0088;
defparam \regBank|inst66|Decoder0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N3
dffeas \regBank|inst14|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst14|B3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst14|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst14|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst14|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneive_lcell_comb \regBank|inst13|B3[3]~feeder (
// Equation(s):
// \regBank|inst13|B3[3]~feeder_combout  = \regBank|inst66|data_bus[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[3]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst13|B3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst13|B3[3]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst13|B3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N18
cycloneive_lcell_comb \regBank|inst66|Decoder0~53 (
// Equation(s):
// \regBank|inst66|Decoder0~53_combout  = (\stage456_b|STAGE5_PIPELINE|busC [1] & (!\stage456_b|STAGE5_PIPELINE|busC [0] & \regBank|inst66|Decoder0~52_combout ))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datab(gnd),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datad(\regBank|inst66|Decoder0~52_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~53_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~53 .lut_mask = 16'h0A00;
defparam \regBank|inst66|Decoder0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N29
dffeas \regBank|inst13|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst13|B3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst13|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst13|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst13|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N4
cycloneive_lcell_comb \regBank|inst66|Decoder0~55 (
// Equation(s):
// \regBank|inst66|Decoder0~55_combout  = (\stage456_b|STAGE5_PIPELINE|busC [1] & (\stage456_b|STAGE5_PIPELINE|busC [0] & \regBank|inst66|Decoder0~52_combout ))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datab(gnd),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datad(\regBank|inst66|Decoder0~52_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~55_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~55 .lut_mask = 16'hA000;
defparam \regBank|inst66|Decoder0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N25
dffeas \regBank|inst12|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst12|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst12|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst12|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~492 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~492_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\regBank|inst12|B3 [3] & \stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst13|B3 [3]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst13|B3 [3]),
	.datac(\regBank|inst12|B3 [3]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~492_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~492 .lut_mask = 16'hE455;
defparam \alu_b|kmux_b|A_bus[3]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N30
cycloneive_lcell_comb \regBank|inst66|Decoder0~56 (
// Equation(s):
// \regBank|inst66|Decoder0~56_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [1] & (!\stage456_b|STAGE5_PIPELINE|busC [0] & \regBank|inst66|Decoder0~52_combout ))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datab(gnd),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datad(\regBank|inst66|Decoder0~52_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~56_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~56 .lut_mask = 16'h0500;
defparam \regBank|inst66|Decoder0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N15
dffeas \regBank|inst15|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst15|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst15|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst15|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~493 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~493_combout  = (\alu_b|kmux_b|A_bus[3]~492_combout  & (((\regBank|inst15|B3 [3]) # (\stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\alu_b|kmux_b|A_bus[3]~492_combout  & (\regBank|inst14|B3 [3] & ((!\stage456_b|STAGE3_PIPELINE|busA 
// [1]))))

	.dataa(\regBank|inst14|B3 [3]),
	.datab(\alu_b|kmux_b|A_bus[3]~492_combout ),
	.datac(\regBank|inst15|B3 [3]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~493_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~493 .lut_mask = 16'hCCE2;
defparam \alu_b|kmux_b|A_bus[3]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N28
cycloneive_lcell_comb \regBank|inst66|Decoder0~12 (
// Equation(s):
// \regBank|inst66|Decoder0~12_combout  = (\stage456_b|STAGE5_PIPELINE|busC [4] & (!\stage456_b|STAGE5_PIPELINE|busC [5] & (!\stage456_b|STAGE5_PIPELINE|busC [2] & \stage456_b|STAGE5_PIPELINE|busC [3])))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [4]),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [5]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [2]),
	.datad(\stage456_b|STAGE5_PIPELINE|busC [3]),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~12 .lut_mask = 16'h0200;
defparam \regBank|inst66|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N28
cycloneive_lcell_comb \regBank|inst66|Decoder0~13 (
// Equation(s):
// \regBank|inst66|Decoder0~13_combout  = (\stage456_b|STAGE5_PIPELINE|busC [0] & (!\stage456_b|STAGE5_PIPELINE|busC [1] & \regBank|inst66|Decoder0~12_combout ))

	.dataa(gnd),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datad(\regBank|inst66|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~13 .lut_mask = 16'h0C00;
defparam \regBank|inst66|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N1
dffeas \regBank|inst38|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst38|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst38|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst38|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
cycloneive_lcell_comb \regBank|inst34|B3[3]~feeder (
// Equation(s):
// \regBank|inst34|B3[3]~feeder_combout  = \regBank|inst66|data_bus[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[3]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst34|B3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst34|B3[3]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst34|B3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N12
cycloneive_lcell_comb \regBank|inst66|Decoder0~16 (
// Equation(s):
// \regBank|inst66|Decoder0~16_combout  = (\stage456_b|STAGE5_PIPELINE|busC [4] & (!\stage456_b|STAGE5_PIPELINE|busC [5] & (\stage456_b|STAGE5_PIPELINE|busC [2] & \stage456_b|STAGE5_PIPELINE|busC [3])))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [4]),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [5]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [2]),
	.datad(\stage456_b|STAGE5_PIPELINE|busC [3]),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~16 .lut_mask = 16'h2000;
defparam \regBank|inst66|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N20
cycloneive_lcell_comb \regBank|inst66|Decoder0~17 (
// Equation(s):
// \regBank|inst66|Decoder0~17_combout  = (\stage456_b|STAGE5_PIPELINE|busC [0] & (!\stage456_b|STAGE5_PIPELINE|busC [1] & \regBank|inst66|Decoder0~16_combout ))

	.dataa(gnd),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datad(\regBank|inst66|Decoder0~16_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~17 .lut_mask = 16'h0C00;
defparam \regBank|inst66|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N13
dffeas \regBank|inst34|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst34|B3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst34|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst34|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst34|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~465 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~465_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst34|B3 [3]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst38|B3 [3])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [3] & (!\stage456_b|STAGE3_PIPELINE|busA [2]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst38|B3 [3]),
	.datad(\regBank|inst34|B3 [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~465_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~465 .lut_mask = 16'hB931;
defparam \alu_b|kmux_b|A_bus[3]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N2
cycloneive_lcell_comb \regBank|inst66|Decoder0~18 (
// Equation(s):
// \regBank|inst66|Decoder0~18_combout  = (\stage456_b|STAGE5_PIPELINE|busC [4] & (!\stage456_b|STAGE5_PIPELINE|busC [5] & (!\stage456_b|STAGE5_PIPELINE|busC [2] & !\stage456_b|STAGE5_PIPELINE|busC [3])))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [4]),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [5]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [2]),
	.datad(\stage456_b|STAGE5_PIPELINE|busC [3]),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~18 .lut_mask = 16'h0002;
defparam \regBank|inst66|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N12
cycloneive_lcell_comb \regBank|inst66|Decoder0~19 (
// Equation(s):
// \regBank|inst66|Decoder0~19_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [1] & (\stage456_b|STAGE5_PIPELINE|busC [0] & \regBank|inst66|Decoder0~18_combout ))

	.dataa(gnd),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datad(\regBank|inst66|Decoder0~18_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~19_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~19 .lut_mask = 16'h3000;
defparam \regBank|inst66|Decoder0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N31
dffeas \regBank|inst6|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst6|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst6|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst6|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N16
cycloneive_lcell_comb \regBank|inst2|B3[3]~feeder (
// Equation(s):
// \regBank|inst2|B3[3]~feeder_combout  = \regBank|inst66|data_bus[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[3]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst2|B3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst2|B3[3]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst2|B3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N10
cycloneive_lcell_comb \regBank|inst66|Decoder0~14 (
// Equation(s):
// \regBank|inst66|Decoder0~14_combout  = (\stage456_b|STAGE5_PIPELINE|busC [4] & (!\stage456_b|STAGE5_PIPELINE|busC [5] & (\stage456_b|STAGE5_PIPELINE|busC [2] & !\stage456_b|STAGE5_PIPELINE|busC [3])))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [4]),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [5]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [2]),
	.datad(\stage456_b|STAGE5_PIPELINE|busC [3]),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~14 .lut_mask = 16'h0020;
defparam \regBank|inst66|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N18
cycloneive_lcell_comb \regBank|inst66|Decoder0~15 (
// Equation(s):
// \regBank|inst66|Decoder0~15_combout  = (\stage456_b|STAGE5_PIPELINE|busC [0] & (!\stage456_b|STAGE5_PIPELINE|busC [1] & \regBank|inst66|Decoder0~14_combout ))

	.dataa(gnd),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datad(\regBank|inst66|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~15 .lut_mask = 16'h0C00;
defparam \regBank|inst66|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N17
dffeas \regBank|inst2|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst2|B3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst2|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst2|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst2|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~466 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~466_combout  = (\alu_b|kmux_b|A_bus[3]~465_combout  & ((\stage456_b|STAGE3_PIPELINE|busA [3]) # ((\regBank|inst6|B3 [3])))) # (!\alu_b|kmux_b|A_bus[3]~465_combout  & (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst2|B3 
// [3]))))

	.dataa(\alu_b|kmux_b|A_bus[3]~465_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst6|B3 [3]),
	.datad(\regBank|inst2|B3 [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~466_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~466 .lut_mask = 16'hB9A8;
defparam \alu_b|kmux_b|A_bus[3]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N4
cycloneive_lcell_comb \regBank|inst37|B3[3]~feeder (
// Equation(s):
// \regBank|inst37|B3[3]~feeder_combout  = \regBank|inst66|data_bus[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[3]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst37|B3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst37|B3[3]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst37|B3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N12
cycloneive_lcell_comb \regBank|inst66|Decoder0~21 (
// Equation(s):
// \regBank|inst66|Decoder0~21_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [0] & (\stage456_b|STAGE5_PIPELINE|busC [1] & \regBank|inst66|Decoder0~12_combout ))

	.dataa(gnd),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datad(\regBank|inst66|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~21_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~21 .lut_mask = 16'h3000;
defparam \regBank|inst66|Decoder0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N5
dffeas \regBank|inst37|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst37|B3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst37|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst37|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst37|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N14
cycloneive_lcell_comb \regBank|inst66|Decoder0~23 (
// Equation(s):
// \regBank|inst66|Decoder0~23_combout  = (\stage456_b|STAGE5_PIPELINE|busC [1] & (!\stage456_b|STAGE5_PIPELINE|busC [0] & \regBank|inst66|Decoder0~18_combout ))

	.dataa(gnd),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datad(\regBank|inst66|Decoder0~18_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~23_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~23 .lut_mask = 16'h0C00;
defparam \regBank|inst66|Decoder0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N15
dffeas \regBank|inst5|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst5|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst5|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst5|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N10
cycloneive_lcell_comb \regBank|inst66|Decoder0~20 (
// Equation(s):
// \regBank|inst66|Decoder0~20_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [0] & (\stage456_b|STAGE5_PIPELINE|busC [1] & \regBank|inst66|Decoder0~14_combout ))

	.dataa(gnd),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datad(\regBank|inst66|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~20_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~20 .lut_mask = 16'h3000;
defparam \regBank|inst66|Decoder0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N29
dffeas \regBank|inst1|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst1|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst1|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst1|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N2
cycloneive_lcell_comb \regBank|inst33|B3[3]~feeder (
// Equation(s):
// \regBank|inst33|B3[3]~feeder_combout  = \regBank|inst66|data_bus[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[3]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst33|B3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst33|B3[3]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst33|B3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N0
cycloneive_lcell_comb \regBank|inst66|Decoder0~22 (
// Equation(s):
// \regBank|inst66|Decoder0~22_combout  = (\stage456_b|STAGE5_PIPELINE|busC [1] & (!\stage456_b|STAGE5_PIPELINE|busC [0] & \regBank|inst66|Decoder0~16_combout ))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datac(gnd),
	.datad(\regBank|inst66|Decoder0~16_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~22_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~22 .lut_mask = 16'h2200;
defparam \regBank|inst66|Decoder0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N3
dffeas \regBank|inst33|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst33|B3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst33|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst33|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst33|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~467 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~467_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst33|B3 [3])))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((\regBank|inst1|B3 [3])) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [2])))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst1|B3 [3]),
	.datad(\regBank|inst33|B3 [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~467_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~467 .lut_mask = 16'hD951;
defparam \alu_b|kmux_b|A_bus[3]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~468 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~468_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[3]~467_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[3]~467_combout  & ((\regBank|inst5|B3 [3]))) # 
// (!\alu_b|kmux_b|A_bus[3]~467_combout  & (\regBank|inst37|B3 [3]))))

	.dataa(\regBank|inst37|B3 [3]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst5|B3 [3]),
	.datad(\alu_b|kmux_b|A_bus[3]~467_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~468_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~468 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[3]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N30
cycloneive_lcell_comb \regBank|inst|B3[3]~feeder (
// Equation(s):
// \regBank|inst|B3[3]~feeder_combout  = \regBank|inst66|data_bus[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[3]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst|B3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst|B3[3]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst|B3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N16
cycloneive_lcell_comb \regBank|inst66|Decoder0~25 (
// Equation(s):
// \regBank|inst66|Decoder0~25_combout  = (\stage456_b|STAGE5_PIPELINE|busC [0] & (\stage456_b|STAGE5_PIPELINE|busC [1] & \regBank|inst66|Decoder0~14_combout ))

	.dataa(gnd),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datad(\regBank|inst66|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~25_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~25 .lut_mask = 16'hC000;
defparam \regBank|inst66|Decoder0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N31
dffeas \regBank|inst|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst|B3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N20
cycloneive_lcell_comb \regBank|inst66|Decoder0~27 (
// Equation(s):
// \regBank|inst66|Decoder0~27_combout  = (\stage456_b|STAGE5_PIPELINE|busC [1] & (\stage456_b|STAGE5_PIPELINE|busC [0] & \regBank|inst66|Decoder0~18_combout ))

	.dataa(gnd),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datad(\regBank|inst66|Decoder0~18_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~27_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~27 .lut_mask = 16'hC000;
defparam \regBank|inst66|Decoder0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N13
dffeas \regBank|inst4|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst4|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst4|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst4|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N14
cycloneive_lcell_comb \regBank|inst36|B3[3]~feeder (
// Equation(s):
// \regBank|inst36|B3[3]~feeder_combout  = \regBank|inst66|data_bus[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[3]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst36|B3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst36|B3[3]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst36|B3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N6
cycloneive_lcell_comb \regBank|inst66|Decoder0~24 (
// Equation(s):
// \regBank|inst66|Decoder0~24_combout  = (\stage456_b|STAGE5_PIPELINE|busC [0] & (\stage456_b|STAGE5_PIPELINE|busC [1] & \regBank|inst66|Decoder0~12_combout ))

	.dataa(gnd),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datad(\regBank|inst66|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~24_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~24 .lut_mask = 16'hC000;
defparam \regBank|inst66|Decoder0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N15
dffeas \regBank|inst36|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst36|B3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst36|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst36|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst36|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N2
cycloneive_lcell_comb \regBank|inst66|Decoder0~26 (
// Equation(s):
// \regBank|inst66|Decoder0~26_combout  = (\stage456_b|STAGE5_PIPELINE|busC [0] & (\stage456_b|STAGE5_PIPELINE|busC [1] & \regBank|inst66|Decoder0~16_combout ))

	.dataa(gnd),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datad(\regBank|inst66|Decoder0~16_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~26_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~26 .lut_mask = 16'hC000;
defparam \regBank|inst66|Decoder0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N23
dffeas \regBank|inst32|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst32|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst32|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst32|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~469 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~469_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\regBank|inst32|B3 [3] & \stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst36|B3 [3]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst36|B3 [3]),
	.datac(\regBank|inst32|B3 [3]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~469_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~469 .lut_mask = 16'hE455;
defparam \alu_b|kmux_b|A_bus[3]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~470 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~470_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[3]~469_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[3]~469_combout  & ((\regBank|inst4|B3 [3]))) # 
// (!\alu_b|kmux_b|A_bus[3]~469_combout  & (\regBank|inst|B3 [3]))))

	.dataa(\regBank|inst|B3 [3]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst4|B3 [3]),
	.datad(\alu_b|kmux_b|A_bus[3]~469_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~470_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~470 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[3]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~471 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~471_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[3]~470_combout ))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & (\alu_b|kmux_b|A_bus[3]~468_combout )))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [1] & (!\stage456_b|STAGE3_PIPELINE|busA [0]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\alu_b|kmux_b|A_bus[3]~468_combout ),
	.datad(\alu_b|kmux_b|A_bus[3]~470_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~471_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~471 .lut_mask = 16'hB931;
defparam \alu_b|kmux_b|A_bus[3]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N30
cycloneive_lcell_comb \regBank|inst39|B3[3]~feeder (
// Equation(s):
// \regBank|inst39|B3[3]~feeder_combout  = \regBank|inst66|data_bus[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[3]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst39|B3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst39|B3[3]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst39|B3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N22
cycloneive_lcell_comb \regBank|inst66|Decoder0~29 (
// Equation(s):
// \regBank|inst66|Decoder0~29_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [1] & (!\stage456_b|STAGE5_PIPELINE|busC [0] & \regBank|inst66|Decoder0~12_combout ))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datac(gnd),
	.datad(\regBank|inst66|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~29_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~29 .lut_mask = 16'h1100;
defparam \regBank|inst66|Decoder0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N31
dffeas \regBank|inst39|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst39|B3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst39|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst39|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst39|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N2
cycloneive_lcell_comb \regBank|inst66|Decoder0~31 (
// Equation(s):
// \regBank|inst66|Decoder0~31_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [1] & (!\stage456_b|STAGE5_PIPELINE|busC [0] & \regBank|inst66|Decoder0~18_combout ))

	.dataa(gnd),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datad(\regBank|inst66|Decoder0~18_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~31_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~31 .lut_mask = 16'h0300;
defparam \regBank|inst66|Decoder0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N27
dffeas \regBank|inst7|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst7|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst7|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst7|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N12
cycloneive_lcell_comb \regBank|inst35|B3[3]~feeder (
// Equation(s):
// \regBank|inst35|B3[3]~feeder_combout  = \regBank|inst66|data_bus[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[3]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst35|B3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst35|B3[3]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst35|B3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N26
cycloneive_lcell_comb \regBank|inst66|Decoder0~30 (
// Equation(s):
// \regBank|inst66|Decoder0~30_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [0] & (!\stage456_b|STAGE5_PIPELINE|busC [1] & \regBank|inst66|Decoder0~16_combout ))

	.dataa(gnd),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datad(\regBank|inst66|Decoder0~16_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~30_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~30 .lut_mask = 16'h0300;
defparam \regBank|inst66|Decoder0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N13
dffeas \regBank|inst35|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst35|B3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst35|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst35|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst35|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N24
cycloneive_lcell_comb \regBank|inst66|Decoder0~28 (
// Equation(s):
// \regBank|inst66|Decoder0~28_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [0] & (!\stage456_b|STAGE5_PIPELINE|busC [1] & \regBank|inst66|Decoder0~14_combout ))

	.dataa(gnd),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datad(\regBank|inst66|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~28_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~28 .lut_mask = 16'h0300;
defparam \regBank|inst66|Decoder0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N13
dffeas \regBank|inst3|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst3|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst3|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst3|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~472 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~472_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst35|B3 [3])) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst3|B3 [3]))))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst35|B3 [3]),
	.datac(\regBank|inst3|B3 [3]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~472_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~472 .lut_mask = 16'h88F5;
defparam \alu_b|kmux_b|A_bus[3]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~473 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~473_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[3]~472_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[3]~472_combout  & ((\regBank|inst7|B3 [3]))) # 
// (!\alu_b|kmux_b|A_bus[3]~472_combout  & (\regBank|inst39|B3 [3]))))

	.dataa(\regBank|inst39|B3 [3]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst7|B3 [3]),
	.datad(\alu_b|kmux_b|A_bus[3]~472_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~473_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~473 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[3]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~474 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~474_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[3]~471_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[3]~471_combout  & ((\alu_b|kmux_b|A_bus[3]~473_combout ))) # 
// (!\alu_b|kmux_b|A_bus[3]~471_combout  & (\alu_b|kmux_b|A_bus[3]~466_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[3]~466_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\alu_b|kmux_b|A_bus[3]~471_combout ),
	.datad(\alu_b|kmux_b|A_bus[3]~473_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~474_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~474 .lut_mask = 16'hF2C2;
defparam \alu_b|kmux_b|A_bus[3]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneive_lcell_comb \alu_b|FF_A|out[5]~4 (
// Equation(s):
// \alu_b|FF_A|out[5]~4_combout  = (!\stage456_b|STAGE3_PIPELINE|busA [4] & !\stage456_b|STAGE3_PIPELINE|busA [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\stage456_b|STAGE3_PIPELINE|busA [4]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [5]),
	.cin(gnd),
	.combout(\alu_b|FF_A|out[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|FF_A|out[5]~4 .lut_mask = 16'h000F;
defparam \alu_b|FF_A|out[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N8
cycloneive_lcell_comb \alu_b|FF_A|out[5]~3 (
// Equation(s):
// \alu_b|FF_A|out[5]~3_combout  = (!\stage456_b|STAGE3_PIPELINE|busA [2] & !\stage456_b|STAGE3_PIPELINE|busA [3])

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|FF_A|out[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|FF_A|out[5]~3 .lut_mask = 16'h0055;
defparam \alu_b|FF_A|out[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N4
cycloneive_lcell_comb \regBank|inst60|B3[3]~feeder (
// Equation(s):
// \regBank|inst60|B3[3]~feeder_combout  = \regBank|inst66|data_bus[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[3]~2_combout ),
	.cin(gnd),
	.combout(\regBank|inst60|B3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst60|B3[3]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst60|B3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N0
cycloneive_lcell_comb \regBank|inst66|Decoder0~5 (
// Equation(s):
// \regBank|inst66|Decoder0~5_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [4] & (!\stage456_b|STAGE5_PIPELINE|busC [5] & (!\stage456_b|STAGE5_PIPELINE|busC [2] & !\stage456_b|STAGE5_PIPELINE|busC [3])))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [4]),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [5]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [2]),
	.datad(\stage456_b|STAGE5_PIPELINE|busC [3]),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~5 .lut_mask = 16'h0001;
defparam \regBank|inst66|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N22
cycloneive_lcell_comb \regBank|inst66|Decoder0~6 (
// Equation(s):
// \regBank|inst66|Decoder0~6_combout  = (\stage456_b|STAGE5_PIPELINE|busC [0] & (\regBank|inst66|Decoder0~5_combout  & \stage456_b|STAGE5_PIPELINE|busC [1]))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datab(\regBank|inst66|Decoder0~5_combout ),
	.datac(gnd),
	.datad(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~6 .lut_mask = 16'h8800;
defparam \regBank|inst66|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N5
dffeas \regBank|inst60|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst60|B3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst60|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst60|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst60|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N30
cycloneive_lcell_comb \alu_b|FF_A|out[5]~2 (
// Equation(s):
// \alu_b|FF_A|out[5]~2_combout  = (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2]) # (!\stage456_b|STAGE3_PIPELINE|busA [0])))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(gnd),
	.datac(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|FF_A|out[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|FF_A|out[5]~2 .lut_mask = 16'h5055;
defparam \alu_b|FF_A|out[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N24
cycloneive_lcell_comb \regBank|inst17|B3[3]~feeder (
// Equation(s):
// \regBank|inst17|B3[3]~feeder_combout  = \regBank|inst66|data_bus[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[3]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst17|B3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst17|B3[3]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst17|B3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N10
cycloneive_lcell_comb \regBank|inst66|Decoder0~0 (
// Equation(s):
// \regBank|inst66|Decoder0~0_combout  = (\stage456_b|STAGE5_PIPELINE|busC [2] & (!\stage456_b|STAGE5_PIPELINE|busC [5] & (!\stage456_b|STAGE5_PIPELINE|busC [3] & !\stage456_b|STAGE5_PIPELINE|busC [4])))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [2]),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [5]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [3]),
	.datad(\stage456_b|STAGE5_PIPELINE|busC [4]),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~0 .lut_mask = 16'h0002;
defparam \regBank|inst66|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N26
cycloneive_lcell_comb \regBank|inst66|Decoder0~2 (
// Equation(s):
// \regBank|inst66|Decoder0~2_combout  = (\stage456_b|STAGE5_PIPELINE|busC [1] & (!\stage456_b|STAGE5_PIPELINE|busC [0] & \regBank|inst66|Decoder0~0_combout ))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datab(gnd),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datad(\regBank|inst66|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~2 .lut_mask = 16'h0A00;
defparam \regBank|inst66|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N25
dffeas \regBank|inst17|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst17|B3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst17|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst17|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst17|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N30
cycloneive_lcell_comb \regBank|inst66|Decoder0~4 (
// Equation(s):
// \regBank|inst66|Decoder0~4_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [1] & (!\stage456_b|STAGE5_PIPELINE|busC [0] & \regBank|inst66|Decoder0~0_combout ))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datab(gnd),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datad(\regBank|inst66|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~4 .lut_mask = 16'h0500;
defparam \regBank|inst66|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N15
dffeas \regBank|inst19|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst19|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst19|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst19|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N4
cycloneive_lcell_comb \regBank|inst66|Decoder0~3 (
// Equation(s):
// \regBank|inst66|Decoder0~3_combout  = (\stage456_b|STAGE5_PIPELINE|busC [1] & (\stage456_b|STAGE5_PIPELINE|busC [0] & \regBank|inst66|Decoder0~0_combout ))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datab(gnd),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datad(\regBank|inst66|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~3 .lut_mask = 16'hA000;
defparam \regBank|inst66|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N19
dffeas \regBank|inst16|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst16|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst16|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst16|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N20
cycloneive_lcell_comb \regBank|inst18|B3[3]~feeder (
// Equation(s):
// \regBank|inst18|B3[3]~feeder_combout  = \regBank|inst66|data_bus[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[3]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst18|B3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst18|B3[3]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst18|B3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N24
cycloneive_lcell_comb \regBank|inst66|Decoder0~1 (
// Equation(s):
// \regBank|inst66|Decoder0~1_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [1] & (\stage456_b|STAGE5_PIPELINE|busC [0] & \regBank|inst66|Decoder0~0_combout ))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datab(gnd),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datad(\regBank|inst66|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~1 .lut_mask = 16'h5000;
defparam \regBank|inst66|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N21
dffeas \regBank|inst18|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst18|B3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst18|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst18|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst18|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~475 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~475_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst16|B3 [3]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (((\regBank|inst18|B3 [3])) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0])))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst16|B3 [3]),
	.datad(\regBank|inst18|B3 [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~475_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~475 .lut_mask = 16'hD591;
defparam \alu_b|kmux_b|A_bus[3]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~476 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~476_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[3]~475_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[3]~475_combout  & ((\regBank|inst19|B3 [3]))) # 
// (!\alu_b|kmux_b|A_bus[3]~475_combout  & (\regBank|inst17|B3 [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst17|B3 [3]),
	.datac(\regBank|inst19|B3 [3]),
	.datad(\alu_b|kmux_b|A_bus[3]~475_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~476_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~476 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[3]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N2
cycloneive_lcell_comb \regBank|inst10|B3[3]~feeder (
// Equation(s):
// \regBank|inst10|B3[3]~feeder_combout  = \regBank|inst66|data_bus[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[3]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst10|B3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst10|B3[3]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst10|B3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N14
cycloneive_lcell_comb \regBank|inst66|Decoder0~7 (
// Equation(s):
// \regBank|inst66|Decoder0~7_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [4] & (!\stage456_b|STAGE5_PIPELINE|busC [5] & (\stage456_b|STAGE5_PIPELINE|busC [2] & \stage456_b|STAGE5_PIPELINE|busC [3])))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [4]),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [5]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [2]),
	.datad(\stage456_b|STAGE5_PIPELINE|busC [3]),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~7 .lut_mask = 16'h1000;
defparam \regBank|inst66|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N4
cycloneive_lcell_comb \regBank|inst66|Decoder0~9 (
// Equation(s):
// \regBank|inst66|Decoder0~9_combout  = (\stage456_b|STAGE5_PIPELINE|busC [0] & (!\stage456_b|STAGE5_PIPELINE|busC [1] & \regBank|inst66|Decoder0~7_combout ))

	.dataa(gnd),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datad(\regBank|inst66|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~9 .lut_mask = 16'h0C00;
defparam \regBank|inst66|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N3
dffeas \regBank|inst10|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst10|B3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst10|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst10|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst10|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N8
cycloneive_lcell_comb \regBank|inst66|Decoder0~11 (
// Equation(s):
// \regBank|inst66|Decoder0~11_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [1] & (!\stage456_b|STAGE5_PIPELINE|busC [0] & \regBank|inst66|Decoder0~7_combout ))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datac(gnd),
	.datad(\regBank|inst66|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~11 .lut_mask = 16'h1100;
defparam \regBank|inst66|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N9
dffeas \regBank|inst11|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst11|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst11|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst11|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N10
cycloneive_lcell_comb \regBank|inst9|B3[3]~feeder (
// Equation(s):
// \regBank|inst9|B3[3]~feeder_combout  = \regBank|inst66|data_bus[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[3]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst9|B3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst9|B3[3]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst9|B3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N14
cycloneive_lcell_comb \regBank|inst66|Decoder0~8 (
// Equation(s):
// \regBank|inst66|Decoder0~8_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [0] & (\stage456_b|STAGE5_PIPELINE|busC [1] & \regBank|inst66|Decoder0~7_combout ))

	.dataa(gnd),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datad(\regBank|inst66|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~8 .lut_mask = 16'h3000;
defparam \regBank|inst66|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N11
dffeas \regBank|inst9|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst9|B3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst9|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst9|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst9|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N30
cycloneive_lcell_comb \regBank|inst66|Decoder0~10 (
// Equation(s):
// \regBank|inst66|Decoder0~10_combout  = (\stage456_b|STAGE5_PIPELINE|busC [0] & (\stage456_b|STAGE5_PIPELINE|busC [1] & \regBank|inst66|Decoder0~7_combout ))

	.dataa(gnd),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datad(\regBank|inst66|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~10 .lut_mask = 16'hC000;
defparam \regBank|inst66|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N5
dffeas \regBank|inst8|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst8|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst8|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst8|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~477 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~477_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\regBank|inst8|B3 [3] & \stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst9|B3 [3]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [1]))))

	.dataa(\regBank|inst9|B3 [3]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst8|B3 [3]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~477_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~477 .lut_mask = 16'hE233;
defparam \alu_b|kmux_b|A_bus[3]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N8
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~478 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~478_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[3]~477_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[3]~477_combout  & ((\regBank|inst11|B3 [3]))) # 
// (!\alu_b|kmux_b|A_bus[3]~477_combout  & (\regBank|inst10|B3 [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst10|B3 [3]),
	.datac(\regBank|inst11|B3 [3]),
	.datad(\alu_b|kmux_b|A_bus[3]~477_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~478_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~478 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[3]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~479 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~479_combout  = (\alu_b|FF_A|out[5]~3_combout  & (\alu_b|FF_A|out[5]~2_combout )) # (!\alu_b|FF_A|out[5]~3_combout  & ((\alu_b|FF_A|out[5]~2_combout  & (\alu_b|kmux_b|A_bus[3]~476_combout )) # (!\alu_b|FF_A|out[5]~2_combout  & 
// ((\alu_b|kmux_b|A_bus[3]~478_combout )))))

	.dataa(\alu_b|FF_A|out[5]~3_combout ),
	.datab(\alu_b|FF_A|out[5]~2_combout ),
	.datac(\alu_b|kmux_b|A_bus[3]~476_combout ),
	.datad(\alu_b|kmux_b|A_bus[3]~478_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~479_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~479 .lut_mask = 16'hD9C8;
defparam \alu_b|kmux_b|A_bus[3]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~480 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~480_combout  = (\alu_b|FF_A|out[5]~3_combout  & ((\alu_b|kmux_b|A_bus[3]~479_combout  & ((\regBank|inst61|B3 [3]))) # (!\alu_b|kmux_b|A_bus[3]~479_combout  & (\regBank|inst60|B3 [3])))) # (!\alu_b|FF_A|out[5]~3_combout  & 
// (((\alu_b|kmux_b|A_bus[3]~479_combout ))))

	.dataa(\alu_b|FF_A|out[5]~3_combout ),
	.datab(\regBank|inst60|B3 [3]),
	.datac(\regBank|inst61|B3 [3]),
	.datad(\alu_b|kmux_b|A_bus[3]~479_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~480_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~480 .lut_mask = 16'hF588;
defparam \alu_b|kmux_b|A_bus[3]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneive_lcell_comb \regBank|inst47|B3[3]~feeder (
// Equation(s):
// \regBank|inst47|B3[3]~feeder_combout  = \regBank|inst66|data_bus[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[3]~2_combout ),
	.cin(gnd),
	.combout(\regBank|inst47|B3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst47|B3[3]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst47|B3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N30
cycloneive_lcell_comb \regBank|inst66|Decoder0~34 (
// Equation(s):
// \regBank|inst66|Decoder0~34_combout  = (\stage456_b|STAGE5_PIPELINE|busC [4] & (\stage456_b|STAGE5_PIPELINE|busC [5] & (!\stage456_b|STAGE5_PIPELINE|busC [2] & \stage456_b|STAGE5_PIPELINE|busC [3])))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [4]),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [5]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [2]),
	.datad(\stage456_b|STAGE5_PIPELINE|busC [3]),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~34_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~34 .lut_mask = 16'h0800;
defparam \regBank|inst66|Decoder0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N4
cycloneive_lcell_comb \regBank|inst66|Decoder0~49 (
// Equation(s):
// \regBank|inst66|Decoder0~49_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [0] & (\regBank|inst66|Decoder0~34_combout  & !\stage456_b|STAGE5_PIPELINE|busC [1]))

	.dataa(gnd),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datac(\regBank|inst66|Decoder0~34_combout ),
	.datad(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~49_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~49 .lut_mask = 16'h0030;
defparam \regBank|inst66|Decoder0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N1
dffeas \regBank|inst47|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst47|B3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst47|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst47|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst47|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N18
cycloneive_lcell_comb \regBank|inst45|B3[3]~feeder (
// Equation(s):
// \regBank|inst45|B3[3]~feeder_combout  = \regBank|inst66|data_bus[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[3]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst45|B3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst45|B3[3]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst45|B3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N20
cycloneive_lcell_comb \regBank|inst66|Decoder0~35 (
// Equation(s):
// \regBank|inst66|Decoder0~35_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [0] & (\regBank|inst66|Decoder0~34_combout  & \stage456_b|STAGE5_PIPELINE|busC [1]))

	.dataa(gnd),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datac(\regBank|inst66|Decoder0~34_combout ),
	.datad(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~35_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~35 .lut_mask = 16'h3000;
defparam \regBank|inst66|Decoder0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N19
dffeas \regBank|inst45|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst45|B3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst45|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst45|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst45|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneive_lcell_comb \regBank|inst46|B3[3]~feeder (
// Equation(s):
// \regBank|inst46|B3[3]~feeder_combout  = \regBank|inst66|data_bus[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[3]~2_combout ),
	.cin(gnd),
	.combout(\regBank|inst46|B3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst46|B3[3]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst46|B3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N8
cycloneive_lcell_comb \regBank|inst66|Decoder0~40 (
// Equation(s):
// \regBank|inst66|Decoder0~40_combout  = (\stage456_b|STAGE5_PIPELINE|busC [0] & (\regBank|inst66|Decoder0~34_combout  & !\stage456_b|STAGE5_PIPELINE|busC [1]))

	.dataa(gnd),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datac(\regBank|inst66|Decoder0~34_combout ),
	.datad(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~40_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~40 .lut_mask = 16'h00C0;
defparam \regBank|inst66|Decoder0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N7
dffeas \regBank|inst46|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst46|B3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst46|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst46|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst46|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N12
cycloneive_lcell_comb \regBank|inst66|Decoder0~44 (
// Equation(s):
// \regBank|inst66|Decoder0~44_combout  = (\stage456_b|STAGE5_PIPELINE|busC [0] & (\regBank|inst66|Decoder0~34_combout  & \stage456_b|STAGE5_PIPELINE|busC [1]))

	.dataa(gnd),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datac(\regBank|inst66|Decoder0~34_combout ),
	.datad(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~44_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~44 .lut_mask = 16'hC000;
defparam \regBank|inst66|Decoder0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N13
dffeas \regBank|inst44|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst44|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst44|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst44|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~481 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~481_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst44|B3 [3]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst46|B3 [3])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0] & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst46|B3 [3]),
	.datac(\regBank|inst44|B3 [3]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~481_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~481 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[3]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~482 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~482_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[3]~481_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[3]~481_combout  & (\regBank|inst47|B3 [3])) # 
// (!\alu_b|kmux_b|A_bus[3]~481_combout  & ((\regBank|inst45|B3 [3])))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst47|B3 [3]),
	.datac(\regBank|inst45|B3 [3]),
	.datad(\alu_b|kmux_b|A_bus[3]~481_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~482_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~482 .lut_mask = 16'hEE50;
defparam \alu_b|kmux_b|A_bus[3]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N12
cycloneive_lcell_comb \regBank|inst53|B3[3]~feeder (
// Equation(s):
// \regBank|inst53|B3[3]~feeder_combout  = \regBank|inst66|data_bus[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[3]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst53|B3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst53|B3[3]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst53|B3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N20
cycloneive_lcell_comb \regBank|inst66|Decoder0~38 (
// Equation(s):
// \regBank|inst66|Decoder0~38_combout  = (\stage456_b|STAGE5_PIPELINE|busC [4] & (\stage456_b|STAGE5_PIPELINE|busC [5] & (!\stage456_b|STAGE5_PIPELINE|busC [2] & !\stage456_b|STAGE5_PIPELINE|busC [3])))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [4]),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [5]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [2]),
	.datad(\stage456_b|STAGE5_PIPELINE|busC [3]),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~38_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~38 .lut_mask = 16'h0008;
defparam \regBank|inst66|Decoder0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N8
cycloneive_lcell_comb \regBank|inst66|Decoder0~39 (
// Equation(s):
// \regBank|inst66|Decoder0~39_combout  = (\stage456_b|STAGE5_PIPELINE|busC [1] & (!\stage456_b|STAGE5_PIPELINE|busC [0] & \regBank|inst66|Decoder0~38_combout ))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datab(gnd),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datad(\regBank|inst66|Decoder0~38_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~39_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~39 .lut_mask = 16'h0A00;
defparam \regBank|inst66|Decoder0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N13
dffeas \regBank|inst53|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst53|B3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst53|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst53|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst53|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N30
cycloneive_lcell_comb \regBank|inst66|Decoder0~51 (
// Equation(s):
// \regBank|inst66|Decoder0~51_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [1] & (!\stage456_b|STAGE5_PIPELINE|busC [0] & \regBank|inst66|Decoder0~38_combout ))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datab(gnd),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datad(\regBank|inst66|Decoder0~38_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~51_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~51 .lut_mask = 16'h0500;
defparam \regBank|inst66|Decoder0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N27
dffeas \regBank|inst55|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst55|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst55|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst55|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneive_lcell_comb \regBank|inst54|B3[3]~feeder (
// Equation(s):
// \regBank|inst54|B3[3]~feeder_combout  = \regBank|inst66|data_bus[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[3]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst54|B3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst54|B3[3]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst54|B3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
cycloneive_lcell_comb \regBank|inst66|Decoder0~43 (
// Equation(s):
// \regBank|inst66|Decoder0~43_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [1] & (\stage456_b|STAGE5_PIPELINE|busC [0] & \regBank|inst66|Decoder0~38_combout ))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datab(gnd),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datad(\regBank|inst66|Decoder0~38_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~43_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~43 .lut_mask = 16'h5000;
defparam \regBank|inst66|Decoder0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N19
dffeas \regBank|inst54|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst54|B3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst54|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst54|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst54|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N0
cycloneive_lcell_comb \regBank|inst66|Decoder0~47 (
// Equation(s):
// \regBank|inst66|Decoder0~47_combout  = (\stage456_b|STAGE5_PIPELINE|busC [1] & (\stage456_b|STAGE5_PIPELINE|busC [0] & \regBank|inst66|Decoder0~38_combout ))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datab(gnd),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datad(\regBank|inst66|Decoder0~38_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~47_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~47 .lut_mask = 16'hA000;
defparam \regBank|inst66|Decoder0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N1
dffeas \regBank|inst52|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst52|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst52|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst52|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~488 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~488_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst52|B3 [3]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst54|B3 [3])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0] & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst54|B3 [3]),
	.datac(\regBank|inst52|B3 [3]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~488_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~488 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[3]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~489 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~489_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[3]~488_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[3]~488_combout  & ((\regBank|inst55|B3 [3]))) # 
// (!\alu_b|kmux_b|A_bus[3]~488_combout  & (\regBank|inst53|B3 [3]))))

	.dataa(\regBank|inst53|B3 [3]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst55|B3 [3]),
	.datad(\alu_b|kmux_b|A_bus[3]~488_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~489_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~489 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[3]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneive_lcell_comb \regBank|inst50|B3[3]~feeder (
// Equation(s):
// \regBank|inst50|B3[3]~feeder_combout  = \regBank|inst66|data_bus[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[3]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst50|B3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst50|B3[3]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst50|B3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N16
cycloneive_lcell_comb \regBank|inst66|Decoder0~32 (
// Equation(s):
// \regBank|inst66|Decoder0~32_combout  = (\stage456_b|STAGE5_PIPELINE|busC [4] & (\stage456_b|STAGE5_PIPELINE|busC [5] & (\stage456_b|STAGE5_PIPELINE|busC [2] & !\stage456_b|STAGE5_PIPELINE|busC [3])))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [4]),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [5]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [2]),
	.datad(\stage456_b|STAGE5_PIPELINE|busC [3]),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~32_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~32 .lut_mask = 16'h0080;
defparam \regBank|inst66|Decoder0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N22
cycloneive_lcell_comb \regBank|inst66|Decoder0~41 (
// Equation(s):
// \regBank|inst66|Decoder0~41_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [1] & (\stage456_b|STAGE5_PIPELINE|busC [0] & \regBank|inst66|Decoder0~32_combout ))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datab(gnd),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datad(\regBank|inst66|Decoder0~32_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~41_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~41 .lut_mask = 16'h5000;
defparam \regBank|inst66|Decoder0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N13
dffeas \regBank|inst50|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst50|B3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst50|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst50|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst50|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneive_lcell_comb \regBank|inst48|B3[3]~feeder (
// Equation(s):
// \regBank|inst48|B3[3]~feeder_combout  = \regBank|inst66|data_bus[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[3]~2_combout ),
	.cin(gnd),
	.combout(\regBank|inst48|B3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst48|B3[3]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst48|B3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
cycloneive_lcell_comb \regBank|inst66|Decoder0~45 (
// Equation(s):
// \regBank|inst66|Decoder0~45_combout  = (\stage456_b|STAGE5_PIPELINE|busC [1] & (\stage456_b|STAGE5_PIPELINE|busC [0] & \regBank|inst66|Decoder0~32_combout ))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datab(gnd),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datad(\regBank|inst66|Decoder0~32_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~45_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~45 .lut_mask = 16'hA000;
defparam \regBank|inst66|Decoder0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N13
dffeas \regBank|inst48|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst48|B3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst48|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst48|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst48|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N10
cycloneive_lcell_comb \regBank|inst66|Decoder0~33 (
// Equation(s):
// \regBank|inst66|Decoder0~33_combout  = (\regBank|inst66|Decoder0~32_combout  & (!\stage456_b|STAGE5_PIPELINE|busC [0] & \stage456_b|STAGE5_PIPELINE|busC [1]))

	.dataa(gnd),
	.datab(\regBank|inst66|Decoder0~32_combout ),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datad(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~33_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~33 .lut_mask = 16'h0C00;
defparam \regBank|inst66|Decoder0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N23
dffeas \regBank|inst49|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst49|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst49|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst49|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~483 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~483_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst48|B3 [3] & ((\stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & (((\regBank|inst49|B3 [3]) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [1]))))

	.dataa(\regBank|inst48|B3 [3]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst49|B3 [3]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~483_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~483 .lut_mask = 16'hB833;
defparam \alu_b|kmux_b|A_bus[3]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N2
cycloneive_lcell_comb \regBank|inst66|Decoder0~48 (
// Equation(s):
// \regBank|inst66|Decoder0~48_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [1] & (!\stage456_b|STAGE5_PIPELINE|busC [0] & \regBank|inst66|Decoder0~32_combout ))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datab(gnd),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datad(\regBank|inst66|Decoder0~32_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~48_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~48 .lut_mask = 16'h0500;
defparam \regBank|inst66|Decoder0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N11
dffeas \regBank|inst51|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst51|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst51|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst51|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~484 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~484_combout  = (\alu_b|kmux_b|A_bus[3]~483_combout  & (((\regBank|inst51|B3 [3]) # (\stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\alu_b|kmux_b|A_bus[3]~483_combout  & (\regBank|inst50|B3 [3] & ((!\stage456_b|STAGE3_PIPELINE|busA 
// [1]))))

	.dataa(\regBank|inst50|B3 [3]),
	.datab(\alu_b|kmux_b|A_bus[3]~483_combout ),
	.datac(\regBank|inst51|B3 [3]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~484_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~484 .lut_mask = 16'hCCE2;
defparam \alu_b|kmux_b|A_bus[3]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N14
cycloneive_lcell_comb \regBank|inst42|B3[3]~feeder (
// Equation(s):
// \regBank|inst42|B3[3]~feeder_combout  = \regBank|inst66|data_bus[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[3]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst42|B3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst42|B3[3]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst42|B3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N22
cycloneive_lcell_comb \regBank|inst66|Decoder0~36 (
// Equation(s):
// \regBank|inst66|Decoder0~36_combout  = (\stage456_b|STAGE5_PIPELINE|busC [4] & (\stage456_b|STAGE5_PIPELINE|busC [5] & (\stage456_b|STAGE5_PIPELINE|busC [2] & \stage456_b|STAGE5_PIPELINE|busC [3])))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [4]),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [5]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [2]),
	.datad(\stage456_b|STAGE5_PIPELINE|busC [3]),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~36_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~36 .lut_mask = 16'h8000;
defparam \regBank|inst66|Decoder0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N6
cycloneive_lcell_comb \regBank|inst66|Decoder0~42 (
// Equation(s):
// \regBank|inst66|Decoder0~42_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [1] & (\stage456_b|STAGE5_PIPELINE|busC [0] & \regBank|inst66|Decoder0~36_combout ))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datab(gnd),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datad(\regBank|inst66|Decoder0~36_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~42_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~42 .lut_mask = 16'h5000;
defparam \regBank|inst66|Decoder0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N15
dffeas \regBank|inst42|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst42|B3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst42|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst42|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst42|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N28
cycloneive_lcell_comb \regBank|inst66|Decoder0~50 (
// Equation(s):
// \regBank|inst66|Decoder0~50_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [1] & (!\stage456_b|STAGE5_PIPELINE|busC [0] & \regBank|inst66|Decoder0~36_combout ))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datab(gnd),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datad(\regBank|inst66|Decoder0~36_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~50_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~50 .lut_mask = 16'h0500;
defparam \regBank|inst66|Decoder0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N21
dffeas \regBank|inst43|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst43|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst43|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst43|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N14
cycloneive_lcell_comb \regBank|inst66|Decoder0~46 (
// Equation(s):
// \regBank|inst66|Decoder0~46_combout  = (\stage456_b|STAGE5_PIPELINE|busC [1] & (\stage456_b|STAGE5_PIPELINE|busC [0] & \regBank|inst66|Decoder0~36_combout ))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datab(gnd),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datad(\regBank|inst66|Decoder0~36_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~46_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~46 .lut_mask = 16'hA000;
defparam \regBank|inst66|Decoder0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N25
dffeas \regBank|inst40|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst40|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst40|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst40|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N26
cycloneive_lcell_comb \regBank|inst41|B3[3]~feeder (
// Equation(s):
// \regBank|inst41|B3[3]~feeder_combout  = \regBank|inst66|data_bus[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[3]~2_combout ),
	.cin(gnd),
	.combout(\regBank|inst41|B3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst41|B3[3]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst41|B3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N22
cycloneive_lcell_comb \regBank|inst66|Decoder0~37 (
// Equation(s):
// \regBank|inst66|Decoder0~37_combout  = (\stage456_b|STAGE5_PIPELINE|busC [1] & (!\stage456_b|STAGE5_PIPELINE|busC [0] & \regBank|inst66|Decoder0~36_combout ))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datab(gnd),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datad(\regBank|inst66|Decoder0~36_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Decoder0~37_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Decoder0~37 .lut_mask = 16'h0A00;
defparam \regBank|inst66|Decoder0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N27
dffeas \regBank|inst41|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst41|B3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst41|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst41|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst41|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N24
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~485 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~485_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst40|B3 [3])) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst41|B3 [3]))))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [1] & (!\stage456_b|STAGE3_PIPELINE|busA [0]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst40|B3 [3]),
	.datad(\regBank|inst41|B3 [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~485_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~485 .lut_mask = 16'hB391;
defparam \alu_b|kmux_b|A_bus[3]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N20
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~486 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~486_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[3]~485_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[3]~485_combout  & ((\regBank|inst43|B3 [3]))) # 
// (!\alu_b|kmux_b|A_bus[3]~485_combout  & (\regBank|inst42|B3 [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst42|B3 [3]),
	.datac(\regBank|inst43|B3 [3]),
	.datad(\alu_b|kmux_b|A_bus[3]~485_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~486_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~486 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[3]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~487 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~487_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[3]~486_combout  & \stage456_b|STAGE3_PIPELINE|busA [2])))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[3]~484_combout ) # 
// ((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\alu_b|kmux_b|A_bus[3]~484_combout ),
	.datac(\alu_b|kmux_b|A_bus[3]~486_combout ),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~487_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~487 .lut_mask = 16'hE455;
defparam \alu_b|kmux_b|A_bus[3]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~490 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~490_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[3]~487_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[3]~487_combout  & ((\alu_b|kmux_b|A_bus[3]~489_combout ))) # 
// (!\alu_b|kmux_b|A_bus[3]~487_combout  & (\alu_b|kmux_b|A_bus[3]~482_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[3]~482_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\alu_b|kmux_b|A_bus[3]~489_combout ),
	.datad(\alu_b|kmux_b|A_bus[3]~487_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~490_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~490 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[3]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~491 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~491_combout  = (\alu_b|FF_A|out[5]~4_combout  & ((\alu_b|FF_A|out[5]~1_combout ) # ((\alu_b|kmux_b|A_bus[3]~480_combout )))) # (!\alu_b|FF_A|out[5]~4_combout  & (!\alu_b|FF_A|out[5]~1_combout  & ((\alu_b|kmux_b|A_bus[3]~490_combout 
// ))))

	.dataa(\alu_b|FF_A|out[5]~4_combout ),
	.datab(\alu_b|FF_A|out[5]~1_combout ),
	.datac(\alu_b|kmux_b|A_bus[3]~480_combout ),
	.datad(\alu_b|kmux_b|A_bus[3]~490_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~491_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~491 .lut_mask = 16'hB9A8;
defparam \alu_b|kmux_b|A_bus[3]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~494 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~494_combout  = (\alu_b|FF_A|out[5]~1_combout  & ((\alu_b|kmux_b|A_bus[3]~491_combout  & (\alu_b|kmux_b|A_bus[3]~493_combout )) # (!\alu_b|kmux_b|A_bus[3]~491_combout  & ((\alu_b|kmux_b|A_bus[3]~474_combout ))))) # 
// (!\alu_b|FF_A|out[5]~1_combout  & (((\alu_b|kmux_b|A_bus[3]~491_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[3]~493_combout ),
	.datab(\alu_b|FF_A|out[5]~1_combout ),
	.datac(\alu_b|kmux_b|A_bus[3]~474_combout ),
	.datad(\alu_b|kmux_b|A_bus[3]~491_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~494_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~494 .lut_mask = 16'hBBC0;
defparam \alu_b|kmux_b|A_bus[3]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~505 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~505_combout  = (\alu_b|kmux_b|A_bus[15]~2_combout  & ((\alu_b|kmux_b|A_bus[3]~494_combout ) # ((\alu_b|kmux_b|A_bus[15]~1_combout  & \alu_b|kmux_b|A_bus[3]~504_combout )))) # (!\alu_b|kmux_b|A_bus[15]~2_combout  & 
// (\alu_b|kmux_b|A_bus[15]~1_combout  & (\alu_b|kmux_b|A_bus[3]~504_combout )))

	.dataa(\alu_b|kmux_b|A_bus[15]~2_combout ),
	.datab(\alu_b|kmux_b|A_bus[15]~1_combout ),
	.datac(\alu_b|kmux_b|A_bus[3]~504_combout ),
	.datad(\alu_b|kmux_b|A_bus[3]~494_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~505_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~505 .lut_mask = 16'hEAC0;
defparam \alu_b|kmux_b|A_bus[3]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[3]~506 (
// Equation(s):
// \alu_b|kmux_b|A_bus[3]~506_combout  = (\alu_b|kmux_b|A_bus[3]~505_combout ) # ((\stage456_b|STAGE3_PIPELINE|KMx~q  & \stage456_b|inst|K_out [3]))

	.dataa(gnd),
	.datab(\stage456_b|STAGE3_PIPELINE|KMx~q ),
	.datac(\stage456_b|inst|K_out [3]),
	.datad(\alu_b|kmux_b|A_bus[3]~505_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[3]~506_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[3]~506 .lut_mask = 16'hFFC0;
defparam \alu_b|kmux_b|A_bus[3]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N21
dffeas \alu_b|FF_A|out[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\alu_b|kmux_b|A_bus[3]~506_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_A|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_A|out[3] .is_wysiwyg = "true";
defparam \alu_b|FF_A|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N24
cycloneive_lcell_comb \inst1|mir4_b|WideOr2~0 (
// Equation(s):
// \inst1|mir4_b|WideOr2~0_combout  = (\inst_rom_b|altsyncram_component|auto_generated|q_a [4] & (\inst_rom_b|altsyncram_component|auto_generated|q_a [7] & (!\inst_rom_b|altsyncram_component|auto_generated|q_a [6]))) # 
// (!\inst_rom_b|altsyncram_component|auto_generated|q_a [4] & ((\inst_rom_b|altsyncram_component|auto_generated|q_a [5] & ((!\inst_rom_b|altsyncram_component|auto_generated|q_a [6]))) # (!\inst_rom_b|altsyncram_component|auto_generated|q_a [5] & 
// (\inst_rom_b|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [7]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [6]),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [5]),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\inst1|mir4_b|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|mir4_b|WideOr2~0 .lut_mask = 16'h223A;
defparam \inst1|mir4_b|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N6
cycloneive_lcell_comb \inst1|mir3_b|WideOr2~0 (
// Equation(s):
// \inst1|mir3_b|WideOr2~0_combout  = (\inst_rom_b|altsyncram_component|auto_generated|q_a [11] & (!\inst_rom_b|altsyncram_component|auto_generated|q_a [8] & (!\inst_rom_b|altsyncram_component|auto_generated|q_a [9] & 
// \inst_rom_b|altsyncram_component|auto_generated|q_a [10]))) # (!\inst_rom_b|altsyncram_component|auto_generated|q_a [11] & (\inst_rom_b|altsyncram_component|auto_generated|q_a [8] & ((\inst_rom_b|altsyncram_component|auto_generated|q_a [10]) # 
// (!\inst_rom_b|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [11]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [8]),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [9]),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\inst1|mir3_b|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|mir3_b|WideOr2~0 .lut_mask = 16'h4604;
defparam \inst1|mir3_b|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N18
cycloneive_lcell_comb \inst1|mir1_b|Decoder0~0 (
// Equation(s):
// \inst1|mir1_b|Decoder0~0_combout  = (\inst_rom_b|altsyncram_component|auto_generated|q_a [18] & (!\inst_rom_b|altsyncram_component|auto_generated|q_a [19] & \inst_rom_b|altsyncram_component|auto_generated|q_a [16]))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [18]),
	.datab(gnd),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [19]),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst1|mir1_b|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|mir1_b|Decoder0~0 .lut_mask = 16'h0A00;
defparam \inst1|mir1_b|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N24
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|ALUC[0]~5 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|ALUC[0]~5_combout  = (\inst1|mux3_b|out[7]~0_combout  & (((\inst1|mir1_b|Decoder0~0_combout ) # (\inst1|mux3_b|out[7]~1_combout )))) # (!\inst1|mux3_b|out[7]~0_combout  & (!\inst1|mir2_b|Decoder0~0_combout  & 
// ((!\inst1|mux3_b|out[7]~1_combout ))))

	.dataa(\inst1|mir2_b|Decoder0~0_combout ),
	.datab(\inst1|mux3_b|out[7]~0_combout ),
	.datac(\inst1|mir1_b|Decoder0~0_combout ),
	.datad(\inst1|mux3_b|out[7]~1_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|ALUC[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|ALUC[0]~5 .lut_mask = 16'hCCD1;
defparam \stage456_b|UC_3_BLOCK|ALUC[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N2
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|ALUC[0]~6 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|ALUC[0]~6_combout  = (\inst1|mux3_b|out[7]~1_combout  & ((\stage456_b|UC_3_BLOCK|ALUC[0]~5_combout  & (\inst1|mir4_b|WideOr2~0_combout )) # (!\stage456_b|UC_3_BLOCK|ALUC[0]~5_combout  & ((\inst1|mir3_b|WideOr2~0_combout ))))) # 
// (!\inst1|mux3_b|out[7]~1_combout  & (((\stage456_b|UC_3_BLOCK|ALUC[0]~5_combout ))))

	.dataa(\inst1|mux3_b|out[7]~1_combout ),
	.datab(\inst1|mir4_b|WideOr2~0_combout ),
	.datac(\inst1|mir3_b|WideOr2~0_combout ),
	.datad(\stage456_b|UC_3_BLOCK|ALUC[0]~5_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|ALUC[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|ALUC[0]~6 .lut_mask = 16'hDDA0;
defparam \stage456_b|UC_3_BLOCK|ALUC[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N12
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|ALUC[0]~7 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|ALUC[0]~7_combout  = (!\stage456_b|inst1|inst|H1~2_combout  & \stage456_b|UC_3_BLOCK|ALUC[0]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\stage456_b|inst1|inst|H1~2_combout ),
	.datad(\stage456_b|UC_3_BLOCK|ALUC[0]~6_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|ALUC[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|ALUC[0]~7 .lut_mask = 16'h0F00;
defparam \stage456_b|UC_3_BLOCK|ALUC[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N13
dffeas \stage456_b|STAGE3_PIPELINE|ALUC[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_3_BLOCK|ALUC[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE3_PIPELINE|ALUC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE3_PIPELINE|ALUC[0] .is_wysiwyg = "true";
defparam \stage456_b|STAGE3_PIPELINE|ALUC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N30
cycloneive_lcell_comb \stage456_b|UC_1_BLOCK|ALUC[0]~2 (
// Equation(s):
// \stage456_b|UC_1_BLOCK|ALUC[0]~2_combout  = (!\stage456_b|inst1|inst2|H2~9_combout  & \stage456_b|STAGE3_PIPELINE|ALUC [0])

	.dataa(gnd),
	.datab(\stage456_b|inst1|inst2|H2~9_combout ),
	.datac(\stage456_b|STAGE3_PIPELINE|ALUC [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\stage456_b|UC_1_BLOCK|ALUC[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_1_BLOCK|ALUC[0]~2 .lut_mask = 16'h3030;
defparam \stage456_b|UC_1_BLOCK|ALUC[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N31
dffeas \stage456_b|STAGE4_PIPELINE|ALUC[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_1_BLOCK|ALUC[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE4_PIPELINE|ALUC[0] .is_wysiwyg = "true";
defparam \stage456_b|STAGE4_PIPELINE|ALUC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cycloneive_lcell_comb \alu_b|alu|Mux12~3 (
// Equation(s):
// \alu_b|alu|Mux12~3_combout  = \stage456_b|STAGE4_PIPELINE|ALUC [1] $ (((\stage456_b|STAGE4_PIPELINE|ALUC [0] & (\alu_b|FF_B|out [3])) # (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & ((\alu_b|FF_A|out [3])))))

	.dataa(\alu_b|FF_B|out [3]),
	.datab(\alu_b|FF_A|out [3]),
	.datac(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.datad(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux12~3 .lut_mask = 16'h5A3C;
defparam \alu_b|alu|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N25
dffeas \stage456_b|inst|K_out[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rom_b|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|inst|K_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|inst|K_out[2] .is_wysiwyg = "true";
defparam \stage456_b|inst|K_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N26
cycloneive_lcell_comb \and_4~2 (
// Equation(s):
// \and_4~2_combout  = (!\inst_rom_b|altsyncram_component|auto_generated|q_a [19] & !\inst_rom_b|altsyncram_component|auto_generated|q_a [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [19]),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\and_4~2_combout ),
	.cout());
// synopsys translate_off
defparam \and_4~2 .lut_mask = 16'h000F;
defparam \and_4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N16
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|M[1]~0 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|M[1]~0_combout  = (\inst_rom_b|altsyncram_component|auto_generated|q_a [17] & (!\inst_rom_b|altsyncram_component|auto_generated|q_a [16] & (\and_4~2_combout  & !\stage456_b|inst1|inst|H1~2_combout )))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [17]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [16]),
	.datac(\and_4~2_combout ),
	.datad(\stage456_b|inst1|inst|H1~2_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|M[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|M[1]~0 .lut_mask = 16'h0020;
defparam \stage456_b|UC_3_BLOCK|M[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N17
dffeas \stage456_b|STAGE3_PIPELINE|M[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_3_BLOCK|M[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE3_PIPELINE|M [1]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE3_PIPELINE|M[1] .is_wysiwyg = "true";
defparam \stage456_b|STAGE3_PIPELINE|M[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N6
cycloneive_lcell_comb \stage456_b|inst10 (
// Equation(s):
// \stage456_b|inst10~combout  = (\stage456_b|STAGE3_PIPELINE|M [1] & !\stage456_b|inst1|inst2|H2~9_combout )

	.dataa(gnd),
	.datab(\stage456_b|STAGE3_PIPELINE|M [1]),
	.datac(gnd),
	.datad(\stage456_b|inst1|inst2|H2~9_combout ),
	.cin(gnd),
	.combout(\stage456_b|inst10~combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|inst10 .lut_mask = 16'h00CC;
defparam \stage456_b|inst10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N20
cycloneive_lcell_comb \regBank|inst66|E61~0 (
// Equation(s):
// \regBank|inst66|E61~0_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [2] & (!\stage456_b|STAGE5_PIPELINE|busC [3] & (\stage456_b|STAGE5_PIPELINE|busC [0] $ (\stage456_b|STAGE5_PIPELINE|busC [1]))))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [2]),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [3]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datad(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.cin(gnd),
	.combout(\regBank|inst66|E61~0_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|E61~0 .lut_mask = 16'h0110;
defparam \regBank|inst66|E61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N16
cycloneive_lcell_comb \regBank|inst66|E61~1 (
// Equation(s):
// \regBank|inst66|E61~1_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [5] & (\regBank|inst66|E61~0_combout  & !\stage456_b|STAGE5_PIPELINE|busC [4]))

	.dataa(gnd),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [5]),
	.datac(\regBank|inst66|E61~0_combout ),
	.datad(\stage456_b|STAGE5_PIPELINE|busC [4]),
	.cin(gnd),
	.combout(\regBank|inst66|E61~1_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|E61~1 .lut_mask = 16'h0030;
defparam \regBank|inst66|E61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N21
dffeas \regBank|inst61|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|E61~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst61|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst61|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst61|B3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N2
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|M[0]~1 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|M[0]~1_combout  = (\inst_rom_b|altsyncram_component|auto_generated|q_a [17] & (\inst_rom_b|altsyncram_component|auto_generated|q_a [16] & (\and_4~2_combout  & !\stage456_b|inst1|inst|H1~2_combout )))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [17]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [16]),
	.datac(\and_4~2_combout ),
	.datad(\stage456_b|inst1|inst|H1~2_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|M[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|M[0]~1 .lut_mask = 16'h0080;
defparam \stage456_b|UC_3_BLOCK|M[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N3
dffeas \stage456_b|STAGE3_PIPELINE|M[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_3_BLOCK|M[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE3_PIPELINE|M [0]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE3_PIPELINE|M[0] .is_wysiwyg = "true";
defparam \stage456_b|STAGE3_PIPELINE|M[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N13
dffeas \stage456_b|inst|K_out[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rom_b|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|inst|K_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|inst|K_out[0] .is_wysiwyg = "true";
defparam \stage456_b|inst|K_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N12
cycloneive_lcell_comb \data_b|inst1|DAdd_out[0]~0 (
// Equation(s):
// \data_b|inst1|DAdd_out[0]~0_combout  = (\stage456_b|inst|K_out [0] & (!\stage456_b|inst1|inst2|H2~9_combout  & ((\stage456_b|STAGE3_PIPELINE|M [0]) # (\stage456_b|STAGE3_PIPELINE|M [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|M [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|M [1]),
	.datac(\stage456_b|inst|K_out [0]),
	.datad(\stage456_b|inst1|inst2|H2~9_combout ),
	.cin(gnd),
	.combout(\data_b|inst1|DAdd_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_b|inst1|DAdd_out[0]~0 .lut_mask = 16'h00E0;
defparam \data_b|inst1|DAdd_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N15
dffeas \stage456_b|inst|K_out[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rom_b|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|inst|K_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|inst|K_out[1] .is_wysiwyg = "true";
defparam \stage456_b|inst|K_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N14
cycloneive_lcell_comb \data_b|inst1|DAdd_out[1]~1 (
// Equation(s):
// \data_b|inst1|DAdd_out[1]~1_combout  = (\stage456_b|inst|K_out [1] & (!\stage456_b|inst1|inst2|H2~9_combout  & ((\stage456_b|STAGE3_PIPELINE|M [0]) # (\stage456_b|STAGE3_PIPELINE|M [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|M [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|M [1]),
	.datac(\stage456_b|inst|K_out [1]),
	.datad(\stage456_b|inst1|inst2|H2~9_combout ),
	.cin(gnd),
	.combout(\data_b|inst1|DAdd_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_b|inst1|DAdd_out[1]~1 .lut_mask = 16'h00E0;
defparam \data_b|inst1|DAdd_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N24
cycloneive_lcell_comb \data_b|inst1|DAdd_out[2]~2 (
// Equation(s):
// \data_b|inst1|DAdd_out[2]~2_combout  = (\stage456_b|inst|K_out [2] & (!\stage456_b|inst1|inst2|H2~9_combout  & ((\stage456_b|STAGE3_PIPELINE|M [0]) # (\stage456_b|STAGE3_PIPELINE|M [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|M [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|M [1]),
	.datac(\stage456_b|inst|K_out [2]),
	.datad(\stage456_b|inst1|inst2|H2~9_combout ),
	.cin(gnd),
	.combout(\data_b|inst1|DAdd_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_b|inst1|DAdd_out[2]~2 .lut_mask = 16'h00E0;
defparam \data_b|inst1|DAdd_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N30
cycloneive_lcell_comb \data_b|inst1|DAdd_out[3]~3 (
// Equation(s):
// \data_b|inst1|DAdd_out[3]~3_combout  = (\stage456_b|inst|K_out [3] & (!\stage456_b|inst1|inst2|H2~9_combout  & ((\stage456_b|STAGE3_PIPELINE|M [0]) # (\stage456_b|STAGE3_PIPELINE|M [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|M [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|M [1]),
	.datac(\stage456_b|inst|K_out [3]),
	.datad(\stage456_b|inst1|inst2|H2~9_combout ),
	.cin(gnd),
	.combout(\data_b|inst1|DAdd_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_b|inst1|DAdd_out[3]~3 .lut_mask = 16'h00E0;
defparam \data_b|inst1|DAdd_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N21
dffeas \stage456_b|inst|K_out[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rom_b|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|inst|K_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|inst|K_out[4] .is_wysiwyg = "true";
defparam \stage456_b|inst|K_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N20
cycloneive_lcell_comb \data_b|inst1|DAdd_out[4]~4 (
// Equation(s):
// \data_b|inst1|DAdd_out[4]~4_combout  = (\stage456_b|inst|K_out [4] & (!\stage456_b|inst1|inst2|H2~9_combout  & ((\stage456_b|STAGE3_PIPELINE|M [0]) # (\stage456_b|STAGE3_PIPELINE|M [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|M [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|M [1]),
	.datac(\stage456_b|inst|K_out [4]),
	.datad(\stage456_b|inst1|inst2|H2~9_combout ),
	.cin(gnd),
	.combout(\data_b|inst1|DAdd_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_b|inst1|DAdd_out[4]~4 .lut_mask = 16'h00E0;
defparam \data_b|inst1|DAdd_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N27
dffeas \stage456_b|inst|K_out[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rom_b|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|inst|K_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|inst|K_out[5] .is_wysiwyg = "true";
defparam \stage456_b|inst|K_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N26
cycloneive_lcell_comb \data_b|inst1|DAdd_out[5]~5 (
// Equation(s):
// \data_b|inst1|DAdd_out[5]~5_combout  = (\stage456_b|inst|K_out [5] & (!\stage456_b|inst1|inst2|H2~9_combout  & ((\stage456_b|STAGE3_PIPELINE|M [0]) # (\stage456_b|STAGE3_PIPELINE|M [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|M [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|M [1]),
	.datac(\stage456_b|inst|K_out [5]),
	.datad(\stage456_b|inst1|inst2|H2~9_combout ),
	.cin(gnd),
	.combout(\data_b|inst1|DAdd_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \data_b|inst1|DAdd_out[5]~5 .lut_mask = 16'h00E0;
defparam \data_b|inst1|DAdd_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N9
dffeas \stage456_b|inst|K_out[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rom_b|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|inst|K_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|inst|K_out[6] .is_wysiwyg = "true";
defparam \stage456_b|inst|K_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N8
cycloneive_lcell_comb \data_b|inst1|DAdd_out[6]~6 (
// Equation(s):
// \data_b|inst1|DAdd_out[6]~6_combout  = (\stage456_b|inst|K_out [6] & (!\stage456_b|inst1|inst2|H2~9_combout  & ((\stage456_b|STAGE3_PIPELINE|M [0]) # (\stage456_b|STAGE3_PIPELINE|M [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|M [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|M [1]),
	.datac(\stage456_b|inst|K_out [6]),
	.datad(\stage456_b|inst1|inst2|H2~9_combout ),
	.cin(gnd),
	.combout(\data_b|inst1|DAdd_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \data_b|inst1|DAdd_out[6]~6 .lut_mask = 16'h00E0;
defparam \data_b|inst1|DAdd_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N11
dffeas \stage456_b|inst|K_out[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rom_b|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|inst|K_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|inst|K_out[7] .is_wysiwyg = "true";
defparam \stage456_b|inst|K_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N10
cycloneive_lcell_comb \data_b|inst1|DAdd_out[7]~7 (
// Equation(s):
// \data_b|inst1|DAdd_out[7]~7_combout  = (\stage456_b|inst|K_out [7] & (!\stage456_b|inst1|inst2|H2~9_combout  & ((\stage456_b|STAGE3_PIPELINE|M [0]) # (\stage456_b|STAGE3_PIPELINE|M [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|M [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|M [1]),
	.datac(\stage456_b|inst|K_out [7]),
	.datad(\stage456_b|inst1|inst2|H2~9_combout ),
	.cin(gnd),
	.combout(\data_b|inst1|DAdd_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \data_b|inst1|DAdd_out[7]~7 .lut_mask = 16'h00E0;
defparam \data_b|inst1|DAdd_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N5
dffeas \stage456_b|inst|K_out[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rom_b|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|inst|K_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|inst|K_out[8] .is_wysiwyg = "true";
defparam \stage456_b|inst|K_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N4
cycloneive_lcell_comb \data_b|inst1|DAdd_out[8]~8 (
// Equation(s):
// \data_b|inst1|DAdd_out[8]~8_combout  = (\stage456_b|inst|K_out [8] & (!\stage456_b|inst1|inst2|H2~9_combout  & ((\stage456_b|STAGE3_PIPELINE|M [0]) # (\stage456_b|STAGE3_PIPELINE|M [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|M [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|M [1]),
	.datac(\stage456_b|inst|K_out [8]),
	.datad(\stage456_b|inst1|inst2|H2~9_combout ),
	.cin(gnd),
	.combout(\data_b|inst1|DAdd_out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \data_b|inst1|DAdd_out[8]~8 .lut_mask = 16'h00E0;
defparam \data_b|inst1|DAdd_out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N3
dffeas \stage456_b|inst|K_out[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rom_b|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|inst|K_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|inst|K_out[9] .is_wysiwyg = "true";
defparam \stage456_b|inst|K_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N2
cycloneive_lcell_comb \data_b|inst1|DAdd_out[9]~9 (
// Equation(s):
// \data_b|inst1|DAdd_out[9]~9_combout  = (\stage456_b|inst|K_out [9] & (!\stage456_b|inst1|inst2|H2~9_combout  & ((\stage456_b|STAGE3_PIPELINE|M [0]) # (\stage456_b|STAGE3_PIPELINE|M [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|M [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|M [1]),
	.datac(\stage456_b|inst|K_out [9]),
	.datad(\stage456_b|inst1|inst2|H2~9_combout ),
	.cin(gnd),
	.combout(\data_b|inst1|DAdd_out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \data_b|inst1|DAdd_out[9]~9 .lut_mask = 16'h00E0;
defparam \data_b|inst1|DAdd_out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N1
dffeas \stage456_b|inst|K_out[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rom_b|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|inst|K_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|inst|K_out[10] .is_wysiwyg = "true";
defparam \stage456_b|inst|K_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N0
cycloneive_lcell_comb \data_b|inst1|DAdd_out[10]~10 (
// Equation(s):
// \data_b|inst1|DAdd_out[10]~10_combout  = (\stage456_b|inst|K_out [10] & (!\stage456_b|inst1|inst2|H2~9_combout  & ((\stage456_b|STAGE3_PIPELINE|M [0]) # (\stage456_b|STAGE3_PIPELINE|M [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|M [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|M [1]),
	.datac(\stage456_b|inst|K_out [10]),
	.datad(\stage456_b|inst1|inst2|H2~9_combout ),
	.cin(gnd),
	.combout(\data_b|inst1|DAdd_out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \data_b|inst1|DAdd_out[10]~10 .lut_mask = 16'h00E0;
defparam \data_b|inst1|DAdd_out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N23
dffeas \stage456_b|inst|K_out[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rom_b|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|inst|K_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|inst|K_out[11] .is_wysiwyg = "true";
defparam \stage456_b|inst|K_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N22
cycloneive_lcell_comb \data_b|inst1|DAdd_out[11]~11 (
// Equation(s):
// \data_b|inst1|DAdd_out[11]~11_combout  = (\stage456_b|inst|K_out [11] & (!\stage456_b|inst1|inst2|H2~9_combout  & ((\stage456_b|STAGE3_PIPELINE|M [0]) # (\stage456_b|STAGE3_PIPELINE|M [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|M [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|M [1]),
	.datac(\stage456_b|inst|K_out [11]),
	.datad(\stage456_b|inst1|inst2|H2~9_combout ),
	.cin(gnd),
	.combout(\data_b|inst1|DAdd_out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \data_b|inst1|DAdd_out[11]~11 .lut_mask = 16'h00E0;
defparam \data_b|inst1|DAdd_out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y20_N0
cycloneive_ram_block \data_b|inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\stage456_b|inst10~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_in~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\regBank|inst61|B3 [3],\regBank|inst61|B3 [2]}),
	.portaaddr({\data_b|inst1|DAdd_out[11]~11_combout ,\data_b|inst1|DAdd_out[10]~10_combout ,\data_b|inst1|DAdd_out[9]~9_combout ,\data_b|inst1|DAdd_out[8]~8_combout ,\data_b|inst1|DAdd_out[7]~7_combout ,\data_b|inst1|DAdd_out[6]~6_combout ,\data_b|inst1|DAdd_out[5]~5_combout ,
\data_b|inst1|DAdd_out[4]~4_combout ,\data_b|inst1|DAdd_out[3]~3_combout ,\data_b|inst1|DAdd_out[2]~2_combout ,\data_b|inst1|DAdd_out[1]~1_combout ,\data_b|inst1|DAdd_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_b|inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "DATA_BLOCK:data_b|DATA_RAM:inst|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ALTSYNCRAM";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N0
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|SH[0]~1 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|SH[0]~1_combout  = (\inst1|band_b~0_combout  & (\inst_rom_b|altsyncram_component|auto_generated|q_a [7] & !\inst_rom_b|altsyncram_component|auto_generated|q_a [6]))

	.dataa(\inst1|band_b~0_combout ),
	.datab(gnd),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [7]),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|SH[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|SH[0]~1 .lut_mask = 16'h00A0;
defparam \stage456_b|UC_3_BLOCK|SH[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N22
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|SH[0]~0 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|SH[0]~0_combout  = (!\inst_rom_b|altsyncram_component|auto_generated|q_a [10] & (\inst_rom_b|altsyncram_component|auto_generated|q_a [8] & \inst_rom_b|altsyncram_component|auto_generated|q_a [11]))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [8]),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|SH[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|SH[0]~0 .lut_mask = 16'h5000;
defparam \stage456_b|UC_3_BLOCK|SH[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N18
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|SH[0]~2 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|SH[0]~2_combout  = (\stage456_b|STAGE3_PIPELINE|SH[0]~2_combout  & ((\stage456_b|UC_3_BLOCK|SH[0]~0_combout ) # ((\inst_rom_b|altsyncram_component|auto_generated|q_a [4] & \stage456_b|UC_3_BLOCK|SH[0]~1_combout ))))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [4]),
	.datab(\stage456_b|UC_3_BLOCK|SH[0]~1_combout ),
	.datac(\stage456_b|UC_3_BLOCK|SH[0]~0_combout ),
	.datad(\stage456_b|STAGE3_PIPELINE|SH[0]~2_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|SH[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|SH[0]~2 .lut_mask = 16'hF800;
defparam \stage456_b|UC_3_BLOCK|SH[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N19
dffeas \stage456_b|STAGE3_PIPELINE|SH[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_3_BLOCK|SH[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE3_PIPELINE|SH [0]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE3_PIPELINE|SH[0] .is_wysiwyg = "true";
defparam \stage456_b|STAGE3_PIPELINE|SH[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N10
cycloneive_lcell_comb \stage456_b|UC_1_BLOCK|SH[0]~0 (
// Equation(s):
// \stage456_b|UC_1_BLOCK|SH[0]~0_combout  = (\stage456_b|STAGE3_PIPELINE|SH [0] & !\stage456_b|inst1|inst2|H2~9_combout )

	.dataa(gnd),
	.datab(\stage456_b|STAGE3_PIPELINE|SH [0]),
	.datac(\stage456_b|inst1|inst2|H2~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\stage456_b|UC_1_BLOCK|SH[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_1_BLOCK|SH[0]~0 .lut_mask = 16'h0C0C;
defparam \stage456_b|UC_1_BLOCK|SH[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N11
dffeas \stage456_b|STAGE4_PIPELINE|SH[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_1_BLOCK|SH[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE4_PIPELINE|SH [0]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE4_PIPELINE|SH[0] .is_wysiwyg = "true";
defparam \stage456_b|STAGE4_PIPELINE|SH[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N24
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|SH[1]~3 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|SH[1]~3_combout  = (\inst_rom_b|altsyncram_component|auto_generated|q_a [9] & (\inst_rom_b|altsyncram_component|auto_generated|q_a [11] & !\inst_rom_b|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [11]),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|SH[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|SH[1]~3 .lut_mask = 16'h00A0;
defparam \stage456_b|UC_3_BLOCK|SH[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N28
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|SH[1]~4 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|SH[1]~4_combout  = (\stage456_b|STAGE3_PIPELINE|SH[0]~2_combout  & ((\stage456_b|UC_3_BLOCK|SH[1]~3_combout ) # ((\inst_rom_b|altsyncram_component|auto_generated|q_a [5] & \stage456_b|UC_3_BLOCK|SH[0]~1_combout ))))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [5]),
	.datab(\stage456_b|UC_3_BLOCK|SH[0]~1_combout ),
	.datac(\stage456_b|UC_3_BLOCK|SH[1]~3_combout ),
	.datad(\stage456_b|STAGE3_PIPELINE|SH[0]~2_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|SH[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|SH[1]~4 .lut_mask = 16'hF800;
defparam \stage456_b|UC_3_BLOCK|SH[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N29
dffeas \stage456_b|STAGE3_PIPELINE|SH[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_3_BLOCK|SH[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE3_PIPELINE|SH [1]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE3_PIPELINE|SH[1] .is_wysiwyg = "true";
defparam \stage456_b|STAGE3_PIPELINE|SH[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N20
cycloneive_lcell_comb \stage456_b|UC_1_BLOCK|SH[1]~1 (
// Equation(s):
// \stage456_b|UC_1_BLOCK|SH[1]~1_combout  = (\stage456_b|STAGE3_PIPELINE|SH [1] & !\stage456_b|inst1|inst2|H2~9_combout )

	.dataa(gnd),
	.datab(\stage456_b|STAGE3_PIPELINE|SH [1]),
	.datac(\stage456_b|inst1|inst2|H2~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\stage456_b|UC_1_BLOCK|SH[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_1_BLOCK|SH[1]~1 .lut_mask = 16'h0C0C;
defparam \stage456_b|UC_1_BLOCK|SH[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N21
dffeas \stage456_b|STAGE4_PIPELINE|SH[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_1_BLOCK|SH[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE4_PIPELINE|SH [1]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE4_PIPELINE|SH[1] .is_wysiwyg = "true";
defparam \stage456_b|STAGE4_PIPELINE|SH[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N0
cycloneive_lcell_comb \alu_b|alu|Add2~0 (
// Equation(s):
// \alu_b|alu|Add2~0_combout  = \alu_b|FF_A|out [0] $ (VCC)
// \alu_b|alu|Add2~1  = CARRY(\alu_b|FF_A|out [0])

	.dataa(gnd),
	.datab(\alu_b|FF_A|out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu_b|alu|Add2~0_combout ),
	.cout(\alu_b|alu|Add2~1 ));
// synopsys translate_off
defparam \alu_b|alu|Add2~0 .lut_mask = 16'h33CC;
defparam \alu_b|alu|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N2
cycloneive_lcell_comb \alu_b|alu|Add2~2 (
// Equation(s):
// \alu_b|alu|Add2~2_combout  = (\alu_b|FF_A|out [1] & (!\alu_b|alu|Add2~1 )) # (!\alu_b|FF_A|out [1] & ((\alu_b|alu|Add2~1 ) # (GND)))
// \alu_b|alu|Add2~3  = CARRY((!\alu_b|alu|Add2~1 ) # (!\alu_b|FF_A|out [1]))

	.dataa(gnd),
	.datab(\alu_b|FF_A|out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add2~1 ),
	.combout(\alu_b|alu|Add2~2_combout ),
	.cout(\alu_b|alu|Add2~3 ));
// synopsys translate_off
defparam \alu_b|alu|Add2~2 .lut_mask = 16'h3C3F;
defparam \alu_b|alu|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N0
cycloneive_lcell_comb \alu_b|alu|Add3~0 (
// Equation(s):
// \alu_b|alu|Add3~0_combout  = \alu_b|FF_A|out [0] $ (VCC)
// \alu_b|alu|Add3~1  = CARRY(\alu_b|FF_A|out [0])

	.dataa(\alu_b|FF_A|out [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu_b|alu|Add3~0_combout ),
	.cout(\alu_b|alu|Add3~1 ));
// synopsys translate_off
defparam \alu_b|alu|Add3~0 .lut_mask = 16'h55AA;
defparam \alu_b|alu|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N2
cycloneive_lcell_comb \alu_b|alu|Add3~2 (
// Equation(s):
// \alu_b|alu|Add3~2_combout  = (\alu_b|FF_A|out [1] & (\alu_b|alu|Add3~1  & VCC)) # (!\alu_b|FF_A|out [1] & (!\alu_b|alu|Add3~1 ))
// \alu_b|alu|Add3~3  = CARRY((!\alu_b|FF_A|out [1] & !\alu_b|alu|Add3~1 ))

	.dataa(gnd),
	.datab(\alu_b|FF_A|out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add3~1 ),
	.combout(\alu_b|alu|Add3~2_combout ),
	.cout(\alu_b|alu|Add3~3 ));
// synopsys translate_off
defparam \alu_b|alu|Add3~2 .lut_mask = 16'hC303;
defparam \alu_b|alu|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N18
cycloneive_lcell_comb \alu_b|alu|Mux14~4 (
// Equation(s):
// \alu_b|alu|Mux14~4_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [0] & (\stage456_b|STAGE4_PIPELINE|ALUC [2] & (\alu_b|alu|Add2~2_combout ))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & (((\alu_b|alu|Add3~2_combout )) # (!\stage456_b|STAGE4_PIPELINE|ALUC 
// [2])))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [2]),
	.datac(\alu_b|alu|Add2~2_combout ),
	.datad(\alu_b|alu|Add3~2_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux14~4 .lut_mask = 16'hD591;
defparam \alu_b|alu|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N27
dffeas \regBank|inst61|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|E61~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst61|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst61|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst61|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N12
cycloneive_lcell_comb \regBank|inst67|Mux30~0 (
// Equation(s):
// \regBank|inst67|Mux30~0_combout  = (\stage456_b|STAGE3_PIPELINE|busB [1] & \regBank|inst61|B3 [1])

	.dataa(\stage456_b|STAGE3_PIPELINE|busB [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst61|B3 [1]),
	.cin(gnd),
	.combout(\regBank|inst67|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst67|Mux30~0 .lut_mask = 16'hAA00;
defparam \regBank|inst67|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N7
dffeas \alu_b|FF_B|out[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst67|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_B|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_B|out[1] .is_wysiwyg = "true";
defparam \alu_b|FF_B|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N14
cycloneive_lcell_comb \alu_b|alu|Mux14~2 (
// Equation(s):
// \alu_b|alu|Mux14~2_combout  = \stage456_b|STAGE4_PIPELINE|ALUC [1] $ (((\stage456_b|STAGE4_PIPELINE|ALUC [0] & (\alu_b|FF_B|out [1])) # (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & ((\alu_b|FF_A|out [1])))))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datab(\alu_b|FF_B|out [1]),
	.datac(\alu_b|FF_A|out [1]),
	.datad(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux14~2 .lut_mask = 16'h27D8;
defparam \alu_b|alu|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N31
dffeas \regBank|inst61|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|E61~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst61|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst61|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst61|B3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cycloneive_lcell_comb \regBank|inst67|Mux31~0 (
// Equation(s):
// \regBank|inst67|Mux31~0_combout  = (\regBank|inst61|B3 [0] & \stage456_b|STAGE3_PIPELINE|busB [1])

	.dataa(gnd),
	.datab(\regBank|inst61|B3 [0]),
	.datac(\stage456_b|STAGE3_PIPELINE|busB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst67|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst67|Mux31~0 .lut_mask = 16'hC0C0;
defparam \regBank|inst67|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N15
dffeas \alu_b|FF_B|out[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst67|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_B|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_B|out[0] .is_wysiwyg = "true";
defparam \alu_b|FF_B|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cycloneive_lcell_comb \alu_b|alu|Add0~0 (
// Equation(s):
// \alu_b|alu|Add0~0_combout  = (\alu_b|FF_A|out [0] & (\alu_b|FF_B|out [0] $ (VCC))) # (!\alu_b|FF_A|out [0] & (\alu_b|FF_B|out [0] & VCC))
// \alu_b|alu|Add0~1  = CARRY((\alu_b|FF_A|out [0] & \alu_b|FF_B|out [0]))

	.dataa(\alu_b|FF_A|out [0]),
	.datab(\alu_b|FF_B|out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu_b|alu|Add0~0_combout ),
	.cout(\alu_b|alu|Add0~1 ));
// synopsys translate_off
defparam \alu_b|alu|Add0~0 .lut_mask = 16'h6688;
defparam \alu_b|alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneive_lcell_comb \alu_b|alu|Add0~2 (
// Equation(s):
// \alu_b|alu|Add0~2_combout  = (\alu_b|FF_B|out [1] & ((\alu_b|FF_A|out [1] & (\alu_b|alu|Add0~1  & VCC)) # (!\alu_b|FF_A|out [1] & (!\alu_b|alu|Add0~1 )))) # (!\alu_b|FF_B|out [1] & ((\alu_b|FF_A|out [1] & (!\alu_b|alu|Add0~1 )) # (!\alu_b|FF_A|out [1] & 
// ((\alu_b|alu|Add0~1 ) # (GND)))))
// \alu_b|alu|Add0~3  = CARRY((\alu_b|FF_B|out [1] & (!\alu_b|FF_A|out [1] & !\alu_b|alu|Add0~1 )) # (!\alu_b|FF_B|out [1] & ((!\alu_b|alu|Add0~1 ) # (!\alu_b|FF_A|out [1]))))

	.dataa(\alu_b|FF_B|out [1]),
	.datab(\alu_b|FF_A|out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add0~1 ),
	.combout(\alu_b|alu|Add0~2_combout ),
	.cout(\alu_b|alu|Add0~3 ));
// synopsys translate_off
defparam \alu_b|alu|Add0~2 .lut_mask = 16'h9617;
defparam \alu_b|alu|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N14
cycloneive_lcell_comb \alu_b|alu|Mux16~0 (
// Equation(s):
// \alu_b|alu|Mux16~0_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [1] & ((\stage456_b|STAGE4_PIPELINE|ALUC [0] $ (!\stage456_b|STAGE4_PIPELINE|ALUC [2])) # (!\stage456_b|STAGE4_PIPELINE|ALUC [3]))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [1] & 
// (((!\stage456_b|STAGE4_PIPELINE|ALUC [2]))))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.datac(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.datad(\stage456_b|STAGE4_PIPELINE|ALUC [2]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux16~0 .lut_mask = 16'h8C7F;
defparam \alu_b|alu|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N6
cycloneive_lcell_comb \inst1|mir1_b|Decoder1~0 (
// Equation(s):
// \inst1|mir1_b|Decoder1~0_combout  = (!\inst_rom_b|altsyncram_component|auto_generated|q_a [19] & (\inst_rom_b|altsyncram_component|auto_generated|q_a [17] & (\inst_rom_b|altsyncram_component|auto_generated|q_a [18] & 
// \inst_rom_b|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [19]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [18]),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst1|mir1_b|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|mir1_b|Decoder1~0 .lut_mask = 16'h4000;
defparam \inst1|mir1_b|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N28
cycloneive_lcell_comb \inst1|mir3_b|WideOr5~0 (
// Equation(s):
// \inst1|mir3_b|WideOr5~0_combout  = (\inst_rom_b|altsyncram_component|auto_generated|q_a [10] & ((\inst_rom_b|altsyncram_component|auto_generated|q_a [9] & (\inst_rom_b|altsyncram_component|auto_generated|q_a [8] & 
// !\inst_rom_b|altsyncram_component|auto_generated|q_a [11])) # (!\inst_rom_b|altsyncram_component|auto_generated|q_a [9] & ((\inst_rom_b|altsyncram_component|auto_generated|q_a [11])))))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [10]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [8]),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [9]),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\inst1|mir3_b|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|mir3_b|WideOr5~0 .lut_mask = 16'h0A80;
defparam \inst1|mir3_b|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N30
cycloneive_lcell_comb \inst1|mux3_b|out[7]~2 (
// Equation(s):
// \inst1|mux3_b|out[7]~2_combout  = (\inst1|mux3_b|out[7]~0_combout  & (((\inst1|mux3_b|out[7]~1_combout )))) # (!\inst1|mux3_b|out[7]~0_combout  & ((\inst1|mux3_b|out[7]~1_combout  & (\inst1|mir3_b|WideOr5~0_combout )) # (!\inst1|mux3_b|out[7]~1_combout  & 
// ((!\inst1|mir2_b|Decoder0~0_combout )))))

	.dataa(\inst1|mir3_b|WideOr5~0_combout ),
	.datab(\inst1|mux3_b|out[7]~0_combout ),
	.datac(\inst1|mir2_b|Decoder0~0_combout ),
	.datad(\inst1|mux3_b|out[7]~1_combout ),
	.cin(gnd),
	.combout(\inst1|mux3_b|out[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|mux3_b|out[7]~2 .lut_mask = 16'hEE03;
defparam \inst1|mux3_b|out[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N28
cycloneive_lcell_comb \inst1|mux3_b|out[7]~3 (
// Equation(s):
// \inst1|mux3_b|out[7]~3_combout  = (\inst1|mux3_b|out[7]~0_combout  & ((\inst1|mux3_b|out[7]~2_combout  & ((\inst1|mir4_b|MICROINST[15]~0_combout ))) # (!\inst1|mux3_b|out[7]~2_combout  & (\inst1|mir1_b|Decoder1~0_combout )))) # 
// (!\inst1|mux3_b|out[7]~0_combout  & (((\inst1|mux3_b|out[7]~2_combout ))))

	.dataa(\inst1|mir1_b|Decoder1~0_combout ),
	.datab(\inst1|mux3_b|out[7]~0_combout ),
	.datac(\inst1|mux3_b|out[7]~2_combout ),
	.datad(\inst1|mir4_b|MICROINST[15]~0_combout ),
	.cin(gnd),
	.combout(\inst1|mux3_b|out[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|mux3_b|out[7]~3 .lut_mask = 16'hF838;
defparam \inst1|mux3_b|out[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N16
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|T[5]~1 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|T[5]~1_combout  = (!\stage456_b|inst1|inst|H1~2_combout  & \inst1|mux3_b|out[7]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\stage456_b|inst1|inst|H1~2_combout ),
	.datad(\inst1|mux3_b|out[7]~3_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|T[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|T[5]~1 .lut_mask = 16'h0F00;
defparam \stage456_b|UC_3_BLOCK|T[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N17
dffeas \stage456_b|STAGE3_PIPELINE|T[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_3_BLOCK|T[5]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE3_PIPELINE|T [5]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE3_PIPELINE|T[5] .is_wysiwyg = "true";
defparam \stage456_b|STAGE3_PIPELINE|T[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N22
cycloneive_lcell_comb \stage456_b|UC_1_BLOCK|T[5]~1 (
// Equation(s):
// \stage456_b|UC_1_BLOCK|T[5]~1_combout  = (\stage456_b|STAGE3_PIPELINE|T [5] & !\stage456_b|inst1|inst2|H2~9_combout )

	.dataa(\stage456_b|STAGE3_PIPELINE|T [5]),
	.datab(gnd),
	.datac(\stage456_b|inst1|inst2|H2~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\stage456_b|UC_1_BLOCK|T[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_1_BLOCK|T[5]~1 .lut_mask = 16'h0A0A;
defparam \stage456_b|UC_1_BLOCK|T[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N23
dffeas \stage456_b|STAGE4_PIPELINE|T[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_1_BLOCK|T[5]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE4_PIPELINE|T [5]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE4_PIPELINE|T[5] .is_wysiwyg = "true";
defparam \stage456_b|STAGE4_PIPELINE|T[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N20
cycloneive_lcell_comb \alu_b|cy_b|CY_out~15 (
// Equation(s):
// \alu_b|cy_b|CY_out~15_combout  = (!\alu_b|alu|Mux16~0_combout  & \stage456_b|STAGE4_PIPELINE|T [5])

	.dataa(gnd),
	.datab(\alu_b|alu|Mux16~0_combout ),
	.datac(\stage456_b|STAGE4_PIPELINE|T [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_b|cy_b|CY_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|cy_b|CY_out~15 .lut_mask = 16'h3030;
defparam \alu_b|cy_b|CY_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y16_N0
cycloneive_ram_block \data_b|inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\stage456_b|inst10~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_in~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\regBank|inst61|B3 [15],\regBank|inst61|B3 [4]}),
	.portaaddr({\data_b|inst1|DAdd_out[11]~11_combout ,\data_b|inst1|DAdd_out[10]~10_combout ,\data_b|inst1|DAdd_out[9]~9_combout ,\data_b|inst1|DAdd_out[8]~8_combout ,\data_b|inst1|DAdd_out[7]~7_combout ,\data_b|inst1|DAdd_out[6]~6_combout ,\data_b|inst1|DAdd_out[5]~5_combout ,
\data_b|inst1|DAdd_out[4]~4_combout ,\data_b|inst1|DAdd_out[3]~3_combout ,\data_b|inst1|DAdd_out[2]~2_combout ,\data_b|inst1|DAdd_out[1]~1_combout ,\data_b|inst1|DAdd_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_b|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "DATA_BLOCK:data_b|DATA_RAM:inst|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ALTSYNCRAM";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
cycloneive_lcell_comb \regBank|inst25|B3[4]~feeder (
// Equation(s):
// \regBank|inst25|B3[4]~feeder_combout  = \regBank|inst66|data_bus[4]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[4]~1_combout ),
	.cin(gnd),
	.combout(\regBank|inst25|B3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst25|B3[4]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst25|B3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N27
dffeas \regBank|inst25|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst25|B3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst25|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst25|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst25|B3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N9
dffeas \regBank|inst29|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[4]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst29|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst29|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst29|B3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneive_lcell_comb \regBank|inst21|B3[4]~feeder (
// Equation(s):
// \regBank|inst21|B3[4]~feeder_combout  = \regBank|inst66|data_bus[4]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[4]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst21|B3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst21|B3[4]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst21|B3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N17
dffeas \regBank|inst21|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst21|B3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst21|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst21|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst21|B3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N29
dffeas \regBank|inst57|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[4]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst57|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst57|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst57|B3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~453 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~453_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst57|B3 [4]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst21|B3 [4])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\regBank|inst21|B3 [4]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst57|B3 [4]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~453_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~453 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[4]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N8
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~454 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~454_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[4]~453_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[4]~453_combout  & ((\regBank|inst29|B3 [4]))) # 
// (!\alu_b|kmux_b|A_bus[4]~453_combout  & (\regBank|inst25|B3 [4]))))

	.dataa(\regBank|inst25|B3 [4]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst29|B3 [4]),
	.datad(\alu_b|kmux_b|A_bus[4]~453_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~454_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~454 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[4]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N28
cycloneive_lcell_comb \regBank|inst20|B3[4]~feeder (
// Equation(s):
// \regBank|inst20|B3[4]~feeder_combout  = \regBank|inst66|data_bus[4]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[4]~1_combout ),
	.cin(gnd),
	.combout(\regBank|inst20|B3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst20|B3[4]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst20|B3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N29
dffeas \regBank|inst20|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst20|B3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst20|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst20|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst20|B3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N17
dffeas \regBank|inst28|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[4]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst28|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst28|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst28|B3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N22
cycloneive_lcell_comb \regBank|inst24|B3[4]~feeder (
// Equation(s):
// \regBank|inst24|B3[4]~feeder_combout  = \regBank|inst66|data_bus[4]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[4]~1_combout ),
	.cin(gnd),
	.combout(\regBank|inst24|B3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst24|B3[4]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst24|B3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N23
dffeas \regBank|inst24|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst24|B3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst24|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst24|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst24|B3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N5
dffeas \regBank|inst56|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[4]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst56|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst56|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst56|B3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~457 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~457_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst56|B3 [4]))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst24|B3 [4])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst24|B3 [4]),
	.datac(\regBank|inst56|B3 [4]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~457_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~457 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[4]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~458 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~458_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[4]~457_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[4]~457_combout  & ((\regBank|inst28|B3 [4]))) # 
// (!\alu_b|kmux_b|A_bus[4]~457_combout  & (\regBank|inst20|B3 [4]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst20|B3 [4]),
	.datac(\regBank|inst28|B3 [4]),
	.datad(\alu_b|kmux_b|A_bus[4]~457_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~458_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~458 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[4]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N8
cycloneive_lcell_comb \regBank|inst22|B3[4]~feeder (
// Equation(s):
// \regBank|inst22|B3[4]~feeder_combout  = \regBank|inst66|data_bus[4]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[4]~1_combout ),
	.cin(gnd),
	.combout(\regBank|inst22|B3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst22|B3[4]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst22|B3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N9
dffeas \regBank|inst22|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst22|B3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst22|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst22|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst22|B3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N11
dffeas \regBank|inst30|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[4]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst30|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst30|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst30|B3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N8
cycloneive_lcell_comb \regBank|inst58|B3[4]~feeder (
// Equation(s):
// \regBank|inst58|B3[4]~feeder_combout  = \regBank|inst66|data_bus[4]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[4]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst58|B3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst58|B3[4]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst58|B3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N9
dffeas \regBank|inst58|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst58|B3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst58|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst58|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst58|B3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N21
dffeas \regBank|inst26|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[4]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst26|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst26|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst26|B3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N20
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~455 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~455_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst58|B3 [4])) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst26|B3 [4]))))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\regBank|inst58|B3 [4]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst26|B3 [4]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~455_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~455 .lut_mask = 16'h88F3;
defparam \alu_b|kmux_b|A_bus[4]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~456 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~456_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[4]~455_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[4]~455_combout  & ((\regBank|inst30|B3 [4]))) # 
// (!\alu_b|kmux_b|A_bus[4]~455_combout  & (\regBank|inst22|B3 [4]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst22|B3 [4]),
	.datac(\regBank|inst30|B3 [4]),
	.datad(\alu_b|kmux_b|A_bus[4]~455_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~456_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~456 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[4]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~459 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~459_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & (\alu_b|kmux_b|A_bus[4]~458_combout )) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[4]~456_combout ))))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [0] & (!\stage456_b|STAGE3_PIPELINE|busA [1]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\alu_b|kmux_b|A_bus[4]~458_combout ),
	.datad(\alu_b|kmux_b|A_bus[4]~456_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~459_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~459 .lut_mask = 16'hB391;
defparam \alu_b|kmux_b|A_bus[4]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cycloneive_lcell_comb \regBank|inst31|B3[4]~feeder (
// Equation(s):
// \regBank|inst31|B3[4]~feeder_combout  = \regBank|inst66|data_bus[4]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[4]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst31|B3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst31|B3[4]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst31|B3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N29
dffeas \regBank|inst31|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst31|B3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst31|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst31|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst31|B3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N15
dffeas \regBank|inst27|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[4]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst27|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst27|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst27|B3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N28
cycloneive_lcell_comb \regBank|inst23|B3[4]~feeder (
// Equation(s):
// \regBank|inst23|B3[4]~feeder_combout  = \regBank|inst66|data_bus[4]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[4]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst23|B3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst23|B3[4]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst23|B3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N29
dffeas \regBank|inst23|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst23|B3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst23|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst23|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst23|B3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N23
dffeas \regBank|inst59|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[4]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst59|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst59|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst59|B3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~460 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~460_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst59|B3 [4]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst23|B3 [4])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst23|B3 [4]),
	.datac(\regBank|inst59|B3 [4]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~460_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~460 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[4]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~461 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~461_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[4]~460_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[4]~460_combout  & (\regBank|inst31|B3 [4])) # 
// (!\alu_b|kmux_b|A_bus[4]~460_combout  & ((\regBank|inst27|B3 [4])))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst31|B3 [4]),
	.datac(\regBank|inst27|B3 [4]),
	.datad(\alu_b|kmux_b|A_bus[4]~460_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~461_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~461 .lut_mask = 16'hEE50;
defparam \alu_b|kmux_b|A_bus[4]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~462 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~462_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[4]~459_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[4]~459_combout  & ((\alu_b|kmux_b|A_bus[4]~461_combout ))) # 
// (!\alu_b|kmux_b|A_bus[4]~459_combout  & (\alu_b|kmux_b|A_bus[4]~454_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[4]~454_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\alu_b|kmux_b|A_bus[4]~459_combout ),
	.datad(\alu_b|kmux_b|A_bus[4]~461_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~462_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~462 .lut_mask = 16'hF2C2;
defparam \alu_b|kmux_b|A_bus[4]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneive_lcell_comb \regBank|inst13|B3[4]~feeder (
// Equation(s):
// \regBank|inst13|B3[4]~feeder_combout  = \regBank|inst66|data_bus[4]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[4]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst13|B3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst13|B3[4]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst13|B3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N13
dffeas \regBank|inst13|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst13|B3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst13|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst13|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst13|B3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N3
dffeas \regBank|inst15|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[4]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst15|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst15|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst15|B3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N8
cycloneive_lcell_comb \regBank|inst14|B3[4]~feeder (
// Equation(s):
// \regBank|inst14|B3[4]~feeder_combout  = \regBank|inst66|data_bus[4]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[4]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst14|B3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst14|B3[4]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst14|B3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N9
dffeas \regBank|inst14|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst14|B3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst14|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst14|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst14|B3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N19
dffeas \regBank|inst12|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[4]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst12|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst12|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst12|B3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~450 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~450_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst12|B3 [4]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst14|B3 [4])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0] & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst14|B3 [4]),
	.datac(\regBank|inst12|B3 [4]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~450_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~450 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[4]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~451 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~451_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[4]~450_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[4]~450_combout  & ((\regBank|inst15|B3 [4]))) # 
// (!\alu_b|kmux_b|A_bus[4]~450_combout  & (\regBank|inst13|B3 [4]))))

	.dataa(\regBank|inst13|B3 [4]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst15|B3 [4]),
	.datad(\alu_b|kmux_b|A_bus[4]~450_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~451_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~451 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[4]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N8
cycloneive_lcell_comb \regBank|inst18|B3[4]~feeder (
// Equation(s):
// \regBank|inst18|B3[4]~feeder_combout  = \regBank|inst66|data_bus[4]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[4]~1_combout ),
	.cin(gnd),
	.combout(\regBank|inst18|B3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst18|B3[4]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst18|B3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N9
dffeas \regBank|inst18|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst18|B3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst18|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst18|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst18|B3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N3
dffeas \regBank|inst19|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[4]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst19|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst19|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst19|B3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N14
cycloneive_lcell_comb \regBank|inst16|B3[4]~feeder (
// Equation(s):
// \regBank|inst16|B3[4]~feeder_combout  = \regBank|inst66|data_bus[4]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[4]~1_combout ),
	.cin(gnd),
	.combout(\regBank|inst16|B3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst16|B3[4]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst16|B3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N15
dffeas \regBank|inst16|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst16|B3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst16|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst16|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst16|B3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N21
dffeas \regBank|inst17|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[4]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst17|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst17|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst17|B3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N20
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~423 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~423_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst16|B3 [4] & ((\stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & (((\regBank|inst17|B3 [4]) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst16|B3 [4]),
	.datac(\regBank|inst17|B3 [4]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~423_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~423 .lut_mask = 16'hD855;
defparam \alu_b|kmux_b|A_bus[4]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~424 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~424_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[4]~423_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[4]~423_combout  & ((\regBank|inst19|B3 [4]))) # 
// (!\alu_b|kmux_b|A_bus[4]~423_combout  & (\regBank|inst18|B3 [4]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst18|B3 [4]),
	.datac(\regBank|inst19|B3 [4]),
	.datad(\alu_b|kmux_b|A_bus[4]~423_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~424_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~424 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[4]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N29
dffeas \regBank|inst60|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[4]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst60|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst60|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst60|B3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N16
cycloneive_lcell_comb \regBank|inst9|B3[4]~feeder (
// Equation(s):
// \regBank|inst9|B3[4]~feeder_combout  = \regBank|inst66|data_bus[4]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[4]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst9|B3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst9|B3[4]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst9|B3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N17
dffeas \regBank|inst9|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst9|B3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst9|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst9|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst9|B3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N22
cycloneive_lcell_comb \regBank|inst10|B3[4]~feeder (
// Equation(s):
// \regBank|inst10|B3[4]~feeder_combout  = \regBank|inst66|data_bus[4]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[4]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst10|B3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst10|B3[4]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst10|B3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N23
dffeas \regBank|inst10|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst10|B3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst10|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst10|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst10|B3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N29
dffeas \regBank|inst8|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[4]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst8|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst8|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst8|B3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~425 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~425_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst8|B3 [4]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst10|B3 [4])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0] & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst10|B3 [4]),
	.datac(\regBank|inst8|B3 [4]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~425_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~425 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[4]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N21
dffeas \regBank|inst11|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[4]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst11|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst11|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst11|B3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N20
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~426 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~426_combout  = (\alu_b|kmux_b|A_bus[4]~425_combout  & (((\regBank|inst11|B3 [4]) # (\stage456_b|STAGE3_PIPELINE|busA [0])))) # (!\alu_b|kmux_b|A_bus[4]~425_combout  & (\regBank|inst9|B3 [4] & ((!\stage456_b|STAGE3_PIPELINE|busA 
// [0]))))

	.dataa(\regBank|inst9|B3 [4]),
	.datab(\alu_b|kmux_b|A_bus[4]~425_combout ),
	.datac(\regBank|inst11|B3 [4]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~426_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~426 .lut_mask = 16'hCCE2;
defparam \alu_b|kmux_b|A_bus[4]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~427 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~427_combout  = (\alu_b|FF_A|out[5]~3_combout  & ((\alu_b|FF_A|out[5]~2_combout ) # ((\regBank|inst60|B3 [4])))) # (!\alu_b|FF_A|out[5]~3_combout  & (!\alu_b|FF_A|out[5]~2_combout  & ((\alu_b|kmux_b|A_bus[4]~426_combout ))))

	.dataa(\alu_b|FF_A|out[5]~3_combout ),
	.datab(\alu_b|FF_A|out[5]~2_combout ),
	.datac(\regBank|inst60|B3 [4]),
	.datad(\alu_b|kmux_b|A_bus[4]~426_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~427_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~427 .lut_mask = 16'hB9A8;
defparam \alu_b|kmux_b|A_bus[4]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~428 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~428_combout  = (\alu_b|FF_A|out[5]~2_combout  & ((\alu_b|kmux_b|A_bus[4]~427_combout  & (\regBank|inst61|B3 [4])) # (!\alu_b|kmux_b|A_bus[4]~427_combout  & ((\alu_b|kmux_b|A_bus[4]~424_combout ))))) # (!\alu_b|FF_A|out[5]~2_combout  
// & (((\alu_b|kmux_b|A_bus[4]~427_combout ))))

	.dataa(\alu_b|FF_A|out[5]~2_combout ),
	.datab(\regBank|inst61|B3 [4]),
	.datac(\alu_b|kmux_b|A_bus[4]~424_combout ),
	.datad(\alu_b|kmux_b|A_bus[4]~427_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~428_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~428 .lut_mask = 16'hDDA0;
defparam \alu_b|kmux_b|A_bus[4]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
cycloneive_lcell_comb \regBank|inst46|B3[4]~feeder (
// Equation(s):
// \regBank|inst46|B3[4]~feeder_combout  = \regBank|inst66|data_bus[4]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[4]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst46|B3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst46|B3[4]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst46|B3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N27
dffeas \regBank|inst46|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst46|B3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst46|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst46|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst46|B3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N15
dffeas \regBank|inst42|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[4]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst42|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst42|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst42|B3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~439 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~439_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst42|B3 [4]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst46|B3 [4])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\regBank|inst46|B3 [4]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst42|B3 [4]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~439_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~439 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[4]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneive_lcell_comb \regBank|inst50|B3[4]~feeder (
// Equation(s):
// \regBank|inst50|B3[4]~feeder_combout  = \regBank|inst66|data_bus[4]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[4]~1_combout ),
	.cin(gnd),
	.combout(\regBank|inst50|B3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst50|B3[4]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst50|B3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N3
dffeas \regBank|inst50|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst50|B3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst50|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst50|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst50|B3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N23
dffeas \regBank|inst54|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[4]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst54|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst54|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst54|B3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~440 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~440_combout  = (\alu_b|kmux_b|A_bus[4]~439_combout  & (((\regBank|inst54|B3 [4]) # (\stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\alu_b|kmux_b|A_bus[4]~439_combout  & (\regBank|inst50|B3 [4] & ((!\stage456_b|STAGE3_PIPELINE|busA 
// [3]))))

	.dataa(\alu_b|kmux_b|A_bus[4]~439_combout ),
	.datab(\regBank|inst50|B3 [4]),
	.datac(\regBank|inst54|B3 [4]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~440_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~440 .lut_mask = 16'hAAE4;
defparam \alu_b|kmux_b|A_bus[4]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
cycloneive_lcell_comb \regBank|inst47|B3[4]~feeder (
// Equation(s):
// \regBank|inst47|B3[4]~feeder_combout  = \regBank|inst66|data_bus[4]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[4]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst47|B3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst47|B3[4]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst47|B3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N5
dffeas \regBank|inst47|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst47|B3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst47|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst47|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst47|B3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N5
dffeas \regBank|inst55|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[4]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst55|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst55|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst55|B3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N30
cycloneive_lcell_comb \regBank|inst51|B3[4]~feeder (
// Equation(s):
// \regBank|inst51|B3[4]~feeder_combout  = \regBank|inst66|data_bus[4]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[4]~1_combout ),
	.cin(gnd),
	.combout(\regBank|inst51|B3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst51|B3[4]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst51|B3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N31
dffeas \regBank|inst51|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst51|B3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst51|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst51|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst51|B3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N7
dffeas \regBank|inst43|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[4]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst43|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst43|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst43|B3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~446 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~446_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst43|B3 [4]))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst51|B3 [4])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\regBank|inst51|B3 [4]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst43|B3 [4]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~446_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~446 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[4]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~447 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~447_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[4]~446_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[4]~446_combout  & ((\regBank|inst55|B3 [4]))) # 
// (!\alu_b|kmux_b|A_bus[4]~446_combout  & (\regBank|inst47|B3 [4]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst47|B3 [4]),
	.datac(\regBank|inst55|B3 [4]),
	.datad(\alu_b|kmux_b|A_bus[4]~446_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~447_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~447 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[4]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N12
cycloneive_lcell_comb \regBank|inst44|B3[4]~feeder (
// Equation(s):
// \regBank|inst44|B3[4]~feeder_combout  = \regBank|inst66|data_bus[4]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[4]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst44|B3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst44|B3[4]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst44|B3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N13
dffeas \regBank|inst44|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst44|B3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst44|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst44|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst44|B3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N7
dffeas \regBank|inst40|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[4]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst40|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst40|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst40|B3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~443 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~443_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\regBank|inst40|B3 [4] & \stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst44|B3 [4]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [3]))))

	.dataa(\regBank|inst44|B3 [4]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst40|B3 [4]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~443_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~443 .lut_mask = 16'hE233;
defparam \alu_b|kmux_b|A_bus[4]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N18
cycloneive_lcell_comb \regBank|inst48|B3[4]~feeder (
// Equation(s):
// \regBank|inst48|B3[4]~feeder_combout  = \regBank|inst66|data_bus[4]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[4]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst48|B3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst48|B3[4]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst48|B3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N19
dffeas \regBank|inst48|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst48|B3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst48|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst48|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst48|B3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N13
dffeas \regBank|inst52|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[4]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst52|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst52|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst52|B3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~444 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~444_combout  = (\alu_b|kmux_b|A_bus[4]~443_combout  & (((\regBank|inst52|B3 [4]) # (\stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\alu_b|kmux_b|A_bus[4]~443_combout  & (\regBank|inst48|B3 [4] & ((!\stage456_b|STAGE3_PIPELINE|busA 
// [3]))))

	.dataa(\alu_b|kmux_b|A_bus[4]~443_combout ),
	.datab(\regBank|inst48|B3 [4]),
	.datac(\regBank|inst52|B3 [4]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~444_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~444 .lut_mask = 16'hAAE4;
defparam \alu_b|kmux_b|A_bus[4]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N25
dffeas \regBank|inst45|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[4]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst45|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst45|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst45|B3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N9
dffeas \regBank|inst53|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[4]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst53|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst53|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst53|B3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N29
dffeas \regBank|inst49|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[4]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst49|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst49|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst49|B3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cycloneive_lcell_comb \regBank|inst41|B3[4]~feeder (
// Equation(s):
// \regBank|inst41|B3[4]~feeder_combout  = \regBank|inst66|data_bus[4]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[4]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst41|B3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst41|B3[4]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst41|B3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N27
dffeas \regBank|inst41|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst41|B3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst41|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst41|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst41|B3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~441 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~441_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst41|B3 [4])))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((\regBank|inst49|B3 [4])) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [2])))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst49|B3 [4]),
	.datad(\regBank|inst41|B3 [4]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~441_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~441 .lut_mask = 16'hD951;
defparam \alu_b|kmux_b|A_bus[4]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N8
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~442 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~442_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[4]~441_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[4]~441_combout  & ((\regBank|inst53|B3 [4]))) # 
// (!\alu_b|kmux_b|A_bus[4]~441_combout  & (\regBank|inst45|B3 [4]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst45|B3 [4]),
	.datac(\regBank|inst53|B3 [4]),
	.datad(\alu_b|kmux_b|A_bus[4]~441_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~442_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~442 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[4]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N24
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~445 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~445_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & (\alu_b|kmux_b|A_bus[4]~444_combout )) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[4]~442_combout ))))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [1] & (!\stage456_b|STAGE3_PIPELINE|busA [0]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\alu_b|kmux_b|A_bus[4]~444_combout ),
	.datad(\alu_b|kmux_b|A_bus[4]~442_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~445_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~445 .lut_mask = 16'hB391;
defparam \alu_b|kmux_b|A_bus[4]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~448 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~448_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[4]~445_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[4]~445_combout  & ((\alu_b|kmux_b|A_bus[4]~447_combout ))) # 
// (!\alu_b|kmux_b|A_bus[4]~445_combout  & (\alu_b|kmux_b|A_bus[4]~440_combout ))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\alu_b|kmux_b|A_bus[4]~440_combout ),
	.datac(\alu_b|kmux_b|A_bus[4]~447_combout ),
	.datad(\alu_b|kmux_b|A_bus[4]~445_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~448_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~448 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[4]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N6
cycloneive_lcell_comb \regBank|inst6|B3[4]~feeder (
// Equation(s):
// \regBank|inst6|B3[4]~feeder_combout  = \regBank|inst66|data_bus[4]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[4]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst6|B3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst6|B3[4]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst6|B3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N7
dffeas \regBank|inst6|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst6|B3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst6|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst6|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst6|B3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cycloneive_lcell_comb \regBank|inst5|B3[4]~feeder (
// Equation(s):
// \regBank|inst5|B3[4]~feeder_combout  = \regBank|inst66|data_bus[4]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[4]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst5|B3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst5|B3[4]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst5|B3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N11
dffeas \regBank|inst5|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst5|B3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst5|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst5|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst5|B3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N1
dffeas \regBank|inst4|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[4]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst4|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst4|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst4|B3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~436 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~436_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\regBank|inst4|B3 [4] & \stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst5|B3 [4]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [1]))))

	.dataa(\regBank|inst5|B3 [4]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst4|B3 [4]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~436_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~436 .lut_mask = 16'hE233;
defparam \alu_b|kmux_b|A_bus[4]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N1
dffeas \regBank|inst7|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[4]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst7|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst7|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst7|B3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~437 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~437_combout  = (\alu_b|kmux_b|A_bus[4]~436_combout  & (((\regBank|inst7|B3 [4]) # (\stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\alu_b|kmux_b|A_bus[4]~436_combout  & (\regBank|inst6|B3 [4] & ((!\stage456_b|STAGE3_PIPELINE|busA 
// [1]))))

	.dataa(\regBank|inst6|B3 [4]),
	.datab(\alu_b|kmux_b|A_bus[4]~436_combout ),
	.datac(\regBank|inst7|B3 [4]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~437_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~437 .lut_mask = 16'hCCE2;
defparam \alu_b|kmux_b|A_bus[4]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N0
cycloneive_lcell_comb \regBank|inst1|B3[4]~feeder (
// Equation(s):
// \regBank|inst1|B3[4]~feeder_combout  = \regBank|inst66|data_bus[4]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[4]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst1|B3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst1|B3[4]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst1|B3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N1
dffeas \regBank|inst1|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst1|B3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst1|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst1|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst1|B3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N3
dffeas \regBank|inst3|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[4]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst3|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst3|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst3|B3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N26
cycloneive_lcell_comb \regBank|inst2|B3[4]~feeder (
// Equation(s):
// \regBank|inst2|B3[4]~feeder_combout  = \regBank|inst66|data_bus[4]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[4]~1_combout ),
	.cin(gnd),
	.combout(\regBank|inst2|B3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst2|B3[4]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst2|B3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N27
dffeas \regBank|inst2|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst2|B3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst2|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst2|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst2|B3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N7
dffeas \regBank|inst|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[4]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst|B3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~429 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~429_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst|B3 [4]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst2|B3 [4])))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] 
// & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst2|B3 [4]),
	.datac(\regBank|inst|B3 [4]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~429_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~429 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[4]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~430 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~430_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[4]~429_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[4]~429_combout  & ((\regBank|inst3|B3 [4]))) # 
// (!\alu_b|kmux_b|A_bus[4]~429_combout  & (\regBank|inst1|B3 [4]))))

	.dataa(\regBank|inst1|B3 [4]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst3|B3 [4]),
	.datad(\alu_b|kmux_b|A_bus[4]~429_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~430_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~430 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[4]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N20
cycloneive_lcell_comb \regBank|inst38|B3[4]~feeder (
// Equation(s):
// \regBank|inst38|B3[4]~feeder_combout  = \regBank|inst66|data_bus[4]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[4]~1_combout ),
	.cin(gnd),
	.combout(\regBank|inst38|B3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst38|B3[4]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst38|B3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N21
dffeas \regBank|inst38|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst38|B3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst38|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst38|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst38|B3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N3
dffeas \regBank|inst39|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[4]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst39|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst39|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst39|B3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N26
cycloneive_lcell_comb \regBank|inst36|B3[4]~feeder (
// Equation(s):
// \regBank|inst36|B3[4]~feeder_combout  = \regBank|inst66|data_bus[4]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[4]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst36|B3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst36|B3[4]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst36|B3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N27
dffeas \regBank|inst36|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst36|B3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst36|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst36|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst36|B3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N29
dffeas \regBank|inst37|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[4]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst37|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst37|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst37|B3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~431 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~431_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst36|B3 [4])) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst37|B3 [4]))))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [1] & (((!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\regBank|inst36|B3 [4]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\regBank|inst37|B3 [4]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~431_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~431 .lut_mask = 16'h88F3;
defparam \alu_b|kmux_b|A_bus[4]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~432 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~432_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[4]~431_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[4]~431_combout  & ((\regBank|inst39|B3 [4]))) # 
// (!\alu_b|kmux_b|A_bus[4]~431_combout  & (\regBank|inst38|B3 [4]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst38|B3 [4]),
	.datac(\regBank|inst39|B3 [4]),
	.datad(\alu_b|kmux_b|A_bus[4]~431_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~432_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~432 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[4]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N10
cycloneive_lcell_comb \regBank|inst33|B3[4]~feeder (
// Equation(s):
// \regBank|inst33|B3[4]~feeder_combout  = \regBank|inst66|data_bus[4]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[4]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst33|B3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst33|B3[4]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst33|B3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N11
dffeas \regBank|inst33|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst33|B3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst33|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst33|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst33|B3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N17
dffeas \regBank|inst35|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[4]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst35|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst35|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst35|B3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N8
cycloneive_lcell_comb \regBank|inst34|B3[4]~feeder (
// Equation(s):
// \regBank|inst34|B3[4]~feeder_combout  = \regBank|inst66|data_bus[4]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[4]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst34|B3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst34|B3[4]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst34|B3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N9
dffeas \regBank|inst34|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst34|B3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst34|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst34|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst34|B3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N7
dffeas \regBank|inst32|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[4]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst32|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst32|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst32|B3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~433 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~433_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst32|B3 [4]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst34|B3 [4])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0] & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\regBank|inst34|B3 [4]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst32|B3 [4]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~433_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~433 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[4]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~434 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~434_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[4]~433_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[4]~433_combout  & ((\regBank|inst35|B3 [4]))) # 
// (!\alu_b|kmux_b|A_bus[4]~433_combout  & (\regBank|inst33|B3 [4]))))

	.dataa(\regBank|inst33|B3 [4]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst35|B3 [4]),
	.datad(\alu_b|kmux_b|A_bus[4]~433_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~434_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~434 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[4]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~435 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~435_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[4]~434_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[4]~432_combout )) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [3])))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\alu_b|kmux_b|A_bus[4]~432_combout ),
	.datad(\alu_b|kmux_b|A_bus[4]~434_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~435_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~435 .lut_mask = 16'hD951;
defparam \alu_b|kmux_b|A_bus[4]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~438 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~438_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[4]~435_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[4]~435_combout  & (\alu_b|kmux_b|A_bus[4]~437_combout )) # 
// (!\alu_b|kmux_b|A_bus[4]~435_combout  & ((\alu_b|kmux_b|A_bus[4]~430_combout )))))

	.dataa(\alu_b|kmux_b|A_bus[4]~437_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\alu_b|kmux_b|A_bus[4]~430_combout ),
	.datad(\alu_b|kmux_b|A_bus[4]~435_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~438_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~438 .lut_mask = 16'hEE30;
defparam \alu_b|kmux_b|A_bus[4]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~449 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~449_combout  = (\alu_b|FF_A|out[5]~1_combout  & ((\alu_b|FF_A|out[5]~4_combout ) # ((\alu_b|kmux_b|A_bus[4]~438_combout )))) # (!\alu_b|FF_A|out[5]~1_combout  & (!\alu_b|FF_A|out[5]~4_combout  & (\alu_b|kmux_b|A_bus[4]~448_combout 
// )))

	.dataa(\alu_b|FF_A|out[5]~1_combout ),
	.datab(\alu_b|FF_A|out[5]~4_combout ),
	.datac(\alu_b|kmux_b|A_bus[4]~448_combout ),
	.datad(\alu_b|kmux_b|A_bus[4]~438_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~449_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~449 .lut_mask = 16'hBA98;
defparam \alu_b|kmux_b|A_bus[4]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N20
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~452 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~452_combout  = (\alu_b|FF_A|out[5]~4_combout  & ((\alu_b|kmux_b|A_bus[4]~449_combout  & (\alu_b|kmux_b|A_bus[4]~451_combout )) # (!\alu_b|kmux_b|A_bus[4]~449_combout  & ((\alu_b|kmux_b|A_bus[4]~428_combout ))))) # 
// (!\alu_b|FF_A|out[5]~4_combout  & (((\alu_b|kmux_b|A_bus[4]~449_combout ))))

	.dataa(\alu_b|FF_A|out[5]~4_combout ),
	.datab(\alu_b|kmux_b|A_bus[4]~451_combout ),
	.datac(\alu_b|kmux_b|A_bus[4]~428_combout ),
	.datad(\alu_b|kmux_b|A_bus[4]~449_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~452_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~452 .lut_mask = 16'hDDA0;
defparam \alu_b|kmux_b|A_bus[4]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~463 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~463_combout  = (\alu_b|kmux_b|A_bus[4]~462_combout  & ((\alu_b|kmux_b|A_bus[15]~1_combout ) # ((\alu_b|kmux_b|A_bus[15]~2_combout  & \alu_b|kmux_b|A_bus[4]~452_combout )))) # (!\alu_b|kmux_b|A_bus[4]~462_combout  & 
// (((\alu_b|kmux_b|A_bus[15]~2_combout  & \alu_b|kmux_b|A_bus[4]~452_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[4]~462_combout ),
	.datab(\alu_b|kmux_b|A_bus[15]~1_combout ),
	.datac(\alu_b|kmux_b|A_bus[15]~2_combout ),
	.datad(\alu_b|kmux_b|A_bus[4]~452_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~463_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~463 .lut_mask = 16'hF888;
defparam \alu_b|kmux_b|A_bus[4]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[4]~464 (
// Equation(s):
// \alu_b|kmux_b|A_bus[4]~464_combout  = (\alu_b|kmux_b|A_bus[4]~463_combout ) # ((\stage456_b|inst|K_out [4] & \stage456_b|STAGE3_PIPELINE|KMx~q ))

	.dataa(\stage456_b|inst|K_out [4]),
	.datab(gnd),
	.datac(\stage456_b|STAGE3_PIPELINE|KMx~q ),
	.datad(\alu_b|kmux_b|A_bus[4]~463_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[4]~464_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[4]~464 .lut_mask = 16'hFFA0;
defparam \alu_b|kmux_b|A_bus[4]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N27
dffeas \alu_b|FF_A|out[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\alu_b|kmux_b|A_bus[4]~464_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_A|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_A|out[4] .is_wysiwyg = "true";
defparam \alu_b|FF_A|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneive_lcell_comb \regBank|inst67|Mux27~0 (
// Equation(s):
// \regBank|inst67|Mux27~0_combout  = (\stage456_b|STAGE3_PIPELINE|busB [1] & \regBank|inst61|B3 [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\stage456_b|STAGE3_PIPELINE|busB [1]),
	.datad(\regBank|inst61|B3 [4]),
	.cin(gnd),
	.combout(\regBank|inst67|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst67|Mux27~0 .lut_mask = 16'hF000;
defparam \regBank|inst67|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N23
dffeas \alu_b|FF_B|out[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst67|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_B|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_B|out[4] .is_wysiwyg = "true";
defparam \alu_b|FF_B|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N22
cycloneive_lcell_comb \alu_b|alu|Mux11~3 (
// Equation(s):
// \alu_b|alu|Mux11~3_combout  = \stage456_b|STAGE4_PIPELINE|ALUC [1] $ (((\stage456_b|STAGE4_PIPELINE|ALUC [0] & ((\alu_b|FF_B|out [4]))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & (\alu_b|FF_A|out [4]))))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datab(\alu_b|FF_A|out [4]),
	.datac(\alu_b|FF_B|out [4]),
	.datad(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux11~3 .lut_mask = 16'h1BE4;
defparam \alu_b|alu|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N6
cycloneive_lcell_comb \alu_b|alu|Add2~6 (
// Equation(s):
// \alu_b|alu|Add2~6_combout  = (\alu_b|FF_A|out [3] & (!\alu_b|alu|Add2~5 )) # (!\alu_b|FF_A|out [3] & ((\alu_b|alu|Add2~5 ) # (GND)))
// \alu_b|alu|Add2~7  = CARRY((!\alu_b|alu|Add2~5 ) # (!\alu_b|FF_A|out [3]))

	.dataa(\alu_b|FF_A|out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add2~5 ),
	.combout(\alu_b|alu|Add2~6_combout ),
	.cout(\alu_b|alu|Add2~7 ));
// synopsys translate_off
defparam \alu_b|alu|Add2~6 .lut_mask = 16'h5A5F;
defparam \alu_b|alu|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N8
cycloneive_lcell_comb \alu_b|alu|Add2~8 (
// Equation(s):
// \alu_b|alu|Add2~8_combout  = (\alu_b|FF_A|out [4] & (\alu_b|alu|Add2~7  $ (GND))) # (!\alu_b|FF_A|out [4] & (!\alu_b|alu|Add2~7  & VCC))
// \alu_b|alu|Add2~9  = CARRY((\alu_b|FF_A|out [4] & !\alu_b|alu|Add2~7 ))

	.dataa(\alu_b|FF_A|out [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add2~7 ),
	.combout(\alu_b|alu|Add2~8_combout ),
	.cout(\alu_b|alu|Add2~9 ));
// synopsys translate_off
defparam \alu_b|alu|Add2~8 .lut_mask = 16'hA50A;
defparam \alu_b|alu|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N28
cycloneive_lcell_comb \alu_b|alu|Mux11~2 (
// Equation(s):
// \alu_b|alu|Mux11~2_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [2] & (\alu_b|alu|Add2~8_combout  & \stage456_b|STAGE4_PIPELINE|ALUC [0]))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [2]),
	.datab(gnd),
	.datac(\alu_b|alu|Add2~8_combout ),
	.datad(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux11~2 .lut_mask = 16'hA000;
defparam \alu_b|alu|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N0
cycloneive_lcell_comb \alu_b|alu|Mux11~4 (
// Equation(s):
// \alu_b|alu|Mux11~4_combout  = (\alu_b|alu|Mux4~2_combout  & (\stage456_b|STAGE4_PIPELINE|ALUC [3])) # (!\alu_b|alu|Mux4~2_combout  & ((\stage456_b|STAGE4_PIPELINE|ALUC [3] & ((\alu_b|alu|Mux11~2_combout ))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [3] & 
// (\alu_b|alu|Mux11~3_combout ))))

	.dataa(\alu_b|alu|Mux4~2_combout ),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.datac(\alu_b|alu|Mux11~3_combout ),
	.datad(\alu_b|alu|Mux11~2_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux11~4 .lut_mask = 16'hDC98;
defparam \alu_b|alu|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N4
cycloneive_lcell_comb \alu_b|alu|Add3~4 (
// Equation(s):
// \alu_b|alu|Add3~4_combout  = (\alu_b|FF_A|out [2] & ((GND) # (!\alu_b|alu|Add3~3 ))) # (!\alu_b|FF_A|out [2] & (\alu_b|alu|Add3~3  $ (GND)))
// \alu_b|alu|Add3~5  = CARRY((\alu_b|FF_A|out [2]) # (!\alu_b|alu|Add3~3 ))

	.dataa(\alu_b|FF_A|out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add3~3 ),
	.combout(\alu_b|alu|Add3~4_combout ),
	.cout(\alu_b|alu|Add3~5 ));
// synopsys translate_off
defparam \alu_b|alu|Add3~4 .lut_mask = 16'h5AAF;
defparam \alu_b|alu|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N6
cycloneive_lcell_comb \alu_b|alu|Add3~6 (
// Equation(s):
// \alu_b|alu|Add3~6_combout  = (\alu_b|FF_A|out [3] & (\alu_b|alu|Add3~5  & VCC)) # (!\alu_b|FF_A|out [3] & (!\alu_b|alu|Add3~5 ))
// \alu_b|alu|Add3~7  = CARRY((!\alu_b|FF_A|out [3] & !\alu_b|alu|Add3~5 ))

	.dataa(gnd),
	.datab(\alu_b|FF_A|out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add3~5 ),
	.combout(\alu_b|alu|Add3~6_combout ),
	.cout(\alu_b|alu|Add3~7 ));
// synopsys translate_off
defparam \alu_b|alu|Add3~6 .lut_mask = 16'hC303;
defparam \alu_b|alu|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N8
cycloneive_lcell_comb \alu_b|alu|Add3~8 (
// Equation(s):
// \alu_b|alu|Add3~8_combout  = (\alu_b|FF_A|out [4] & ((GND) # (!\alu_b|alu|Add3~7 ))) # (!\alu_b|FF_A|out [4] & (\alu_b|alu|Add3~7  $ (GND)))
// \alu_b|alu|Add3~9  = CARRY((\alu_b|FF_A|out [4]) # (!\alu_b|alu|Add3~7 ))

	.dataa(gnd),
	.datab(\alu_b|FF_A|out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add3~7 ),
	.combout(\alu_b|alu|Add3~8_combout ),
	.cout(\alu_b|alu|Add3~9 ));
// synopsys translate_off
defparam \alu_b|alu|Add3~8 .lut_mask = 16'h3CCF;
defparam \alu_b|alu|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N10
cycloneive_lcell_comb \alu_b|alu|Mux11~5 (
// Equation(s):
// \alu_b|alu|Mux11~5_combout  = (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & ((\alu_b|alu|Add3~8_combout ) # (!\stage456_b|STAGE4_PIPELINE|ALUC [2])))

	.dataa(gnd),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [2]),
	.datac(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datad(\alu_b|alu|Add3~8_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux11~5 .lut_mask = 16'h0F03;
defparam \alu_b|alu|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N12
cycloneive_lcell_comb \alu_b|alu|Mux11~0 (
// Equation(s):
// \alu_b|alu|Mux11~0_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [0] & (((\alu_b|FF_A|out [4] & \alu_b|FF_B|out [4])) # (!\stage456_b|STAGE4_PIPELINE|ALUC [1]))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & (\stage456_b|STAGE4_PIPELINE|ALUC [1] & 
// ((\alu_b|FF_A|out [4]) # (\alu_b|FF_B|out [4]))))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datab(\alu_b|FF_A|out [4]),
	.datac(\alu_b|FF_B|out [4]),
	.datad(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux11~0 .lut_mask = 16'hD4AA;
defparam \alu_b|alu|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N14
cycloneive_lcell_comb \regBank|inst67|Mux29~0 (
// Equation(s):
// \regBank|inst67|Mux29~0_combout  = (\regBank|inst61|B3 [2] & \stage456_b|STAGE3_PIPELINE|busB [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst61|B3 [2]),
	.datad(\stage456_b|STAGE3_PIPELINE|busB [1]),
	.cin(gnd),
	.combout(\regBank|inst67|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst67|Mux29~0 .lut_mask = 16'hF000;
defparam \regBank|inst67|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N25
dffeas \alu_b|FF_B|out[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst67|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_B|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_B|out[2] .is_wysiwyg = "true";
defparam \alu_b|FF_B|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneive_lcell_comb \alu_b|alu|Add0~4 (
// Equation(s):
// \alu_b|alu|Add0~4_combout  = ((\alu_b|FF_A|out [2] $ (\alu_b|FF_B|out [2] $ (!\alu_b|alu|Add0~3 )))) # (GND)
// \alu_b|alu|Add0~5  = CARRY((\alu_b|FF_A|out [2] & ((\alu_b|FF_B|out [2]) # (!\alu_b|alu|Add0~3 ))) # (!\alu_b|FF_A|out [2] & (\alu_b|FF_B|out [2] & !\alu_b|alu|Add0~3 )))

	.dataa(\alu_b|FF_A|out [2]),
	.datab(\alu_b|FF_B|out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add0~3 ),
	.combout(\alu_b|alu|Add0~4_combout ),
	.cout(\alu_b|alu|Add0~5 ));
// synopsys translate_off
defparam \alu_b|alu|Add0~4 .lut_mask = 16'h698E;
defparam \alu_b|alu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cycloneive_lcell_comb \alu_b|alu|Add0~6 (
// Equation(s):
// \alu_b|alu|Add0~6_combout  = (\alu_b|FF_A|out [3] & ((\alu_b|FF_B|out [3] & (\alu_b|alu|Add0~5  & VCC)) # (!\alu_b|FF_B|out [3] & (!\alu_b|alu|Add0~5 )))) # (!\alu_b|FF_A|out [3] & ((\alu_b|FF_B|out [3] & (!\alu_b|alu|Add0~5 )) # (!\alu_b|FF_B|out [3] & 
// ((\alu_b|alu|Add0~5 ) # (GND)))))
// \alu_b|alu|Add0~7  = CARRY((\alu_b|FF_A|out [3] & (!\alu_b|FF_B|out [3] & !\alu_b|alu|Add0~5 )) # (!\alu_b|FF_A|out [3] & ((!\alu_b|alu|Add0~5 ) # (!\alu_b|FF_B|out [3]))))

	.dataa(\alu_b|FF_A|out [3]),
	.datab(\alu_b|FF_B|out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add0~5 ),
	.combout(\alu_b|alu|Add0~6_combout ),
	.cout(\alu_b|alu|Add0~7 ));
// synopsys translate_off
defparam \alu_b|alu|Add0~6 .lut_mask = 16'h9617;
defparam \alu_b|alu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneive_lcell_comb \alu_b|alu|Add0~8 (
// Equation(s):
// \alu_b|alu|Add0~8_combout  = ((\alu_b|FF_B|out [4] $ (\alu_b|FF_A|out [4] $ (!\alu_b|alu|Add0~7 )))) # (GND)
// \alu_b|alu|Add0~9  = CARRY((\alu_b|FF_B|out [4] & ((\alu_b|FF_A|out [4]) # (!\alu_b|alu|Add0~7 ))) # (!\alu_b|FF_B|out [4] & (\alu_b|FF_A|out [4] & !\alu_b|alu|Add0~7 )))

	.dataa(\alu_b|FF_B|out [4]),
	.datab(\alu_b|FF_A|out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add0~7 ),
	.combout(\alu_b|alu|Add0~8_combout ),
	.cout(\alu_b|alu|Add0~9 ));
// synopsys translate_off
defparam \alu_b|alu|Add0~8 .lut_mask = 16'h698E;
defparam \alu_b|alu|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N2
cycloneive_lcell_comb \alu_b|alu|Add1~2 (
// Equation(s):
// \alu_b|alu|Add1~2_combout  = (\alu_b|alu|Add0~2_combout  & (!\alu_b|alu|Add1~1 )) # (!\alu_b|alu|Add0~2_combout  & ((\alu_b|alu|Add1~1 ) # (GND)))
// \alu_b|alu|Add1~3  = CARRY((!\alu_b|alu|Add1~1 ) # (!\alu_b|alu|Add0~2_combout ))

	.dataa(\alu_b|alu|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add1~1 ),
	.combout(\alu_b|alu|Add1~2_combout ),
	.cout(\alu_b|alu|Add1~3 ));
// synopsys translate_off
defparam \alu_b|alu|Add1~2 .lut_mask = 16'h5A5F;
defparam \alu_b|alu|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N4
cycloneive_lcell_comb \alu_b|alu|Add1~4 (
// Equation(s):
// \alu_b|alu|Add1~4_combout  = (\alu_b|alu|Add0~4_combout  & (\alu_b|alu|Add1~3  $ (GND))) # (!\alu_b|alu|Add0~4_combout  & (!\alu_b|alu|Add1~3  & VCC))
// \alu_b|alu|Add1~5  = CARRY((\alu_b|alu|Add0~4_combout  & !\alu_b|alu|Add1~3 ))

	.dataa(\alu_b|alu|Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add1~3 ),
	.combout(\alu_b|alu|Add1~4_combout ),
	.cout(\alu_b|alu|Add1~5 ));
// synopsys translate_off
defparam \alu_b|alu|Add1~4 .lut_mask = 16'hA50A;
defparam \alu_b|alu|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N6
cycloneive_lcell_comb \alu_b|alu|Add1~6 (
// Equation(s):
// \alu_b|alu|Add1~6_combout  = (\alu_b|alu|Add0~6_combout  & (!\alu_b|alu|Add1~5 )) # (!\alu_b|alu|Add0~6_combout  & ((\alu_b|alu|Add1~5 ) # (GND)))
// \alu_b|alu|Add1~7  = CARRY((!\alu_b|alu|Add1~5 ) # (!\alu_b|alu|Add0~6_combout ))

	.dataa(\alu_b|alu|Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add1~5 ),
	.combout(\alu_b|alu|Add1~6_combout ),
	.cout(\alu_b|alu|Add1~7 ));
// synopsys translate_off
defparam \alu_b|alu|Add1~6 .lut_mask = 16'h5A5F;
defparam \alu_b|alu|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N8
cycloneive_lcell_comb \alu_b|alu|Add1~8 (
// Equation(s):
// \alu_b|alu|Add1~8_combout  = (\alu_b|alu|Add0~8_combout  & (\alu_b|alu|Add1~7  $ (GND))) # (!\alu_b|alu|Add0~8_combout  & (!\alu_b|alu|Add1~7  & VCC))
// \alu_b|alu|Add1~9  = CARRY((\alu_b|alu|Add0~8_combout  & !\alu_b|alu|Add1~7 ))

	.dataa(gnd),
	.datab(\alu_b|alu|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add1~7 ),
	.combout(\alu_b|alu|Add1~8_combout ),
	.cout(\alu_b|alu|Add1~9 ));
// synopsys translate_off
defparam \alu_b|alu|Add1~8 .lut_mask = 16'hC30C;
defparam \alu_b|alu|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N2
cycloneive_lcell_comb \alu_b|alu|Mux11~1 (
// Equation(s):
// \alu_b|alu|Mux11~1_combout  = (\alu_b|alu|Mux11~0_combout  & ((\alu_b|alu|Add1~8_combout ) # ((\stage456_b|STAGE4_PIPELINE|ALUC [1])))) # (!\alu_b|alu|Mux11~0_combout  & (((\alu_b|alu|Add0~8_combout  & !\stage456_b|STAGE4_PIPELINE|ALUC [1]))))

	.dataa(\alu_b|alu|Mux11~0_combout ),
	.datab(\alu_b|alu|Add1~8_combout ),
	.datac(\alu_b|alu|Add0~8_combout ),
	.datad(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux11~1 .lut_mask = 16'hAAD8;
defparam \alu_b|alu|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N14
cycloneive_lcell_comb \alu_b|alu|Mux11~6 (
// Equation(s):
// \alu_b|alu|Mux11~6_combout  = (\alu_b|alu|Mux4~2_combout  & ((\alu_b|alu|Mux11~4_combout  & (\alu_b|alu|Mux11~5_combout )) # (!\alu_b|alu|Mux11~4_combout  & ((\alu_b|alu|Mux11~1_combout ))))) # (!\alu_b|alu|Mux4~2_combout  & (\alu_b|alu|Mux11~4_combout ))

	.dataa(\alu_b|alu|Mux4~2_combout ),
	.datab(\alu_b|alu|Mux11~4_combout ),
	.datac(\alu_b|alu|Mux11~5_combout ),
	.datad(\alu_b|alu|Mux11~1_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux11~6 .lut_mask = 16'hE6C4;
defparam \alu_b|alu|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N24
cycloneive_lcell_comb \alu_b|FF_C|out[4]~0 (
// Equation(s):
// \alu_b|FF_C|out[4]~0_combout  = (\stage456_b|STAGE4_PIPELINE|SH [0] & (\alu_b|alu|Mux12~6_combout )) # (!\stage456_b|STAGE4_PIPELINE|SH [0] & ((\alu_b|alu|Mux11~6_combout )))

	.dataa(\alu_b|alu|Mux12~6_combout ),
	.datab(\stage456_b|STAGE4_PIPELINE|SH [0]),
	.datac(gnd),
	.datad(\alu_b|alu|Mux11~6_combout ),
	.cin(gnd),
	.combout(\alu_b|FF_C|out[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|FF_C|out[4]~0 .lut_mask = 16'hBB88;
defparam \alu_b|FF_C|out[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N16
cycloneive_lcell_comb \regBank|inst61|B3[5]~feeder (
// Equation(s):
// \regBank|inst61|B3[5]~feeder_combout  = \regBank|inst66|data_bus[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[5]~6_combout ),
	.cin(gnd),
	.combout(\regBank|inst61|B3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst61|B3[5]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst61|B3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N17
dffeas \regBank|inst61|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst61|B3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|E61~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst61|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst61|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst61|B3[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y18_N0
cycloneive_ram_block \data_b|inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\stage456_b|inst10~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_in~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\regBank|inst61|B3 [6],\regBank|inst61|B3 [5]}),
	.portaaddr({\data_b|inst1|DAdd_out[11]~11_combout ,\data_b|inst1|DAdd_out[10]~10_combout ,\data_b|inst1|DAdd_out[9]~9_combout ,\data_b|inst1|DAdd_out[8]~8_combout ,\data_b|inst1|DAdd_out[7]~7_combout ,\data_b|inst1|DAdd_out[6]~6_combout ,\data_b|inst1|DAdd_out[5]~5_combout ,
\data_b|inst1|DAdd_out[4]~4_combout ,\data_b|inst1|DAdd_out[3]~3_combout ,\data_b|inst1|DAdd_out[2]~2_combout ,\data_b|inst1|DAdd_out[1]~1_combout ,\data_b|inst1|DAdd_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_b|inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "DATA_BLOCK:data_b|DATA_RAM:inst|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ALTSYNCRAM";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N28
cycloneive_lcell_comb \regBank|inst66|Equal0~0 (
// Equation(s):
// \regBank|inst66|Equal0~0_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [1] & (!\stage456_b|STAGE5_PIPELINE|busC [4] & (\stage456_b|STAGE5_PIPELINE|busC [0] & !\stage456_b|STAGE5_PIPELINE|busC [5])))

	.dataa(\stage456_b|STAGE5_PIPELINE|busC [1]),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [4]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [0]),
	.datad(\stage456_b|STAGE5_PIPELINE|busC [5]),
	.cin(gnd),
	.combout(\regBank|inst66|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Equal0~0 .lut_mask = 16'h0010;
defparam \regBank|inst66|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N2
cycloneive_lcell_comb \regBank|inst66|Equal0~1 (
// Equation(s):
// \regBank|inst66|Equal0~1_combout  = (!\stage456_b|STAGE5_PIPELINE|busC [3] & (!\stage456_b|STAGE5_PIPELINE|busC [2] & \regBank|inst66|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\stage456_b|STAGE5_PIPELINE|busC [3]),
	.datac(\stage456_b|STAGE5_PIPELINE|busC [2]),
	.datad(\regBank|inst66|Equal0~0_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|Equal0~1 .lut_mask = 16'h0300;
defparam \regBank|inst66|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N4
cycloneive_lcell_comb \regBank|inst67|Mux25~0 (
// Equation(s):
// \regBank|inst67|Mux25~0_combout  = (\stage456_b|STAGE3_PIPELINE|busB [1] & \regBank|inst61|B3 [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\stage456_b|STAGE3_PIPELINE|busB [1]),
	.datad(\regBank|inst61|B3 [6]),
	.cin(gnd),
	.combout(\regBank|inst67|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst67|Mux25~0 .lut_mask = 16'hF000;
defparam \regBank|inst67|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N13
dffeas \alu_b|FF_B|out[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst67|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_B|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_B|out[6] .is_wysiwyg = "true";
defparam \alu_b|FF_B|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneive_lcell_comb \regBank|inst21|B3[6]~feeder (
// Equation(s):
// \regBank|inst21|B3[6]~feeder_combout  = \regBank|inst66|data_bus[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[6]~7_combout ),
	.cin(gnd),
	.combout(\regBank|inst21|B3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst21|B3[6]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst21|B3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N31
dffeas \regBank|inst21|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst21|B3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst21|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst21|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst21|B3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N25
dffeas \regBank|inst29|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst29|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst29|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst29|B3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N3
dffeas \regBank|inst25|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst25|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst25|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst25|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N4
cycloneive_lcell_comb \regBank|inst57|B3[6]~feeder (
// Equation(s):
// \regBank|inst57|B3[6]~feeder_combout  = \regBank|inst66|data_bus[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[6]~7_combout ),
	.cin(gnd),
	.combout(\regBank|inst57|B3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst57|B3[6]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst57|B3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N5
dffeas \regBank|inst57|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst57|B3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst57|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst57|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst57|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~371 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~371_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst57|B3 [6]))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst25|B3 [6])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [2] & (!\stage456_b|STAGE3_PIPELINE|busA [3]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst25|B3 [6]),
	.datad(\regBank|inst57|B3 [6]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~371_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~371 .lut_mask = 16'hB931;
defparam \alu_b|kmux_b|A_bus[6]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N24
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~372 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~372_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[6]~371_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[6]~371_combout  & ((\regBank|inst29|B3 [6]))) # 
// (!\alu_b|kmux_b|A_bus[6]~371_combout  & (\regBank|inst21|B3 [6]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst21|B3 [6]),
	.datac(\regBank|inst29|B3 [6]),
	.datad(\alu_b|kmux_b|A_bus[6]~371_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~372_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~372 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[6]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N28
cycloneive_lcell_comb \regBank|inst24|B3[6]~feeder (
// Equation(s):
// \regBank|inst24|B3[6]~feeder_combout  = \regBank|inst66|data_bus[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[6]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst24|B3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst24|B3[6]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst24|B3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N29
dffeas \regBank|inst24|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst24|B3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst24|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst24|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst24|B3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N31
dffeas \regBank|inst28|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst28|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst28|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst28|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N12
cycloneive_lcell_comb \regBank|inst20|B3[6]~feeder (
// Equation(s):
// \regBank|inst20|B3[6]~feeder_combout  = \regBank|inst66|data_bus[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[6]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst20|B3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst20|B3[6]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst20|B3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N13
dffeas \regBank|inst20|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst20|B3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst20|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst20|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst20|B3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N7
dffeas \regBank|inst56|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst56|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst56|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst56|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~373 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~373_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst56|B3 [6]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst20|B3 [6])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst20|B3 [6]),
	.datac(\regBank|inst56|B3 [6]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~373_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~373 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[6]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~374 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~374_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[6]~373_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[6]~373_combout  & ((\regBank|inst28|B3 [6]))) # 
// (!\alu_b|kmux_b|A_bus[6]~373_combout  & (\regBank|inst24|B3 [6]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst24|B3 [6]),
	.datac(\regBank|inst28|B3 [6]),
	.datad(\alu_b|kmux_b|A_bus[6]~373_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~374_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~374 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[6]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~375 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~375_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\stage456_b|STAGE3_PIPELINE|busA [1] & \alu_b|kmux_b|A_bus[6]~374_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[6]~372_combout ) # 
// ((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\alu_b|kmux_b|A_bus[6]~372_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datad(\alu_b|kmux_b|A_bus[6]~374_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~375_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~375 .lut_mask = 16'hE323;
defparam \alu_b|kmux_b|A_bus[6]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N16
cycloneive_lcell_comb \regBank|inst27|B3[6]~feeder (
// Equation(s):
// \regBank|inst27|B3[6]~feeder_combout  = \regBank|inst66|data_bus[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[6]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst27|B3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst27|B3[6]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst27|B3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N17
dffeas \regBank|inst27|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst27|B3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst27|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst27|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst27|B3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N31
dffeas \regBank|inst59|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst59|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst59|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst59|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~376 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~376_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\regBank|inst59|B3 [6] & \stage456_b|STAGE3_PIPELINE|busA [2])))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst27|B3 [6]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [2]))))

	.dataa(\regBank|inst27|B3 [6]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst59|B3 [6]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~376_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~376 .lut_mask = 16'hE233;
defparam \alu_b|kmux_b|A_bus[6]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N22
cycloneive_lcell_comb \regBank|inst31|B3[6]~feeder (
// Equation(s):
// \regBank|inst31|B3[6]~feeder_combout  = \regBank|inst66|data_bus[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[6]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst31|B3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst31|B3[6]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst31|B3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N23
dffeas \regBank|inst31|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst31|B3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst31|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst31|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst31|B3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N13
dffeas \regBank|inst23|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst23|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst23|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst23|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~377 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~377_combout  = (\alu_b|kmux_b|A_bus[6]~376_combout  & ((\regBank|inst31|B3 [6]) # ((\stage456_b|STAGE3_PIPELINE|busA [2])))) # (!\alu_b|kmux_b|A_bus[6]~376_combout  & (((\regBank|inst23|B3 [6] & !\stage456_b|STAGE3_PIPELINE|busA 
// [2]))))

	.dataa(\alu_b|kmux_b|A_bus[6]~376_combout ),
	.datab(\regBank|inst31|B3 [6]),
	.datac(\regBank|inst23|B3 [6]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~377_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~377 .lut_mask = 16'hAAD8;
defparam \alu_b|kmux_b|A_bus[6]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N18
cycloneive_lcell_comb \regBank|inst22|B3[6]~feeder (
// Equation(s):
// \regBank|inst22|B3[6]~feeder_combout  = \regBank|inst66|data_bus[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[6]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst22|B3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst22|B3[6]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst22|B3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N19
dffeas \regBank|inst22|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst22|B3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst22|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst22|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst22|B3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N1
dffeas \regBank|inst58|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst58|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst58|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst58|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~369 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~369_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst58|B3 [6]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst22|B3 [6])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst22|B3 [6]),
	.datac(\regBank|inst58|B3 [6]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~369_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~369 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[6]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N19
dffeas \regBank|inst30|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst30|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst30|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst30|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N4
cycloneive_lcell_comb \regBank|inst26|B3[6]~feeder (
// Equation(s):
// \regBank|inst26|B3[6]~feeder_combout  = \regBank|inst66|data_bus[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[6]~7_combout ),
	.cin(gnd),
	.combout(\regBank|inst26|B3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst26|B3[6]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst26|B3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N5
dffeas \regBank|inst26|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst26|B3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst26|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst26|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst26|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~370 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~370_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (\alu_b|kmux_b|A_bus[6]~369_combout )) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[6]~369_combout  & (\regBank|inst30|B3 [6])) # 
// (!\alu_b|kmux_b|A_bus[6]~369_combout  & ((\regBank|inst26|B3 [6])))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\alu_b|kmux_b|A_bus[6]~369_combout ),
	.datac(\regBank|inst30|B3 [6]),
	.datad(\regBank|inst26|B3 [6]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~370_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~370 .lut_mask = 16'hD9C8;
defparam \alu_b|kmux_b|A_bus[6]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~378 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~378_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (\alu_b|kmux_b|A_bus[6]~375_combout )) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[6]~375_combout  & (\alu_b|kmux_b|A_bus[6]~377_combout )) # 
// (!\alu_b|kmux_b|A_bus[6]~375_combout  & ((\alu_b|kmux_b|A_bus[6]~370_combout )))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\alu_b|kmux_b|A_bus[6]~375_combout ),
	.datac(\alu_b|kmux_b|A_bus[6]~377_combout ),
	.datad(\alu_b|kmux_b|A_bus[6]~370_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~378_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~378 .lut_mask = 16'hD9C8;
defparam \alu_b|kmux_b|A_bus[6]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N12
cycloneive_lcell_comb \regBank|inst14|B3[6]~feeder (
// Equation(s):
// \regBank|inst14|B3[6]~feeder_combout  = \regBank|inst66|data_bus[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[6]~7_combout ),
	.cin(gnd),
	.combout(\regBank|inst14|B3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst14|B3[6]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst14|B3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N13
dffeas \regBank|inst14|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst14|B3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst14|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst14|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst14|B3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N17
dffeas \regBank|inst12|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst12|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst12|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst12|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~366 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~366_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst12|B3 [6]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst14|B3 [6])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0] & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst14|B3 [6]),
	.datac(\regBank|inst12|B3 [6]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~366_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~366 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[6]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N9
dffeas \regBank|inst15|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst15|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst15|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst15|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneive_lcell_comb \regBank|inst13|B3[6]~feeder (
// Equation(s):
// \regBank|inst13|B3[6]~feeder_combout  = \regBank|inst66|data_bus[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[6]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst13|B3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst13|B3[6]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst13|B3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N19
dffeas \regBank|inst13|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst13|B3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst13|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst13|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst13|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~367 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~367_combout  = (\alu_b|kmux_b|A_bus[6]~366_combout  & ((\stage456_b|STAGE3_PIPELINE|busA [0]) # ((\regBank|inst15|B3 [6])))) # (!\alu_b|kmux_b|A_bus[6]~366_combout  & (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst13|B3 
// [6]))))

	.dataa(\alu_b|kmux_b|A_bus[6]~366_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst15|B3 [6]),
	.datad(\regBank|inst13|B3 [6]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~367_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~367 .lut_mask = 16'hB9A8;
defparam \alu_b|kmux_b|A_bus[6]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N2
cycloneive_lcell_comb \regBank|inst44|B3[6]~feeder (
// Equation(s):
// \regBank|inst44|B3[6]~feeder_combout  = \regBank|inst66|data_bus[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[6]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst44|B3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst44|B3[6]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst44|B3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N3
dffeas \regBank|inst44|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst44|B3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst44|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst44|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst44|B3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N9
dffeas \regBank|inst48|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst48|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst48|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst48|B3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N29
dffeas \regBank|inst40|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst40|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst40|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst40|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~359 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~359_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst40|B3 [6]))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst48|B3 [6])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\regBank|inst48|B3 [6]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst40|B3 [6]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~359_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~359 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[6]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N31
dffeas \regBank|inst52|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst52|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst52|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst52|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~360 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~360_combout  = (\alu_b|kmux_b|A_bus[6]~359_combout  & (((\regBank|inst52|B3 [6]) # (\stage456_b|STAGE3_PIPELINE|busA [2])))) # (!\alu_b|kmux_b|A_bus[6]~359_combout  & (\regBank|inst44|B3 [6] & ((!\stage456_b|STAGE3_PIPELINE|busA 
// [2]))))

	.dataa(\regBank|inst44|B3 [6]),
	.datab(\alu_b|kmux_b|A_bus[6]~359_combout ),
	.datac(\regBank|inst52|B3 [6]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~360_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~360 .lut_mask = 16'hCCE2;
defparam \alu_b|kmux_b|A_bus[6]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
cycloneive_lcell_comb \regBank|inst46|B3[6]~feeder (
// Equation(s):
// \regBank|inst46|B3[6]~feeder_combout  = \regBank|inst66|data_bus[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[6]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst46|B3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst46|B3[6]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst46|B3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N9
dffeas \regBank|inst46|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst46|B3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst46|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst46|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst46|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N4
cycloneive_lcell_comb \regBank|inst42|B3[6]~feeder (
// Equation(s):
// \regBank|inst42|B3[6]~feeder_combout  = \regBank|inst66|data_bus[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[6]~7_combout ),
	.cin(gnd),
	.combout(\regBank|inst42|B3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst42|B3[6]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst42|B3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N5
dffeas \regBank|inst42|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst42|B3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst42|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst42|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst42|B3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N15
dffeas \regBank|inst50|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst50|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst50|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst50|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~357 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~357_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst42|B3 [6] & ((\stage456_b|STAGE3_PIPELINE|busA [2])))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((\regBank|inst50|B3 [6]) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [2]))))

	.dataa(\regBank|inst42|B3 [6]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst50|B3 [6]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~357_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~357 .lut_mask = 16'hB833;
defparam \alu_b|kmux_b|A_bus[6]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N25
dffeas \regBank|inst54|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst54|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst54|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst54|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~358 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~358_combout  = (\alu_b|kmux_b|A_bus[6]~357_combout  & (((\regBank|inst54|B3 [6]) # (\stage456_b|STAGE3_PIPELINE|busA [2])))) # (!\alu_b|kmux_b|A_bus[6]~357_combout  & (\regBank|inst46|B3 [6] & ((!\stage456_b|STAGE3_PIPELINE|busA 
// [2]))))

	.dataa(\regBank|inst46|B3 [6]),
	.datab(\alu_b|kmux_b|A_bus[6]~357_combout ),
	.datac(\regBank|inst54|B3 [6]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~358_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~358 .lut_mask = 16'hCCE2;
defparam \alu_b|kmux_b|A_bus[6]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~361 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~361_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & (\alu_b|kmux_b|A_bus[6]~360_combout )) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[6]~358_combout ))))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [0] & (!\stage456_b|STAGE3_PIPELINE|busA [1]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\alu_b|kmux_b|A_bus[6]~360_combout ),
	.datad(\alu_b|kmux_b|A_bus[6]~358_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~361_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~361 .lut_mask = 16'hB391;
defparam \alu_b|kmux_b|A_bus[6]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N12
cycloneive_lcell_comb \regBank|inst45|B3[6]~feeder (
// Equation(s):
// \regBank|inst45|B3[6]~feeder_combout  = \regBank|inst66|data_bus[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[6]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst45|B3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst45|B3[6]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst45|B3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N13
dffeas \regBank|inst45|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst45|B3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst45|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst45|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst45|B3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N31
dffeas \regBank|inst41|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst41|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst41|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst41|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~355 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~355_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst41|B3 [6]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst45|B3 [6])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst45|B3 [6]),
	.datac(\regBank|inst41|B3 [6]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~355_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~355 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[6]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneive_lcell_comb \regBank|inst49|B3[6]~feeder (
// Equation(s):
// \regBank|inst49|B3[6]~feeder_combout  = \regBank|inst66|data_bus[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[6]~7_combout ),
	.cin(gnd),
	.combout(\regBank|inst49|B3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst49|B3[6]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst49|B3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N19
dffeas \regBank|inst49|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst49|B3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst49|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst49|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst49|B3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N21
dffeas \regBank|inst53|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst53|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst53|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst53|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N20
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~356 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~356_combout  = (\alu_b|kmux_b|A_bus[6]~355_combout  & (((\regBank|inst53|B3 [6]) # (\stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\alu_b|kmux_b|A_bus[6]~355_combout  & (\regBank|inst49|B3 [6] & ((!\stage456_b|STAGE3_PIPELINE|busA 
// [3]))))

	.dataa(\alu_b|kmux_b|A_bus[6]~355_combout ),
	.datab(\regBank|inst49|B3 [6]),
	.datac(\regBank|inst53|B3 [6]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~356_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~356 .lut_mask = 16'hAAE4;
defparam \alu_b|kmux_b|A_bus[6]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneive_lcell_comb \regBank|inst47|B3[6]~feeder (
// Equation(s):
// \regBank|inst47|B3[6]~feeder_combout  = \regBank|inst66|data_bus[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[6]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst47|B3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst47|B3[6]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst47|B3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N27
dffeas \regBank|inst47|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst47|B3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst47|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst47|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst47|B3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N15
dffeas \regBank|inst43|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst43|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst43|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst43|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~362 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~362_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\regBank|inst43|B3 [6] & \stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst47|B3 [6]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst47|B3 [6]),
	.datac(\regBank|inst43|B3 [6]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~362_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~362 .lut_mask = 16'hE455;
defparam \alu_b|kmux_b|A_bus[6]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneive_lcell_comb \regBank|inst51|B3[6]~feeder (
// Equation(s):
// \regBank|inst51|B3[6]~feeder_combout  = \regBank|inst66|data_bus[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[6]~7_combout ),
	.cin(gnd),
	.combout(\regBank|inst51|B3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst51|B3[6]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst51|B3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N21
dffeas \regBank|inst51|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst51|B3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst51|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst51|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst51|B3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N25
dffeas \regBank|inst55|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst55|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst55|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst55|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~363 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~363_combout  = (\alu_b|kmux_b|A_bus[6]~362_combout  & (((\regBank|inst55|B3 [6]) # (\stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\alu_b|kmux_b|A_bus[6]~362_combout  & (\regBank|inst51|B3 [6] & ((!\stage456_b|STAGE3_PIPELINE|busA 
// [3]))))

	.dataa(\alu_b|kmux_b|A_bus[6]~362_combout ),
	.datab(\regBank|inst51|B3 [6]),
	.datac(\regBank|inst55|B3 [6]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~363_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~363 .lut_mask = 16'hAAE4;
defparam \alu_b|kmux_b|A_bus[6]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~364 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~364_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (\alu_b|kmux_b|A_bus[6]~361_combout )) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[6]~361_combout  & ((\alu_b|kmux_b|A_bus[6]~363_combout ))) # 
// (!\alu_b|kmux_b|A_bus[6]~361_combout  & (\alu_b|kmux_b|A_bus[6]~356_combout ))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\alu_b|kmux_b|A_bus[6]~361_combout ),
	.datac(\alu_b|kmux_b|A_bus[6]~356_combout ),
	.datad(\alu_b|kmux_b|A_bus[6]~363_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~364_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~364 .lut_mask = 16'hDC98;
defparam \alu_b|kmux_b|A_bus[6]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N0
cycloneive_lcell_comb \regBank|inst37|B3[6]~feeder (
// Equation(s):
// \regBank|inst37|B3[6]~feeder_combout  = \regBank|inst66|data_bus[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[6]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst37|B3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst37|B3[6]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst37|B3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N1
dffeas \regBank|inst37|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst37|B3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst37|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst37|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst37|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N24
cycloneive_lcell_comb \regBank|inst38|B3[6]~feeder (
// Equation(s):
// \regBank|inst38|B3[6]~feeder_combout  = \regBank|inst66|data_bus[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[6]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst38|B3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst38|B3[6]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst38|B3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N25
dffeas \regBank|inst38|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst38|B3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst38|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst38|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst38|B3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N23
dffeas \regBank|inst36|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst36|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst36|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst36|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~345 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~345_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst36|B3 [6]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst38|B3 [6])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0] & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst38|B3 [6]),
	.datac(\regBank|inst36|B3 [6]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~345_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~345 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[6]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N15
dffeas \regBank|inst39|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst39|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst39|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst39|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~346 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~346_combout  = (\alu_b|kmux_b|A_bus[6]~345_combout  & (((\regBank|inst39|B3 [6]) # (\stage456_b|STAGE3_PIPELINE|busA [0])))) # (!\alu_b|kmux_b|A_bus[6]~345_combout  & (\regBank|inst37|B3 [6] & ((!\stage456_b|STAGE3_PIPELINE|busA 
// [0]))))

	.dataa(\regBank|inst37|B3 [6]),
	.datab(\alu_b|kmux_b|A_bus[6]~345_combout ),
	.datac(\regBank|inst39|B3 [6]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~346_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~346 .lut_mask = 16'hCCE2;
defparam \alu_b|kmux_b|A_bus[6]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N10
cycloneive_lcell_comb \regBank|inst7|B3[6]~feeder (
// Equation(s):
// \regBank|inst7|B3[6]~feeder_combout  = \regBank|inst66|data_bus[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[6]~7_combout ),
	.cin(gnd),
	.combout(\regBank|inst7|B3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst7|B3[6]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst7|B3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N11
dffeas \regBank|inst7|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst7|B3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst7|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst7|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst7|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N24
cycloneive_lcell_comb \regBank|inst5|B3[6]~feeder (
// Equation(s):
// \regBank|inst5|B3[6]~feeder_combout  = \regBank|inst66|data_bus[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[6]~7_combout ),
	.cin(gnd),
	.combout(\regBank|inst5|B3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst5|B3[6]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst5|B3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N25
dffeas \regBank|inst5|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst5|B3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst5|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst5|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst5|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N22
cycloneive_lcell_comb \regBank|inst6|B3[6]~feeder (
// Equation(s):
// \regBank|inst6|B3[6]~feeder_combout  = \regBank|inst66|data_bus[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[6]~7_combout ),
	.cin(gnd),
	.combout(\regBank|inst6|B3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst6|B3[6]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst6|B3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N23
dffeas \regBank|inst6|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst6|B3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst6|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst6|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst6|B3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N27
dffeas \regBank|inst4|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst4|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst4|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst4|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~352 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~352_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\regBank|inst4|B3 [6] & \stage456_b|STAGE3_PIPELINE|busA [0])))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst6|B3 [6]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [0]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst6|B3 [6]),
	.datac(\regBank|inst4|B3 [6]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~352_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~352 .lut_mask = 16'hE455;
defparam \alu_b|kmux_b|A_bus[6]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~353 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~353_combout  = (\alu_b|kmux_b|A_bus[6]~352_combout  & ((\regBank|inst7|B3 [6]) # ((\stage456_b|STAGE3_PIPELINE|busA [0])))) # (!\alu_b|kmux_b|A_bus[6]~352_combout  & (((\regBank|inst5|B3 [6] & !\stage456_b|STAGE3_PIPELINE|busA 
// [0]))))

	.dataa(\regBank|inst7|B3 [6]),
	.datab(\regBank|inst5|B3 [6]),
	.datac(\alu_b|kmux_b|A_bus[6]~352_combout ),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~353_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~353 .lut_mask = 16'hF0AC;
defparam \alu_b|kmux_b|A_bus[6]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N6
cycloneive_lcell_comb \regBank|inst2|B3[6]~feeder (
// Equation(s):
// \regBank|inst2|B3[6]~feeder_combout  = \regBank|inst66|data_bus[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[6]~7_combout ),
	.cin(gnd),
	.combout(\regBank|inst2|B3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst2|B3[6]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst2|B3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N7
dffeas \regBank|inst2|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst2|B3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst2|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst2|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst2|B3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N1
dffeas \regBank|inst3|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst3|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst3|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst3|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N22
cycloneive_lcell_comb \regBank|inst|B3[6]~feeder (
// Equation(s):
// \regBank|inst|B3[6]~feeder_combout  = \regBank|inst66|data_bus[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[6]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst|B3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst|B3[6]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst|B3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N23
dffeas \regBank|inst|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst|B3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst|B3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N29
dffeas \regBank|inst1|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst1|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst1|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst1|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~347 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~347_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst|B3 [6])) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst1|B3 [6]))))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] 
// & (((!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\regBank|inst|B3 [6]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\regBank|inst1|B3 [6]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~347_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~347 .lut_mask = 16'h88F3;
defparam \alu_b|kmux_b|A_bus[6]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~348 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~348_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[6]~347_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[6]~347_combout  & ((\regBank|inst3|B3 [6]))) # 
// (!\alu_b|kmux_b|A_bus[6]~347_combout  & (\regBank|inst2|B3 [6]))))

	.dataa(\regBank|inst2|B3 [6]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\regBank|inst3|B3 [6]),
	.datad(\alu_b|kmux_b|A_bus[6]~347_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~348_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~348 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[6]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N26
cycloneive_lcell_comb \regBank|inst34|B3[6]~feeder (
// Equation(s):
// \regBank|inst34|B3[6]~feeder_combout  = \regBank|inst66|data_bus[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[6]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst34|B3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst34|B3[6]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst34|B3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N27
dffeas \regBank|inst34|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst34|B3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst34|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst34|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst34|B3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N15
dffeas \regBank|inst35|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst35|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst35|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst35|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N0
cycloneive_lcell_comb \regBank|inst33|B3[6]~feeder (
// Equation(s):
// \regBank|inst33|B3[6]~feeder_combout  = \regBank|inst66|data_bus[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[6]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst33|B3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst33|B3[6]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst33|B3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N1
dffeas \regBank|inst33|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst33|B3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst33|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst33|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst33|B3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N9
dffeas \regBank|inst32|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst32|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst32|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst32|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N8
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~349 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~349_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\regBank|inst32|B3 [6] & \stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst33|B3 [6]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst33|B3 [6]),
	.datac(\regBank|inst32|B3 [6]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~349_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~349 .lut_mask = 16'hE455;
defparam \alu_b|kmux_b|A_bus[6]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~350 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~350_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[6]~349_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[6]~349_combout  & ((\regBank|inst35|B3 [6]))) # 
// (!\alu_b|kmux_b|A_bus[6]~349_combout  & (\regBank|inst34|B3 [6]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst34|B3 [6]),
	.datac(\regBank|inst35|B3 [6]),
	.datad(\alu_b|kmux_b|A_bus[6]~349_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~350_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~350 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[6]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~351 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~351_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[6]~350_combout  & \stage456_b|STAGE3_PIPELINE|busA [2])))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[6]~348_combout ) # 
// ((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\alu_b|kmux_b|A_bus[6]~348_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\alu_b|kmux_b|A_bus[6]~350_combout ),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~351_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~351 .lut_mask = 16'hE233;
defparam \alu_b|kmux_b|A_bus[6]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N20
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~354 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~354_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[6]~351_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[6]~351_combout  & ((\alu_b|kmux_b|A_bus[6]~353_combout ))) # 
// (!\alu_b|kmux_b|A_bus[6]~351_combout  & (\alu_b|kmux_b|A_bus[6]~346_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[6]~346_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\alu_b|kmux_b|A_bus[6]~353_combout ),
	.datad(\alu_b|kmux_b|A_bus[6]~351_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~354_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~354 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[6]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~365 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~365_combout  = (\alu_b|FF_A|out[5]~4_combout  & (\alu_b|FF_A|out[5]~1_combout )) # (!\alu_b|FF_A|out[5]~4_combout  & ((\alu_b|FF_A|out[5]~1_combout  & ((\alu_b|kmux_b|A_bus[6]~354_combout ))) # (!\alu_b|FF_A|out[5]~1_combout  & 
// (\alu_b|kmux_b|A_bus[6]~364_combout ))))

	.dataa(\alu_b|FF_A|out[5]~4_combout ),
	.datab(\alu_b|FF_A|out[5]~1_combout ),
	.datac(\alu_b|kmux_b|A_bus[6]~364_combout ),
	.datad(\alu_b|kmux_b|A_bus[6]~354_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~365_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~365 .lut_mask = 16'hDC98;
defparam \alu_b|kmux_b|A_bus[6]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N20
cycloneive_lcell_comb \regBank|inst18|B3[6]~feeder (
// Equation(s):
// \regBank|inst18|B3[6]~feeder_combout  = \regBank|inst66|data_bus[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[6]~7_combout ),
	.cin(gnd),
	.combout(\regBank|inst18|B3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst18|B3[6]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst18|B3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N21
dffeas \regBank|inst18|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst18|B3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst18|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst18|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst18|B3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N1
dffeas \regBank|inst17|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst17|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst17|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst17|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N2
cycloneive_lcell_comb \regBank|inst16|B3[6]~feeder (
// Equation(s):
// \regBank|inst16|B3[6]~feeder_combout  = \regBank|inst66|data_bus[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[6]~7_combout ),
	.cin(gnd),
	.combout(\regBank|inst16|B3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst16|B3[6]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst16|B3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N3
dffeas \regBank|inst16|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst16|B3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst16|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst16|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst16|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~339 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~339_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst16|B3 [6]))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst17|B3 [6])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [1] & (!\stage456_b|STAGE3_PIPELINE|busA [0]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst17|B3 [6]),
	.datad(\regBank|inst16|B3 [6]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~339_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~339 .lut_mask = 16'hB931;
defparam \alu_b|kmux_b|A_bus[6]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N7
dffeas \regBank|inst19|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst19|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst19|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst19|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~340 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~340_combout  = (\alu_b|kmux_b|A_bus[6]~339_combout  & (((\regBank|inst19|B3 [6]) # (\stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\alu_b|kmux_b|A_bus[6]~339_combout  & (\regBank|inst18|B3 [6] & ((!\stage456_b|STAGE3_PIPELINE|busA 
// [1]))))

	.dataa(\regBank|inst18|B3 [6]),
	.datab(\alu_b|kmux_b|A_bus[6]~339_combout ),
	.datac(\regBank|inst19|B3 [6]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~340_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~340 .lut_mask = 16'hCCE2;
defparam \alu_b|kmux_b|A_bus[6]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N28
cycloneive_lcell_comb \regBank|inst9|B3[6]~feeder (
// Equation(s):
// \regBank|inst9|B3[6]~feeder_combout  = \regBank|inst66|data_bus[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[6]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst9|B3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst9|B3[6]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst9|B3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N29
dffeas \regBank|inst9|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst9|B3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst9|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst9|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst9|B3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y18_N5
dffeas \regBank|inst11|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst11|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst11|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst11|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N4
cycloneive_lcell_comb \regBank|inst10|B3[6]~feeder (
// Equation(s):
// \regBank|inst10|B3[6]~feeder_combout  = \regBank|inst66|data_bus[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[6]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst10|B3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst10|B3[6]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst10|B3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N5
dffeas \regBank|inst10|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst10|B3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst10|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst10|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst10|B3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N23
dffeas \regBank|inst8|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst8|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst8|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst8|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~341 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~341_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst8|B3 [6]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst10|B3 [6])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0] & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\regBank|inst10|B3 [6]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst8|B3 [6]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~341_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~341 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[6]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~342 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~342_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[6]~341_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[6]~341_combout  & ((\regBank|inst11|B3 [6]))) # 
// (!\alu_b|kmux_b|A_bus[6]~341_combout  & (\regBank|inst9|B3 [6]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst9|B3 [6]),
	.datac(\regBank|inst11|B3 [6]),
	.datad(\alu_b|kmux_b|A_bus[6]~341_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~342_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~342 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[6]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N1
dffeas \regBank|inst60|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst60|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst60|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst60|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~343 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~343_combout  = (\alu_b|FF_A|out[5]~2_combout  & (((\alu_b|FF_A|out[5]~3_combout )))) # (!\alu_b|FF_A|out[5]~2_combout  & ((\alu_b|FF_A|out[5]~3_combout  & ((\regBank|inst60|B3 [6]))) # (!\alu_b|FF_A|out[5]~3_combout  & 
// (\alu_b|kmux_b|A_bus[6]~342_combout ))))

	.dataa(\alu_b|FF_A|out[5]~2_combout ),
	.datab(\alu_b|kmux_b|A_bus[6]~342_combout ),
	.datac(\regBank|inst60|B3 [6]),
	.datad(\alu_b|FF_A|out[5]~3_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~343_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~343 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[6]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~344 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~344_combout  = (\alu_b|FF_A|out[5]~2_combout  & ((\alu_b|kmux_b|A_bus[6]~343_combout  & ((\regBank|inst61|B3 [6]))) # (!\alu_b|kmux_b|A_bus[6]~343_combout  & (\alu_b|kmux_b|A_bus[6]~340_combout )))) # (!\alu_b|FF_A|out[5]~2_combout  
// & (((\alu_b|kmux_b|A_bus[6]~343_combout ))))

	.dataa(\alu_b|FF_A|out[5]~2_combout ),
	.datab(\alu_b|kmux_b|A_bus[6]~340_combout ),
	.datac(\regBank|inst61|B3 [6]),
	.datad(\alu_b|kmux_b|A_bus[6]~343_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~344_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~344 .lut_mask = 16'hF588;
defparam \alu_b|kmux_b|A_bus[6]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~368 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~368_combout  = (\alu_b|FF_A|out[5]~4_combout  & ((\alu_b|kmux_b|A_bus[6]~365_combout  & (\alu_b|kmux_b|A_bus[6]~367_combout )) # (!\alu_b|kmux_b|A_bus[6]~365_combout  & ((\alu_b|kmux_b|A_bus[6]~344_combout ))))) # 
// (!\alu_b|FF_A|out[5]~4_combout  & (((\alu_b|kmux_b|A_bus[6]~365_combout ))))

	.dataa(\alu_b|FF_A|out[5]~4_combout ),
	.datab(\alu_b|kmux_b|A_bus[6]~367_combout ),
	.datac(\alu_b|kmux_b|A_bus[6]~365_combout ),
	.datad(\alu_b|kmux_b|A_bus[6]~344_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~368_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~368 .lut_mask = 16'hDAD0;
defparam \alu_b|kmux_b|A_bus[6]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~379 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~379_combout  = (\alu_b|kmux_b|A_bus[15]~1_combout  & ((\alu_b|kmux_b|A_bus[6]~378_combout ) # ((\alu_b|kmux_b|A_bus[15]~2_combout  & \alu_b|kmux_b|A_bus[6]~368_combout )))) # (!\alu_b|kmux_b|A_bus[15]~1_combout  & 
// (\alu_b|kmux_b|A_bus[15]~2_combout  & ((\alu_b|kmux_b|A_bus[6]~368_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[15]~1_combout ),
	.datab(\alu_b|kmux_b|A_bus[15]~2_combout ),
	.datac(\alu_b|kmux_b|A_bus[6]~378_combout ),
	.datad(\alu_b|kmux_b|A_bus[6]~368_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~379_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~379 .lut_mask = 16'hECA0;
defparam \alu_b|kmux_b|A_bus[6]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[6]~380 (
// Equation(s):
// \alu_b|kmux_b|A_bus[6]~380_combout  = (\alu_b|kmux_b|A_bus[6]~379_combout ) # ((\stage456_b|inst|K_out [6] & \stage456_b|STAGE3_PIPELINE|KMx~q ))

	.dataa(\stage456_b|inst|K_out [6]),
	.datab(\stage456_b|STAGE3_PIPELINE|KMx~q ),
	.datac(gnd),
	.datad(\alu_b|kmux_b|A_bus[6]~379_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[6]~380_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[6]~380 .lut_mask = 16'hFF88;
defparam \alu_b|kmux_b|A_bus[6]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N7
dffeas \alu_b|FF_A|out[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\alu_b|kmux_b|A_bus[6]~380_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_A|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_A|out[6] .is_wysiwyg = "true";
defparam \alu_b|FF_A|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N4
cycloneive_lcell_comb \alu_b|alu|Mux9~3 (
// Equation(s):
// \alu_b|alu|Mux9~3_combout  = (\alu_b|FF_B|out [6] & ((\alu_b|FF_A|out [6] & ((!\alu_b|alu|Mux4~2_combout ))) # (!\alu_b|FF_A|out [6] & (\stage456_b|STAGE4_PIPELINE|ALUC [0])))) # (!\alu_b|FF_B|out [6] & (\alu_b|alu|Mux4~2_combout  $ (((\alu_b|FF_A|out [6] 
// & !\stage456_b|STAGE4_PIPELINE|ALUC [0])))))

	.dataa(\alu_b|FF_B|out [6]),
	.datab(\alu_b|FF_A|out [6]),
	.datac(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datad(\alu_b|alu|Mux4~2_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux9~3 .lut_mask = 16'h71AC;
defparam \alu_b|alu|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N30
cycloneive_lcell_comb \regBank|inst67|Mux26~0 (
// Equation(s):
// \regBank|inst67|Mux26~0_combout  = (\regBank|inst61|B3 [5] & \stage456_b|STAGE3_PIPELINE|busB [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst61|B3 [5]),
	.datad(\stage456_b|STAGE3_PIPELINE|busB [1]),
	.cin(gnd),
	.combout(\regBank|inst67|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst67|Mux26~0 .lut_mask = 16'hF000;
defparam \regBank|inst67|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N31
dffeas \alu_b|FF_B|out[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst67|Mux26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_B|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_B|out[5] .is_wysiwyg = "true";
defparam \alu_b|FF_B|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneive_lcell_comb \alu_b|alu|Add0~10 (
// Equation(s):
// \alu_b|alu|Add0~10_combout  = (\alu_b|FF_A|out [5] & ((\alu_b|FF_B|out [5] & (\alu_b|alu|Add0~9  & VCC)) # (!\alu_b|FF_B|out [5] & (!\alu_b|alu|Add0~9 )))) # (!\alu_b|FF_A|out [5] & ((\alu_b|FF_B|out [5] & (!\alu_b|alu|Add0~9 )) # (!\alu_b|FF_B|out [5] & 
// ((\alu_b|alu|Add0~9 ) # (GND)))))
// \alu_b|alu|Add0~11  = CARRY((\alu_b|FF_A|out [5] & (!\alu_b|FF_B|out [5] & !\alu_b|alu|Add0~9 )) # (!\alu_b|FF_A|out [5] & ((!\alu_b|alu|Add0~9 ) # (!\alu_b|FF_B|out [5]))))

	.dataa(\alu_b|FF_A|out [5]),
	.datab(\alu_b|FF_B|out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add0~9 ),
	.combout(\alu_b|alu|Add0~10_combout ),
	.cout(\alu_b|alu|Add0~11 ));
// synopsys translate_off
defparam \alu_b|alu|Add0~10 .lut_mask = 16'h9617;
defparam \alu_b|alu|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cycloneive_lcell_comb \alu_b|alu|Add0~12 (
// Equation(s):
// \alu_b|alu|Add0~12_combout  = ((\alu_b|FF_A|out [6] $ (\alu_b|FF_B|out [6] $ (!\alu_b|alu|Add0~11 )))) # (GND)
// \alu_b|alu|Add0~13  = CARRY((\alu_b|FF_A|out [6] & ((\alu_b|FF_B|out [6]) # (!\alu_b|alu|Add0~11 ))) # (!\alu_b|FF_A|out [6] & (\alu_b|FF_B|out [6] & !\alu_b|alu|Add0~11 )))

	.dataa(\alu_b|FF_A|out [6]),
	.datab(\alu_b|FF_B|out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add0~11 ),
	.combout(\alu_b|alu|Add0~12_combout ),
	.cout(\alu_b|alu|Add0~13 ));
// synopsys translate_off
defparam \alu_b|alu|Add0~12 .lut_mask = 16'h698E;
defparam \alu_b|alu|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N22
cycloneive_lcell_comb \alu_b|alu|Mux9~4 (
// Equation(s):
// \alu_b|alu|Mux9~4_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [1] & (!\alu_b|alu|Mux9~3_combout )) # (!\stage456_b|STAGE4_PIPELINE|ALUC [1] & (((\stage456_b|STAGE4_PIPELINE|ALUC [0]) # (\alu_b|alu|Add0~12_combout ))))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.datab(\alu_b|alu|Mux9~3_combout ),
	.datac(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datad(\alu_b|alu|Add0~12_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux9~4 .lut_mask = 16'h7772;
defparam \alu_b|alu|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N10
cycloneive_lcell_comb \alu_b|alu|Add2~10 (
// Equation(s):
// \alu_b|alu|Add2~10_combout  = (\alu_b|FF_A|out [5] & (!\alu_b|alu|Add2~9 )) # (!\alu_b|FF_A|out [5] & ((\alu_b|alu|Add2~9 ) # (GND)))
// \alu_b|alu|Add2~11  = CARRY((!\alu_b|alu|Add2~9 ) # (!\alu_b|FF_A|out [5]))

	.dataa(gnd),
	.datab(\alu_b|FF_A|out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add2~9 ),
	.combout(\alu_b|alu|Add2~10_combout ),
	.cout(\alu_b|alu|Add2~11 ));
// synopsys translate_off
defparam \alu_b|alu|Add2~10 .lut_mask = 16'h3C3F;
defparam \alu_b|alu|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N12
cycloneive_lcell_comb \alu_b|alu|Add2~12 (
// Equation(s):
// \alu_b|alu|Add2~12_combout  = (\alu_b|FF_A|out [6] & (\alu_b|alu|Add2~11  $ (GND))) # (!\alu_b|FF_A|out [6] & (!\alu_b|alu|Add2~11  & VCC))
// \alu_b|alu|Add2~13  = CARRY((\alu_b|FF_A|out [6] & !\alu_b|alu|Add2~11 ))

	.dataa(\alu_b|FF_A|out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add2~11 ),
	.combout(\alu_b|alu|Add2~12_combout ),
	.cout(\alu_b|alu|Add2~13 ));
// synopsys translate_off
defparam \alu_b|alu|Add2~12 .lut_mask = 16'hA50A;
defparam \alu_b|alu|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N8
cycloneive_lcell_comb \alu_b|alu|Mux9~5 (
// Equation(s):
// \alu_b|alu|Mux9~5_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [3] & ((\alu_b|alu|Mux4~2_combout ) # ((\alu_b|alu|Add2~12_combout )))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [3] & (((\alu_b|alu|Mux9~4_combout )) # (!\alu_b|alu|Mux4~2_combout )))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.datab(\alu_b|alu|Mux4~2_combout ),
	.datac(\alu_b|alu|Mux9~4_combout ),
	.datad(\alu_b|alu|Add2~12_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux9~5 .lut_mask = 16'hFBD9;
defparam \alu_b|alu|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N10
cycloneive_lcell_comb \alu_b|alu|Add3~10 (
// Equation(s):
// \alu_b|alu|Add3~10_combout  = (\alu_b|FF_A|out [5] & (\alu_b|alu|Add3~9  & VCC)) # (!\alu_b|FF_A|out [5] & (!\alu_b|alu|Add3~9 ))
// \alu_b|alu|Add3~11  = CARRY((!\alu_b|FF_A|out [5] & !\alu_b|alu|Add3~9 ))

	.dataa(gnd),
	.datab(\alu_b|FF_A|out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add3~9 ),
	.combout(\alu_b|alu|Add3~10_combout ),
	.cout(\alu_b|alu|Add3~11 ));
// synopsys translate_off
defparam \alu_b|alu|Add3~10 .lut_mask = 16'hC303;
defparam \alu_b|alu|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N12
cycloneive_lcell_comb \alu_b|alu|Add3~12 (
// Equation(s):
// \alu_b|alu|Add3~12_combout  = (\alu_b|FF_A|out [6] & ((GND) # (!\alu_b|alu|Add3~11 ))) # (!\alu_b|FF_A|out [6] & (\alu_b|alu|Add3~11  $ (GND)))
// \alu_b|alu|Add3~13  = CARRY((\alu_b|FF_A|out [6]) # (!\alu_b|alu|Add3~11 ))

	.dataa(\alu_b|FF_A|out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add3~11 ),
	.combout(\alu_b|alu|Add3~12_combout ),
	.cout(\alu_b|alu|Add3~13 ));
// synopsys translate_off
defparam \alu_b|alu|Add3~12 .lut_mask = 16'h5AAF;
defparam \alu_b|alu|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N8
cycloneive_lcell_comb \alu_b|alu|Mux9~0 (
// Equation(s):
// \alu_b|alu|Mux9~0_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [0] & (\stage456_b|STAGE4_PIPELINE|ALUC [2] & (!\alu_b|alu|Mux4~2_combout ))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & (\alu_b|alu|Mux4~2_combout  & ((\alu_b|alu|Add3~12_combout ) # 
// (!\stage456_b|STAGE4_PIPELINE|ALUC [2]))))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [2]),
	.datac(\alu_b|alu|Mux4~2_combout ),
	.datad(\alu_b|alu|Add3~12_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux9~0 .lut_mask = 16'h5818;
defparam \alu_b|alu|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N12
cycloneive_lcell_comb \alu_b|alu|Mux9~1 (
// Equation(s):
// \alu_b|alu|Mux9~1_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [0] & ((\alu_b|FF_B|out [6]) # ((\alu_b|alu|Mux4~2_combout )))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & (((\alu_b|FF_A|out [6] & !\alu_b|alu|Mux4~2_combout ))))

	.dataa(\alu_b|FF_B|out [6]),
	.datab(\alu_b|FF_A|out [6]),
	.datac(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datad(\alu_b|alu|Mux4~2_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux9~1 .lut_mask = 16'hF0AC;
defparam \alu_b|alu|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N10
cycloneive_lcell_comb \alu_b|alu|Add1~10 (
// Equation(s):
// \alu_b|alu|Add1~10_combout  = (\alu_b|alu|Add0~10_combout  & (!\alu_b|alu|Add1~9 )) # (!\alu_b|alu|Add0~10_combout  & ((\alu_b|alu|Add1~9 ) # (GND)))
// \alu_b|alu|Add1~11  = CARRY((!\alu_b|alu|Add1~9 ) # (!\alu_b|alu|Add0~10_combout ))

	.dataa(gnd),
	.datab(\alu_b|alu|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add1~9 ),
	.combout(\alu_b|alu|Add1~10_combout ),
	.cout(\alu_b|alu|Add1~11 ));
// synopsys translate_off
defparam \alu_b|alu|Add1~10 .lut_mask = 16'h3C3F;
defparam \alu_b|alu|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N12
cycloneive_lcell_comb \alu_b|alu|Add1~12 (
// Equation(s):
// \alu_b|alu|Add1~12_combout  = (\alu_b|alu|Add0~12_combout  & (\alu_b|alu|Add1~11  $ (GND))) # (!\alu_b|alu|Add0~12_combout  & (!\alu_b|alu|Add1~11  & VCC))
// \alu_b|alu|Add1~13  = CARRY((\alu_b|alu|Add0~12_combout  & !\alu_b|alu|Add1~11 ))

	.dataa(gnd),
	.datab(\alu_b|alu|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add1~11 ),
	.combout(\alu_b|alu|Add1~12_combout ),
	.cout(\alu_b|alu|Add1~13 ));
// synopsys translate_off
defparam \alu_b|alu|Add1~12 .lut_mask = 16'hC30C;
defparam \alu_b|alu|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N6
cycloneive_lcell_comb \alu_b|alu|Mux9~2 (
// Equation(s):
// \alu_b|alu|Mux9~2_combout  = (\alu_b|alu|Mux4~2_combout  & (((\stage456_b|STAGE4_PIPELINE|ALUC [1]) # (\alu_b|alu|Add1~12_combout )) # (!\alu_b|alu|Mux9~1_combout ))) # (!\alu_b|alu|Mux4~2_combout  & (\alu_b|alu|Mux9~1_combout  $ 
// ((\stage456_b|STAGE4_PIPELINE|ALUC [1]))))

	.dataa(\alu_b|alu|Mux9~1_combout ),
	.datab(\alu_b|alu|Mux4~2_combout ),
	.datac(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.datad(\alu_b|alu|Add1~12_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux9~2 .lut_mask = 16'hDED6;
defparam \alu_b|alu|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N26
cycloneive_lcell_comb \alu_b|alu|Mux9~6 (
// Equation(s):
// \alu_b|alu|Mux9~6_combout  = (\alu_b|alu|Mux9~5_combout  & ((\stage456_b|STAGE4_PIPELINE|ALUC [3] & (\alu_b|alu|Mux9~0_combout )) # (!\stage456_b|STAGE4_PIPELINE|ALUC [3] & ((\alu_b|alu|Mux9~2_combout )))))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.datab(\alu_b|alu|Mux9~5_combout ),
	.datac(\alu_b|alu|Mux9~0_combout ),
	.datad(\alu_b|alu|Mux9~2_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux9~6 .lut_mask = 16'hC480;
defparam \alu_b|alu|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N10
cycloneive_lcell_comb \alu_b|FF_C|out[6]~5 (
// Equation(s):
// \alu_b|FF_C|out[6]~5_combout  = (\stage456_b|STAGE4_PIPELINE|SH [0] & (\alu_b|alu|Mux10~6_combout )) # (!\stage456_b|STAGE4_PIPELINE|SH [0] & ((\alu_b|alu|Mux9~6_combout )))

	.dataa(\alu_b|alu|Mux10~6_combout ),
	.datab(\stage456_b|STAGE4_PIPELINE|SH [0]),
	.datac(gnd),
	.datad(\alu_b|alu|Mux9~6_combout ),
	.cin(gnd),
	.combout(\alu_b|FF_C|out[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|FF_C|out[6]~5 .lut_mask = 16'hBB88;
defparam \alu_b|FF_C|out[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N14
cycloneive_lcell_comb \alu_b|alu|Add3~14 (
// Equation(s):
// \alu_b|alu|Add3~14_combout  = (\alu_b|FF_A|out [7] & (\alu_b|alu|Add3~13  & VCC)) # (!\alu_b|FF_A|out [7] & (!\alu_b|alu|Add3~13 ))
// \alu_b|alu|Add3~15  = CARRY((!\alu_b|FF_A|out [7] & !\alu_b|alu|Add3~13 ))

	.dataa(\alu_b|FF_A|out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add3~13 ),
	.combout(\alu_b|alu|Add3~14_combout ),
	.cout(\alu_b|alu|Add3~15 ));
// synopsys translate_off
defparam \alu_b|alu|Add3~14 .lut_mask = 16'hA505;
defparam \alu_b|alu|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N2
cycloneive_lcell_comb \alu_b|alu|Mux8~5 (
// Equation(s):
// \alu_b|alu|Mux8~5_combout  = (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & ((\alu_b|alu|Add3~14_combout ) # (!\stage456_b|STAGE4_PIPELINE|ALUC [2])))

	.dataa(gnd),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [2]),
	.datac(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datad(\alu_b|alu|Add3~14_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux8~5 .lut_mask = 16'h0F03;
defparam \alu_b|alu|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N9
dffeas \regBank|inst61|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|E61~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst61|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst61|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst61|B3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneive_lcell_comb \regBank|inst67|Mux24~0 (
// Equation(s):
// \regBank|inst67|Mux24~0_combout  = (\stage456_b|STAGE3_PIPELINE|busB [1] & \regBank|inst61|B3 [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\stage456_b|STAGE3_PIPELINE|busB [1]),
	.datad(\regBank|inst61|B3 [7]),
	.cin(gnd),
	.combout(\regBank|inst67|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst67|Mux24~0 .lut_mask = 16'hF000;
defparam \regBank|inst67|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N3
dffeas \alu_b|FF_B|out[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst67|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_B|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_B|out[7] .is_wysiwyg = "true";
defparam \alu_b|FF_B|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N12
cycloneive_lcell_comb \alu_b|alu|Mux8~3 (
// Equation(s):
// \alu_b|alu|Mux8~3_combout  = \stage456_b|STAGE4_PIPELINE|ALUC [1] $ (((\stage456_b|STAGE4_PIPELINE|ALUC [0] & ((\alu_b|FF_B|out [7]))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & (\alu_b|FF_A|out [7]))))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datab(\alu_b|FF_A|out [7]),
	.datac(\alu_b|FF_B|out [7]),
	.datad(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux8~3 .lut_mask = 16'h1BE4;
defparam \alu_b|alu|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N14
cycloneive_lcell_comb \alu_b|alu|Add2~14 (
// Equation(s):
// \alu_b|alu|Add2~14_combout  = (\alu_b|FF_A|out [7] & (!\alu_b|alu|Add2~13 )) # (!\alu_b|FF_A|out [7] & ((\alu_b|alu|Add2~13 ) # (GND)))
// \alu_b|alu|Add2~15  = CARRY((!\alu_b|alu|Add2~13 ) # (!\alu_b|FF_A|out [7]))

	.dataa(\alu_b|FF_A|out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add2~13 ),
	.combout(\alu_b|alu|Add2~14_combout ),
	.cout(\alu_b|alu|Add2~15 ));
// synopsys translate_off
defparam \alu_b|alu|Add2~14 .lut_mask = 16'h5A5F;
defparam \alu_b|alu|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N10
cycloneive_lcell_comb \alu_b|alu|Mux8~2 (
// Equation(s):
// \alu_b|alu|Mux8~2_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [2] & (\stage456_b|STAGE4_PIPELINE|ALUC [0] & \alu_b|alu|Add2~14_combout ))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [2]),
	.datab(gnd),
	.datac(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datad(\alu_b|alu|Add2~14_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux8~2 .lut_mask = 16'hA000;
defparam \alu_b|alu|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N22
cycloneive_lcell_comb \alu_b|alu|Mux8~4 (
// Equation(s):
// \alu_b|alu|Mux8~4_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [3] & (((\alu_b|alu|Mux4~2_combout ) # (\alu_b|alu|Mux8~2_combout )))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [3] & (\alu_b|alu|Mux8~3_combout  & (!\alu_b|alu|Mux4~2_combout )))

	.dataa(\alu_b|alu|Mux8~3_combout ),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.datac(\alu_b|alu|Mux4~2_combout ),
	.datad(\alu_b|alu|Mux8~2_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux8~4 .lut_mask = 16'hCEC2;
defparam \alu_b|alu|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N30
cycloneive_lcell_comb \alu_b|FF_C|out[7]~17 (
// Equation(s):
// \alu_b|FF_C|out[7]~17_combout  = (\alu_b|alu|Mux4~2_combout  & ((\alu_b|alu|Mux8~5_combout ) # (!\alu_b|alu|Mux8~4_combout ))) # (!\alu_b|alu|Mux4~2_combout  & ((\alu_b|alu|Mux8~4_combout )))

	.dataa(\alu_b|alu|Mux4~2_combout ),
	.datab(gnd),
	.datac(\alu_b|alu|Mux8~5_combout ),
	.datad(\alu_b|alu|Mux8~4_combout ),
	.cin(gnd),
	.combout(\alu_b|FF_C|out[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|FF_C|out[7]~17 .lut_mask = 16'hF5AA;
defparam \alu_b|FF_C|out[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N16
cycloneive_lcell_comb \alu_b|FF_C|out[7]~18 (
// Equation(s):
// \alu_b|FF_C|out[7]~18_combout  = (\stage456_b|STAGE4_PIPELINE|SH [0] & ((\alu_b|alu|Mux9~6_combout ))) # (!\stage456_b|STAGE4_PIPELINE|SH [0] & (\alu_b|alu|Mux8~4_combout ))

	.dataa(gnd),
	.datab(\alu_b|alu|Mux8~4_combout ),
	.datac(\stage456_b|STAGE4_PIPELINE|SH [0]),
	.datad(\alu_b|alu|Mux9~6_combout ),
	.cin(gnd),
	.combout(\alu_b|FF_C|out[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|FF_C|out[7]~18 .lut_mask = 16'hFC0C;
defparam \alu_b|FF_C|out[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N6
cycloneive_lcell_comb \alu_b|FF_C|out[7]~6 (
// Equation(s):
// \alu_b|FF_C|out[7]~6_combout  = (\stage456_b|STAGE4_PIPELINE|SH [0] & (((\alu_b|FF_C|out[7]~18_combout )))) # (!\stage456_b|STAGE4_PIPELINE|SH [0] & (\alu_b|FF_C|out[7]~17_combout  & ((\alu_b|alu|Mux8~1_combout ) # (\alu_b|FF_C|out[7]~18_combout ))))

	.dataa(\alu_b|FF_C|out[7]~17_combout ),
	.datab(\alu_b|alu|Mux8~1_combout ),
	.datac(\stage456_b|STAGE4_PIPELINE|SH [0]),
	.datad(\alu_b|FF_C|out[7]~18_combout ),
	.cin(gnd),
	.combout(\alu_b|FF_C|out[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|FF_C|out[7]~6 .lut_mask = 16'hFA08;
defparam \alu_b|FF_C|out[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N24
cycloneive_lcell_comb \alu_b|FF_C|out[7]~feeder (
// Equation(s):
// \alu_b|FF_C|out[7]~feeder_combout  = \alu_b|FF_C|out[7]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu_b|FF_C|out[7]~6_combout ),
	.cin(gnd),
	.combout(\alu_b|FF_C|out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|FF_C|out[7]~feeder .lut_mask = 16'hFF00;
defparam \alu_b|FF_C|out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N2
cycloneive_lcell_comb \alu_b|FF_C|out[8]~7 (
// Equation(s):
// \alu_b|FF_C|out[8]~7_combout  = (\stage456_b|STAGE4_PIPELINE|SH [0] & (\alu_b|alu|Mux8~6_combout )) # (!\stage456_b|STAGE4_PIPELINE|SH [0] & ((\alu_b|alu|Mux7~6_combout )))

	.dataa(\alu_b|alu|Mux8~6_combout ),
	.datab(\stage456_b|STAGE4_PIPELINE|SH [0]),
	.datac(gnd),
	.datad(\alu_b|alu|Mux7~6_combout ),
	.cin(gnd),
	.combout(\alu_b|FF_C|out[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|FF_C|out[8]~7 .lut_mask = 16'hBB88;
defparam \alu_b|FF_C|out[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N28
cycloneive_lcell_comb \alu_b|FF_C|out[9]~8 (
// Equation(s):
// \alu_b|FF_C|out[9]~8_combout  = (\stage456_b|STAGE4_PIPELINE|SH [0] & (\alu_b|alu|Mux7~6_combout )) # (!\stage456_b|STAGE4_PIPELINE|SH [0] & ((\alu_b|alu|Mux6~7_combout )))

	.dataa(\alu_b|alu|Mux7~6_combout ),
	.datab(\stage456_b|STAGE4_PIPELINE|SH [0]),
	.datac(gnd),
	.datad(\alu_b|alu|Mux6~7_combout ),
	.cin(gnd),
	.combout(\alu_b|FF_C|out[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|FF_C|out[9]~8 .lut_mask = 16'hBB88;
defparam \alu_b|FF_C|out[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N10
cycloneive_lcell_comb \regBank|inst61|B3[9]~feeder (
// Equation(s):
// \regBank|inst61|B3[9]~feeder_combout  = \regBank|inst66|data_bus[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[9]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst61|B3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst61|B3[9]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst61|B3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N11
dffeas \regBank|inst61|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst61|B3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|E61~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst61|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst61|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst61|B3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N16
cycloneive_lcell_comb \regBank|inst61|B3[10]~feeder (
// Equation(s):
// \regBank|inst61|B3[10]~feeder_combout  = \regBank|inst66|data_bus[10]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[10]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst61|B3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst61|B3[10]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst61|B3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N17
dffeas \regBank|inst61|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst61|B3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|E61~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst61|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst61|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst61|B3[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y17_N0
cycloneive_ram_block \data_b|inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\stage456_b|inst10~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_in~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\regBank|inst61|B3 [10],\regBank|inst61|B3 [9]}),
	.portaaddr({\data_b|inst1|DAdd_out[11]~11_combout ,\data_b|inst1|DAdd_out[10]~10_combout ,\data_b|inst1|DAdd_out[9]~9_combout ,\data_b|inst1|DAdd_out[8]~8_combout ,\data_b|inst1|DAdd_out[7]~7_combout ,\data_b|inst1|DAdd_out[6]~6_combout ,\data_b|inst1|DAdd_out[5]~5_combout ,
\data_b|inst1|DAdd_out[4]~4_combout ,\data_b|inst1|DAdd_out[3]~3_combout ,\data_b|inst1|DAdd_out[2]~2_combout ,\data_b|inst1|DAdd_out[1]~1_combout ,\data_b|inst1|DAdd_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_b|inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "DATA_BLOCK:data_b|DATA_RAM:inst|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ALTSYNCRAM";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 2;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 2;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N18
cycloneive_lcell_comb \alu_b|FF_C|out[10]~9 (
// Equation(s):
// \alu_b|FF_C|out[10]~9_combout  = (\stage456_b|STAGE4_PIPELINE|SH [0] & ((\alu_b|alu|Mux6~7_combout ))) # (!\stage456_b|STAGE4_PIPELINE|SH [0] & (\alu_b|alu|Mux5~6_combout ))

	.dataa(\alu_b|alu|Mux5~6_combout ),
	.datab(\stage456_b|STAGE4_PIPELINE|SH [0]),
	.datac(gnd),
	.datad(\alu_b|alu|Mux6~7_combout ),
	.cin(gnd),
	.combout(\alu_b|FF_C|out[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|FF_C|out[10]~9 .lut_mask = 16'hEE22;
defparam \alu_b|FF_C|out[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N8
cycloneive_lcell_comb \alu_b|FF_C|out[11]~10 (
// Equation(s):
// \alu_b|FF_C|out[11]~10_combout  = (\stage456_b|STAGE4_PIPELINE|SH [0] & (\alu_b|alu|Mux5~6_combout )) # (!\stage456_b|STAGE4_PIPELINE|SH [0] & ((\alu_b|alu|Mux4~8_combout )))

	.dataa(\alu_b|alu|Mux5~6_combout ),
	.datab(\stage456_b|STAGE4_PIPELINE|SH [0]),
	.datac(gnd),
	.datad(\alu_b|alu|Mux4~8_combout ),
	.cin(gnd),
	.combout(\alu_b|FF_C|out[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|FF_C|out[11]~10 .lut_mask = 16'hBB88;
defparam \alu_b|FF_C|out[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N20
cycloneive_lcell_comb \stage456_b|inst|K_out[12]~feeder (
// Equation(s):
// \stage456_b|inst|K_out[12]~feeder_combout  = \inst_rom_b|altsyncram_component|auto_generated|q_a [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\stage456_b|inst|K_out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|inst|K_out[12]~feeder .lut_mask = 16'hFF00;
defparam \stage456_b|inst|K_out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N21
dffeas \stage456_b|inst|K_out[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|inst|K_out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|inst|K_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|inst|K_out[12] .is_wysiwyg = "true";
defparam \stage456_b|inst|K_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N22
cycloneive_lcell_comb \alu_b|FF_C|out[12]~11 (
// Equation(s):
// \alu_b|FF_C|out[12]~11_combout  = (\stage456_b|STAGE4_PIPELINE|SH [0] & (\alu_b|alu|Mux4~8_combout )) # (!\stage456_b|STAGE4_PIPELINE|SH [0] & ((\alu_b|alu|Mux3~6_combout )))

	.dataa(\alu_b|alu|Mux4~8_combout ),
	.datab(\stage456_b|STAGE4_PIPELINE|SH [0]),
	.datac(gnd),
	.datad(\alu_b|alu|Mux3~6_combout ),
	.cin(gnd),
	.combout(\alu_b|FF_C|out[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|FF_C|out[12]~11 .lut_mask = 16'hBB88;
defparam \alu_b|FF_C|out[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N5
dffeas \stage456_b|inst|K_out[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rom_b|altsyncram_component|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|inst|K_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|inst|K_out[13] .is_wysiwyg = "true";
defparam \stage456_b|inst|K_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N24
cycloneive_lcell_comb \regBank|inst61|B3[13]~feeder (
// Equation(s):
// \regBank|inst61|B3[13]~feeder_combout  = \regBank|inst66|data_bus[13]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[13]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst61|B3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst61|B3[13]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst61|B3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N25
dffeas \regBank|inst61|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst61|B3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|E61~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst61|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst61|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst61|B3[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y19_N0
cycloneive_ram_block \data_b|inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\stage456_b|inst10~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_in~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\regBank|inst61|B3 [14],\regBank|inst61|B3 [13]}),
	.portaaddr({\data_b|inst1|DAdd_out[11]~11_combout ,\data_b|inst1|DAdd_out[10]~10_combout ,\data_b|inst1|DAdd_out[9]~9_combout ,\data_b|inst1|DAdd_out[8]~8_combout ,\data_b|inst1|DAdd_out[7]~7_combout ,\data_b|inst1|DAdd_out[6]~6_combout ,\data_b|inst1|DAdd_out[5]~5_combout ,
\data_b|inst1|DAdd_out[4]~4_combout ,\data_b|inst1|DAdd_out[3]~3_combout ,\data_b|inst1|DAdd_out[2]~2_combout ,\data_b|inst1|DAdd_out[1]~1_combout ,\data_b|inst1|DAdd_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_b|inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "DATA_BLOCK:data_b|DATA_RAM:inst|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ALTSYNCRAM";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 2;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 2;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N6
cycloneive_lcell_comb \stage456_b|inst|K_out[14]~feeder (
// Equation(s):
// \stage456_b|inst|K_out[14]~feeder_combout  = \inst_rom_b|altsyncram_component|auto_generated|q_a [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\stage456_b|inst|K_out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|inst|K_out[14]~feeder .lut_mask = 16'hFF00;
defparam \stage456_b|inst|K_out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N7
dffeas \stage456_b|inst|K_out[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|inst|K_out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|inst|K_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|inst|K_out[14] .is_wysiwyg = "true";
defparam \stage456_b|inst|K_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N28
cycloneive_lcell_comb \regBank|inst23|B3[14]~feeder (
// Equation(s):
// \regBank|inst23|B3[14]~feeder_combout  = \regBank|inst66|data_bus[14]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[14]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst23|B3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst23|B3[14]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst23|B3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N29
dffeas \regBank|inst23|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst23|B3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst23|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst23|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst23|B3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N3
dffeas \regBank|inst59|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[14]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst59|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst59|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst59|B3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~40 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~40_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst59|B3 [14]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst23|B3 [14])))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst23|B3 [14]),
	.datac(\regBank|inst59|B3 [14]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~40_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~40 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[14]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N9
dffeas \regBank|inst31|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst66|data_bus[14]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst31|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst31|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst31|B3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N7
dffeas \regBank|inst27|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[14]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst27|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst27|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst27|B3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~41 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~41_combout  = (\alu_b|kmux_b|A_bus[14]~40_combout  & ((\regBank|inst31|B3 [14]) # ((\stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\alu_b|kmux_b|A_bus[14]~40_combout  & (((\regBank|inst27|B3 [14] & !\stage456_b|STAGE3_PIPELINE|busA 
// [3]))))

	.dataa(\alu_b|kmux_b|A_bus[14]~40_combout ),
	.datab(\regBank|inst31|B3 [14]),
	.datac(\regBank|inst27|B3 [14]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~41_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~41 .lut_mask = 16'hAAD8;
defparam \alu_b|kmux_b|A_bus[14]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cycloneive_lcell_comb \regBank|inst21|B3[14]~feeder (
// Equation(s):
// \regBank|inst21|B3[14]~feeder_combout  = \regBank|inst66|data_bus[14]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[14]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst21|B3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst21|B3[14]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst21|B3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N29
dffeas \regBank|inst21|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst21|B3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst21|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst21|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst21|B3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N3
dffeas \regBank|inst57|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[14]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst57|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst57|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst57|B3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~33 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~33_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst57|B3 [14]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst21|B3 [14])))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\regBank|inst21|B3 [14]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst57|B3 [14]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~33_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~33 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[14]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N0
cycloneive_lcell_comb \regBank|inst25|B3[14]~feeder (
// Equation(s):
// \regBank|inst25|B3[14]~feeder_combout  = \regBank|inst66|data_bus[14]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[14]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst25|B3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst25|B3[14]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst25|B3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N1
dffeas \regBank|inst25|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst25|B3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst25|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst25|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst25|B3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N15
dffeas \regBank|inst29|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[14]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst29|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst29|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst29|B3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~34 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~34_combout  = (\alu_b|kmux_b|A_bus[14]~33_combout  & (((\regBank|inst29|B3 [14]) # (\stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\alu_b|kmux_b|A_bus[14]~33_combout  & (\regBank|inst25|B3 [14] & ((!\stage456_b|STAGE3_PIPELINE|busA 
// [3]))))

	.dataa(\alu_b|kmux_b|A_bus[14]~33_combout ),
	.datab(\regBank|inst25|B3 [14]),
	.datac(\regBank|inst29|B3 [14]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~34_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~34 .lut_mask = 16'hAAE4;
defparam \alu_b|kmux_b|A_bus[14]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N24
cycloneive_lcell_comb \regBank|inst22|B3[14]~feeder (
// Equation(s):
// \regBank|inst22|B3[14]~feeder_combout  = \regBank|inst66|data_bus[14]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[14]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst22|B3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst22|B3[14]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst22|B3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N25
dffeas \regBank|inst22|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst22|B3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst22|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst22|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst22|B3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N15
dffeas \regBank|inst30|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[14]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst30|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst30|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst30|B3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N25
dffeas \regBank|inst26|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[14]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst26|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst26|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst26|B3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N24
cycloneive_lcell_comb \regBank|inst58|B3[14]~feeder (
// Equation(s):
// \regBank|inst58|B3[14]~feeder_combout  = \regBank|inst66|data_bus[14]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[14]~15_combout ),
	.cin(gnd),
	.combout(\regBank|inst58|B3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst58|B3[14]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst58|B3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N25
dffeas \regBank|inst58|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst58|B3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst58|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst58|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst58|B3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N24
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~35 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~35_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst58|B3 [14]))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst26|B3 [14])))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [2] & (!\stage456_b|STAGE3_PIPELINE|busA [3]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst26|B3 [14]),
	.datad(\regBank|inst58|B3 [14]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~35_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~35 .lut_mask = 16'hB931;
defparam \alu_b|kmux_b|A_bus[14]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~36 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~36_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[14]~35_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[14]~35_combout  & ((\regBank|inst30|B3 [14]))) # 
// (!\alu_b|kmux_b|A_bus[14]~35_combout  & (\regBank|inst22|B3 [14]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst22|B3 [14]),
	.datac(\regBank|inst30|B3 [14]),
	.datad(\alu_b|kmux_b|A_bus[14]~35_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~36_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~36 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[14]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N24
cycloneive_lcell_comb \regBank|inst20|B3[14]~feeder (
// Equation(s):
// \regBank|inst20|B3[14]~feeder_combout  = \regBank|inst66|data_bus[14]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[14]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst20|B3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst20|B3[14]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst20|B3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N25
dffeas \regBank|inst20|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst20|B3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst20|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst20|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst20|B3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N27
dffeas \regBank|inst28|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[14]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst28|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst28|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst28|B3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N8
cycloneive_lcell_comb \regBank|inst24|B3[14]~feeder (
// Equation(s):
// \regBank|inst24|B3[14]~feeder_combout  = \regBank|inst66|data_bus[14]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[14]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst24|B3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst24|B3[14]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst24|B3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N9
dffeas \regBank|inst24|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst24|B3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst24|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst24|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst24|B3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N23
dffeas \regBank|inst56|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[14]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst56|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst56|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst56|B3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~37 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~37_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst56|B3 [14]))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst24|B3 [14])))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst24|B3 [14]),
	.datac(\regBank|inst56|B3 [14]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~37_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~37 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[14]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~38 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~38_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[14]~37_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[14]~37_combout  & ((\regBank|inst28|B3 [14]))) # 
// (!\alu_b|kmux_b|A_bus[14]~37_combout  & (\regBank|inst20|B3 [14]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst20|B3 [14]),
	.datac(\regBank|inst28|B3 [14]),
	.datad(\alu_b|kmux_b|A_bus[14]~37_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~38_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~38 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[14]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~39 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~39_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[14]~38_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[14]~36_combout )) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [0])))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\alu_b|kmux_b|A_bus[14]~36_combout ),
	.datad(\alu_b|kmux_b|A_bus[14]~38_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~39_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~39 .lut_mask = 16'hD951;
defparam \alu_b|kmux_b|A_bus[14]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~42 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~42_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[14]~39_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[14]~39_combout  & (\alu_b|kmux_b|A_bus[14]~41_combout )) # 
// (!\alu_b|kmux_b|A_bus[14]~39_combout  & ((\alu_b|kmux_b|A_bus[14]~34_combout )))))

	.dataa(\alu_b|kmux_b|A_bus[14]~41_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\alu_b|kmux_b|A_bus[14]~34_combout ),
	.datad(\alu_b|kmux_b|A_bus[14]~39_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~42_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~42 .lut_mask = 16'hEE30;
defparam \alu_b|kmux_b|A_bus[14]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N28
cycloneive_lcell_comb \regBank|inst49|B3[14]~feeder (
// Equation(s):
// \regBank|inst49|B3[14]~feeder_combout  = \regBank|inst66|data_bus[14]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[14]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst49|B3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst49|B3[14]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst49|B3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N29
dffeas \regBank|inst49|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst49|B3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst49|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst49|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst49|B3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N11
dffeas \regBank|inst53|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[14]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst53|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst53|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst53|B3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N16
cycloneive_lcell_comb \regBank|inst45|B3[14]~feeder (
// Equation(s):
// \regBank|inst45|B3[14]~feeder_combout  = \regBank|inst66|data_bus[14]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[14]~15_combout ),
	.cin(gnd),
	.combout(\regBank|inst45|B3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst45|B3[14]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst45|B3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N17
dffeas \regBank|inst45|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst45|B3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst45|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst45|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst45|B3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N9
dffeas \regBank|inst41|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[14]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst41|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst41|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst41|B3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~19 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~19_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst41|B3 [14]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst45|B3 [14])))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst45|B3 [14]),
	.datac(\regBank|inst41|B3 [14]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~19 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[14]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~20 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~20_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[14]~19_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[14]~19_combout  & ((\regBank|inst53|B3 [14]))) # 
// (!\alu_b|kmux_b|A_bus[14]~19_combout  & (\regBank|inst49|B3 [14]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst49|B3 [14]),
	.datac(\regBank|inst53|B3 [14]),
	.datad(\alu_b|kmux_b|A_bus[14]~19_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~20 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[14]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N8
cycloneive_lcell_comb \regBank|inst51|B3[14]~feeder (
// Equation(s):
// \regBank|inst51|B3[14]~feeder_combout  = \regBank|inst66|data_bus[14]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[14]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst51|B3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst51|B3[14]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst51|B3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N9
dffeas \regBank|inst51|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst51|B3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst51|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst51|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst51|B3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N7
dffeas \regBank|inst55|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[14]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst55|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst55|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst55|B3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneive_lcell_comb \regBank|inst47|B3[14]~feeder (
// Equation(s):
// \regBank|inst47|B3[14]~feeder_combout  = \regBank|inst66|data_bus[14]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[14]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst47|B3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst47|B3[14]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst47|B3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N29
dffeas \regBank|inst47|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst47|B3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst47|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst47|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst47|B3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N23
dffeas \regBank|inst43|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[14]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst43|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst43|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst43|B3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~26 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~26_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\regBank|inst43|B3 [14] & \stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst47|B3 [14]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst47|B3 [14]),
	.datac(\regBank|inst43|B3 [14]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~26 .lut_mask = 16'hE455;
defparam \alu_b|kmux_b|A_bus[14]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~27 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~27_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[14]~26_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[14]~26_combout  & ((\regBank|inst55|B3 [14]))) # 
// (!\alu_b|kmux_b|A_bus[14]~26_combout  & (\regBank|inst51|B3 [14]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst51|B3 [14]),
	.datac(\regBank|inst55|B3 [14]),
	.datad(\alu_b|kmux_b|A_bus[14]~26_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~27_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~27 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[14]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneive_lcell_comb \regBank|inst46|B3[14]~feeder (
// Equation(s):
// \regBank|inst46|B3[14]~feeder_combout  = \regBank|inst66|data_bus[14]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[14]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst46|B3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst46|B3[14]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst46|B3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N23
dffeas \regBank|inst46|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst46|B3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst46|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst46|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst46|B3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N7
dffeas \regBank|inst54|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[14]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst54|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst54|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst54|B3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N20
cycloneive_lcell_comb \regBank|inst42|B3[14]~feeder (
// Equation(s):
// \regBank|inst42|B3[14]~feeder_combout  = \regBank|inst66|data_bus[14]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[14]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst42|B3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst42|B3[14]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst42|B3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N21
dffeas \regBank|inst42|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst42|B3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst42|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst42|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst42|B3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N21
dffeas \regBank|inst50|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[14]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst50|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst50|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst50|B3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N20
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~21 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~21_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst42|B3 [14] & ((\stage456_b|STAGE3_PIPELINE|busA [2])))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((\regBank|inst50|B3 [14]) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [2]))))

	.dataa(\regBank|inst42|B3 [14]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst50|B3 [14]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~21 .lut_mask = 16'hB833;
defparam \alu_b|kmux_b|A_bus[14]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~22 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~22_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[14]~21_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[14]~21_combout  & ((\regBank|inst54|B3 [14]))) # 
// (!\alu_b|kmux_b|A_bus[14]~21_combout  & (\regBank|inst46|B3 [14]))))

	.dataa(\regBank|inst46|B3 [14]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst54|B3 [14]),
	.datad(\alu_b|kmux_b|A_bus[14]~21_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~22 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[14]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N10
cycloneive_lcell_comb \regBank|inst44|B3[14]~feeder (
// Equation(s):
// \regBank|inst44|B3[14]~feeder_combout  = \regBank|inst66|data_bus[14]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[14]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst44|B3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst44|B3[14]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst44|B3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N11
dffeas \regBank|inst44|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst44|B3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst44|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst44|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst44|B3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N29
dffeas \regBank|inst52|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[14]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst52|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst52|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst52|B3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y17_N29
dffeas \regBank|inst40|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[14]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst40|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst40|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst40|B3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N6
cycloneive_lcell_comb \regBank|inst48|B3[14]~feeder (
// Equation(s):
// \regBank|inst48|B3[14]~feeder_combout  = \regBank|inst66|data_bus[14]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[14]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst48|B3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst48|B3[14]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst48|B3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N7
dffeas \regBank|inst48|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst48|B3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst48|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst48|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst48|B3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~23 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~23_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst40|B3 [14])) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst48|B3 [14]))))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [2] & (!\stage456_b|STAGE3_PIPELINE|busA [3]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst40|B3 [14]),
	.datad(\regBank|inst48|B3 [14]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~23 .lut_mask = 16'hB391;
defparam \alu_b|kmux_b|A_bus[14]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~24 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~24_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[14]~23_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[14]~23_combout  & ((\regBank|inst52|B3 [14]))) # 
// (!\alu_b|kmux_b|A_bus[14]~23_combout  & (\regBank|inst44|B3 [14]))))

	.dataa(\regBank|inst44|B3 [14]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst52|B3 [14]),
	.datad(\alu_b|kmux_b|A_bus[14]~23_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~24 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[14]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~25 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~25_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[14]~24_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[14]~22_combout )) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [0])))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\alu_b|kmux_b|A_bus[14]~22_combout ),
	.datad(\alu_b|kmux_b|A_bus[14]~24_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~25 .lut_mask = 16'hD951;
defparam \alu_b|kmux_b|A_bus[14]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~28 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~28_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[14]~25_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[14]~25_combout  & ((\alu_b|kmux_b|A_bus[14]~27_combout ))) # 
// (!\alu_b|kmux_b|A_bus[14]~25_combout  & (\alu_b|kmux_b|A_bus[14]~20_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[14]~20_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\alu_b|kmux_b|A_bus[14]~27_combout ),
	.datad(\alu_b|kmux_b|A_bus[14]~25_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~28 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneive_lcell_comb \regBank|inst1|B3[14]~feeder (
// Equation(s):
// \regBank|inst1|B3[14]~feeder_combout  = \regBank|inst66|data_bus[14]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[14]~15_combout ),
	.cin(gnd),
	.combout(\regBank|inst1|B3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst1|B3[14]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst1|B3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N25
dffeas \regBank|inst1|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst1|B3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst1|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst1|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst1|B3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N31
dffeas \regBank|inst5|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[14]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst5|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst5|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst5|B3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N4
cycloneive_lcell_comb \regBank|inst33|B3[14]~feeder (
// Equation(s):
// \regBank|inst33|B3[14]~feeder_combout  = \regBank|inst66|data_bus[14]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[14]~15_combout ),
	.cin(gnd),
	.combout(\regBank|inst33|B3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst33|B3[14]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst33|B3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N5
dffeas \regBank|inst33|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst33|B3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst33|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst33|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst33|B3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N13
dffeas \regBank|inst37|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[14]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst37|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst37|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst37|B3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~11 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~11_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst33|B3 [14])) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst37|B3 [14]))))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\regBank|inst33|B3 [14]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst37|B3 [14]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~11 .lut_mask = 16'h88F3;
defparam \alu_b|kmux_b|A_bus[14]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~12 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~12_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[14]~11_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[14]~11_combout  & ((\regBank|inst5|B3 [14]))) # 
// (!\alu_b|kmux_b|A_bus[14]~11_combout  & (\regBank|inst1|B3 [14]))))

	.dataa(\regBank|inst1|B3 [14]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst5|B3 [14]),
	.datad(\alu_b|kmux_b|A_bus[14]~11_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~12 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N28
cycloneive_lcell_comb \regBank|inst36|B3[14]~feeder (
// Equation(s):
// \regBank|inst36|B3[14]~feeder_combout  = \regBank|inst66|data_bus[14]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[14]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst36|B3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst36|B3[14]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst36|B3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N29
dffeas \regBank|inst36|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst36|B3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst36|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst36|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst36|B3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N15
dffeas \regBank|inst4|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[14]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst4|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst4|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst4|B3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N0
cycloneive_lcell_comb \regBank|inst|B3[14]~feeder (
// Equation(s):
// \regBank|inst|B3[14]~feeder_combout  = \regBank|inst66|data_bus[14]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[14]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst|B3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst|B3[14]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst|B3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N1
dffeas \regBank|inst|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst|B3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst|B3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N27
dffeas \regBank|inst32|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[14]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst32|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst32|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst32|B3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~13 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~13_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst32|B3 [14]))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst|B3 [14])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst|B3 [14]),
	.datac(\regBank|inst32|B3 [14]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~13 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~14 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~14_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[14]~13_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[14]~13_combout  & ((\regBank|inst4|B3 [14]))) # 
// (!\alu_b|kmux_b|A_bus[14]~13_combout  & (\regBank|inst36|B3 [14]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst36|B3 [14]),
	.datac(\regBank|inst4|B3 [14]),
	.datad(\alu_b|kmux_b|A_bus[14]~13_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~14 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~15 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~15_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[14]~14_combout ))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & (\alu_b|kmux_b|A_bus[14]~12_combout )))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [1] & (((!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\alu_b|kmux_b|A_bus[14]~12_combout ),
	.datac(\alu_b|kmux_b|A_bus[14]~14_combout ),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~15 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N24
cycloneive_lcell_comb \regBank|inst3|B3[14]~feeder (
// Equation(s):
// \regBank|inst3|B3[14]~feeder_combout  = \regBank|inst66|data_bus[14]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[14]~15_combout ),
	.cin(gnd),
	.combout(\regBank|inst3|B3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst3|B3[14]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst3|B3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N25
dffeas \regBank|inst3|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst3|B3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst3|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst3|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst3|B3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N10
cycloneive_lcell_comb \regBank|inst39|B3[14]~feeder (
// Equation(s):
// \regBank|inst39|B3[14]~feeder_combout  = \regBank|inst66|data_bus[14]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[14]~15_combout ),
	.cin(gnd),
	.combout(\regBank|inst39|B3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst39|B3[14]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst39|B3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N11
dffeas \regBank|inst39|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst39|B3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst39|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst39|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst39|B3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N29
dffeas \regBank|inst35|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[14]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst35|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst35|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst35|B3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~16 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~16_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\regBank|inst35|B3 [14] & \stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst39|B3 [14]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [3]))))

	.dataa(\regBank|inst39|B3 [14]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst35|B3 [14]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~16 .lut_mask = 16'hE233;
defparam \alu_b|kmux_b|A_bus[14]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N19
dffeas \regBank|inst7|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[14]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst7|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst7|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst7|B3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~17 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~17_combout  = (\alu_b|kmux_b|A_bus[14]~16_combout  & (((\regBank|inst7|B3 [14]) # (\stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\alu_b|kmux_b|A_bus[14]~16_combout  & (\regBank|inst3|B3 [14] & ((!\stage456_b|STAGE3_PIPELINE|busA 
// [3]))))

	.dataa(\regBank|inst3|B3 [14]),
	.datab(\alu_b|kmux_b|A_bus[14]~16_combout ),
	.datac(\regBank|inst7|B3 [14]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~17 .lut_mask = 16'hCCE2;
defparam \alu_b|kmux_b|A_bus[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N16
cycloneive_lcell_comb \regBank|inst38|B3[14]~feeder (
// Equation(s):
// \regBank|inst38|B3[14]~feeder_combout  = \regBank|inst66|data_bus[14]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[14]~15_combout ),
	.cin(gnd),
	.combout(\regBank|inst38|B3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst38|B3[14]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst38|B3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N17
dffeas \regBank|inst38|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst38|B3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst38|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst38|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst38|B3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N5
dffeas \regBank|inst6|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[14]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst6|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst6|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst6|B3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N9
dffeas \regBank|inst2|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[14]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst2|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst2|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst2|B3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N7
dffeas \regBank|inst34|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[14]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst34|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst34|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst34|B3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~9 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~9_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst34|B3 [14]))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst2|B3 [14])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst2|B3 [14]),
	.datac(\regBank|inst34|B3 [14]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~9 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~10 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~10_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[14]~9_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[14]~9_combout  & ((\regBank|inst6|B3 [14]))) # 
// (!\alu_b|kmux_b|A_bus[14]~9_combout  & (\regBank|inst38|B3 [14]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst38|B3 [14]),
	.datac(\regBank|inst6|B3 [14]),
	.datad(\alu_b|kmux_b|A_bus[14]~9_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~10 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[14]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~18 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~18_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (\alu_b|kmux_b|A_bus[14]~15_combout )) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[14]~15_combout  & (\alu_b|kmux_b|A_bus[14]~17_combout )) # 
// (!\alu_b|kmux_b|A_bus[14]~15_combout  & ((\alu_b|kmux_b|A_bus[14]~10_combout )))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\alu_b|kmux_b|A_bus[14]~15_combout ),
	.datac(\alu_b|kmux_b|A_bus[14]~17_combout ),
	.datad(\alu_b|kmux_b|A_bus[14]~10_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~18 .lut_mask = 16'hD9C8;
defparam \alu_b|kmux_b|A_bus[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~29 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~29_combout  = (\alu_b|FF_A|out[5]~1_combout  & (((\alu_b|kmux_b|A_bus[14]~18_combout ) # (\alu_b|FF_A|out[5]~4_combout )))) # (!\alu_b|FF_A|out[5]~1_combout  & (\alu_b|kmux_b|A_bus[14]~28_combout  & ((!\alu_b|FF_A|out[5]~4_combout 
// ))))

	.dataa(\alu_b|FF_A|out[5]~1_combout ),
	.datab(\alu_b|kmux_b|A_bus[14]~28_combout ),
	.datac(\alu_b|kmux_b|A_bus[14]~18_combout ),
	.datad(\alu_b|FF_A|out[5]~4_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~29 .lut_mask = 16'hAAE4;
defparam \alu_b|kmux_b|A_bus[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N23
dffeas \regBank|inst12|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[14]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst12|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst12|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst12|B3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N24
cycloneive_lcell_comb \regBank|inst14|B3[14]~feeder (
// Equation(s):
// \regBank|inst14|B3[14]~feeder_combout  = \regBank|inst66|data_bus[14]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[14]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst14|B3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst14|B3[14]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst14|B3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N25
dffeas \regBank|inst14|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst14|B3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst14|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst14|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst14|B3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~30 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~30_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst12|B3 [14])) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst14|B3 [14]))))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [0] & (!\stage456_b|STAGE3_PIPELINE|busA [1]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\regBank|inst12|B3 [14]),
	.datad(\regBank|inst14|B3 [14]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~30 .lut_mask = 16'hB391;
defparam \alu_b|kmux_b|A_bus[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N31
dffeas \regBank|inst15|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[14]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst15|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst15|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst15|B3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N9
dffeas \regBank|inst13|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[14]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst13|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst13|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst13|B3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~31 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~31_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (\alu_b|kmux_b|A_bus[14]~30_combout )) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[14]~30_combout  & (\regBank|inst15|B3 [14])) # 
// (!\alu_b|kmux_b|A_bus[14]~30_combout  & ((\regBank|inst13|B3 [14])))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\alu_b|kmux_b|A_bus[14]~30_combout ),
	.datac(\regBank|inst15|B3 [14]),
	.datad(\regBank|inst13|B3 [14]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~31 .lut_mask = 16'hD9C8;
defparam \alu_b|kmux_b|A_bus[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N12
cycloneive_lcell_comb \regBank|inst18|B3[14]~feeder (
// Equation(s):
// \regBank|inst18|B3[14]~feeder_combout  = \regBank|inst66|data_bus[14]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[14]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst18|B3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst18|B3[14]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst18|B3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N13
dffeas \regBank|inst18|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst18|B3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst18|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst18|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst18|B3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N11
dffeas \regBank|inst19|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[14]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst19|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst19|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst19|B3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N22
cycloneive_lcell_comb \regBank|inst16|B3[14]~feeder (
// Equation(s):
// \regBank|inst16|B3[14]~feeder_combout  = \regBank|inst66|data_bus[14]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[14]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst16|B3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst16|B3[14]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst16|B3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N23
dffeas \regBank|inst16|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst16|B3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst16|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst16|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst16|B3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N29
dffeas \regBank|inst17|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[14]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst17|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst17|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst17|B3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~3 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~3_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst16|B3 [14])) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst17|B3 [14]))))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [1] & (((!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst16|B3 [14]),
	.datac(\regBank|inst17|B3 [14]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~3 .lut_mask = 16'h88F5;
defparam \alu_b|kmux_b|A_bus[14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~4 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~4_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[14]~3_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[14]~3_combout  & ((\regBank|inst19|B3 [14]))) # 
// (!\alu_b|kmux_b|A_bus[14]~3_combout  & (\regBank|inst18|B3 [14]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst18|B3 [14]),
	.datac(\regBank|inst19|B3 [14]),
	.datad(\alu_b|kmux_b|A_bus[14]~3_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~4 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N16
cycloneive_lcell_comb \regBank|inst9|B3[14]~feeder (
// Equation(s):
// \regBank|inst9|B3[14]~feeder_combout  = \regBank|inst66|data_bus[14]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[14]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst9|B3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst9|B3[14]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst9|B3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N17
dffeas \regBank|inst9|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst9|B3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst9|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst9|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst9|B3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y18_N19
dffeas \regBank|inst11|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[14]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst11|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst11|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst11|B3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N8
cycloneive_lcell_comb \regBank|inst10|B3[14]~feeder (
// Equation(s):
// \regBank|inst10|B3[14]~feeder_combout  = \regBank|inst66|data_bus[14]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[14]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst10|B3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst10|B3[14]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst10|B3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N9
dffeas \regBank|inst10|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst10|B3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst10|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst10|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst10|B3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N15
dffeas \regBank|inst8|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[14]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst8|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst8|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst8|B3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~5 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~5_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst8|B3 [14]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst10|B3 [14])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0] & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst10|B3 [14]),
	.datac(\regBank|inst8|B3 [14]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~5 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[14]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~6 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~6_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[14]~5_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[14]~5_combout  & ((\regBank|inst11|B3 [14]))) # 
// (!\alu_b|kmux_b|A_bus[14]~5_combout  & (\regBank|inst9|B3 [14]))))

	.dataa(\regBank|inst9|B3 [14]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst11|B3 [14]),
	.datad(\alu_b|kmux_b|A_bus[14]~5_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~6 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N17
dffeas \regBank|inst60|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[14]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst60|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst60|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst60|B3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~7 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~7_combout  = (\alu_b|FF_A|out[5]~3_combout  & (((\regBank|inst60|B3 [14]) # (\alu_b|FF_A|out[5]~2_combout )))) # (!\alu_b|FF_A|out[5]~3_combout  & (\alu_b|kmux_b|A_bus[14]~6_combout  & ((!\alu_b|FF_A|out[5]~2_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[14]~6_combout ),
	.datab(\alu_b|FF_A|out[5]~3_combout ),
	.datac(\regBank|inst60|B3 [14]),
	.datad(\alu_b|FF_A|out[5]~2_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~7 .lut_mask = 16'hCCE2;
defparam \alu_b|kmux_b|A_bus[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~8 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~8_combout  = (\alu_b|FF_A|out[5]~2_combout  & ((\alu_b|kmux_b|A_bus[14]~7_combout  & ((\regBank|inst61|B3 [14]))) # (!\alu_b|kmux_b|A_bus[14]~7_combout  & (\alu_b|kmux_b|A_bus[14]~4_combout )))) # (!\alu_b|FF_A|out[5]~2_combout  & 
// (((\alu_b|kmux_b|A_bus[14]~7_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[14]~4_combout ),
	.datab(\alu_b|FF_A|out[5]~2_combout ),
	.datac(\regBank|inst61|B3 [14]),
	.datad(\alu_b|kmux_b|A_bus[14]~7_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~8 .lut_mask = 16'hF388;
defparam \alu_b|kmux_b|A_bus[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N24
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~32 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~32_combout  = (\alu_b|kmux_b|A_bus[14]~29_combout  & (((\alu_b|kmux_b|A_bus[14]~31_combout )) # (!\alu_b|FF_A|out[5]~4_combout ))) # (!\alu_b|kmux_b|A_bus[14]~29_combout  & (\alu_b|FF_A|out[5]~4_combout  & 
// ((\alu_b|kmux_b|A_bus[14]~8_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[14]~29_combout ),
	.datab(\alu_b|FF_A|out[5]~4_combout ),
	.datac(\alu_b|kmux_b|A_bus[14]~31_combout ),
	.datad(\alu_b|kmux_b|A_bus[14]~8_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~32 .lut_mask = 16'hE6A2;
defparam \alu_b|kmux_b|A_bus[14]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~43 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~43_combout  = (\alu_b|kmux_b|A_bus[15]~2_combout  & ((\alu_b|kmux_b|A_bus[14]~32_combout ) # ((\alu_b|kmux_b|A_bus[15]~1_combout  & \alu_b|kmux_b|A_bus[14]~42_combout )))) # (!\alu_b|kmux_b|A_bus[15]~2_combout  & 
// (\alu_b|kmux_b|A_bus[15]~1_combout  & (\alu_b|kmux_b|A_bus[14]~42_combout )))

	.dataa(\alu_b|kmux_b|A_bus[15]~2_combout ),
	.datab(\alu_b|kmux_b|A_bus[15]~1_combout ),
	.datac(\alu_b|kmux_b|A_bus[14]~42_combout ),
	.datad(\alu_b|kmux_b|A_bus[14]~32_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~43_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~43 .lut_mask = 16'hEAC0;
defparam \alu_b|kmux_b|A_bus[14]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N24
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[14]~44 (
// Equation(s):
// \alu_b|kmux_b|A_bus[14]~44_combout  = (\alu_b|kmux_b|A_bus[14]~43_combout ) # ((\stage456_b|inst|K_out [14] & \stage456_b|STAGE3_PIPELINE|KMx~q ))

	.dataa(\stage456_b|inst|K_out [14]),
	.datab(gnd),
	.datac(\stage456_b|STAGE3_PIPELINE|KMx~q ),
	.datad(\alu_b|kmux_b|A_bus[14]~43_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[14]~44_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[14]~44 .lut_mask = 16'hFFA0;
defparam \alu_b|kmux_b|A_bus[14]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N25
dffeas \alu_b|FF_A|out[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\alu_b|kmux_b|A_bus[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_A|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_A|out[14] .is_wysiwyg = "true";
defparam \alu_b|FF_A|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N16
cycloneive_lcell_comb \alu_b|alu|Add2~16 (
// Equation(s):
// \alu_b|alu|Add2~16_combout  = (\alu_b|FF_A|out [8] & (\alu_b|alu|Add2~15  $ (GND))) # (!\alu_b|FF_A|out [8] & (!\alu_b|alu|Add2~15  & VCC))
// \alu_b|alu|Add2~17  = CARRY((\alu_b|FF_A|out [8] & !\alu_b|alu|Add2~15 ))

	.dataa(gnd),
	.datab(\alu_b|FF_A|out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add2~15 ),
	.combout(\alu_b|alu|Add2~16_combout ),
	.cout(\alu_b|alu|Add2~17 ));
// synopsys translate_off
defparam \alu_b|alu|Add2~16 .lut_mask = 16'hC30C;
defparam \alu_b|alu|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N18
cycloneive_lcell_comb \alu_b|alu|Add2~18 (
// Equation(s):
// \alu_b|alu|Add2~18_combout  = (\alu_b|FF_A|out [9] & (!\alu_b|alu|Add2~17 )) # (!\alu_b|FF_A|out [9] & ((\alu_b|alu|Add2~17 ) # (GND)))
// \alu_b|alu|Add2~19  = CARRY((!\alu_b|alu|Add2~17 ) # (!\alu_b|FF_A|out [9]))

	.dataa(\alu_b|FF_A|out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add2~17 ),
	.combout(\alu_b|alu|Add2~18_combout ),
	.cout(\alu_b|alu|Add2~19 ));
// synopsys translate_off
defparam \alu_b|alu|Add2~18 .lut_mask = 16'h5A5F;
defparam \alu_b|alu|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N20
cycloneive_lcell_comb \alu_b|alu|Add2~20 (
// Equation(s):
// \alu_b|alu|Add2~20_combout  = (\alu_b|FF_A|out [10] & (\alu_b|alu|Add2~19  $ (GND))) # (!\alu_b|FF_A|out [10] & (!\alu_b|alu|Add2~19  & VCC))
// \alu_b|alu|Add2~21  = CARRY((\alu_b|FF_A|out [10] & !\alu_b|alu|Add2~19 ))

	.dataa(\alu_b|FF_A|out [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add2~19 ),
	.combout(\alu_b|alu|Add2~20_combout ),
	.cout(\alu_b|alu|Add2~21 ));
// synopsys translate_off
defparam \alu_b|alu|Add2~20 .lut_mask = 16'hA50A;
defparam \alu_b|alu|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N22
cycloneive_lcell_comb \alu_b|alu|Add2~22 (
// Equation(s):
// \alu_b|alu|Add2~22_combout  = (\alu_b|FF_A|out [11] & (!\alu_b|alu|Add2~21 )) # (!\alu_b|FF_A|out [11] & ((\alu_b|alu|Add2~21 ) # (GND)))
// \alu_b|alu|Add2~23  = CARRY((!\alu_b|alu|Add2~21 ) # (!\alu_b|FF_A|out [11]))

	.dataa(gnd),
	.datab(\alu_b|FF_A|out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add2~21 ),
	.combout(\alu_b|alu|Add2~22_combout ),
	.cout(\alu_b|alu|Add2~23 ));
// synopsys translate_off
defparam \alu_b|alu|Add2~22 .lut_mask = 16'h3C3F;
defparam \alu_b|alu|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N24
cycloneive_lcell_comb \alu_b|alu|Add2~24 (
// Equation(s):
// \alu_b|alu|Add2~24_combout  = (\alu_b|FF_A|out [12] & (\alu_b|alu|Add2~23  $ (GND))) # (!\alu_b|FF_A|out [12] & (!\alu_b|alu|Add2~23  & VCC))
// \alu_b|alu|Add2~25  = CARRY((\alu_b|FF_A|out [12] & !\alu_b|alu|Add2~23 ))

	.dataa(gnd),
	.datab(\alu_b|FF_A|out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add2~23 ),
	.combout(\alu_b|alu|Add2~24_combout ),
	.cout(\alu_b|alu|Add2~25 ));
// synopsys translate_off
defparam \alu_b|alu|Add2~24 .lut_mask = 16'hC30C;
defparam \alu_b|alu|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N26
cycloneive_lcell_comb \alu_b|alu|Add2~26 (
// Equation(s):
// \alu_b|alu|Add2~26_combout  = (\alu_b|FF_A|out [13] & (!\alu_b|alu|Add2~25 )) # (!\alu_b|FF_A|out [13] & ((\alu_b|alu|Add2~25 ) # (GND)))
// \alu_b|alu|Add2~27  = CARRY((!\alu_b|alu|Add2~25 ) # (!\alu_b|FF_A|out [13]))

	.dataa(gnd),
	.datab(\alu_b|FF_A|out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add2~25 ),
	.combout(\alu_b|alu|Add2~26_combout ),
	.cout(\alu_b|alu|Add2~27 ));
// synopsys translate_off
defparam \alu_b|alu|Add2~26 .lut_mask = 16'h3C3F;
defparam \alu_b|alu|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N28
cycloneive_lcell_comb \alu_b|alu|Add2~28 (
// Equation(s):
// \alu_b|alu|Add2~28_combout  = (\alu_b|FF_A|out [14] & (\alu_b|alu|Add2~27  $ (GND))) # (!\alu_b|FF_A|out [14] & (!\alu_b|alu|Add2~27  & VCC))
// \alu_b|alu|Add2~29  = CARRY((\alu_b|FF_A|out [14] & !\alu_b|alu|Add2~27 ))

	.dataa(gnd),
	.datab(\alu_b|FF_A|out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add2~27 ),
	.combout(\alu_b|alu|Add2~28_combout ),
	.cout(\alu_b|alu|Add2~29 ));
// synopsys translate_off
defparam \alu_b|alu|Add2~28 .lut_mask = 16'hC30C;
defparam \alu_b|alu|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneive_lcell_comb \regBank|inst67|Mux17~0 (
// Equation(s):
// \regBank|inst67|Mux17~0_combout  = (\stage456_b|STAGE3_PIPELINE|busB [1] & \regBank|inst61|B3 [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\stage456_b|STAGE3_PIPELINE|busB [1]),
	.datad(\regBank|inst61|B3 [14]),
	.cin(gnd),
	.combout(\regBank|inst67|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst67|Mux17~0 .lut_mask = 16'hF000;
defparam \regBank|inst67|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N27
dffeas \alu_b|FF_B|out[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst67|Mux17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_B|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_B|out[14] .is_wysiwyg = "true";
defparam \alu_b|FF_B|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N22
cycloneive_lcell_comb \alu_b|alu|Mux1~3 (
// Equation(s):
// \alu_b|alu|Mux1~3_combout  = (\alu_b|FF_A|out [14] & (\alu_b|alu|Mux4~2_combout  $ (((\alu_b|FF_B|out [14]) # (!\stage456_b|STAGE4_PIPELINE|ALUC [0]))))) # (!\alu_b|FF_A|out [14] & ((\alu_b|FF_B|out [14] & (\stage456_b|STAGE4_PIPELINE|ALUC [0])) # 
// (!\alu_b|FF_B|out [14] & ((\alu_b|alu|Mux4~2_combout )))))

	.dataa(\alu_b|FF_A|out [14]),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datac(\alu_b|alu|Mux4~2_combout ),
	.datad(\alu_b|FF_B|out [14]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux1~3 .lut_mask = 16'h4ED2;
defparam \alu_b|alu|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cycloneive_lcell_comb \regBank|inst67|Mux18~0 (
// Equation(s):
// \regBank|inst67|Mux18~0_combout  = (\stage456_b|STAGE3_PIPELINE|busB [1] & \regBank|inst61|B3 [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\stage456_b|STAGE3_PIPELINE|busB [1]),
	.datad(\regBank|inst61|B3 [13]),
	.cin(gnd),
	.combout(\regBank|inst67|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst67|Mux18~0 .lut_mask = 16'hF000;
defparam \regBank|inst67|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N9
dffeas \alu_b|FF_B|out[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst67|Mux18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_B|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_B|out[13] .is_wysiwyg = "true";
defparam \alu_b|FF_B|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N23
dffeas \regBank|inst61|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[12]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|E61~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst61|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst61|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst61|B3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cycloneive_lcell_comb \regBank|inst67|Mux19~0 (
// Equation(s):
// \regBank|inst67|Mux19~0_combout  = (\regBank|inst61|B3 [12] & \stage456_b|STAGE3_PIPELINE|busB [1])

	.dataa(gnd),
	.datab(\regBank|inst61|B3 [12]),
	.datac(\stage456_b|STAGE3_PIPELINE|busB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst67|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst67|Mux19~0 .lut_mask = 16'hC0C0;
defparam \regBank|inst67|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N11
dffeas \alu_b|FF_B|out[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst67|Mux19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_B|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_B|out[12] .is_wysiwyg = "true";
defparam \alu_b|FF_B|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N29
dffeas \regBank|inst61|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[11]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|E61~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst61|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst61|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst61|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cycloneive_lcell_comb \regBank|inst67|Mux20~0 (
// Equation(s):
// \regBank|inst67|Mux20~0_combout  = (\stage456_b|STAGE3_PIPELINE|busB [1] & \regBank|inst61|B3 [11])

	.dataa(gnd),
	.datab(\stage456_b|STAGE3_PIPELINE|busB [1]),
	.datac(gnd),
	.datad(\regBank|inst61|B3 [11]),
	.cin(gnd),
	.combout(\regBank|inst67|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst67|Mux20~0 .lut_mask = 16'hCC00;
defparam \regBank|inst67|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N9
dffeas \alu_b|FF_B|out[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst67|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_B|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_B|out[11] .is_wysiwyg = "true";
defparam \alu_b|FF_B|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneive_lcell_comb \regBank|inst67|Mux21~0 (
// Equation(s):
// \regBank|inst67|Mux21~0_combout  = (\stage456_b|STAGE3_PIPELINE|busB [1] & \regBank|inst61|B3 [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\stage456_b|STAGE3_PIPELINE|busB [1]),
	.datad(\regBank|inst61|B3 [10]),
	.cin(gnd),
	.combout(\regBank|inst67|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst67|Mux21~0 .lut_mask = 16'hF000;
defparam \regBank|inst67|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N31
dffeas \alu_b|FF_B|out[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst67|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_B|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_B|out[10] .is_wysiwyg = "true";
defparam \alu_b|FF_B|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneive_lcell_comb \regBank|inst67|Mux22~0 (
// Equation(s):
// \regBank|inst67|Mux22~0_combout  = (\stage456_b|STAGE3_PIPELINE|busB [1] & \regBank|inst61|B3 [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\stage456_b|STAGE3_PIPELINE|busB [1]),
	.datad(\regBank|inst61|B3 [9]),
	.cin(gnd),
	.combout(\regBank|inst67|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst67|Mux22~0 .lut_mask = 16'hF000;
defparam \regBank|inst67|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N21
dffeas \alu_b|FF_B|out[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst67|Mux22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_B|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_B|out[9] .is_wysiwyg = "true";
defparam \alu_b|FF_B|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N25
dffeas \regBank|inst61|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|E61~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst61|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst61|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst61|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N30
cycloneive_lcell_comb \regBank|inst67|Mux23~0 (
// Equation(s):
// \regBank|inst67|Mux23~0_combout  = (\regBank|inst61|B3 [8] & \stage456_b|STAGE3_PIPELINE|busB [1])

	.dataa(\regBank|inst61|B3 [8]),
	.datab(gnd),
	.datac(\stage456_b|STAGE3_PIPELINE|busB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst67|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst67|Mux23~0 .lut_mask = 16'hA0A0;
defparam \regBank|inst67|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N31
dffeas \alu_b|FF_B|out[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst67|Mux23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_B|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_B|out[8] .is_wysiwyg = "true";
defparam \alu_b|FF_B|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneive_lcell_comb \alu_b|alu|Add0~14 (
// Equation(s):
// \alu_b|alu|Add0~14_combout  = (\alu_b|FF_A|out [7] & ((\alu_b|FF_B|out [7] & (\alu_b|alu|Add0~13  & VCC)) # (!\alu_b|FF_B|out [7] & (!\alu_b|alu|Add0~13 )))) # (!\alu_b|FF_A|out [7] & ((\alu_b|FF_B|out [7] & (!\alu_b|alu|Add0~13 )) # (!\alu_b|FF_B|out [7] 
// & ((\alu_b|alu|Add0~13 ) # (GND)))))
// \alu_b|alu|Add0~15  = CARRY((\alu_b|FF_A|out [7] & (!\alu_b|FF_B|out [7] & !\alu_b|alu|Add0~13 )) # (!\alu_b|FF_A|out [7] & ((!\alu_b|alu|Add0~13 ) # (!\alu_b|FF_B|out [7]))))

	.dataa(\alu_b|FF_A|out [7]),
	.datab(\alu_b|FF_B|out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add0~13 ),
	.combout(\alu_b|alu|Add0~14_combout ),
	.cout(\alu_b|alu|Add0~15 ));
// synopsys translate_off
defparam \alu_b|alu|Add0~14 .lut_mask = 16'h9617;
defparam \alu_b|alu|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cycloneive_lcell_comb \alu_b|alu|Add0~16 (
// Equation(s):
// \alu_b|alu|Add0~16_combout  = ((\alu_b|FF_B|out [8] $ (\alu_b|FF_A|out [8] $ (!\alu_b|alu|Add0~15 )))) # (GND)
// \alu_b|alu|Add0~17  = CARRY((\alu_b|FF_B|out [8] & ((\alu_b|FF_A|out [8]) # (!\alu_b|alu|Add0~15 ))) # (!\alu_b|FF_B|out [8] & (\alu_b|FF_A|out [8] & !\alu_b|alu|Add0~15 )))

	.dataa(\alu_b|FF_B|out [8]),
	.datab(\alu_b|FF_A|out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add0~15 ),
	.combout(\alu_b|alu|Add0~16_combout ),
	.cout(\alu_b|alu|Add0~17 ));
// synopsys translate_off
defparam \alu_b|alu|Add0~16 .lut_mask = 16'h698E;
defparam \alu_b|alu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneive_lcell_comb \alu_b|alu|Add0~18 (
// Equation(s):
// \alu_b|alu|Add0~18_combout  = (\alu_b|FF_A|out [9] & ((\alu_b|FF_B|out [9] & (\alu_b|alu|Add0~17  & VCC)) # (!\alu_b|FF_B|out [9] & (!\alu_b|alu|Add0~17 )))) # (!\alu_b|FF_A|out [9] & ((\alu_b|FF_B|out [9] & (!\alu_b|alu|Add0~17 )) # (!\alu_b|FF_B|out [9] 
// & ((\alu_b|alu|Add0~17 ) # (GND)))))
// \alu_b|alu|Add0~19  = CARRY((\alu_b|FF_A|out [9] & (!\alu_b|FF_B|out [9] & !\alu_b|alu|Add0~17 )) # (!\alu_b|FF_A|out [9] & ((!\alu_b|alu|Add0~17 ) # (!\alu_b|FF_B|out [9]))))

	.dataa(\alu_b|FF_A|out [9]),
	.datab(\alu_b|FF_B|out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add0~17 ),
	.combout(\alu_b|alu|Add0~18_combout ),
	.cout(\alu_b|alu|Add0~19 ));
// synopsys translate_off
defparam \alu_b|alu|Add0~18 .lut_mask = 16'h9617;
defparam \alu_b|alu|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneive_lcell_comb \alu_b|alu|Add0~20 (
// Equation(s):
// \alu_b|alu|Add0~20_combout  = ((\alu_b|FF_B|out [10] $ (\alu_b|FF_A|out [10] $ (!\alu_b|alu|Add0~19 )))) # (GND)
// \alu_b|alu|Add0~21  = CARRY((\alu_b|FF_B|out [10] & ((\alu_b|FF_A|out [10]) # (!\alu_b|alu|Add0~19 ))) # (!\alu_b|FF_B|out [10] & (\alu_b|FF_A|out [10] & !\alu_b|alu|Add0~19 )))

	.dataa(\alu_b|FF_B|out [10]),
	.datab(\alu_b|FF_A|out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add0~19 ),
	.combout(\alu_b|alu|Add0~20_combout ),
	.cout(\alu_b|alu|Add0~21 ));
// synopsys translate_off
defparam \alu_b|alu|Add0~20 .lut_mask = 16'h698E;
defparam \alu_b|alu|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneive_lcell_comb \alu_b|alu|Add0~22 (
// Equation(s):
// \alu_b|alu|Add0~22_combout  = (\alu_b|FF_A|out [11] & ((\alu_b|FF_B|out [11] & (\alu_b|alu|Add0~21  & VCC)) # (!\alu_b|FF_B|out [11] & (!\alu_b|alu|Add0~21 )))) # (!\alu_b|FF_A|out [11] & ((\alu_b|FF_B|out [11] & (!\alu_b|alu|Add0~21 )) # 
// (!\alu_b|FF_B|out [11] & ((\alu_b|alu|Add0~21 ) # (GND)))))
// \alu_b|alu|Add0~23  = CARRY((\alu_b|FF_A|out [11] & (!\alu_b|FF_B|out [11] & !\alu_b|alu|Add0~21 )) # (!\alu_b|FF_A|out [11] & ((!\alu_b|alu|Add0~21 ) # (!\alu_b|FF_B|out [11]))))

	.dataa(\alu_b|FF_A|out [11]),
	.datab(\alu_b|FF_B|out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add0~21 ),
	.combout(\alu_b|alu|Add0~22_combout ),
	.cout(\alu_b|alu|Add0~23 ));
// synopsys translate_off
defparam \alu_b|alu|Add0~22 .lut_mask = 16'h9617;
defparam \alu_b|alu|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneive_lcell_comb \alu_b|alu|Add0~24 (
// Equation(s):
// \alu_b|alu|Add0~24_combout  = ((\alu_b|FF_A|out [12] $ (\alu_b|FF_B|out [12] $ (!\alu_b|alu|Add0~23 )))) # (GND)
// \alu_b|alu|Add0~25  = CARRY((\alu_b|FF_A|out [12] & ((\alu_b|FF_B|out [12]) # (!\alu_b|alu|Add0~23 ))) # (!\alu_b|FF_A|out [12] & (\alu_b|FF_B|out [12] & !\alu_b|alu|Add0~23 )))

	.dataa(\alu_b|FF_A|out [12]),
	.datab(\alu_b|FF_B|out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add0~23 ),
	.combout(\alu_b|alu|Add0~24_combout ),
	.cout(\alu_b|alu|Add0~25 ));
// synopsys translate_off
defparam \alu_b|alu|Add0~24 .lut_mask = 16'h698E;
defparam \alu_b|alu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneive_lcell_comb \alu_b|alu|Add0~26 (
// Equation(s):
// \alu_b|alu|Add0~26_combout  = (\alu_b|FF_A|out [13] & ((\alu_b|FF_B|out [13] & (\alu_b|alu|Add0~25  & VCC)) # (!\alu_b|FF_B|out [13] & (!\alu_b|alu|Add0~25 )))) # (!\alu_b|FF_A|out [13] & ((\alu_b|FF_B|out [13] & (!\alu_b|alu|Add0~25 )) # 
// (!\alu_b|FF_B|out [13] & ((\alu_b|alu|Add0~25 ) # (GND)))))
// \alu_b|alu|Add0~27  = CARRY((\alu_b|FF_A|out [13] & (!\alu_b|FF_B|out [13] & !\alu_b|alu|Add0~25 )) # (!\alu_b|FF_A|out [13] & ((!\alu_b|alu|Add0~25 ) # (!\alu_b|FF_B|out [13]))))

	.dataa(\alu_b|FF_A|out [13]),
	.datab(\alu_b|FF_B|out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add0~25 ),
	.combout(\alu_b|alu|Add0~26_combout ),
	.cout(\alu_b|alu|Add0~27 ));
// synopsys translate_off
defparam \alu_b|alu|Add0~26 .lut_mask = 16'h9617;
defparam \alu_b|alu|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cycloneive_lcell_comb \alu_b|alu|Add0~28 (
// Equation(s):
// \alu_b|alu|Add0~28_combout  = ((\alu_b|FF_B|out [14] $ (\alu_b|FF_A|out [14] $ (!\alu_b|alu|Add0~27 )))) # (GND)
// \alu_b|alu|Add0~29  = CARRY((\alu_b|FF_B|out [14] & ((\alu_b|FF_A|out [14]) # (!\alu_b|alu|Add0~27 ))) # (!\alu_b|FF_B|out [14] & (\alu_b|FF_A|out [14] & !\alu_b|alu|Add0~27 )))

	.dataa(\alu_b|FF_B|out [14]),
	.datab(\alu_b|FF_A|out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add0~27 ),
	.combout(\alu_b|alu|Add0~28_combout ),
	.cout(\alu_b|alu|Add0~29 ));
// synopsys translate_off
defparam \alu_b|alu|Add0~28 .lut_mask = 16'h698E;
defparam \alu_b|alu|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N20
cycloneive_lcell_comb \alu_b|alu|Mux1~4 (
// Equation(s):
// \alu_b|alu|Mux1~4_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [1] & (!\alu_b|alu|Mux1~3_combout )) # (!\stage456_b|STAGE4_PIPELINE|ALUC [1] & (((\stage456_b|STAGE4_PIPELINE|ALUC [0]) # (\alu_b|alu|Add0~28_combout ))))

	.dataa(\alu_b|alu|Mux1~3_combout ),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datac(\alu_b|alu|Add0~28_combout ),
	.datad(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux1~4 .lut_mask = 16'h55FC;
defparam \alu_b|alu|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N10
cycloneive_lcell_comb \alu_b|alu|Mux1~5 (
// Equation(s):
// \alu_b|alu|Mux1~5_combout  = (\alu_b|alu|Mux4~2_combout  & ((\stage456_b|STAGE4_PIPELINE|ALUC [3]) # ((\alu_b|alu|Mux1~4_combout )))) # (!\alu_b|alu|Mux4~2_combout  & (((\alu_b|alu|Add2~28_combout )) # (!\stage456_b|STAGE4_PIPELINE|ALUC [3])))

	.dataa(\alu_b|alu|Mux4~2_combout ),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.datac(\alu_b|alu|Add2~28_combout ),
	.datad(\alu_b|alu|Mux1~4_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux1~5 .lut_mask = 16'hFBD9;
defparam \alu_b|alu|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N16
cycloneive_lcell_comb \alu_b|alu|Add3~16 (
// Equation(s):
// \alu_b|alu|Add3~16_combout  = (\alu_b|FF_A|out [8] & ((GND) # (!\alu_b|alu|Add3~15 ))) # (!\alu_b|FF_A|out [8] & (\alu_b|alu|Add3~15  $ (GND)))
// \alu_b|alu|Add3~17  = CARRY((\alu_b|FF_A|out [8]) # (!\alu_b|alu|Add3~15 ))

	.dataa(gnd),
	.datab(\alu_b|FF_A|out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add3~15 ),
	.combout(\alu_b|alu|Add3~16_combout ),
	.cout(\alu_b|alu|Add3~17 ));
// synopsys translate_off
defparam \alu_b|alu|Add3~16 .lut_mask = 16'h3CCF;
defparam \alu_b|alu|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N18
cycloneive_lcell_comb \alu_b|alu|Add3~18 (
// Equation(s):
// \alu_b|alu|Add3~18_combout  = (\alu_b|FF_A|out [9] & (\alu_b|alu|Add3~17  & VCC)) # (!\alu_b|FF_A|out [9] & (!\alu_b|alu|Add3~17 ))
// \alu_b|alu|Add3~19  = CARRY((!\alu_b|FF_A|out [9] & !\alu_b|alu|Add3~17 ))

	.dataa(\alu_b|FF_A|out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add3~17 ),
	.combout(\alu_b|alu|Add3~18_combout ),
	.cout(\alu_b|alu|Add3~19 ));
// synopsys translate_off
defparam \alu_b|alu|Add3~18 .lut_mask = 16'hA505;
defparam \alu_b|alu|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N20
cycloneive_lcell_comb \alu_b|alu|Add3~20 (
// Equation(s):
// \alu_b|alu|Add3~20_combout  = (\alu_b|FF_A|out [10] & ((GND) # (!\alu_b|alu|Add3~19 ))) # (!\alu_b|FF_A|out [10] & (\alu_b|alu|Add3~19  $ (GND)))
// \alu_b|alu|Add3~21  = CARRY((\alu_b|FF_A|out [10]) # (!\alu_b|alu|Add3~19 ))

	.dataa(gnd),
	.datab(\alu_b|FF_A|out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add3~19 ),
	.combout(\alu_b|alu|Add3~20_combout ),
	.cout(\alu_b|alu|Add3~21 ));
// synopsys translate_off
defparam \alu_b|alu|Add3~20 .lut_mask = 16'h3CCF;
defparam \alu_b|alu|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N22
cycloneive_lcell_comb \alu_b|alu|Add3~22 (
// Equation(s):
// \alu_b|alu|Add3~22_combout  = (\alu_b|FF_A|out [11] & (\alu_b|alu|Add3~21  & VCC)) # (!\alu_b|FF_A|out [11] & (!\alu_b|alu|Add3~21 ))
// \alu_b|alu|Add3~23  = CARRY((!\alu_b|FF_A|out [11] & !\alu_b|alu|Add3~21 ))

	.dataa(gnd),
	.datab(\alu_b|FF_A|out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add3~21 ),
	.combout(\alu_b|alu|Add3~22_combout ),
	.cout(\alu_b|alu|Add3~23 ));
// synopsys translate_off
defparam \alu_b|alu|Add3~22 .lut_mask = 16'hC303;
defparam \alu_b|alu|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N24
cycloneive_lcell_comb \alu_b|alu|Add3~24 (
// Equation(s):
// \alu_b|alu|Add3~24_combout  = (\alu_b|FF_A|out [12] & ((GND) # (!\alu_b|alu|Add3~23 ))) # (!\alu_b|FF_A|out [12] & (\alu_b|alu|Add3~23  $ (GND)))
// \alu_b|alu|Add3~25  = CARRY((\alu_b|FF_A|out [12]) # (!\alu_b|alu|Add3~23 ))

	.dataa(gnd),
	.datab(\alu_b|FF_A|out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add3~23 ),
	.combout(\alu_b|alu|Add3~24_combout ),
	.cout(\alu_b|alu|Add3~25 ));
// synopsys translate_off
defparam \alu_b|alu|Add3~24 .lut_mask = 16'h3CCF;
defparam \alu_b|alu|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N26
cycloneive_lcell_comb \alu_b|alu|Add3~26 (
// Equation(s):
// \alu_b|alu|Add3~26_combout  = (\alu_b|FF_A|out [13] & (\alu_b|alu|Add3~25  & VCC)) # (!\alu_b|FF_A|out [13] & (!\alu_b|alu|Add3~25 ))
// \alu_b|alu|Add3~27  = CARRY((!\alu_b|FF_A|out [13] & !\alu_b|alu|Add3~25 ))

	.dataa(\alu_b|FF_A|out [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add3~25 ),
	.combout(\alu_b|alu|Add3~26_combout ),
	.cout(\alu_b|alu|Add3~27 ));
// synopsys translate_off
defparam \alu_b|alu|Add3~26 .lut_mask = 16'hA505;
defparam \alu_b|alu|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N28
cycloneive_lcell_comb \alu_b|alu|Add3~28 (
// Equation(s):
// \alu_b|alu|Add3~28_combout  = (\alu_b|FF_A|out [14] & ((GND) # (!\alu_b|alu|Add3~27 ))) # (!\alu_b|FF_A|out [14] & (\alu_b|alu|Add3~27  $ (GND)))
// \alu_b|alu|Add3~29  = CARRY((\alu_b|FF_A|out [14]) # (!\alu_b|alu|Add3~27 ))

	.dataa(\alu_b|FF_A|out [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add3~27 ),
	.combout(\alu_b|alu|Add3~28_combout ),
	.cout(\alu_b|alu|Add3~29 ));
// synopsys translate_off
defparam \alu_b|alu|Add3~28 .lut_mask = 16'h5AAF;
defparam \alu_b|alu|Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N12
cycloneive_lcell_comb \alu_b|alu|Mux1~0 (
// Equation(s):
// \alu_b|alu|Mux1~0_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [0] & (\stage456_b|STAGE4_PIPELINE|ALUC [2] & ((!\alu_b|alu|Mux4~2_combout )))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & (\alu_b|alu|Mux4~2_combout  & ((\alu_b|alu|Add3~28_combout ) # 
// (!\stage456_b|STAGE4_PIPELINE|ALUC [2]))))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [2]),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datac(\alu_b|alu|Add3~28_combout ),
	.datad(\alu_b|alu|Mux4~2_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux1~0 .lut_mask = 16'h3188;
defparam \alu_b|alu|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N14
cycloneive_lcell_comb \alu_b|alu|Mux1~1 (
// Equation(s):
// \alu_b|alu|Mux1~1_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [0] & (((\alu_b|alu|Mux4~2_combout ) # (\alu_b|FF_B|out [14])))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & (\alu_b|FF_A|out [14] & (!\alu_b|alu|Mux4~2_combout )))

	.dataa(\alu_b|FF_A|out [14]),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datac(\alu_b|alu|Mux4~2_combout ),
	.datad(\alu_b|FF_B|out [14]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux1~1 .lut_mask = 16'hCEC2;
defparam \alu_b|alu|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N14
cycloneive_lcell_comb \alu_b|alu|Add1~14 (
// Equation(s):
// \alu_b|alu|Add1~14_combout  = (\alu_b|alu|Add0~14_combout  & (!\alu_b|alu|Add1~13 )) # (!\alu_b|alu|Add0~14_combout  & ((\alu_b|alu|Add1~13 ) # (GND)))
// \alu_b|alu|Add1~15  = CARRY((!\alu_b|alu|Add1~13 ) # (!\alu_b|alu|Add0~14_combout ))

	.dataa(gnd),
	.datab(\alu_b|alu|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add1~13 ),
	.combout(\alu_b|alu|Add1~14_combout ),
	.cout(\alu_b|alu|Add1~15 ));
// synopsys translate_off
defparam \alu_b|alu|Add1~14 .lut_mask = 16'h3C3F;
defparam \alu_b|alu|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N16
cycloneive_lcell_comb \alu_b|alu|Add1~16 (
// Equation(s):
// \alu_b|alu|Add1~16_combout  = (\alu_b|alu|Add0~16_combout  & (\alu_b|alu|Add1~15  $ (GND))) # (!\alu_b|alu|Add0~16_combout  & (!\alu_b|alu|Add1~15  & VCC))
// \alu_b|alu|Add1~17  = CARRY((\alu_b|alu|Add0~16_combout  & !\alu_b|alu|Add1~15 ))

	.dataa(gnd),
	.datab(\alu_b|alu|Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add1~15 ),
	.combout(\alu_b|alu|Add1~16_combout ),
	.cout(\alu_b|alu|Add1~17 ));
// synopsys translate_off
defparam \alu_b|alu|Add1~16 .lut_mask = 16'hC30C;
defparam \alu_b|alu|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N18
cycloneive_lcell_comb \alu_b|alu|Add1~18 (
// Equation(s):
// \alu_b|alu|Add1~18_combout  = (\alu_b|alu|Add0~18_combout  & (!\alu_b|alu|Add1~17 )) # (!\alu_b|alu|Add0~18_combout  & ((\alu_b|alu|Add1~17 ) # (GND)))
// \alu_b|alu|Add1~19  = CARRY((!\alu_b|alu|Add1~17 ) # (!\alu_b|alu|Add0~18_combout ))

	.dataa(gnd),
	.datab(\alu_b|alu|Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add1~17 ),
	.combout(\alu_b|alu|Add1~18_combout ),
	.cout(\alu_b|alu|Add1~19 ));
// synopsys translate_off
defparam \alu_b|alu|Add1~18 .lut_mask = 16'h3C3F;
defparam \alu_b|alu|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N20
cycloneive_lcell_comb \alu_b|alu|Add1~20 (
// Equation(s):
// \alu_b|alu|Add1~20_combout  = (\alu_b|alu|Add0~20_combout  & (\alu_b|alu|Add1~19  $ (GND))) # (!\alu_b|alu|Add0~20_combout  & (!\alu_b|alu|Add1~19  & VCC))
// \alu_b|alu|Add1~21  = CARRY((\alu_b|alu|Add0~20_combout  & !\alu_b|alu|Add1~19 ))

	.dataa(\alu_b|alu|Add0~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add1~19 ),
	.combout(\alu_b|alu|Add1~20_combout ),
	.cout(\alu_b|alu|Add1~21 ));
// synopsys translate_off
defparam \alu_b|alu|Add1~20 .lut_mask = 16'hA50A;
defparam \alu_b|alu|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N22
cycloneive_lcell_comb \alu_b|alu|Add1~22 (
// Equation(s):
// \alu_b|alu|Add1~22_combout  = (\alu_b|alu|Add0~22_combout  & (!\alu_b|alu|Add1~21 )) # (!\alu_b|alu|Add0~22_combout  & ((\alu_b|alu|Add1~21 ) # (GND)))
// \alu_b|alu|Add1~23  = CARRY((!\alu_b|alu|Add1~21 ) # (!\alu_b|alu|Add0~22_combout ))

	.dataa(gnd),
	.datab(\alu_b|alu|Add0~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add1~21 ),
	.combout(\alu_b|alu|Add1~22_combout ),
	.cout(\alu_b|alu|Add1~23 ));
// synopsys translate_off
defparam \alu_b|alu|Add1~22 .lut_mask = 16'h3C3F;
defparam \alu_b|alu|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N24
cycloneive_lcell_comb \alu_b|alu|Add1~24 (
// Equation(s):
// \alu_b|alu|Add1~24_combout  = (\alu_b|alu|Add0~24_combout  & (\alu_b|alu|Add1~23  $ (GND))) # (!\alu_b|alu|Add0~24_combout  & (!\alu_b|alu|Add1~23  & VCC))
// \alu_b|alu|Add1~25  = CARRY((\alu_b|alu|Add0~24_combout  & !\alu_b|alu|Add1~23 ))

	.dataa(\alu_b|alu|Add0~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add1~23 ),
	.combout(\alu_b|alu|Add1~24_combout ),
	.cout(\alu_b|alu|Add1~25 ));
// synopsys translate_off
defparam \alu_b|alu|Add1~24 .lut_mask = 16'hA50A;
defparam \alu_b|alu|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N26
cycloneive_lcell_comb \alu_b|alu|Add1~26 (
// Equation(s):
// \alu_b|alu|Add1~26_combout  = (\alu_b|alu|Add0~26_combout  & (!\alu_b|alu|Add1~25 )) # (!\alu_b|alu|Add0~26_combout  & ((\alu_b|alu|Add1~25 ) # (GND)))
// \alu_b|alu|Add1~27  = CARRY((!\alu_b|alu|Add1~25 ) # (!\alu_b|alu|Add0~26_combout ))

	.dataa(\alu_b|alu|Add0~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add1~25 ),
	.combout(\alu_b|alu|Add1~26_combout ),
	.cout(\alu_b|alu|Add1~27 ));
// synopsys translate_off
defparam \alu_b|alu|Add1~26 .lut_mask = 16'h5A5F;
defparam \alu_b|alu|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N28
cycloneive_lcell_comb \alu_b|alu|Add1~28 (
// Equation(s):
// \alu_b|alu|Add1~28_combout  = (\alu_b|alu|Add0~28_combout  & (\alu_b|alu|Add1~27  $ (GND))) # (!\alu_b|alu|Add0~28_combout  & (!\alu_b|alu|Add1~27  & VCC))
// \alu_b|alu|Add1~29  = CARRY((\alu_b|alu|Add0~28_combout  & !\alu_b|alu|Add1~27 ))

	.dataa(gnd),
	.datab(\alu_b|alu|Add0~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add1~27 ),
	.combout(\alu_b|alu|Add1~28_combout ),
	.cout(\alu_b|alu|Add1~29 ));
// synopsys translate_off
defparam \alu_b|alu|Add1~28 .lut_mask = 16'hC30C;
defparam \alu_b|alu|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N24
cycloneive_lcell_comb \alu_b|alu|Mux1~2 (
// Equation(s):
// \alu_b|alu|Mux1~2_combout  = (\alu_b|alu|Mux4~2_combout  & ((\stage456_b|STAGE4_PIPELINE|ALUC [1]) # ((\alu_b|alu|Add1~28_combout ) # (!\alu_b|alu|Mux1~1_combout )))) # (!\alu_b|alu|Mux4~2_combout  & (\stage456_b|STAGE4_PIPELINE|ALUC [1] $ 
// ((\alu_b|alu|Mux1~1_combout ))))

	.dataa(\alu_b|alu|Mux4~2_combout ),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.datac(\alu_b|alu|Mux1~1_combout ),
	.datad(\alu_b|alu|Add1~28_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux1~2 .lut_mask = 16'hBE9E;
defparam \alu_b|alu|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N4
cycloneive_lcell_comb \alu_b|alu|Mux1~6 (
// Equation(s):
// \alu_b|alu|Mux1~6_combout  = (\alu_b|alu|Mux1~5_combout  & ((\stage456_b|STAGE4_PIPELINE|ALUC [3] & (\alu_b|alu|Mux1~0_combout )) # (!\stage456_b|STAGE4_PIPELINE|ALUC [3] & ((\alu_b|alu|Mux1~2_combout )))))

	.dataa(\alu_b|alu|Mux1~5_combout ),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.datac(\alu_b|alu|Mux1~0_combout ),
	.datad(\alu_b|alu|Mux1~2_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux1~6 .lut_mask = 16'hA280;
defparam \alu_b|alu|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N0
cycloneive_lcell_comb \alu_b|FF_C|out[14]~13 (
// Equation(s):
// \alu_b|FF_C|out[14]~13_combout  = (\stage456_b|STAGE4_PIPELINE|SH [0] & ((\alu_b|alu|Mux2~7_combout ))) # (!\stage456_b|STAGE4_PIPELINE|SH [0] & (\alu_b|alu|Mux1~6_combout ))

	.dataa(\stage456_b|STAGE4_PIPELINE|SH [0]),
	.datab(\alu_b|alu|Mux1~6_combout ),
	.datac(gnd),
	.datad(\alu_b|alu|Mux2~7_combout ),
	.cin(gnd),
	.combout(\alu_b|FF_C|out[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|FF_C|out[14]~13 .lut_mask = 16'hEE44;
defparam \alu_b|FF_C|out[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N18
cycloneive_lcell_comb \stage456_b|inst|K_out[15]~feeder (
// Equation(s):
// \stage456_b|inst|K_out[15]~feeder_combout  = \inst_rom_b|altsyncram_component|auto_generated|q_a [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\stage456_b|inst|K_out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|inst|K_out[15]~feeder .lut_mask = 16'hFF00;
defparam \stage456_b|inst|K_out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N19
dffeas \stage456_b|inst|K_out[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|inst|K_out[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|inst|K_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|inst|K_out[15] .is_wysiwyg = "true";
defparam \stage456_b|inst|K_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
cycloneive_lcell_comb \regBank|inst31|B3[15]~feeder (
// Equation(s):
// \regBank|inst31|B3[15]~feeder_combout  = \regBank|inst66|data_bus[15]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[15]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst31|B3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst31|B3[15]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst31|B3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N11
dffeas \regBank|inst31|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst31|B3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst31|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst31|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst31|B3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N24
cycloneive_lcell_comb \regBank|inst23|B3[15]~feeder (
// Equation(s):
// \regBank|inst23|B3[15]~feeder_combout  = \regBank|inst66|data_bus[15]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[15]~0_combout ),
	.cin(gnd),
	.combout(\regBank|inst23|B3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst23|B3[15]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst23|B3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N25
dffeas \regBank|inst23|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst23|B3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst23|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst23|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst23|B3[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N27
dffeas \regBank|inst59|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst59|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst59|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst59|B3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~670 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~670_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst59|B3 [15]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst23|B3 [15])))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst23|B3 [15]),
	.datac(\regBank|inst59|B3 [15]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~670_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~670 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[15]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N17
dffeas \regBank|inst27|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst27|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst27|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst27|B3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~671 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~671_combout  = (\alu_b|kmux_b|A_bus[15]~670_combout  & ((\regBank|inst31|B3 [15]) # ((\stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\alu_b|kmux_b|A_bus[15]~670_combout  & (((\regBank|inst27|B3 [15] & 
// !\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\regBank|inst31|B3 [15]),
	.datab(\alu_b|kmux_b|A_bus[15]~670_combout ),
	.datac(\regBank|inst27|B3 [15]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~671_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~671 .lut_mask = 16'hCCB8;
defparam \alu_b|kmux_b|A_bus[15]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N22
cycloneive_lcell_comb \regBank|inst22|B3[15]~feeder (
// Equation(s):
// \regBank|inst22|B3[15]~feeder_combout  = \regBank|inst66|data_bus[15]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[15]~0_combout ),
	.cin(gnd),
	.combout(\regBank|inst22|B3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst22|B3[15]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst22|B3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N23
dffeas \regBank|inst22|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst22|B3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst22|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst22|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst22|B3[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N15
dffeas \regBank|inst30|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst30|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst30|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst30|B3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N18
cycloneive_lcell_comb \regBank|inst26|B3[15]~feeder (
// Equation(s):
// \regBank|inst26|B3[15]~feeder_combout  = \regBank|inst66|data_bus[15]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[15]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst26|B3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst26|B3[15]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst26|B3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N19
dffeas \regBank|inst26|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst26|B3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst26|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst26|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst26|B3[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N29
dffeas \regBank|inst58|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst58|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst58|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst58|B3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~663 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~663_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\regBank|inst58|B3 [15] & \stage456_b|STAGE3_PIPELINE|busA [2])))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst26|B3 [15]) # 
// ((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst26|B3 [15]),
	.datac(\regBank|inst58|B3 [15]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~663_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~663 .lut_mask = 16'hE455;
defparam \alu_b|kmux_b|A_bus[15]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~664 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~664_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[15]~663_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[15]~663_combout  & ((\regBank|inst30|B3 [15]))) # 
// (!\alu_b|kmux_b|A_bus[15]~663_combout  & (\regBank|inst22|B3 [15]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst22|B3 [15]),
	.datac(\regBank|inst30|B3 [15]),
	.datad(\alu_b|kmux_b|A_bus[15]~663_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~664_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~664 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[15]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneive_lcell_comb \regBank|inst57|B3[15]~feeder (
// Equation(s):
// \regBank|inst57|B3[15]~feeder_combout  = \regBank|inst66|data_bus[15]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[15]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst57|B3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst57|B3[15]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst57|B3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N19
dffeas \regBank|inst57|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst57|B3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst57|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst57|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst57|B3[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N5
dffeas \regBank|inst21|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst21|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst21|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst21|B3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~665 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~665_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst57|B3 [15])) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst21|B3 [15]))))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst57|B3 [15]),
	.datac(\regBank|inst21|B3 [15]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~665_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~665 .lut_mask = 16'h88F5;
defparam \alu_b|kmux_b|A_bus[15]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N24
cycloneive_lcell_comb \regBank|inst25|B3[15]~feeder (
// Equation(s):
// \regBank|inst25|B3[15]~feeder_combout  = \regBank|inst66|data_bus[15]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[15]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst25|B3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst25|B3[15]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst25|B3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N25
dffeas \regBank|inst25|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst25|B3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst25|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst25|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst25|B3[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N23
dffeas \regBank|inst29|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst29|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst29|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst29|B3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~666 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~666_combout  = (\alu_b|kmux_b|A_bus[15]~665_combout  & (((\regBank|inst29|B3 [15]) # (\stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\alu_b|kmux_b|A_bus[15]~665_combout  & (\regBank|inst25|B3 [15] & 
// ((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\alu_b|kmux_b|A_bus[15]~665_combout ),
	.datab(\regBank|inst25|B3 [15]),
	.datac(\regBank|inst29|B3 [15]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~666_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~666 .lut_mask = 16'hAAE4;
defparam \alu_b|kmux_b|A_bus[15]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N2
cycloneive_lcell_comb \regBank|inst20|B3[15]~feeder (
// Equation(s):
// \regBank|inst20|B3[15]~feeder_combout  = \regBank|inst66|data_bus[15]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[15]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst20|B3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst20|B3[15]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst20|B3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N3
dffeas \regBank|inst20|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst20|B3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst20|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst20|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst20|B3[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N5
dffeas \regBank|inst28|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst28|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst28|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst28|B3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N30
cycloneive_lcell_comb \regBank|inst24|B3[15]~feeder (
// Equation(s):
// \regBank|inst24|B3[15]~feeder_combout  = \regBank|inst66|data_bus[15]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[15]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst24|B3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst24|B3[15]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst24|B3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N31
dffeas \regBank|inst24|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst24|B3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst24|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst24|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst24|B3[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N1
dffeas \regBank|inst56|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst56|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst56|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst56|B3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~667 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~667_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst56|B3 [15]))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst24|B3 [15])))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\regBank|inst24|B3 [15]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst56|B3 [15]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~667_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~667 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[15]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~668 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~668_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[15]~667_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[15]~667_combout  & ((\regBank|inst28|B3 [15]))) # 
// (!\alu_b|kmux_b|A_bus[15]~667_combout  & (\regBank|inst20|B3 [15]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst20|B3 [15]),
	.datac(\regBank|inst28|B3 [15]),
	.datad(\alu_b|kmux_b|A_bus[15]~667_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~668_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~668 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[15]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~669 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~669_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[15]~668_combout ))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & (\alu_b|kmux_b|A_bus[15]~666_combout )))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [1] & (!\stage456_b|STAGE3_PIPELINE|busA [0]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\alu_b|kmux_b|A_bus[15]~666_combout ),
	.datad(\alu_b|kmux_b|A_bus[15]~668_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~669_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~669 .lut_mask = 16'hB931;
defparam \alu_b|kmux_b|A_bus[15]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~672 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~672_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[15]~669_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[15]~669_combout  & (\alu_b|kmux_b|A_bus[15]~671_combout )) # 
// (!\alu_b|kmux_b|A_bus[15]~669_combout  & ((\alu_b|kmux_b|A_bus[15]~664_combout )))))

	.dataa(\alu_b|kmux_b|A_bus[15]~671_combout ),
	.datab(\alu_b|kmux_b|A_bus[15]~664_combout ),
	.datac(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datad(\alu_b|kmux_b|A_bus[15]~669_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~672_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~672 .lut_mask = 16'hFA0C;
defparam \alu_b|kmux_b|A_bus[15]~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N10
cycloneive_lcell_comb \regBank|inst14|B3[15]~feeder (
// Equation(s):
// \regBank|inst14|B3[15]~feeder_combout  = \regBank|inst66|data_bus[15]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[15]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst14|B3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst14|B3[15]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst14|B3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N11
dffeas \regBank|inst14|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst14|B3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst14|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst14|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst14|B3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N26
cycloneive_lcell_comb \regBank|inst13|B3[15]~feeder (
// Equation(s):
// \regBank|inst13|B3[15]~feeder_combout  = \regBank|inst66|data_bus[15]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[15]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst13|B3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst13|B3[15]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst13|B3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N27
dffeas \regBank|inst13|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst13|B3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst13|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst13|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst13|B3[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N25
dffeas \regBank|inst12|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst12|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst12|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst12|B3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N24
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~660 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~660_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst12|B3 [15]))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst13|B3 [15])))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [1] & (((!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\regBank|inst13|B3 [15]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\regBank|inst12|B3 [15]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~660_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~660 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[15]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N1
dffeas \regBank|inst15|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst15|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst15|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst15|B3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~661 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~661_combout  = (\alu_b|kmux_b|A_bus[15]~660_combout  & (((\regBank|inst15|B3 [15]) # (\stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\alu_b|kmux_b|A_bus[15]~660_combout  & (\regBank|inst14|B3 [15] & 
// ((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\regBank|inst14|B3 [15]),
	.datab(\alu_b|kmux_b|A_bus[15]~660_combout ),
	.datac(\regBank|inst15|B3 [15]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~661_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~661 .lut_mask = 16'hCCE2;
defparam \alu_b|kmux_b|A_bus[15]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N3
dffeas \regBank|inst60|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst60|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst60|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst60|B3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N0
cycloneive_lcell_comb \regBank|inst9|B3[15]~feeder (
// Equation(s):
// \regBank|inst9|B3[15]~feeder_combout  = \regBank|inst66|data_bus[15]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[15]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst9|B3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst9|B3[15]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst9|B3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N1
dffeas \regBank|inst9|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst9|B3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst9|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst9|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst9|B3[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N27
dffeas \regBank|inst8|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst8|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst8|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst8|B3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~645 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~645_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\regBank|inst8|B3 [15] & \stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst9|B3 [15]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst9|B3 [15]),
	.datac(\regBank|inst8|B3 [15]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~645_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~645 .lut_mask = 16'hE455;
defparam \alu_b|kmux_b|A_bus[15]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N7
dffeas \regBank|inst11|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst11|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst11|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst11|B3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N30
cycloneive_lcell_comb \regBank|inst10|B3[15]~feeder (
// Equation(s):
// \regBank|inst10|B3[15]~feeder_combout  = \regBank|inst66|data_bus[15]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[15]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst10|B3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst10|B3[15]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst10|B3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N31
dffeas \regBank|inst10|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst10|B3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst10|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst10|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst10|B3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~646 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~646_combout  = (\alu_b|kmux_b|A_bus[15]~645_combout  & ((\stage456_b|STAGE3_PIPELINE|busA [1]) # ((\regBank|inst11|B3 [15])))) # (!\alu_b|kmux_b|A_bus[15]~645_combout  & (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst10|B3 
// [15]))))

	.dataa(\alu_b|kmux_b|A_bus[15]~645_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\regBank|inst11|B3 [15]),
	.datad(\regBank|inst10|B3 [15]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~646_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~646 .lut_mask = 16'hB9A8;
defparam \alu_b|kmux_b|A_bus[15]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~647 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~647_combout  = (\alu_b|FF_A|out[5]~3_combout  & ((\alu_b|FF_A|out[5]~2_combout ) # ((\regBank|inst60|B3 [15])))) # (!\alu_b|FF_A|out[5]~3_combout  & (!\alu_b|FF_A|out[5]~2_combout  & ((\alu_b|kmux_b|A_bus[15]~646_combout ))))

	.dataa(\alu_b|FF_A|out[5]~3_combout ),
	.datab(\alu_b|FF_A|out[5]~2_combout ),
	.datac(\regBank|inst60|B3 [15]),
	.datad(\alu_b|kmux_b|A_bus[15]~646_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~647_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~647 .lut_mask = 16'hB9A8;
defparam \alu_b|kmux_b|A_bus[15]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N16
cycloneive_lcell_comb \regBank|inst17|B3[15]~feeder (
// Equation(s):
// \regBank|inst17|B3[15]~feeder_combout  = \regBank|inst66|data_bus[15]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[15]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst17|B3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst17|B3[15]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst17|B3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N17
dffeas \regBank|inst17|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst17|B3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst17|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst17|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst17|B3[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N23
dffeas \regBank|inst19|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst19|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst19|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst19|B3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N30
cycloneive_lcell_comb \regBank|inst16|B3[15]~feeder (
// Equation(s):
// \regBank|inst16|B3[15]~feeder_combout  = \regBank|inst66|data_bus[15]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[15]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst16|B3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst16|B3[15]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst16|B3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N31
dffeas \regBank|inst16|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst16|B3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst16|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst16|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst16|B3[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N5
dffeas \regBank|inst18|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst18|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst18|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst18|B3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~643 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~643_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst16|B3 [15])) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst18|B3 [15]))))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [0] & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\regBank|inst16|B3 [15]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst18|B3 [15]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~643_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~643 .lut_mask = 16'h88F3;
defparam \alu_b|kmux_b|A_bus[15]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~644 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~644_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[15]~643_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[15]~643_combout  & ((\regBank|inst19|B3 [15]))) # 
// (!\alu_b|kmux_b|A_bus[15]~643_combout  & (\regBank|inst17|B3 [15]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst17|B3 [15]),
	.datac(\regBank|inst19|B3 [15]),
	.datad(\alu_b|kmux_b|A_bus[15]~643_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~644_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~644 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[15]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~648 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~648_combout  = (\alu_b|kmux_b|A_bus[15]~647_combout  & ((\regBank|inst61|B3 [15]) # ((!\alu_b|FF_A|out[5]~2_combout )))) # (!\alu_b|kmux_b|A_bus[15]~647_combout  & (((\alu_b|kmux_b|A_bus[15]~644_combout  & 
// \alu_b|FF_A|out[5]~2_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[15]~647_combout ),
	.datab(\regBank|inst61|B3 [15]),
	.datac(\alu_b|kmux_b|A_bus[15]~644_combout ),
	.datad(\alu_b|FF_A|out[5]~2_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~648_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~648 .lut_mask = 16'hD8AA;
defparam \alu_b|kmux_b|A_bus[15]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneive_lcell_comb \regBank|inst50|B3[15]~feeder (
// Equation(s):
// \regBank|inst50|B3[15]~feeder_combout  = \regBank|inst66|data_bus[15]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[15]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst50|B3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst50|B3[15]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst50|B3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N17
dffeas \regBank|inst50|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst50|B3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst50|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst50|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst50|B3[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N23
dffeas \regBank|inst42|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst42|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst42|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst42|B3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~649 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~649_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst42|B3 [15]))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst50|B3 [15])))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst50|B3 [15]),
	.datac(\regBank|inst42|B3 [15]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~649_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~649 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[15]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N21
dffeas \regBank|inst54|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst54|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst54|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst54|B3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
cycloneive_lcell_comb \regBank|inst46|B3[15]~feeder (
// Equation(s):
// \regBank|inst46|B3[15]~feeder_combout  = \regBank|inst66|data_bus[15]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[15]~0_combout ),
	.cin(gnd),
	.combout(\regBank|inst46|B3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst46|B3[15]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst46|B3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N7
dffeas \regBank|inst46|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst46|B3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst46|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst46|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst46|B3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~650 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~650_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (\alu_b|kmux_b|A_bus[15]~649_combout )) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[15]~649_combout  & (\regBank|inst54|B3 [15])) # 
// (!\alu_b|kmux_b|A_bus[15]~649_combout  & ((\regBank|inst46|B3 [15])))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\alu_b|kmux_b|A_bus[15]~649_combout ),
	.datac(\regBank|inst54|B3 [15]),
	.datad(\regBank|inst46|B3 [15]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~650_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~650 .lut_mask = 16'hD9C8;
defparam \alu_b|kmux_b|A_bus[15]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
cycloneive_lcell_comb \regBank|inst49|B3[15]~feeder (
// Equation(s):
// \regBank|inst49|B3[15]~feeder_combout  = \regBank|inst66|data_bus[15]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[15]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst49|B3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst49|B3[15]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst49|B3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N25
dffeas \regBank|inst49|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst49|B3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst49|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst49|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst49|B3[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N19
dffeas \regBank|inst53|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst53|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst53|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst53|B3[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N1
dffeas \regBank|inst41|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst41|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst41|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst41|B3[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N3
dffeas \regBank|inst45|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst45|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst45|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst45|B3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~651 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~651_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst41|B3 [15])) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst45|B3 [15]))))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst41|B3 [15]),
	.datac(\regBank|inst45|B3 [15]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~651_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~651 .lut_mask = 16'h88F5;
defparam \alu_b|kmux_b|A_bus[15]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~652 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~652_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[15]~651_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[15]~651_combout  & ((\regBank|inst53|B3 [15]))) # 
// (!\alu_b|kmux_b|A_bus[15]~651_combout  & (\regBank|inst49|B3 [15]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst49|B3 [15]),
	.datac(\regBank|inst53|B3 [15]),
	.datad(\alu_b|kmux_b|A_bus[15]~651_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~652_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~652 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[15]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N24
cycloneive_lcell_comb \regBank|inst44|B3[15]~feeder (
// Equation(s):
// \regBank|inst44|B3[15]~feeder_combout  = \regBank|inst66|data_bus[15]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[15]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst44|B3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst44|B3[15]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst44|B3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N25
dffeas \regBank|inst44|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst44|B3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst44|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst44|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst44|B3[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N15
dffeas \regBank|inst52|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst52|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst52|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst52|B3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N16
cycloneive_lcell_comb \regBank|inst48|B3[15]~feeder (
// Equation(s):
// \regBank|inst48|B3[15]~feeder_combout  = \regBank|inst66|data_bus[15]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[15]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst48|B3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst48|B3[15]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst48|B3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N17
dffeas \regBank|inst48|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst48|B3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst48|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst48|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst48|B3[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y17_N31
dffeas \regBank|inst40|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst40|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst40|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst40|B3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~653 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~653_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst40|B3 [15]))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst48|B3 [15])))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst48|B3 [15]),
	.datac(\regBank|inst40|B3 [15]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~653_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~653 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[15]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~654 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~654_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[15]~653_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[15]~653_combout  & ((\regBank|inst52|B3 [15]))) # 
// (!\alu_b|kmux_b|A_bus[15]~653_combout  & (\regBank|inst44|B3 [15]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst44|B3 [15]),
	.datac(\regBank|inst52|B3 [15]),
	.datad(\alu_b|kmux_b|A_bus[15]~653_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~654_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~654 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[15]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N20
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~655 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~655_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[15]~654_combout ))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & (\alu_b|kmux_b|A_bus[15]~652_combout )))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [1] & (((!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\alu_b|kmux_b|A_bus[15]~652_combout ),
	.datab(\alu_b|kmux_b|A_bus[15]~654_combout ),
	.datac(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~655_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~655 .lut_mask = 16'hC0AF;
defparam \alu_b|kmux_b|A_bus[15]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneive_lcell_comb \regBank|inst51|B3[15]~feeder (
// Equation(s):
// \regBank|inst51|B3[15]~feeder_combout  = \regBank|inst66|data_bus[15]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[15]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst51|B3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst51|B3[15]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst51|B3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N19
dffeas \regBank|inst51|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst51|B3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst51|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst51|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst51|B3[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N11
dffeas \regBank|inst55|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst55|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst55|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst55|B3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneive_lcell_comb \regBank|inst47|B3[15]~feeder (
// Equation(s):
// \regBank|inst47|B3[15]~feeder_combout  = \regBank|inst66|data_bus[15]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[15]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst47|B3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst47|B3[15]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst47|B3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N3
dffeas \regBank|inst47|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst47|B3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst47|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst47|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst47|B3[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N13
dffeas \regBank|inst43|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst43|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst43|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst43|B3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~656 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~656_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\regBank|inst43|B3 [15] & \stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst47|B3 [15]) # 
// ((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\regBank|inst47|B3 [15]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst43|B3 [15]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~656_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~656 .lut_mask = 16'hE233;
defparam \alu_b|kmux_b|A_bus[15]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~657 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~657_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[15]~656_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[15]~656_combout  & ((\regBank|inst55|B3 [15]))) # 
// (!\alu_b|kmux_b|A_bus[15]~656_combout  & (\regBank|inst51|B3 [15]))))

	.dataa(\regBank|inst51|B3 [15]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst55|B3 [15]),
	.datad(\alu_b|kmux_b|A_bus[15]~656_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~657_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~657 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[15]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~658 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~658_combout  = (\alu_b|kmux_b|A_bus[15]~655_combout  & (((\stage456_b|STAGE3_PIPELINE|busA [1]) # (\alu_b|kmux_b|A_bus[15]~657_combout )))) # (!\alu_b|kmux_b|A_bus[15]~655_combout  & (\alu_b|kmux_b|A_bus[15]~650_combout  & 
// (!\stage456_b|STAGE3_PIPELINE|busA [1])))

	.dataa(\alu_b|kmux_b|A_bus[15]~650_combout ),
	.datab(\alu_b|kmux_b|A_bus[15]~655_combout ),
	.datac(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datad(\alu_b|kmux_b|A_bus[15]~657_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~658_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~658 .lut_mask = 16'hCEC2;
defparam \alu_b|kmux_b|A_bus[15]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N8
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~659 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~659_combout  = (\alu_b|FF_A|out[5]~4_combout  & ((\alu_b|FF_A|out[5]~1_combout ) # ((\alu_b|kmux_b|A_bus[15]~648_combout )))) # (!\alu_b|FF_A|out[5]~4_combout  & (!\alu_b|FF_A|out[5]~1_combout  & 
// ((\alu_b|kmux_b|A_bus[15]~658_combout ))))

	.dataa(\alu_b|FF_A|out[5]~4_combout ),
	.datab(\alu_b|FF_A|out[5]~1_combout ),
	.datac(\alu_b|kmux_b|A_bus[15]~648_combout ),
	.datad(\alu_b|kmux_b|A_bus[15]~658_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~659_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~659 .lut_mask = 16'hB9A8;
defparam \alu_b|kmux_b|A_bus[15]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N12
cycloneive_lcell_comb \regBank|inst3|B3[15]~feeder (
// Equation(s):
// \regBank|inst3|B3[15]~feeder_combout  = \regBank|inst66|data_bus[15]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[15]~0_combout ),
	.cin(gnd),
	.combout(\regBank|inst3|B3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst3|B3[15]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst3|B3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N13
dffeas \regBank|inst3|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst3|B3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst3|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst3|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst3|B3[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N17
dffeas \regBank|inst7|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst7|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst7|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst7|B3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N30
cycloneive_lcell_comb \regBank|inst35|B3[15]~feeder (
// Equation(s):
// \regBank|inst35|B3[15]~feeder_combout  = \regBank|inst66|data_bus[15]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[15]~0_combout ),
	.cin(gnd),
	.combout(\regBank|inst35|B3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst35|B3[15]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst35|B3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N31
dffeas \regBank|inst35|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst35|B3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst35|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst35|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst35|B3[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N3
dffeas \regBank|inst39|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst39|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst39|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst39|B3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~640 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~640_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst35|B3 [15] & ((\stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (((\regBank|inst39|B3 [15]) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\regBank|inst35|B3 [15]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst39|B3 [15]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~640_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~640 .lut_mask = 16'hB833;
defparam \alu_b|kmux_b|A_bus[15]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~641 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~641_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[15]~640_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[15]~640_combout  & ((\regBank|inst7|B3 [15]))) # 
// (!\alu_b|kmux_b|A_bus[15]~640_combout  & (\regBank|inst3|B3 [15]))))

	.dataa(\regBank|inst3|B3 [15]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst7|B3 [15]),
	.datad(\alu_b|kmux_b|A_bus[15]~640_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~641_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~641 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[15]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N10
cycloneive_lcell_comb \regBank|inst36|B3[15]~feeder (
// Equation(s):
// \regBank|inst36|B3[15]~feeder_combout  = \regBank|inst66|data_bus[15]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[15]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst36|B3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst36|B3[15]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst36|B3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N11
dffeas \regBank|inst36|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst36|B3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst36|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst36|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst36|B3[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N9
dffeas \regBank|inst4|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst4|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst4|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst4|B3[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N5
dffeas \regBank|inst32|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst32|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst32|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst32|B3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N6
cycloneive_lcell_comb \regBank|inst|B3[15]~feeder (
// Equation(s):
// \regBank|inst|B3[15]~feeder_combout  = \regBank|inst66|data_bus[15]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[15]~0_combout ),
	.cin(gnd),
	.combout(\regBank|inst|B3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst|B3[15]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst|B3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N7
dffeas \regBank|inst|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst|B3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst|B3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~637 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~637_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst32|B3 [15])) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst|B3 [15]))))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [2] & (!\stage456_b|STAGE3_PIPELINE|busA [3]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst32|B3 [15]),
	.datad(\regBank|inst|B3 [15]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~637_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~637 .lut_mask = 16'hB391;
defparam \alu_b|kmux_b|A_bus[15]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~638 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~638_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[15]~637_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[15]~637_combout  & ((\regBank|inst4|B3 [15]))) # 
// (!\alu_b|kmux_b|A_bus[15]~637_combout  & (\regBank|inst36|B3 [15]))))

	.dataa(\regBank|inst36|B3 [15]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst4|B3 [15]),
	.datad(\alu_b|kmux_b|A_bus[15]~637_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~638_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~638 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[15]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N28
cycloneive_lcell_comb \regBank|inst38|B3[15]~feeder (
// Equation(s):
// \regBank|inst38|B3[15]~feeder_combout  = \regBank|inst66|data_bus[15]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[15]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst38|B3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst38|B3[15]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst38|B3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N29
dffeas \regBank|inst38|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst38|B3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst38|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst38|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst38|B3[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N15
dffeas \regBank|inst6|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst6|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst6|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst6|B3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N26
cycloneive_lcell_comb \regBank|inst34|B3[15]~feeder (
// Equation(s):
// \regBank|inst34|B3[15]~feeder_combout  = \regBank|inst66|data_bus[15]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[15]~0_combout ),
	.cin(gnd),
	.combout(\regBank|inst34|B3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst34|B3[15]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst34|B3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N27
dffeas \regBank|inst34|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst34|B3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst34|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst34|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst34|B3[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N25
dffeas \regBank|inst2|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst2|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst2|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst2|B3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N24
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~635 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~635_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst34|B3 [15])) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst2|B3 [15]))))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst34|B3 [15]),
	.datac(\regBank|inst2|B3 [15]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~635_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~635 .lut_mask = 16'h88F5;
defparam \alu_b|kmux_b|A_bus[15]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~636 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~636_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[15]~635_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[15]~635_combout  & ((\regBank|inst6|B3 [15]))) # 
// (!\alu_b|kmux_b|A_bus[15]~635_combout  & (\regBank|inst38|B3 [15]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst38|B3 [15]),
	.datac(\regBank|inst6|B3 [15]),
	.datad(\alu_b|kmux_b|A_bus[15]~635_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~636_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~636 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[15]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~639 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~639_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (\alu_b|kmux_b|A_bus[15]~638_combout  & ((\stage456_b|STAGE3_PIPELINE|busA [0])))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[15]~636_combout ) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\alu_b|kmux_b|A_bus[15]~638_combout ),
	.datab(\alu_b|kmux_b|A_bus[15]~636_combout ),
	.datac(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~639_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~639 .lut_mask = 16'hAC0F;
defparam \alu_b|kmux_b|A_bus[15]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N17
dffeas \regBank|inst37|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst37|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst37|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst37|B3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N14
cycloneive_lcell_comb \regBank|inst33|B3[15]~feeder (
// Equation(s):
// \regBank|inst33|B3[15]~feeder_combout  = \regBank|inst66|data_bus[15]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[15]~0_combout ),
	.cin(gnd),
	.combout(\regBank|inst33|B3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst33|B3[15]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst33|B3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N15
dffeas \regBank|inst33|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst33|B3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst33|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst33|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst33|B3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~633 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~633_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst33|B3 [15]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst37|B3 [15])))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [3] & (!\stage456_b|STAGE3_PIPELINE|busA [2]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst37|B3 [15]),
	.datad(\regBank|inst33|B3 [15]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~633_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~633 .lut_mask = 16'hB931;
defparam \alu_b|kmux_b|A_bus[15]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cycloneive_lcell_comb \regBank|inst1|B3[15]~feeder (
// Equation(s):
// \regBank|inst1|B3[15]~feeder_combout  = \regBank|inst66|data_bus[15]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[15]~0_combout ),
	.cin(gnd),
	.combout(\regBank|inst1|B3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst1|B3[15]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst1|B3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N1
dffeas \regBank|inst1|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst1|B3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst1|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst1|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst1|B3[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N17
dffeas \regBank|inst5|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst5|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst5|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst5|B3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~634 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~634_combout  = (\alu_b|kmux_b|A_bus[15]~633_combout  & (((\regBank|inst5|B3 [15]) # (\stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\alu_b|kmux_b|A_bus[15]~633_combout  & (\regBank|inst1|B3 [15] & ((!\stage456_b|STAGE3_PIPELINE|busA 
// [3]))))

	.dataa(\alu_b|kmux_b|A_bus[15]~633_combout ),
	.datab(\regBank|inst1|B3 [15]),
	.datac(\regBank|inst5|B3 [15]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~634_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~634 .lut_mask = 16'hAAE4;
defparam \alu_b|kmux_b|A_bus[15]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~642 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~642_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[15]~639_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[15]~639_combout  & (\alu_b|kmux_b|A_bus[15]~641_combout )) # 
// (!\alu_b|kmux_b|A_bus[15]~639_combout  & ((\alu_b|kmux_b|A_bus[15]~634_combout )))))

	.dataa(\alu_b|kmux_b|A_bus[15]~641_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\alu_b|kmux_b|A_bus[15]~639_combout ),
	.datad(\alu_b|kmux_b|A_bus[15]~634_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~642_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~642 .lut_mask = 16'hE3E0;
defparam \alu_b|kmux_b|A_bus[15]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~662 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~662_combout  = (\alu_b|FF_A|out[5]~1_combout  & ((\alu_b|kmux_b|A_bus[15]~659_combout  & (\alu_b|kmux_b|A_bus[15]~661_combout )) # (!\alu_b|kmux_b|A_bus[15]~659_combout  & ((\alu_b|kmux_b|A_bus[15]~642_combout ))))) # 
// (!\alu_b|FF_A|out[5]~1_combout  & (((\alu_b|kmux_b|A_bus[15]~659_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[15]~661_combout ),
	.datab(\alu_b|FF_A|out[5]~1_combout ),
	.datac(\alu_b|kmux_b|A_bus[15]~659_combout ),
	.datad(\alu_b|kmux_b|A_bus[15]~642_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~662_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~662 .lut_mask = 16'hBCB0;
defparam \alu_b|kmux_b|A_bus[15]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~673 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~673_combout  = (\alu_b|kmux_b|A_bus[15]~1_combout  & ((\alu_b|kmux_b|A_bus[15]~672_combout ) # ((\alu_b|kmux_b|A_bus[15]~2_combout  & \alu_b|kmux_b|A_bus[15]~662_combout )))) # (!\alu_b|kmux_b|A_bus[15]~1_combout  & 
// (\alu_b|kmux_b|A_bus[15]~2_combout  & ((\alu_b|kmux_b|A_bus[15]~662_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[15]~1_combout ),
	.datab(\alu_b|kmux_b|A_bus[15]~2_combout ),
	.datac(\alu_b|kmux_b|A_bus[15]~672_combout ),
	.datad(\alu_b|kmux_b|A_bus[15]~662_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~673_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~673 .lut_mask = 16'hECA0;
defparam \alu_b|kmux_b|A_bus[15]~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[15]~674 (
// Equation(s):
// \alu_b|kmux_b|A_bus[15]~674_combout  = (\alu_b|kmux_b|A_bus[15]~673_combout ) # ((\stage456_b|inst|K_out [15] & \stage456_b|STAGE3_PIPELINE|KMx~q ))

	.dataa(gnd),
	.datab(\stage456_b|inst|K_out [15]),
	.datac(\stage456_b|STAGE3_PIPELINE|KMx~q ),
	.datad(\alu_b|kmux_b|A_bus[15]~673_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[15]~674_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[15]~674 .lut_mask = 16'hFFC0;
defparam \alu_b|kmux_b|A_bus[15]~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N11
dffeas \alu_b|FF_A|out[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\alu_b|kmux_b|A_bus[15]~674_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_A|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_A|out[15] .is_wysiwyg = "true";
defparam \alu_b|FF_A|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N30
cycloneive_lcell_comb \alu_b|alu|Add3~30 (
// Equation(s):
// \alu_b|alu|Add3~30_combout  = \alu_b|alu|Add3~29  $ (!\alu_b|FF_A|out [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu_b|FF_A|out [15]),
	.cin(\alu_b|alu|Add3~29 ),
	.combout(\alu_b|alu|Add3~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Add3~30 .lut_mask = 16'hF00F;
defparam \alu_b|alu|Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N2
cycloneive_lcell_comb \alu_b|alu|Mux0~6 (
// Equation(s):
// \alu_b|alu|Mux0~6_combout  = (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & ((\alu_b|alu|Add3~30_combout ) # (!\stage456_b|STAGE4_PIPELINE|ALUC [2])))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [2]),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datac(\alu_b|alu|Add3~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_b|alu|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux0~6 .lut_mask = 16'h3131;
defparam \alu_b|alu|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N30
cycloneive_lcell_comb \alu_b|alu|Mux0~4 (
// Equation(s):
// \alu_b|alu|Mux0~4_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [3] & (((\stage456_b|STAGE4_PIPELINE|ALUC [0])))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [3] & ((\stage456_b|STAGE4_PIPELINE|ALUC [0] & (\alu_b|FF_B|out [15])) # 
// (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & ((\alu_b|FF_A|out [15])))))

	.dataa(\alu_b|FF_B|out [15]),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.datac(\alu_b|FF_A|out [15]),
	.datad(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux0~4 .lut_mask = 16'hEE30;
defparam \alu_b|alu|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N30
cycloneive_lcell_comb \alu_b|alu|Add2~30 (
// Equation(s):
// \alu_b|alu|Add2~30_combout  = \alu_b|alu|Add2~29  $ (\alu_b|FF_A|out [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu_b|FF_A|out [15]),
	.cin(\alu_b|alu|Add2~29 ),
	.combout(\alu_b|alu|Add2~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Add2~30 .lut_mask = 16'h0FF0;
defparam \alu_b|alu|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N4
cycloneive_lcell_comb \alu_b|alu|Mux0~5 (
// Equation(s):
// \alu_b|alu|Mux0~5_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [3] & (\alu_b|alu|Mux0~4_combout  & (\alu_b|alu|Add2~30_combout ))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [3] & (\alu_b|alu|Mux0~4_combout  $ (((\stage456_b|STAGE4_PIPELINE|ALUC [1])))))

	.dataa(\alu_b|alu|Mux0~4_combout ),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.datac(\alu_b|alu|Add2~30_combout ),
	.datad(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux0~5 .lut_mask = 16'h91A2;
defparam \alu_b|alu|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N8
cycloneive_lcell_comb \alu_b|alu|Mux0~8 (
// Equation(s):
// \alu_b|alu|Mux0~8_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [3] & ((\stage456_b|STAGE4_PIPELINE|ALUC [1]) # ((\stage456_b|STAGE4_PIPELINE|ALUC [2] & \alu_b|alu|Mux0~5_combout )))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [3] & 
// (!\stage456_b|STAGE4_PIPELINE|ALUC [2] & (\alu_b|alu|Mux0~5_combout )))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [2]),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.datac(\alu_b|alu|Mux0~5_combout ),
	.datad(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux0~8 .lut_mask = 16'hDC90;
defparam \alu_b|alu|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N6
cycloneive_lcell_comb \alu_b|alu|Mux0~2 (
// Equation(s):
// \alu_b|alu|Mux0~2_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [1] & ((\alu_b|FF_B|out [15] & ((\alu_b|FF_A|out [15]) # (!\stage456_b|STAGE4_PIPELINE|ALUC [0]))) # (!\alu_b|FF_B|out [15] & (\alu_b|FF_A|out [15] & !\stage456_b|STAGE4_PIPELINE|ALUC [0])))) 
// # (!\stage456_b|STAGE4_PIPELINE|ALUC [1] & (((\stage456_b|STAGE4_PIPELINE|ALUC [0]))))

	.dataa(\alu_b|FF_B|out [15]),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.datac(\alu_b|FF_A|out [15]),
	.datad(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux0~2 .lut_mask = 16'hB3C8;
defparam \alu_b|alu|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cycloneive_lcell_comb \alu_b|alu|Add0~30 (
// Equation(s):
// \alu_b|alu|Add0~30_combout  = \alu_b|FF_B|out [15] $ (\alu_b|alu|Add0~29  $ (\alu_b|FF_A|out [15]))

	.dataa(\alu_b|FF_B|out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu_b|FF_A|out [15]),
	.cin(\alu_b|alu|Add0~29 ),
	.combout(\alu_b|alu|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Add0~30 .lut_mask = 16'hA55A;
defparam \alu_b|alu|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N30
cycloneive_lcell_comb \alu_b|alu|Add1~30 (
// Equation(s):
// \alu_b|alu|Add1~30_combout  = \alu_b|alu|Add1~29  $ (\alu_b|alu|Add0~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu_b|alu|Add0~30_combout ),
	.cin(\alu_b|alu|Add1~29 ),
	.combout(\alu_b|alu|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Add1~30 .lut_mask = 16'h0FF0;
defparam \alu_b|alu|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N28
cycloneive_lcell_comb \alu_b|alu|Mux0~3 (
// Equation(s):
// \alu_b|alu|Mux0~3_combout  = (\alu_b|alu|Mux0~2_combout  & (((\alu_b|alu|Add1~30_combout ) # (\stage456_b|STAGE4_PIPELINE|ALUC [1])))) # (!\alu_b|alu|Mux0~2_combout  & (\alu_b|alu|Add0~30_combout  & ((!\stage456_b|STAGE4_PIPELINE|ALUC [1]))))

	.dataa(\alu_b|alu|Mux0~2_combout ),
	.datab(\alu_b|alu|Add0~30_combout ),
	.datac(\alu_b|alu|Add1~30_combout ),
	.datad(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux0~3 .lut_mask = 16'hAAE4;
defparam \alu_b|alu|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N10
cycloneive_lcell_comb \alu_b|alu|Mux0~7 (
// Equation(s):
// \alu_b|alu|Mux0~7_combout  = (\alu_b|alu|Mux4~2_combout  & ((\alu_b|alu|Mux0~8_combout  & (\alu_b|alu|Mux0~6_combout )) # (!\alu_b|alu|Mux0~8_combout  & ((\alu_b|alu|Mux0~3_combout ))))) # (!\alu_b|alu|Mux4~2_combout  & (((\alu_b|alu|Mux0~8_combout ))))

	.dataa(\alu_b|alu|Mux0~6_combout ),
	.datab(\alu_b|alu|Mux4~2_combout ),
	.datac(\alu_b|alu|Mux0~8_combout ),
	.datad(\alu_b|alu|Mux0~3_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux0~7 .lut_mask = 16'hBCB0;
defparam \alu_b|alu|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N1
dffeas \alu_b|FF_C|out[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\alu_b|FF_C|out[14]~13_combout ),
	.asdata(\alu_b|alu|Mux0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\stage456_b|STAGE4_PIPELINE|SH [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_C|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_C|out[14] .is_wysiwyg = "true";
defparam \alu_b|FF_C|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
cycloneive_lcell_comb \regBank|inst66|data_bus[14]~15 (
// Equation(s):
// \regBank|inst66|data_bus[14]~15_combout  = (\regBank|inst66|Equal0~1_combout  & (\data_b|inst|altsyncram_component|auto_generated|q_a [14])) # (!\regBank|inst66|Equal0~1_combout  & ((\alu_b|FF_C|out [14])))

	.dataa(\data_b|inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(gnd),
	.datac(\alu_b|FF_C|out [14]),
	.datad(\regBank|inst66|Equal0~1_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|data_bus[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|data_bus[14]~15 .lut_mask = 16'hAAF0;
defparam \regBank|inst66|data_bus[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N3
dffeas \regBank|inst61|B3[14] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[14]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|E61~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst61|B3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst61|B3[14] .is_wysiwyg = "true";
defparam \regBank|inst61|B3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N12
cycloneive_lcell_comb \alu_b|FF_C|out[13]~12 (
// Equation(s):
// \alu_b|FF_C|out[13]~12_combout  = (\stage456_b|STAGE4_PIPELINE|SH [0] & (\alu_b|alu|Mux3~6_combout )) # (!\stage456_b|STAGE4_PIPELINE|SH [0] & ((\alu_b|alu|Mux2~7_combout )))

	.dataa(\alu_b|alu|Mux3~6_combout ),
	.datab(\stage456_b|STAGE4_PIPELINE|SH [0]),
	.datac(gnd),
	.datad(\alu_b|alu|Mux2~7_combout ),
	.cin(gnd),
	.combout(\alu_b|FF_C|out[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|FF_C|out[13]~12 .lut_mask = 16'hBB88;
defparam \alu_b|FF_C|out[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N13
dffeas \alu_b|FF_C|out[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\alu_b|FF_C|out[13]~12_combout ),
	.asdata(\alu_b|alu|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\stage456_b|STAGE4_PIPELINE|SH [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_C|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_C|out[13] .is_wysiwyg = "true";
defparam \alu_b|FF_C|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
cycloneive_lcell_comb \regBank|inst66|data_bus[13]~14 (
// Equation(s):
// \regBank|inst66|data_bus[13]~14_combout  = (\regBank|inst66|Equal0~1_combout  & (\data_b|inst|altsyncram_component|auto_generated|q_a [13])) # (!\regBank|inst66|Equal0~1_combout  & ((\alu_b|FF_C|out [13])))

	.dataa(\data_b|inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(\alu_b|FF_C|out [13]),
	.datac(gnd),
	.datad(\regBank|inst66|Equal0~1_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|data_bus[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|data_bus[13]~14 .lut_mask = 16'hAACC;
defparam \regBank|inst66|data_bus[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N4
cycloneive_lcell_comb \regBank|inst31|B3[13]~feeder (
// Equation(s):
// \regBank|inst31|B3[13]~feeder_combout  = \regBank|inst66|data_bus[13]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[13]~14_combout ),
	.cin(gnd),
	.combout(\regBank|inst31|B3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst31|B3[13]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst31|B3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N5
dffeas \regBank|inst31|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst31|B3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst31|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst31|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst31|B3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N12
cycloneive_lcell_comb \regBank|inst23|B3[13]~feeder (
// Equation(s):
// \regBank|inst23|B3[13]~feeder_combout  = \regBank|inst66|data_bus[13]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[13]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst23|B3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst23|B3[13]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst23|B3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N13
dffeas \regBank|inst23|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst23|B3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst23|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst23|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst23|B3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N19
dffeas \regBank|inst59|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[13]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst59|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst59|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst59|B3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~82 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~82_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\regBank|inst59|B3 [13] & \stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst23|B3 [13]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [3]))))

	.dataa(\regBank|inst23|B3 [13]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst59|B3 [13]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~82_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~82 .lut_mask = 16'hE233;
defparam \alu_b|kmux_b|A_bus[13]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N9
dffeas \regBank|inst27|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[13]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst27|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst27|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst27|B3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N8
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~83 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~83_combout  = (\alu_b|kmux_b|A_bus[13]~82_combout  & ((\regBank|inst31|B3 [13]) # ((\stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\alu_b|kmux_b|A_bus[13]~82_combout  & (((\regBank|inst27|B3 [13] & !\stage456_b|STAGE3_PIPELINE|busA 
// [3]))))

	.dataa(\regBank|inst31|B3 [13]),
	.datab(\alu_b|kmux_b|A_bus[13]~82_combout ),
	.datac(\regBank|inst27|B3 [13]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~83_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~83 .lut_mask = 16'hCCB8;
defparam \alu_b|kmux_b|A_bus[13]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N12
cycloneive_lcell_comb \regBank|inst22|B3[13]~feeder (
// Equation(s):
// \regBank|inst22|B3[13]~feeder_combout  = \regBank|inst66|data_bus[13]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[13]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst22|B3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst22|B3[13]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst22|B3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N13
dffeas \regBank|inst22|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst22|B3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst22|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst22|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst22|B3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N3
dffeas \regBank|inst30|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[13]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst30|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst30|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst30|B3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N10
cycloneive_lcell_comb \regBank|inst26|B3[13]~feeder (
// Equation(s):
// \regBank|inst26|B3[13]~feeder_combout  = \regBank|inst66|data_bus[13]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[13]~14_combout ),
	.cin(gnd),
	.combout(\regBank|inst26|B3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst26|B3[13]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst26|B3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N11
dffeas \regBank|inst26|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst26|B3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst26|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst26|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst26|B3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N13
dffeas \regBank|inst58|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[13]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst58|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst58|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst58|B3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~75 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~75_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\regBank|inst58|B3 [13] & \stage456_b|STAGE3_PIPELINE|busA [2])))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst26|B3 [13]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst26|B3 [13]),
	.datac(\regBank|inst58|B3 [13]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~75_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~75 .lut_mask = 16'hE455;
defparam \alu_b|kmux_b|A_bus[13]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~76 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~76_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[13]~75_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[13]~75_combout  & ((\regBank|inst30|B3 [13]))) # 
// (!\alu_b|kmux_b|A_bus[13]~75_combout  & (\regBank|inst22|B3 [13]))))

	.dataa(\regBank|inst22|B3 [13]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst30|B3 [13]),
	.datad(\alu_b|kmux_b|A_bus[13]~75_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~76_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~76 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[13]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneive_lcell_comb \regBank|inst57|B3[13]~feeder (
// Equation(s):
// \regBank|inst57|B3[13]~feeder_combout  = \regBank|inst66|data_bus[13]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[13]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst57|B3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst57|B3[13]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst57|B3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N1
dffeas \regBank|inst57|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst57|B3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst57|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst57|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst57|B3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N3
dffeas \regBank|inst21|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[13]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst21|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst21|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst21|B3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~77 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~77_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst57|B3 [13])) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst21|B3 [13]))))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst57|B3 [13]),
	.datac(\regBank|inst21|B3 [13]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~77_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~77 .lut_mask = 16'h88F5;
defparam \alu_b|kmux_b|A_bus[13]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N16
cycloneive_lcell_comb \regBank|inst25|B3[13]~feeder (
// Equation(s):
// \regBank|inst25|B3[13]~feeder_combout  = \regBank|inst66|data_bus[13]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[13]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst25|B3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst25|B3[13]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst25|B3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N17
dffeas \regBank|inst25|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst25|B3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst25|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst25|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst25|B3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N19
dffeas \regBank|inst29|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[13]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst29|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst29|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst29|B3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~78 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~78_combout  = (\alu_b|kmux_b|A_bus[13]~77_combout  & (((\regBank|inst29|B3 [13]) # (\stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\alu_b|kmux_b|A_bus[13]~77_combout  & (\regBank|inst25|B3 [13] & ((!\stage456_b|STAGE3_PIPELINE|busA 
// [3]))))

	.dataa(\alu_b|kmux_b|A_bus[13]~77_combout ),
	.datab(\regBank|inst25|B3 [13]),
	.datac(\regBank|inst29|B3 [13]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~78_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~78 .lut_mask = 16'hAAE4;
defparam \alu_b|kmux_b|A_bus[13]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N24
cycloneive_lcell_comb \regBank|inst20|B3[13]~feeder (
// Equation(s):
// \regBank|inst20|B3[13]~feeder_combout  = \regBank|inst66|data_bus[13]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[13]~14_combout ),
	.cin(gnd),
	.combout(\regBank|inst20|B3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst20|B3[13]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst20|B3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N25
dffeas \regBank|inst20|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst20|B3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst20|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst20|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst20|B3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N25
dffeas \regBank|inst28|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[13]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst28|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst28|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst28|B3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N12
cycloneive_lcell_comb \regBank|inst24|B3[13]~feeder (
// Equation(s):
// \regBank|inst24|B3[13]~feeder_combout  = \regBank|inst66|data_bus[13]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[13]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst24|B3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst24|B3[13]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst24|B3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N13
dffeas \regBank|inst24|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst24|B3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst24|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst24|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst24|B3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N3
dffeas \regBank|inst56|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[13]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst56|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst56|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst56|B3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~79 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~79_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst56|B3 [13]))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst24|B3 [13])))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\regBank|inst24|B3 [13]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst56|B3 [13]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~79_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~79 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[13]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N24
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~80 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~80_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[13]~79_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[13]~79_combout  & ((\regBank|inst28|B3 [13]))) # 
// (!\alu_b|kmux_b|A_bus[13]~79_combout  & (\regBank|inst20|B3 [13]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst20|B3 [13]),
	.datac(\regBank|inst28|B3 [13]),
	.datad(\alu_b|kmux_b|A_bus[13]~79_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~80_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~80 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[13]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~81 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~81_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[13]~80_combout ))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & (\alu_b|kmux_b|A_bus[13]~78_combout )))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [1] & (((!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\alu_b|kmux_b|A_bus[13]~78_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datad(\alu_b|kmux_b|A_bus[13]~80_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~81_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~81 .lut_mask = 16'hCB0B;
defparam \alu_b|kmux_b|A_bus[13]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~84 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~84_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[13]~81_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[13]~81_combout  & (\alu_b|kmux_b|A_bus[13]~83_combout )) # 
// (!\alu_b|kmux_b|A_bus[13]~81_combout  & ((\alu_b|kmux_b|A_bus[13]~76_combout )))))

	.dataa(\alu_b|kmux_b|A_bus[13]~83_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\alu_b|kmux_b|A_bus[13]~76_combout ),
	.datad(\alu_b|kmux_b|A_bus[13]~81_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~84_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~84 .lut_mask = 16'hEE30;
defparam \alu_b|kmux_b|A_bus[13]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cycloneive_lcell_comb \regBank|inst1|B3[13]~feeder (
// Equation(s):
// \regBank|inst1|B3[13]~feeder_combout  = \regBank|inst66|data_bus[13]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[13]~14_combout ),
	.cin(gnd),
	.combout(\regBank|inst1|B3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst1|B3[13]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst1|B3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N11
dffeas \regBank|inst1|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst1|B3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst1|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst1|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst1|B3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N26
cycloneive_lcell_comb \regBank|inst33|B3[13]~feeder (
// Equation(s):
// \regBank|inst33|B3[13]~feeder_combout  = \regBank|inst66|data_bus[13]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[13]~14_combout ),
	.cin(gnd),
	.combout(\regBank|inst33|B3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst33|B3[13]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst33|B3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N27
dffeas \regBank|inst33|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst33|B3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst33|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst33|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst33|B3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N5
dffeas \regBank|inst37|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[13]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst37|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst37|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst37|B3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~45 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~45_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst33|B3 [13])) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst37|B3 [13]))))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\regBank|inst33|B3 [13]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst37|B3 [13]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~45_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~45 .lut_mask = 16'h88F3;
defparam \alu_b|kmux_b|A_bus[13]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N19
dffeas \regBank|inst5|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[13]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst5|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst5|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst5|B3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~46 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~46_combout  = (\alu_b|kmux_b|A_bus[13]~45_combout  & (((\regBank|inst5|B3 [13]) # (\stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\alu_b|kmux_b|A_bus[13]~45_combout  & (\regBank|inst1|B3 [13] & ((!\stage456_b|STAGE3_PIPELINE|busA 
// [3]))))

	.dataa(\regBank|inst1|B3 [13]),
	.datab(\alu_b|kmux_b|A_bus[13]~45_combout ),
	.datac(\regBank|inst5|B3 [13]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~46_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~46 .lut_mask = 16'hCCE2;
defparam \alu_b|kmux_b|A_bus[13]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N16
cycloneive_lcell_comb \regBank|inst3|B3[13]~feeder (
// Equation(s):
// \regBank|inst3|B3[13]~feeder_combout  = \regBank|inst66|data_bus[13]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[13]~14_combout ),
	.cin(gnd),
	.combout(\regBank|inst3|B3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst3|B3[13]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst3|B3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N17
dffeas \regBank|inst3|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst3|B3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst3|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst3|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst3|B3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N13
dffeas \regBank|inst7|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[13]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst7|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst7|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst7|B3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N27
dffeas \regBank|inst39|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[13]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst39|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst39|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst39|B3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N28
cycloneive_lcell_comb \regBank|inst35|B3[13]~feeder (
// Equation(s):
// \regBank|inst35|B3[13]~feeder_combout  = \regBank|inst66|data_bus[13]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[13]~14_combout ),
	.cin(gnd),
	.combout(\regBank|inst35|B3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst35|B3[13]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst35|B3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N29
dffeas \regBank|inst35|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst35|B3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst35|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst35|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst35|B3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~52 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~52_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst35|B3 [13]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst39|B3 [13])))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [3] & (!\stage456_b|STAGE3_PIPELINE|busA [2]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst39|B3 [13]),
	.datad(\regBank|inst35|B3 [13]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~52_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~52 .lut_mask = 16'hB931;
defparam \alu_b|kmux_b|A_bus[13]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~53 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~53_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[13]~52_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[13]~52_combout  & ((\regBank|inst7|B3 [13]))) # 
// (!\alu_b|kmux_b|A_bus[13]~52_combout  & (\regBank|inst3|B3 [13]))))

	.dataa(\regBank|inst3|B3 [13]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst7|B3 [13]),
	.datad(\alu_b|kmux_b|A_bus[13]~52_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~53_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~53 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[13]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N20
cycloneive_lcell_comb \regBank|inst36|B3[13]~feeder (
// Equation(s):
// \regBank|inst36|B3[13]~feeder_combout  = \regBank|inst66|data_bus[13]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[13]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst36|B3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst36|B3[13]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst36|B3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N21
dffeas \regBank|inst36|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst36|B3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst36|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst36|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst36|B3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N19
dffeas \regBank|inst4|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[13]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst4|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst4|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst4|B3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N24
cycloneive_lcell_comb \regBank|inst|B3[13]~feeder (
// Equation(s):
// \regBank|inst|B3[13]~feeder_combout  = \regBank|inst66|data_bus[13]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[13]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst|B3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst|B3[13]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst|B3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N25
dffeas \regBank|inst|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst|B3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst|B3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N23
dffeas \regBank|inst32|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[13]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst32|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst32|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst32|B3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~49 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~49_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst32|B3 [13]))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst|B3 [13])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst|B3 [13]),
	.datac(\regBank|inst32|B3 [13]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~49_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~49 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[13]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~50 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~50_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[13]~49_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[13]~49_combout  & ((\regBank|inst4|B3 [13]))) # 
// (!\alu_b|kmux_b|A_bus[13]~49_combout  & (\regBank|inst36|B3 [13]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst36|B3 [13]),
	.datac(\regBank|inst4|B3 [13]),
	.datad(\alu_b|kmux_b|A_bus[13]~49_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~50_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~50 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[13]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N24
cycloneive_lcell_comb \regBank|inst38|B3[13]~feeder (
// Equation(s):
// \regBank|inst38|B3[13]~feeder_combout  = \regBank|inst66|data_bus[13]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[13]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst38|B3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst38|B3[13]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst38|B3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N25
dffeas \regBank|inst38|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst38|B3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst38|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst38|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst38|B3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N19
dffeas \regBank|inst6|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[13]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst6|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst6|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst6|B3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N23
dffeas \regBank|inst34|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[13]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst34|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst34|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst34|B3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N23
dffeas \regBank|inst2|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[13]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst2|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst2|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst2|B3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~47 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~47_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst34|B3 [13])) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst2|B3 [13]))))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst34|B3 [13]),
	.datac(\regBank|inst2|B3 [13]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~47_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~47 .lut_mask = 16'h88F5;
defparam \alu_b|kmux_b|A_bus[13]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~48 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~48_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[13]~47_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[13]~47_combout  & ((\regBank|inst6|B3 [13]))) # 
// (!\alu_b|kmux_b|A_bus[13]~47_combout  & (\regBank|inst38|B3 [13]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst38|B3 [13]),
	.datac(\regBank|inst6|B3 [13]),
	.datad(\alu_b|kmux_b|A_bus[13]~47_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~48_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~48 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[13]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~51 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~51_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (\stage456_b|STAGE3_PIPELINE|busA [0] & (\alu_b|kmux_b|A_bus[13]~50_combout ))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[13]~48_combout )) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [0])))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\alu_b|kmux_b|A_bus[13]~50_combout ),
	.datad(\alu_b|kmux_b|A_bus[13]~48_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~51_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~51 .lut_mask = 16'hD591;
defparam \alu_b|kmux_b|A_bus[13]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~54 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~54_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[13]~51_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[13]~51_combout  & ((\alu_b|kmux_b|A_bus[13]~53_combout ))) # 
// (!\alu_b|kmux_b|A_bus[13]~51_combout  & (\alu_b|kmux_b|A_bus[13]~46_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[13]~46_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\alu_b|kmux_b|A_bus[13]~53_combout ),
	.datad(\alu_b|kmux_b|A_bus[13]~51_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~54_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~54 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[13]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N18
cycloneive_lcell_comb \regBank|inst14|B3[13]~feeder (
// Equation(s):
// \regBank|inst14|B3[13]~feeder_combout  = \regBank|inst66|data_bus[13]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[13]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst14|B3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst14|B3[13]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst14|B3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N19
dffeas \regBank|inst14|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst14|B3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst14|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst14|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst14|B3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N13
dffeas \regBank|inst15|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[13]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst15|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst15|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst15|B3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N3
dffeas \regBank|inst12|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[13]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst12|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst12|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst12|B3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N12
cycloneive_lcell_comb \regBank|inst13|B3[13]~feeder (
// Equation(s):
// \regBank|inst13|B3[13]~feeder_combout  = \regBank|inst66|data_bus[13]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[13]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst13|B3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst13|B3[13]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst13|B3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N13
dffeas \regBank|inst13|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst13|B3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst13|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst13|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst13|B3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~72 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~72_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst12|B3 [13]))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & (((\regBank|inst13|B3 [13])) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [1])))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\regBank|inst12|B3 [13]),
	.datad(\regBank|inst13|B3 [13]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~72_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~72 .lut_mask = 16'hD591;
defparam \alu_b|kmux_b|A_bus[13]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~73 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~73_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[13]~72_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[13]~72_combout  & ((\regBank|inst15|B3 [13]))) # 
// (!\alu_b|kmux_b|A_bus[13]~72_combout  & (\regBank|inst14|B3 [13]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst14|B3 [13]),
	.datac(\regBank|inst15|B3 [13]),
	.datad(\alu_b|kmux_b|A_bus[13]~72_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~73_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~73 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[13]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N7
dffeas \regBank|inst60|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[13]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst60|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst60|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst60|B3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N0
cycloneive_lcell_comb \regBank|inst10|B3[13]~feeder (
// Equation(s):
// \regBank|inst10|B3[13]~feeder_combout  = \regBank|inst66|data_bus[13]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[13]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst10|B3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst10|B3[13]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst10|B3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N1
dffeas \regBank|inst10|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst10|B3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst10|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst10|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst10|B3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N11
dffeas \regBank|inst11|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[13]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst11|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst11|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst11|B3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N4
cycloneive_lcell_comb \regBank|inst9|B3[13]~feeder (
// Equation(s):
// \regBank|inst9|B3[13]~feeder_combout  = \regBank|inst66|data_bus[13]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[13]~14_combout ),
	.cin(gnd),
	.combout(\regBank|inst9|B3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst9|B3[13]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst9|B3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N5
dffeas \regBank|inst9|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst9|B3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst9|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst9|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst9|B3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N31
dffeas \regBank|inst8|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[13]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst8|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst8|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst8|B3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~57 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~57_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst8|B3 [13]))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst9|B3 [13])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [1] & (((!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst9|B3 [13]),
	.datac(\regBank|inst8|B3 [13]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~57_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~57 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[13]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~58 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~58_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[13]~57_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[13]~57_combout  & ((\regBank|inst11|B3 [13]))) # 
// (!\alu_b|kmux_b|A_bus[13]~57_combout  & (\regBank|inst10|B3 [13]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst10|B3 [13]),
	.datac(\regBank|inst11|B3 [13]),
	.datad(\alu_b|kmux_b|A_bus[13]~57_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~58_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~58 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[13]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N28
cycloneive_lcell_comb \regBank|inst17|B3[13]~feeder (
// Equation(s):
// \regBank|inst17|B3[13]~feeder_combout  = \regBank|inst66|data_bus[13]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[13]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst17|B3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst17|B3[13]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst17|B3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N29
dffeas \regBank|inst17|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst17|B3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst17|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst17|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst17|B3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N19
dffeas \regBank|inst19|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[13]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst19|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst19|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst19|B3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N27
dffeas \regBank|inst16|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[13]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst16|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst16|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst16|B3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N28
cycloneive_lcell_comb \regBank|inst18|B3[13]~feeder (
// Equation(s):
// \regBank|inst18|B3[13]~feeder_combout  = \regBank|inst66|data_bus[13]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[13]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst18|B3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst18|B3[13]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst18|B3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N29
dffeas \regBank|inst18|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst18|B3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst18|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst18|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst18|B3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~55 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~55_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst16|B3 [13]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (((\regBank|inst18|B3 [13])) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0])))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst16|B3 [13]),
	.datad(\regBank|inst18|B3 [13]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~55_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~55 .lut_mask = 16'hD591;
defparam \alu_b|kmux_b|A_bus[13]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~56 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~56_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[13]~55_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[13]~55_combout  & ((\regBank|inst19|B3 [13]))) # 
// (!\alu_b|kmux_b|A_bus[13]~55_combout  & (\regBank|inst17|B3 [13]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst17|B3 [13]),
	.datac(\regBank|inst19|B3 [13]),
	.datad(\alu_b|kmux_b|A_bus[13]~55_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~56_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~56 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[13]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~59 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~59_combout  = (\alu_b|FF_A|out[5]~3_combout  & (\alu_b|FF_A|out[5]~2_combout )) # (!\alu_b|FF_A|out[5]~3_combout  & ((\alu_b|FF_A|out[5]~2_combout  & ((\alu_b|kmux_b|A_bus[13]~56_combout ))) # (!\alu_b|FF_A|out[5]~2_combout  & 
// (\alu_b|kmux_b|A_bus[13]~58_combout ))))

	.dataa(\alu_b|FF_A|out[5]~3_combout ),
	.datab(\alu_b|FF_A|out[5]~2_combout ),
	.datac(\alu_b|kmux_b|A_bus[13]~58_combout ),
	.datad(\alu_b|kmux_b|A_bus[13]~56_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~59_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~59 .lut_mask = 16'hDC98;
defparam \alu_b|kmux_b|A_bus[13]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~60 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~60_combout  = (\alu_b|FF_A|out[5]~3_combout  & ((\alu_b|kmux_b|A_bus[13]~59_combout  & (\regBank|inst61|B3 [13])) # (!\alu_b|kmux_b|A_bus[13]~59_combout  & ((\regBank|inst60|B3 [13]))))) # (!\alu_b|FF_A|out[5]~3_combout  & 
// (((\alu_b|kmux_b|A_bus[13]~59_combout ))))

	.dataa(\alu_b|FF_A|out[5]~3_combout ),
	.datab(\regBank|inst61|B3 [13]),
	.datac(\regBank|inst60|B3 [13]),
	.datad(\alu_b|kmux_b|A_bus[13]~59_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~60_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~60 .lut_mask = 16'hDDA0;
defparam \alu_b|kmux_b|A_bus[13]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
cycloneive_lcell_comb \regBank|inst46|B3[13]~feeder (
// Equation(s):
// \regBank|inst46|B3[13]~feeder_combout  = \regBank|inst66|data_bus[13]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[13]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst46|B3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst46|B3[13]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst46|B3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N13
dffeas \regBank|inst46|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst46|B3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst46|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst46|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst46|B3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N9
dffeas \regBank|inst54|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[13]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst54|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst54|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst54|B3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cycloneive_lcell_comb \regBank|inst50|B3[13]~feeder (
// Equation(s):
// \regBank|inst50|B3[13]~feeder_combout  = \regBank|inst66|data_bus[13]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[13]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst50|B3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst50|B3[13]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst50|B3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N13
dffeas \regBank|inst50|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst50|B3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst50|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst50|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst50|B3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N19
dffeas \regBank|inst42|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[13]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst42|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst42|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst42|B3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~61 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~61_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst42|B3 [13]))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst50|B3 [13])))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\regBank|inst50|B3 [13]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst42|B3 [13]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~61_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~61 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[13]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~62 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~62_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[13]~61_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[13]~61_combout  & ((\regBank|inst54|B3 [13]))) # 
// (!\alu_b|kmux_b|A_bus[13]~61_combout  & (\regBank|inst46|B3 [13]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst46|B3 [13]),
	.datac(\regBank|inst54|B3 [13]),
	.datad(\alu_b|kmux_b|A_bus[13]~61_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~62 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[13]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N24
cycloneive_lcell_comb \regBank|inst51|B3[13]~feeder (
// Equation(s):
// \regBank|inst51|B3[13]~feeder_combout  = \regBank|inst66|data_bus[13]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[13]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst51|B3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst51|B3[13]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst51|B3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N25
dffeas \regBank|inst51|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst51|B3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst51|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst51|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst51|B3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N11
dffeas \regBank|inst55|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[13]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst55|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst55|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst55|B3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneive_lcell_comb \regBank|inst47|B3[13]~feeder (
// Equation(s):
// \regBank|inst47|B3[13]~feeder_combout  = \regBank|inst66|data_bus[13]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[13]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst47|B3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst47|B3[13]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst47|B3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N31
dffeas \regBank|inst47|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst47|B3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst47|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst47|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst47|B3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N17
dffeas \regBank|inst43|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[13]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst43|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst43|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst43|B3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~68 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~68_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst43|B3 [13]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst47|B3 [13])))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst47|B3 [13]),
	.datac(\regBank|inst43|B3 [13]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~68_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~68 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[13]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~69 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~69_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[13]~68_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[13]~68_combout  & ((\regBank|inst55|B3 [13]))) # 
// (!\alu_b|kmux_b|A_bus[13]~68_combout  & (\regBank|inst51|B3 [13]))))

	.dataa(\regBank|inst51|B3 [13]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst55|B3 [13]),
	.datad(\alu_b|kmux_b|A_bus[13]~68_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~69_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~69 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[13]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N6
cycloneive_lcell_comb \regBank|inst44|B3[13]~feeder (
// Equation(s):
// \regBank|inst44|B3[13]~feeder_combout  = \regBank|inst66|data_bus[13]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[13]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst44|B3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst44|B3[13]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst44|B3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N7
dffeas \regBank|inst44|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst44|B3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst44|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst44|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst44|B3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N12
cycloneive_lcell_comb \regBank|inst48|B3[13]~feeder (
// Equation(s):
// \regBank|inst48|B3[13]~feeder_combout  = \regBank|inst66|data_bus[13]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[13]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst48|B3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst48|B3[13]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst48|B3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N13
dffeas \regBank|inst48|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst48|B3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst48|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst48|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst48|B3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y17_N3
dffeas \regBank|inst40|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[13]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst40|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst40|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst40|B3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~65 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~65_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst40|B3 [13]))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst48|B3 [13])))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\regBank|inst48|B3 [13]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst40|B3 [13]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~65_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~65 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[13]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N13
dffeas \regBank|inst52|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[13]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst52|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst52|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst52|B3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~66 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~66_combout  = (\alu_b|kmux_b|A_bus[13]~65_combout  & (((\regBank|inst52|B3 [13]) # (\stage456_b|STAGE3_PIPELINE|busA [2])))) # (!\alu_b|kmux_b|A_bus[13]~65_combout  & (\regBank|inst44|B3 [13] & ((!\stage456_b|STAGE3_PIPELINE|busA 
// [2]))))

	.dataa(\regBank|inst44|B3 [13]),
	.datab(\alu_b|kmux_b|A_bus[13]~65_combout ),
	.datac(\regBank|inst52|B3 [13]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~66_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~66 .lut_mask = 16'hCCE2;
defparam \alu_b|kmux_b|A_bus[13]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cycloneive_lcell_comb \regBank|inst49|B3[13]~feeder (
// Equation(s):
// \regBank|inst49|B3[13]~feeder_combout  = \regBank|inst66|data_bus[13]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[13]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst49|B3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst49|B3[13]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst49|B3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N5
dffeas \regBank|inst49|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst49|B3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst49|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst49|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst49|B3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N3
dffeas \regBank|inst53|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[13]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst53|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst53|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst53|B3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N20
cycloneive_lcell_comb \regBank|inst41|B3[13]~feeder (
// Equation(s):
// \regBank|inst41|B3[13]~feeder_combout  = \regBank|inst66|data_bus[13]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[13]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst41|B3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst41|B3[13]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst41|B3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N21
dffeas \regBank|inst41|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst41|B3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst41|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst41|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst41|B3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N7
dffeas \regBank|inst45|B3[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[13]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst45|B3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst45|B3[13] .is_wysiwyg = "true";
defparam \regBank|inst45|B3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~63 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~63_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst41|B3 [13])) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst45|B3 [13]))))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst41|B3 [13]),
	.datac(\regBank|inst45|B3 [13]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~63_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~63 .lut_mask = 16'h88F5;
defparam \alu_b|kmux_b|A_bus[13]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~64 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~64_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[13]~63_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[13]~63_combout  & ((\regBank|inst53|B3 [13]))) # 
// (!\alu_b|kmux_b|A_bus[13]~63_combout  & (\regBank|inst49|B3 [13]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst49|B3 [13]),
	.datac(\regBank|inst53|B3 [13]),
	.datad(\alu_b|kmux_b|A_bus[13]~63_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~64_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~64 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[13]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~67 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~67_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & (\alu_b|kmux_b|A_bus[13]~66_combout )) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[13]~64_combout ))))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [1] & (!\stage456_b|STAGE3_PIPELINE|busA [0]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\alu_b|kmux_b|A_bus[13]~66_combout ),
	.datad(\alu_b|kmux_b|A_bus[13]~64_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~67_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~67 .lut_mask = 16'hB391;
defparam \alu_b|kmux_b|A_bus[13]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~70 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~70_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[13]~67_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[13]~67_combout  & ((\alu_b|kmux_b|A_bus[13]~69_combout ))) # 
// (!\alu_b|kmux_b|A_bus[13]~67_combout  & (\alu_b|kmux_b|A_bus[13]~62_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[13]~62_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\alu_b|kmux_b|A_bus[13]~69_combout ),
	.datad(\alu_b|kmux_b|A_bus[13]~67_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~70_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~70 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[13]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~71 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~71_combout  = (\alu_b|FF_A|out[5]~1_combout  & (((\alu_b|FF_A|out[5]~4_combout )))) # (!\alu_b|FF_A|out[5]~1_combout  & ((\alu_b|FF_A|out[5]~4_combout  & (\alu_b|kmux_b|A_bus[13]~60_combout )) # (!\alu_b|FF_A|out[5]~4_combout  & 
// ((\alu_b|kmux_b|A_bus[13]~70_combout )))))

	.dataa(\alu_b|FF_A|out[5]~1_combout ),
	.datab(\alu_b|kmux_b|A_bus[13]~60_combout ),
	.datac(\alu_b|FF_A|out[5]~4_combout ),
	.datad(\alu_b|kmux_b|A_bus[13]~70_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~71_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~71 .lut_mask = 16'hE5E0;
defparam \alu_b|kmux_b|A_bus[13]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N20
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~74 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~74_combout  = (\alu_b|FF_A|out[5]~1_combout  & ((\alu_b|kmux_b|A_bus[13]~71_combout  & ((\alu_b|kmux_b|A_bus[13]~73_combout ))) # (!\alu_b|kmux_b|A_bus[13]~71_combout  & (\alu_b|kmux_b|A_bus[13]~54_combout )))) # 
// (!\alu_b|FF_A|out[5]~1_combout  & (((\alu_b|kmux_b|A_bus[13]~71_combout ))))

	.dataa(\alu_b|FF_A|out[5]~1_combout ),
	.datab(\alu_b|kmux_b|A_bus[13]~54_combout ),
	.datac(\alu_b|kmux_b|A_bus[13]~73_combout ),
	.datad(\alu_b|kmux_b|A_bus[13]~71_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~74_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~74 .lut_mask = 16'hF588;
defparam \alu_b|kmux_b|A_bus[13]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~85 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~85_combout  = (\alu_b|kmux_b|A_bus[13]~84_combout  & ((\alu_b|kmux_b|A_bus[15]~1_combout ) # ((\alu_b|kmux_b|A_bus[15]~2_combout  & \alu_b|kmux_b|A_bus[13]~74_combout )))) # (!\alu_b|kmux_b|A_bus[13]~84_combout  & 
// (((\alu_b|kmux_b|A_bus[15]~2_combout  & \alu_b|kmux_b|A_bus[13]~74_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[13]~84_combout ),
	.datab(\alu_b|kmux_b|A_bus[15]~1_combout ),
	.datac(\alu_b|kmux_b|A_bus[15]~2_combout ),
	.datad(\alu_b|kmux_b|A_bus[13]~74_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~85_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~85 .lut_mask = 16'hF888;
defparam \alu_b|kmux_b|A_bus[13]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[13]~86 (
// Equation(s):
// \alu_b|kmux_b|A_bus[13]~86_combout  = (\alu_b|kmux_b|A_bus[13]~85_combout ) # ((\stage456_b|inst|K_out [13] & \stage456_b|STAGE3_PIPELINE|KMx~q ))

	.dataa(gnd),
	.datab(\stage456_b|inst|K_out [13]),
	.datac(\stage456_b|STAGE3_PIPELINE|KMx~q ),
	.datad(\alu_b|kmux_b|A_bus[13]~85_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[13]~86_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[13]~86 .lut_mask = 16'hFFC0;
defparam \alu_b|kmux_b|A_bus[13]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N23
dffeas \alu_b|FF_A|out[13] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\alu_b|kmux_b|A_bus[13]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_A|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_A|out[13] .is_wysiwyg = "true";
defparam \alu_b|FF_A|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N26
cycloneive_lcell_comb \alu_b|alu|Mux2~4 (
// Equation(s):
// \alu_b|alu|Mux2~4_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [3] & (((\stage456_b|STAGE4_PIPELINE|ALUC [0])))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [3] & ((\stage456_b|STAGE4_PIPELINE|ALUC [0] & (\alu_b|FF_B|out [13])) # 
// (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & ((\alu_b|FF_A|out [13])))))

	.dataa(\alu_b|FF_B|out [13]),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.datac(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datad(\alu_b|FF_A|out [13]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux2~4 .lut_mask = 16'hE3E0;
defparam \alu_b|alu|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N8
cycloneive_lcell_comb \alu_b|alu|Mux2~5 (
// Equation(s):
// \alu_b|alu|Mux2~5_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [3] & (\alu_b|alu|Add2~26_combout  & ((\alu_b|alu|Mux2~4_combout )))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [3] & ((\stage456_b|STAGE4_PIPELINE|ALUC [1] $ (\alu_b|alu|Mux2~4_combout ))))

	.dataa(\alu_b|alu|Add2~26_combout ),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.datac(\alu_b|alu|Mux2~4_combout ),
	.datad(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux2~5 .lut_mask = 16'hA03C;
defparam \alu_b|alu|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N28
cycloneive_lcell_comb \alu_b|alu|Mux2~8 (
// Equation(s):
// \alu_b|alu|Mux2~8_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [3] & ((\stage456_b|STAGE4_PIPELINE|ALUC [1]) # ((\stage456_b|STAGE4_PIPELINE|ALUC [2] & \alu_b|alu|Mux2~5_combout )))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [3] & 
// (!\stage456_b|STAGE4_PIPELINE|ALUC [2] & (\alu_b|alu|Mux2~5_combout )))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [2]),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.datac(\alu_b|alu|Mux2~5_combout ),
	.datad(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux2~8 .lut_mask = 16'hDC90;
defparam \alu_b|alu|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N10
cycloneive_lcell_comb \alu_b|alu|Mux2~6 (
// Equation(s):
// \alu_b|alu|Mux2~6_combout  = (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & ((\alu_b|alu|Add3~26_combout ) # (!\stage456_b|STAGE4_PIPELINE|ALUC [2])))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [2]),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datac(\alu_b|alu|Add3~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_b|alu|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux2~6 .lut_mask = 16'h3131;
defparam \alu_b|alu|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N2
cycloneive_lcell_comb \alu_b|alu|Mux2~2 (
// Equation(s):
// \alu_b|alu|Mux2~2_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [1] & ((\alu_b|FF_B|out [13] & ((\alu_b|FF_A|out [13]) # (!\stage456_b|STAGE4_PIPELINE|ALUC [0]))) # (!\alu_b|FF_B|out [13] & (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & \alu_b|FF_A|out [13])))) 
// # (!\stage456_b|STAGE4_PIPELINE|ALUC [1] & (((\stage456_b|STAGE4_PIPELINE|ALUC [0]))))

	.dataa(\alu_b|FF_B|out [13]),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.datac(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datad(\alu_b|FF_A|out [13]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux2~2 .lut_mask = 16'hBC38;
defparam \alu_b|alu|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N12
cycloneive_lcell_comb \alu_b|alu|Mux2~3 (
// Equation(s):
// \alu_b|alu|Mux2~3_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [1] & (((\alu_b|alu|Mux2~2_combout )))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [1] & ((\alu_b|alu|Mux2~2_combout  & ((\alu_b|alu|Add1~26_combout ))) # (!\alu_b|alu|Mux2~2_combout  & 
// (\alu_b|alu|Add0~26_combout ))))

	.dataa(\alu_b|alu|Add0~26_combout ),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.datac(\alu_b|alu|Add1~26_combout ),
	.datad(\alu_b|alu|Mux2~2_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux2~3 .lut_mask = 16'hFC22;
defparam \alu_b|alu|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N6
cycloneive_lcell_comb \alu_b|alu|Mux2~7 (
// Equation(s):
// \alu_b|alu|Mux2~7_combout  = (\alu_b|alu|Mux4~2_combout  & ((\alu_b|alu|Mux2~8_combout  & (\alu_b|alu|Mux2~6_combout )) # (!\alu_b|alu|Mux2~8_combout  & ((\alu_b|alu|Mux2~3_combout ))))) # (!\alu_b|alu|Mux4~2_combout  & (\alu_b|alu|Mux2~8_combout ))

	.dataa(\alu_b|alu|Mux4~2_combout ),
	.datab(\alu_b|alu|Mux2~8_combout ),
	.datac(\alu_b|alu|Mux2~6_combout ),
	.datad(\alu_b|alu|Mux2~3_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux2~7 .lut_mask = 16'hE6C4;
defparam \alu_b|alu|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N23
dffeas \alu_b|FF_C|out[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\alu_b|FF_C|out[12]~11_combout ),
	.asdata(\alu_b|alu|Mux2~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\stage456_b|STAGE4_PIPELINE|SH [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_C|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_C|out[12] .is_wysiwyg = "true";
defparam \alu_b|FF_C|out[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y20_N0
cycloneive_ram_block \data_b|inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\stage456_b|inst10~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_in~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\regBank|inst61|B3 [12],\regBank|inst61|B3 [11]}),
	.portaaddr({\data_b|inst1|DAdd_out[11]~11_combout ,\data_b|inst1|DAdd_out[10]~10_combout ,\data_b|inst1|DAdd_out[9]~9_combout ,\data_b|inst1|DAdd_out[8]~8_combout ,\data_b|inst1|DAdd_out[7]~7_combout ,\data_b|inst1|DAdd_out[6]~6_combout ,\data_b|inst1|DAdd_out[5]~5_combout ,
\data_b|inst1|DAdd_out[4]~4_combout ,\data_b|inst1|DAdd_out[3]~3_combout ,\data_b|inst1|DAdd_out[2]~2_combout ,\data_b|inst1|DAdd_out[1]~1_combout ,\data_b|inst1|DAdd_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_b|inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "DATA_BLOCK:data_b|DATA_RAM:inst|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ALTSYNCRAM";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 2;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 2;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
cycloneive_lcell_comb \regBank|inst66|data_bus[12]~13 (
// Equation(s):
// \regBank|inst66|data_bus[12]~13_combout  = (\regBank|inst66|Equal0~1_combout  & ((\data_b|inst|altsyncram_component|auto_generated|q_a [12]))) # (!\regBank|inst66|Equal0~1_combout  & (\alu_b|FF_C|out [12]))

	.dataa(gnd),
	.datab(\alu_b|FF_C|out [12]),
	.datac(\data_b|inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(\regBank|inst66|Equal0~1_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|data_bus[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|data_bus[12]~13 .lut_mask = 16'hF0CC;
defparam \regBank|inst66|data_bus[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
cycloneive_lcell_comb \regBank|inst31|B3[12]~feeder (
// Equation(s):
// \regBank|inst31|B3[12]~feeder_combout  = \regBank|inst66|data_bus[12]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[12]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst31|B3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst31|B3[12]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst31|B3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N21
dffeas \regBank|inst31|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst31|B3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst31|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst31|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst31|B3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N31
dffeas \regBank|inst27|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[12]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst27|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst27|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst27|B3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N0
cycloneive_lcell_comb \regBank|inst23|B3[12]~feeder (
// Equation(s):
// \regBank|inst23|B3[12]~feeder_combout  = \regBank|inst66|data_bus[12]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[12]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst23|B3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst23|B3[12]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst23|B3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N1
dffeas \regBank|inst23|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst23|B3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst23|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst23|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst23|B3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N23
dffeas \regBank|inst59|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[12]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst59|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst59|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst59|B3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~124 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~124_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst59|B3 [12]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst23|B3 [12])))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\regBank|inst23|B3 [12]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst59|B3 [12]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~124_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~124 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[12]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~125 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~125_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[12]~124_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[12]~124_combout  & (\regBank|inst31|B3 [12])) # 
// (!\alu_b|kmux_b|A_bus[12]~124_combout  & ((\regBank|inst27|B3 [12])))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst31|B3 [12]),
	.datac(\regBank|inst27|B3 [12]),
	.datad(\alu_b|kmux_b|A_bus[12]~124_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~125_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~125 .lut_mask = 16'hEE50;
defparam \alu_b|kmux_b|A_bus[12]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N28
cycloneive_lcell_comb \regBank|inst20|B3[12]~feeder (
// Equation(s):
// \regBank|inst20|B3[12]~feeder_combout  = \regBank|inst66|data_bus[12]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[12]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst20|B3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst20|B3[12]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst20|B3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N29
dffeas \regBank|inst20|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst20|B3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst20|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst20|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst20|B3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N7
dffeas \regBank|inst28|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[12]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst28|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst28|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst28|B3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N20
cycloneive_lcell_comb \regBank|inst24|B3[12]~feeder (
// Equation(s):
// \regBank|inst24|B3[12]~feeder_combout  = \regBank|inst66|data_bus[12]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[12]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst24|B3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst24|B3[12]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst24|B3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N21
dffeas \regBank|inst24|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst24|B3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst24|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst24|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst24|B3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N15
dffeas \regBank|inst56|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[12]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst56|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst56|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst56|B3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~121 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~121_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst56|B3 [12]))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst24|B3 [12])))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst24|B3 [12]),
	.datac(\regBank|inst56|B3 [12]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~121_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~121 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[12]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~122 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~122_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[12]~121_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[12]~121_combout  & ((\regBank|inst28|B3 [12]))) # 
// (!\alu_b|kmux_b|A_bus[12]~121_combout  & (\regBank|inst20|B3 [12]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst20|B3 [12]),
	.datac(\regBank|inst28|B3 [12]),
	.datad(\alu_b|kmux_b|A_bus[12]~121_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~122_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~122 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[12]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N4
cycloneive_lcell_comb \regBank|inst22|B3[12]~feeder (
// Equation(s):
// \regBank|inst22|B3[12]~feeder_combout  = \regBank|inst66|data_bus[12]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[12]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst22|B3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst22|B3[12]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst22|B3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N5
dffeas \regBank|inst22|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst22|B3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst22|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst22|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst22|B3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N19
dffeas \regBank|inst30|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[12]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst30|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst30|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst30|B3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N22
cycloneive_lcell_comb \regBank|inst58|B3[12]~feeder (
// Equation(s):
// \regBank|inst58|B3[12]~feeder_combout  = \regBank|inst66|data_bus[12]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[12]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst58|B3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst58|B3[12]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst58|B3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N23
dffeas \regBank|inst58|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst58|B3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst58|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst58|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst58|B3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N9
dffeas \regBank|inst26|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[12]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst26|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst26|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst26|B3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N8
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~119 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~119_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst58|B3 [12])) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst26|B3 [12]))))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst58|B3 [12]),
	.datac(\regBank|inst26|B3 [12]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~119_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~119 .lut_mask = 16'h88F5;
defparam \alu_b|kmux_b|A_bus[12]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~120 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~120_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[12]~119_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[12]~119_combout  & ((\regBank|inst30|B3 [12]))) # 
// (!\alu_b|kmux_b|A_bus[12]~119_combout  & (\regBank|inst22|B3 [12]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst22|B3 [12]),
	.datac(\regBank|inst30|B3 [12]),
	.datad(\alu_b|kmux_b|A_bus[12]~119_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~120_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~120 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[12]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N8
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~123 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~123_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (\stage456_b|STAGE3_PIPELINE|busA [0] & (\alu_b|kmux_b|A_bus[12]~122_combout ))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[12]~120_combout )) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [0])))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\alu_b|kmux_b|A_bus[12]~122_combout ),
	.datad(\alu_b|kmux_b|A_bus[12]~120_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~123_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~123 .lut_mask = 16'hD591;
defparam \alu_b|kmux_b|A_bus[12]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N12
cycloneive_lcell_comb \regBank|inst25|B3[12]~feeder (
// Equation(s):
// \regBank|inst25|B3[12]~feeder_combout  = \regBank|inst66|data_bus[12]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[12]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst25|B3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst25|B3[12]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst25|B3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N13
dffeas \regBank|inst25|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst25|B3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst25|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst25|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst25|B3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N31
dffeas \regBank|inst29|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[12]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst29|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst29|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst29|B3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cycloneive_lcell_comb \regBank|inst21|B3[12]~feeder (
// Equation(s):
// \regBank|inst21|B3[12]~feeder_combout  = \regBank|inst66|data_bus[12]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[12]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst21|B3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst21|B3[12]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst21|B3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N27
dffeas \regBank|inst21|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst21|B3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst21|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst21|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst21|B3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N25
dffeas \regBank|inst57|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[12]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst57|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst57|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst57|B3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~117 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~117_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst57|B3 [12]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst21|B3 [12])))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst21|B3 [12]),
	.datac(\regBank|inst57|B3 [12]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~117_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~117 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[12]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~118 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~118_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[12]~117_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[12]~117_combout  & ((\regBank|inst29|B3 [12]))) # 
// (!\alu_b|kmux_b|A_bus[12]~117_combout  & (\regBank|inst25|B3 [12]))))

	.dataa(\regBank|inst25|B3 [12]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst29|B3 [12]),
	.datad(\alu_b|kmux_b|A_bus[12]~117_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~118_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~118 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[12]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~126 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~126_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[12]~123_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[12]~123_combout  & (\alu_b|kmux_b|A_bus[12]~125_combout )) # 
// (!\alu_b|kmux_b|A_bus[12]~123_combout  & ((\alu_b|kmux_b|A_bus[12]~118_combout )))))

	.dataa(\alu_b|kmux_b|A_bus[12]~125_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\alu_b|kmux_b|A_bus[12]~123_combout ),
	.datad(\alu_b|kmux_b|A_bus[12]~118_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~126_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~126 .lut_mask = 16'hE3E0;
defparam \alu_b|kmux_b|A_bus[12]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N10
cycloneive_lcell_comb \regBank|inst16|B3[12]~feeder (
// Equation(s):
// \regBank|inst16|B3[12]~feeder_combout  = \regBank|inst66|data_bus[12]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[12]~13_combout ),
	.cin(gnd),
	.combout(\regBank|inst16|B3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst16|B3[12]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst16|B3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N11
dffeas \regBank|inst16|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst16|B3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst16|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst16|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst16|B3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N9
dffeas \regBank|inst17|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[12]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst17|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst17|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst17|B3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N8
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~87 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~87_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst16|B3 [12])) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst17|B3 [12]))))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [1] & (((!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst16|B3 [12]),
	.datac(\regBank|inst17|B3 [12]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~87_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~87 .lut_mask = 16'h88F5;
defparam \alu_b|kmux_b|A_bus[12]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N27
dffeas \regBank|inst19|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[12]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst19|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst19|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst19|B3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N4
cycloneive_lcell_comb \regBank|inst18|B3[12]~feeder (
// Equation(s):
// \regBank|inst18|B3[12]~feeder_combout  = \regBank|inst66|data_bus[12]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[12]~13_combout ),
	.cin(gnd),
	.combout(\regBank|inst18|B3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst18|B3[12]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst18|B3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N5
dffeas \regBank|inst18|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst18|B3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst18|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst18|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst18|B3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~88 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~88_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (\alu_b|kmux_b|A_bus[12]~87_combout )) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[12]~87_combout  & (\regBank|inst19|B3 [12])) # 
// (!\alu_b|kmux_b|A_bus[12]~87_combout  & ((\regBank|inst18|B3 [12])))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\alu_b|kmux_b|A_bus[12]~87_combout ),
	.datac(\regBank|inst19|B3 [12]),
	.datad(\regBank|inst18|B3 [12]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~88_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~88 .lut_mask = 16'hD9C8;
defparam \alu_b|kmux_b|A_bus[12]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N12
cycloneive_lcell_comb \regBank|inst9|B3[12]~feeder (
// Equation(s):
// \regBank|inst9|B3[12]~feeder_combout  = \regBank|inst66|data_bus[12]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[12]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst9|B3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst9|B3[12]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst9|B3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N13
dffeas \regBank|inst9|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst9|B3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst9|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst9|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst9|B3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N28
cycloneive_lcell_comb \regBank|inst10|B3[12]~feeder (
// Equation(s):
// \regBank|inst10|B3[12]~feeder_combout  = \regBank|inst66|data_bus[12]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[12]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst10|B3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst10|B3[12]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst10|B3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N29
dffeas \regBank|inst10|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst10|B3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst10|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst10|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst10|B3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N23
dffeas \regBank|inst8|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[12]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst8|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst8|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst8|B3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~89 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~89_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst8|B3 [12]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst10|B3 [12])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0] & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst10|B3 [12]),
	.datac(\regBank|inst8|B3 [12]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~89_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~89 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[12]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N31
dffeas \regBank|inst11|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[12]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst11|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst11|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst11|B3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~90 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~90_combout  = (\alu_b|kmux_b|A_bus[12]~89_combout  & (((\regBank|inst11|B3 [12]) # (\stage456_b|STAGE3_PIPELINE|busA [0])))) # (!\alu_b|kmux_b|A_bus[12]~89_combout  & (\regBank|inst9|B3 [12] & ((!\stage456_b|STAGE3_PIPELINE|busA 
// [0]))))

	.dataa(\regBank|inst9|B3 [12]),
	.datab(\alu_b|kmux_b|A_bus[12]~89_combout ),
	.datac(\regBank|inst11|B3 [12]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~90_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~90 .lut_mask = 16'hCCE2;
defparam \alu_b|kmux_b|A_bus[12]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N1
dffeas \regBank|inst60|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[12]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst60|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst60|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst60|B3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~91 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~91_combout  = (\alu_b|FF_A|out[5]~3_combout  & (((\regBank|inst60|B3 [12]) # (\alu_b|FF_A|out[5]~2_combout )))) # (!\alu_b|FF_A|out[5]~3_combout  & (\alu_b|kmux_b|A_bus[12]~90_combout  & ((!\alu_b|FF_A|out[5]~2_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[12]~90_combout ),
	.datab(\alu_b|FF_A|out[5]~3_combout ),
	.datac(\regBank|inst60|B3 [12]),
	.datad(\alu_b|FF_A|out[5]~2_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~91_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~91 .lut_mask = 16'hCCE2;
defparam \alu_b|kmux_b|A_bus[12]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~92 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~92_combout  = (\alu_b|FF_A|out[5]~2_combout  & ((\alu_b|kmux_b|A_bus[12]~91_combout  & ((\regBank|inst61|B3 [12]))) # (!\alu_b|kmux_b|A_bus[12]~91_combout  & (\alu_b|kmux_b|A_bus[12]~88_combout )))) # (!\alu_b|FF_A|out[5]~2_combout 
//  & (((\alu_b|kmux_b|A_bus[12]~91_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[12]~88_combout ),
	.datab(\alu_b|FF_A|out[5]~2_combout ),
	.datac(\regBank|inst61|B3 [12]),
	.datad(\alu_b|kmux_b|A_bus[12]~91_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~92_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~92 .lut_mask = 16'hF388;
defparam \alu_b|kmux_b|A_bus[12]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N16
cycloneive_lcell_comb \regBank|inst13|B3[12]~feeder (
// Equation(s):
// \regBank|inst13|B3[12]~feeder_combout  = \regBank|inst66|data_bus[12]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[12]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst13|B3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst13|B3[12]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst13|B3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N17
dffeas \regBank|inst13|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst13|B3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst13|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst13|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst13|B3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N25
dffeas \regBank|inst15|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[12]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst15|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst15|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst15|B3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N15
dffeas \regBank|inst12|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[12]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst12|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst12|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst12|B3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N14
cycloneive_lcell_comb \regBank|inst14|B3[12]~feeder (
// Equation(s):
// \regBank|inst14|B3[12]~feeder_combout  = \regBank|inst66|data_bus[12]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[12]~13_combout ),
	.cin(gnd),
	.combout(\regBank|inst14|B3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst14|B3[12]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst14|B3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N15
dffeas \regBank|inst14|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst14|B3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst14|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst14|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst14|B3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~114 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~114_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst12|B3 [12])) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst14|B3 [12]))))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [0] & (!\stage456_b|STAGE3_PIPELINE|busA [1]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\regBank|inst12|B3 [12]),
	.datad(\regBank|inst14|B3 [12]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~114_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~114 .lut_mask = 16'hB391;
defparam \alu_b|kmux_b|A_bus[12]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N24
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~115 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~115_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[12]~114_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[12]~114_combout  & ((\regBank|inst15|B3 [12]))) # 
// (!\alu_b|kmux_b|A_bus[12]~114_combout  & (\regBank|inst13|B3 [12]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst13|B3 [12]),
	.datac(\regBank|inst15|B3 [12]),
	.datad(\alu_b|kmux_b|A_bus[12]~114_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~115_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~115 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[12]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N0
cycloneive_lcell_comb \regBank|inst38|B3[12]~feeder (
// Equation(s):
// \regBank|inst38|B3[12]~feeder_combout  = \regBank|inst66|data_bus[12]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[12]~13_combout ),
	.cin(gnd),
	.combout(\regBank|inst38|B3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst38|B3[12]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst38|B3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N1
dffeas \regBank|inst38|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst38|B3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst38|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst38|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst38|B3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N29
dffeas \regBank|inst6|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[12]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst6|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst6|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst6|B3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N12
cycloneive_lcell_comb \regBank|inst2|B3[12]~feeder (
// Equation(s):
// \regBank|inst2|B3[12]~feeder_combout  = \regBank|inst66|data_bus[12]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[12]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst2|B3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst2|B3[12]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst2|B3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N13
dffeas \regBank|inst2|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst2|B3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst2|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst2|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst2|B3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N31
dffeas \regBank|inst34|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[12]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst34|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst34|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst34|B3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~93 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~93_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst34|B3 [12]))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst2|B3 [12])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\regBank|inst2|B3 [12]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst34|B3 [12]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~93_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~93 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[12]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~94 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~94_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[12]~93_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[12]~93_combout  & ((\regBank|inst6|B3 [12]))) # 
// (!\alu_b|kmux_b|A_bus[12]~93_combout  & (\regBank|inst38|B3 [12]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst38|B3 [12]),
	.datac(\regBank|inst6|B3 [12]),
	.datad(\alu_b|kmux_b|A_bus[12]~93_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~94_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~94 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[12]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N18
cycloneive_lcell_comb \regBank|inst3|B3[12]~feeder (
// Equation(s):
// \regBank|inst3|B3[12]~feeder_combout  = \regBank|inst66|data_bus[12]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[12]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst3|B3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst3|B3[12]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst3|B3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N19
dffeas \regBank|inst3|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst3|B3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst3|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst3|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst3|B3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N15
dffeas \regBank|inst7|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[12]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst7|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst7|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst7|B3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N5
dffeas \regBank|inst35|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[12]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst35|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst35|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst35|B3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N6
cycloneive_lcell_comb \regBank|inst39|B3[12]~feeder (
// Equation(s):
// \regBank|inst39|B3[12]~feeder_combout  = \regBank|inst66|data_bus[12]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[12]~13_combout ),
	.cin(gnd),
	.combout(\regBank|inst39|B3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst39|B3[12]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst39|B3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N7
dffeas \regBank|inst39|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst39|B3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst39|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst39|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst39|B3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~100 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~100_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst35|B3 [12])) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst39|B3 [12]))))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [3] & (!\stage456_b|STAGE3_PIPELINE|busA [2]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst35|B3 [12]),
	.datad(\regBank|inst39|B3 [12]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~100_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~100 .lut_mask = 16'hB391;
defparam \alu_b|kmux_b|A_bus[12]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~101 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~101_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[12]~100_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[12]~100_combout  & ((\regBank|inst7|B3 [12]))) # 
// (!\alu_b|kmux_b|A_bus[12]~100_combout  & (\regBank|inst3|B3 [12]))))

	.dataa(\regBank|inst3|B3 [12]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst7|B3 [12]),
	.datad(\alu_b|kmux_b|A_bus[12]~100_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~101_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~101 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[12]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N16
cycloneive_lcell_comb \regBank|inst36|B3[12]~feeder (
// Equation(s):
// \regBank|inst36|B3[12]~feeder_combout  = \regBank|inst66|data_bus[12]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[12]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst36|B3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst36|B3[12]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst36|B3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N17
dffeas \regBank|inst36|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst36|B3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst36|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst36|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst36|B3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N31
dffeas \regBank|inst4|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[12]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst4|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst4|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst4|B3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N20
cycloneive_lcell_comb \regBank|inst|B3[12]~feeder (
// Equation(s):
// \regBank|inst|B3[12]~feeder_combout  = \regBank|inst66|data_bus[12]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[12]~13_combout ),
	.cin(gnd),
	.combout(\regBank|inst|B3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst|B3[12]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst|B3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N21
dffeas \regBank|inst|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst|B3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst|B3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N3
dffeas \regBank|inst32|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[12]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst32|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst32|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst32|B3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~97 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~97_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst32|B3 [12]))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst|B3 [12])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst|B3 [12]),
	.datac(\regBank|inst32|B3 [12]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~97_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~97 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[12]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~98 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~98_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[12]~97_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[12]~97_combout  & ((\regBank|inst4|B3 [12]))) # 
// (!\alu_b|kmux_b|A_bus[12]~97_combout  & (\regBank|inst36|B3 [12]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst36|B3 [12]),
	.datac(\regBank|inst4|B3 [12]),
	.datad(\alu_b|kmux_b|A_bus[12]~97_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~98_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~98 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[12]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N8
cycloneive_lcell_comb \regBank|inst1|B3[12]~feeder (
// Equation(s):
// \regBank|inst1|B3[12]~feeder_combout  = \regBank|inst66|data_bus[12]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[12]~13_combout ),
	.cin(gnd),
	.combout(\regBank|inst1|B3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst1|B3[12]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst1|B3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N9
dffeas \regBank|inst1|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst1|B3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst1|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst1|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst1|B3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N15
dffeas \regBank|inst5|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[12]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst5|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst5|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst5|B3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N28
cycloneive_lcell_comb \regBank|inst33|B3[12]~feeder (
// Equation(s):
// \regBank|inst33|B3[12]~feeder_combout  = \regBank|inst66|data_bus[12]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[12]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst33|B3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst33|B3[12]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst33|B3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N29
dffeas \regBank|inst33|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst33|B3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst33|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst33|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst33|B3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N21
dffeas \regBank|inst37|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[12]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst37|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst37|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst37|B3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N20
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~95 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~95_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst33|B3 [12])) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst37|B3 [12]))))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\regBank|inst33|B3 [12]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst37|B3 [12]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~95_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~95 .lut_mask = 16'h88F3;
defparam \alu_b|kmux_b|A_bus[12]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~96 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~96_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[12]~95_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[12]~95_combout  & ((\regBank|inst5|B3 [12]))) # 
// (!\alu_b|kmux_b|A_bus[12]~95_combout  & (\regBank|inst1|B3 [12]))))

	.dataa(\regBank|inst1|B3 [12]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst5|B3 [12]),
	.datad(\alu_b|kmux_b|A_bus[12]~95_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~96_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~96 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[12]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N8
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~99 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~99_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & (\alu_b|kmux_b|A_bus[12]~98_combout )) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[12]~96_combout ))))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [1] & (!\stage456_b|STAGE3_PIPELINE|busA [0]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\alu_b|kmux_b|A_bus[12]~98_combout ),
	.datad(\alu_b|kmux_b|A_bus[12]~96_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~99_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~99 .lut_mask = 16'hB391;
defparam \alu_b|kmux_b|A_bus[12]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N8
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~102 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~102_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[12]~99_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[12]~99_combout  & ((\alu_b|kmux_b|A_bus[12]~101_combout ))) # 
// (!\alu_b|kmux_b|A_bus[12]~99_combout  & (\alu_b|kmux_b|A_bus[12]~94_combout ))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\alu_b|kmux_b|A_bus[12]~94_combout ),
	.datac(\alu_b|kmux_b|A_bus[12]~101_combout ),
	.datad(\alu_b|kmux_b|A_bus[12]~99_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~102_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~102 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[12]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneive_lcell_comb \regBank|inst47|B3[12]~feeder (
// Equation(s):
// \regBank|inst47|B3[12]~feeder_combout  = \regBank|inst66|data_bus[12]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[12]~13_combout ),
	.cin(gnd),
	.combout(\regBank|inst47|B3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst47|B3[12]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst47|B3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N19
dffeas \regBank|inst47|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst47|B3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst47|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst47|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst47|B3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N3
dffeas \regBank|inst43|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[12]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst43|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst43|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst43|B3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~110 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~110_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst43|B3 [12]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst47|B3 [12])))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst47|B3 [12]),
	.datac(\regBank|inst43|B3 [12]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~110_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~110 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[12]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N15
dffeas \regBank|inst55|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[12]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst55|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst55|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst55|B3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N16
cycloneive_lcell_comb \regBank|inst51|B3[12]~feeder (
// Equation(s):
// \regBank|inst51|B3[12]~feeder_combout  = \regBank|inst66|data_bus[12]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[12]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst51|B3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst51|B3[12]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst51|B3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N17
dffeas \regBank|inst51|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst51|B3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst51|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst51|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst51|B3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~111 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~111_combout  = (\alu_b|kmux_b|A_bus[12]~110_combout  & ((\stage456_b|STAGE3_PIPELINE|busA [3]) # ((\regBank|inst55|B3 [12])))) # (!\alu_b|kmux_b|A_bus[12]~110_combout  & (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst51|B3 
// [12]))))

	.dataa(\alu_b|kmux_b|A_bus[12]~110_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst55|B3 [12]),
	.datad(\regBank|inst51|B3 [12]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~111_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~111 .lut_mask = 16'hB9A8;
defparam \alu_b|kmux_b|A_bus[12]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N20
cycloneive_lcell_comb \regBank|inst49|B3[12]~feeder (
// Equation(s):
// \regBank|inst49|B3[12]~feeder_combout  = \regBank|inst66|data_bus[12]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[12]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst49|B3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst49|B3[12]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst49|B3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N21
dffeas \regBank|inst49|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst49|B3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst49|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst49|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst49|B3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N15
dffeas \regBank|inst53|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[12]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst53|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst53|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst53|B3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N27
dffeas \regBank|inst45|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[12]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst45|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst45|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst45|B3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N29
dffeas \regBank|inst41|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[12]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst41|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst41|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst41|B3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~103 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~103_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst41|B3 [12]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst45|B3 [12])))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\regBank|inst45|B3 [12]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst41|B3 [12]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~103_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~103 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[12]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~104 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~104_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[12]~103_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[12]~103_combout  & ((\regBank|inst53|B3 [12]))) # 
// (!\alu_b|kmux_b|A_bus[12]~103_combout  & (\regBank|inst49|B3 [12]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst49|B3 [12]),
	.datac(\regBank|inst53|B3 [12]),
	.datad(\alu_b|kmux_b|A_bus[12]~103_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~104_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~104 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[12]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
cycloneive_lcell_comb \regBank|inst42|B3[12]~feeder (
// Equation(s):
// \regBank|inst42|B3[12]~feeder_combout  = \regBank|inst66|data_bus[12]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[12]~13_combout ),
	.cin(gnd),
	.combout(\regBank|inst42|B3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst42|B3[12]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst42|B3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N13
dffeas \regBank|inst42|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst42|B3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst42|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst42|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst42|B3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N23
dffeas \regBank|inst50|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[12]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst50|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst50|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst50|B3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~105 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~105_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst42|B3 [12] & ((\stage456_b|STAGE3_PIPELINE|busA [2])))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((\regBank|inst50|B3 [12]) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\regBank|inst42|B3 [12]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst50|B3 [12]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~105_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~105 .lut_mask = 16'hB833;
defparam \alu_b|kmux_b|A_bus[12]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneive_lcell_comb \regBank|inst46|B3[12]~feeder (
// Equation(s):
// \regBank|inst46|B3[12]~feeder_combout  = \regBank|inst66|data_bus[12]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[12]~13_combout ),
	.cin(gnd),
	.combout(\regBank|inst46|B3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst46|B3[12]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst46|B3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N13
dffeas \regBank|inst46|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst46|B3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst46|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst46|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst46|B3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N17
dffeas \regBank|inst54|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[12]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst54|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst54|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst54|B3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~106 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~106_combout  = (\alu_b|kmux_b|A_bus[12]~105_combout  & (((\regBank|inst54|B3 [12]) # (\stage456_b|STAGE3_PIPELINE|busA [2])))) # (!\alu_b|kmux_b|A_bus[12]~105_combout  & (\regBank|inst46|B3 [12] & 
// ((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\alu_b|kmux_b|A_bus[12]~105_combout ),
	.datab(\regBank|inst46|B3 [12]),
	.datac(\regBank|inst54|B3 [12]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~106_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~106 .lut_mask = 16'hAAE4;
defparam \alu_b|kmux_b|A_bus[12]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N0
cycloneive_lcell_comb \regBank|inst48|B3[12]~feeder (
// Equation(s):
// \regBank|inst48|B3[12]~feeder_combout  = \regBank|inst66|data_bus[12]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[12]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst48|B3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst48|B3[12]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst48|B3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N1
dffeas \regBank|inst48|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst48|B3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst48|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst48|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst48|B3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y17_N11
dffeas \regBank|inst40|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[12]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst40|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst40|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst40|B3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~107 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~107_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst40|B3 [12]))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst48|B3 [12])))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst48|B3 [12]),
	.datac(\regBank|inst40|B3 [12]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~107_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~107 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[12]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneive_lcell_comb \regBank|inst44|B3[12]~feeder (
// Equation(s):
// \regBank|inst44|B3[12]~feeder_combout  = \regBank|inst66|data_bus[12]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[12]~13_combout ),
	.cin(gnd),
	.combout(\regBank|inst44|B3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst44|B3[12]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst44|B3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N1
dffeas \regBank|inst44|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst44|B3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst44|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst44|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst44|B3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N21
dffeas \regBank|inst52|B3[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[12]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst52|B3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst52|B3[12] .is_wysiwyg = "true";
defparam \regBank|inst52|B3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N20
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~108 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~108_combout  = (\alu_b|kmux_b|A_bus[12]~107_combout  & (((\regBank|inst52|B3 [12]) # (\stage456_b|STAGE3_PIPELINE|busA [2])))) # (!\alu_b|kmux_b|A_bus[12]~107_combout  & (\regBank|inst44|B3 [12] & 
// ((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\alu_b|kmux_b|A_bus[12]~107_combout ),
	.datab(\regBank|inst44|B3 [12]),
	.datac(\regBank|inst52|B3 [12]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~108_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~108 .lut_mask = 16'hAAE4;
defparam \alu_b|kmux_b|A_bus[12]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~109 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~109_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[12]~108_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[12]~106_combout )) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [0])))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\alu_b|kmux_b|A_bus[12]~106_combout ),
	.datad(\alu_b|kmux_b|A_bus[12]~108_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~109_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~109 .lut_mask = 16'hD951;
defparam \alu_b|kmux_b|A_bus[12]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~112 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~112_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[12]~109_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[12]~109_combout  & (\alu_b|kmux_b|A_bus[12]~111_combout )) # 
// (!\alu_b|kmux_b|A_bus[12]~109_combout  & ((\alu_b|kmux_b|A_bus[12]~104_combout )))))

	.dataa(\alu_b|kmux_b|A_bus[12]~111_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\alu_b|kmux_b|A_bus[12]~104_combout ),
	.datad(\alu_b|kmux_b|A_bus[12]~109_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~112_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~112 .lut_mask = 16'hEE30;
defparam \alu_b|kmux_b|A_bus[12]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~113 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~113_combout  = (\alu_b|FF_A|out[5]~1_combout  & ((\alu_b|FF_A|out[5]~4_combout ) # ((\alu_b|kmux_b|A_bus[12]~102_combout )))) # (!\alu_b|FF_A|out[5]~1_combout  & (!\alu_b|FF_A|out[5]~4_combout  & 
// ((\alu_b|kmux_b|A_bus[12]~112_combout ))))

	.dataa(\alu_b|FF_A|out[5]~1_combout ),
	.datab(\alu_b|FF_A|out[5]~4_combout ),
	.datac(\alu_b|kmux_b|A_bus[12]~102_combout ),
	.datad(\alu_b|kmux_b|A_bus[12]~112_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~113_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~113 .lut_mask = 16'hB9A8;
defparam \alu_b|kmux_b|A_bus[12]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~116 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~116_combout  = (\alu_b|FF_A|out[5]~4_combout  & ((\alu_b|kmux_b|A_bus[12]~113_combout  & ((\alu_b|kmux_b|A_bus[12]~115_combout ))) # (!\alu_b|kmux_b|A_bus[12]~113_combout  & (\alu_b|kmux_b|A_bus[12]~92_combout )))) # 
// (!\alu_b|FF_A|out[5]~4_combout  & (((\alu_b|kmux_b|A_bus[12]~113_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[12]~92_combout ),
	.datab(\alu_b|FF_A|out[5]~4_combout ),
	.datac(\alu_b|kmux_b|A_bus[12]~115_combout ),
	.datad(\alu_b|kmux_b|A_bus[12]~113_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~116_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~116 .lut_mask = 16'hF388;
defparam \alu_b|kmux_b|A_bus[12]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N20
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~127 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~127_combout  = (\alu_b|kmux_b|A_bus[15]~2_combout  & ((\alu_b|kmux_b|A_bus[12]~116_combout ) # ((\alu_b|kmux_b|A_bus[15]~1_combout  & \alu_b|kmux_b|A_bus[12]~126_combout )))) # (!\alu_b|kmux_b|A_bus[15]~2_combout  & 
// (\alu_b|kmux_b|A_bus[15]~1_combout  & (\alu_b|kmux_b|A_bus[12]~126_combout )))

	.dataa(\alu_b|kmux_b|A_bus[15]~2_combout ),
	.datab(\alu_b|kmux_b|A_bus[15]~1_combout ),
	.datac(\alu_b|kmux_b|A_bus[12]~126_combout ),
	.datad(\alu_b|kmux_b|A_bus[12]~116_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~127_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~127 .lut_mask = 16'hEAC0;
defparam \alu_b|kmux_b|A_bus[12]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[12]~128 (
// Equation(s):
// \alu_b|kmux_b|A_bus[12]~128_combout  = (\alu_b|kmux_b|A_bus[12]~127_combout ) # ((\stage456_b|inst|K_out [12] & \stage456_b|STAGE3_PIPELINE|KMx~q ))

	.dataa(gnd),
	.datab(\stage456_b|inst|K_out [12]),
	.datac(\stage456_b|STAGE3_PIPELINE|KMx~q ),
	.datad(\alu_b|kmux_b|A_bus[12]~127_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[12]~128_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[12]~128 .lut_mask = 16'hFFC0;
defparam \alu_b|kmux_b|A_bus[12]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N17
dffeas \alu_b|FF_A|out[12] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\alu_b|kmux_b|A_bus[12]~128_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_A|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_A|out[12] .is_wysiwyg = "true";
defparam \alu_b|FF_A|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N28
cycloneive_lcell_comb \alu_b|alu|Mux3~3 (
// Equation(s):
// \alu_b|alu|Mux3~3_combout  = (\alu_b|FF_A|out [12] & (\alu_b|alu|Mux4~2_combout  $ (((\alu_b|FF_B|out [12]) # (!\stage456_b|STAGE4_PIPELINE|ALUC [0]))))) # (!\alu_b|FF_A|out [12] & ((\alu_b|FF_B|out [12] & (\stage456_b|STAGE4_PIPELINE|ALUC [0])) # 
// (!\alu_b|FF_B|out [12] & ((\alu_b|alu|Mux4~2_combout )))))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datab(\alu_b|FF_A|out [12]),
	.datac(\alu_b|FF_B|out [12]),
	.datad(\alu_b|alu|Mux4~2_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux3~3 .lut_mask = 16'h2BE4;
defparam \alu_b|alu|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N30
cycloneive_lcell_comb \alu_b|alu|Mux3~4 (
// Equation(s):
// \alu_b|alu|Mux3~4_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [1] & (((!\alu_b|alu|Mux3~3_combout )))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [1] & ((\stage456_b|STAGE4_PIPELINE|ALUC [0]) # ((\alu_b|alu|Add0~24_combout ))))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.datac(\alu_b|alu|Add0~24_combout ),
	.datad(\alu_b|alu|Mux3~3_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux3~4 .lut_mask = 16'h32FE;
defparam \alu_b|alu|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N12
cycloneive_lcell_comb \alu_b|alu|Mux3~5 (
// Equation(s):
// \alu_b|alu|Mux3~5_combout  = (\alu_b|alu|Mux4~2_combout  & ((\stage456_b|STAGE4_PIPELINE|ALUC [3]) # ((\alu_b|alu|Mux3~4_combout )))) # (!\alu_b|alu|Mux4~2_combout  & (((\alu_b|alu|Add2~24_combout )) # (!\stage456_b|STAGE4_PIPELINE|ALUC [3])))

	.dataa(\alu_b|alu|Mux4~2_combout ),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.datac(\alu_b|alu|Mux3~4_combout ),
	.datad(\alu_b|alu|Add2~24_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux3~5 .lut_mask = 16'hFDB9;
defparam \alu_b|alu|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N24
cycloneive_lcell_comb \alu_b|alu|Mux3~0 (
// Equation(s):
// \alu_b|alu|Mux3~0_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [0] & (\stage456_b|STAGE4_PIPELINE|ALUC [2] & (!\alu_b|alu|Mux4~2_combout ))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & (\alu_b|alu|Mux4~2_combout  & ((\alu_b|alu|Add3~24_combout ) # 
// (!\stage456_b|STAGE4_PIPELINE|ALUC [2]))))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [2]),
	.datac(\alu_b|alu|Mux4~2_combout ),
	.datad(\alu_b|alu|Add3~24_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux3~0 .lut_mask = 16'h5818;
defparam \alu_b|alu|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N0
cycloneive_lcell_comb \alu_b|alu|Mux3~1 (
// Equation(s):
// \alu_b|alu|Mux3~1_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [0] & (((\alu_b|FF_B|out [12]) # (\alu_b|alu|Mux4~2_combout )))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & (\alu_b|FF_A|out [12] & ((!\alu_b|alu|Mux4~2_combout ))))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datab(\alu_b|FF_A|out [12]),
	.datac(\alu_b|FF_B|out [12]),
	.datad(\alu_b|alu|Mux4~2_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux3~1 .lut_mask = 16'hAAE4;
defparam \alu_b|alu|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N18
cycloneive_lcell_comb \alu_b|alu|Mux3~2 (
// Equation(s):
// \alu_b|alu|Mux3~2_combout  = (\alu_b|alu|Mux4~2_combout  & (((\stage456_b|STAGE4_PIPELINE|ALUC [1]) # (\alu_b|alu|Add1~24_combout )) # (!\alu_b|alu|Mux3~1_combout ))) # (!\alu_b|alu|Mux4~2_combout  & (\alu_b|alu|Mux3~1_combout  $ 
// ((\stage456_b|STAGE4_PIPELINE|ALUC [1]))))

	.dataa(\alu_b|alu|Mux4~2_combout ),
	.datab(\alu_b|alu|Mux3~1_combout ),
	.datac(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.datad(\alu_b|alu|Add1~24_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux3~2 .lut_mask = 16'hBEB6;
defparam \alu_b|alu|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N14
cycloneive_lcell_comb \alu_b|alu|Mux3~6 (
// Equation(s):
// \alu_b|alu|Mux3~6_combout  = (\alu_b|alu|Mux3~5_combout  & ((\stage456_b|STAGE4_PIPELINE|ALUC [3] & (\alu_b|alu|Mux3~0_combout )) # (!\stage456_b|STAGE4_PIPELINE|ALUC [3] & ((\alu_b|alu|Mux3~2_combout )))))

	.dataa(\alu_b|alu|Mux3~5_combout ),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.datac(\alu_b|alu|Mux3~0_combout ),
	.datad(\alu_b|alu|Mux3~2_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux3~6 .lut_mask = 16'hA280;
defparam \alu_b|alu|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N9
dffeas \alu_b|FF_C|out[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\alu_b|FF_C|out[11]~10_combout ),
	.asdata(\alu_b|alu|Mux3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\stage456_b|STAGE4_PIPELINE|SH [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_C|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_C|out[11] .is_wysiwyg = "true";
defparam \alu_b|FF_C|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N2
cycloneive_lcell_comb \regBank|inst66|data_bus[11]~12 (
// Equation(s):
// \regBank|inst66|data_bus[11]~12_combout  = (\regBank|inst66|Equal0~1_combout  & ((\data_b|inst|altsyncram_component|auto_generated|q_a [11]))) # (!\regBank|inst66|Equal0~1_combout  & (\alu_b|FF_C|out [11]))

	.dataa(gnd),
	.datab(\alu_b|FF_C|out [11]),
	.datac(\data_b|inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(\regBank|inst66|Equal0~1_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|data_bus[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|data_bus[11]~12 .lut_mask = 16'hF0CC;
defparam \regBank|inst66|data_bus[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N20
cycloneive_lcell_comb \regBank|inst22|B3[11]~feeder (
// Equation(s):
// \regBank|inst22|B3[11]~feeder_combout  = \regBank|inst66|data_bus[11]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[11]~12_combout ),
	.cin(gnd),
	.combout(\regBank|inst22|B3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst22|B3[11]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst22|B3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N21
dffeas \regBank|inst22|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst22|B3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst22|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst22|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst22|B3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N7
dffeas \regBank|inst30|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[11]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst30|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst30|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst30|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N22
cycloneive_lcell_comb \regBank|inst26|B3[11]~feeder (
// Equation(s):
// \regBank|inst26|B3[11]~feeder_combout  = \regBank|inst66|data_bus[11]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[11]~12_combout ),
	.cin(gnd),
	.combout(\regBank|inst26|B3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst26|B3[11]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst26|B3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N23
dffeas \regBank|inst26|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst26|B3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst26|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst26|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst26|B3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N11
dffeas \regBank|inst58|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[11]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst58|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst58|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst58|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~159 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~159_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\regBank|inst58|B3 [11] & \stage456_b|STAGE3_PIPELINE|busA [2])))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst26|B3 [11]) # 
// ((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst26|B3 [11]),
	.datac(\regBank|inst58|B3 [11]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~159_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~159 .lut_mask = 16'hE455;
defparam \alu_b|kmux_b|A_bus[11]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~160 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~160_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[11]~159_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[11]~159_combout  & ((\regBank|inst30|B3 [11]))) # 
// (!\alu_b|kmux_b|A_bus[11]~159_combout  & (\regBank|inst22|B3 [11]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst22|B3 [11]),
	.datac(\regBank|inst30|B3 [11]),
	.datad(\alu_b|kmux_b|A_bus[11]~159_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~160_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~160 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[11]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N15
dffeas \regBank|inst21|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[11]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst21|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst21|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst21|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneive_lcell_comb \regBank|inst57|B3[11]~feeder (
// Equation(s):
// \regBank|inst57|B3[11]~feeder_combout  = \regBank|inst66|data_bus[11]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[11]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst57|B3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst57|B3[11]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst57|B3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N13
dffeas \regBank|inst57|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst57|B3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst57|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst57|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst57|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~161 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~161_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst57|B3 [11]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst21|B3 [11])))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [3] & (!\stage456_b|STAGE3_PIPELINE|busA [2]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst21|B3 [11]),
	.datad(\regBank|inst57|B3 [11]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~161_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~161 .lut_mask = 16'hB931;
defparam \alu_b|kmux_b|A_bus[11]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N4
cycloneive_lcell_comb \regBank|inst25|B3[11]~feeder (
// Equation(s):
// \regBank|inst25|B3[11]~feeder_combout  = \regBank|inst66|data_bus[11]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[11]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst25|B3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst25|B3[11]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst25|B3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N5
dffeas \regBank|inst25|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst25|B3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst25|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst25|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst25|B3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N11
dffeas \regBank|inst29|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[11]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst29|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst29|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst29|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~162 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~162_combout  = (\alu_b|kmux_b|A_bus[11]~161_combout  & (((\regBank|inst29|B3 [11]) # (\stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\alu_b|kmux_b|A_bus[11]~161_combout  & (\regBank|inst25|B3 [11] & 
// ((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\alu_b|kmux_b|A_bus[11]~161_combout ),
	.datab(\regBank|inst25|B3 [11]),
	.datac(\regBank|inst29|B3 [11]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~162_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~162 .lut_mask = 16'hAAE4;
defparam \alu_b|kmux_b|A_bus[11]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N17
dffeas \regBank|inst20|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[11]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst20|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst20|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst20|B3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N31
dffeas \regBank|inst28|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[11]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst28|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst28|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst28|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N24
cycloneive_lcell_comb \regBank|inst24|B3[11]~feeder (
// Equation(s):
// \regBank|inst24|B3[11]~feeder_combout  = \regBank|inst66|data_bus[11]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[11]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst24|B3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst24|B3[11]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst24|B3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N25
dffeas \regBank|inst24|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst24|B3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst24|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst24|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst24|B3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N23
dffeas \regBank|inst56|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[11]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst56|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst56|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst56|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~163 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~163_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\regBank|inst56|B3 [11] & \stage456_b|STAGE3_PIPELINE|busA [2])))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst24|B3 [11]) # 
// ((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst24|B3 [11]),
	.datac(\regBank|inst56|B3 [11]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~163_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~163 .lut_mask = 16'hE455;
defparam \alu_b|kmux_b|A_bus[11]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~164 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~164_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[11]~163_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[11]~163_combout  & ((\regBank|inst28|B3 [11]))) # 
// (!\alu_b|kmux_b|A_bus[11]~163_combout  & (\regBank|inst20|B3 [11]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst20|B3 [11]),
	.datac(\regBank|inst28|B3 [11]),
	.datad(\alu_b|kmux_b|A_bus[11]~163_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~164_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~164 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[11]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~165 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~165_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[11]~164_combout ))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & (\alu_b|kmux_b|A_bus[11]~162_combout )))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [1] & (((!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\alu_b|kmux_b|A_bus[11]~162_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datad(\alu_b|kmux_b|A_bus[11]~164_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~165_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~165 .lut_mask = 16'hCB0B;
defparam \alu_b|kmux_b|A_bus[11]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N14
cycloneive_lcell_comb \regBank|inst31|B3[11]~feeder (
// Equation(s):
// \regBank|inst31|B3[11]~feeder_combout  = \regBank|inst66|data_bus[11]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[11]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst31|B3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst31|B3[11]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst31|B3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N15
dffeas \regBank|inst31|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst31|B3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst31|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst31|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst31|B3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N27
dffeas \regBank|inst27|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[11]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst27|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst27|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst27|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N16
cycloneive_lcell_comb \regBank|inst23|B3[11]~feeder (
// Equation(s):
// \regBank|inst23|B3[11]~feeder_combout  = \regBank|inst66|data_bus[11]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[11]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst23|B3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst23|B3[11]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst23|B3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N17
dffeas \regBank|inst23|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst23|B3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst23|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst23|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst23|B3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N15
dffeas \regBank|inst59|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[11]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst59|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst59|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst59|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~166 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~166_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst59|B3 [11]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst23|B3 [11])))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst23|B3 [11]),
	.datac(\regBank|inst59|B3 [11]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~166_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~166 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[11]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~167 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~167_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[11]~166_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[11]~166_combout  & (\regBank|inst31|B3 [11])) # 
// (!\alu_b|kmux_b|A_bus[11]~166_combout  & ((\regBank|inst27|B3 [11])))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst31|B3 [11]),
	.datac(\regBank|inst27|B3 [11]),
	.datad(\alu_b|kmux_b|A_bus[11]~166_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~167_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~167 .lut_mask = 16'hEE50;
defparam \alu_b|kmux_b|A_bus[11]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~168 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~168_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[11]~165_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[11]~165_combout  & ((\alu_b|kmux_b|A_bus[11]~167_combout ))) # 
// (!\alu_b|kmux_b|A_bus[11]~165_combout  & (\alu_b|kmux_b|A_bus[11]~160_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[11]~160_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\alu_b|kmux_b|A_bus[11]~165_combout ),
	.datad(\alu_b|kmux_b|A_bus[11]~167_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~168_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~168 .lut_mask = 16'hF2C2;
defparam \alu_b|kmux_b|A_bus[11]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cycloneive_lcell_comb \regBank|inst46|B3[11]~feeder (
// Equation(s):
// \regBank|inst46|B3[11]~feeder_combout  = \regBank|inst66|data_bus[11]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[11]~12_combout ),
	.cin(gnd),
	.combout(\regBank|inst46|B3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst46|B3[11]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst46|B3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N19
dffeas \regBank|inst46|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst46|B3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst46|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst46|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst46|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N30
cycloneive_lcell_comb \regBank|inst50|B3[11]~feeder (
// Equation(s):
// \regBank|inst50|B3[11]~feeder_combout  = \regBank|inst66|data_bus[11]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[11]~12_combout ),
	.cin(gnd),
	.combout(\regBank|inst50|B3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst50|B3[11]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst50|B3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N31
dffeas \regBank|inst50|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst50|B3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst50|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst50|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst50|B3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N9
dffeas \regBank|inst42|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[11]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst42|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst42|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst42|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N8
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~145 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~145_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\regBank|inst42|B3 [11] & \stage456_b|STAGE3_PIPELINE|busA [2])))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst50|B3 [11]) # 
// ((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\regBank|inst50|B3 [11]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst42|B3 [11]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~145_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~145 .lut_mask = 16'hE233;
defparam \alu_b|kmux_b|A_bus[11]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N5
dffeas \regBank|inst54|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[11]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst54|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst54|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst54|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~146 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~146_combout  = (\alu_b|kmux_b|A_bus[11]~145_combout  & (((\regBank|inst54|B3 [11]) # (\stage456_b|STAGE3_PIPELINE|busA [2])))) # (!\alu_b|kmux_b|A_bus[11]~145_combout  & (\regBank|inst46|B3 [11] & 
// ((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\regBank|inst46|B3 [11]),
	.datab(\alu_b|kmux_b|A_bus[11]~145_combout ),
	.datac(\regBank|inst54|B3 [11]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~146_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~146 .lut_mask = 16'hCCE2;
defparam \alu_b|kmux_b|A_bus[11]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N12
cycloneive_lcell_comb \regBank|inst51|B3[11]~feeder (
// Equation(s):
// \regBank|inst51|B3[11]~feeder_combout  = \regBank|inst66|data_bus[11]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[11]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst51|B3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst51|B3[11]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst51|B3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N13
dffeas \regBank|inst51|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst51|B3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst51|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst51|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst51|B3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N27
dffeas \regBank|inst55|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[11]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst55|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst55|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst55|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cycloneive_lcell_comb \regBank|inst47|B3[11]~feeder (
// Equation(s):
// \regBank|inst47|B3[11]~feeder_combout  = \regBank|inst66|data_bus[11]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[11]~12_combout ),
	.cin(gnd),
	.combout(\regBank|inst47|B3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst47|B3[11]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst47|B3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N21
dffeas \regBank|inst47|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst47|B3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst47|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst47|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst47|B3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N31
dffeas \regBank|inst43|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[11]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst43|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst43|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst43|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~152 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~152_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\regBank|inst43|B3 [11] & \stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst47|B3 [11]) # 
// ((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst47|B3 [11]),
	.datac(\regBank|inst43|B3 [11]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~152_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~152 .lut_mask = 16'hE455;
defparam \alu_b|kmux_b|A_bus[11]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~153 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~153_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[11]~152_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[11]~152_combout  & ((\regBank|inst55|B3 [11]))) # 
// (!\alu_b|kmux_b|A_bus[11]~152_combout  & (\regBank|inst51|B3 [11]))))

	.dataa(\regBank|inst51|B3 [11]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst55|B3 [11]),
	.datad(\alu_b|kmux_b|A_bus[11]~152_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~153_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~153 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[11]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N16
cycloneive_lcell_comb \regBank|inst49|B3[11]~feeder (
// Equation(s):
// \regBank|inst49|B3[11]~feeder_combout  = \regBank|inst66|data_bus[11]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[11]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst49|B3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst49|B3[11]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst49|B3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N17
dffeas \regBank|inst49|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst49|B3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst49|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst49|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst49|B3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N23
dffeas \regBank|inst53|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[11]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst53|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst53|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst53|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N8
cycloneive_lcell_comb \regBank|inst41|B3[11]~feeder (
// Equation(s):
// \regBank|inst41|B3[11]~feeder_combout  = \regBank|inst66|data_bus[11]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[11]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst41|B3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst41|B3[11]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst41|B3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N9
dffeas \regBank|inst41|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst41|B3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst41|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst41|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst41|B3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N19
dffeas \regBank|inst45|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[11]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst45|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst45|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst45|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~147 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~147_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst41|B3 [11])) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst45|B3 [11]))))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst41|B3 [11]),
	.datac(\regBank|inst45|B3 [11]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~147_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~147 .lut_mask = 16'h88F5;
defparam \alu_b|kmux_b|A_bus[11]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~148 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~148_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[11]~147_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[11]~147_combout  & ((\regBank|inst53|B3 [11]))) # 
// (!\alu_b|kmux_b|A_bus[11]~147_combout  & (\regBank|inst49|B3 [11]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst49|B3 [11]),
	.datac(\regBank|inst53|B3 [11]),
	.datad(\alu_b|kmux_b|A_bus[11]~147_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~148_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~148 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[11]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneive_lcell_comb \regBank|inst44|B3[11]~feeder (
// Equation(s):
// \regBank|inst44|B3[11]~feeder_combout  = \regBank|inst66|data_bus[11]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[11]~12_combout ),
	.cin(gnd),
	.combout(\regBank|inst44|B3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst44|B3[11]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst44|B3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N7
dffeas \regBank|inst44|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst44|B3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst44|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst44|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst44|B3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N13
dffeas \regBank|inst52|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[11]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst52|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst52|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst52|B3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y17_N9
dffeas \regBank|inst48|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[11]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst48|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst48|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst48|B3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y17_N21
dffeas \regBank|inst40|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[11]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst40|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst40|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst40|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N20
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~149 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~149_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst40|B3 [11]))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst48|B3 [11])))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst48|B3 [11]),
	.datac(\regBank|inst40|B3 [11]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~149_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~149 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[11]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~150 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~150_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[11]~149_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[11]~149_combout  & ((\regBank|inst52|B3 [11]))) # 
// (!\alu_b|kmux_b|A_bus[11]~149_combout  & (\regBank|inst44|B3 [11]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst44|B3 [11]),
	.datac(\regBank|inst52|B3 [11]),
	.datad(\alu_b|kmux_b|A_bus[11]~149_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~150_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~150 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[11]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~151 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~151_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[11]~150_combout ))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & (\alu_b|kmux_b|A_bus[11]~148_combout )))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [1] & (((!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\alu_b|kmux_b|A_bus[11]~148_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\alu_b|kmux_b|A_bus[11]~150_combout ),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~151_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~151 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[11]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~154 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~154_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[11]~151_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[11]~151_combout  & ((\alu_b|kmux_b|A_bus[11]~153_combout ))) # 
// (!\alu_b|kmux_b|A_bus[11]~151_combout  & (\alu_b|kmux_b|A_bus[11]~146_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[11]~146_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\alu_b|kmux_b|A_bus[11]~153_combout ),
	.datad(\alu_b|kmux_b|A_bus[11]~151_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~154_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~154 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[11]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N8
cycloneive_lcell_comb \regBank|inst17|B3[11]~feeder (
// Equation(s):
// \regBank|inst17|B3[11]~feeder_combout  = \regBank|inst66|data_bus[11]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[11]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst17|B3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst17|B3[11]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst17|B3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N9
dffeas \regBank|inst17|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst17|B3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst17|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst17|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst17|B3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N7
dffeas \regBank|inst19|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[11]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst19|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst19|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst19|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N8
cycloneive_lcell_comb \regBank|inst18|B3[11]~feeder (
// Equation(s):
// \regBank|inst18|B3[11]~feeder_combout  = \regBank|inst66|data_bus[11]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[11]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst18|B3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst18|B3[11]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst18|B3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N9
dffeas \regBank|inst18|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst18|B3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst18|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst18|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst18|B3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N3
dffeas \regBank|inst16|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[11]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst16|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst16|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst16|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~139 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~139_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\regBank|inst16|B3 [11] & \stage456_b|STAGE3_PIPELINE|busA [0])))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst18|B3 [11]) # 
// ((!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst18|B3 [11]),
	.datac(\regBank|inst16|B3 [11]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~139_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~139 .lut_mask = 16'hE455;
defparam \alu_b|kmux_b|A_bus[11]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~140 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~140_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[11]~139_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[11]~139_combout  & ((\regBank|inst19|B3 [11]))) # 
// (!\alu_b|kmux_b|A_bus[11]~139_combout  & (\regBank|inst17|B3 [11]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst17|B3 [11]),
	.datac(\regBank|inst19|B3 [11]),
	.datad(\alu_b|kmux_b|A_bus[11]~139_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~140_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~140 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[11]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N20
cycloneive_lcell_comb \regBank|inst9|B3[11]~feeder (
// Equation(s):
// \regBank|inst9|B3[11]~feeder_combout  = \regBank|inst66|data_bus[11]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[11]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst9|B3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst9|B3[11]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst9|B3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N21
dffeas \regBank|inst9|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst9|B3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst9|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst9|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst9|B3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N7
dffeas \regBank|inst8|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[11]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst8|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst8|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst8|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~141 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~141_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\regBank|inst8|B3 [11] & \stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst9|B3 [11]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst9|B3 [11]),
	.datac(\regBank|inst8|B3 [11]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~141_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~141 .lut_mask = 16'hE455;
defparam \alu_b|kmux_b|A_bus[11]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N27
dffeas \regBank|inst11|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[11]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst11|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst11|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst11|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N24
cycloneive_lcell_comb \regBank|inst10|B3[11]~feeder (
// Equation(s):
// \regBank|inst10|B3[11]~feeder_combout  = \regBank|inst66|data_bus[11]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[11]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst10|B3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst10|B3[11]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst10|B3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N25
dffeas \regBank|inst10|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst10|B3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst10|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst10|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst10|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~142 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~142_combout  = (\alu_b|kmux_b|A_bus[11]~141_combout  & ((\stage456_b|STAGE3_PIPELINE|busA [1]) # ((\regBank|inst11|B3 [11])))) # (!\alu_b|kmux_b|A_bus[11]~141_combout  & (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst10|B3 
// [11]))))

	.dataa(\alu_b|kmux_b|A_bus[11]~141_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\regBank|inst11|B3 [11]),
	.datad(\regBank|inst10|B3 [11]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~142_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~142 .lut_mask = 16'hB9A8;
defparam \alu_b|kmux_b|A_bus[11]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~143 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~143_combout  = (\alu_b|FF_A|out[5]~3_combout  & (\alu_b|FF_A|out[5]~2_combout )) # (!\alu_b|FF_A|out[5]~3_combout  & ((\alu_b|FF_A|out[5]~2_combout  & (\alu_b|kmux_b|A_bus[11]~140_combout )) # (!\alu_b|FF_A|out[5]~2_combout  & 
// ((\alu_b|kmux_b|A_bus[11]~142_combout )))))

	.dataa(\alu_b|FF_A|out[5]~3_combout ),
	.datab(\alu_b|FF_A|out[5]~2_combout ),
	.datac(\alu_b|kmux_b|A_bus[11]~140_combout ),
	.datad(\alu_b|kmux_b|A_bus[11]~142_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~143_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~143 .lut_mask = 16'hD9C8;
defparam \alu_b|kmux_b|A_bus[11]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N29
dffeas \regBank|inst60|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[11]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst60|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst60|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst60|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~144 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~144_combout  = (\alu_b|kmux_b|A_bus[11]~143_combout  & ((\regBank|inst61|B3 [11]) # ((!\alu_b|FF_A|out[5]~3_combout )))) # (!\alu_b|kmux_b|A_bus[11]~143_combout  & (((\regBank|inst60|B3 [11] & \alu_b|FF_A|out[5]~3_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[11]~143_combout ),
	.datab(\regBank|inst61|B3 [11]),
	.datac(\regBank|inst60|B3 [11]),
	.datad(\alu_b|FF_A|out[5]~3_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~144_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~144 .lut_mask = 16'hD8AA;
defparam \alu_b|kmux_b|A_bus[11]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~155 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~155_combout  = (\alu_b|FF_A|out[5]~1_combout  & (((\alu_b|FF_A|out[5]~4_combout )))) # (!\alu_b|FF_A|out[5]~1_combout  & ((\alu_b|FF_A|out[5]~4_combout  & ((\alu_b|kmux_b|A_bus[11]~144_combout ))) # (!\alu_b|FF_A|out[5]~4_combout  
// & (\alu_b|kmux_b|A_bus[11]~154_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[11]~154_combout ),
	.datab(\alu_b|FF_A|out[5]~1_combout ),
	.datac(\alu_b|FF_A|out[5]~4_combout ),
	.datad(\alu_b|kmux_b|A_bus[11]~144_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~155_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~155 .lut_mask = 16'hF2C2;
defparam \alu_b|kmux_b|A_bus[11]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N20
cycloneive_lcell_comb \regBank|inst14|B3[11]~feeder (
// Equation(s):
// \regBank|inst14|B3[11]~feeder_combout  = \regBank|inst66|data_bus[11]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[11]~12_combout ),
	.cin(gnd),
	.combout(\regBank|inst14|B3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst14|B3[11]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst14|B3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N21
dffeas \regBank|inst14|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst14|B3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst14|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst14|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst14|B3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N11
dffeas \regBank|inst12|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[11]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst12|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst12|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst12|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N20
cycloneive_lcell_comb \regBank|inst13|B3[11]~feeder (
// Equation(s):
// \regBank|inst13|B3[11]~feeder_combout  = \regBank|inst66|data_bus[11]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[11]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst13|B3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst13|B3[11]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst13|B3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N21
dffeas \regBank|inst13|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst13|B3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst13|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst13|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst13|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~156 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~156_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst12|B3 [11]))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & (((\regBank|inst13|B3 [11])) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [1])))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\regBank|inst12|B3 [11]),
	.datad(\regBank|inst13|B3 [11]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~156_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~156 .lut_mask = 16'hD591;
defparam \alu_b|kmux_b|A_bus[11]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N3
dffeas \regBank|inst15|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[11]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst15|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst15|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst15|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~157 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~157_combout  = (\alu_b|kmux_b|A_bus[11]~156_combout  & (((\regBank|inst15|B3 [11]) # (\stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\alu_b|kmux_b|A_bus[11]~156_combout  & (\regBank|inst14|B3 [11] & 
// ((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\regBank|inst14|B3 [11]),
	.datab(\alu_b|kmux_b|A_bus[11]~156_combout ),
	.datac(\regBank|inst15|B3 [11]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~157_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~157 .lut_mask = 16'hCCE2;
defparam \alu_b|kmux_b|A_bus[11]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N16
cycloneive_lcell_comb \regBank|inst|B3[11]~feeder (
// Equation(s):
// \regBank|inst|B3[11]~feeder_combout  = \regBank|inst66|data_bus[11]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[11]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst|B3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst|B3[11]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst|B3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N17
dffeas \regBank|inst|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst|B3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst|B3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N11
dffeas \regBank|inst32|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[11]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst32|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst32|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst32|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~133 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~133_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst32|B3 [11]))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst|B3 [11])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst|B3 [11]),
	.datac(\regBank|inst32|B3 [11]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~133_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~133 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[11]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N5
dffeas \regBank|inst4|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[11]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst4|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst4|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst4|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N10
cycloneive_lcell_comb \regBank|inst36|B3[11]~feeder (
// Equation(s):
// \regBank|inst36|B3[11]~feeder_combout  = \regBank|inst66|data_bus[11]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[11]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst36|B3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst36|B3[11]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst36|B3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N11
dffeas \regBank|inst36|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst36|B3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst36|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst36|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst36|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~134 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~134_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (\alu_b|kmux_b|A_bus[11]~133_combout )) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[11]~133_combout  & (\regBank|inst4|B3 [11])) # 
// (!\alu_b|kmux_b|A_bus[11]~133_combout  & ((\regBank|inst36|B3 [11])))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\alu_b|kmux_b|A_bus[11]~133_combout ),
	.datac(\regBank|inst4|B3 [11]),
	.datad(\regBank|inst36|B3 [11]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~134_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~134 .lut_mask = 16'hD9C8;
defparam \alu_b|kmux_b|A_bus[11]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N20
cycloneive_lcell_comb \regBank|inst38|B3[11]~feeder (
// Equation(s):
// \regBank|inst38|B3[11]~feeder_combout  = \regBank|inst66|data_bus[11]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[11]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst38|B3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst38|B3[11]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst38|B3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N21
dffeas \regBank|inst38|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst38|B3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst38|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst38|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst38|B3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N9
dffeas \regBank|inst6|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[11]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst6|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst6|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst6|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
cycloneive_lcell_comb \regBank|inst34|B3[11]~feeder (
// Equation(s):
// \regBank|inst34|B3[11]~feeder_combout  = \regBank|inst66|data_bus[11]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[11]~12_combout ),
	.cin(gnd),
	.combout(\regBank|inst34|B3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst34|B3[11]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst34|B3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N21
dffeas \regBank|inst34|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst34|B3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst34|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst34|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst34|B3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N11
dffeas \regBank|inst2|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[11]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst2|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst2|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst2|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~131 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~131_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst34|B3 [11])) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst2|B3 [11]))))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst34|B3 [11]),
	.datac(\regBank|inst2|B3 [11]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~131_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~131 .lut_mask = 16'h88F5;
defparam \alu_b|kmux_b|A_bus[11]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N8
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~132 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~132_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[11]~131_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[11]~131_combout  & ((\regBank|inst6|B3 [11]))) # 
// (!\alu_b|kmux_b|A_bus[11]~131_combout  & (\regBank|inst38|B3 [11]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst38|B3 [11]),
	.datac(\regBank|inst6|B3 [11]),
	.datad(\alu_b|kmux_b|A_bus[11]~131_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~132_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~132 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[11]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~135 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~135_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & (\alu_b|kmux_b|A_bus[11]~134_combout )) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[11]~132_combout ))))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [0] & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\alu_b|kmux_b|A_bus[11]~134_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datad(\alu_b|kmux_b|A_bus[11]~132_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~135_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~135 .lut_mask = 16'h8F83;
defparam \alu_b|kmux_b|A_bus[11]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N18
cycloneive_lcell_comb \regBank|inst1|B3[11]~feeder (
// Equation(s):
// \regBank|inst1|B3[11]~feeder_combout  = \regBank|inst66|data_bus[11]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[11]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst1|B3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst1|B3[11]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst1|B3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N19
dffeas \regBank|inst1|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst1|B3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst1|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst1|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst1|B3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N29
dffeas \regBank|inst5|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[11]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst5|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst5|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst5|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N30
cycloneive_lcell_comb \regBank|inst33|B3[11]~feeder (
// Equation(s):
// \regBank|inst33|B3[11]~feeder_combout  = \regBank|inst66|data_bus[11]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[11]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst33|B3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst33|B3[11]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst33|B3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N31
dffeas \regBank|inst33|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst33|B3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst33|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst33|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst33|B3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N1
dffeas \regBank|inst37|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[11]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst37|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst37|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst37|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~129 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~129_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst33|B3 [11] & ((\stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (((\regBank|inst37|B3 [11]) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\regBank|inst33|B3 [11]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst37|B3 [11]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~129_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~129 .lut_mask = 16'hB833;
defparam \alu_b|kmux_b|A_bus[11]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~130 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~130_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[11]~129_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[11]~129_combout  & ((\regBank|inst5|B3 [11]))) # 
// (!\alu_b|kmux_b|A_bus[11]~129_combout  & (\regBank|inst1|B3 [11]))))

	.dataa(\regBank|inst1|B3 [11]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst5|B3 [11]),
	.datad(\alu_b|kmux_b|A_bus[11]~129_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~130_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~130 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[11]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N22
cycloneive_lcell_comb \regBank|inst3|B3[11]~feeder (
// Equation(s):
// \regBank|inst3|B3[11]~feeder_combout  = \regBank|inst66|data_bus[11]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[11]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst3|B3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst3|B3[11]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst3|B3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N23
dffeas \regBank|inst3|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst3|B3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst3|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst3|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst3|B3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N15
dffeas \regBank|inst39|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[11]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst39|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst39|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst39|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N6
cycloneive_lcell_comb \regBank|inst35|B3[11]~feeder (
// Equation(s):
// \regBank|inst35|B3[11]~feeder_combout  = \regBank|inst66|data_bus[11]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[11]~12_combout ),
	.cin(gnd),
	.combout(\regBank|inst35|B3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst35|B3[11]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst35|B3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N7
dffeas \regBank|inst35|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst35|B3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst35|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst35|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst35|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~136 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~136_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst35|B3 [11]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst39|B3 [11])))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [3] & (!\stage456_b|STAGE3_PIPELINE|busA [2]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst39|B3 [11]),
	.datad(\regBank|inst35|B3 [11]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~136_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~136 .lut_mask = 16'hB931;
defparam \alu_b|kmux_b|A_bus[11]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N25
dffeas \regBank|inst7|B3[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[11]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst7|B3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst7|B3[11] .is_wysiwyg = "true";
defparam \regBank|inst7|B3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~137 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~137_combout  = (\alu_b|kmux_b|A_bus[11]~136_combout  & (((\regBank|inst7|B3 [11]) # (\stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\alu_b|kmux_b|A_bus[11]~136_combout  & (\regBank|inst3|B3 [11] & ((!\stage456_b|STAGE3_PIPELINE|busA 
// [3]))))

	.dataa(\regBank|inst3|B3 [11]),
	.datab(\alu_b|kmux_b|A_bus[11]~136_combout ),
	.datac(\regBank|inst7|B3 [11]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~137_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~137 .lut_mask = 16'hCCE2;
defparam \alu_b|kmux_b|A_bus[11]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~138 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~138_combout  = (\alu_b|kmux_b|A_bus[11]~135_combout  & (((\stage456_b|STAGE3_PIPELINE|busA [0]) # (\alu_b|kmux_b|A_bus[11]~137_combout )))) # (!\alu_b|kmux_b|A_bus[11]~135_combout  & (\alu_b|kmux_b|A_bus[11]~130_combout  & 
// (!\stage456_b|STAGE3_PIPELINE|busA [0])))

	.dataa(\alu_b|kmux_b|A_bus[11]~135_combout ),
	.datab(\alu_b|kmux_b|A_bus[11]~130_combout ),
	.datac(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datad(\alu_b|kmux_b|A_bus[11]~137_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~138_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~138 .lut_mask = 16'hAEA4;
defparam \alu_b|kmux_b|A_bus[11]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~158 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~158_combout  = (\alu_b|FF_A|out[5]~1_combout  & ((\alu_b|kmux_b|A_bus[11]~155_combout  & (\alu_b|kmux_b|A_bus[11]~157_combout )) # (!\alu_b|kmux_b|A_bus[11]~155_combout  & ((\alu_b|kmux_b|A_bus[11]~138_combout ))))) # 
// (!\alu_b|FF_A|out[5]~1_combout  & (\alu_b|kmux_b|A_bus[11]~155_combout ))

	.dataa(\alu_b|FF_A|out[5]~1_combout ),
	.datab(\alu_b|kmux_b|A_bus[11]~155_combout ),
	.datac(\alu_b|kmux_b|A_bus[11]~157_combout ),
	.datad(\alu_b|kmux_b|A_bus[11]~138_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~158_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~158 .lut_mask = 16'hE6C4;
defparam \alu_b|kmux_b|A_bus[11]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~169 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~169_combout  = (\alu_b|kmux_b|A_bus[15]~1_combout  & ((\alu_b|kmux_b|A_bus[11]~168_combout ) # ((\alu_b|kmux_b|A_bus[11]~158_combout  & \alu_b|kmux_b|A_bus[15]~2_combout )))) # (!\alu_b|kmux_b|A_bus[15]~1_combout  & 
// (((\alu_b|kmux_b|A_bus[11]~158_combout  & \alu_b|kmux_b|A_bus[15]~2_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[15]~1_combout ),
	.datab(\alu_b|kmux_b|A_bus[11]~168_combout ),
	.datac(\alu_b|kmux_b|A_bus[11]~158_combout ),
	.datad(\alu_b|kmux_b|A_bus[15]~2_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~169_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~169 .lut_mask = 16'hF888;
defparam \alu_b|kmux_b|A_bus[11]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[11]~170 (
// Equation(s):
// \alu_b|kmux_b|A_bus[11]~170_combout  = (\alu_b|kmux_b|A_bus[11]~169_combout ) # ((\stage456_b|inst|K_out [11] & \stage456_b|STAGE3_PIPELINE|KMx~q ))

	.dataa(\stage456_b|inst|K_out [11]),
	.datab(gnd),
	.datac(\stage456_b|STAGE3_PIPELINE|KMx~q ),
	.datad(\alu_b|kmux_b|A_bus[11]~169_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[11]~170_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[11]~170 .lut_mask = 16'hFFA0;
defparam \alu_b|kmux_b|A_bus[11]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N5
dffeas \alu_b|FF_A|out[11] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\alu_b|kmux_b|A_bus[11]~170_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_A|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_A|out[11] .is_wysiwyg = "true";
defparam \alu_b|FF_A|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N4
cycloneive_lcell_comb \alu_b|alu|Mux4~5 (
// Equation(s):
// \alu_b|alu|Mux4~5_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [0] & (((\alu_b|FF_B|out [11]) # (\stage456_b|STAGE4_PIPELINE|ALUC [3])))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & (\alu_b|FF_A|out [11] & ((!\stage456_b|STAGE4_PIPELINE|ALUC [3]))))

	.dataa(\alu_b|FF_A|out [11]),
	.datab(\alu_b|FF_B|out [11]),
	.datac(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datad(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux4~5 .lut_mask = 16'hF0CA;
defparam \alu_b|alu|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N22
cycloneive_lcell_comb \alu_b|alu|Mux4~6 (
// Equation(s):
// \alu_b|alu|Mux4~6_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [3] & (((\alu_b|alu|Mux4~5_combout  & \alu_b|alu|Add2~22_combout )))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [3] & (\stage456_b|STAGE4_PIPELINE|ALUC [1] $ ((\alu_b|alu|Mux4~5_combout ))))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.datac(\alu_b|alu|Mux4~5_combout ),
	.datad(\alu_b|alu|Add2~22_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux4~6 .lut_mask = 16'hD212;
defparam \alu_b|alu|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N18
cycloneive_lcell_comb \alu_b|alu|Mux4~9 (
// Equation(s):
// \alu_b|alu|Mux4~9_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [3] & ((\stage456_b|STAGE4_PIPELINE|ALUC [1]) # ((\stage456_b|STAGE4_PIPELINE|ALUC [2] & \alu_b|alu|Mux4~6_combout )))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [3] & 
// (!\stage456_b|STAGE4_PIPELINE|ALUC [2] & (\alu_b|alu|Mux4~6_combout )))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [2]),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.datac(\alu_b|alu|Mux4~6_combout ),
	.datad(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux4~9 .lut_mask = 16'hDC90;
defparam \alu_b|alu|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N22
cycloneive_lcell_comb \alu_b|alu|Mux4~7 (
// Equation(s):
// \alu_b|alu|Mux4~7_combout  = (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & ((\alu_b|alu|Add3~22_combout ) # (!\stage456_b|STAGE4_PIPELINE|ALUC [2])))

	.dataa(gnd),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [2]),
	.datac(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datad(\alu_b|alu|Add3~22_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux4~7 .lut_mask = 16'h0F03;
defparam \alu_b|alu|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N10
cycloneive_lcell_comb \alu_b|alu|Mux4~3 (
// Equation(s):
// \alu_b|alu|Mux4~3_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [0] & (((\alu_b|FF_A|out [11] & \alu_b|FF_B|out [11])) # (!\stage456_b|STAGE4_PIPELINE|ALUC [1]))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & (\stage456_b|STAGE4_PIPELINE|ALUC [1] & 
// ((\alu_b|FF_A|out [11]) # (\alu_b|FF_B|out [11]))))

	.dataa(\alu_b|FF_A|out [11]),
	.datab(\alu_b|FF_B|out [11]),
	.datac(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datad(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux4~3 .lut_mask = 16'h8EF0;
defparam \alu_b|alu|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N20
cycloneive_lcell_comb \alu_b|alu|Mux4~4 (
// Equation(s):
// \alu_b|alu|Mux4~4_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [1] & (((\alu_b|alu|Mux4~3_combout )))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [1] & ((\alu_b|alu|Mux4~3_combout  & (\alu_b|alu|Add1~22_combout )) # (!\alu_b|alu|Mux4~3_combout  & 
// ((\alu_b|alu|Add0~22_combout )))))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.datab(\alu_b|alu|Add1~22_combout ),
	.datac(\alu_b|alu|Mux4~3_combout ),
	.datad(\alu_b|alu|Add0~22_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux4~4 .lut_mask = 16'hE5E0;
defparam \alu_b|alu|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N14
cycloneive_lcell_comb \alu_b|alu|Mux4~8 (
// Equation(s):
// \alu_b|alu|Mux4~8_combout  = (\alu_b|alu|Mux4~2_combout  & ((\alu_b|alu|Mux4~9_combout  & (\alu_b|alu|Mux4~7_combout )) # (!\alu_b|alu|Mux4~9_combout  & ((\alu_b|alu|Mux4~4_combout ))))) # (!\alu_b|alu|Mux4~2_combout  & (\alu_b|alu|Mux4~9_combout ))

	.dataa(\alu_b|alu|Mux4~2_combout ),
	.datab(\alu_b|alu|Mux4~9_combout ),
	.datac(\alu_b|alu|Mux4~7_combout ),
	.datad(\alu_b|alu|Mux4~4_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux4~8 .lut_mask = 16'hE6C4;
defparam \alu_b|alu|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N19
dffeas \alu_b|FF_C|out[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\alu_b|FF_C|out[10]~9_combout ),
	.asdata(\alu_b|alu|Mux4~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\stage456_b|STAGE4_PIPELINE|SH [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_C|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_C|out[10] .is_wysiwyg = "true";
defparam \alu_b|FF_C|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
cycloneive_lcell_comb \regBank|inst66|data_bus[10]~11 (
// Equation(s):
// \regBank|inst66|data_bus[10]~11_combout  = (\regBank|inst66|Equal0~1_combout  & (\data_b|inst|altsyncram_component|auto_generated|q_a [10])) # (!\regBank|inst66|Equal0~1_combout  & ((\alu_b|FF_C|out [10])))

	.dataa(\data_b|inst|altsyncram_component|auto_generated|q_a [10]),
	.datab(\alu_b|FF_C|out [10]),
	.datac(gnd),
	.datad(\regBank|inst66|Equal0~1_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|data_bus[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|data_bus[10]~11 .lut_mask = 16'hAACC;
defparam \regBank|inst66|data_bus[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N4
cycloneive_lcell_comb \regBank|inst22|B3[10]~feeder (
// Equation(s):
// \regBank|inst22|B3[10]~feeder_combout  = \regBank|inst66|data_bus[10]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[10]~11_combout ),
	.cin(gnd),
	.combout(\regBank|inst22|B3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst22|B3[10]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst22|B3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N5
dffeas \regBank|inst22|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst22|B3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst22|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst22|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst22|B3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N5
dffeas \regBank|inst58|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[10]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst58|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst58|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst58|B3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~201 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~201_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst58|B3 [10]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst22|B3 [10])))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst22|B3 [10]),
	.datac(\regBank|inst58|B3 [10]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~201_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~201 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[10]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N17
dffeas \regBank|inst30|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[10]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst30|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst30|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst30|B3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N28
cycloneive_lcell_comb \regBank|inst26|B3[10]~feeder (
// Equation(s):
// \regBank|inst26|B3[10]~feeder_combout  = \regBank|inst66|data_bus[10]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[10]~11_combout ),
	.cin(gnd),
	.combout(\regBank|inst26|B3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst26|B3[10]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst26|B3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N29
dffeas \regBank|inst26|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst26|B3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst26|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst26|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst26|B3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~202 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~202_combout  = (\alu_b|kmux_b|A_bus[10]~201_combout  & ((\stage456_b|STAGE3_PIPELINE|busA [3]) # ((\regBank|inst30|B3 [10])))) # (!\alu_b|kmux_b|A_bus[10]~201_combout  & (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst26|B3 
// [10]))))

	.dataa(\alu_b|kmux_b|A_bus[10]~201_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst30|B3 [10]),
	.datad(\regBank|inst26|B3 [10]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~202_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~202 .lut_mask = 16'hB9A8;
defparam \alu_b|kmux_b|A_bus[10]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cycloneive_lcell_comb \regBank|inst31|B3[10]~feeder (
// Equation(s):
// \regBank|inst31|B3[10]~feeder_combout  = \regBank|inst66|data_bus[10]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[10]~11_combout ),
	.cin(gnd),
	.combout(\regBank|inst31|B3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst31|B3[10]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst31|B3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N29
dffeas \regBank|inst31|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst31|B3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst31|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst31|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst31|B3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N13
dffeas \regBank|inst23|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[10]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst23|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst23|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst23|B3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
cycloneive_lcell_comb \regBank|inst27|B3[10]~feeder (
// Equation(s):
// \regBank|inst27|B3[10]~feeder_combout  = \regBank|inst66|data_bus[10]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[10]~11_combout ),
	.cin(gnd),
	.combout(\regBank|inst27|B3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst27|B3[10]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst27|B3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N3
dffeas \regBank|inst27|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst27|B3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst27|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst27|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst27|B3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N25
dffeas \regBank|inst59|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[10]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst59|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst59|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst59|B3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N24
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~208 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~208_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst59|B3 [10]))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst27|B3 [10])))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\regBank|inst27|B3 [10]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst59|B3 [10]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~208_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~208 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[10]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~209 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~209_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[10]~208_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[10]~208_combout  & (\regBank|inst31|B3 [10])) # 
// (!\alu_b|kmux_b|A_bus[10]~208_combout  & ((\regBank|inst23|B3 [10])))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst31|B3 [10]),
	.datac(\regBank|inst23|B3 [10]),
	.datad(\alu_b|kmux_b|A_bus[10]~208_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~209_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~209 .lut_mask = 16'hEE50;
defparam \alu_b|kmux_b|A_bus[10]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneive_lcell_comb \regBank|inst21|B3[10]~feeder (
// Equation(s):
// \regBank|inst21|B3[10]~feeder_combout  = \regBank|inst66|data_bus[10]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[10]~11_combout ),
	.cin(gnd),
	.combout(\regBank|inst21|B3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst21|B3[10]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst21|B3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N7
dffeas \regBank|inst21|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst21|B3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst21|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst21|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst21|B3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N7
dffeas \regBank|inst29|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[10]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst29|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst29|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst29|B3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N22
cycloneive_lcell_comb \regBank|inst57|B3[10]~feeder (
// Equation(s):
// \regBank|inst57|B3[10]~feeder_combout  = \regBank|inst66|data_bus[10]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[10]~11_combout ),
	.cin(gnd),
	.combout(\regBank|inst57|B3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst57|B3[10]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst57|B3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N23
dffeas \regBank|inst57|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst57|B3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst57|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst57|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst57|B3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N29
dffeas \regBank|inst25|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[10]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst25|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst25|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst25|B3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~203 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~203_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst57|B3 [10])) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst25|B3 [10]))))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst57|B3 [10]),
	.datac(\regBank|inst25|B3 [10]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~203_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~203 .lut_mask = 16'h88F5;
defparam \alu_b|kmux_b|A_bus[10]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~204 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~204_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[10]~203_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[10]~203_combout  & ((\regBank|inst29|B3 [10]))) # 
// (!\alu_b|kmux_b|A_bus[10]~203_combout  & (\regBank|inst21|B3 [10]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst21|B3 [10]),
	.datac(\regBank|inst29|B3 [10]),
	.datad(\alu_b|kmux_b|A_bus[10]~203_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~204_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~204 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[10]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N2
cycloneive_lcell_comb \regBank|inst24|B3[10]~feeder (
// Equation(s):
// \regBank|inst24|B3[10]~feeder_combout  = \regBank|inst66|data_bus[10]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[10]~11_combout ),
	.cin(gnd),
	.combout(\regBank|inst24|B3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst24|B3[10]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst24|B3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N3
dffeas \regBank|inst24|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst24|B3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst24|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst24|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst24|B3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N5
dffeas \regBank|inst28|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[10]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst28|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst28|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst28|B3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N6
cycloneive_lcell_comb \regBank|inst20|B3[10]~feeder (
// Equation(s):
// \regBank|inst20|B3[10]~feeder_combout  = \regBank|inst66|data_bus[10]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[10]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst20|B3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst20|B3[10]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst20|B3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N7
dffeas \regBank|inst20|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst20|B3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst20|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst20|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst20|B3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N25
dffeas \regBank|inst56|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[10]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst56|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst56|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst56|B3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N24
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~205 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~205_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst56|B3 [10]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst20|B3 [10])))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\regBank|inst20|B3 [10]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst56|B3 [10]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~205_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~205 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[10]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~206 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~206_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[10]~205_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[10]~205_combout  & ((\regBank|inst28|B3 [10]))) # 
// (!\alu_b|kmux_b|A_bus[10]~205_combout  & (\regBank|inst24|B3 [10]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst24|B3 [10]),
	.datac(\regBank|inst28|B3 [10]),
	.datad(\alu_b|kmux_b|A_bus[10]~205_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~206_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~206 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[10]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~207 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~207_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[10]~206_combout ))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & (\alu_b|kmux_b|A_bus[10]~204_combout )))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [1] & (!\stage456_b|STAGE3_PIPELINE|busA [0]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\alu_b|kmux_b|A_bus[10]~204_combout ),
	.datad(\alu_b|kmux_b|A_bus[10]~206_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~207_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~207 .lut_mask = 16'hB931;
defparam \alu_b|kmux_b|A_bus[10]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~210 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~210_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[10]~207_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[10]~207_combout  & ((\alu_b|kmux_b|A_bus[10]~209_combout ))) # 
// (!\alu_b|kmux_b|A_bus[10]~207_combout  & (\alu_b|kmux_b|A_bus[10]~202_combout ))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\alu_b|kmux_b|A_bus[10]~202_combout ),
	.datac(\alu_b|kmux_b|A_bus[10]~209_combout ),
	.datad(\alu_b|kmux_b|A_bus[10]~207_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~210_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~210 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[10]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneive_lcell_comb \regBank|inst49|B3[10]~feeder (
// Equation(s):
// \regBank|inst49|B3[10]~feeder_combout  = \regBank|inst66|data_bus[10]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[10]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst49|B3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst49|B3[10]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst49|B3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N9
dffeas \regBank|inst49|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst49|B3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst49|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst49|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst49|B3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N27
dffeas \regBank|inst53|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[10]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst53|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst53|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst53|B3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
cycloneive_lcell_comb \regBank|inst45|B3[10]~feeder (
// Equation(s):
// \regBank|inst45|B3[10]~feeder_combout  = \regBank|inst66|data_bus[10]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[10]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst45|B3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst45|B3[10]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst45|B3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N11
dffeas \regBank|inst45|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst45|B3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst45|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst45|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst45|B3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N5
dffeas \regBank|inst41|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[10]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst41|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst41|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst41|B3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~187 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~187_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst41|B3 [10]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst45|B3 [10])))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst45|B3 [10]),
	.datac(\regBank|inst41|B3 [10]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~187_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~187 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[10]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~188 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~188_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[10]~187_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[10]~187_combout  & ((\regBank|inst53|B3 [10]))) # 
// (!\alu_b|kmux_b|A_bus[10]~187_combout  & (\regBank|inst49|B3 [10]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst49|B3 [10]),
	.datac(\regBank|inst53|B3 [10]),
	.datad(\alu_b|kmux_b|A_bus[10]~187_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~188_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~188 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[10]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N2
cycloneive_lcell_comb \regBank|inst44|B3[10]~feeder (
// Equation(s):
// \regBank|inst44|B3[10]~feeder_combout  = \regBank|inst66|data_bus[10]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[10]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst44|B3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst44|B3[10]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst44|B3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N3
dffeas \regBank|inst44|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst44|B3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst44|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst44|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst44|B3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N1
dffeas \regBank|inst52|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[10]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst52|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst52|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst52|B3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N23
dffeas \regBank|inst48|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[10]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst48|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst48|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst48|B3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N1
dffeas \regBank|inst40|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[10]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst40|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst40|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst40|B3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~191 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~191_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst40|B3 [10]))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst48|B3 [10])))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\regBank|inst48|B3 [10]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst40|B3 [10]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~191_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~191 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[10]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~192 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~192_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[10]~191_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[10]~191_combout  & ((\regBank|inst52|B3 [10]))) # 
// (!\alu_b|kmux_b|A_bus[10]~191_combout  & (\regBank|inst44|B3 [10]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst44|B3 [10]),
	.datac(\regBank|inst52|B3 [10]),
	.datad(\alu_b|kmux_b|A_bus[10]~191_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~192_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~192 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[10]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneive_lcell_comb \regBank|inst46|B3[10]~feeder (
// Equation(s):
// \regBank|inst46|B3[10]~feeder_combout  = \regBank|inst66|data_bus[10]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[10]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst46|B3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst46|B3[10]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst46|B3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N5
dffeas \regBank|inst46|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst46|B3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst46|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst46|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst46|B3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N19
dffeas \regBank|inst54|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[10]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst54|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst54|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst54|B3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N8
cycloneive_lcell_comb \regBank|inst42|B3[10]~feeder (
// Equation(s):
// \regBank|inst42|B3[10]~feeder_combout  = \regBank|inst66|data_bus[10]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[10]~11_combout ),
	.cin(gnd),
	.combout(\regBank|inst42|B3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst42|B3[10]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst42|B3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N9
dffeas \regBank|inst42|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst42|B3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst42|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst42|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst42|B3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N1
dffeas \regBank|inst50|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[10]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst50|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst50|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst50|B3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~189 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~189_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst42|B3 [10] & ((\stage456_b|STAGE3_PIPELINE|busA [2])))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((\regBank|inst50|B3 [10]) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\regBank|inst42|B3 [10]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst50|B3 [10]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~189_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~189 .lut_mask = 16'hB833;
defparam \alu_b|kmux_b|A_bus[10]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~190 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~190_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[10]~189_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[10]~189_combout  & ((\regBank|inst54|B3 [10]))) # 
// (!\alu_b|kmux_b|A_bus[10]~189_combout  & (\regBank|inst46|B3 [10]))))

	.dataa(\regBank|inst46|B3 [10]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst54|B3 [10]),
	.datad(\alu_b|kmux_b|A_bus[10]~189_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~190_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~190 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[10]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~193 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~193_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (\alu_b|kmux_b|A_bus[10]~192_combout  & (\stage456_b|STAGE3_PIPELINE|busA [0]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[10]~190_combout ) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\alu_b|kmux_b|A_bus[10]~192_combout ),
	.datac(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datad(\alu_b|kmux_b|A_bus[10]~190_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~193_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~193 .lut_mask = 16'hD585;
defparam \alu_b|kmux_b|A_bus[10]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneive_lcell_comb \regBank|inst47|B3[10]~feeder (
// Equation(s):
// \regBank|inst47|B3[10]~feeder_combout  = \regBank|inst66|data_bus[10]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[10]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst47|B3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst47|B3[10]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst47|B3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N11
dffeas \regBank|inst47|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst47|B3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst47|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst47|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst47|B3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N29
dffeas \regBank|inst43|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[10]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst43|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst43|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst43|B3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~194 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~194_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst43|B3 [10]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst47|B3 [10])))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst47|B3 [10]),
	.datac(\regBank|inst43|B3 [10]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~194_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~194 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[10]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N19
dffeas \regBank|inst55|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[10]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst55|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst55|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst55|B3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N0
cycloneive_lcell_comb \regBank|inst51|B3[10]~feeder (
// Equation(s):
// \regBank|inst51|B3[10]~feeder_combout  = \regBank|inst66|data_bus[10]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[10]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst51|B3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst51|B3[10]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst51|B3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N1
dffeas \regBank|inst51|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst51|B3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst51|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst51|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst51|B3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~195 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~195_combout  = (\alu_b|kmux_b|A_bus[10]~194_combout  & ((\stage456_b|STAGE3_PIPELINE|busA [3]) # ((\regBank|inst55|B3 [10])))) # (!\alu_b|kmux_b|A_bus[10]~194_combout  & (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst51|B3 
// [10]))))

	.dataa(\alu_b|kmux_b|A_bus[10]~194_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst55|B3 [10]),
	.datad(\regBank|inst51|B3 [10]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~195_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~195 .lut_mask = 16'hB9A8;
defparam \alu_b|kmux_b|A_bus[10]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~196 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~196_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[10]~193_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[10]~193_combout  & ((\alu_b|kmux_b|A_bus[10]~195_combout ))) # 
// (!\alu_b|kmux_b|A_bus[10]~193_combout  & (\alu_b|kmux_b|A_bus[10]~188_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[10]~188_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\alu_b|kmux_b|A_bus[10]~193_combout ),
	.datad(\alu_b|kmux_b|A_bus[10]~195_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~196_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~196 .lut_mask = 16'hF2C2;
defparam \alu_b|kmux_b|A_bus[10]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cycloneive_lcell_comb \regBank|inst5|B3[10]~feeder (
// Equation(s):
// \regBank|inst5|B3[10]~feeder_combout  = \regBank|inst66|data_bus[10]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[10]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst5|B3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst5|B3[10]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst5|B3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N29
dffeas \regBank|inst5|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst5|B3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst5|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst5|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst5|B3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N9
dffeas \regBank|inst7|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[10]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst7|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst7|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst7|B3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N3
dffeas \regBank|inst4|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[10]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst4|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst4|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst4|B3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
cycloneive_lcell_comb \regBank|inst6|B3[10]~feeder (
// Equation(s):
// \regBank|inst6|B3[10]~feeder_combout  = \regBank|inst66|data_bus[10]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[10]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst6|B3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst6|B3[10]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst6|B3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N31
dffeas \regBank|inst6|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst6|B3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst6|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst6|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst6|B3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~184 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~184_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst4|B3 [10]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (((\regBank|inst6|B3 [10])) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0])))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst4|B3 [10]),
	.datad(\regBank|inst6|B3 [10]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~184_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~184 .lut_mask = 16'hD591;
defparam \alu_b|kmux_b|A_bus[10]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N8
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~185 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~185_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[10]~184_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[10]~184_combout  & ((\regBank|inst7|B3 [10]))) # 
// (!\alu_b|kmux_b|A_bus[10]~184_combout  & (\regBank|inst5|B3 [10]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst5|B3 [10]),
	.datac(\regBank|inst7|B3 [10]),
	.datad(\alu_b|kmux_b|A_bus[10]~184_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~185_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~185 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[10]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N24
cycloneive_lcell_comb \regBank|inst37|B3[10]~feeder (
// Equation(s):
// \regBank|inst37|B3[10]~feeder_combout  = \regBank|inst66|data_bus[10]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[10]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst37|B3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst37|B3[10]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst37|B3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N25
dffeas \regBank|inst37|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst37|B3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst37|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst37|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst37|B3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N19
dffeas \regBank|inst39|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[10]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst39|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst39|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst39|B3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N4
cycloneive_lcell_comb \regBank|inst38|B3[10]~feeder (
// Equation(s):
// \regBank|inst38|B3[10]~feeder_combout  = \regBank|inst66|data_bus[10]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[10]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst38|B3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst38|B3[10]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst38|B3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N5
dffeas \regBank|inst38|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst38|B3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst38|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst38|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst38|B3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N31
dffeas \regBank|inst36|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[10]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst36|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst36|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst36|B3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~177 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~177_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst36|B3 [10]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst38|B3 [10])))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [0] & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\regBank|inst38|B3 [10]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst36|B3 [10]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~177_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~177 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[10]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~178 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~178_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[10]~177_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[10]~177_combout  & ((\regBank|inst39|B3 [10]))) # 
// (!\alu_b|kmux_b|A_bus[10]~177_combout  & (\regBank|inst37|B3 [10]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst37|B3 [10]),
	.datac(\regBank|inst39|B3 [10]),
	.datad(\alu_b|kmux_b|A_bus[10]~177_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~178_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~178 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[10]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N8
cycloneive_lcell_comb \regBank|inst34|B3[10]~feeder (
// Equation(s):
// \regBank|inst34|B3[10]~feeder_combout  = \regBank|inst66|data_bus[10]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[10]~11_combout ),
	.cin(gnd),
	.combout(\regBank|inst34|B3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst34|B3[10]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst34|B3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N9
dffeas \regBank|inst34|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst34|B3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst34|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst34|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst34|B3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N23
dffeas \regBank|inst35|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[10]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst35|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst35|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst35|B3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N24
cycloneive_lcell_comb \regBank|inst33|B3[10]~feeder (
// Equation(s):
// \regBank|inst33|B3[10]~feeder_combout  = \regBank|inst66|data_bus[10]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[10]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst33|B3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst33|B3[10]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst33|B3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N25
dffeas \regBank|inst33|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst33|B3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst33|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst33|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst33|B3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N13
dffeas \regBank|inst32|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[10]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst32|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst32|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst32|B3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~181 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~181_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst32|B3 [10]))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst33|B3 [10])))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [1] & (((!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst33|B3 [10]),
	.datac(\regBank|inst32|B3 [10]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~181_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~181 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[10]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~182 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~182_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[10]~181_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[10]~181_combout  & ((\regBank|inst35|B3 [10]))) # 
// (!\alu_b|kmux_b|A_bus[10]~181_combout  & (\regBank|inst34|B3 [10]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst34|B3 [10]),
	.datac(\regBank|inst35|B3 [10]),
	.datad(\alu_b|kmux_b|A_bus[10]~181_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~182_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~182 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[10]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N30
cycloneive_lcell_comb \regBank|inst|B3[10]~feeder (
// Equation(s):
// \regBank|inst|B3[10]~feeder_combout  = \regBank|inst66|data_bus[10]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[10]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst|B3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst|B3[10]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst|B3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N31
dffeas \regBank|inst|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst|B3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst|B3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N17
dffeas \regBank|inst1|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[10]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst1|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst1|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst1|B3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~179 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~179_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst|B3 [10])) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst1|B3 [10]))))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [1] & (((!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\regBank|inst|B3 [10]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\regBank|inst1|B3 [10]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~179_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~179 .lut_mask = 16'h88F3;
defparam \alu_b|kmux_b|A_bus[10]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N4
cycloneive_lcell_comb \regBank|inst2|B3[10]~feeder (
// Equation(s):
// \regBank|inst2|B3[10]~feeder_combout  = \regBank|inst66|data_bus[10]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[10]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst2|B3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst2|B3[10]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst2|B3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N5
dffeas \regBank|inst2|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst2|B3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst2|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst2|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst2|B3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N31
dffeas \regBank|inst3|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[10]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst3|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst3|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst3|B3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~180 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~180_combout  = (\alu_b|kmux_b|A_bus[10]~179_combout  & (((\regBank|inst3|B3 [10]) # (\stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\alu_b|kmux_b|A_bus[10]~179_combout  & (\regBank|inst2|B3 [10] & ((!\stage456_b|STAGE3_PIPELINE|busA 
// [1]))))

	.dataa(\alu_b|kmux_b|A_bus[10]~179_combout ),
	.datab(\regBank|inst2|B3 [10]),
	.datac(\regBank|inst3|B3 [10]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~180_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~180 .lut_mask = 16'hAAE4;
defparam \alu_b|kmux_b|A_bus[10]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~183 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~183_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (\stage456_b|STAGE3_PIPELINE|busA [2] & (\alu_b|kmux_b|A_bus[10]~182_combout ))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[10]~180_combout )) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [2])))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\alu_b|kmux_b|A_bus[10]~182_combout ),
	.datad(\alu_b|kmux_b|A_bus[10]~180_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~183_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~183 .lut_mask = 16'hD591;
defparam \alu_b|kmux_b|A_bus[10]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N24
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~186 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~186_combout  = (\alu_b|kmux_b|A_bus[10]~183_combout  & ((\alu_b|kmux_b|A_bus[10]~185_combout ) # ((\stage456_b|STAGE3_PIPELINE|busA [2])))) # (!\alu_b|kmux_b|A_bus[10]~183_combout  & (((\alu_b|kmux_b|A_bus[10]~178_combout  & 
// !\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\alu_b|kmux_b|A_bus[10]~185_combout ),
	.datab(\alu_b|kmux_b|A_bus[10]~178_combout ),
	.datac(\alu_b|kmux_b|A_bus[10]~183_combout ),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~186_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~186 .lut_mask = 16'hF0AC;
defparam \alu_b|kmux_b|A_bus[10]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~197 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~197_combout  = (\alu_b|FF_A|out[5]~4_combout  & (\alu_b|FF_A|out[5]~1_combout )) # (!\alu_b|FF_A|out[5]~4_combout  & ((\alu_b|FF_A|out[5]~1_combout  & ((\alu_b|kmux_b|A_bus[10]~186_combout ))) # (!\alu_b|FF_A|out[5]~1_combout  & 
// (\alu_b|kmux_b|A_bus[10]~196_combout ))))

	.dataa(\alu_b|FF_A|out[5]~4_combout ),
	.datab(\alu_b|FF_A|out[5]~1_combout ),
	.datac(\alu_b|kmux_b|A_bus[10]~196_combout ),
	.datad(\alu_b|kmux_b|A_bus[10]~186_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~197_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~197 .lut_mask = 16'hDC98;
defparam \alu_b|kmux_b|A_bus[10]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N29
dffeas \regBank|inst12|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[10]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst12|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst12|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst12|B3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N28
cycloneive_lcell_comb \regBank|inst14|B3[10]~feeder (
// Equation(s):
// \regBank|inst14|B3[10]~feeder_combout  = \regBank|inst66|data_bus[10]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[10]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst14|B3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst14|B3[10]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst14|B3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N29
dffeas \regBank|inst14|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst14|B3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst14|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst14|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst14|B3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~198 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~198_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst12|B3 [10])) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst14|B3 [10]))))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [0] & (!\stage456_b|STAGE3_PIPELINE|busA [1]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\regBank|inst12|B3 [10]),
	.datad(\regBank|inst14|B3 [10]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~198_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~198 .lut_mask = 16'hB391;
defparam \alu_b|kmux_b|A_bus[10]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N21
dffeas \regBank|inst15|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[10]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst15|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst15|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst15|B3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneive_lcell_comb \regBank|inst13|B3[10]~feeder (
// Equation(s):
// \regBank|inst13|B3[10]~feeder_combout  = \regBank|inst66|data_bus[10]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[10]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst13|B3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst13|B3[10]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst13|B3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N5
dffeas \regBank|inst13|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst13|B3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst13|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst13|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst13|B3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N20
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~199 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~199_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (\alu_b|kmux_b|A_bus[10]~198_combout )) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[10]~198_combout  & (\regBank|inst15|B3 [10])) # 
// (!\alu_b|kmux_b|A_bus[10]~198_combout  & ((\regBank|inst13|B3 [10])))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\alu_b|kmux_b|A_bus[10]~198_combout ),
	.datac(\regBank|inst15|B3 [10]),
	.datad(\regBank|inst13|B3 [10]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~199_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~199 .lut_mask = 16'hD9C8;
defparam \alu_b|kmux_b|A_bus[10]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N13
dffeas \regBank|inst60|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[10]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst60|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst60|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst60|B3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N0
cycloneive_lcell_comb \regBank|inst9|B3[10]~feeder (
// Equation(s):
// \regBank|inst9|B3[10]~feeder_combout  = \regBank|inst66|data_bus[10]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[10]~11_combout ),
	.cin(gnd),
	.combout(\regBank|inst9|B3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst9|B3[10]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst9|B3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N1
dffeas \regBank|inst9|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst9|B3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst9|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst9|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst9|B3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y18_N11
dffeas \regBank|inst11|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[10]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst11|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst11|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst11|B3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N0
cycloneive_lcell_comb \regBank|inst10|B3[10]~feeder (
// Equation(s):
// \regBank|inst10|B3[10]~feeder_combout  = \regBank|inst66|data_bus[10]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[10]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst10|B3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst10|B3[10]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst10|B3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N1
dffeas \regBank|inst10|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst10|B3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst10|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst10|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst10|B3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N25
dffeas \regBank|inst8|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[10]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst8|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst8|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst8|B3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N24
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~173 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~173_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst8|B3 [10]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst10|B3 [10])))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [0] & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst10|B3 [10]),
	.datac(\regBank|inst8|B3 [10]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~173_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~173 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[10]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~174 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~174_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[10]~173_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[10]~173_combout  & ((\regBank|inst11|B3 [10]))) # 
// (!\alu_b|kmux_b|A_bus[10]~173_combout  & (\regBank|inst9|B3 [10]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst9|B3 [10]),
	.datac(\regBank|inst11|B3 [10]),
	.datad(\alu_b|kmux_b|A_bus[10]~173_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~174_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~174 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[10]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~175 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~175_combout  = (\alu_b|FF_A|out[5]~3_combout  & ((\alu_b|FF_A|out[5]~2_combout ) # ((\regBank|inst60|B3 [10])))) # (!\alu_b|FF_A|out[5]~3_combout  & (!\alu_b|FF_A|out[5]~2_combout  & ((\alu_b|kmux_b|A_bus[10]~174_combout ))))

	.dataa(\alu_b|FF_A|out[5]~3_combout ),
	.datab(\alu_b|FF_A|out[5]~2_combout ),
	.datac(\regBank|inst60|B3 [10]),
	.datad(\alu_b|kmux_b|A_bus[10]~174_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~175_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~175 .lut_mask = 16'hB9A8;
defparam \alu_b|kmux_b|A_bus[10]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N5
dffeas \regBank|inst17|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[10]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst17|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst17|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst17|B3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N6
cycloneive_lcell_comb \regBank|inst16|B3[10]~feeder (
// Equation(s):
// \regBank|inst16|B3[10]~feeder_combout  = \regBank|inst66|data_bus[10]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[10]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst16|B3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst16|B3[10]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst16|B3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N7
dffeas \regBank|inst16|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst16|B3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst16|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst16|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst16|B3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~171 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~171_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst16|B3 [10]))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst17|B3 [10])))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [1] & (!\stage456_b|STAGE3_PIPELINE|busA [0]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst17|B3 [10]),
	.datad(\regBank|inst16|B3 [10]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~171_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~171 .lut_mask = 16'hB931;
defparam \alu_b|kmux_b|A_bus[10]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N15
dffeas \regBank|inst19|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[10]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst19|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst19|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst19|B3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N16
cycloneive_lcell_comb \regBank|inst18|B3[10]~feeder (
// Equation(s):
// \regBank|inst18|B3[10]~feeder_combout  = \regBank|inst66|data_bus[10]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[10]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst18|B3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst18|B3[10]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst18|B3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N17
dffeas \regBank|inst18|B3[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst18|B3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst18|B3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst18|B3[10] .is_wysiwyg = "true";
defparam \regBank|inst18|B3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~172 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~172_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (\alu_b|kmux_b|A_bus[10]~171_combout )) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[10]~171_combout  & (\regBank|inst19|B3 [10])) # 
// (!\alu_b|kmux_b|A_bus[10]~171_combout  & ((\regBank|inst18|B3 [10])))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\alu_b|kmux_b|A_bus[10]~171_combout ),
	.datac(\regBank|inst19|B3 [10]),
	.datad(\regBank|inst18|B3 [10]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~172_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~172 .lut_mask = 16'hD9C8;
defparam \alu_b|kmux_b|A_bus[10]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~176 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~176_combout  = (\alu_b|kmux_b|A_bus[10]~175_combout  & ((\regBank|inst61|B3 [10]) # ((!\alu_b|FF_A|out[5]~2_combout )))) # (!\alu_b|kmux_b|A_bus[10]~175_combout  & (((\alu_b|kmux_b|A_bus[10]~172_combout  & 
// \alu_b|FF_A|out[5]~2_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[10]~175_combout ),
	.datab(\regBank|inst61|B3 [10]),
	.datac(\alu_b|kmux_b|A_bus[10]~172_combout ),
	.datad(\alu_b|FF_A|out[5]~2_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~176_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~176 .lut_mask = 16'hD8AA;
defparam \alu_b|kmux_b|A_bus[10]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~200 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~200_combout  = (\alu_b|kmux_b|A_bus[10]~197_combout  & ((\alu_b|kmux_b|A_bus[10]~199_combout ) # ((!\alu_b|FF_A|out[5]~4_combout )))) # (!\alu_b|kmux_b|A_bus[10]~197_combout  & (((\alu_b|FF_A|out[5]~4_combout  & 
// \alu_b|kmux_b|A_bus[10]~176_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[10]~197_combout ),
	.datab(\alu_b|kmux_b|A_bus[10]~199_combout ),
	.datac(\alu_b|FF_A|out[5]~4_combout ),
	.datad(\alu_b|kmux_b|A_bus[10]~176_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~200_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~200 .lut_mask = 16'hDA8A;
defparam \alu_b|kmux_b|A_bus[10]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~211 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~211_combout  = (\alu_b|kmux_b|A_bus[15]~1_combout  & ((\alu_b|kmux_b|A_bus[10]~210_combout ) # ((\alu_b|kmux_b|A_bus[15]~2_combout  & \alu_b|kmux_b|A_bus[10]~200_combout )))) # (!\alu_b|kmux_b|A_bus[15]~1_combout  & 
// (((\alu_b|kmux_b|A_bus[15]~2_combout  & \alu_b|kmux_b|A_bus[10]~200_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[15]~1_combout ),
	.datab(\alu_b|kmux_b|A_bus[10]~210_combout ),
	.datac(\alu_b|kmux_b|A_bus[15]~2_combout ),
	.datad(\alu_b|kmux_b|A_bus[10]~200_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~211_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~211 .lut_mask = 16'hF888;
defparam \alu_b|kmux_b|A_bus[10]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[10]~212 (
// Equation(s):
// \alu_b|kmux_b|A_bus[10]~212_combout  = (\alu_b|kmux_b|A_bus[10]~211_combout ) # ((\stage456_b|inst|K_out [10] & \stage456_b|STAGE3_PIPELINE|KMx~q ))

	.dataa(gnd),
	.datab(\stage456_b|inst|K_out [10]),
	.datac(\stage456_b|STAGE3_PIPELINE|KMx~q ),
	.datad(\alu_b|kmux_b|A_bus[10]~211_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[10]~212_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[10]~212 .lut_mask = 16'hFFC0;
defparam \alu_b|kmux_b|A_bus[10]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N5
dffeas \alu_b|FF_A|out[10] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\alu_b|kmux_b|A_bus[10]~212_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_A|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_A|out[10] .is_wysiwyg = "true";
defparam \alu_b|FF_A|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N12
cycloneive_lcell_comb \alu_b|alu|Mux5~0 (
// Equation(s):
// \alu_b|alu|Mux5~0_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [0] & (\stage456_b|STAGE4_PIPELINE|ALUC [2] & (!\alu_b|alu|Mux4~2_combout ))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & (\alu_b|alu|Mux4~2_combout  & ((\alu_b|alu|Add3~20_combout ) # 
// (!\stage456_b|STAGE4_PIPELINE|ALUC [2]))))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [2]),
	.datac(\alu_b|alu|Mux4~2_combout ),
	.datad(\alu_b|alu|Add3~20_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux5~0 .lut_mask = 16'h5818;
defparam \alu_b|alu|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
cycloneive_lcell_comb \alu_b|alu|Mux5~3 (
// Equation(s):
// \alu_b|alu|Mux5~3_combout  = (\alu_b|FF_B|out [10] & ((\alu_b|FF_A|out [10] & ((!\alu_b|alu|Mux4~2_combout ))) # (!\alu_b|FF_A|out [10] & (\stage456_b|STAGE4_PIPELINE|ALUC [0])))) # (!\alu_b|FF_B|out [10] & (\alu_b|alu|Mux4~2_combout  $ (((\alu_b|FF_A|out 
// [10] & !\stage456_b|STAGE4_PIPELINE|ALUC [0])))))

	.dataa(\alu_b|FF_B|out [10]),
	.datab(\alu_b|FF_A|out [10]),
	.datac(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datad(\alu_b|alu|Mux4~2_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux5~3 .lut_mask = 16'h71AC;
defparam \alu_b|alu|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cycloneive_lcell_comb \alu_b|alu|Mux5~4 (
// Equation(s):
// \alu_b|alu|Mux5~4_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [1] & (((!\alu_b|alu|Mux5~3_combout )))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [1] & ((\stage456_b|STAGE4_PIPELINE|ALUC [0]) # ((\alu_b|alu|Add0~20_combout ))))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.datac(\alu_b|alu|Add0~20_combout ),
	.datad(\alu_b|alu|Mux5~3_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux5~4 .lut_mask = 16'h32FE;
defparam \alu_b|alu|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
cycloneive_lcell_comb \alu_b|alu|Mux5~5 (
// Equation(s):
// \alu_b|alu|Mux5~5_combout  = (\alu_b|alu|Mux4~2_combout  & ((\stage456_b|STAGE4_PIPELINE|ALUC [3]) # ((\alu_b|alu|Mux5~4_combout )))) # (!\alu_b|alu|Mux4~2_combout  & (((\alu_b|alu|Add2~20_combout )) # (!\stage456_b|STAGE4_PIPELINE|ALUC [3])))

	.dataa(\alu_b|alu|Mux4~2_combout ),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.datac(\alu_b|alu|Add2~20_combout ),
	.datad(\alu_b|alu|Mux5~4_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux5~5 .lut_mask = 16'hFBD9;
defparam \alu_b|alu|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N6
cycloneive_lcell_comb \alu_b|alu|Mux5~1 (
// Equation(s):
// \alu_b|alu|Mux5~1_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [0] & ((\alu_b|FF_B|out [10]) # ((\alu_b|alu|Mux4~2_combout )))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & (((\alu_b|FF_A|out [10] & !\alu_b|alu|Mux4~2_combout ))))

	.dataa(\alu_b|FF_B|out [10]),
	.datab(\alu_b|FF_A|out [10]),
	.datac(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datad(\alu_b|alu|Mux4~2_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux5~1 .lut_mask = 16'hF0AC;
defparam \alu_b|alu|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N16
cycloneive_lcell_comb \alu_b|alu|Mux5~2 (
// Equation(s):
// \alu_b|alu|Mux5~2_combout  = (\alu_b|alu|Mux4~2_combout  & ((\stage456_b|STAGE4_PIPELINE|ALUC [1]) # ((\alu_b|alu|Add1~20_combout ) # (!\alu_b|alu|Mux5~1_combout )))) # (!\alu_b|alu|Mux4~2_combout  & (\stage456_b|STAGE4_PIPELINE|ALUC [1] $ 
// (((\alu_b|alu|Mux5~1_combout )))))

	.dataa(\alu_b|alu|Mux4~2_combout ),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.datac(\alu_b|alu|Add1~20_combout ),
	.datad(\alu_b|alu|Mux5~1_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux5~2 .lut_mask = 16'hB9EE;
defparam \alu_b|alu|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N20
cycloneive_lcell_comb \alu_b|alu|Mux5~6 (
// Equation(s):
// \alu_b|alu|Mux5~6_combout  = (\alu_b|alu|Mux5~5_combout  & ((\stage456_b|STAGE4_PIPELINE|ALUC [3] & (\alu_b|alu|Mux5~0_combout )) # (!\stage456_b|STAGE4_PIPELINE|ALUC [3] & ((\alu_b|alu|Mux5~2_combout )))))

	.dataa(\alu_b|alu|Mux5~0_combout ),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.datac(\alu_b|alu|Mux5~5_combout ),
	.datad(\alu_b|alu|Mux5~2_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux5~6 .lut_mask = 16'hB080;
defparam \alu_b|alu|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N29
dffeas \alu_b|FF_C|out[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\alu_b|FF_C|out[9]~8_combout ),
	.asdata(\alu_b|alu|Mux5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\stage456_b|STAGE4_PIPELINE|SH [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_C|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_C|out[9] .is_wysiwyg = "true";
defparam \alu_b|FF_C|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N30
cycloneive_lcell_comb \regBank|inst66|data_bus[9]~10 (
// Equation(s):
// \regBank|inst66|data_bus[9]~10_combout  = (\regBank|inst66|Equal0~1_combout  & ((\data_b|inst|altsyncram_component|auto_generated|q_a [9]))) # (!\regBank|inst66|Equal0~1_combout  & (\alu_b|FF_C|out [9]))

	.dataa(\alu_b|FF_C|out [9]),
	.datab(\data_b|inst|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\regBank|inst66|Equal0~1_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|data_bus[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|data_bus[9]~10 .lut_mask = 16'hCCAA;
defparam \regBank|inst66|data_bus[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N2
cycloneive_lcell_comb \regBank|inst30|B3[9]~feeder (
// Equation(s):
// \regBank|inst30|B3[9]~feeder_combout  = \regBank|inst66|data_bus[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[9]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst30|B3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst30|B3[9]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst30|B3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N3
dffeas \regBank|inst30|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst30|B3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst30|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst30|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst30|B3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N19
dffeas \regBank|inst28|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst28|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst28|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst28|B3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~250 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~250_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst28|B3 [9]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst30|B3 [9])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0] & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst30|B3 [9]),
	.datac(\regBank|inst28|B3 [9]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~250_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~250 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[9]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N21
dffeas \regBank|inst29|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst29|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst29|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst29|B3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N4
cycloneive_lcell_comb \regBank|inst31|B3[9]~feeder (
// Equation(s):
// \regBank|inst31|B3[9]~feeder_combout  = \regBank|inst66|data_bus[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[9]~10_combout ),
	.cin(gnd),
	.combout(\regBank|inst31|B3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst31|B3[9]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst31|B3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N5
dffeas \regBank|inst31|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst31|B3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst31|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst31|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst31|B3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N20
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~251 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~251_combout  = (\alu_b|kmux_b|A_bus[9]~250_combout  & ((\stage456_b|STAGE3_PIPELINE|busA [0]) # ((\regBank|inst31|B3 [9])))) # (!\alu_b|kmux_b|A_bus[9]~250_combout  & (!\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst29|B3 
// [9])))

	.dataa(\alu_b|kmux_b|A_bus[9]~250_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst29|B3 [9]),
	.datad(\regBank|inst31|B3 [9]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~251_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~251 .lut_mask = 16'hBA98;
defparam \alu_b|kmux_b|A_bus[9]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N0
cycloneive_lcell_comb \regBank|inst58|B3[9]~feeder (
// Equation(s):
// \regBank|inst58|B3[9]~feeder_combout  = \regBank|inst66|data_bus[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[9]~10_combout ),
	.cin(gnd),
	.combout(\regBank|inst58|B3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst58|B3[9]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst58|B3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N1
dffeas \regBank|inst58|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst58|B3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst58|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst58|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst58|B3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N7
dffeas \regBank|inst59|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst59|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst59|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst59|B3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N6
cycloneive_lcell_comb \regBank|inst57|B3[9]~feeder (
// Equation(s):
// \regBank|inst57|B3[9]~feeder_combout  = \regBank|inst66|data_bus[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[9]~10_combout ),
	.cin(gnd),
	.combout(\regBank|inst57|B3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst57|B3[9]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst57|B3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N7
dffeas \regBank|inst57|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst57|B3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst57|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst57|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst57|B3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N15
dffeas \regBank|inst56|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst56|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst56|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst56|B3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~247 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~247_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst56|B3 [9]))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst57|B3 [9])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [1] & (((!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\regBank|inst57|B3 [9]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\regBank|inst56|B3 [9]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~247_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~247 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[9]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~248 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~248_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[9]~247_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[9]~247_combout  & ((\regBank|inst59|B3 [9]))) # 
// (!\alu_b|kmux_b|A_bus[9]~247_combout  & (\regBank|inst58|B3 [9]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst58|B3 [9]),
	.datac(\regBank|inst59|B3 [9]),
	.datad(\alu_b|kmux_b|A_bus[9]~247_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~248_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~248 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[9]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N30
cycloneive_lcell_comb \regBank|inst26|B3[9]~feeder (
// Equation(s):
// \regBank|inst26|B3[9]~feeder_combout  = \regBank|inst66|data_bus[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[9]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst26|B3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst26|B3[9]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst26|B3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N31
dffeas \regBank|inst26|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst26|B3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst26|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst26|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst26|B3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N21
dffeas \regBank|inst27|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst27|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst27|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst27|B3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N28
cycloneive_lcell_comb \regBank|inst24|B3[9]~feeder (
// Equation(s):
// \regBank|inst24|B3[9]~feeder_combout  = \regBank|inst66|data_bus[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[9]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst24|B3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst24|B3[9]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst24|B3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N29
dffeas \regBank|inst24|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst24|B3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst24|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst24|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst24|B3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N23
dffeas \regBank|inst25|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst25|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst25|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst25|B3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~245 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~245_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst24|B3 [9])) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst25|B3 [9]))))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [1] & (((!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst24|B3 [9]),
	.datac(\regBank|inst25|B3 [9]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~245_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~245 .lut_mask = 16'h88F5;
defparam \alu_b|kmux_b|A_bus[9]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N20
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~246 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~246_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[9]~245_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[9]~245_combout  & ((\regBank|inst27|B3 [9]))) # 
// (!\alu_b|kmux_b|A_bus[9]~245_combout  & (\regBank|inst26|B3 [9]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst26|B3 [9]),
	.datac(\regBank|inst27|B3 [9]),
	.datad(\alu_b|kmux_b|A_bus[9]~245_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~246_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~246 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[9]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N8
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~249 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~249_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (\alu_b|kmux_b|A_bus[9]~248_combout  & ((\stage456_b|STAGE3_PIPELINE|busA [2])))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[9]~246_combout ) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\alu_b|kmux_b|A_bus[9]~248_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\alu_b|kmux_b|A_bus[9]~246_combout ),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~249_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~249 .lut_mask = 16'hB833;
defparam \alu_b|kmux_b|A_bus[9]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cycloneive_lcell_comb \regBank|inst21|B3[9]~feeder (
// Equation(s):
// \regBank|inst21|B3[9]~feeder_combout  = \regBank|inst66|data_bus[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[9]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst21|B3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst21|B3[9]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst21|B3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N29
dffeas \regBank|inst21|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst21|B3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst21|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst21|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst21|B3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N19
dffeas \regBank|inst23|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst23|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst23|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst23|B3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N16
cycloneive_lcell_comb \regBank|inst22|B3[9]~feeder (
// Equation(s):
// \regBank|inst22|B3[9]~feeder_combout  = \regBank|inst66|data_bus[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[9]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst22|B3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst22|B3[9]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst22|B3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N17
dffeas \regBank|inst22|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst22|B3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst22|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst22|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst22|B3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N19
dffeas \regBank|inst20|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst20|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst20|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst20|B3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~243 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~243_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst20|B3 [9]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst22|B3 [9])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0] & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst22|B3 [9]),
	.datac(\regBank|inst20|B3 [9]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~243_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~243 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[9]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~244 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~244_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[9]~243_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[9]~243_combout  & ((\regBank|inst23|B3 [9]))) # 
// (!\alu_b|kmux_b|A_bus[9]~243_combout  & (\regBank|inst21|B3 [9]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst21|B3 [9]),
	.datac(\regBank|inst23|B3 [9]),
	.datad(\alu_b|kmux_b|A_bus[9]~243_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~244_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~244 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[9]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~252 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~252_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[9]~249_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[9]~249_combout  & (\alu_b|kmux_b|A_bus[9]~251_combout )) # 
// (!\alu_b|kmux_b|A_bus[9]~249_combout  & ((\alu_b|kmux_b|A_bus[9]~244_combout )))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\alu_b|kmux_b|A_bus[9]~251_combout ),
	.datac(\alu_b|kmux_b|A_bus[9]~249_combout ),
	.datad(\alu_b|kmux_b|A_bus[9]~244_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~252_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~252 .lut_mask = 16'hE5E0;
defparam \alu_b|kmux_b|A_bus[9]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N10
cycloneive_lcell_comb \regBank|inst14|B3[9]~feeder (
// Equation(s):
// \regBank|inst14|B3[9]~feeder_combout  = \regBank|inst66|data_bus[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[9]~10_combout ),
	.cin(gnd),
	.combout(\regBank|inst14|B3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst14|B3[9]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst14|B3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N11
dffeas \regBank|inst14|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst14|B3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst14|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst14|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst14|B3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N7
dffeas \regBank|inst15|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst15|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst15|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst15|B3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneive_lcell_comb \regBank|inst13|B3[9]~feeder (
// Equation(s):
// \regBank|inst13|B3[9]~feeder_combout  = \regBank|inst66|data_bus[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[9]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst13|B3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst13|B3[9]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst13|B3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N23
dffeas \regBank|inst13|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst13|B3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst13|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst13|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst13|B3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N5
dffeas \regBank|inst12|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst12|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst12|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst12|B3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~240 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~240_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\regBank|inst12|B3 [9] & \stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst13|B3 [9]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst13|B3 [9]),
	.datac(\regBank|inst12|B3 [9]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~240_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~240 .lut_mask = 16'hE455;
defparam \alu_b|kmux_b|A_bus[9]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~241 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~241_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[9]~240_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[9]~240_combout  & ((\regBank|inst15|B3 [9]))) # 
// (!\alu_b|kmux_b|A_bus[9]~240_combout  & (\regBank|inst14|B3 [9]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst14|B3 [9]),
	.datac(\regBank|inst15|B3 [9]),
	.datad(\alu_b|kmux_b|A_bus[9]~240_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~241_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~241 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[9]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N4
cycloneive_lcell_comb \regBank|inst38|B3[9]~feeder (
// Equation(s):
// \regBank|inst38|B3[9]~feeder_combout  = \regBank|inst66|data_bus[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[9]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst38|B3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst38|B3[9]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst38|B3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N5
dffeas \regBank|inst38|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst38|B3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst38|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst38|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst38|B3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N1
dffeas \regBank|inst6|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst6|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst6|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst6|B3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
cycloneive_lcell_comb \regBank|inst34|B3[9]~feeder (
// Equation(s):
// \regBank|inst34|B3[9]~feeder_combout  = \regBank|inst66|data_bus[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[9]~10_combout ),
	.cin(gnd),
	.combout(\regBank|inst34|B3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst34|B3[9]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst34|B3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N19
dffeas \regBank|inst34|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst34|B3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst34|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst34|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst34|B3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N3
dffeas \regBank|inst2|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst2|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst2|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst2|B3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~215 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~215_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst34|B3 [9])) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst2|B3 [9]))))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst34|B3 [9]),
	.datac(\regBank|inst2|B3 [9]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~215_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~215 .lut_mask = 16'h88F5;
defparam \alu_b|kmux_b|A_bus[9]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~216 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~216_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[9]~215_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[9]~215_combout  & ((\regBank|inst6|B3 [9]))) # 
// (!\alu_b|kmux_b|A_bus[9]~215_combout  & (\regBank|inst38|B3 [9]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst38|B3 [9]),
	.datac(\regBank|inst6|B3 [9]),
	.datad(\alu_b|kmux_b|A_bus[9]~215_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~216_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~216 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[9]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N2
cycloneive_lcell_comb \regBank|inst36|B3[9]~feeder (
// Equation(s):
// \regBank|inst36|B3[9]~feeder_combout  = \regBank|inst66|data_bus[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[9]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst36|B3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst36|B3[9]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst36|B3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N3
dffeas \regBank|inst36|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst36|B3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst36|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst36|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst36|B3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N1
dffeas \regBank|inst4|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst4|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst4|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst4|B3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N29
dffeas \regBank|inst32|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst32|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst32|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst32|B3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N18
cycloneive_lcell_comb \regBank|inst|B3[9]~feeder (
// Equation(s):
// \regBank|inst|B3[9]~feeder_combout  = \regBank|inst66|data_bus[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[9]~10_combout ),
	.cin(gnd),
	.combout(\regBank|inst|B3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst|B3[9]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst|B3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N19
dffeas \regBank|inst|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst|B3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst|B3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~217 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~217_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst32|B3 [9])) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst|B3 [9]))))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [2] & (!\stage456_b|STAGE3_PIPELINE|busA [3]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst32|B3 [9]),
	.datad(\regBank|inst|B3 [9]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~217_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~217 .lut_mask = 16'hB391;
defparam \alu_b|kmux_b|A_bus[9]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~218 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~218_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[9]~217_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[9]~217_combout  & ((\regBank|inst4|B3 [9]))) # 
// (!\alu_b|kmux_b|A_bus[9]~217_combout  & (\regBank|inst36|B3 [9]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst36|B3 [9]),
	.datac(\regBank|inst4|B3 [9]),
	.datad(\alu_b|kmux_b|A_bus[9]~217_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~218_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~218 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[9]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~219 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~219_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[9]~218_combout  & \stage456_b|STAGE3_PIPELINE|busA [0])))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[9]~216_combout ) # 
// ((!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\alu_b|kmux_b|A_bus[9]~216_combout ),
	.datac(\alu_b|kmux_b|A_bus[9]~218_combout ),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~219_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~219 .lut_mask = 16'hE455;
defparam \alu_b|kmux_b|A_bus[9]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N7
dffeas \regBank|inst39|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst39|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst39|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst39|B3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N6
cycloneive_lcell_comb \regBank|inst35|B3[9]~feeder (
// Equation(s):
// \regBank|inst35|B3[9]~feeder_combout  = \regBank|inst66|data_bus[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[9]~10_combout ),
	.cin(gnd),
	.combout(\regBank|inst35|B3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst35|B3[9]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst35|B3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N7
dffeas \regBank|inst35|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst35|B3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst35|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst35|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst35|B3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~220 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~220_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst35|B3 [9]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst39|B3 [9])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [3] & (!\stage456_b|STAGE3_PIPELINE|busA [2]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst39|B3 [9]),
	.datad(\regBank|inst35|B3 [9]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~220_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~220 .lut_mask = 16'hB931;
defparam \alu_b|kmux_b|A_bus[9]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N9
dffeas \regBank|inst7|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst7|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst7|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst7|B3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N8
cycloneive_lcell_comb \regBank|inst3|B3[9]~feeder (
// Equation(s):
// \regBank|inst3|B3[9]~feeder_combout  = \regBank|inst66|data_bus[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[9]~10_combout ),
	.cin(gnd),
	.combout(\regBank|inst3|B3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst3|B3[9]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst3|B3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N9
dffeas \regBank|inst3|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst3|B3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst3|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst3|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst3|B3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~221 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~221_combout  = (\alu_b|kmux_b|A_bus[9]~220_combout  & ((\stage456_b|STAGE3_PIPELINE|busA [3]) # ((\regBank|inst7|B3 [9])))) # (!\alu_b|kmux_b|A_bus[9]~220_combout  & (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst3|B3 
// [9]))))

	.dataa(\alu_b|kmux_b|A_bus[9]~220_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst7|B3 [9]),
	.datad(\regBank|inst3|B3 [9]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~221_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~221 .lut_mask = 16'hB9A8;
defparam \alu_b|kmux_b|A_bus[9]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N16
cycloneive_lcell_comb \regBank|inst1|B3[9]~feeder (
// Equation(s):
// \regBank|inst1|B3[9]~feeder_combout  = \regBank|inst66|data_bus[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[9]~10_combout ),
	.cin(gnd),
	.combout(\regBank|inst1|B3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst1|B3[9]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst1|B3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N17
dffeas \regBank|inst1|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst1|B3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst1|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst1|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst1|B3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N29
dffeas \regBank|inst5|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst5|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst5|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst5|B3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N6
cycloneive_lcell_comb \regBank|inst33|B3[9]~feeder (
// Equation(s):
// \regBank|inst33|B3[9]~feeder_combout  = \regBank|inst66|data_bus[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[9]~10_combout ),
	.cin(gnd),
	.combout(\regBank|inst33|B3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst33|B3[9]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst33|B3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N7
dffeas \regBank|inst33|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst33|B3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst33|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst33|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst33|B3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N7
dffeas \regBank|inst37|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst37|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst37|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst37|B3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~213 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~213_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst33|B3 [9] & ((\stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (((\regBank|inst37|B3 [9]) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst33|B3 [9]),
	.datac(\regBank|inst37|B3 [9]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~213_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~213 .lut_mask = 16'hD855;
defparam \alu_b|kmux_b|A_bus[9]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~214 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~214_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[9]~213_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[9]~213_combout  & ((\regBank|inst5|B3 [9]))) # 
// (!\alu_b|kmux_b|A_bus[9]~213_combout  & (\regBank|inst1|B3 [9]))))

	.dataa(\regBank|inst1|B3 [9]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst5|B3 [9]),
	.datad(\alu_b|kmux_b|A_bus[9]~213_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~214_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~214 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[9]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~222 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~222_combout  = (\alu_b|kmux_b|A_bus[9]~219_combout  & ((\stage456_b|STAGE3_PIPELINE|busA [0]) # ((\alu_b|kmux_b|A_bus[9]~221_combout )))) # (!\alu_b|kmux_b|A_bus[9]~219_combout  & (!\stage456_b|STAGE3_PIPELINE|busA [0] & 
// ((\alu_b|kmux_b|A_bus[9]~214_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[9]~219_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\alu_b|kmux_b|A_bus[9]~221_combout ),
	.datad(\alu_b|kmux_b|A_bus[9]~214_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~222_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~222 .lut_mask = 16'hB9A8;
defparam \alu_b|kmux_b|A_bus[9]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneive_lcell_comb \regBank|inst41|B3[9]~feeder (
// Equation(s):
// \regBank|inst41|B3[9]~feeder_combout  = \regBank|inst66|data_bus[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[9]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst41|B3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst41|B3[9]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst41|B3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N31
dffeas \regBank|inst41|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst41|B3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst41|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst41|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst41|B3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N5
dffeas \regBank|inst43|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst43|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst43|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst43|B3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N16
cycloneive_lcell_comb \regBank|inst42|B3[9]~feeder (
// Equation(s):
// \regBank|inst42|B3[9]~feeder_combout  = \regBank|inst66|data_bus[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[9]~10_combout ),
	.cin(gnd),
	.combout(\regBank|inst42|B3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst42|B3[9]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst42|B3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N17
dffeas \regBank|inst42|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst42|B3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst42|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst42|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst42|B3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N29
dffeas \regBank|inst40|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst40|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst40|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst40|B3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~233 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~233_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\regBank|inst40|B3 [9] & \stage456_b|STAGE3_PIPELINE|busA [0])))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst42|B3 [9]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [0]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst42|B3 [9]),
	.datac(\regBank|inst40|B3 [9]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~233_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~233 .lut_mask = 16'hE455;
defparam \alu_b|kmux_b|A_bus[9]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~234 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~234_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[9]~233_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[9]~233_combout  & ((\regBank|inst43|B3 [9]))) # 
// (!\alu_b|kmux_b|A_bus[9]~233_combout  & (\regBank|inst41|B3 [9]))))

	.dataa(\regBank|inst41|B3 [9]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst43|B3 [9]),
	.datad(\alu_b|kmux_b|A_bus[9]~233_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~234_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~234 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[9]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneive_lcell_comb \regBank|inst46|B3[9]~feeder (
// Equation(s):
// \regBank|inst46|B3[9]~feeder_combout  = \regBank|inst66|data_bus[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[9]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst46|B3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst46|B3[9]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst46|B3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N9
dffeas \regBank|inst46|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst46|B3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst46|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst46|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst46|B3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N15
dffeas \regBank|inst47|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst47|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst47|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst47|B3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N14
cycloneive_lcell_comb \regBank|inst44|B3[9]~feeder (
// Equation(s):
// \regBank|inst44|B3[9]~feeder_combout  = \regBank|inst66|data_bus[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[9]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst44|B3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst44|B3[9]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst44|B3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N15
dffeas \regBank|inst44|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst44|B3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst44|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst44|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst44|B3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N15
dffeas \regBank|inst45|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst45|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst45|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst45|B3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~231 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~231_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst44|B3 [9] & ((\stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & (((\regBank|inst45|B3 [9]) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst44|B3 [9]),
	.datac(\regBank|inst45|B3 [9]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~231_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~231 .lut_mask = 16'hD855;
defparam \alu_b|kmux_b|A_bus[9]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~232 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~232_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[9]~231_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[9]~231_combout  & ((\regBank|inst47|B3 [9]))) # 
// (!\alu_b|kmux_b|A_bus[9]~231_combout  & (\regBank|inst46|B3 [9]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst46|B3 [9]),
	.datac(\regBank|inst47|B3 [9]),
	.datad(\alu_b|kmux_b|A_bus[9]~231_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~232_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~232 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[9]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~235 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~235_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & (\alu_b|kmux_b|A_bus[9]~234_combout )) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[9]~232_combout ))))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [3] & (!\stage456_b|STAGE3_PIPELINE|busA [2]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\alu_b|kmux_b|A_bus[9]~234_combout ),
	.datad(\alu_b|kmux_b|A_bus[9]~232_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~235_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~235 .lut_mask = 16'hB391;
defparam \alu_b|kmux_b|A_bus[9]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneive_lcell_comb \regBank|inst49|B3[9]~feeder (
// Equation(s):
// \regBank|inst49|B3[9]~feeder_combout  = \regBank|inst66|data_bus[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[9]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst49|B3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst49|B3[9]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst49|B3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N21
dffeas \regBank|inst49|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst49|B3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst49|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst49|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst49|B3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N5
dffeas \regBank|inst51|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst51|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst51|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst51|B3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N3
dffeas \regBank|inst48|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst48|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst48|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst48|B3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N28
cycloneive_lcell_comb \regBank|inst50|B3[9]~feeder (
// Equation(s):
// \regBank|inst50|B3[9]~feeder_combout  = \regBank|inst66|data_bus[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[9]~10_combout ),
	.cin(gnd),
	.combout(\regBank|inst50|B3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst50|B3[9]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst50|B3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N29
dffeas \regBank|inst50|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst50|B3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst50|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst50|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst50|B3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~229 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~229_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst48|B3 [9]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (((\regBank|inst50|B3 [9])) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0])))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst48|B3 [9]),
	.datad(\regBank|inst50|B3 [9]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~229_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~229 .lut_mask = 16'hD591;
defparam \alu_b|kmux_b|A_bus[9]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~230 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~230_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[9]~229_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[9]~229_combout  & ((\regBank|inst51|B3 [9]))) # 
// (!\alu_b|kmux_b|A_bus[9]~229_combout  & (\regBank|inst49|B3 [9]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst49|B3 [9]),
	.datac(\regBank|inst51|B3 [9]),
	.datad(\alu_b|kmux_b|A_bus[9]~229_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~230_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~230 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[9]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N12
cycloneive_lcell_comb \regBank|inst54|B3[9]~feeder (
// Equation(s):
// \regBank|inst54|B3[9]~feeder_combout  = \regBank|inst66|data_bus[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[9]~10_combout ),
	.cin(gnd),
	.combout(\regBank|inst54|B3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst54|B3[9]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst54|B3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N13
dffeas \regBank|inst54|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst54|B3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst54|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst54|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst54|B3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N0
cycloneive_lcell_comb \regBank|inst53|B3[9]~feeder (
// Equation(s):
// \regBank|inst53|B3[9]~feeder_combout  = \regBank|inst66|data_bus[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[9]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst53|B3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst53|B3[9]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst53|B3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N1
dffeas \regBank|inst53|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst53|B3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst53|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst53|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst53|B3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N3
dffeas \regBank|inst52|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst52|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst52|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst52|B3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~236 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~236_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\regBank|inst52|B3 [9] & \stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst53|B3 [9]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst53|B3 [9]),
	.datac(\regBank|inst52|B3 [9]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~236_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~236 .lut_mask = 16'hE455;
defparam \alu_b|kmux_b|A_bus[9]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N3
dffeas \regBank|inst55|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst55|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst55|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst55|B3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~237 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~237_combout  = (\alu_b|kmux_b|A_bus[9]~236_combout  & (((\regBank|inst55|B3 [9]) # (\stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\alu_b|kmux_b|A_bus[9]~236_combout  & (\regBank|inst54|B3 [9] & ((!\stage456_b|STAGE3_PIPELINE|busA 
// [1]))))

	.dataa(\regBank|inst54|B3 [9]),
	.datab(\alu_b|kmux_b|A_bus[9]~236_combout ),
	.datac(\regBank|inst55|B3 [9]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~237_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~237 .lut_mask = 16'hCCE2;
defparam \alu_b|kmux_b|A_bus[9]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~238 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~238_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (\alu_b|kmux_b|A_bus[9]~235_combout )) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[9]~235_combout  & ((\alu_b|kmux_b|A_bus[9]~237_combout ))) # 
// (!\alu_b|kmux_b|A_bus[9]~235_combout  & (\alu_b|kmux_b|A_bus[9]~230_combout ))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\alu_b|kmux_b|A_bus[9]~235_combout ),
	.datac(\alu_b|kmux_b|A_bus[9]~230_combout ),
	.datad(\alu_b|kmux_b|A_bus[9]~237_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~238_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~238 .lut_mask = 16'hDC98;
defparam \alu_b|kmux_b|A_bus[9]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N15
dffeas \regBank|inst60|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst60|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst60|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst60|B3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N20
cycloneive_lcell_comb \regBank|inst10|B3[9]~feeder (
// Equation(s):
// \regBank|inst10|B3[9]~feeder_combout  = \regBank|inst66|data_bus[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[9]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst10|B3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst10|B3[9]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst10|B3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N21
dffeas \regBank|inst10|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst10|B3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst10|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst10|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst10|B3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N23
dffeas \regBank|inst11|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst11|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst11|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst11|B3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N2
cycloneive_lcell_comb \regBank|inst9|B3[9]~feeder (
// Equation(s):
// \regBank|inst9|B3[9]~feeder_combout  = \regBank|inst66|data_bus[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[9]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst9|B3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst9|B3[9]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst9|B3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N3
dffeas \regBank|inst9|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst9|B3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst9|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst9|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst9|B3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N9
dffeas \regBank|inst8|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst8|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst8|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst8|B3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N8
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~225 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~225_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst8|B3 [9]))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst9|B3 [9])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [1] & (((!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst9|B3 [9]),
	.datac(\regBank|inst8|B3 [9]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~225_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~225 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[9]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~226 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~226_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[9]~225_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[9]~225_combout  & ((\regBank|inst11|B3 [9]))) # 
// (!\alu_b|kmux_b|A_bus[9]~225_combout  & (\regBank|inst10|B3 [9]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst10|B3 [9]),
	.datac(\regBank|inst11|B3 [9]),
	.datad(\alu_b|kmux_b|A_bus[9]~225_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~226_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~226 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[9]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N4
cycloneive_lcell_comb \regBank|inst17|B3[9]~feeder (
// Equation(s):
// \regBank|inst17|B3[9]~feeder_combout  = \regBank|inst66|data_bus[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[9]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst17|B3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst17|B3[9]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst17|B3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N5
dffeas \regBank|inst17|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst17|B3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst17|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst17|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst17|B3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N27
dffeas \regBank|inst19|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst19|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst19|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst19|B3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N7
dffeas \regBank|inst16|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst16|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst16|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst16|B3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N24
cycloneive_lcell_comb \regBank|inst18|B3[9]~feeder (
// Equation(s):
// \regBank|inst18|B3[9]~feeder_combout  = \regBank|inst66|data_bus[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[9]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst18|B3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst18|B3[9]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst18|B3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N25
dffeas \regBank|inst18|B3[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst18|B3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst18|B3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst18|B3[9] .is_wysiwyg = "true";
defparam \regBank|inst18|B3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~223 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~223_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst16|B3 [9]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (((\regBank|inst18|B3 [9])) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0])))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst16|B3 [9]),
	.datad(\regBank|inst18|B3 [9]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~223_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~223 .lut_mask = 16'hD591;
defparam \alu_b|kmux_b|A_bus[9]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~224 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~224_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[9]~223_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[9]~223_combout  & ((\regBank|inst19|B3 [9]))) # 
// (!\alu_b|kmux_b|A_bus[9]~223_combout  & (\regBank|inst17|B3 [9]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst17|B3 [9]),
	.datac(\regBank|inst19|B3 [9]),
	.datad(\alu_b|kmux_b|A_bus[9]~223_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~224_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~224 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[9]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~227 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~227_combout  = (\alu_b|FF_A|out[5]~3_combout  & (\alu_b|FF_A|out[5]~2_combout )) # (!\alu_b|FF_A|out[5]~3_combout  & ((\alu_b|FF_A|out[5]~2_combout  & ((\alu_b|kmux_b|A_bus[9]~224_combout ))) # (!\alu_b|FF_A|out[5]~2_combout  & 
// (\alu_b|kmux_b|A_bus[9]~226_combout ))))

	.dataa(\alu_b|FF_A|out[5]~3_combout ),
	.datab(\alu_b|FF_A|out[5]~2_combout ),
	.datac(\alu_b|kmux_b|A_bus[9]~226_combout ),
	.datad(\alu_b|kmux_b|A_bus[9]~224_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~227_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~227 .lut_mask = 16'hDC98;
defparam \alu_b|kmux_b|A_bus[9]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~228 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~228_combout  = (\alu_b|FF_A|out[5]~3_combout  & ((\alu_b|kmux_b|A_bus[9]~227_combout  & (\regBank|inst61|B3 [9])) # (!\alu_b|kmux_b|A_bus[9]~227_combout  & ((\regBank|inst60|B3 [9]))))) # (!\alu_b|FF_A|out[5]~3_combout  & 
// (((\alu_b|kmux_b|A_bus[9]~227_combout ))))

	.dataa(\regBank|inst61|B3 [9]),
	.datab(\alu_b|FF_A|out[5]~3_combout ),
	.datac(\regBank|inst60|B3 [9]),
	.datad(\alu_b|kmux_b|A_bus[9]~227_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~228_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~228 .lut_mask = 16'hBBC0;
defparam \alu_b|kmux_b|A_bus[9]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N20
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~239 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~239_combout  = (\alu_b|FF_A|out[5]~4_combout  & ((\alu_b|FF_A|out[5]~1_combout ) # ((\alu_b|kmux_b|A_bus[9]~228_combout )))) # (!\alu_b|FF_A|out[5]~4_combout  & (!\alu_b|FF_A|out[5]~1_combout  & (\alu_b|kmux_b|A_bus[9]~238_combout 
// )))

	.dataa(\alu_b|FF_A|out[5]~4_combout ),
	.datab(\alu_b|FF_A|out[5]~1_combout ),
	.datac(\alu_b|kmux_b|A_bus[9]~238_combout ),
	.datad(\alu_b|kmux_b|A_bus[9]~228_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~239_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~239 .lut_mask = 16'hBA98;
defparam \alu_b|kmux_b|A_bus[9]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~242 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~242_combout  = (\alu_b|FF_A|out[5]~1_combout  & ((\alu_b|kmux_b|A_bus[9]~239_combout  & (\alu_b|kmux_b|A_bus[9]~241_combout )) # (!\alu_b|kmux_b|A_bus[9]~239_combout  & ((\alu_b|kmux_b|A_bus[9]~222_combout ))))) # 
// (!\alu_b|FF_A|out[5]~1_combout  & (((\alu_b|kmux_b|A_bus[9]~239_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[9]~241_combout ),
	.datab(\alu_b|kmux_b|A_bus[9]~222_combout ),
	.datac(\alu_b|FF_A|out[5]~1_combout ),
	.datad(\alu_b|kmux_b|A_bus[9]~239_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~242_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~242 .lut_mask = 16'hAFC0;
defparam \alu_b|kmux_b|A_bus[9]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~253 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~253_combout  = (\alu_b|kmux_b|A_bus[15]~1_combout  & ((\alu_b|kmux_b|A_bus[9]~252_combout ) # ((\alu_b|kmux_b|A_bus[15]~2_combout  & \alu_b|kmux_b|A_bus[9]~242_combout )))) # (!\alu_b|kmux_b|A_bus[15]~1_combout  & 
// (\alu_b|kmux_b|A_bus[15]~2_combout  & ((\alu_b|kmux_b|A_bus[9]~242_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[15]~1_combout ),
	.datab(\alu_b|kmux_b|A_bus[15]~2_combout ),
	.datac(\alu_b|kmux_b|A_bus[9]~252_combout ),
	.datad(\alu_b|kmux_b|A_bus[9]~242_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~253_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~253 .lut_mask = 16'hECA0;
defparam \alu_b|kmux_b|A_bus[9]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[9]~254 (
// Equation(s):
// \alu_b|kmux_b|A_bus[9]~254_combout  = (\alu_b|kmux_b|A_bus[9]~253_combout ) # ((\stage456_b|inst|K_out [9] & \stage456_b|STAGE3_PIPELINE|KMx~q ))

	.dataa(\stage456_b|inst|K_out [9]),
	.datab(gnd),
	.datac(\stage456_b|STAGE3_PIPELINE|KMx~q ),
	.datad(\alu_b|kmux_b|A_bus[9]~253_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[9]~254_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[9]~254 .lut_mask = 16'hFFA0;
defparam \alu_b|kmux_b|A_bus[9]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N15
dffeas \alu_b|FF_A|out[9] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\alu_b|kmux_b|A_bus[9]~254_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_A|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_A|out[9] .is_wysiwyg = "true";
defparam \alu_b|FF_A|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N8
cycloneive_lcell_comb \alu_b|alu|Mux6~6 (
// Equation(s):
// \alu_b|alu|Mux6~6_combout  = (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & ((\alu_b|alu|Add3~18_combout ) # (!\stage456_b|STAGE4_PIPELINE|ALUC [2])))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [2]),
	.datab(gnd),
	.datac(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datad(\alu_b|alu|Add3~18_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux6~6 .lut_mask = 16'h0F05;
defparam \alu_b|alu|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N28
cycloneive_lcell_comb \alu_b|alu|Mux6~2 (
// Equation(s):
// \alu_b|alu|Mux6~2_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [0] & (((\alu_b|FF_A|out [9] & \alu_b|FF_B|out [9])) # (!\stage456_b|STAGE4_PIPELINE|ALUC [1]))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & (\stage456_b|STAGE4_PIPELINE|ALUC [1] & 
// ((\alu_b|FF_A|out [9]) # (\alu_b|FF_B|out [9]))))

	.dataa(\alu_b|FF_A|out [9]),
	.datab(\alu_b|FF_B|out [9]),
	.datac(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datad(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux6~2 .lut_mask = 16'h8EF0;
defparam \alu_b|alu|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N14
cycloneive_lcell_comb \alu_b|alu|Mux6~3 (
// Equation(s):
// \alu_b|alu|Mux6~3_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [1] & (((\alu_b|alu|Mux6~2_combout )))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [1] & ((\alu_b|alu|Mux6~2_combout  & (\alu_b|alu|Add1~18_combout )) # (!\alu_b|alu|Mux6~2_combout  & 
// ((\alu_b|alu|Add0~18_combout )))))

	.dataa(\alu_b|alu|Add1~18_combout ),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.datac(\alu_b|alu|Add0~18_combout ),
	.datad(\alu_b|alu|Mux6~2_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux6~3 .lut_mask = 16'hEE30;
defparam \alu_b|alu|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N4
cycloneive_lcell_comb \alu_b|alu|Mux6~4 (
// Equation(s):
// \alu_b|alu|Mux6~4_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [0] & (((\alu_b|FF_B|out [9]) # (\stage456_b|STAGE4_PIPELINE|ALUC [3])))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & (\alu_b|FF_A|out [9] & ((!\stage456_b|STAGE4_PIPELINE|ALUC [3]))))

	.dataa(\alu_b|FF_A|out [9]),
	.datab(\alu_b|FF_B|out [9]),
	.datac(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datad(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux6~4 .lut_mask = 16'hF0CA;
defparam \alu_b|alu|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N30
cycloneive_lcell_comb \alu_b|alu|Mux6~5 (
// Equation(s):
// \alu_b|alu|Mux6~5_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [3] & (\alu_b|alu|Add2~18_combout  & ((\alu_b|alu|Mux6~4_combout )))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [3] & ((\stage456_b|STAGE4_PIPELINE|ALUC [1] $ (\alu_b|alu|Mux6~4_combout ))))

	.dataa(\alu_b|alu|Add2~18_combout ),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.datac(\alu_b|alu|Mux6~4_combout ),
	.datad(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux6~5 .lut_mask = 16'hA03C;
defparam \alu_b|alu|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N24
cycloneive_lcell_comb \alu_b|alu|Mux6~8 (
// Equation(s):
// \alu_b|alu|Mux6~8_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [3] & ((\stage456_b|STAGE4_PIPELINE|ALUC [1]) # ((\stage456_b|STAGE4_PIPELINE|ALUC [2] & \alu_b|alu|Mux6~5_combout )))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [3] & 
// (!\stage456_b|STAGE4_PIPELINE|ALUC [2] & (\alu_b|alu|Mux6~5_combout )))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [2]),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.datac(\alu_b|alu|Mux6~5_combout ),
	.datad(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux6~8 .lut_mask = 16'hDC90;
defparam \alu_b|alu|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N6
cycloneive_lcell_comb \alu_b|alu|Mux6~7 (
// Equation(s):
// \alu_b|alu|Mux6~7_combout  = (\alu_b|alu|Mux4~2_combout  & ((\alu_b|alu|Mux6~8_combout  & (\alu_b|alu|Mux6~6_combout )) # (!\alu_b|alu|Mux6~8_combout  & ((\alu_b|alu|Mux6~3_combout ))))) # (!\alu_b|alu|Mux4~2_combout  & (((\alu_b|alu|Mux6~8_combout ))))

	.dataa(\alu_b|alu|Mux4~2_combout ),
	.datab(\alu_b|alu|Mux6~6_combout ),
	.datac(\alu_b|alu|Mux6~3_combout ),
	.datad(\alu_b|alu|Mux6~8_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux6~7 .lut_mask = 16'hDDA0;
defparam \alu_b|alu|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N3
dffeas \alu_b|FF_C|out[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\alu_b|FF_C|out[8]~7_combout ),
	.asdata(\alu_b|alu|Mux6~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\stage456_b|STAGE4_PIPELINE|SH [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_C|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_C|out[8] .is_wysiwyg = "true";
defparam \alu_b|FF_C|out[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y18_N0
cycloneive_ram_block \data_b|inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\stage456_b|inst10~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_in~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\regBank|inst61|B3 [8],\regBank|inst61|B3 [7]}),
	.portaaddr({\data_b|inst1|DAdd_out[11]~11_combout ,\data_b|inst1|DAdd_out[10]~10_combout ,\data_b|inst1|DAdd_out[9]~9_combout ,\data_b|inst1|DAdd_out[8]~8_combout ,\data_b|inst1|DAdd_out[7]~7_combout ,\data_b|inst1|DAdd_out[6]~6_combout ,\data_b|inst1|DAdd_out[5]~5_combout ,
\data_b|inst1|DAdd_out[4]~4_combout ,\data_b|inst1|DAdd_out[3]~3_combout ,\data_b|inst1|DAdd_out[2]~2_combout ,\data_b|inst1|DAdd_out[1]~1_combout ,\data_b|inst1|DAdd_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_b|inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "DATA_BLOCK:data_b|DATA_RAM:inst|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ALTSYNCRAM";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N26
cycloneive_lcell_comb \regBank|inst66|data_bus[8]~9 (
// Equation(s):
// \regBank|inst66|data_bus[8]~9_combout  = (\regBank|inst66|Equal0~1_combout  & ((\data_b|inst|altsyncram_component|auto_generated|q_a [8]))) # (!\regBank|inst66|Equal0~1_combout  & (\alu_b|FF_C|out [8]))

	.dataa(\alu_b|FF_C|out [8]),
	.datab(\data_b|inst|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\regBank|inst66|Equal0~1_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|data_bus[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|data_bus[8]~9 .lut_mask = 16'hCCAA;
defparam \regBank|inst66|data_bus[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N19
dffeas \regBank|inst31|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst31|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst31|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst31|B3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N13
dffeas \regBank|inst27|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst27|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst27|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst27|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N26
cycloneive_lcell_comb \regBank|inst23|B3[8]~feeder (
// Equation(s):
// \regBank|inst23|B3[8]~feeder_combout  = \regBank|inst66|data_bus[8]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[8]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst23|B3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst23|B3[8]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst23|B3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N27
dffeas \regBank|inst23|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst23|B3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst23|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst23|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst23|B3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N21
dffeas \regBank|inst59|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst59|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst59|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst59|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N20
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~292 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~292_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\regBank|inst59|B3 [8] & \stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst23|B3 [8]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [3]))))

	.dataa(\regBank|inst23|B3 [8]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst59|B3 [8]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~292_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~292 .lut_mask = 16'hE233;
defparam \alu_b|kmux_b|A_bus[8]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~293 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~293_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[8]~292_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[8]~292_combout  & (\regBank|inst31|B3 [8])) # 
// (!\alu_b|kmux_b|A_bus[8]~292_combout  & ((\regBank|inst27|B3 [8])))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst31|B3 [8]),
	.datac(\regBank|inst27|B3 [8]),
	.datad(\alu_b|kmux_b|A_bus[8]~292_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~293_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~293 .lut_mask = 16'hEE50;
defparam \alu_b|kmux_b|A_bus[8]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N28
cycloneive_lcell_comb \regBank|inst25|B3[8]~feeder (
// Equation(s):
// \regBank|inst25|B3[8]~feeder_combout  = \regBank|inst66|data_bus[8]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[8]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst25|B3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst25|B3[8]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst25|B3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N29
dffeas \regBank|inst25|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst25|B3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst25|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst25|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst25|B3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N9
dffeas \regBank|inst29|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst29|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst29|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst29|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cycloneive_lcell_comb \regBank|inst21|B3[8]~feeder (
// Equation(s):
// \regBank|inst21|B3[8]~feeder_combout  = \regBank|inst66|data_bus[8]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[8]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst21|B3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst21|B3[8]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst21|B3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N21
dffeas \regBank|inst21|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst21|B3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst21|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst21|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst21|B3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N23
dffeas \regBank|inst57|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst57|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst57|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst57|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~285 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~285_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst57|B3 [8]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst21|B3 [8])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst21|B3 [8]),
	.datac(\regBank|inst57|B3 [8]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~285_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~285 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[8]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N8
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~286 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~286_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[8]~285_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[8]~285_combout  & ((\regBank|inst29|B3 [8]))) # 
// (!\alu_b|kmux_b|A_bus[8]~285_combout  & (\regBank|inst25|B3 [8]))))

	.dataa(\regBank|inst25|B3 [8]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst29|B3 [8]),
	.datad(\alu_b|kmux_b|A_bus[8]~285_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~286_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~286 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[8]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N20
cycloneive_lcell_comb \regBank|inst20|B3[8]~feeder (
// Equation(s):
// \regBank|inst20|B3[8]~feeder_combout  = \regBank|inst66|data_bus[8]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[8]~9_combout ),
	.cin(gnd),
	.combout(\regBank|inst20|B3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst20|B3[8]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst20|B3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N21
dffeas \regBank|inst20|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst20|B3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst20|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst20|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst20|B3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N1
dffeas \regBank|inst28|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst28|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst28|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst28|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N30
cycloneive_lcell_comb \regBank|inst24|B3[8]~feeder (
// Equation(s):
// \regBank|inst24|B3[8]~feeder_combout  = \regBank|inst66|data_bus[8]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[8]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst24|B3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst24|B3[8]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst24|B3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N31
dffeas \regBank|inst24|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst24|B3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst24|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst24|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst24|B3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N17
dffeas \regBank|inst56|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst56|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst56|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst56|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~289 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~289_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\regBank|inst56|B3 [8] & \stage456_b|STAGE3_PIPELINE|busA [2])))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst24|B3 [8]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [2]))))

	.dataa(\regBank|inst24|B3 [8]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst56|B3 [8]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~289_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~289 .lut_mask = 16'hE233;
defparam \alu_b|kmux_b|A_bus[8]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~290 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~290_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[8]~289_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[8]~289_combout  & ((\regBank|inst28|B3 [8]))) # 
// (!\alu_b|kmux_b|A_bus[8]~289_combout  & (\regBank|inst20|B3 [8]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst20|B3 [8]),
	.datac(\regBank|inst28|B3 [8]),
	.datad(\alu_b|kmux_b|A_bus[8]~289_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~290_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~290 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[8]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N30
cycloneive_lcell_comb \regBank|inst22|B3[8]~feeder (
// Equation(s):
// \regBank|inst22|B3[8]~feeder_combout  = \regBank|inst66|data_bus[8]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[8]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst22|B3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst22|B3[8]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst22|B3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N31
dffeas \regBank|inst22|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst22|B3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst22|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst22|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst22|B3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N29
dffeas \regBank|inst30|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst30|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst30|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst30|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N14
cycloneive_lcell_comb \regBank|inst58|B3[8]~feeder (
// Equation(s):
// \regBank|inst58|B3[8]~feeder_combout  = \regBank|inst66|data_bus[8]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[8]~9_combout ),
	.cin(gnd),
	.combout(\regBank|inst58|B3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst58|B3[8]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst58|B3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N15
dffeas \regBank|inst58|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst58|B3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst58|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst58|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst58|B3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N13
dffeas \regBank|inst26|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst26|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst26|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst26|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~287 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~287_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst58|B3 [8])) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst26|B3 [8]))))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst58|B3 [8]),
	.datac(\regBank|inst26|B3 [8]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~287_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~287 .lut_mask = 16'h88F5;
defparam \alu_b|kmux_b|A_bus[8]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~288 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~288_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[8]~287_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[8]~287_combout  & ((\regBank|inst30|B3 [8]))) # 
// (!\alu_b|kmux_b|A_bus[8]~287_combout  & (\regBank|inst22|B3 [8]))))

	.dataa(\regBank|inst22|B3 [8]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst30|B3 [8]),
	.datad(\alu_b|kmux_b|A_bus[8]~287_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~288_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~288 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[8]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~291 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~291_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (\alu_b|kmux_b|A_bus[8]~290_combout  & ((\stage456_b|STAGE3_PIPELINE|busA [0])))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[8]~288_combout ) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\alu_b|kmux_b|A_bus[8]~290_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\alu_b|kmux_b|A_bus[8]~288_combout ),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~291_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~291 .lut_mask = 16'hB833;
defparam \alu_b|kmux_b|A_bus[8]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~294 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~294_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[8]~291_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[8]~291_combout  & (\alu_b|kmux_b|A_bus[8]~293_combout )) # 
// (!\alu_b|kmux_b|A_bus[8]~291_combout  & ((\alu_b|kmux_b|A_bus[8]~286_combout )))))

	.dataa(\alu_b|kmux_b|A_bus[8]~293_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\alu_b|kmux_b|A_bus[8]~286_combout ),
	.datad(\alu_b|kmux_b|A_bus[8]~291_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~294_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~294 .lut_mask = 16'hEE30;
defparam \alu_b|kmux_b|A_bus[8]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N14
cycloneive_lcell_comb \regBank|inst14|B3[8]~feeder (
// Equation(s):
// \regBank|inst14|B3[8]~feeder_combout  = \regBank|inst66|data_bus[8]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[8]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst14|B3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst14|B3[8]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst14|B3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N15
dffeas \regBank|inst14|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst14|B3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst14|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst14|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst14|B3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N15
dffeas \regBank|inst12|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst12|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst12|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst12|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~282 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~282_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst12|B3 [8]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst14|B3 [8])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0] & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst14|B3 [8]),
	.datac(\regBank|inst12|B3 [8]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~282_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~282 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[8]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N11
dffeas \regBank|inst15|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst15|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst15|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst15|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneive_lcell_comb \regBank|inst13|B3[8]~feeder (
// Equation(s):
// \regBank|inst13|B3[8]~feeder_combout  = \regBank|inst66|data_bus[8]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[8]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst13|B3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst13|B3[8]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst13|B3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N25
dffeas \regBank|inst13|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst13|B3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst13|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst13|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst13|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~283 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~283_combout  = (\alu_b|kmux_b|A_bus[8]~282_combout  & ((\stage456_b|STAGE3_PIPELINE|busA [0]) # ((\regBank|inst15|B3 [8])))) # (!\alu_b|kmux_b|A_bus[8]~282_combout  & (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst13|B3 
// [8]))))

	.dataa(\alu_b|kmux_b|A_bus[8]~282_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst15|B3 [8]),
	.datad(\regBank|inst13|B3 [8]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~283_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~283 .lut_mask = 16'hB9A8;
defparam \alu_b|kmux_b|A_bus[8]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N28
cycloneive_lcell_comb \regBank|inst18|B3[8]~feeder (
// Equation(s):
// \regBank|inst18|B3[8]~feeder_combout  = \regBank|inst66|data_bus[8]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[8]~9_combout ),
	.cin(gnd),
	.combout(\regBank|inst18|B3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst18|B3[8]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst18|B3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N29
dffeas \regBank|inst18|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst18|B3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst18|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst18|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst18|B3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N19
dffeas \regBank|inst19|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst19|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst19|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst19|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N30
cycloneive_lcell_comb \regBank|inst16|B3[8]~feeder (
// Equation(s):
// \regBank|inst16|B3[8]~feeder_combout  = \regBank|inst66|data_bus[8]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[8]~9_combout ),
	.cin(gnd),
	.combout(\regBank|inst16|B3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst16|B3[8]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst16|B3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N31
dffeas \regBank|inst16|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst16|B3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst16|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst16|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst16|B3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N13
dffeas \regBank|inst17|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst17|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst17|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst17|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~255 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~255_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst16|B3 [8])) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst17|B3 [8]))))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [1] & (((!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst16|B3 [8]),
	.datac(\regBank|inst17|B3 [8]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~255_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~255 .lut_mask = 16'h88F5;
defparam \alu_b|kmux_b|A_bus[8]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~256 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~256_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[8]~255_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[8]~255_combout  & ((\regBank|inst19|B3 [8]))) # 
// (!\alu_b|kmux_b|A_bus[8]~255_combout  & (\regBank|inst18|B3 [8]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst18|B3 [8]),
	.datac(\regBank|inst19|B3 [8]),
	.datad(\alu_b|kmux_b|A_bus[8]~255_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~256_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~256 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[8]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N30
cycloneive_lcell_comb \regBank|inst9|B3[8]~feeder (
// Equation(s):
// \regBank|inst9|B3[8]~feeder_combout  = \regBank|inst66|data_bus[8]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[8]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst9|B3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst9|B3[8]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst9|B3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N31
dffeas \regBank|inst9|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst9|B3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst9|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst9|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst9|B3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y18_N3
dffeas \regBank|inst11|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst11|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst11|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst11|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N16
cycloneive_lcell_comb \regBank|inst10|B3[8]~feeder (
// Equation(s):
// \regBank|inst10|B3[8]~feeder_combout  = \regBank|inst66|data_bus[8]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[8]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst10|B3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst10|B3[8]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst10|B3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N17
dffeas \regBank|inst10|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst10|B3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst10|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst10|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst10|B3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N11
dffeas \regBank|inst8|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst8|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst8|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst8|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~257 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~257_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst8|B3 [8]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst10|B3 [8])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0] & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst10|B3 [8]),
	.datac(\regBank|inst8|B3 [8]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~257_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~257 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[8]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~258 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~258_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[8]~257_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[8]~257_combout  & ((\regBank|inst11|B3 [8]))) # 
// (!\alu_b|kmux_b|A_bus[8]~257_combout  & (\regBank|inst9|B3 [8]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst9|B3 [8]),
	.datac(\regBank|inst11|B3 [8]),
	.datad(\alu_b|kmux_b|A_bus[8]~257_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~258_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~258 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[8]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N7
dffeas \regBank|inst60|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst60|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst60|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst60|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~259 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~259_combout  = (\alu_b|FF_A|out[5]~2_combout  & (((\alu_b|FF_A|out[5]~3_combout )))) # (!\alu_b|FF_A|out[5]~2_combout  & ((\alu_b|FF_A|out[5]~3_combout  & ((\regBank|inst60|B3 [8]))) # (!\alu_b|FF_A|out[5]~3_combout  & 
// (\alu_b|kmux_b|A_bus[8]~258_combout ))))

	.dataa(\alu_b|FF_A|out[5]~2_combout ),
	.datab(\alu_b|kmux_b|A_bus[8]~258_combout ),
	.datac(\regBank|inst60|B3 [8]),
	.datad(\alu_b|FF_A|out[5]~3_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~259_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~259 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[8]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N24
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~260 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~260_combout  = (\alu_b|FF_A|out[5]~2_combout  & ((\alu_b|kmux_b|A_bus[8]~259_combout  & ((\regBank|inst61|B3 [8]))) # (!\alu_b|kmux_b|A_bus[8]~259_combout  & (\alu_b|kmux_b|A_bus[8]~256_combout )))) # (!\alu_b|FF_A|out[5]~2_combout  
// & (((\alu_b|kmux_b|A_bus[8]~259_combout ))))

	.dataa(\alu_b|FF_A|out[5]~2_combout ),
	.datab(\alu_b|kmux_b|A_bus[8]~256_combout ),
	.datac(\regBank|inst61|B3 [8]),
	.datad(\alu_b|kmux_b|A_bus[8]~259_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~260_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~260 .lut_mask = 16'hF588;
defparam \alu_b|kmux_b|A_bus[8]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N4
cycloneive_lcell_comb \regBank|inst1|B3[8]~feeder (
// Equation(s):
// \regBank|inst1|B3[8]~feeder_combout  = \regBank|inst66|data_bus[8]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[8]~9_combout ),
	.cin(gnd),
	.combout(\regBank|inst1|B3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst1|B3[8]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst1|B3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N5
dffeas \regBank|inst1|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst1|B3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst1|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst1|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst1|B3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N1
dffeas \regBank|inst3|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst3|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst3|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst3|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N20
cycloneive_lcell_comb \regBank|inst2|B3[8]~feeder (
// Equation(s):
// \regBank|inst2|B3[8]~feeder_combout  = \regBank|inst66|data_bus[8]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[8]~9_combout ),
	.cin(gnd),
	.combout(\regBank|inst2|B3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst2|B3[8]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst2|B3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N21
dffeas \regBank|inst2|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst2|B3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst2|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst2|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst2|B3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N3
dffeas \regBank|inst|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~261 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~261_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\regBank|inst|B3 [8] & \stage456_b|STAGE3_PIPELINE|busA [0])))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst2|B3 [8]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [0]))))

	.dataa(\regBank|inst2|B3 [8]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\regBank|inst|B3 [8]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~261_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~261 .lut_mask = 16'hE233;
defparam \alu_b|kmux_b|A_bus[8]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~262 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~262_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[8]~261_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[8]~261_combout  & ((\regBank|inst3|B3 [8]))) # 
// (!\alu_b|kmux_b|A_bus[8]~261_combout  & (\regBank|inst1|B3 [8]))))

	.dataa(\regBank|inst1|B3 [8]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst3|B3 [8]),
	.datad(\alu_b|kmux_b|A_bus[8]~261_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~262_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~262 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[8]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cycloneive_lcell_comb \regBank|inst6|B3[8]~feeder (
// Equation(s):
// \regBank|inst6|B3[8]~feeder_combout  = \regBank|inst66|data_bus[8]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[8]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst6|B3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst6|B3[8]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst6|B3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N11
dffeas \regBank|inst6|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst6|B3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst6|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst6|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst6|B3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N29
dffeas \regBank|inst7|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst7|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst7|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst7|B3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N17
dffeas \regBank|inst4|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst4|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst4|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst4|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N22
cycloneive_lcell_comb \regBank|inst5|B3[8]~feeder (
// Equation(s):
// \regBank|inst5|B3[8]~feeder_combout  = \regBank|inst66|data_bus[8]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[8]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst5|B3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst5|B3[8]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst5|B3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N23
dffeas \regBank|inst5|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst5|B3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst5|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst5|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst5|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~268 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~268_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst4|B3 [8])) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst5|B3 [8]))))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [1] & (!\stage456_b|STAGE3_PIPELINE|busA [0]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst4|B3 [8]),
	.datad(\regBank|inst5|B3 [8]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~268_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~268 .lut_mask = 16'hB391;
defparam \alu_b|kmux_b|A_bus[8]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~269 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~269_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[8]~268_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[8]~268_combout  & ((\regBank|inst7|B3 [8]))) # 
// (!\alu_b|kmux_b|A_bus[8]~268_combout  & (\regBank|inst6|B3 [8]))))

	.dataa(\regBank|inst6|B3 [8]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\regBank|inst7|B3 [8]),
	.datad(\alu_b|kmux_b|A_bus[8]~268_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~269_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~269 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[8]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N20
cycloneive_lcell_comb \regBank|inst33|B3[8]~feeder (
// Equation(s):
// \regBank|inst33|B3[8]~feeder_combout  = \regBank|inst66|data_bus[8]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[8]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst33|B3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst33|B3[8]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst33|B3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N21
dffeas \regBank|inst33|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst33|B3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst33|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst33|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst33|B3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N31
dffeas \regBank|inst35|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst35|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst35|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst35|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N4
cycloneive_lcell_comb \regBank|inst34|B3[8]~feeder (
// Equation(s):
// \regBank|inst34|B3[8]~feeder_combout  = \regBank|inst66|data_bus[8]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[8]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst34|B3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst34|B3[8]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst34|B3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N5
dffeas \regBank|inst34|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst34|B3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst34|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst34|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst34|B3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N15
dffeas \regBank|inst32|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst32|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst32|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst32|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~265 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~265_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst32|B3 [8]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst34|B3 [8])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0] & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\regBank|inst34|B3 [8]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst32|B3 [8]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~265_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~265 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[8]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~266 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~266_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[8]~265_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[8]~265_combout  & ((\regBank|inst35|B3 [8]))) # 
// (!\alu_b|kmux_b|A_bus[8]~265_combout  & (\regBank|inst33|B3 [8]))))

	.dataa(\regBank|inst33|B3 [8]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst35|B3 [8]),
	.datad(\alu_b|kmux_b|A_bus[8]~265_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~266_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~266 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[8]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N8
cycloneive_lcell_comb \regBank|inst38|B3[8]~feeder (
// Equation(s):
// \regBank|inst38|B3[8]~feeder_combout  = \regBank|inst66|data_bus[8]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[8]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst38|B3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst38|B3[8]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst38|B3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N9
dffeas \regBank|inst38|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst38|B3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst38|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst38|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst38|B3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N23
dffeas \regBank|inst39|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst39|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst39|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst39|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N2
cycloneive_lcell_comb \regBank|inst36|B3[8]~feeder (
// Equation(s):
// \regBank|inst36|B3[8]~feeder_combout  = \regBank|inst66|data_bus[8]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[8]~9_combout ),
	.cin(gnd),
	.combout(\regBank|inst36|B3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst36|B3[8]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst36|B3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N3
dffeas \regBank|inst36|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst36|B3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst36|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst36|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst36|B3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N21
dffeas \regBank|inst37|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst37|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst37|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst37|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N20
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~263 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~263_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst36|B3 [8] & ((\stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & (((\regBank|inst37|B3 [8]) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst36|B3 [8]),
	.datac(\regBank|inst37|B3 [8]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~263_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~263 .lut_mask = 16'hD855;
defparam \alu_b|kmux_b|A_bus[8]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~264 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~264_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[8]~263_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[8]~263_combout  & ((\regBank|inst39|B3 [8]))) # 
// (!\alu_b|kmux_b|A_bus[8]~263_combout  & (\regBank|inst38|B3 [8]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst38|B3 [8]),
	.datac(\regBank|inst39|B3 [8]),
	.datad(\alu_b|kmux_b|A_bus[8]~263_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~264_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~264 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[8]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~267 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~267_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & (\alu_b|kmux_b|A_bus[8]~266_combout )) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[8]~264_combout ))))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\alu_b|kmux_b|A_bus[8]~266_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\alu_b|kmux_b|A_bus[8]~264_combout ),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~267_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~267 .lut_mask = 16'h88F3;
defparam \alu_b|kmux_b|A_bus[8]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~270 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~270_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[8]~267_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[8]~267_combout  & ((\alu_b|kmux_b|A_bus[8]~269_combout ))) # 
// (!\alu_b|kmux_b|A_bus[8]~267_combout  & (\alu_b|kmux_b|A_bus[8]~262_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[8]~262_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\alu_b|kmux_b|A_bus[8]~269_combout ),
	.datad(\alu_b|kmux_b|A_bus[8]~267_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~270_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~270 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[8]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneive_lcell_comb \regBank|inst51|B3[8]~feeder (
// Equation(s):
// \regBank|inst51|B3[8]~feeder_combout  = \regBank|inst66|data_bus[8]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[8]~9_combout ),
	.cin(gnd),
	.combout(\regBank|inst51|B3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst51|B3[8]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst51|B3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N23
dffeas \regBank|inst51|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst51|B3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst51|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst51|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst51|B3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N25
dffeas \regBank|inst43|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst43|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst43|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst43|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~278 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~278_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\regBank|inst43|B3 [8] & \stage456_b|STAGE3_PIPELINE|busA [2])))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst51|B3 [8]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst51|B3 [8]),
	.datac(\regBank|inst43|B3 [8]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~278_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~278 .lut_mask = 16'hE455;
defparam \alu_b|kmux_b|A_bus[8]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N31
dffeas \regBank|inst55|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst55|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst55|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst55|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N16
cycloneive_lcell_comb \regBank|inst47|B3[8]~feeder (
// Equation(s):
// \regBank|inst47|B3[8]~feeder_combout  = \regBank|inst66|data_bus[8]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[8]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst47|B3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst47|B3[8]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst47|B3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N17
dffeas \regBank|inst47|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst47|B3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst47|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst47|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst47|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~279 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~279_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (\alu_b|kmux_b|A_bus[8]~278_combout )) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[8]~278_combout  & (\regBank|inst55|B3 [8])) # 
// (!\alu_b|kmux_b|A_bus[8]~278_combout  & ((\regBank|inst47|B3 [8])))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\alu_b|kmux_b|A_bus[8]~278_combout ),
	.datac(\regBank|inst55|B3 [8]),
	.datad(\regBank|inst47|B3 [8]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~279_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~279 .lut_mask = 16'hD9C8;
defparam \alu_b|kmux_b|A_bus[8]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N31
dffeas \regBank|inst42|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst42|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst42|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst42|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
cycloneive_lcell_comb \regBank|inst46|B3[8]~feeder (
// Equation(s):
// \regBank|inst46|B3[8]~feeder_combout  = \regBank|inst66|data_bus[8]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[8]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst46|B3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst46|B3[8]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst46|B3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N31
dffeas \regBank|inst46|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst46|B3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst46|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst46|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst46|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~271 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~271_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst42|B3 [8]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (((\regBank|inst46|B3 [8])) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [3])))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst42|B3 [8]),
	.datad(\regBank|inst46|B3 [8]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~271_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~271 .lut_mask = 16'hD591;
defparam \alu_b|kmux_b|A_bus[8]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N11
dffeas \regBank|inst54|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst54|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst54|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst54|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N28
cycloneive_lcell_comb \regBank|inst50|B3[8]~feeder (
// Equation(s):
// \regBank|inst50|B3[8]~feeder_combout  = \regBank|inst66|data_bus[8]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[8]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst50|B3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst50|B3[8]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst50|B3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N29
dffeas \regBank|inst50|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst50|B3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst50|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst50|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst50|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~272 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~272_combout  = (\alu_b|kmux_b|A_bus[8]~271_combout  & ((\stage456_b|STAGE3_PIPELINE|busA [3]) # ((\regBank|inst54|B3 [8])))) # (!\alu_b|kmux_b|A_bus[8]~271_combout  & (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst50|B3 
// [8]))))

	.dataa(\alu_b|kmux_b|A_bus[8]~271_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst54|B3 [8]),
	.datad(\regBank|inst50|B3 [8]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~272_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~272 .lut_mask = 16'hB9A8;
defparam \alu_b|kmux_b|A_bus[8]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N13
dffeas \regBank|inst49|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst49|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst49|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst49|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N12
cycloneive_lcell_comb \regBank|inst41|B3[8]~feeder (
// Equation(s):
// \regBank|inst41|B3[8]~feeder_combout  = \regBank|inst66|data_bus[8]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[8]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst41|B3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst41|B3[8]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst41|B3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N13
dffeas \regBank|inst41|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst41|B3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst41|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst41|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst41|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~273 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~273_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst41|B3 [8])))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((\regBank|inst49|B3 [8])) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [2])))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst49|B3 [8]),
	.datad(\regBank|inst41|B3 [8]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~273_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~273 .lut_mask = 16'hD951;
defparam \alu_b|kmux_b|A_bus[8]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
cycloneive_lcell_comb \regBank|inst45|B3[8]~feeder (
// Equation(s):
// \regBank|inst45|B3[8]~feeder_combout  = \regBank|inst66|data_bus[8]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[8]~9_combout ),
	.cin(gnd),
	.combout(\regBank|inst45|B3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst45|B3[8]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst45|B3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N25
dffeas \regBank|inst45|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst45|B3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst45|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst45|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst45|B3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N7
dffeas \regBank|inst53|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst53|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst53|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst53|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~274 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~274_combout  = (\alu_b|kmux_b|A_bus[8]~273_combout  & (((\regBank|inst53|B3 [8]) # (\stage456_b|STAGE3_PIPELINE|busA [2])))) # (!\alu_b|kmux_b|A_bus[8]~273_combout  & (\regBank|inst45|B3 [8] & ((!\stage456_b|STAGE3_PIPELINE|busA 
// [2]))))

	.dataa(\alu_b|kmux_b|A_bus[8]~273_combout ),
	.datab(\regBank|inst45|B3 [8]),
	.datac(\regBank|inst53|B3 [8]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~274_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~274 .lut_mask = 16'hAAE4;
defparam \alu_b|kmux_b|A_bus[8]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N10
cycloneive_lcell_comb \regBank|inst44|B3[8]~feeder (
// Equation(s):
// \regBank|inst44|B3[8]~feeder_combout  = \regBank|inst66|data_bus[8]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[8]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst44|B3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst44|B3[8]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst44|B3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N11
dffeas \regBank|inst44|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst44|B3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst44|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst44|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst44|B3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N5
dffeas \regBank|inst40|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst40|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst40|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst40|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~275 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~275_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\regBank|inst40|B3 [8] & \stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst44|B3 [8]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [3]))))

	.dataa(\regBank|inst44|B3 [8]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst40|B3 [8]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~275_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~275 .lut_mask = 16'hE233;
defparam \alu_b|kmux_b|A_bus[8]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N23
dffeas \regBank|inst52|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst52|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst52|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst52|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N24
cycloneive_lcell_comb \regBank|inst48|B3[8]~feeder (
// Equation(s):
// \regBank|inst48|B3[8]~feeder_combout  = \regBank|inst66|data_bus[8]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[8]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst48|B3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst48|B3[8]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst48|B3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N25
dffeas \regBank|inst48|B3[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst48|B3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst48|B3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst48|B3[8] .is_wysiwyg = "true";
defparam \regBank|inst48|B3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~276 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~276_combout  = (\alu_b|kmux_b|A_bus[8]~275_combout  & ((\stage456_b|STAGE3_PIPELINE|busA [3]) # ((\regBank|inst52|B3 [8])))) # (!\alu_b|kmux_b|A_bus[8]~275_combout  & (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst48|B3 
// [8]))))

	.dataa(\alu_b|kmux_b|A_bus[8]~275_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst52|B3 [8]),
	.datad(\regBank|inst48|B3 [8]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~276_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~276 .lut_mask = 16'hB9A8;
defparam \alu_b|kmux_b|A_bus[8]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~277 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~277_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\stage456_b|STAGE3_PIPELINE|busA [1] & \alu_b|kmux_b|A_bus[8]~276_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[8]~274_combout ) # 
// ((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\alu_b|kmux_b|A_bus[8]~274_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datad(\alu_b|kmux_b|A_bus[8]~276_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~277_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~277 .lut_mask = 16'hE323;
defparam \alu_b|kmux_b|A_bus[8]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N20
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~280 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~280_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[8]~277_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[8]~277_combout  & (\alu_b|kmux_b|A_bus[8]~279_combout )) # 
// (!\alu_b|kmux_b|A_bus[8]~277_combout  & ((\alu_b|kmux_b|A_bus[8]~272_combout )))))

	.dataa(\alu_b|kmux_b|A_bus[8]~279_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\alu_b|kmux_b|A_bus[8]~272_combout ),
	.datad(\alu_b|kmux_b|A_bus[8]~277_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~280_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~280 .lut_mask = 16'hEE30;
defparam \alu_b|kmux_b|A_bus[8]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~281 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~281_combout  = (\alu_b|FF_A|out[5]~1_combout  & ((\alu_b|kmux_b|A_bus[8]~270_combout ) # ((\alu_b|FF_A|out[5]~4_combout )))) # (!\alu_b|FF_A|out[5]~1_combout  & (((!\alu_b|FF_A|out[5]~4_combout  & \alu_b|kmux_b|A_bus[8]~280_combout 
// ))))

	.dataa(\alu_b|FF_A|out[5]~1_combout ),
	.datab(\alu_b|kmux_b|A_bus[8]~270_combout ),
	.datac(\alu_b|FF_A|out[5]~4_combout ),
	.datad(\alu_b|kmux_b|A_bus[8]~280_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~281_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~281 .lut_mask = 16'hADA8;
defparam \alu_b|kmux_b|A_bus[8]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N8
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~284 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~284_combout  = (\alu_b|FF_A|out[5]~4_combout  & ((\alu_b|kmux_b|A_bus[8]~281_combout  & (\alu_b|kmux_b|A_bus[8]~283_combout )) # (!\alu_b|kmux_b|A_bus[8]~281_combout  & ((\alu_b|kmux_b|A_bus[8]~260_combout ))))) # 
// (!\alu_b|FF_A|out[5]~4_combout  & (((\alu_b|kmux_b|A_bus[8]~281_combout ))))

	.dataa(\alu_b|FF_A|out[5]~4_combout ),
	.datab(\alu_b|kmux_b|A_bus[8]~283_combout ),
	.datac(\alu_b|kmux_b|A_bus[8]~260_combout ),
	.datad(\alu_b|kmux_b|A_bus[8]~281_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~284_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~284 .lut_mask = 16'hDDA0;
defparam \alu_b|kmux_b|A_bus[8]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~295 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~295_combout  = (\alu_b|kmux_b|A_bus[15]~1_combout  & ((\alu_b|kmux_b|A_bus[8]~294_combout ) # ((\alu_b|kmux_b|A_bus[8]~284_combout  & \alu_b|kmux_b|A_bus[15]~2_combout )))) # (!\alu_b|kmux_b|A_bus[15]~1_combout  & 
// (((\alu_b|kmux_b|A_bus[8]~284_combout  & \alu_b|kmux_b|A_bus[15]~2_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[15]~1_combout ),
	.datab(\alu_b|kmux_b|A_bus[8]~294_combout ),
	.datac(\alu_b|kmux_b|A_bus[8]~284_combout ),
	.datad(\alu_b|kmux_b|A_bus[15]~2_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~295_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~295 .lut_mask = 16'hF888;
defparam \alu_b|kmux_b|A_bus[8]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[8]~296 (
// Equation(s):
// \alu_b|kmux_b|A_bus[8]~296_combout  = (\alu_b|kmux_b|A_bus[8]~295_combout ) # ((\stage456_b|inst|K_out [8] & \stage456_b|STAGE3_PIPELINE|KMx~q ))

	.dataa(gnd),
	.datab(\stage456_b|inst|K_out [8]),
	.datac(\stage456_b|STAGE3_PIPELINE|KMx~q ),
	.datad(\alu_b|kmux_b|A_bus[8]~295_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[8]~296_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[8]~296 .lut_mask = 16'hFFC0;
defparam \alu_b|kmux_b|A_bus[8]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N23
dffeas \alu_b|FF_A|out[8] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\alu_b|kmux_b|A_bus[8]~296_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_A|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_A|out[8] .is_wysiwyg = "true";
defparam \alu_b|FF_A|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N2
cycloneive_lcell_comb \alu_b|alu|Mux7~0 (
// Equation(s):
// \alu_b|alu|Mux7~0_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [0] & (((\stage456_b|STAGE4_PIPELINE|ALUC [2] & !\alu_b|alu|Mux4~2_combout )))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & (\alu_b|alu|Mux4~2_combout  & ((\alu_b|alu|Add3~16_combout ) # 
// (!\stage456_b|STAGE4_PIPELINE|ALUC [2]))))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datab(\alu_b|alu|Add3~16_combout ),
	.datac(\stage456_b|STAGE4_PIPELINE|ALUC [2]),
	.datad(\alu_b|alu|Mux4~2_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux7~0 .lut_mask = 16'h45A0;
defparam \alu_b|alu|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N28
cycloneive_lcell_comb \alu_b|alu|Mux7~1 (
// Equation(s):
// \alu_b|alu|Mux7~1_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [0] & ((\alu_b|FF_B|out [8]) # ((\alu_b|alu|Mux4~2_combout )))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & (((\alu_b|FF_A|out [8] & !\alu_b|alu|Mux4~2_combout ))))

	.dataa(\alu_b|FF_B|out [8]),
	.datab(\alu_b|FF_A|out [8]),
	.datac(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datad(\alu_b|alu|Mux4~2_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux7~1 .lut_mask = 16'hF0AC;
defparam \alu_b|alu|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N2
cycloneive_lcell_comb \alu_b|alu|Mux7~2 (
// Equation(s):
// \alu_b|alu|Mux7~2_combout  = (\alu_b|alu|Mux4~2_combout  & ((\stage456_b|STAGE4_PIPELINE|ALUC [1]) # ((\alu_b|alu|Add1~16_combout ) # (!\alu_b|alu|Mux7~1_combout )))) # (!\alu_b|alu|Mux4~2_combout  & (\stage456_b|STAGE4_PIPELINE|ALUC [1] $ 
// (((\alu_b|alu|Mux7~1_combout )))))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.datab(\alu_b|alu|Mux4~2_combout ),
	.datac(\alu_b|alu|Add1~16_combout ),
	.datad(\alu_b|alu|Mux7~1_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux7~2 .lut_mask = 16'hD9EE;
defparam \alu_b|alu|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N24
cycloneive_lcell_comb \alu_b|alu|Mux7~3 (
// Equation(s):
// \alu_b|alu|Mux7~3_combout  = (\alu_b|FF_B|out [8] & ((\alu_b|FF_A|out [8] & ((!\alu_b|alu|Mux4~2_combout ))) # (!\alu_b|FF_A|out [8] & (\stage456_b|STAGE4_PIPELINE|ALUC [0])))) # (!\alu_b|FF_B|out [8] & (\alu_b|alu|Mux4~2_combout  $ (((\alu_b|FF_A|out [8] 
// & !\stage456_b|STAGE4_PIPELINE|ALUC [0])))))

	.dataa(\alu_b|FF_B|out [8]),
	.datab(\alu_b|FF_A|out [8]),
	.datac(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datad(\alu_b|alu|Mux4~2_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux7~3 .lut_mask = 16'h71AC;
defparam \alu_b|alu|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N10
cycloneive_lcell_comb \alu_b|alu|Mux7~4 (
// Equation(s):
// \alu_b|alu|Mux7~4_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [1] & (((!\alu_b|alu|Mux7~3_combout )))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [1] & ((\alu_b|alu|Add0~16_combout ) # ((\stage456_b|STAGE4_PIPELINE|ALUC [0]))))

	.dataa(\alu_b|alu|Add0~16_combout ),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datac(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.datad(\alu_b|alu|Mux7~3_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux7~4 .lut_mask = 16'h0EFE;
defparam \alu_b|alu|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N0
cycloneive_lcell_comb \alu_b|alu|Mux7~5 (
// Equation(s):
// \alu_b|alu|Mux7~5_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [3] & ((\alu_b|alu|Mux4~2_combout ) # ((\alu_b|alu|Add2~16_combout )))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [3] & (((\alu_b|alu|Mux7~4_combout )) # (!\alu_b|alu|Mux4~2_combout )))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.datab(\alu_b|alu|Mux4~2_combout ),
	.datac(\alu_b|alu|Add2~16_combout ),
	.datad(\alu_b|alu|Mux7~4_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux7~5 .lut_mask = 16'hFDB9;
defparam \alu_b|alu|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N26
cycloneive_lcell_comb \alu_b|alu|Mux7~6 (
// Equation(s):
// \alu_b|alu|Mux7~6_combout  = (\alu_b|alu|Mux7~5_combout  & ((\stage456_b|STAGE4_PIPELINE|ALUC [3] & (\alu_b|alu|Mux7~0_combout )) # (!\stage456_b|STAGE4_PIPELINE|ALUC [3] & ((\alu_b|alu|Mux7~2_combout )))))

	.dataa(\alu_b|alu|Mux7~0_combout ),
	.datab(\alu_b|alu|Mux7~2_combout ),
	.datac(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.datad(\alu_b|alu|Mux7~5_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux7~6 .lut_mask = 16'hAC00;
defparam \alu_b|alu|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N25
dffeas \alu_b|FF_C|out[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\alu_b|FF_C|out[7]~feeder_combout ),
	.asdata(\alu_b|alu|Mux7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\stage456_b|STAGE4_PIPELINE|SH [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_C|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_C|out[7] .is_wysiwyg = "true";
defparam \alu_b|FF_C|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N0
cycloneive_lcell_comb \regBank|inst66|data_bus[7]~8 (
// Equation(s):
// \regBank|inst66|data_bus[7]~8_combout  = (\regBank|inst66|Equal0~1_combout  & ((\data_b|inst|altsyncram_component|auto_generated|q_a [7]))) # (!\regBank|inst66|Equal0~1_combout  & (\alu_b|FF_C|out [7]))

	.dataa(\regBank|inst66|Equal0~1_combout ),
	.datab(\alu_b|FF_C|out [7]),
	.datac(gnd),
	.datad(\data_b|inst|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\regBank|inst66|data_bus[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|data_bus[7]~8 .lut_mask = 16'hEE44;
defparam \regBank|inst66|data_bus[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N16
cycloneive_lcell_comb \regBank|inst25|B3[7]~feeder (
// Equation(s):
// \regBank|inst25|B3[7]~feeder_combout  = \regBank|inst66|data_bus[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst25|B3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst25|B3[7]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst25|B3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N17
dffeas \regBank|inst25|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst25|B3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst25|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst25|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst25|B3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N14
cycloneive_lcell_comb \regBank|inst26|B3[7]~feeder (
// Equation(s):
// \regBank|inst26|B3[7]~feeder_combout  = \regBank|inst66|data_bus[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[7]~8_combout ),
	.cin(gnd),
	.combout(\regBank|inst26|B3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst26|B3[7]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst26|B3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N15
dffeas \regBank|inst26|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst26|B3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst26|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst26|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst26|B3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N17
dffeas \regBank|inst24|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst24|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst24|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst24|B3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~327 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~327_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\regBank|inst24|B3 [7] & \stage456_b|STAGE3_PIPELINE|busA [0])))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst26|B3 [7]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [0]))))

	.dataa(\regBank|inst26|B3 [7]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\regBank|inst24|B3 [7]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~327_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~327 .lut_mask = 16'hE233;
defparam \alu_b|kmux_b|A_bus[7]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N15
dffeas \regBank|inst27|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst27|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst27|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst27|B3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~328 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~328_combout  = (\alu_b|kmux_b|A_bus[7]~327_combout  & (((\regBank|inst27|B3 [7]) # (\stage456_b|STAGE3_PIPELINE|busA [0])))) # (!\alu_b|kmux_b|A_bus[7]~327_combout  & (\regBank|inst25|B3 [7] & ((!\stage456_b|STAGE3_PIPELINE|busA 
// [0]))))

	.dataa(\regBank|inst25|B3 [7]),
	.datab(\alu_b|kmux_b|A_bus[7]~327_combout ),
	.datac(\regBank|inst27|B3 [7]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~328_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~328 .lut_mask = 16'hCCE2;
defparam \alu_b|kmux_b|A_bus[7]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cycloneive_lcell_comb \regBank|inst31|B3[7]~feeder (
// Equation(s):
// \regBank|inst31|B3[7]~feeder_combout  = \regBank|inst66|data_bus[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[7]~8_combout ),
	.cin(gnd),
	.combout(\regBank|inst31|B3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst31|B3[7]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst31|B3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N23
dffeas \regBank|inst31|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst31|B3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst31|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst31|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst31|B3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N10
cycloneive_lcell_comb \regBank|inst29|B3[7]~feeder (
// Equation(s):
// \regBank|inst29|B3[7]~feeder_combout  = \regBank|inst66|data_bus[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst29|B3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst29|B3[7]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst29|B3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N11
dffeas \regBank|inst29|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst29|B3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst29|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst29|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst29|B3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N27
dffeas \regBank|inst28|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst28|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst28|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst28|B3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~334 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~334_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\regBank|inst28|B3 [7] & \stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst29|B3 [7]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst29|B3 [7]),
	.datac(\regBank|inst28|B3 [7]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~334_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~334 .lut_mask = 16'hE455;
defparam \alu_b|kmux_b|A_bus[7]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N23
dffeas \regBank|inst30|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst30|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst30|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst30|B3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~335 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~335_combout  = (\alu_b|kmux_b|A_bus[7]~334_combout  & ((\regBank|inst31|B3 [7]) # ((\stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\alu_b|kmux_b|A_bus[7]~334_combout  & (((\regBank|inst30|B3 [7] & !\stage456_b|STAGE3_PIPELINE|busA 
// [1]))))

	.dataa(\regBank|inst31|B3 [7]),
	.datab(\alu_b|kmux_b|A_bus[7]~334_combout ),
	.datac(\regBank|inst30|B3 [7]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~335_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~335 .lut_mask = 16'hCCB8;
defparam \alu_b|kmux_b|A_bus[7]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cycloneive_lcell_comb \regBank|inst57|B3[7]~feeder (
// Equation(s):
// \regBank|inst57|B3[7]~feeder_combout  = \regBank|inst66|data_bus[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[7]~8_combout ),
	.cin(gnd),
	.combout(\regBank|inst57|B3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst57|B3[7]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst57|B3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N25
dffeas \regBank|inst57|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst57|B3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst57|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst57|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst57|B3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N5
dffeas \regBank|inst59|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst59|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst59|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst59|B3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N10
cycloneive_lcell_comb \regBank|inst58|B3[7]~feeder (
// Equation(s):
// \regBank|inst58|B3[7]~feeder_combout  = \regBank|inst66|data_bus[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[7]~8_combout ),
	.cin(gnd),
	.combout(\regBank|inst58|B3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst58|B3[7]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst58|B3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N11
dffeas \regBank|inst58|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst58|B3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst58|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst58|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst58|B3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N11
dffeas \regBank|inst56|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst56|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst56|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst56|B3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~331 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~331_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst56|B3 [7]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst58|B3 [7])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0] & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst58|B3 [7]),
	.datac(\regBank|inst56|B3 [7]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~331_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~331 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[7]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~332 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~332_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[7]~331_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[7]~331_combout  & ((\regBank|inst59|B3 [7]))) # 
// (!\alu_b|kmux_b|A_bus[7]~331_combout  & (\regBank|inst57|B3 [7]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst57|B3 [7]),
	.datac(\regBank|inst59|B3 [7]),
	.datad(\alu_b|kmux_b|A_bus[7]~331_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~332_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~332 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[7]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N24
cycloneive_lcell_comb \regBank|inst22|B3[7]~feeder (
// Equation(s):
// \regBank|inst22|B3[7]~feeder_combout  = \regBank|inst66|data_bus[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[7]~8_combout ),
	.cin(gnd),
	.combout(\regBank|inst22|B3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst22|B3[7]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst22|B3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N25
dffeas \regBank|inst22|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst22|B3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst22|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst22|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst22|B3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N11
dffeas \regBank|inst23|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst23|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst23|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst23|B3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N14
cycloneive_lcell_comb \regBank|inst20|B3[7]~feeder (
// Equation(s):
// \regBank|inst20|B3[7]~feeder_combout  = \regBank|inst66|data_bus[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[7]~8_combout ),
	.cin(gnd),
	.combout(\regBank|inst20|B3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst20|B3[7]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst20|B3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N15
dffeas \regBank|inst20|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst20|B3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst20|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst20|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst20|B3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N9
dffeas \regBank|inst21|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst21|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst21|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst21|B3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~329 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~329_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst20|B3 [7])) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst21|B3 [7]))))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [1] & (((!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\regBank|inst20|B3 [7]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\regBank|inst21|B3 [7]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~329_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~329 .lut_mask = 16'h88F3;
defparam \alu_b|kmux_b|A_bus[7]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~330 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~330_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[7]~329_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[7]~329_combout  & ((\regBank|inst23|B3 [7]))) # 
// (!\alu_b|kmux_b|A_bus[7]~329_combout  & (\regBank|inst22|B3 [7]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst22|B3 [7]),
	.datac(\regBank|inst23|B3 [7]),
	.datad(\alu_b|kmux_b|A_bus[7]~329_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~330_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~330 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[7]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~333 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~333_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & (\alu_b|kmux_b|A_bus[7]~332_combout )) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[7]~330_combout ))))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [3] & (!\stage456_b|STAGE3_PIPELINE|busA [2]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\alu_b|kmux_b|A_bus[7]~332_combout ),
	.datad(\alu_b|kmux_b|A_bus[7]~330_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~333_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~333 .lut_mask = 16'hB391;
defparam \alu_b|kmux_b|A_bus[7]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~336 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~336_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[7]~333_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[7]~333_combout  & ((\alu_b|kmux_b|A_bus[7]~335_combout ))) # 
// (!\alu_b|kmux_b|A_bus[7]~333_combout  & (\alu_b|kmux_b|A_bus[7]~328_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[7]~328_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\alu_b|kmux_b|A_bus[7]~335_combout ),
	.datad(\alu_b|kmux_b|A_bus[7]~333_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~336_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~336 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[7]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N10
cycloneive_lcell_comb \regBank|inst39|B3[7]~feeder (
// Equation(s):
// \regBank|inst39|B3[7]~feeder_combout  = \regBank|inst66|data_bus[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst39|B3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst39|B3[7]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst39|B3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N11
dffeas \regBank|inst39|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst39|B3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst39|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst39|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst39|B3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N1
dffeas \regBank|inst7|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst7|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst7|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst7|B3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N11
dffeas \regBank|inst3|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst3|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst3|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst3|B3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N28
cycloneive_lcell_comb \regBank|inst35|B3[7]~feeder (
// Equation(s):
// \regBank|inst35|B3[7]~feeder_combout  = \regBank|inst66|data_bus[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst35|B3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst35|B3[7]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst35|B3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N29
dffeas \regBank|inst35|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst35|B3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst35|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst35|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst35|B3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~304 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~304_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst35|B3 [7])))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((\regBank|inst3|B3 [7])) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [2])))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst3|B3 [7]),
	.datad(\regBank|inst35|B3 [7]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~304_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~304 .lut_mask = 16'hD951;
defparam \alu_b|kmux_b|A_bus[7]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~305 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~305_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[7]~304_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[7]~304_combout  & ((\regBank|inst7|B3 [7]))) # 
// (!\alu_b|kmux_b|A_bus[7]~304_combout  & (\regBank|inst39|B3 [7]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst39|B3 [7]),
	.datac(\regBank|inst7|B3 [7]),
	.datad(\alu_b|kmux_b|A_bus[7]~304_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~305_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~305 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[7]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N22
cycloneive_lcell_comb \regBank|inst2|B3[7]~feeder (
// Equation(s):
// \regBank|inst2|B3[7]~feeder_combout  = \regBank|inst66|data_bus[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst2|B3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst2|B3[7]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst2|B3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N23
dffeas \regBank|inst2|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst2|B3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst2|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst2|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst2|B3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N13
dffeas \regBank|inst6|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst6|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst6|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst6|B3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N13
dffeas \regBank|inst38|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst38|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst38|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst38|B3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N16
cycloneive_lcell_comb \regBank|inst34|B3[7]~feeder (
// Equation(s):
// \regBank|inst34|B3[7]~feeder_combout  = \regBank|inst66|data_bus[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst34|B3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst34|B3[7]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst34|B3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N17
dffeas \regBank|inst34|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst34|B3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst34|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst34|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst34|B3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~297 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~297_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst34|B3 [7]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst38|B3 [7])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [3] & (!\stage456_b|STAGE3_PIPELINE|busA [2]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst38|B3 [7]),
	.datad(\regBank|inst34|B3 [7]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~297_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~297 .lut_mask = 16'hB931;
defparam \alu_b|kmux_b|A_bus[7]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~298 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~298_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[7]~297_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[7]~297_combout  & ((\regBank|inst6|B3 [7]))) # 
// (!\alu_b|kmux_b|A_bus[7]~297_combout  & (\regBank|inst2|B3 [7]))))

	.dataa(\regBank|inst2|B3 [7]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst6|B3 [7]),
	.datad(\alu_b|kmux_b|A_bus[7]~297_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~298_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~298 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[7]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N22
cycloneive_lcell_comb \regBank|inst37|B3[7]~feeder (
// Equation(s):
// \regBank|inst37|B3[7]~feeder_combout  = \regBank|inst66|data_bus[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[7]~8_combout ),
	.cin(gnd),
	.combout(\regBank|inst37|B3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst37|B3[7]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst37|B3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N23
dffeas \regBank|inst37|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst37|B3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst37|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst37|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst37|B3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N9
dffeas \regBank|inst5|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst5|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst5|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst5|B3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N22
cycloneive_lcell_comb \regBank|inst33|B3[7]~feeder (
// Equation(s):
// \regBank|inst33|B3[7]~feeder_combout  = \regBank|inst66|data_bus[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[7]~8_combout ),
	.cin(gnd),
	.combout(\regBank|inst33|B3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst33|B3[7]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst33|B3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N23
dffeas \regBank|inst33|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst33|B3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst33|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst33|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst33|B3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N15
dffeas \regBank|inst1|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst1|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst1|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst1|B3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~299 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~299_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst33|B3 [7] & ((\stage456_b|STAGE3_PIPELINE|busA [2])))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((\regBank|inst1|B3 [7]) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst33|B3 [7]),
	.datac(\regBank|inst1|B3 [7]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~299_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~299 .lut_mask = 16'hD855;
defparam \alu_b|kmux_b|A_bus[7]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~300 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~300_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[7]~299_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[7]~299_combout  & ((\regBank|inst5|B3 [7]))) # 
// (!\alu_b|kmux_b|A_bus[7]~299_combout  & (\regBank|inst37|B3 [7]))))

	.dataa(\regBank|inst37|B3 [7]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst5|B3 [7]),
	.datad(\alu_b|kmux_b|A_bus[7]~299_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~300_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~300 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[7]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N4
cycloneive_lcell_comb \regBank|inst|B3[7]~feeder (
// Equation(s):
// \regBank|inst|B3[7]~feeder_combout  = \regBank|inst66|data_bus[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst|B3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst|B3[7]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst|B3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N5
dffeas \regBank|inst|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst|B3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst|B3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N13
dffeas \regBank|inst4|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst4|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst4|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst4|B3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N6
cycloneive_lcell_comb \regBank|inst36|B3[7]~feeder (
// Equation(s):
// \regBank|inst36|B3[7]~feeder_combout  = \regBank|inst66|data_bus[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst36|B3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst36|B3[7]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst36|B3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N7
dffeas \regBank|inst36|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst36|B3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst36|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst36|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst36|B3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N7
dffeas \regBank|inst32|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst32|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst32|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst32|B3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~301 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~301_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\regBank|inst32|B3 [7] & \stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst36|B3 [7]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst36|B3 [7]),
	.datac(\regBank|inst32|B3 [7]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~301_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~301 .lut_mask = 16'hE455;
defparam \alu_b|kmux_b|A_bus[7]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~302 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~302_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[7]~301_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[7]~301_combout  & ((\regBank|inst4|B3 [7]))) # 
// (!\alu_b|kmux_b|A_bus[7]~301_combout  & (\regBank|inst|B3 [7]))))

	.dataa(\regBank|inst|B3 [7]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst4|B3 [7]),
	.datad(\alu_b|kmux_b|A_bus[7]~301_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~302_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~302 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[7]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~303 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~303_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[7]~302_combout ))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & (\alu_b|kmux_b|A_bus[7]~300_combout )))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [1] & (((!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\alu_b|kmux_b|A_bus[7]~300_combout ),
	.datac(\alu_b|kmux_b|A_bus[7]~302_combout ),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~303_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~303 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[7]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~306 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~306_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[7]~303_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[7]~303_combout  & (\alu_b|kmux_b|A_bus[7]~305_combout )) # 
// (!\alu_b|kmux_b|A_bus[7]~303_combout  & ((\alu_b|kmux_b|A_bus[7]~298_combout )))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\alu_b|kmux_b|A_bus[7]~305_combout ),
	.datac(\alu_b|kmux_b|A_bus[7]~298_combout ),
	.datad(\alu_b|kmux_b|A_bus[7]~303_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~306_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~306 .lut_mask = 16'hEE50;
defparam \alu_b|kmux_b|A_bus[7]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
cycloneive_lcell_comb \regBank|inst53|B3[7]~feeder (
// Equation(s):
// \regBank|inst53|B3[7]~feeder_combout  = \regBank|inst66|data_bus[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[7]~8_combout ),
	.cin(gnd),
	.combout(\regBank|inst53|B3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst53|B3[7]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst53|B3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N11
dffeas \regBank|inst53|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst53|B3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst53|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst53|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst53|B3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N21
dffeas \regBank|inst55|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst55|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst55|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst55|B3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N1
dffeas \regBank|inst52|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst52|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst52|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst52|B3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N4
cycloneive_lcell_comb \regBank|inst54|B3[7]~feeder (
// Equation(s):
// \regBank|inst54|B3[7]~feeder_combout  = \regBank|inst66|data_bus[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[7]~8_combout ),
	.cin(gnd),
	.combout(\regBank|inst54|B3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst54|B3[7]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst54|B3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N5
dffeas \regBank|inst54|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst54|B3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst54|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst54|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst54|B3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~320 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~320_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst52|B3 [7])) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst54|B3 [7]))))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0] & (!\stage456_b|STAGE3_PIPELINE|busA [1]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\regBank|inst52|B3 [7]),
	.datad(\regBank|inst54|B3 [7]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~320_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~320 .lut_mask = 16'hB391;
defparam \alu_b|kmux_b|A_bus[7]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N20
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~321 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~321_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[7]~320_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[7]~320_combout  & ((\regBank|inst55|B3 [7]))) # 
// (!\alu_b|kmux_b|A_bus[7]~320_combout  & (\regBank|inst53|B3 [7]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst53|B3 [7]),
	.datac(\regBank|inst55|B3 [7]),
	.datad(\alu_b|kmux_b|A_bus[7]~320_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~321_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~321 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[7]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
cycloneive_lcell_comb \regBank|inst45|B3[7]~feeder (
// Equation(s):
// \regBank|inst45|B3[7]~feeder_combout  = \regBank|inst66|data_bus[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst45|B3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst45|B3[7]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst45|B3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N23
dffeas \regBank|inst45|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst45|B3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst45|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst45|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst45|B3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N25
dffeas \regBank|inst47|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst47|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst47|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst47|B3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N22
cycloneive_lcell_comb \regBank|inst46|B3[7]~feeder (
// Equation(s):
// \regBank|inst46|B3[7]~feeder_combout  = \regBank|inst66|data_bus[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[7]~8_combout ),
	.cin(gnd),
	.combout(\regBank|inst46|B3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst46|B3[7]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst46|B3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N23
dffeas \regBank|inst46|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst46|B3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst46|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst46|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst46|B3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N21
dffeas \regBank|inst44|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst44|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst44|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst44|B3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~313 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~313_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst44|B3 [7]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst46|B3 [7])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0] & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst46|B3 [7]),
	.datac(\regBank|inst44|B3 [7]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~313_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~313 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[7]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~314 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~314_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[7]~313_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[7]~313_combout  & ((\regBank|inst47|B3 [7]))) # 
// (!\alu_b|kmux_b|A_bus[7]~313_combout  & (\regBank|inst45|B3 [7]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst45|B3 [7]),
	.datac(\regBank|inst47|B3 [7]),
	.datad(\alu_b|kmux_b|A_bus[7]~313_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~314_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~314 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[7]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneive_lcell_comb \regBank|inst48|B3[7]~feeder (
// Equation(s):
// \regBank|inst48|B3[7]~feeder_combout  = \regBank|inst66|data_bus[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst48|B3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst48|B3[7]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst48|B3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N25
dffeas \regBank|inst48|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst48|B3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst48|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst48|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst48|B3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N15
dffeas \regBank|inst49|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst49|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst49|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst49|B3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~315 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~315_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst48|B3 [7])) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst49|B3 [7]))))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [1] & (((!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst48|B3 [7]),
	.datac(\regBank|inst49|B3 [7]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~315_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~315 .lut_mask = 16'h88F5;
defparam \alu_b|kmux_b|A_bus[7]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneive_lcell_comb \regBank|inst50|B3[7]~feeder (
// Equation(s):
// \regBank|inst50|B3[7]~feeder_combout  = \regBank|inst66|data_bus[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst50|B3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst50|B3[7]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst50|B3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N25
dffeas \regBank|inst50|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst50|B3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst50|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst50|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst50|B3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N7
dffeas \regBank|inst51|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst51|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst51|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst51|B3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~316 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~316_combout  = (\alu_b|kmux_b|A_bus[7]~315_combout  & (((\regBank|inst51|B3 [7]) # (\stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\alu_b|kmux_b|A_bus[7]~315_combout  & (\regBank|inst50|B3 [7] & ((!\stage456_b|STAGE3_PIPELINE|busA 
// [1]))))

	.dataa(\alu_b|kmux_b|A_bus[7]~315_combout ),
	.datab(\regBank|inst50|B3 [7]),
	.datac(\regBank|inst51|B3 [7]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~316_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~316 .lut_mask = 16'hAAE4;
defparam \alu_b|kmux_b|A_bus[7]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
cycloneive_lcell_comb \regBank|inst42|B3[7]~feeder (
// Equation(s):
// \regBank|inst42|B3[7]~feeder_combout  = \regBank|inst66|data_bus[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst42|B3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst42|B3[7]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst42|B3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N25
dffeas \regBank|inst42|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst42|B3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst42|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst42|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst42|B3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N25
dffeas \regBank|inst43|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst43|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst43|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst43|B3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N30
cycloneive_lcell_comb \regBank|inst41|B3[7]~feeder (
// Equation(s):
// \regBank|inst41|B3[7]~feeder_combout  = \regBank|inst66|data_bus[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst41|B3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst41|B3[7]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst41|B3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N31
dffeas \regBank|inst41|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst41|B3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst41|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst41|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst41|B3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N15
dffeas \regBank|inst40|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst40|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst40|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst40|B3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~317 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~317_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst40|B3 [7]))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst41|B3 [7])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [1] & (((!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst41|B3 [7]),
	.datac(\regBank|inst40|B3 [7]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~317_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~317 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[7]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~318 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~318_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[7]~317_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[7]~317_combout  & ((\regBank|inst43|B3 [7]))) # 
// (!\alu_b|kmux_b|A_bus[7]~317_combout  & (\regBank|inst42|B3 [7]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst42|B3 [7]),
	.datac(\regBank|inst43|B3 [7]),
	.datad(\alu_b|kmux_b|A_bus[7]~317_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~318_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~318 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[7]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~319 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~319_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[7]~318_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[7]~316_combout )) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [2])))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\alu_b|kmux_b|A_bus[7]~316_combout ),
	.datad(\alu_b|kmux_b|A_bus[7]~318_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~319_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~319 .lut_mask = 16'hD951;
defparam \alu_b|kmux_b|A_bus[7]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N20
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~322 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~322_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[7]~319_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[7]~319_combout  & (\alu_b|kmux_b|A_bus[7]~321_combout )) # 
// (!\alu_b|kmux_b|A_bus[7]~319_combout  & ((\alu_b|kmux_b|A_bus[7]~314_combout )))))

	.dataa(\alu_b|kmux_b|A_bus[7]~321_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\alu_b|kmux_b|A_bus[7]~314_combout ),
	.datad(\alu_b|kmux_b|A_bus[7]~319_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~322_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~322 .lut_mask = 16'hEE30;
defparam \alu_b|kmux_b|A_bus[7]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N5
dffeas \regBank|inst60|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst60|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst60|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst60|B3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N20
cycloneive_lcell_comb \regBank|inst17|B3[7]~feeder (
// Equation(s):
// \regBank|inst17|B3[7]~feeder_combout  = \regBank|inst66|data_bus[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst17|B3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst17|B3[7]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst17|B3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N21
dffeas \regBank|inst17|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst17|B3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst17|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst17|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst17|B3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N11
dffeas \regBank|inst19|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst19|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst19|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst19|B3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N23
dffeas \regBank|inst16|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst16|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst16|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst16|B3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N0
cycloneive_lcell_comb \regBank|inst18|B3[7]~feeder (
// Equation(s):
// \regBank|inst18|B3[7]~feeder_combout  = \regBank|inst66|data_bus[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst18|B3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst18|B3[7]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst18|B3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N1
dffeas \regBank|inst18|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst18|B3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst18|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst18|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst18|B3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~307 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~307_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst16|B3 [7]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (((\regBank|inst18|B3 [7])) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0])))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst16|B3 [7]),
	.datad(\regBank|inst18|B3 [7]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~307_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~307 .lut_mask = 16'hD591;
defparam \alu_b|kmux_b|A_bus[7]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~308 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~308_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[7]~307_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[7]~307_combout  & ((\regBank|inst19|B3 [7]))) # 
// (!\alu_b|kmux_b|A_bus[7]~307_combout  & (\regBank|inst17|B3 [7]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst17|B3 [7]),
	.datac(\regBank|inst19|B3 [7]),
	.datad(\alu_b|kmux_b|A_bus[7]~307_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~308_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~308 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[7]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N28
cycloneive_lcell_comb \regBank|inst10|B3[7]~feeder (
// Equation(s):
// \regBank|inst10|B3[7]~feeder_combout  = \regBank|inst66|data_bus[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst10|B3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst10|B3[7]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst10|B3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N29
dffeas \regBank|inst10|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst10|B3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst10|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst10|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst10|B3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N19
dffeas \regBank|inst11|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst11|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst11|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst11|B3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N12
cycloneive_lcell_comb \regBank|inst9|B3[7]~feeder (
// Equation(s):
// \regBank|inst9|B3[7]~feeder_combout  = \regBank|inst66|data_bus[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst9|B3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst9|B3[7]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst9|B3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N13
dffeas \regBank|inst9|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst9|B3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst9|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst9|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst9|B3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N27
dffeas \regBank|inst8|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst8|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst8|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst8|B3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~309 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~309_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\regBank|inst8|B3 [7] & \stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst9|B3 [7]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [1]))))

	.dataa(\regBank|inst9|B3 [7]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst8|B3 [7]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~309_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~309 .lut_mask = 16'hE233;
defparam \alu_b|kmux_b|A_bus[7]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~310 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~310_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[7]~309_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[7]~309_combout  & ((\regBank|inst11|B3 [7]))) # 
// (!\alu_b|kmux_b|A_bus[7]~309_combout  & (\regBank|inst10|B3 [7]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst10|B3 [7]),
	.datac(\regBank|inst11|B3 [7]),
	.datad(\alu_b|kmux_b|A_bus[7]~309_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~310_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~310 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[7]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N24
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~311 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~311_combout  = (\alu_b|FF_A|out[5]~3_combout  & (\alu_b|FF_A|out[5]~2_combout )) # (!\alu_b|FF_A|out[5]~3_combout  & ((\alu_b|FF_A|out[5]~2_combout  & (\alu_b|kmux_b|A_bus[7]~308_combout )) # (!\alu_b|FF_A|out[5]~2_combout  & 
// ((\alu_b|kmux_b|A_bus[7]~310_combout )))))

	.dataa(\alu_b|FF_A|out[5]~3_combout ),
	.datab(\alu_b|FF_A|out[5]~2_combout ),
	.datac(\alu_b|kmux_b|A_bus[7]~308_combout ),
	.datad(\alu_b|kmux_b|A_bus[7]~310_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~311_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~311 .lut_mask = 16'hD9C8;
defparam \alu_b|kmux_b|A_bus[7]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~312 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~312_combout  = (\alu_b|FF_A|out[5]~3_combout  & ((\alu_b|kmux_b|A_bus[7]~311_combout  & (\regBank|inst61|B3 [7])) # (!\alu_b|kmux_b|A_bus[7]~311_combout  & ((\regBank|inst60|B3 [7]))))) # (!\alu_b|FF_A|out[5]~3_combout  & 
// (((\alu_b|kmux_b|A_bus[7]~311_combout ))))

	.dataa(\regBank|inst61|B3 [7]),
	.datab(\alu_b|FF_A|out[5]~3_combout ),
	.datac(\regBank|inst60|B3 [7]),
	.datad(\alu_b|kmux_b|A_bus[7]~311_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~312_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~312 .lut_mask = 16'hBBC0;
defparam \alu_b|kmux_b|A_bus[7]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~323 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~323_combout  = (\alu_b|FF_A|out[5]~1_combout  & (((\alu_b|FF_A|out[5]~4_combout )))) # (!\alu_b|FF_A|out[5]~1_combout  & ((\alu_b|FF_A|out[5]~4_combout  & ((\alu_b|kmux_b|A_bus[7]~312_combout ))) # (!\alu_b|FF_A|out[5]~4_combout  & 
// (\alu_b|kmux_b|A_bus[7]~322_combout ))))

	.dataa(\alu_b|FF_A|out[5]~1_combout ),
	.datab(\alu_b|kmux_b|A_bus[7]~322_combout ),
	.datac(\alu_b|FF_A|out[5]~4_combout ),
	.datad(\alu_b|kmux_b|A_bus[7]~312_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~323_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~323 .lut_mask = 16'hF4A4;
defparam \alu_b|kmux_b|A_bus[7]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N30
cycloneive_lcell_comb \regBank|inst14|B3[7]~feeder (
// Equation(s):
// \regBank|inst14|B3[7]~feeder_combout  = \regBank|inst66|data_bus[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst14|B3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst14|B3[7]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst14|B3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N31
dffeas \regBank|inst14|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst14|B3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst14|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst14|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst14|B3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneive_lcell_comb \regBank|inst13|B3[7]~feeder (
// Equation(s):
// \regBank|inst13|B3[7]~feeder_combout  = \regBank|inst66|data_bus[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[7]~8_combout ),
	.cin(gnd),
	.combout(\regBank|inst13|B3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst13|B3[7]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst13|B3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N17
dffeas \regBank|inst13|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst13|B3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst13|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst13|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst13|B3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N11
dffeas \regBank|inst12|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst12|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst12|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst12|B3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~324 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~324_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\regBank|inst12|B3 [7] & \stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst13|B3 [7]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst13|B3 [7]),
	.datac(\regBank|inst12|B3 [7]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~324_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~324 .lut_mask = 16'hE455;
defparam \alu_b|kmux_b|A_bus[7]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N13
dffeas \regBank|inst15|B3[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst15|B3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst15|B3[7] .is_wysiwyg = "true";
defparam \regBank|inst15|B3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~325 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~325_combout  = (\alu_b|kmux_b|A_bus[7]~324_combout  & (((\regBank|inst15|B3 [7]) # (\stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\alu_b|kmux_b|A_bus[7]~324_combout  & (\regBank|inst14|B3 [7] & ((!\stage456_b|STAGE3_PIPELINE|busA 
// [1]))))

	.dataa(\regBank|inst14|B3 [7]),
	.datab(\alu_b|kmux_b|A_bus[7]~324_combout ),
	.datac(\regBank|inst15|B3 [7]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~325_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~325 .lut_mask = 16'hCCE2;
defparam \alu_b|kmux_b|A_bus[7]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~326 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~326_combout  = (\alu_b|FF_A|out[5]~1_combout  & ((\alu_b|kmux_b|A_bus[7]~323_combout  & ((\alu_b|kmux_b|A_bus[7]~325_combout ))) # (!\alu_b|kmux_b|A_bus[7]~323_combout  & (\alu_b|kmux_b|A_bus[7]~306_combout )))) # 
// (!\alu_b|FF_A|out[5]~1_combout  & (((\alu_b|kmux_b|A_bus[7]~323_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[7]~306_combout ),
	.datab(\alu_b|FF_A|out[5]~1_combout ),
	.datac(\alu_b|kmux_b|A_bus[7]~323_combout ),
	.datad(\alu_b|kmux_b|A_bus[7]~325_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~326_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~326 .lut_mask = 16'hF838;
defparam \alu_b|kmux_b|A_bus[7]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~337 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~337_combout  = (\alu_b|kmux_b|A_bus[15]~1_combout  & ((\alu_b|kmux_b|A_bus[7]~336_combout ) # ((\alu_b|kmux_b|A_bus[15]~2_combout  & \alu_b|kmux_b|A_bus[7]~326_combout )))) # (!\alu_b|kmux_b|A_bus[15]~1_combout  & 
// (((\alu_b|kmux_b|A_bus[15]~2_combout  & \alu_b|kmux_b|A_bus[7]~326_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[15]~1_combout ),
	.datab(\alu_b|kmux_b|A_bus[7]~336_combout ),
	.datac(\alu_b|kmux_b|A_bus[15]~2_combout ),
	.datad(\alu_b|kmux_b|A_bus[7]~326_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~337_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~337 .lut_mask = 16'hF888;
defparam \alu_b|kmux_b|A_bus[7]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[7]~338 (
// Equation(s):
// \alu_b|kmux_b|A_bus[7]~338_combout  = (\alu_b|kmux_b|A_bus[7]~337_combout ) # ((\stage456_b|inst|K_out [7] & \stage456_b|STAGE3_PIPELINE|KMx~q ))

	.dataa(gnd),
	.datab(\stage456_b|inst|K_out [7]),
	.datac(\stage456_b|STAGE3_PIPELINE|KMx~q ),
	.datad(\alu_b|kmux_b|A_bus[7]~337_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[7]~338_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[7]~338 .lut_mask = 16'hFFC0;
defparam \alu_b|kmux_b|A_bus[7]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N13
dffeas \alu_b|FF_A|out[7] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\alu_b|kmux_b|A_bus[7]~338_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_A|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_A|out[7] .is_wysiwyg = "true";
defparam \alu_b|FF_A|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N26
cycloneive_lcell_comb \alu_b|alu|Mux8~0 (
// Equation(s):
// \alu_b|alu|Mux8~0_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [0] & (((\alu_b|FF_A|out [7] & \alu_b|FF_B|out [7])) # (!\stage456_b|STAGE4_PIPELINE|ALUC [1]))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & (\stage456_b|STAGE4_PIPELINE|ALUC [1] & 
// ((\alu_b|FF_A|out [7]) # (\alu_b|FF_B|out [7]))))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datab(\alu_b|FF_A|out [7]),
	.datac(\alu_b|FF_B|out [7]),
	.datad(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux8~0 .lut_mask = 16'hD4AA;
defparam \alu_b|alu|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N20
cycloneive_lcell_comb \alu_b|alu|Mux8~1 (
// Equation(s):
// \alu_b|alu|Mux8~1_combout  = (\alu_b|alu|Mux8~0_combout  & ((\stage456_b|STAGE4_PIPELINE|ALUC [1]) # ((\alu_b|alu|Add1~14_combout )))) # (!\alu_b|alu|Mux8~0_combout  & (!\stage456_b|STAGE4_PIPELINE|ALUC [1] & ((\alu_b|alu|Add0~14_combout ))))

	.dataa(\alu_b|alu|Mux8~0_combout ),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.datac(\alu_b|alu|Add1~14_combout ),
	.datad(\alu_b|alu|Add0~14_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux8~1 .lut_mask = 16'hB9A8;
defparam \alu_b|alu|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N16
cycloneive_lcell_comb \alu_b|alu|Mux8~6 (
// Equation(s):
// \alu_b|alu|Mux8~6_combout  = (\alu_b|alu|Mux4~2_combout  & ((\alu_b|alu|Mux8~4_combout  & ((\alu_b|alu|Mux8~5_combout ))) # (!\alu_b|alu|Mux8~4_combout  & (\alu_b|alu|Mux8~1_combout )))) # (!\alu_b|alu|Mux4~2_combout  & (((\alu_b|alu|Mux8~4_combout ))))

	.dataa(\alu_b|alu|Mux4~2_combout ),
	.datab(\alu_b|alu|Mux8~1_combout ),
	.datac(\alu_b|alu|Mux8~4_combout ),
	.datad(\alu_b|alu|Mux8~5_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux8~6 .lut_mask = 16'hF858;
defparam \alu_b|alu|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N11
dffeas \alu_b|FF_C|out[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\alu_b|FF_C|out[6]~5_combout ),
	.asdata(\alu_b|alu|Mux8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\stage456_b|STAGE4_PIPELINE|SH [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_C|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_C|out[6] .is_wysiwyg = "true";
defparam \alu_b|FF_C|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneive_lcell_comb \regBank|inst66|data_bus[6]~7 (
// Equation(s):
// \regBank|inst66|data_bus[6]~7_combout  = (\regBank|inst66|Equal0~1_combout  & (\data_b|inst|altsyncram_component|auto_generated|q_a [6])) # (!\regBank|inst66|Equal0~1_combout  & ((\alu_b|FF_C|out [6])))

	.dataa(\data_b|inst|altsyncram_component|auto_generated|q_a [6]),
	.datab(\regBank|inst66|Equal0~1_combout ),
	.datac(gnd),
	.datad(\alu_b|FF_C|out [6]),
	.cin(gnd),
	.combout(\regBank|inst66|data_bus[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|data_bus[6]~7 .lut_mask = 16'hBB88;
defparam \regBank|inst66|data_bus[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N15
dffeas \regBank|inst61|B3[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|E61~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst61|B3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst61|B3[6] .is_wysiwyg = "true";
defparam \regBank|inst61|B3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N0
cycloneive_lcell_comb \alu_b|alu|Mux10~5 (
// Equation(s):
// \alu_b|alu|Mux10~5_combout  = (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & ((\alu_b|alu|Add3~10_combout ) # (!\stage456_b|STAGE4_PIPELINE|ALUC [2])))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [2]),
	.datab(gnd),
	.datac(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datad(\alu_b|alu|Add3~10_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux10~5 .lut_mask = 16'h0F05;
defparam \alu_b|alu|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N4
cycloneive_lcell_comb \alu_b|alu|Mux10~2 (
// Equation(s):
// \alu_b|alu|Mux10~2_combout  = \stage456_b|STAGE4_PIPELINE|ALUC [1] $ (((\stage456_b|STAGE4_PIPELINE|ALUC [0] & ((\alu_b|FF_B|out [5]))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & (\alu_b|FF_A|out [5]))))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.datab(\alu_b|FF_A|out [5]),
	.datac(\alu_b|FF_B|out [5]),
	.datad(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux10~2 .lut_mask = 16'h5A66;
defparam \alu_b|alu|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N10
cycloneive_lcell_comb \alu_b|alu|Mux10~3 (
// Equation(s):
// \alu_b|alu|Mux10~3_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [3] & (\stage456_b|STAGE4_PIPELINE|ALUC [0] & ((\stage456_b|STAGE4_PIPELINE|ALUC [2])))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [3] & (((\alu_b|alu|Mux10~2_combout ))))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datab(\alu_b|alu|Mux10~2_combout ),
	.datac(\stage456_b|STAGE4_PIPELINE|ALUC [2]),
	.datad(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux10~3 .lut_mask = 16'hA0CC;
defparam \alu_b|alu|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cycloneive_lcell_comb \alu_b|alu|Mux10~4 (
// Equation(s):
// \alu_b|alu|Mux10~4_combout  = (\alu_b|alu|Mux4~2_combout  & (((\stage456_b|STAGE4_PIPELINE|ALUC [3])))) # (!\alu_b|alu|Mux4~2_combout  & (\alu_b|alu|Mux10~3_combout  & ((\alu_b|alu|Add2~10_combout ) # (!\stage456_b|STAGE4_PIPELINE|ALUC [3]))))

	.dataa(\alu_b|alu|Mux10~3_combout ),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.datac(\alu_b|alu|Mux4~2_combout ),
	.datad(\alu_b|alu|Add2~10_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux10~4 .lut_mask = 16'hCAC2;
defparam \alu_b|alu|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N18
cycloneive_lcell_comb \alu_b|FF_C|out[5]~19 (
// Equation(s):
// \alu_b|FF_C|out[5]~19_combout  = (\stage456_b|STAGE4_PIPELINE|SH [0]) # ((\alu_b|alu|Mux10~4_combout  & ((\alu_b|alu|Mux10~5_combout ) # (!\alu_b|alu|Mux4~2_combout ))))

	.dataa(\stage456_b|STAGE4_PIPELINE|SH [0]),
	.datab(\alu_b|alu|Mux10~5_combout ),
	.datac(\alu_b|alu|Mux4~2_combout ),
	.datad(\alu_b|alu|Mux10~4_combout ),
	.cin(gnd),
	.combout(\alu_b|FF_C|out[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|FF_C|out[5]~19 .lut_mask = 16'hEFAA;
defparam \alu_b|FF_C|out[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N16
cycloneive_lcell_comb \alu_b|FF_C|out[5]~16 (
// Equation(s):
// \alu_b|FF_C|out[5]~16_combout  = (!\stage456_b|STAGE4_PIPELINE|SH [0] & ((\alu_b|alu|Mux4~2_combout  & ((\alu_b|alu|Mux10~5_combout ) # (!\alu_b|alu|Mux10~4_combout ))) # (!\alu_b|alu|Mux4~2_combout  & ((\alu_b|alu|Mux10~4_combout )))))

	.dataa(\stage456_b|STAGE4_PIPELINE|SH [0]),
	.datab(\alu_b|alu|Mux10~5_combout ),
	.datac(\alu_b|alu|Mux4~2_combout ),
	.datad(\alu_b|alu|Mux10~4_combout ),
	.cin(gnd),
	.combout(\alu_b|FF_C|out[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|FF_C|out[5]~16 .lut_mask = 16'h4550;
defparam \alu_b|FF_C|out[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N8
cycloneive_lcell_comb \alu_b|FF_C|out[5]~4 (
// Equation(s):
// \alu_b|FF_C|out[5]~4_combout  = (\alu_b|FF_C|out[5]~19_combout  & (((\alu_b|alu|Mux11~6_combout ) # (\alu_b|FF_C|out[5]~16_combout )))) # (!\alu_b|FF_C|out[5]~19_combout  & (\alu_b|alu|Mux10~1_combout  & ((\alu_b|FF_C|out[5]~16_combout ))))

	.dataa(\alu_b|alu|Mux10~1_combout ),
	.datab(\alu_b|FF_C|out[5]~19_combout ),
	.datac(\alu_b|alu|Mux11~6_combout ),
	.datad(\alu_b|FF_C|out[5]~16_combout ),
	.cin(gnd),
	.combout(\alu_b|FF_C|out[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|FF_C|out[5]~4 .lut_mask = 16'hEEC0;
defparam \alu_b|FF_C|out[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N4
cycloneive_lcell_comb \alu_b|FF_C|out[5]~feeder (
// Equation(s):
// \alu_b|FF_C|out[5]~feeder_combout  = \alu_b|FF_C|out[5]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu_b|FF_C|out[5]~4_combout ),
	.cin(gnd),
	.combout(\alu_b|FF_C|out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|FF_C|out[5]~feeder .lut_mask = 16'hFF00;
defparam \alu_b|FF_C|out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N5
dffeas \alu_b|FF_C|out[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\alu_b|FF_C|out[5]~feeder_combout ),
	.asdata(\alu_b|alu|Mux9~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\stage456_b|STAGE4_PIPELINE|SH [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_C|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_C|out[5] .is_wysiwyg = "true";
defparam \alu_b|FF_C|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N0
cycloneive_lcell_comb \regBank|inst66|data_bus[5]~6 (
// Equation(s):
// \regBank|inst66|data_bus[5]~6_combout  = (\regBank|inst66|Equal0~1_combout  & (\data_b|inst|altsyncram_component|auto_generated|q_a [5])) # (!\regBank|inst66|Equal0~1_combout  & ((\alu_b|FF_C|out [5])))

	.dataa(\data_b|inst|altsyncram_component|auto_generated|q_a [5]),
	.datab(gnd),
	.datac(\regBank|inst66|Equal0~1_combout ),
	.datad(\alu_b|FF_C|out [5]),
	.cin(gnd),
	.combout(\regBank|inst66|data_bus[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|data_bus[5]~6 .lut_mask = 16'hAFA0;
defparam \regBank|inst66|data_bus[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N0
cycloneive_lcell_comb \regBank|inst30|B3[5]~feeder (
// Equation(s):
// \regBank|inst30|B3[5]~feeder_combout  = \regBank|inst66|data_bus[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst30|B3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst30|B3[5]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst30|B3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N1
dffeas \regBank|inst30|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst30|B3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst30|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst30|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst30|B3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N9
dffeas \regBank|inst28|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst28|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst28|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst28|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N8
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~418 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~418_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst28|B3 [5]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst30|B3 [5])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0] & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst30|B3 [5]),
	.datac(\regBank|inst28|B3 [5]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~418_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~418 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[5]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N24
cycloneive_lcell_comb \regBank|inst31|B3[5]~feeder (
// Equation(s):
// \regBank|inst31|B3[5]~feeder_combout  = \regBank|inst66|data_bus[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst31|B3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst31|B3[5]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst31|B3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N25
dffeas \regBank|inst31|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst31|B3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst31|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst31|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst31|B3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N19
dffeas \regBank|inst29|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst29|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst29|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst29|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~419 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~419_combout  = (\alu_b|kmux_b|A_bus[5]~418_combout  & ((\regBank|inst31|B3 [5]) # ((\stage456_b|STAGE3_PIPELINE|busA [0])))) # (!\alu_b|kmux_b|A_bus[5]~418_combout  & (((\regBank|inst29|B3 [5] & !\stage456_b|STAGE3_PIPELINE|busA 
// [0]))))

	.dataa(\alu_b|kmux_b|A_bus[5]~418_combout ),
	.datab(\regBank|inst31|B3 [5]),
	.datac(\regBank|inst29|B3 [5]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~419_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~419 .lut_mask = 16'hAAD8;
defparam \alu_b|kmux_b|A_bus[5]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N6
cycloneive_lcell_comb \regBank|inst58|B3[5]~feeder (
// Equation(s):
// \regBank|inst58|B3[5]~feeder_combout  = \regBank|inst66|data_bus[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[5]~6_combout ),
	.cin(gnd),
	.combout(\regBank|inst58|B3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst58|B3[5]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst58|B3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N7
dffeas \regBank|inst58|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst58|B3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst58|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst58|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst58|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N6
cycloneive_lcell_comb \regBank|inst57|B3[5]~feeder (
// Equation(s):
// \regBank|inst57|B3[5]~feeder_combout  = \regBank|inst66|data_bus[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[5]~6_combout ),
	.cin(gnd),
	.combout(\regBank|inst57|B3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst57|B3[5]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst57|B3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N7
dffeas \regBank|inst57|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst57|B3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst57|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst57|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst57|B3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N19
dffeas \regBank|inst56|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst56|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst56|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst56|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~415 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~415_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst56|B3 [5]))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst57|B3 [5])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [1] & (((!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\regBank|inst57|B3 [5]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\regBank|inst56|B3 [5]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~415_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~415 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[5]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N31
dffeas \regBank|inst59|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst59|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst59|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst59|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~416 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~416_combout  = (\alu_b|kmux_b|A_bus[5]~415_combout  & (((\regBank|inst59|B3 [5]) # (\stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\alu_b|kmux_b|A_bus[5]~415_combout  & (\regBank|inst58|B3 [5] & ((!\stage456_b|STAGE3_PIPELINE|busA 
// [1]))))

	.dataa(\regBank|inst58|B3 [5]),
	.datab(\alu_b|kmux_b|A_bus[5]~415_combout ),
	.datac(\regBank|inst59|B3 [5]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~416_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~416 .lut_mask = 16'hCCE2;
defparam \alu_b|kmux_b|A_bus[5]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N2
cycloneive_lcell_comb \regBank|inst26|B3[5]~feeder (
// Equation(s):
// \regBank|inst26|B3[5]~feeder_combout  = \regBank|inst66|data_bus[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[5]~6_combout ),
	.cin(gnd),
	.combout(\regBank|inst26|B3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst26|B3[5]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst26|B3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N3
dffeas \regBank|inst26|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst26|B3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst26|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst26|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst26|B3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N7
dffeas \regBank|inst27|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst27|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst27|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst27|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N20
cycloneive_lcell_comb \regBank|inst24|B3[5]~feeder (
// Equation(s):
// \regBank|inst24|B3[5]~feeder_combout  = \regBank|inst66|data_bus[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst24|B3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst24|B3[5]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst24|B3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N21
dffeas \regBank|inst24|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst24|B3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst24|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst24|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst24|B3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N29
dffeas \regBank|inst25|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst25|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst25|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst25|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~413 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~413_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst24|B3 [5])) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst25|B3 [5]))))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [1] & (((!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\regBank|inst24|B3 [5]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\regBank|inst25|B3 [5]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~413_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~413 .lut_mask = 16'h88F3;
defparam \alu_b|kmux_b|A_bus[5]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~414 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~414_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[5]~413_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[5]~413_combout  & ((\regBank|inst27|B3 [5]))) # 
// (!\alu_b|kmux_b|A_bus[5]~413_combout  & (\regBank|inst26|B3 [5]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst26|B3 [5]),
	.datac(\regBank|inst27|B3 [5]),
	.datad(\alu_b|kmux_b|A_bus[5]~413_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~414_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~414 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[5]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~417 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~417_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & (\alu_b|kmux_b|A_bus[5]~416_combout )) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[5]~414_combout ))))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [2] & (!\stage456_b|STAGE3_PIPELINE|busA [3]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\alu_b|kmux_b|A_bus[5]~416_combout ),
	.datad(\alu_b|kmux_b|A_bus[5]~414_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~417_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~417 .lut_mask = 16'hB391;
defparam \alu_b|kmux_b|A_bus[5]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N16
cycloneive_lcell_comb \regBank|inst21|B3[5]~feeder (
// Equation(s):
// \regBank|inst21|B3[5]~feeder_combout  = \regBank|inst66|data_bus[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[5]~6_combout ),
	.cin(gnd),
	.combout(\regBank|inst21|B3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst21|B3[5]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst21|B3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N17
dffeas \regBank|inst21|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst21|B3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst21|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst21|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst21|B3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N31
dffeas \regBank|inst23|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst23|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst23|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst23|B3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N27
dffeas \regBank|inst20|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst20|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst20|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst20|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N12
cycloneive_lcell_comb \regBank|inst22|B3[5]~feeder (
// Equation(s):
// \regBank|inst22|B3[5]~feeder_combout  = \regBank|inst66|data_bus[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst22|B3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst22|B3[5]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst22|B3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N13
dffeas \regBank|inst22|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst22|B3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst22|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst22|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst22|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~411 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~411_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst20|B3 [5])) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst22|B3 [5]))))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0] & (!\stage456_b|STAGE3_PIPELINE|busA [1]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\regBank|inst20|B3 [5]),
	.datad(\regBank|inst22|B3 [5]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~411_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~411 .lut_mask = 16'hB391;
defparam \alu_b|kmux_b|A_bus[5]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~412 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~412_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[5]~411_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[5]~411_combout  & ((\regBank|inst23|B3 [5]))) # 
// (!\alu_b|kmux_b|A_bus[5]~411_combout  & (\regBank|inst21|B3 [5]))))

	.dataa(\regBank|inst21|B3 [5]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst23|B3 [5]),
	.datad(\alu_b|kmux_b|A_bus[5]~411_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~412_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~412 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[5]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~420 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~420_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[5]~417_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[5]~417_combout  & (\alu_b|kmux_b|A_bus[5]~419_combout )) # 
// (!\alu_b|kmux_b|A_bus[5]~417_combout  & ((\alu_b|kmux_b|A_bus[5]~412_combout )))))

	.dataa(\alu_b|kmux_b|A_bus[5]~419_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\alu_b|kmux_b|A_bus[5]~417_combout ),
	.datad(\alu_b|kmux_b|A_bus[5]~412_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~420_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~420 .lut_mask = 16'hE3E0;
defparam \alu_b|kmux_b|A_bus[5]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneive_lcell_comb \regBank|inst13|B3[5]~feeder (
// Equation(s):
// \regBank|inst13|B3[5]~feeder_combout  = \regBank|inst66|data_bus[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[5]~6_combout ),
	.cin(gnd),
	.combout(\regBank|inst13|B3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst13|B3[5]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst13|B3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N31
dffeas \regBank|inst13|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst13|B3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst13|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst13|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst13|B3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N11
dffeas \regBank|inst12|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst12|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst12|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst12|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~408 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~408_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst12|B3 [5]))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst13|B3 [5])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [1] & (((!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\regBank|inst13|B3 [5]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\regBank|inst12|B3 [5]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~408_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~408 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[5]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N1
dffeas \regBank|inst15|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst15|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst15|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst15|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N26
cycloneive_lcell_comb \regBank|inst14|B3[5]~feeder (
// Equation(s):
// \regBank|inst14|B3[5]~feeder_combout  = \regBank|inst66|data_bus[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[5]~6_combout ),
	.cin(gnd),
	.combout(\regBank|inst14|B3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst14|B3[5]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst14|B3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N27
dffeas \regBank|inst14|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst14|B3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst14|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst14|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst14|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~409 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~409_combout  = (\alu_b|kmux_b|A_bus[5]~408_combout  & ((\stage456_b|STAGE3_PIPELINE|busA [1]) # ((\regBank|inst15|B3 [5])))) # (!\alu_b|kmux_b|A_bus[5]~408_combout  & (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst14|B3 
// [5]))))

	.dataa(\alu_b|kmux_b|A_bus[5]~408_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\regBank|inst15|B3 [5]),
	.datad(\regBank|inst14|B3 [5]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~409_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~409 .lut_mask = 16'hB9A8;
defparam \alu_b|kmux_b|A_bus[5]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N11
dffeas \regBank|inst37|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst37|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst37|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst37|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N28
cycloneive_lcell_comb \regBank|inst33|B3[5]~feeder (
// Equation(s):
// \regBank|inst33|B3[5]~feeder_combout  = \regBank|inst66|data_bus[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[5]~6_combout ),
	.cin(gnd),
	.combout(\regBank|inst33|B3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst33|B3[5]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst33|B3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N29
dffeas \regBank|inst33|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst33|B3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst33|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst33|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst33|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~381 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~381_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst33|B3 [5])))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (((\regBank|inst37|B3 [5])) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [3])))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst37|B3 [5]),
	.datad(\regBank|inst33|B3 [5]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~381_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~381 .lut_mask = 16'hD951;
defparam \alu_b|kmux_b|A_bus[5]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cycloneive_lcell_comb \regBank|inst1|B3[5]~feeder (
// Equation(s):
// \regBank|inst1|B3[5]~feeder_combout  = \regBank|inst66|data_bus[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[5]~6_combout ),
	.cin(gnd),
	.combout(\regBank|inst1|B3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst1|B3[5]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst1|B3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N21
dffeas \regBank|inst1|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst1|B3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst1|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst1|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst1|B3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N25
dffeas \regBank|inst5|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst5|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst5|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst5|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N24
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~382 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~382_combout  = (\alu_b|kmux_b|A_bus[5]~381_combout  & (((\regBank|inst5|B3 [5]) # (\stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\alu_b|kmux_b|A_bus[5]~381_combout  & (\regBank|inst1|B3 [5] & ((!\stage456_b|STAGE3_PIPELINE|busA 
// [3]))))

	.dataa(\alu_b|kmux_b|A_bus[5]~381_combout ),
	.datab(\regBank|inst1|B3 [5]),
	.datac(\regBank|inst5|B3 [5]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~382_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~382 .lut_mask = 16'hAAE4;
defparam \alu_b|kmux_b|A_bus[5]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N8
cycloneive_lcell_comb \regBank|inst3|B3[5]~feeder (
// Equation(s):
// \regBank|inst3|B3[5]~feeder_combout  = \regBank|inst66|data_bus[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst3|B3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst3|B3[5]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst3|B3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N9
dffeas \regBank|inst3|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst3|B3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst3|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst3|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst3|B3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N5
dffeas \regBank|inst7|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst7|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst7|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst7|B3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N19
dffeas \regBank|inst39|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst39|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst39|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst39|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N8
cycloneive_lcell_comb \regBank|inst35|B3[5]~feeder (
// Equation(s):
// \regBank|inst35|B3[5]~feeder_combout  = \regBank|inst66|data_bus[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[5]~6_combout ),
	.cin(gnd),
	.combout(\regBank|inst35|B3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst35|B3[5]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst35|B3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N9
dffeas \regBank|inst35|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst35|B3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst35|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst35|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst35|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~388 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~388_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst35|B3 [5]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst39|B3 [5])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [3] & (!\stage456_b|STAGE3_PIPELINE|busA [2]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst39|B3 [5]),
	.datad(\regBank|inst35|B3 [5]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~388_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~388 .lut_mask = 16'hB931;
defparam \alu_b|kmux_b|A_bus[5]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~389 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~389_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[5]~388_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[5]~388_combout  & ((\regBank|inst7|B3 [5]))) # 
// (!\alu_b|kmux_b|A_bus[5]~388_combout  & (\regBank|inst3|B3 [5]))))

	.dataa(\regBank|inst3|B3 [5]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst7|B3 [5]),
	.datad(\alu_b|kmux_b|A_bus[5]~388_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~389_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~389 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[5]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N24
cycloneive_lcell_comb \regBank|inst36|B3[5]~feeder (
// Equation(s):
// \regBank|inst36|B3[5]~feeder_combout  = \regBank|inst66|data_bus[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst36|B3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst36|B3[5]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst36|B3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N25
dffeas \regBank|inst36|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst36|B3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst36|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst36|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst36|B3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N23
dffeas \regBank|inst4|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst4|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst4|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst4|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N22
cycloneive_lcell_comb \regBank|inst|B3[5]~feeder (
// Equation(s):
// \regBank|inst|B3[5]~feeder_combout  = \regBank|inst66|data_bus[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[5]~6_combout ),
	.cin(gnd),
	.combout(\regBank|inst|B3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst|B3[5]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst|B3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N23
dffeas \regBank|inst|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst|B3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst|B3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N31
dffeas \regBank|inst32|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst32|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst32|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst32|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~385 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~385_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst32|B3 [5]))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst|B3 [5])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst|B3 [5]),
	.datac(\regBank|inst32|B3 [5]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~385_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~385 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[5]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~386 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~386_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[5]~385_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[5]~385_combout  & ((\regBank|inst4|B3 [5]))) # 
// (!\alu_b|kmux_b|A_bus[5]~385_combout  & (\regBank|inst36|B3 [5]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst36|B3 [5]),
	.datac(\regBank|inst4|B3 [5]),
	.datad(\alu_b|kmux_b|A_bus[5]~385_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~386_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~386 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[5]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N16
cycloneive_lcell_comb \regBank|inst38|B3[5]~feeder (
// Equation(s):
// \regBank|inst38|B3[5]~feeder_combout  = \regBank|inst66|data_bus[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst38|B3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst38|B3[5]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst38|B3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N17
dffeas \regBank|inst38|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst38|B3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst38|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst38|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst38|B3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N7
dffeas \regBank|inst6|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst6|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst6|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst6|B3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N1
dffeas \regBank|inst34|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst34|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst34|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst34|B3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N3
dffeas \regBank|inst2|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst2|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst2|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst2|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~383 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~383_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst34|B3 [5])) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst2|B3 [5]))))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst34|B3 [5]),
	.datac(\regBank|inst2|B3 [5]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~383_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~383 .lut_mask = 16'h88F5;
defparam \alu_b|kmux_b|A_bus[5]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~384 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~384_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[5]~383_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[5]~383_combout  & ((\regBank|inst6|B3 [5]))) # 
// (!\alu_b|kmux_b|A_bus[5]~383_combout  & (\regBank|inst38|B3 [5]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst38|B3 [5]),
	.datac(\regBank|inst6|B3 [5]),
	.datad(\alu_b|kmux_b|A_bus[5]~383_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~384_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~384 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[5]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~387 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~387_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & (\alu_b|kmux_b|A_bus[5]~386_combout )) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[5]~384_combout ))))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [0] & (!\stage456_b|STAGE3_PIPELINE|busA [1]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\alu_b|kmux_b|A_bus[5]~386_combout ),
	.datad(\alu_b|kmux_b|A_bus[5]~384_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~387_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~387 .lut_mask = 16'hB391;
defparam \alu_b|kmux_b|A_bus[5]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~390 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~390_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[5]~387_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[5]~387_combout  & ((\alu_b|kmux_b|A_bus[5]~389_combout ))) # 
// (!\alu_b|kmux_b|A_bus[5]~387_combout  & (\alu_b|kmux_b|A_bus[5]~382_combout ))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\alu_b|kmux_b|A_bus[5]~382_combout ),
	.datac(\alu_b|kmux_b|A_bus[5]~389_combout ),
	.datad(\alu_b|kmux_b|A_bus[5]~387_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~390_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~390 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[5]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneive_lcell_comb \regBank|inst50|B3[5]~feeder (
// Equation(s):
// \regBank|inst50|B3[5]~feeder_combout  = \regBank|inst66|data_bus[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst50|B3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst50|B3[5]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst50|B3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N27
dffeas \regBank|inst50|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst50|B3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst50|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst50|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst50|B3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N7
dffeas \regBank|inst48|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst48|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst48|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst48|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~397 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~397_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\regBank|inst48|B3 [5] & \stage456_b|STAGE3_PIPELINE|busA [0])))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst50|B3 [5]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [0]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst50|B3 [5]),
	.datac(\regBank|inst48|B3 [5]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~397_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~397 .lut_mask = 16'hE455;
defparam \alu_b|kmux_b|A_bus[5]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N1
dffeas \regBank|inst51|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst51|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst51|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst51|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneive_lcell_comb \regBank|inst49|B3[5]~feeder (
// Equation(s):
// \regBank|inst49|B3[5]~feeder_combout  = \regBank|inst66|data_bus[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst49|B3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst49|B3[5]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst49|B3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N9
dffeas \regBank|inst49|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst49|B3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst49|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst49|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst49|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~398 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~398_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (\alu_b|kmux_b|A_bus[5]~397_combout )) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[5]~397_combout  & (\regBank|inst51|B3 [5])) # 
// (!\alu_b|kmux_b|A_bus[5]~397_combout  & ((\regBank|inst49|B3 [5])))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\alu_b|kmux_b|A_bus[5]~397_combout ),
	.datac(\regBank|inst51|B3 [5]),
	.datad(\regBank|inst49|B3 [5]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~398_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~398 .lut_mask = 16'hD9C8;
defparam \alu_b|kmux_b|A_bus[5]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
cycloneive_lcell_comb \regBank|inst44|B3[5]~feeder (
// Equation(s):
// \regBank|inst44|B3[5]~feeder_combout  = \regBank|inst66|data_bus[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst44|B3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst44|B3[5]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst44|B3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N1
dffeas \regBank|inst44|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst44|B3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst44|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst44|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst44|B3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N21
dffeas \regBank|inst45|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst45|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst45|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst45|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N20
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~399 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~399_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst44|B3 [5] & ((\stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & (((\regBank|inst45|B3 [5]) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst44|B3 [5]),
	.datac(\regBank|inst45|B3 [5]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~399_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~399 .lut_mask = 16'hD855;
defparam \alu_b|kmux_b|A_bus[5]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N17
dffeas \regBank|inst47|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst47|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst47|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst47|B3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N21
dffeas \regBank|inst46|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst46|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst46|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst46|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~400 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~400_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (\alu_b|kmux_b|A_bus[5]~399_combout )) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[5]~399_combout  & (\regBank|inst47|B3 [5])) # 
// (!\alu_b|kmux_b|A_bus[5]~399_combout  & ((\regBank|inst46|B3 [5])))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\alu_b|kmux_b|A_bus[5]~399_combout ),
	.datac(\regBank|inst47|B3 [5]),
	.datad(\regBank|inst46|B3 [5]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~400_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~400 .lut_mask = 16'hD9C8;
defparam \alu_b|kmux_b|A_bus[5]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cycloneive_lcell_comb \regBank|inst41|B3[5]~feeder (
// Equation(s):
// \regBank|inst41|B3[5]~feeder_combout  = \regBank|inst66|data_bus[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst41|B3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst41|B3[5]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst41|B3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N1
dffeas \regBank|inst41|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst41|B3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst41|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst41|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst41|B3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N7
dffeas \regBank|inst43|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst43|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst43|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst43|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N26
cycloneive_lcell_comb \regBank|inst42|B3[5]~feeder (
// Equation(s):
// \regBank|inst42|B3[5]~feeder_combout  = \regBank|inst66|data_bus[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst42|B3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst42|B3[5]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst42|B3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N27
dffeas \regBank|inst42|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst42|B3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst42|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst42|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst42|B3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N17
dffeas \regBank|inst40|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst40|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst40|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst40|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~401 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~401_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst40|B3 [5]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst42|B3 [5])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0] & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\regBank|inst42|B3 [5]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst40|B3 [5]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~401_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~401 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[5]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~402 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~402_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[5]~401_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[5]~401_combout  & ((\regBank|inst43|B3 [5]))) # 
// (!\alu_b|kmux_b|A_bus[5]~401_combout  & (\regBank|inst41|B3 [5]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst41|B3 [5]),
	.datac(\regBank|inst43|B3 [5]),
	.datad(\alu_b|kmux_b|A_bus[5]~401_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~402_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~402 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[5]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~403 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~403_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[5]~402_combout ))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\alu_b|kmux_b|A_bus[5]~400_combout )))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [3] & (!\stage456_b|STAGE3_PIPELINE|busA [2]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\alu_b|kmux_b|A_bus[5]~400_combout ),
	.datad(\alu_b|kmux_b|A_bus[5]~402_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~403_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~403 .lut_mask = 16'hB931;
defparam \alu_b|kmux_b|A_bus[5]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N29
dffeas \regBank|inst52|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst52|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst52|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst52|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N26
cycloneive_lcell_comb \regBank|inst53|B3[5]~feeder (
// Equation(s):
// \regBank|inst53|B3[5]~feeder_combout  = \regBank|inst66|data_bus[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[5]~6_combout ),
	.cin(gnd),
	.combout(\regBank|inst53|B3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst53|B3[5]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst53|B3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N27
dffeas \regBank|inst53|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst53|B3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst53|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst53|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst53|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~404 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~404_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst52|B3 [5]))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & (((\regBank|inst53|B3 [5])) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [1])))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\regBank|inst52|B3 [5]),
	.datad(\regBank|inst53|B3 [5]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~404_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~404 .lut_mask = 16'hD591;
defparam \alu_b|kmux_b|A_bus[5]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N1
dffeas \regBank|inst55|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst55|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst55|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst55|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneive_lcell_comb \regBank|inst54|B3[5]~feeder (
// Equation(s):
// \regBank|inst54|B3[5]~feeder_combout  = \regBank|inst66|data_bus[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst54|B3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst54|B3[5]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst54|B3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N19
dffeas \regBank|inst54|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst54|B3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst54|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst54|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst54|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~405 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~405_combout  = (\alu_b|kmux_b|A_bus[5]~404_combout  & ((\stage456_b|STAGE3_PIPELINE|busA [1]) # ((\regBank|inst55|B3 [5])))) # (!\alu_b|kmux_b|A_bus[5]~404_combout  & (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst54|B3 
// [5]))))

	.dataa(\alu_b|kmux_b|A_bus[5]~404_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\regBank|inst55|B3 [5]),
	.datad(\regBank|inst54|B3 [5]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~405_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~405 .lut_mask = 16'hB9A8;
defparam \alu_b|kmux_b|A_bus[5]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~406 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~406_combout  = (\alu_b|kmux_b|A_bus[5]~403_combout  & (((\alu_b|kmux_b|A_bus[5]~405_combout ) # (\stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\alu_b|kmux_b|A_bus[5]~403_combout  & (\alu_b|kmux_b|A_bus[5]~398_combout  & 
// ((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\alu_b|kmux_b|A_bus[5]~398_combout ),
	.datab(\alu_b|kmux_b|A_bus[5]~403_combout ),
	.datac(\alu_b|kmux_b|A_bus[5]~405_combout ),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~406_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~406 .lut_mask = 16'hCCE2;
defparam \alu_b|kmux_b|A_bus[5]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N22
cycloneive_lcell_comb \regBank|inst60|B3[5]~feeder (
// Equation(s):
// \regBank|inst60|B3[5]~feeder_combout  = \regBank|inst66|data_bus[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[5]~6_combout ),
	.cin(gnd),
	.combout(\regBank|inst60|B3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst60|B3[5]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst60|B3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N23
dffeas \regBank|inst60|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst60|B3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst60|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst60|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst60|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N12
cycloneive_lcell_comb \regBank|inst18|B3[5]~feeder (
// Equation(s):
// \regBank|inst18|B3[5]~feeder_combout  = \regBank|inst66|data_bus[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst18|B3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst18|B3[5]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst18|B3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N13
dffeas \regBank|inst18|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst18|B3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst18|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst18|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst18|B3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N15
dffeas \regBank|inst16|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst16|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst16|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst16|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~391 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~391_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst16|B3 [5]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst18|B3 [5])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0] & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\regBank|inst18|B3 [5]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst16|B3 [5]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~391_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~391 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[5]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N31
dffeas \regBank|inst19|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst19|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst19|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst19|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N0
cycloneive_lcell_comb \regBank|inst17|B3[5]~feeder (
// Equation(s):
// \regBank|inst17|B3[5]~feeder_combout  = \regBank|inst66|data_bus[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst17|B3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst17|B3[5]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst17|B3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N1
dffeas \regBank|inst17|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst17|B3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst17|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst17|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst17|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~392 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~392_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (\alu_b|kmux_b|A_bus[5]~391_combout )) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[5]~391_combout  & (\regBank|inst19|B3 [5])) # 
// (!\alu_b|kmux_b|A_bus[5]~391_combout  & ((\regBank|inst17|B3 [5])))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\alu_b|kmux_b|A_bus[5]~391_combout ),
	.datac(\regBank|inst19|B3 [5]),
	.datad(\regBank|inst17|B3 [5]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~392_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~392 .lut_mask = 16'hD9C8;
defparam \alu_b|kmux_b|A_bus[5]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N14
cycloneive_lcell_comb \regBank|inst10|B3[5]~feeder (
// Equation(s):
// \regBank|inst10|B3[5]~feeder_combout  = \regBank|inst66|data_bus[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst10|B3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst10|B3[5]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst10|B3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N15
dffeas \regBank|inst10|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst10|B3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst10|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst10|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst10|B3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N17
dffeas \regBank|inst11|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst11|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst11|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst11|B3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N15
dffeas \regBank|inst8|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst8|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst8|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst8|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N20
cycloneive_lcell_comb \regBank|inst9|B3[5]~feeder (
// Equation(s):
// \regBank|inst9|B3[5]~feeder_combout  = \regBank|inst66|data_bus[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst9|B3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst9|B3[5]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst9|B3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N21
dffeas \regBank|inst9|B3[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst9|B3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst9|B3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst9|B3[5] .is_wysiwyg = "true";
defparam \regBank|inst9|B3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~393 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~393_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst8|B3 [5])) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst9|B3 [5]))))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [1] & (!\stage456_b|STAGE3_PIPELINE|busA [0]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst8|B3 [5]),
	.datad(\regBank|inst9|B3 [5]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~393_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~393 .lut_mask = 16'hB391;
defparam \alu_b|kmux_b|A_bus[5]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~394 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~394_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[5]~393_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[5]~393_combout  & ((\regBank|inst11|B3 [5]))) # 
// (!\alu_b|kmux_b|A_bus[5]~393_combout  & (\regBank|inst10|B3 [5]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst10|B3 [5]),
	.datac(\regBank|inst11|B3 [5]),
	.datad(\alu_b|kmux_b|A_bus[5]~393_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~394_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~394 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[5]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~395 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~395_combout  = (\alu_b|FF_A|out[5]~3_combout  & (\alu_b|FF_A|out[5]~2_combout )) # (!\alu_b|FF_A|out[5]~3_combout  & ((\alu_b|FF_A|out[5]~2_combout  & (\alu_b|kmux_b|A_bus[5]~392_combout )) # (!\alu_b|FF_A|out[5]~2_combout  & 
// ((\alu_b|kmux_b|A_bus[5]~394_combout )))))

	.dataa(\alu_b|FF_A|out[5]~3_combout ),
	.datab(\alu_b|FF_A|out[5]~2_combout ),
	.datac(\alu_b|kmux_b|A_bus[5]~392_combout ),
	.datad(\alu_b|kmux_b|A_bus[5]~394_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~395_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~395 .lut_mask = 16'hD9C8;
defparam \alu_b|kmux_b|A_bus[5]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~396 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~396_combout  = (\alu_b|FF_A|out[5]~3_combout  & ((\alu_b|kmux_b|A_bus[5]~395_combout  & (\regBank|inst61|B3 [5])) # (!\alu_b|kmux_b|A_bus[5]~395_combout  & ((\regBank|inst60|B3 [5]))))) # (!\alu_b|FF_A|out[5]~3_combout  & 
// (((\alu_b|kmux_b|A_bus[5]~395_combout ))))

	.dataa(\alu_b|FF_A|out[5]~3_combout ),
	.datab(\regBank|inst61|B3 [5]),
	.datac(\regBank|inst60|B3 [5]),
	.datad(\alu_b|kmux_b|A_bus[5]~395_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~396_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~396 .lut_mask = 16'hDDA0;
defparam \alu_b|kmux_b|A_bus[5]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~407 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~407_combout  = (\alu_b|FF_A|out[5]~4_combout  & ((\alu_b|FF_A|out[5]~1_combout ) # ((\alu_b|kmux_b|A_bus[5]~396_combout )))) # (!\alu_b|FF_A|out[5]~4_combout  & (!\alu_b|FF_A|out[5]~1_combout  & (\alu_b|kmux_b|A_bus[5]~406_combout 
// )))

	.dataa(\alu_b|FF_A|out[5]~4_combout ),
	.datab(\alu_b|FF_A|out[5]~1_combout ),
	.datac(\alu_b|kmux_b|A_bus[5]~406_combout ),
	.datad(\alu_b|kmux_b|A_bus[5]~396_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~407_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~407 .lut_mask = 16'hBA98;
defparam \alu_b|kmux_b|A_bus[5]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~410 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~410_combout  = (\alu_b|FF_A|out[5]~1_combout  & ((\alu_b|kmux_b|A_bus[5]~407_combout  & (\alu_b|kmux_b|A_bus[5]~409_combout )) # (!\alu_b|kmux_b|A_bus[5]~407_combout  & ((\alu_b|kmux_b|A_bus[5]~390_combout ))))) # 
// (!\alu_b|FF_A|out[5]~1_combout  & (((\alu_b|kmux_b|A_bus[5]~407_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[5]~409_combout ),
	.datab(\alu_b|FF_A|out[5]~1_combout ),
	.datac(\alu_b|kmux_b|A_bus[5]~390_combout ),
	.datad(\alu_b|kmux_b|A_bus[5]~407_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~410_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~410 .lut_mask = 16'hBBC0;
defparam \alu_b|kmux_b|A_bus[5]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~421 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~421_combout  = (\alu_b|kmux_b|A_bus[15]~2_combout  & ((\alu_b|kmux_b|A_bus[5]~410_combout ) # ((\alu_b|kmux_b|A_bus[15]~1_combout  & \alu_b|kmux_b|A_bus[5]~420_combout )))) # (!\alu_b|kmux_b|A_bus[15]~2_combout  & 
// (\alu_b|kmux_b|A_bus[15]~1_combout  & (\alu_b|kmux_b|A_bus[5]~420_combout )))

	.dataa(\alu_b|kmux_b|A_bus[15]~2_combout ),
	.datab(\alu_b|kmux_b|A_bus[15]~1_combout ),
	.datac(\alu_b|kmux_b|A_bus[5]~420_combout ),
	.datad(\alu_b|kmux_b|A_bus[5]~410_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~421_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~421 .lut_mask = 16'hEAC0;
defparam \alu_b|kmux_b|A_bus[5]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N8
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[5]~422 (
// Equation(s):
// \alu_b|kmux_b|A_bus[5]~422_combout  = (\alu_b|kmux_b|A_bus[5]~421_combout ) # ((\stage456_b|inst|K_out [5] & \stage456_b|STAGE3_PIPELINE|KMx~q ))

	.dataa(gnd),
	.datab(\stage456_b|inst|K_out [5]),
	.datac(\stage456_b|STAGE3_PIPELINE|KMx~q ),
	.datad(\alu_b|kmux_b|A_bus[5]~421_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[5]~422_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[5]~422 .lut_mask = 16'hFFC0;
defparam \alu_b|kmux_b|A_bus[5]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N9
dffeas \alu_b|FF_A|out[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\alu_b|kmux_b|A_bus[5]~422_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_A|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_A|out[5] .is_wysiwyg = "true";
defparam \alu_b|FF_A|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N20
cycloneive_lcell_comb \alu_b|alu|Mux10~0 (
// Equation(s):
// \alu_b|alu|Mux10~0_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [1] & ((\alu_b|FF_A|out [5] & ((\alu_b|FF_B|out [5]) # (!\stage456_b|STAGE4_PIPELINE|ALUC [0]))) # (!\alu_b|FF_A|out [5] & (\alu_b|FF_B|out [5] & !\stage456_b|STAGE4_PIPELINE|ALUC [0])))) # 
// (!\stage456_b|STAGE4_PIPELINE|ALUC [1] & (((\stage456_b|STAGE4_PIPELINE|ALUC [0]))))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.datab(\alu_b|FF_A|out [5]),
	.datac(\alu_b|FF_B|out [5]),
	.datad(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux10~0 .lut_mask = 16'hD5A8;
defparam \alu_b|alu|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N6
cycloneive_lcell_comb \alu_b|alu|Mux10~1 (
// Equation(s):
// \alu_b|alu|Mux10~1_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [1] & (\alu_b|alu|Mux10~0_combout )) # (!\stage456_b|STAGE4_PIPELINE|ALUC [1] & ((\alu_b|alu|Mux10~0_combout  & (\alu_b|alu|Add1~10_combout )) # (!\alu_b|alu|Mux10~0_combout  & 
// ((\alu_b|alu|Add0~10_combout )))))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.datab(\alu_b|alu|Mux10~0_combout ),
	.datac(\alu_b|alu|Add1~10_combout ),
	.datad(\alu_b|alu|Add0~10_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux10~1 .lut_mask = 16'hD9C8;
defparam \alu_b|alu|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N26
cycloneive_lcell_comb \alu_b|alu|Mux10~6 (
// Equation(s):
// \alu_b|alu|Mux10~6_combout  = (\alu_b|alu|Mux10~4_combout  & (((\alu_b|alu|Mux10~5_combout ) # (!\alu_b|alu|Mux4~2_combout )))) # (!\alu_b|alu|Mux10~4_combout  & (\alu_b|alu|Mux10~1_combout  & (\alu_b|alu|Mux4~2_combout )))

	.dataa(\alu_b|alu|Mux10~1_combout ),
	.datab(\alu_b|alu|Mux10~4_combout ),
	.datac(\alu_b|alu|Mux4~2_combout ),
	.datad(\alu_b|alu|Mux10~5_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux10~6 .lut_mask = 16'hEC2C;
defparam \alu_b|alu|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N25
dffeas \alu_b|FF_C|out[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\alu_b|FF_C|out[4]~0_combout ),
	.asdata(\alu_b|alu|Mux10~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\stage456_b|STAGE4_PIPELINE|SH [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_C|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_C|out[4] .is_wysiwyg = "true";
defparam \alu_b|FF_C|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N4
cycloneive_lcell_comb \regBank|inst66|data_bus[4]~1 (
// Equation(s):
// \regBank|inst66|data_bus[4]~1_combout  = (\regBank|inst66|Equal0~1_combout  & (\data_b|inst|altsyncram_component|auto_generated|q_a [4])) # (!\regBank|inst66|Equal0~1_combout  & ((\alu_b|FF_C|out [4])))

	.dataa(gnd),
	.datab(\data_b|inst|altsyncram_component|auto_generated|q_a [4]),
	.datac(\alu_b|FF_C|out [4]),
	.datad(\regBank|inst66|Equal0~1_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|data_bus[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|data_bus[4]~1 .lut_mask = 16'hCCF0;
defparam \regBank|inst66|data_bus[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N8
cycloneive_lcell_comb \regBank|inst61|B3[4]~feeder (
// Equation(s):
// \regBank|inst61|B3[4]~feeder_combout  = \regBank|inst66|data_bus[4]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[4]~1_combout ),
	.cin(gnd),
	.combout(\regBank|inst61|B3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst61|B3[4]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst61|B3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N9
dffeas \regBank|inst61|B3[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst61|B3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|E61~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst61|B3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst61|B3[4] .is_wysiwyg = "true";
defparam \regBank|inst61|B3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N2
cycloneive_lcell_comb \alu_b|sh|Mux0~0 (
// Equation(s):
// \alu_b|sh|Mux0~0_combout  = (\stage456_b|STAGE4_PIPELINE|SH [0] & ((\stage456_b|STAGE4_PIPELINE|SH [1] & ((\alu_b|alu|Mux0~7_combout ))) # (!\stage456_b|STAGE4_PIPELINE|SH [1] & (\alu_b|alu|Mux1~6_combout )))) # (!\stage456_b|STAGE4_PIPELINE|SH [0] & 
// (((!\stage456_b|STAGE4_PIPELINE|SH [1] & \alu_b|alu|Mux0~7_combout ))))

	.dataa(\stage456_b|STAGE4_PIPELINE|SH [0]),
	.datab(\alu_b|alu|Mux1~6_combout ),
	.datac(\stage456_b|STAGE4_PIPELINE|SH [1]),
	.datad(\alu_b|alu|Mux0~7_combout ),
	.cin(gnd),
	.combout(\alu_b|sh|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|sh|Mux0~0 .lut_mask = 16'hAD08;
defparam \alu_b|sh|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N3
dffeas \alu_b|FF_C|out[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\alu_b|sh|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_C|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_C|out[15] .is_wysiwyg = "true";
defparam \alu_b|FF_C|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneive_lcell_comb \regBank|inst66|data_bus[15]~0 (
// Equation(s):
// \regBank|inst66|data_bus[15]~0_combout  = (\regBank|inst66|Equal0~1_combout  & (\data_b|inst|altsyncram_component|auto_generated|q_a [15])) # (!\regBank|inst66|Equal0~1_combout  & ((\alu_b|FF_C|out [15])))

	.dataa(\data_b|inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(gnd),
	.datac(\regBank|inst66|Equal0~1_combout ),
	.datad(\alu_b|FF_C|out [15]),
	.cin(gnd),
	.combout(\regBank|inst66|data_bus[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|data_bus[15]~0 .lut_mask = 16'hAFA0;
defparam \regBank|inst66|data_bus[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N21
dffeas \regBank|inst61|B3[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|E61~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst61|B3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst61|B3[15] .is_wysiwyg = "true";
defparam \regBank|inst61|B3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneive_lcell_comb \regBank|inst67|Mux16~0 (
// Equation(s):
// \regBank|inst67|Mux16~0_combout  = (\stage456_b|STAGE3_PIPELINE|busB [1] & \regBank|inst61|B3 [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\stage456_b|STAGE3_PIPELINE|busB [1]),
	.datad(\regBank|inst61|B3 [15]),
	.cin(gnd),
	.combout(\regBank|inst67|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst67|Mux16~0 .lut_mask = 16'hF000;
defparam \regBank|inst67|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N25
dffeas \alu_b|FF_B|out[15] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst67|Mux16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_B|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_B|out[15] .is_wysiwyg = "true";
defparam \alu_b|FF_B|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N24
cycloneive_lcell_comb \alu_b|cy_b|CY_out~12 (
// Equation(s):
// \alu_b|cy_b|CY_out~12_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [0] & ((\stage456_b|STAGE4_PIPELINE|ALUC [3]) # ((\alu_b|alu|Add1~30_combout )))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & (((\alu_b|alu|Add0~30_combout ))))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.datac(\alu_b|alu|Add1~30_combout ),
	.datad(\alu_b|alu|Add0~30_combout ),
	.cin(gnd),
	.combout(\alu_b|cy_b|CY_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|cy_b|CY_out~12 .lut_mask = 16'hFDA8;
defparam \alu_b|cy_b|CY_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N22
cycloneive_lcell_comb \alu_b|cy_b|CY_out~13 (
// Equation(s):
// \alu_b|cy_b|CY_out~13_combout  = (\alu_b|FF_B|out [15] & (((!\stage456_b|STAGE4_PIPELINE|ALUC [3] & \alu_b|FF_A|out [15])) # (!\alu_b|cy_b|CY_out~12_combout ))) # (!\alu_b|FF_B|out [15] & (((\alu_b|FF_A|out [15] & !\alu_b|cy_b|CY_out~12_combout ))))

	.dataa(\alu_b|FF_B|out [15]),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.datac(\alu_b|FF_A|out [15]),
	.datad(\alu_b|cy_b|CY_out~12_combout ),
	.cin(gnd),
	.combout(\alu_b|cy_b|CY_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|cy_b|CY_out~13 .lut_mask = 16'h20FA;
defparam \alu_b|cy_b|CY_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N30
cycloneive_lcell_comb \alu_b|cy_b|CY_out~9 (
// Equation(s):
// \alu_b|cy_b|CY_out~9_combout  = (\alu_b|alu|Add2~26_combout ) # ((\alu_b|alu|Add2~18_combout ) # ((\alu_b|alu|Add2~28_combout ) # (\alu_b|alu|Add2~14_combout )))

	.dataa(\alu_b|alu|Add2~26_combout ),
	.datab(\alu_b|alu|Add2~18_combout ),
	.datac(\alu_b|alu|Add2~28_combout ),
	.datad(\alu_b|alu|Add2~14_combout ),
	.cin(gnd),
	.combout(\alu_b|cy_b|CY_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|cy_b|CY_out~9 .lut_mask = 16'hFFFE;
defparam \alu_b|cy_b|CY_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N8
cycloneive_lcell_comb \alu_b|cy_b|CY_out~8 (
// Equation(s):
// \alu_b|cy_b|CY_out~8_combout  = (!\alu_b|alu|Add2~24_combout  & (!\alu_b|alu|Add2~20_combout  & !\alu_b|alu|Add2~22_combout ))

	.dataa(gnd),
	.datab(\alu_b|alu|Add2~24_combout ),
	.datac(\alu_b|alu|Add2~20_combout ),
	.datad(\alu_b|alu|Add2~22_combout ),
	.cin(gnd),
	.combout(\alu_b|cy_b|CY_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|cy_b|CY_out~8 .lut_mask = 16'h0003;
defparam \alu_b|cy_b|CY_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N16
cycloneive_lcell_comb \alu_b|cy_b|CY_out~10 (
// Equation(s):
// \alu_b|cy_b|CY_out~10_combout  = (!\alu_b|alu|Add2~16_combout  & (!\alu_b|alu|Add2~30_combout  & (!\alu_b|cy_b|CY_out~9_combout  & \alu_b|cy_b|CY_out~8_combout )))

	.dataa(\alu_b|alu|Add2~16_combout ),
	.datab(\alu_b|alu|Add2~30_combout ),
	.datac(\alu_b|cy_b|CY_out~9_combout ),
	.datad(\alu_b|cy_b|CY_out~8_combout ),
	.cin(gnd),
	.combout(\alu_b|cy_b|CY_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|cy_b|CY_out~10 .lut_mask = 16'h0100;
defparam \alu_b|cy_b|CY_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N4
cycloneive_lcell_comb \alu_b|alu|Add2~4 (
// Equation(s):
// \alu_b|alu|Add2~4_combout  = (\alu_b|FF_A|out [2] & (\alu_b|alu|Add2~3  $ (GND))) # (!\alu_b|FF_A|out [2] & (!\alu_b|alu|Add2~3  & VCC))
// \alu_b|alu|Add2~5  = CARRY((\alu_b|FF_A|out [2] & !\alu_b|alu|Add2~3 ))

	.dataa(gnd),
	.datab(\alu_b|FF_A|out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_b|alu|Add2~3 ),
	.combout(\alu_b|alu|Add2~4_combout ),
	.cout(\alu_b|alu|Add2~5 ));
// synopsys translate_off
defparam \alu_b|alu|Add2~4 .lut_mask = 16'hC30C;
defparam \alu_b|alu|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneive_lcell_comb \alu_b|cy_b|CY_out~6 (
// Equation(s):
// \alu_b|cy_b|CY_out~6_combout  = (!\alu_b|alu|Add2~4_combout  & (!\alu_b|alu|Add2~0_combout  & (!\alu_b|alu|Add2~2_combout  & !\alu_b|alu|Add2~6_combout )))

	.dataa(\alu_b|alu|Add2~4_combout ),
	.datab(\alu_b|alu|Add2~0_combout ),
	.datac(\alu_b|alu|Add2~2_combout ),
	.datad(\alu_b|alu|Add2~6_combout ),
	.cin(gnd),
	.combout(\alu_b|cy_b|CY_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|cy_b|CY_out~6 .lut_mask = 16'h0001;
defparam \alu_b|cy_b|CY_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N12
cycloneive_lcell_comb \alu_b|cy_b|CY_out~7 (
// Equation(s):
// \alu_b|cy_b|CY_out~7_combout  = (!\alu_b|alu|Add2~12_combout  & (!\alu_b|alu|Add2~8_combout  & (\alu_b|cy_b|CY_out~6_combout  & !\alu_b|alu|Add2~10_combout )))

	.dataa(\alu_b|alu|Add2~12_combout ),
	.datab(\alu_b|alu|Add2~8_combout ),
	.datac(\alu_b|cy_b|CY_out~6_combout ),
	.datad(\alu_b|alu|Add2~10_combout ),
	.cin(gnd),
	.combout(\alu_b|cy_b|CY_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|cy_b|CY_out~7 .lut_mask = 16'h0010;
defparam \alu_b|cy_b|CY_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N26
cycloneive_lcell_comb \alu_b|cy_b|CY_out~11 (
// Equation(s):
// \alu_b|cy_b|CY_out~11_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [3] & (((\alu_b|cy_b|CY_out~10_combout  & \alu_b|cy_b|CY_out~7_combout )) # (!\stage456_b|STAGE4_PIPELINE|ALUC [0])))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.datac(\alu_b|cy_b|CY_out~10_combout ),
	.datad(\alu_b|cy_b|CY_out~7_combout ),
	.cin(gnd),
	.combout(\alu_b|cy_b|CY_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|cy_b|CY_out~11 .lut_mask = 16'hC444;
defparam \alu_b|cy_b|CY_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N28
cycloneive_lcell_comb \alu_b|cy_b|CY_out~0 (
// Equation(s):
// \alu_b|cy_b|CY_out~0_combout  = (\alu_b|alu|Add3~0_combout  & (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & (\stage456_b|STAGE4_PIPELINE|ALUC [3] & \alu_b|alu|Add3~2_combout )))

	.dataa(\alu_b|alu|Add3~0_combout ),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datac(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.datad(\alu_b|alu|Add3~2_combout ),
	.cin(gnd),
	.combout(\alu_b|cy_b|CY_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|cy_b|CY_out~0 .lut_mask = 16'h2000;
defparam \alu_b|cy_b|CY_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N14
cycloneive_lcell_comb \alu_b|cy_b|CY_out~1 (
// Equation(s):
// \alu_b|cy_b|CY_out~1_combout  = (\alu_b|alu|Add3~8_combout  & (\alu_b|alu|Add3~4_combout  & (\alu_b|alu|Add3~6_combout  & \alu_b|alu|Add3~10_combout )))

	.dataa(\alu_b|alu|Add3~8_combout ),
	.datab(\alu_b|alu|Add3~4_combout ),
	.datac(\alu_b|alu|Add3~6_combout ),
	.datad(\alu_b|alu|Add3~10_combout ),
	.cin(gnd),
	.combout(\alu_b|cy_b|CY_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|cy_b|CY_out~1 .lut_mask = 16'h8000;
defparam \alu_b|cy_b|CY_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N4
cycloneive_lcell_comb \alu_b|cy_b|CY_out~2 (
// Equation(s):
// \alu_b|cy_b|CY_out~2_combout  = (\alu_b|alu|Add3~14_combout  & (\alu_b|cy_b|CY_out~0_combout  & (\alu_b|cy_b|CY_out~1_combout  & \alu_b|alu|Add3~12_combout )))

	.dataa(\alu_b|alu|Add3~14_combout ),
	.datab(\alu_b|cy_b|CY_out~0_combout ),
	.datac(\alu_b|cy_b|CY_out~1_combout ),
	.datad(\alu_b|alu|Add3~12_combout ),
	.cin(gnd),
	.combout(\alu_b|cy_b|CY_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|cy_b|CY_out~2 .lut_mask = 16'h8000;
defparam \alu_b|cy_b|CY_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N6
cycloneive_lcell_comb \alu_b|cy_b|CY_out~3 (
// Equation(s):
// \alu_b|cy_b|CY_out~3_combout  = (\alu_b|alu|Add3~16_combout  & (\alu_b|alu|Add3~18_combout  & (\alu_b|cy_b|CY_out~2_combout  & \alu_b|alu|Add3~20_combout )))

	.dataa(\alu_b|alu|Add3~16_combout ),
	.datab(\alu_b|alu|Add3~18_combout ),
	.datac(\alu_b|cy_b|CY_out~2_combout ),
	.datad(\alu_b|alu|Add3~20_combout ),
	.cin(gnd),
	.combout(\alu_b|cy_b|CY_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|cy_b|CY_out~3 .lut_mask = 16'h8000;
defparam \alu_b|cy_b|CY_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N20
cycloneive_lcell_comb \alu_b|cy_b|CY_out~4 (
// Equation(s):
// \alu_b|cy_b|CY_out~4_combout  = (\alu_b|cy_b|CY_out~3_combout  & (\alu_b|alu|Add3~22_combout  & \alu_b|alu|Add3~24_combout ))

	.dataa(\alu_b|cy_b|CY_out~3_combout ),
	.datab(\alu_b|alu|Add3~22_combout ),
	.datac(gnd),
	.datad(\alu_b|alu|Add3~24_combout ),
	.cin(gnd),
	.combout(\alu_b|cy_b|CY_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|cy_b|CY_out~4 .lut_mask = 16'h8800;
defparam \alu_b|cy_b|CY_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N4
cycloneive_lcell_comb \alu_b|cy_b|CY_out~5 (
// Equation(s):
// \alu_b|cy_b|CY_out~5_combout  = (\alu_b|alu|Add3~30_combout  & (\alu_b|alu|Add3~28_combout  & (\alu_b|alu|Add3~26_combout  & \alu_b|cy_b|CY_out~4_combout )))

	.dataa(\alu_b|alu|Add3~30_combout ),
	.datab(\alu_b|alu|Add3~28_combout ),
	.datac(\alu_b|alu|Add3~26_combout ),
	.datad(\alu_b|cy_b|CY_out~4_combout ),
	.cin(gnd),
	.combout(\alu_b|cy_b|CY_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|cy_b|CY_out~5 .lut_mask = 16'h8000;
defparam \alu_b|cy_b|CY_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N16
cycloneive_lcell_comb \alu_b|cy_b|CY_out~14 (
// Equation(s):
// \alu_b|cy_b|CY_out~14_combout  = (\alu_b|cy_b|CY_out~5_combout ) # ((!\stage456_b|STAGE4_PIPELINE|ALUC [1] & ((\alu_b|cy_b|CY_out~13_combout ) # (\alu_b|cy_b|CY_out~11_combout ))))

	.dataa(\alu_b|cy_b|CY_out~13_combout ),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.datac(\alu_b|cy_b|CY_out~11_combout ),
	.datad(\alu_b|cy_b|CY_out~5_combout ),
	.cin(gnd),
	.combout(\alu_b|cy_b|CY_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|cy_b|CY_out~14 .lut_mask = 16'hFF32;
defparam \alu_b|cy_b|CY_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N0
cycloneive_lcell_comb \alu_b|cy_b|CY_out~16 (
// Equation(s):
// \alu_b|cy_b|CY_out~16_combout  = (\alu_b|cy_b|CY_out~15_combout  & (\stage456_b|STAGE4_PIPELINE|ALUC [2] & ((\alu_b|cy_b|CY_out~14_combout )))) # (!\alu_b|cy_b|CY_out~15_combout  & (((\alu_b|cy_b|CY_out~q ))))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [2]),
	.datab(\alu_b|cy_b|CY_out~15_combout ),
	.datac(\alu_b|cy_b|CY_out~q ),
	.datad(\alu_b|cy_b|CY_out~14_combout ),
	.cin(gnd),
	.combout(\alu_b|cy_b|CY_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|cy_b|CY_out~16 .lut_mask = 16'hB830;
defparam \alu_b|cy_b|CY_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N1
dffeas \alu_b|cy_b|CY_out (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\alu_b|cy_b|CY_out~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|cy_b|CY_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|cy_b|CY_out .is_wysiwyg = "true";
defparam \alu_b|cy_b|CY_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N0
cycloneive_lcell_comb \alu_b|alu|Add1~0 (
// Equation(s):
// \alu_b|alu|Add1~0_combout  = (\alu_b|cy_b|CY_out~q  & (\alu_b|alu|Add0~0_combout  $ (VCC))) # (!\alu_b|cy_b|CY_out~q  & (\alu_b|alu|Add0~0_combout  & VCC))
// \alu_b|alu|Add1~1  = CARRY((\alu_b|cy_b|CY_out~q  & \alu_b|alu|Add0~0_combout ))

	.dataa(\alu_b|cy_b|CY_out~q ),
	.datab(\alu_b|alu|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu_b|alu|Add1~0_combout ),
	.cout(\alu_b|alu|Add1~1 ));
// synopsys translate_off
defparam \alu_b|alu|Add1~0 .lut_mask = 16'h6688;
defparam \alu_b|alu|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N6
cycloneive_lcell_comb \alu_b|alu|Mux14~0 (
// Equation(s):
// \alu_b|alu|Mux14~0_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [0] & (((\alu_b|alu|Add1~2_combout ) # (\stage456_b|STAGE4_PIPELINE|ALUC [1])))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & (\alu_b|alu|Add0~2_combout  & ((!\stage456_b|STAGE4_PIPELINE|ALUC 
// [1]))))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datab(\alu_b|alu|Add0~2_combout ),
	.datac(\alu_b|alu|Add1~2_combout ),
	.datad(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux14~0 .lut_mask = 16'hAAE4;
defparam \alu_b|alu|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N12
cycloneive_lcell_comb \alu_b|alu|Mux14~1 (
// Equation(s):
// \alu_b|alu|Mux14~1_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [1] & ((\alu_b|FF_B|out [1] & ((\alu_b|FF_A|out [1]) # (!\alu_b|alu|Mux14~0_combout ))) # (!\alu_b|FF_B|out [1] & (\alu_b|FF_A|out [1] & !\alu_b|alu|Mux14~0_combout )))) # 
// (!\stage456_b|STAGE4_PIPELINE|ALUC [1] & (((\alu_b|alu|Mux14~0_combout ))))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.datab(\alu_b|FF_B|out [1]),
	.datac(\alu_b|FF_A|out [1]),
	.datad(\alu_b|alu|Mux14~0_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux14~1 .lut_mask = 16'hD5A8;
defparam \alu_b|alu|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N16
cycloneive_lcell_comb \alu_b|alu|Mux14~3 (
// Equation(s):
// \alu_b|alu|Mux14~3_combout  = (\alu_b|alu|Mux4~2_combout  & ((\stage456_b|STAGE4_PIPELINE|ALUC [3]) # ((\alu_b|alu|Mux14~1_combout )))) # (!\alu_b|alu|Mux4~2_combout  & (!\stage456_b|STAGE4_PIPELINE|ALUC [3] & (\alu_b|alu|Mux14~2_combout )))

	.dataa(\alu_b|alu|Mux4~2_combout ),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.datac(\alu_b|alu|Mux14~2_combout ),
	.datad(\alu_b|alu|Mux14~1_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux14~3 .lut_mask = 16'hBA98;
defparam \alu_b|alu|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N18
cycloneive_lcell_comb \alu_b|alu|Mux14~5 (
// Equation(s):
// \alu_b|alu|Mux14~5_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [3] & (\alu_b|alu|Mux14~4_combout  & (\stage456_b|STAGE4_PIPELINE|ALUC [0] $ (\alu_b|alu|Mux14~3_combout )))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [3] & (((\alu_b|alu|Mux14~3_combout ))))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.datac(\alu_b|alu|Mux14~4_combout ),
	.datad(\alu_b|alu|Mux14~3_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux14~5 .lut_mask = 16'h7380;
defparam \alu_b|alu|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N4
cycloneive_lcell_comb \alu_b|sh|Mux15~0 (
// Equation(s):
// \alu_b|sh|Mux15~0_combout  = (\stage456_b|STAGE4_PIPELINE|SH [1] & (((\alu_b|alu|Mux14~5_combout )))) # (!\stage456_b|STAGE4_PIPELINE|SH [1] & (!\stage456_b|STAGE4_PIPELINE|SH [0] & (\alu_b|alu|Mux15~6_combout )))

	.dataa(\stage456_b|STAGE4_PIPELINE|SH [0]),
	.datab(\alu_b|alu|Mux15~6_combout ),
	.datac(\stage456_b|STAGE4_PIPELINE|SH [1]),
	.datad(\alu_b|alu|Mux14~5_combout ),
	.cin(gnd),
	.combout(\alu_b|sh|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|sh|Mux15~0 .lut_mask = 16'hF404;
defparam \alu_b|sh|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N5
dffeas \alu_b|FF_C|out[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\alu_b|sh|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_C|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_C|out[0] .is_wysiwyg = "true";
defparam \alu_b|FF_C|out[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y19_N0
cycloneive_ram_block \data_b|inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\stage456_b|inst10~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_in~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\regBank|inst61|B3 [1],\regBank|inst61|B3 [0]}),
	.portaaddr({\data_b|inst1|DAdd_out[11]~11_combout ,\data_b|inst1|DAdd_out[10]~10_combout ,\data_b|inst1|DAdd_out[9]~9_combout ,\data_b|inst1|DAdd_out[8]~8_combout ,\data_b|inst1|DAdd_out[7]~7_combout ,\data_b|inst1|DAdd_out[6]~6_combout ,\data_b|inst1|DAdd_out[5]~5_combout ,
\data_b|inst1|DAdd_out[4]~4_combout ,\data_b|inst1|DAdd_out[3]~3_combout ,\data_b|inst1|DAdd_out[2]~2_combout ,\data_b|inst1|DAdd_out[1]~1_combout ,\data_b|inst1|DAdd_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_b|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "DATA_BLOCK:data_b|DATA_RAM:inst|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ALTSYNCRAM";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \data_b|inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N28
cycloneive_lcell_comb \regBank|inst66|data_bus[0]~5 (
// Equation(s):
// \regBank|inst66|data_bus[0]~5_combout  = (\regBank|inst66|Equal0~1_combout  & ((\data_b|inst|altsyncram_component|auto_generated|q_a [0]))) # (!\regBank|inst66|Equal0~1_combout  & (\alu_b|FF_C|out [0]))

	.dataa(\alu_b|FF_C|out [0]),
	.datab(gnd),
	.datac(\data_b|inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\regBank|inst66|Equal0~1_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|data_bus[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|data_bus[0]~5 .lut_mask = 16'hF0AA;
defparam \regBank|inst66|data_bus[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N12
cycloneive_lcell_comb \regBank|inst25|B3[0]~feeder (
// Equation(s):
// \regBank|inst25|B3[0]~feeder_combout  = \regBank|inst66|data_bus[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[0]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst25|B3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst25|B3[0]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst25|B3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N13
dffeas \regBank|inst25|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst25|B3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst25|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst25|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst25|B3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N31
dffeas \regBank|inst29|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst29|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst29|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst29|B3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
cycloneive_lcell_comb \regBank|inst57|B3[0]~feeder (
// Equation(s):
// \regBank|inst57|B3[0]~feeder_combout  = \regBank|inst66|data_bus[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[0]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst57|B3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst57|B3[0]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst57|B3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N13
dffeas \regBank|inst57|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst57|B3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst57|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst57|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst57|B3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N15
dffeas \regBank|inst21|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst21|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst21|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst21|B3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~591 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~591_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst57|B3 [0] & ((\stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (((\regBank|inst21|B3 [0]) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [3]))))

	.dataa(\regBank|inst57|B3 [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst21|B3 [0]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~591_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~591 .lut_mask = 16'hB833;
defparam \alu_b|kmux_b|A_bus[0]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~592 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~592_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[0]~591_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[0]~591_combout  & ((\regBank|inst29|B3 [0]))) # 
// (!\alu_b|kmux_b|A_bus[0]~591_combout  & (\regBank|inst25|B3 [0]))))

	.dataa(\regBank|inst25|B3 [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst29|B3 [0]),
	.datad(\alu_b|kmux_b|A_bus[0]~591_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~592_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~592 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[0]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N0
cycloneive_lcell_comb \regBank|inst20|B3[0]~feeder (
// Equation(s):
// \regBank|inst20|B3[0]~feeder_combout  = \regBank|inst66|data_bus[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[0]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst20|B3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst20|B3[0]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst20|B3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N1
dffeas \regBank|inst20|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst20|B3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst20|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst20|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst20|B3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N23
dffeas \regBank|inst28|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst28|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst28|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst28|B3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N2
cycloneive_lcell_comb \regBank|inst24|B3[0]~feeder (
// Equation(s):
// \regBank|inst24|B3[0]~feeder_combout  = \regBank|inst66|data_bus[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[0]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst24|B3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst24|B3[0]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst24|B3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N3
dffeas \regBank|inst24|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst24|B3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst24|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst24|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst24|B3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N5
dffeas \regBank|inst56|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst56|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst56|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst56|B3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~595 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~595_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\regBank|inst56|B3 [0] & \stage456_b|STAGE3_PIPELINE|busA [2])))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst24|B3 [0]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst24|B3 [0]),
	.datac(\regBank|inst56|B3 [0]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~595_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~595 .lut_mask = 16'hE455;
defparam \alu_b|kmux_b|A_bus[0]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~596 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~596_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[0]~595_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[0]~595_combout  & ((\regBank|inst28|B3 [0]))) # 
// (!\alu_b|kmux_b|A_bus[0]~595_combout  & (\regBank|inst20|B3 [0]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst20|B3 [0]),
	.datac(\regBank|inst28|B3 [0]),
	.datad(\alu_b|kmux_b|A_bus[0]~595_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~596_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~596 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[0]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N10
cycloneive_lcell_comb \regBank|inst22|B3[0]~feeder (
// Equation(s):
// \regBank|inst22|B3[0]~feeder_combout  = \regBank|inst66|data_bus[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[0]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst22|B3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst22|B3[0]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst22|B3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N11
dffeas \regBank|inst22|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst22|B3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst22|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst22|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst22|B3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N23
dffeas \regBank|inst30|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst30|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst30|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst30|B3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N12
cycloneive_lcell_comb \regBank|inst58|B3[0]~feeder (
// Equation(s):
// \regBank|inst58|B3[0]~feeder_combout  = \regBank|inst66|data_bus[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[0]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst58|B3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst58|B3[0]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst58|B3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N13
dffeas \regBank|inst58|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst58|B3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst58|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst58|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst58|B3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N1
dffeas \regBank|inst26|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst26|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst26|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst26|B3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~593 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~593_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst58|B3 [0])) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst26|B3 [0]))))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst58|B3 [0]),
	.datac(\regBank|inst26|B3 [0]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~593_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~593 .lut_mask = 16'h88F5;
defparam \alu_b|kmux_b|A_bus[0]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~594 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~594_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[0]~593_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[0]~593_combout  & ((\regBank|inst30|B3 [0]))) # 
// (!\alu_b|kmux_b|A_bus[0]~593_combout  & (\regBank|inst22|B3 [0]))))

	.dataa(\regBank|inst22|B3 [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst30|B3 [0]),
	.datad(\alu_b|kmux_b|A_bus[0]~593_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~594_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~594 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[0]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N8
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~597 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~597_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & (\alu_b|kmux_b|A_bus[0]~596_combout )) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[0]~594_combout ))))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [0] & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\alu_b|kmux_b|A_bus[0]~596_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\alu_b|kmux_b|A_bus[0]~594_combout ),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~597_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~597 .lut_mask = 16'h88F3;
defparam \alu_b|kmux_b|A_bus[0]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N24
cycloneive_lcell_comb \regBank|inst27|B3[0]~feeder (
// Equation(s):
// \regBank|inst27|B3[0]~feeder_combout  = \regBank|inst66|data_bus[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[0]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst27|B3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst27|B3[0]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst27|B3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N25
dffeas \regBank|inst27|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst27|B3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst27|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst27|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst27|B3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N9
dffeas \regBank|inst31|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst31|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst31|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst31|B3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N18
cycloneive_lcell_comb \regBank|inst59|B3[0]~feeder (
// Equation(s):
// \regBank|inst59|B3[0]~feeder_combout  = \regBank|inst66|data_bus[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[0]~5_combout ),
	.cin(gnd),
	.combout(\regBank|inst59|B3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst59|B3[0]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst59|B3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N19
dffeas \regBank|inst59|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst59|B3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst59|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst59|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst59|B3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N1
dffeas \regBank|inst23|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst23|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst23|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst23|B3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~598 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~598_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst59|B3 [0] & ((\stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (((\regBank|inst23|B3 [0]) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst59|B3 [0]),
	.datac(\regBank|inst23|B3 [0]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~598_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~598 .lut_mask = 16'hD855;
defparam \alu_b|kmux_b|A_bus[0]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N8
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~599 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~599_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[0]~598_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[0]~598_combout  & ((\regBank|inst31|B3 [0]))) # 
// (!\alu_b|kmux_b|A_bus[0]~598_combout  & (\regBank|inst27|B3 [0]))))

	.dataa(\regBank|inst27|B3 [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst31|B3 [0]),
	.datad(\alu_b|kmux_b|A_bus[0]~598_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~599_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~599 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[0]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~600 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~600_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[0]~597_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[0]~597_combout  & ((\alu_b|kmux_b|A_bus[0]~599_combout ))) # 
// (!\alu_b|kmux_b|A_bus[0]~597_combout  & (\alu_b|kmux_b|A_bus[0]~592_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[0]~592_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\alu_b|kmux_b|A_bus[0]~597_combout ),
	.datad(\alu_b|kmux_b|A_bus[0]~599_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~600_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~600 .lut_mask = 16'hF2C2;
defparam \alu_b|kmux_b|A_bus[0]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N24
cycloneive_lcell_comb \regBank|inst14|B3[0]~feeder (
// Equation(s):
// \regBank|inst14|B3[0]~feeder_combout  = \regBank|inst66|data_bus[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[0]~5_combout ),
	.cin(gnd),
	.combout(\regBank|inst14|B3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst14|B3[0]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst14|B3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N25
dffeas \regBank|inst14|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst14|B3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst14|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst14|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst14|B3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N27
dffeas \regBank|inst12|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst12|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst12|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst12|B3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~628 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~628_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst12|B3 [0]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst14|B3 [0])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0] & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\regBank|inst14|B3 [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst12|B3 [0]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~628_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~628 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[0]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N7
dffeas \regBank|inst13|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst13|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst13|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst13|B3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneive_lcell_comb \regBank|inst15|B3[0]~feeder (
// Equation(s):
// \regBank|inst15|B3[0]~feeder_combout  = \regBank|inst66|data_bus[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[0]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst15|B3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst15|B3[0]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst15|B3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N1
dffeas \regBank|inst15|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst15|B3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst15|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst15|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst15|B3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~629 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~629_combout  = (\alu_b|kmux_b|A_bus[0]~628_combout  & ((\stage456_b|STAGE3_PIPELINE|busA [0]) # ((\regBank|inst15|B3 [0])))) # (!\alu_b|kmux_b|A_bus[0]~628_combout  & (!\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst13|B3 
// [0])))

	.dataa(\alu_b|kmux_b|A_bus[0]~628_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst13|B3 [0]),
	.datad(\regBank|inst15|B3 [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~629_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~629 .lut_mask = 16'hBA98;
defparam \alu_b|kmux_b|A_bus[0]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N0
cycloneive_lcell_comb \regBank|inst18|B3[0]~feeder (
// Equation(s):
// \regBank|inst18|B3[0]~feeder_combout  = \regBank|inst66|data_bus[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[0]~5_combout ),
	.cin(gnd),
	.combout(\regBank|inst18|B3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst18|B3[0]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst18|B3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N1
dffeas \regBank|inst18|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst18|B3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst18|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst18|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst18|B3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N23
dffeas \regBank|inst19|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst19|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst19|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst19|B3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N18
cycloneive_lcell_comb \regBank|inst16|B3[0]~feeder (
// Equation(s):
// \regBank|inst16|B3[0]~feeder_combout  = \regBank|inst66|data_bus[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[0]~5_combout ),
	.cin(gnd),
	.combout(\regBank|inst16|B3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst16|B3[0]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst16|B3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N19
dffeas \regBank|inst16|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst16|B3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst16|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst16|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst16|B3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N17
dffeas \regBank|inst17|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst17|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst17|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst17|B3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~601 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~601_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst16|B3 [0])) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst17|B3 [0]))))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [1] & (((!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst16|B3 [0]),
	.datac(\regBank|inst17|B3 [0]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~601_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~601 .lut_mask = 16'h88F5;
defparam \alu_b|kmux_b|A_bus[0]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~602 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~602_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[0]~601_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[0]~601_combout  & ((\regBank|inst19|B3 [0]))) # 
// (!\alu_b|kmux_b|A_bus[0]~601_combout  & (\regBank|inst18|B3 [0]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst18|B3 [0]),
	.datac(\regBank|inst19|B3 [0]),
	.datad(\alu_b|kmux_b|A_bus[0]~601_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~602_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~602 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[0]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N18
cycloneive_lcell_comb \regBank|inst9|B3[0]~feeder (
// Equation(s):
// \regBank|inst9|B3[0]~feeder_combout  = \regBank|inst66|data_bus[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[0]~5_combout ),
	.cin(gnd),
	.combout(\regBank|inst9|B3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst9|B3[0]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst9|B3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N19
dffeas \regBank|inst9|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst9|B3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst9|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst9|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst9|B3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N26
cycloneive_lcell_comb \regBank|inst10|B3[0]~feeder (
// Equation(s):
// \regBank|inst10|B3[0]~feeder_combout  = \regBank|inst66|data_bus[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[0]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst10|B3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst10|B3[0]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst10|B3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N27
dffeas \regBank|inst10|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst10|B3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst10|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst10|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst10|B3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N19
dffeas \regBank|inst8|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst8|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst8|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst8|B3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~603 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~603_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst8|B3 [0]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst10|B3 [0])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0] & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst10|B3 [0]),
	.datac(\regBank|inst8|B3 [0]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~603_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~603 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[0]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N13
dffeas \regBank|inst11|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst11|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst11|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst11|B3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~604 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~604_combout  = (\alu_b|kmux_b|A_bus[0]~603_combout  & (((\regBank|inst11|B3 [0]) # (\stage456_b|STAGE3_PIPELINE|busA [0])))) # (!\alu_b|kmux_b|A_bus[0]~603_combout  & (\regBank|inst9|B3 [0] & ((!\stage456_b|STAGE3_PIPELINE|busA 
// [0]))))

	.dataa(\regBank|inst9|B3 [0]),
	.datab(\alu_b|kmux_b|A_bus[0]~603_combout ),
	.datac(\regBank|inst11|B3 [0]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~604_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~604 .lut_mask = 16'hCCE2;
defparam \alu_b|kmux_b|A_bus[0]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N13
dffeas \regBank|inst60|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst60|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst60|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst60|B3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~605 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~605_combout  = (\alu_b|FF_A|out[5]~2_combout  & (((\alu_b|FF_A|out[5]~3_combout )))) # (!\alu_b|FF_A|out[5]~2_combout  & ((\alu_b|FF_A|out[5]~3_combout  & ((\regBank|inst60|B3 [0]))) # (!\alu_b|FF_A|out[5]~3_combout  & 
// (\alu_b|kmux_b|A_bus[0]~604_combout ))))

	.dataa(\alu_b|FF_A|out[5]~2_combout ),
	.datab(\alu_b|kmux_b|A_bus[0]~604_combout ),
	.datac(\regBank|inst60|B3 [0]),
	.datad(\alu_b|FF_A|out[5]~3_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~605_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~605 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[0]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~606 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~606_combout  = (\alu_b|FF_A|out[5]~2_combout  & ((\alu_b|kmux_b|A_bus[0]~605_combout  & ((\regBank|inst61|B3 [0]))) # (!\alu_b|kmux_b|A_bus[0]~605_combout  & (\alu_b|kmux_b|A_bus[0]~602_combout )))) # (!\alu_b|FF_A|out[5]~2_combout  
// & (((\alu_b|kmux_b|A_bus[0]~605_combout ))))

	.dataa(\alu_b|FF_A|out[5]~2_combout ),
	.datab(\alu_b|kmux_b|A_bus[0]~602_combout ),
	.datac(\regBank|inst61|B3 [0]),
	.datad(\alu_b|kmux_b|A_bus[0]~605_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~606_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~606 .lut_mask = 16'hF588;
defparam \alu_b|kmux_b|A_bus[0]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cycloneive_lcell_comb \regBank|inst6|B3[0]~feeder (
// Equation(s):
// \regBank|inst6|B3[0]~feeder_combout  = \regBank|inst66|data_bus[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[0]~5_combout ),
	.cin(gnd),
	.combout(\regBank|inst6|B3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst6|B3[0]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst6|B3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N19
dffeas \regBank|inst6|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst6|B3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst6|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst6|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst6|B3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N4
cycloneive_lcell_comb \regBank|inst5|B3[0]~feeder (
// Equation(s):
// \regBank|inst5|B3[0]~feeder_combout  = \regBank|inst66|data_bus[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[0]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst5|B3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst5|B3[0]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst5|B3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N5
dffeas \regBank|inst5|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst5|B3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst5|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst5|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst5|B3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N27
dffeas \regBank|inst4|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst4|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst4|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst4|B3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~614 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~614_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\regBank|inst4|B3 [0] & \stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst5|B3 [0]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [1]))))

	.dataa(\regBank|inst5|B3 [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst4|B3 [0]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~614_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~614 .lut_mask = 16'hE233;
defparam \alu_b|kmux_b|A_bus[0]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N19
dffeas \regBank|inst7|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst7|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst7|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst7|B3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~615 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~615_combout  = (\alu_b|kmux_b|A_bus[0]~614_combout  & (((\regBank|inst7|B3 [0]) # (\stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\alu_b|kmux_b|A_bus[0]~614_combout  & (\regBank|inst6|B3 [0] & ((!\stage456_b|STAGE3_PIPELINE|busA 
// [1]))))

	.dataa(\regBank|inst6|B3 [0]),
	.datab(\alu_b|kmux_b|A_bus[0]~614_combout ),
	.datac(\regBank|inst7|B3 [0]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~615_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~615 .lut_mask = 16'hCCE2;
defparam \alu_b|kmux_b|A_bus[0]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N20
cycloneive_lcell_comb \regBank|inst1|B3[0]~feeder (
// Equation(s):
// \regBank|inst1|B3[0]~feeder_combout  = \regBank|inst66|data_bus[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[0]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst1|B3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst1|B3[0]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst1|B3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N21
dffeas \regBank|inst1|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst1|B3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst1|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst1|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst1|B3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N15
dffeas \regBank|inst3|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst3|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst3|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst3|B3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N10
cycloneive_lcell_comb \regBank|inst2|B3[0]~feeder (
// Equation(s):
// \regBank|inst2|B3[0]~feeder_combout  = \regBank|inst66|data_bus[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[0]~5_combout ),
	.cin(gnd),
	.combout(\regBank|inst2|B3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst2|B3[0]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst2|B3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N11
dffeas \regBank|inst2|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst2|B3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst2|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst2|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst2|B3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N27
dffeas \regBank|inst|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst|B3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~607 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~607_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\regBank|inst|B3 [0] & \stage456_b|STAGE3_PIPELINE|busA [0])))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst2|B3 [0]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [0]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst2|B3 [0]),
	.datac(\regBank|inst|B3 [0]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~607_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~607 .lut_mask = 16'hE455;
defparam \alu_b|kmux_b|A_bus[0]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~608 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~608_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[0]~607_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[0]~607_combout  & ((\regBank|inst3|B3 [0]))) # 
// (!\alu_b|kmux_b|A_bus[0]~607_combout  & (\regBank|inst1|B3 [0]))))

	.dataa(\regBank|inst1|B3 [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst3|B3 [0]),
	.datad(\alu_b|kmux_b|A_bus[0]~607_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~608_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~608 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[0]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N12
cycloneive_lcell_comb \regBank|inst38|B3[0]~feeder (
// Equation(s):
// \regBank|inst38|B3[0]~feeder_combout  = \regBank|inst66|data_bus[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[0]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst38|B3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst38|B3[0]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst38|B3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N13
dffeas \regBank|inst38|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst38|B3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst38|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst38|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst38|B3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N31
dffeas \regBank|inst39|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst39|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst39|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst39|B3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N18
cycloneive_lcell_comb \regBank|inst36|B3[0]~feeder (
// Equation(s):
// \regBank|inst36|B3[0]~feeder_combout  = \regBank|inst66|data_bus[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[0]~5_combout ),
	.cin(gnd),
	.combout(\regBank|inst36|B3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst36|B3[0]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst36|B3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N19
dffeas \regBank|inst36|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst36|B3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst36|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst36|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst36|B3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N13
dffeas \regBank|inst37|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst37|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst37|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst37|B3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~609 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~609_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst36|B3 [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & (((\regBank|inst37|B3 [0]) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst36|B3 [0]),
	.datac(\regBank|inst37|B3 [0]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~609_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~609 .lut_mask = 16'hD855;
defparam \alu_b|kmux_b|A_bus[0]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~610 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~610_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[0]~609_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[0]~609_combout  & ((\regBank|inst39|B3 [0]))) # 
// (!\alu_b|kmux_b|A_bus[0]~609_combout  & (\regBank|inst38|B3 [0]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst38|B3 [0]),
	.datac(\regBank|inst39|B3 [0]),
	.datad(\alu_b|kmux_b|A_bus[0]~609_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~610_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~610 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[0]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N12
cycloneive_lcell_comb \regBank|inst33|B3[0]~feeder (
// Equation(s):
// \regBank|inst33|B3[0]~feeder_combout  = \regBank|inst66|data_bus[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[0]~5_combout ),
	.cin(gnd),
	.combout(\regBank|inst33|B3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst33|B3[0]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst33|B3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N13
dffeas \regBank|inst33|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst33|B3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst33|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst33|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst33|B3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N19
dffeas \regBank|inst35|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst35|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst35|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst35|B3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N30
cycloneive_lcell_comb \regBank|inst34|B3[0]~feeder (
// Equation(s):
// \regBank|inst34|B3[0]~feeder_combout  = \regBank|inst66|data_bus[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[0]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst34|B3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst34|B3[0]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst34|B3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N31
dffeas \regBank|inst34|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst34|B3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst34|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst34|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst34|B3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N1
dffeas \regBank|inst32|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst32|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst32|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst32|B3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~611 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~611_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst32|B3 [0]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst34|B3 [0])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0] & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\regBank|inst34|B3 [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst32|B3 [0]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~611_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~611 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[0]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~612 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~612_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[0]~611_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[0]~611_combout  & ((\regBank|inst35|B3 [0]))) # 
// (!\alu_b|kmux_b|A_bus[0]~611_combout  & (\regBank|inst33|B3 [0]))))

	.dataa(\regBank|inst33|B3 [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst35|B3 [0]),
	.datad(\alu_b|kmux_b|A_bus[0]~611_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~612_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~612 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[0]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~613 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~613_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\stage456_b|STAGE3_PIPELINE|busA [3] & \alu_b|kmux_b|A_bus[0]~612_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[0]~610_combout ) # 
// ((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\alu_b|kmux_b|A_bus[0]~610_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datad(\alu_b|kmux_b|A_bus[0]~612_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~613_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~613 .lut_mask = 16'hE323;
defparam \alu_b|kmux_b|A_bus[0]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~616 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~616_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[0]~613_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[0]~613_combout  & (\alu_b|kmux_b|A_bus[0]~615_combout )) # 
// (!\alu_b|kmux_b|A_bus[0]~613_combout  & ((\alu_b|kmux_b|A_bus[0]~608_combout )))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\alu_b|kmux_b|A_bus[0]~615_combout ),
	.datac(\alu_b|kmux_b|A_bus[0]~608_combout ),
	.datad(\alu_b|kmux_b|A_bus[0]~613_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~616_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~616 .lut_mask = 16'hEE50;
defparam \alu_b|kmux_b|A_bus[0]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N28
cycloneive_lcell_comb \regBank|inst51|B3[0]~feeder (
// Equation(s):
// \regBank|inst51|B3[0]~feeder_combout  = \regBank|inst66|data_bus[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[0]~5_combout ),
	.cin(gnd),
	.combout(\regBank|inst51|B3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst51|B3[0]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst51|B3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N29
dffeas \regBank|inst51|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst51|B3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst51|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst51|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst51|B3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N29
dffeas \regBank|inst43|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst43|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst43|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst43|B3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~624 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~624_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst43|B3 [0]))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst51|B3 [0])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\regBank|inst51|B3 [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst43|B3 [0]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~624_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~624 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[0]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N7
dffeas \regBank|inst55|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst55|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst55|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst55|B3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
cycloneive_lcell_comb \regBank|inst47|B3[0]~feeder (
// Equation(s):
// \regBank|inst47|B3[0]~feeder_combout  = \regBank|inst66|data_bus[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[0]~5_combout ),
	.cin(gnd),
	.combout(\regBank|inst47|B3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst47|B3[0]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst47|B3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N25
dffeas \regBank|inst47|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst47|B3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst47|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst47|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst47|B3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~625 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~625_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (\alu_b|kmux_b|A_bus[0]~624_combout )) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[0]~624_combout  & (\regBank|inst55|B3 [0])) # 
// (!\alu_b|kmux_b|A_bus[0]~624_combout  & ((\regBank|inst47|B3 [0])))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\alu_b|kmux_b|A_bus[0]~624_combout ),
	.datac(\regBank|inst55|B3 [0]),
	.datad(\regBank|inst47|B3 [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~625_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~625 .lut_mask = 16'hD9C8;
defparam \alu_b|kmux_b|A_bus[0]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N28
cycloneive_lcell_comb \regBank|inst45|B3[0]~feeder (
// Equation(s):
// \regBank|inst45|B3[0]~feeder_combout  = \regBank|inst66|data_bus[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[0]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst45|B3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst45|B3[0]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst45|B3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N29
dffeas \regBank|inst45|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst45|B3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst45|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst45|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst45|B3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N7
dffeas \regBank|inst53|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst53|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst53|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst53|B3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N22
cycloneive_lcell_comb \regBank|inst41|B3[0]~feeder (
// Equation(s):
// \regBank|inst41|B3[0]~feeder_combout  = \regBank|inst66|data_bus[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[0]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst41|B3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst41|B3[0]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst41|B3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N23
dffeas \regBank|inst41|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst41|B3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst41|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst41|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst41|B3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N17
dffeas \regBank|inst49|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst49|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst49|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst49|B3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~619 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~619_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst41|B3 [0])) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst49|B3 [0]))))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\regBank|inst41|B3 [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst49|B3 [0]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~619_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~619 .lut_mask = 16'h88F3;
defparam \alu_b|kmux_b|A_bus[0]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~620 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~620_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[0]~619_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[0]~619_combout  & ((\regBank|inst53|B3 [0]))) # 
// (!\alu_b|kmux_b|A_bus[0]~619_combout  & (\regBank|inst45|B3 [0]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst45|B3 [0]),
	.datac(\regBank|inst53|B3 [0]),
	.datad(\alu_b|kmux_b|A_bus[0]~619_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~620_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~620 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[0]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N14
cycloneive_lcell_comb \regBank|inst48|B3[0]~feeder (
// Equation(s):
// \regBank|inst48|B3[0]~feeder_combout  = \regBank|inst66|data_bus[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[0]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst48|B3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst48|B3[0]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst48|B3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N15
dffeas \regBank|inst48|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst48|B3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst48|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst48|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst48|B3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N3
dffeas \regBank|inst52|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst52|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst52|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst52|B3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N30
cycloneive_lcell_comb \regBank|inst44|B3[0]~feeder (
// Equation(s):
// \regBank|inst44|B3[0]~feeder_combout  = \regBank|inst66|data_bus[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[0]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst44|B3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst44|B3[0]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst44|B3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N31
dffeas \regBank|inst44|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst44|B3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst44|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst44|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst44|B3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N17
dffeas \regBank|inst40|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst40|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst40|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst40|B3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~621 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~621_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst40|B3 [0]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst44|B3 [0])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\regBank|inst44|B3 [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst40|B3 [0]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~621_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~621 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[0]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~622 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~622_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[0]~621_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[0]~621_combout  & ((\regBank|inst52|B3 [0]))) # 
// (!\alu_b|kmux_b|A_bus[0]~621_combout  & (\regBank|inst48|B3 [0]))))

	.dataa(\regBank|inst48|B3 [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst52|B3 [0]),
	.datad(\alu_b|kmux_b|A_bus[0]~621_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~622_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~622 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[0]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~623 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~623_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[0]~622_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[0]~620_combout )) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [1])))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\alu_b|kmux_b|A_bus[0]~620_combout ),
	.datad(\alu_b|kmux_b|A_bus[0]~622_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~623_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~623 .lut_mask = 16'hD951;
defparam \alu_b|kmux_b|A_bus[0]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneive_lcell_comb \regBank|inst50|B3[0]~feeder (
// Equation(s):
// \regBank|inst50|B3[0]~feeder_combout  = \regBank|inst66|data_bus[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[0]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst50|B3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst50|B3[0]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst50|B3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N15
dffeas \regBank|inst50|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst50|B3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst50|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst50|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst50|B3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N29
dffeas \regBank|inst54|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst54|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst54|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst54|B3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N14
cycloneive_lcell_comb \regBank|inst46|B3[0]~feeder (
// Equation(s):
// \regBank|inst46|B3[0]~feeder_combout  = \regBank|inst66|data_bus[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[0]~5_combout ),
	.cin(gnd),
	.combout(\regBank|inst46|B3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst46|B3[0]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst46|B3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N15
dffeas \regBank|inst46|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst46|B3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst46|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst46|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst46|B3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N27
dffeas \regBank|inst42|B3[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst42|B3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst42|B3[0] .is_wysiwyg = "true";
defparam \regBank|inst42|B3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~617 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~617_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst42|B3 [0]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst46|B3 [0])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\regBank|inst46|B3 [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst42|B3 [0]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~617_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~617 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[0]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~618 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~618_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[0]~617_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[0]~617_combout  & ((\regBank|inst54|B3 [0]))) # 
// (!\alu_b|kmux_b|A_bus[0]~617_combout  & (\regBank|inst50|B3 [0]))))

	.dataa(\regBank|inst50|B3 [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst54|B3 [0]),
	.datad(\alu_b|kmux_b|A_bus[0]~617_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~618_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~618 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[0]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~626 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~626_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[0]~623_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[0]~623_combout  & (\alu_b|kmux_b|A_bus[0]~625_combout )) # 
// (!\alu_b|kmux_b|A_bus[0]~623_combout  & ((\alu_b|kmux_b|A_bus[0]~618_combout )))))

	.dataa(\alu_b|kmux_b|A_bus[0]~625_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\alu_b|kmux_b|A_bus[0]~623_combout ),
	.datad(\alu_b|kmux_b|A_bus[0]~618_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~626_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~626 .lut_mask = 16'hE3E0;
defparam \alu_b|kmux_b|A_bus[0]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~627 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~627_combout  = (\alu_b|FF_A|out[5]~1_combout  & ((\alu_b|kmux_b|A_bus[0]~616_combout ) # ((\alu_b|FF_A|out[5]~4_combout )))) # (!\alu_b|FF_A|out[5]~1_combout  & (((\alu_b|kmux_b|A_bus[0]~626_combout  & !\alu_b|FF_A|out[5]~4_combout 
// ))))

	.dataa(\alu_b|FF_A|out[5]~1_combout ),
	.datab(\alu_b|kmux_b|A_bus[0]~616_combout ),
	.datac(\alu_b|kmux_b|A_bus[0]~626_combout ),
	.datad(\alu_b|FF_A|out[5]~4_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~627_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~627 .lut_mask = 16'hAAD8;
defparam \alu_b|kmux_b|A_bus[0]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~630 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~630_combout  = (\alu_b|FF_A|out[5]~4_combout  & ((\alu_b|kmux_b|A_bus[0]~627_combout  & (\alu_b|kmux_b|A_bus[0]~629_combout )) # (!\alu_b|kmux_b|A_bus[0]~627_combout  & ((\alu_b|kmux_b|A_bus[0]~606_combout ))))) # 
// (!\alu_b|FF_A|out[5]~4_combout  & (((\alu_b|kmux_b|A_bus[0]~627_combout ))))

	.dataa(\alu_b|FF_A|out[5]~4_combout ),
	.datab(\alu_b|kmux_b|A_bus[0]~629_combout ),
	.datac(\alu_b|kmux_b|A_bus[0]~606_combout ),
	.datad(\alu_b|kmux_b|A_bus[0]~627_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~630_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~630 .lut_mask = 16'hDDA0;
defparam \alu_b|kmux_b|A_bus[0]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~631 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~631_combout  = (\alu_b|kmux_b|A_bus[15]~2_combout  & ((\alu_b|kmux_b|A_bus[0]~630_combout ) # ((\alu_b|kmux_b|A_bus[15]~1_combout  & \alu_b|kmux_b|A_bus[0]~600_combout )))) # (!\alu_b|kmux_b|A_bus[15]~2_combout  & 
// (\alu_b|kmux_b|A_bus[15]~1_combout  & (\alu_b|kmux_b|A_bus[0]~600_combout )))

	.dataa(\alu_b|kmux_b|A_bus[15]~2_combout ),
	.datab(\alu_b|kmux_b|A_bus[15]~1_combout ),
	.datac(\alu_b|kmux_b|A_bus[0]~600_combout ),
	.datad(\alu_b|kmux_b|A_bus[0]~630_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~631_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~631 .lut_mask = 16'hEAC0;
defparam \alu_b|kmux_b|A_bus[0]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[0]~632 (
// Equation(s):
// \alu_b|kmux_b|A_bus[0]~632_combout  = (\alu_b|kmux_b|A_bus[0]~631_combout ) # ((\stage456_b|STAGE3_PIPELINE|KMx~q  & \stage456_b|inst|K_out [0]))

	.dataa(\stage456_b|STAGE3_PIPELINE|KMx~q ),
	.datab(gnd),
	.datac(\stage456_b|inst|K_out [0]),
	.datad(\alu_b|kmux_b|A_bus[0]~631_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[0]~632_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[0]~632 .lut_mask = 16'hFFA0;
defparam \alu_b|kmux_b|A_bus[0]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N13
dffeas \alu_b|FF_A|out[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\alu_b|kmux_b|A_bus[0]~632_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_A|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_A|out[0] .is_wysiwyg = "true";
defparam \alu_b|FF_A|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N26
cycloneive_lcell_comb \alu_b|alu|Mux15~5 (
// Equation(s):
// \alu_b|alu|Mux15~5_combout  = (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & ((\alu_b|alu|Add3~0_combout ) # (!\stage456_b|STAGE4_PIPELINE|ALUC [2])))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [2]),
	.datac(gnd),
	.datad(\alu_b|alu|Add3~0_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux15~5 .lut_mask = 16'h5511;
defparam \alu_b|alu|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N20
cycloneive_lcell_comb \alu_b|alu|Mux15~3 (
// Equation(s):
// \alu_b|alu|Mux15~3_combout  = \stage456_b|STAGE4_PIPELINE|ALUC [1] $ (((\stage456_b|STAGE4_PIPELINE|ALUC [0] & (\alu_b|FF_B|out [0])) # (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & ((\alu_b|FF_A|out [0])))))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datab(\alu_b|FF_B|out [0]),
	.datac(\alu_b|FF_A|out [0]),
	.datad(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux15~3 .lut_mask = 16'h27D8;
defparam \alu_b|alu|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N14
cycloneive_lcell_comb \alu_b|alu|Mux15~2 (
// Equation(s):
// \alu_b|alu|Mux15~2_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [0] & ((\alu_b|alu|Add2~0_combout ) # (!\stage456_b|STAGE4_PIPELINE|ALUC [2]))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & (\stage456_b|STAGE4_PIPELINE|ALUC [2]))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [2]),
	.datac(gnd),
	.datad(\alu_b|alu|Add2~0_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux15~2 .lut_mask = 16'hEE66;
defparam \alu_b|alu|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N26
cycloneive_lcell_comb \alu_b|alu|Mux15~4 (
// Equation(s):
// \alu_b|alu|Mux15~4_combout  = (\alu_b|alu|Mux4~2_combout  & (((\stage456_b|STAGE4_PIPELINE|ALUC [3])))) # (!\alu_b|alu|Mux4~2_combout  & ((\stage456_b|STAGE4_PIPELINE|ALUC [3] & ((\alu_b|alu|Mux15~2_combout ))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [3] & 
// (\alu_b|alu|Mux15~3_combout ))))

	.dataa(\alu_b|alu|Mux4~2_combout ),
	.datab(\alu_b|alu|Mux15~3_combout ),
	.datac(\alu_b|alu|Mux15~2_combout ),
	.datad(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux15~4 .lut_mask = 16'hFA44;
defparam \alu_b|alu|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N0
cycloneive_lcell_comb \alu_b|alu|Mux15~0 (
// Equation(s):
// \alu_b|alu|Mux15~0_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [1] & (((\stage456_b|STAGE4_PIPELINE|ALUC [0])))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [1] & ((\stage456_b|STAGE4_PIPELINE|ALUC [0] & ((\alu_b|alu|Add1~0_combout ))) # 
// (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & (\alu_b|alu|Add0~0_combout ))))

	.dataa(\alu_b|alu|Add0~0_combout ),
	.datab(\alu_b|alu|Add1~0_combout ),
	.datac(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.datad(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux15~0 .lut_mask = 16'hFC0A;
defparam \alu_b|alu|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N2
cycloneive_lcell_comb \alu_b|alu|Mux15~1 (
// Equation(s):
// \alu_b|alu|Mux15~1_combout  = (\alu_b|alu|Mux15~0_combout  & (((\alu_b|FF_A|out [0] & \alu_b|FF_B|out [0])) # (!\stage456_b|STAGE4_PIPELINE|ALUC [1]))) # (!\alu_b|alu|Mux15~0_combout  & (\stage456_b|STAGE4_PIPELINE|ALUC [1] & ((\alu_b|FF_A|out [0]) # 
// (\alu_b|FF_B|out [0]))))

	.dataa(\alu_b|FF_A|out [0]),
	.datab(\alu_b|alu|Mux15~0_combout ),
	.datac(\alu_b|FF_B|out [0]),
	.datad(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux15~1 .lut_mask = 16'hB2CC;
defparam \alu_b|alu|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N28
cycloneive_lcell_comb \alu_b|alu|Mux15~6 (
// Equation(s):
// \alu_b|alu|Mux15~6_combout  = (\alu_b|alu|Mux4~2_combout  & ((\alu_b|alu|Mux15~4_combout  & (\alu_b|alu|Mux15~5_combout )) # (!\alu_b|alu|Mux15~4_combout  & ((\alu_b|alu|Mux15~1_combout ))))) # (!\alu_b|alu|Mux4~2_combout  & (((\alu_b|alu|Mux15~4_combout 
// ))))

	.dataa(\alu_b|alu|Mux4~2_combout ),
	.datab(\alu_b|alu|Mux15~5_combout ),
	.datac(\alu_b|alu|Mux15~4_combout ),
	.datad(\alu_b|alu|Mux15~1_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux15~6 .lut_mask = 16'hDAD0;
defparam \alu_b|alu|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N10
cycloneive_lcell_comb \alu_b|FF_C|out[1]~3 (
// Equation(s):
// \alu_b|FF_C|out[1]~3_combout  = (\stage456_b|STAGE4_PIPELINE|SH [0] & (\alu_b|alu|Mux15~6_combout )) # (!\stage456_b|STAGE4_PIPELINE|SH [0] & ((\alu_b|alu|Mux14~5_combout )))

	.dataa(\stage456_b|STAGE4_PIPELINE|SH [0]),
	.datab(\alu_b|alu|Mux15~6_combout ),
	.datac(gnd),
	.datad(\alu_b|alu|Mux14~5_combout ),
	.cin(gnd),
	.combout(\alu_b|FF_C|out[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|FF_C|out[1]~3 .lut_mask = 16'hDD88;
defparam \alu_b|FF_C|out[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N11
dffeas \alu_b|FF_C|out[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\alu_b|FF_C|out[1]~3_combout ),
	.asdata(\alu_b|alu|Mux13~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\stage456_b|STAGE4_PIPELINE|SH [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_C|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_C|out[1] .is_wysiwyg = "true";
defparam \alu_b|FF_C|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N22
cycloneive_lcell_comb \regBank|inst66|data_bus[1]~4 (
// Equation(s):
// \regBank|inst66|data_bus[1]~4_combout  = (\regBank|inst66|Equal0~1_combout  & ((\data_b|inst|altsyncram_component|auto_generated|q_a [1]))) # (!\regBank|inst66|Equal0~1_combout  & (\alu_b|FF_C|out [1]))

	.dataa(gnd),
	.datab(\alu_b|FF_C|out [1]),
	.datac(\data_b|inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\regBank|inst66|Equal0~1_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|data_bus[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|data_bus[1]~4 .lut_mask = 16'hF0CC;
defparam \regBank|inst66|data_bus[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N20
cycloneive_lcell_comb \regBank|inst21|B3[1]~feeder (
// Equation(s):
// \regBank|inst21|B3[1]~feeder_combout  = \regBank|inst66|data_bus[1]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[1]~4_combout ),
	.cin(gnd),
	.combout(\regBank|inst21|B3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst21|B3[1]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst21|B3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N21
dffeas \regBank|inst21|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst21|B3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst21|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst21|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst21|B3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N9
dffeas \regBank|inst23|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst23|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst23|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst23|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N8
cycloneive_lcell_comb \regBank|inst22|B3[1]~feeder (
// Equation(s):
// \regBank|inst22|B3[1]~feeder_combout  = \regBank|inst66|data_bus[1]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[1]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst22|B3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst22|B3[1]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst22|B3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N9
dffeas \regBank|inst22|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst22|B3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst22|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst22|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst22|B3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N31
dffeas \regBank|inst20|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst20|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst20|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst20|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~579 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~579_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst20|B3 [1]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst22|B3 [1])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0] & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst22|B3 [1]),
	.datac(\regBank|inst20|B3 [1]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~579_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~579 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[1]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N8
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~580 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~580_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[1]~579_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[1]~579_combout  & ((\regBank|inst23|B3 [1]))) # 
// (!\alu_b|kmux_b|A_bus[1]~579_combout  & (\regBank|inst21|B3 [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst21|B3 [1]),
	.datac(\regBank|inst23|B3 [1]),
	.datad(\alu_b|kmux_b|A_bus[1]~579_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~580_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~580 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[1]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N13
dffeas \regBank|inst28|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst28|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst28|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst28|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N4
cycloneive_lcell_comb \regBank|inst30|B3[1]~feeder (
// Equation(s):
// \regBank|inst30|B3[1]~feeder_combout  = \regBank|inst66|data_bus[1]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[1]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst30|B3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst30|B3[1]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst30|B3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N5
dffeas \regBank|inst30|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst30|B3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst30|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst30|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst30|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~586 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~586_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst28|B3 [1])) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst30|B3 [1]))))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0] & (!\stage456_b|STAGE3_PIPELINE|busA [1]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\regBank|inst28|B3 [1]),
	.datad(\regBank|inst30|B3 [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~586_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~586 .lut_mask = 16'hB391;
defparam \alu_b|kmux_b|A_bus[1]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N26
cycloneive_lcell_comb \regBank|inst31|B3[1]~feeder (
// Equation(s):
// \regBank|inst31|B3[1]~feeder_combout  = \regBank|inst66|data_bus[1]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[1]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst31|B3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst31|B3[1]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst31|B3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N27
dffeas \regBank|inst31|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst31|B3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst31|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst31|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst31|B3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N5
dffeas \regBank|inst29|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst29|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst29|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst29|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~587 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~587_combout  = (\alu_b|kmux_b|A_bus[1]~586_combout  & ((\regBank|inst31|B3 [1]) # ((\stage456_b|STAGE3_PIPELINE|busA [0])))) # (!\alu_b|kmux_b|A_bus[1]~586_combout  & (((\regBank|inst29|B3 [1] & !\stage456_b|STAGE3_PIPELINE|busA 
// [0]))))

	.dataa(\alu_b|kmux_b|A_bus[1]~586_combout ),
	.datab(\regBank|inst31|B3 [1]),
	.datac(\regBank|inst29|B3 [1]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~587_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~587 .lut_mask = 16'hAAD8;
defparam \alu_b|kmux_b|A_bus[1]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N20
cycloneive_lcell_comb \regBank|inst59|B3[1]~feeder (
// Equation(s):
// \regBank|inst59|B3[1]~feeder_combout  = \regBank|inst66|data_bus[1]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[1]~4_combout ),
	.cin(gnd),
	.combout(\regBank|inst59|B3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst59|B3[1]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst59|B3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N21
dffeas \regBank|inst59|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst59|B3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst59|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst59|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst59|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N2
cycloneive_lcell_comb \regBank|inst58|B3[1]~feeder (
// Equation(s):
// \regBank|inst58|B3[1]~feeder_combout  = \regBank|inst66|data_bus[1]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[1]~4_combout ),
	.cin(gnd),
	.combout(\regBank|inst58|B3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst58|B3[1]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst58|B3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N3
dffeas \regBank|inst58|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst58|B3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst58|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst58|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst58|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N8
cycloneive_lcell_comb \regBank|inst57|B3[1]~feeder (
// Equation(s):
// \regBank|inst57|B3[1]~feeder_combout  = \regBank|inst66|data_bus[1]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[1]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst57|B3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst57|B3[1]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst57|B3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N9
dffeas \regBank|inst57|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst57|B3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst57|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst57|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst57|B3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N19
dffeas \regBank|inst56|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst56|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst56|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst56|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~583 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~583_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst56|B3 [1]))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst57|B3 [1])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [1] & (((!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\regBank|inst57|B3 [1]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\regBank|inst56|B3 [1]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~583_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~583 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[1]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~584 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~584_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[1]~583_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[1]~583_combout  & (\regBank|inst59|B3 [1])) # 
// (!\alu_b|kmux_b|A_bus[1]~583_combout  & ((\regBank|inst58|B3 [1])))))

	.dataa(\regBank|inst59|B3 [1]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\regBank|inst58|B3 [1]),
	.datad(\alu_b|kmux_b|A_bus[1]~583_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~584_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~584 .lut_mask = 16'hEE30;
defparam \alu_b|kmux_b|A_bus[1]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N6
cycloneive_lcell_comb \regBank|inst26|B3[1]~feeder (
// Equation(s):
// \regBank|inst26|B3[1]~feeder_combout  = \regBank|inst66|data_bus[1]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[1]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst26|B3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst26|B3[1]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst26|B3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N7
dffeas \regBank|inst26|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst26|B3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst26|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst26|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst26|B3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N13
dffeas \regBank|inst27|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst27|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst27|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst27|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N8
cycloneive_lcell_comb \regBank|inst24|B3[1]~feeder (
// Equation(s):
// \regBank|inst24|B3[1]~feeder_combout  = \regBank|inst66|data_bus[1]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[1]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst24|B3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst24|B3[1]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst24|B3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N9
dffeas \regBank|inst24|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst24|B3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst24|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst24|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst24|B3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N25
dffeas \regBank|inst25|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst25|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst25|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst25|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N24
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~581 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~581_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst24|B3 [1] & ((\stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & (((\regBank|inst25|B3 [1]) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst24|B3 [1]),
	.datac(\regBank|inst25|B3 [1]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~581_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~581 .lut_mask = 16'hD855;
defparam \alu_b|kmux_b|A_bus[1]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~582 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~582_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[1]~581_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[1]~581_combout  & ((\regBank|inst27|B3 [1]))) # 
// (!\alu_b|kmux_b|A_bus[1]~581_combout  & (\regBank|inst26|B3 [1]))))

	.dataa(\regBank|inst26|B3 [1]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\regBank|inst27|B3 [1]),
	.datad(\alu_b|kmux_b|A_bus[1]~581_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~582_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~582 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[1]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~585 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~585_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & (\alu_b|kmux_b|A_bus[1]~584_combout )) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[1]~582_combout ))))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [2] & (!\stage456_b|STAGE3_PIPELINE|busA [3]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\alu_b|kmux_b|A_bus[1]~584_combout ),
	.datad(\alu_b|kmux_b|A_bus[1]~582_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~585_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~585 .lut_mask = 16'hB391;
defparam \alu_b|kmux_b|A_bus[1]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~588 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~588_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[1]~585_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[1]~585_combout  & ((\alu_b|kmux_b|A_bus[1]~587_combout ))) # 
// (!\alu_b|kmux_b|A_bus[1]~585_combout  & (\alu_b|kmux_b|A_bus[1]~580_combout ))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\alu_b|kmux_b|A_bus[1]~580_combout ),
	.datac(\alu_b|kmux_b|A_bus[1]~587_combout ),
	.datad(\alu_b|kmux_b|A_bus[1]~585_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~588_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~588 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[1]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N23
dffeas \regBank|inst39|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst39|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst39|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst39|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N24
cycloneive_lcell_comb \regBank|inst35|B3[1]~feeder (
// Equation(s):
// \regBank|inst35|B3[1]~feeder_combout  = \regBank|inst66|data_bus[1]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[1]~4_combout ),
	.cin(gnd),
	.combout(\regBank|inst35|B3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst35|B3[1]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst35|B3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N25
dffeas \regBank|inst35|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst35|B3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst35|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst35|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst35|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~556 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~556_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst35|B3 [1]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst39|B3 [1])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [3] & (!\stage456_b|STAGE3_PIPELINE|busA [2]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst39|B3 [1]),
	.datad(\regBank|inst35|B3 [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~556_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~556 .lut_mask = 16'hB931;
defparam \alu_b|kmux_b|A_bus[1]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N11
dffeas \regBank|inst7|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst7|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst7|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst7|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N26
cycloneive_lcell_comb \regBank|inst3|B3[1]~feeder (
// Equation(s):
// \regBank|inst3|B3[1]~feeder_combout  = \regBank|inst66|data_bus[1]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[1]~4_combout ),
	.cin(gnd),
	.combout(\regBank|inst3|B3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst3|B3[1]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst3|B3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N27
dffeas \regBank|inst3|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst3|B3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst3|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst3|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst3|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~557 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~557_combout  = (\alu_b|kmux_b|A_bus[1]~556_combout  & ((\stage456_b|STAGE3_PIPELINE|busA [3]) # ((\regBank|inst7|B3 [1])))) # (!\alu_b|kmux_b|A_bus[1]~556_combout  & (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst3|B3 
// [1]))))

	.dataa(\alu_b|kmux_b|A_bus[1]~556_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst7|B3 [1]),
	.datad(\regBank|inst3|B3 [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~557_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~557 .lut_mask = 16'hB9A8;
defparam \alu_b|kmux_b|A_bus[1]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N12
cycloneive_lcell_comb \regBank|inst1|B3[1]~feeder (
// Equation(s):
// \regBank|inst1|B3[1]~feeder_combout  = \regBank|inst66|data_bus[1]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[1]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst1|B3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst1|B3[1]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst1|B3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N13
dffeas \regBank|inst1|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst1|B3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst1|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst1|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst1|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N8
cycloneive_lcell_comb \regBank|inst33|B3[1]~feeder (
// Equation(s):
// \regBank|inst33|B3[1]~feeder_combout  = \regBank|inst66|data_bus[1]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[1]~4_combout ),
	.cin(gnd),
	.combout(\regBank|inst33|B3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst33|B3[1]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst33|B3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N9
dffeas \regBank|inst33|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst33|B3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst33|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst33|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst33|B3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N17
dffeas \regBank|inst37|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst37|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst37|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst37|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~549 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~549_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst33|B3 [1] & ((\stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (((\regBank|inst37|B3 [1]) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst33|B3 [1]),
	.datac(\regBank|inst37|B3 [1]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~549_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~549 .lut_mask = 16'hD855;
defparam \alu_b|kmux_b|A_bus[1]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N27
dffeas \regBank|inst5|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst5|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst5|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst5|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~550 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~550_combout  = (\alu_b|kmux_b|A_bus[1]~549_combout  & (((\regBank|inst5|B3 [1]) # (\stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\alu_b|kmux_b|A_bus[1]~549_combout  & (\regBank|inst1|B3 [1] & ((!\stage456_b|STAGE3_PIPELINE|busA 
// [3]))))

	.dataa(\regBank|inst1|B3 [1]),
	.datab(\alu_b|kmux_b|A_bus[1]~549_combout ),
	.datac(\regBank|inst5|B3 [1]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~550_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~550 .lut_mask = 16'hCCE2;
defparam \alu_b|kmux_b|A_bus[1]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N6
cycloneive_lcell_comb \regBank|inst36|B3[1]~feeder (
// Equation(s):
// \regBank|inst36|B3[1]~feeder_combout  = \regBank|inst66|data_bus[1]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[1]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst36|B3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst36|B3[1]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst36|B3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N7
dffeas \regBank|inst36|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst36|B3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst36|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst36|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst36|B3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N25
dffeas \regBank|inst4|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst4|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst4|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst4|B3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N25
dffeas \regBank|inst32|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst32|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst32|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst32|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N2
cycloneive_lcell_comb \regBank|inst|B3[1]~feeder (
// Equation(s):
// \regBank|inst|B3[1]~feeder_combout  = \regBank|inst66|data_bus[1]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[1]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst|B3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst|B3[1]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst|B3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N3
dffeas \regBank|inst|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst|B3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~553 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~553_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst32|B3 [1])) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst|B3 [1]))))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [2] & (!\stage456_b|STAGE3_PIPELINE|busA [3]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst32|B3 [1]),
	.datad(\regBank|inst|B3 [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~553_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~553 .lut_mask = 16'hB391;
defparam \alu_b|kmux_b|A_bus[1]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~554 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~554_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[1]~553_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[1]~553_combout  & ((\regBank|inst4|B3 [1]))) # 
// (!\alu_b|kmux_b|A_bus[1]~553_combout  & (\regBank|inst36|B3 [1]))))

	.dataa(\regBank|inst36|B3 [1]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst4|B3 [1]),
	.datad(\alu_b|kmux_b|A_bus[1]~553_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~554_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~554 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[1]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N10
cycloneive_lcell_comb \regBank|inst34|B3[1]~feeder (
// Equation(s):
// \regBank|inst34|B3[1]~feeder_combout  = \regBank|inst66|data_bus[1]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[1]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst34|B3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst34|B3[1]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst34|B3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N11
dffeas \regBank|inst34|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst34|B3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst34|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst34|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst34|B3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N21
dffeas \regBank|inst2|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst2|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst2|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst2|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N20
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~551 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~551_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst34|B3 [1])) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst2|B3 [1]))))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst34|B3 [1]),
	.datac(\regBank|inst2|B3 [1]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~551_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~551 .lut_mask = 16'h88F5;
defparam \alu_b|kmux_b|A_bus[1]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N27
dffeas \regBank|inst6|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst6|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst6|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst6|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N8
cycloneive_lcell_comb \regBank|inst38|B3[1]~feeder (
// Equation(s):
// \regBank|inst38|B3[1]~feeder_combout  = \regBank|inst66|data_bus[1]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[1]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst38|B3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst38|B3[1]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst38|B3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N9
dffeas \regBank|inst38|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst38|B3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst38|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst38|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst38|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~552 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~552_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (\alu_b|kmux_b|A_bus[1]~551_combout )) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[1]~551_combout  & (\regBank|inst6|B3 [1])) # 
// (!\alu_b|kmux_b|A_bus[1]~551_combout  & ((\regBank|inst38|B3 [1])))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\alu_b|kmux_b|A_bus[1]~551_combout ),
	.datac(\regBank|inst6|B3 [1]),
	.datad(\regBank|inst38|B3 [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~552_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~552 .lut_mask = 16'hD9C8;
defparam \alu_b|kmux_b|A_bus[1]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N24
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~555 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~555_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & (\alu_b|kmux_b|A_bus[1]~554_combout )) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[1]~552_combout ))))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [0] & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\alu_b|kmux_b|A_bus[1]~554_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datad(\alu_b|kmux_b|A_bus[1]~552_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~555_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~555 .lut_mask = 16'h8F83;
defparam \alu_b|kmux_b|A_bus[1]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~558 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~558_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[1]~555_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[1]~555_combout  & (\alu_b|kmux_b|A_bus[1]~557_combout )) # 
// (!\alu_b|kmux_b|A_bus[1]~555_combout  & ((\alu_b|kmux_b|A_bus[1]~550_combout )))))

	.dataa(\alu_b|kmux_b|A_bus[1]~557_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\alu_b|kmux_b|A_bus[1]~550_combout ),
	.datad(\alu_b|kmux_b|A_bus[1]~555_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~558_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~558 .lut_mask = 16'hEE30;
defparam \alu_b|kmux_b|A_bus[1]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N1
dffeas \regBank|inst12|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst12|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst12|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst12|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N6
cycloneive_lcell_comb \regBank|inst13|B3[1]~feeder (
// Equation(s):
// \regBank|inst13|B3[1]~feeder_combout  = \regBank|inst66|data_bus[1]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[1]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst13|B3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst13|B3[1]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst13|B3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N7
dffeas \regBank|inst13|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst13|B3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst13|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst13|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst13|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~576 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~576_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst12|B3 [1]))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & (((\regBank|inst13|B3 [1])) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [1])))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\regBank|inst12|B3 [1]),
	.datad(\regBank|inst13|B3 [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~576_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~576 .lut_mask = 16'hD591;
defparam \alu_b|kmux_b|A_bus[1]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N19
dffeas \regBank|inst15|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst15|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst15|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst15|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N6
cycloneive_lcell_comb \regBank|inst14|B3[1]~feeder (
// Equation(s):
// \regBank|inst14|B3[1]~feeder_combout  = \regBank|inst66|data_bus[1]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[1]~4_combout ),
	.cin(gnd),
	.combout(\regBank|inst14|B3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst14|B3[1]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst14|B3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N7
dffeas \regBank|inst14|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst14|B3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst14|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst14|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst14|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~577 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~577_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (\alu_b|kmux_b|A_bus[1]~576_combout )) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[1]~576_combout  & (\regBank|inst15|B3 [1])) # 
// (!\alu_b|kmux_b|A_bus[1]~576_combout  & ((\regBank|inst14|B3 [1])))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\alu_b|kmux_b|A_bus[1]~576_combout ),
	.datac(\regBank|inst15|B3 [1]),
	.datad(\regBank|inst14|B3 [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~577_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~577 .lut_mask = 16'hD9C8;
defparam \alu_b|kmux_b|A_bus[1]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneive_lcell_comb \regBank|inst49|B3[1]~feeder (
// Equation(s):
// \regBank|inst49|B3[1]~feeder_combout  = \regBank|inst66|data_bus[1]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[1]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst49|B3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst49|B3[1]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst49|B3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N5
dffeas \regBank|inst49|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst49|B3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst49|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst49|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst49|B3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N5
dffeas \regBank|inst51|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst51|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst51|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst51|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneive_lcell_comb \regBank|inst50|B3[1]~feeder (
// Equation(s):
// \regBank|inst50|B3[1]~feeder_combout  = \regBank|inst66|data_bus[1]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[1]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst50|B3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst50|B3[1]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst50|B3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N31
dffeas \regBank|inst50|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst50|B3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst50|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst50|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst50|B3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N31
dffeas \regBank|inst48|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst48|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst48|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst48|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~565 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~565_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst48|B3 [1]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst50|B3 [1])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0] & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\regBank|inst50|B3 [1]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst48|B3 [1]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~565_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~565 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[1]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~566 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~566_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[1]~565_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[1]~565_combout  & ((\regBank|inst51|B3 [1]))) # 
// (!\alu_b|kmux_b|A_bus[1]~565_combout  & (\regBank|inst49|B3 [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst49|B3 [1]),
	.datac(\regBank|inst51|B3 [1]),
	.datad(\alu_b|kmux_b|A_bus[1]~565_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~566_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~566 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[1]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N31
dffeas \regBank|inst53|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst53|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst53|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst53|B3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N17
dffeas \regBank|inst52|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst52|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst52|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst52|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~572 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~572_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\regBank|inst52|B3 [1] & \stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst53|B3 [1]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst53|B3 [1]),
	.datac(\regBank|inst52|B3 [1]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~572_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~572 .lut_mask = 16'hE455;
defparam \alu_b|kmux_b|A_bus[1]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N27
dffeas \regBank|inst55|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst55|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst55|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst55|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneive_lcell_comb \regBank|inst54|B3[1]~feeder (
// Equation(s):
// \regBank|inst54|B3[1]~feeder_combout  = \regBank|inst66|data_bus[1]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[1]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst54|B3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst54|B3[1]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst54|B3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N13
dffeas \regBank|inst54|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst54|B3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst54|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst54|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst54|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~573 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~573_combout  = (\alu_b|kmux_b|A_bus[1]~572_combout  & ((\stage456_b|STAGE3_PIPELINE|busA [1]) # ((\regBank|inst55|B3 [1])))) # (!\alu_b|kmux_b|A_bus[1]~572_combout  & (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst54|B3 
// [1]))))

	.dataa(\alu_b|kmux_b|A_bus[1]~572_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\regBank|inst55|B3 [1]),
	.datad(\regBank|inst54|B3 [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~573_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~573 .lut_mask = 16'hB9A8;
defparam \alu_b|kmux_b|A_bus[1]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cycloneive_lcell_comb \regBank|inst46|B3[1]~feeder (
// Equation(s):
// \regBank|inst46|B3[1]~feeder_combout  = \regBank|inst66|data_bus[1]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[1]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst46|B3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst46|B3[1]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst46|B3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N3
dffeas \regBank|inst46|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst46|B3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst46|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst46|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst46|B3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N29
dffeas \regBank|inst47|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst47|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst47|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst47|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N30
cycloneive_lcell_comb \regBank|inst44|B3[1]~feeder (
// Equation(s):
// \regBank|inst44|B3[1]~feeder_combout  = \regBank|inst66|data_bus[1]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[1]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst44|B3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst44|B3[1]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst44|B3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N31
dffeas \regBank|inst44|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst44|B3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst44|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst44|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst44|B3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N15
dffeas \regBank|inst45|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst45|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst45|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst45|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~567 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~567_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst44|B3 [1])) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst45|B3 [1]))))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [1] & (((!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst44|B3 [1]),
	.datac(\regBank|inst45|B3 [1]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~567_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~567 .lut_mask = 16'h88F5;
defparam \alu_b|kmux_b|A_bus[1]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~568 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~568_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[1]~567_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[1]~567_combout  & ((\regBank|inst47|B3 [1]))) # 
// (!\alu_b|kmux_b|A_bus[1]~567_combout  & (\regBank|inst46|B3 [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst46|B3 [1]),
	.datac(\regBank|inst47|B3 [1]),
	.datad(\alu_b|kmux_b|A_bus[1]~567_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~568_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~568 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[1]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N10
cycloneive_lcell_comb \regBank|inst41|B3[1]~feeder (
// Equation(s):
// \regBank|inst41|B3[1]~feeder_combout  = \regBank|inst66|data_bus[1]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[1]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst41|B3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst41|B3[1]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst41|B3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N11
dffeas \regBank|inst41|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst41|B3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst41|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst41|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst41|B3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N1
dffeas \regBank|inst43|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst43|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst43|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst43|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N12
cycloneive_lcell_comb \regBank|inst42|B3[1]~feeder (
// Equation(s):
// \regBank|inst42|B3[1]~feeder_combout  = \regBank|inst66|data_bus[1]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[1]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst42|B3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst42|B3[1]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst42|B3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N13
dffeas \regBank|inst42|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst42|B3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst42|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst42|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst42|B3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N3
dffeas \regBank|inst40|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst40|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst40|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst40|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~569 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~569_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst40|B3 [1]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst42|B3 [1])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0] & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\regBank|inst42|B3 [1]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst40|B3 [1]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~569_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~569 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[1]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~570 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~570_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[1]~569_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[1]~569_combout  & ((\regBank|inst43|B3 [1]))) # 
// (!\alu_b|kmux_b|A_bus[1]~569_combout  & (\regBank|inst41|B3 [1]))))

	.dataa(\regBank|inst41|B3 [1]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst43|B3 [1]),
	.datad(\alu_b|kmux_b|A_bus[1]~569_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~570_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~570 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[1]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~571 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~571_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[1]~570_combout ))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\alu_b|kmux_b|A_bus[1]~568_combout )))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\alu_b|kmux_b|A_bus[1]~568_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datad(\alu_b|kmux_b|A_bus[1]~570_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~571_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~571 .lut_mask = 16'hCB0B;
defparam \alu_b|kmux_b|A_bus[1]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~574 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~574_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[1]~571_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[1]~571_combout  & ((\alu_b|kmux_b|A_bus[1]~573_combout ))) # 
// (!\alu_b|kmux_b|A_bus[1]~571_combout  & (\alu_b|kmux_b|A_bus[1]~566_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[1]~566_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\alu_b|kmux_b|A_bus[1]~573_combout ),
	.datad(\alu_b|kmux_b|A_bus[1]~571_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~574_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~574 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[1]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N19
dffeas \regBank|inst60|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst60|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst60|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst60|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N6
cycloneive_lcell_comb \regBank|inst10|B3[1]~feeder (
// Equation(s):
// \regBank|inst10|B3[1]~feeder_combout  = \regBank|inst66|data_bus[1]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[1]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst10|B3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst10|B3[1]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst10|B3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N7
dffeas \regBank|inst10|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst10|B3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst10|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst10|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst10|B3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N25
dffeas \regBank|inst8|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst8|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst8|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst8|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N2
cycloneive_lcell_comb \regBank|inst9|B3[1]~feeder (
// Equation(s):
// \regBank|inst9|B3[1]~feeder_combout  = \regBank|inst66|data_bus[1]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[1]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst9|B3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst9|B3[1]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst9|B3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N3
dffeas \regBank|inst9|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst9|B3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst9|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst9|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst9|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N24
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~561 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~561_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst8|B3 [1])) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst9|B3 [1]))))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [1] & (!\stage456_b|STAGE3_PIPELINE|busA [0]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst8|B3 [1]),
	.datad(\regBank|inst9|B3 [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~561_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~561 .lut_mask = 16'hB391;
defparam \alu_b|kmux_b|A_bus[1]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N13
dffeas \regBank|inst11|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst11|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst11|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst11|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~562 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~562_combout  = (\alu_b|kmux_b|A_bus[1]~561_combout  & (((\regBank|inst11|B3 [1]) # (\stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\alu_b|kmux_b|A_bus[1]~561_combout  & (\regBank|inst10|B3 [1] & ((!\stage456_b|STAGE3_PIPELINE|busA 
// [1]))))

	.dataa(\regBank|inst10|B3 [1]),
	.datab(\alu_b|kmux_b|A_bus[1]~561_combout ),
	.datac(\regBank|inst11|B3 [1]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~562_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~562 .lut_mask = 16'hCCE2;
defparam \alu_b|kmux_b|A_bus[1]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N11
dffeas \regBank|inst16|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst16|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst16|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst16|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N16
cycloneive_lcell_comb \regBank|inst18|B3[1]~feeder (
// Equation(s):
// \regBank|inst18|B3[1]~feeder_combout  = \regBank|inst66|data_bus[1]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[1]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst18|B3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst18|B3[1]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst18|B3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N17
dffeas \regBank|inst18|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst18|B3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst18|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst18|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst18|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~559 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~559_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst16|B3 [1]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (((\regBank|inst18|B3 [1])) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0])))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst16|B3 [1]),
	.datad(\regBank|inst18|B3 [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~559_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~559 .lut_mask = 16'hD591;
defparam \alu_b|kmux_b|A_bus[1]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N3
dffeas \regBank|inst19|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst19|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst19|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst19|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N12
cycloneive_lcell_comb \regBank|inst17|B3[1]~feeder (
// Equation(s):
// \regBank|inst17|B3[1]~feeder_combout  = \regBank|inst66|data_bus[1]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[1]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst17|B3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst17|B3[1]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst17|B3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N13
dffeas \regBank|inst17|B3[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst17|B3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst17|B3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst17|B3[1] .is_wysiwyg = "true";
defparam \regBank|inst17|B3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~560 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~560_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (\alu_b|kmux_b|A_bus[1]~559_combout )) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[1]~559_combout  & (\regBank|inst19|B3 [1])) # 
// (!\alu_b|kmux_b|A_bus[1]~559_combout  & ((\regBank|inst17|B3 [1])))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\alu_b|kmux_b|A_bus[1]~559_combout ),
	.datac(\regBank|inst19|B3 [1]),
	.datad(\regBank|inst17|B3 [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~560_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~560 .lut_mask = 16'hD9C8;
defparam \alu_b|kmux_b|A_bus[1]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~563 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~563_combout  = (\alu_b|FF_A|out[5]~3_combout  & (\alu_b|FF_A|out[5]~2_combout )) # (!\alu_b|FF_A|out[5]~3_combout  & ((\alu_b|FF_A|out[5]~2_combout  & ((\alu_b|kmux_b|A_bus[1]~560_combout ))) # (!\alu_b|FF_A|out[5]~2_combout  & 
// (\alu_b|kmux_b|A_bus[1]~562_combout ))))

	.dataa(\alu_b|FF_A|out[5]~3_combout ),
	.datab(\alu_b|FF_A|out[5]~2_combout ),
	.datac(\alu_b|kmux_b|A_bus[1]~562_combout ),
	.datad(\alu_b|kmux_b|A_bus[1]~560_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~563_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~563 .lut_mask = 16'hDC98;
defparam \alu_b|kmux_b|A_bus[1]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~564 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~564_combout  = (\alu_b|FF_A|out[5]~3_combout  & ((\alu_b|kmux_b|A_bus[1]~563_combout  & (\regBank|inst61|B3 [1])) # (!\alu_b|kmux_b|A_bus[1]~563_combout  & ((\regBank|inst60|B3 [1]))))) # (!\alu_b|FF_A|out[5]~3_combout  & 
// (((\alu_b|kmux_b|A_bus[1]~563_combout ))))

	.dataa(\alu_b|FF_A|out[5]~3_combout ),
	.datab(\regBank|inst61|B3 [1]),
	.datac(\regBank|inst60|B3 [1]),
	.datad(\alu_b|kmux_b|A_bus[1]~563_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~564_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~564 .lut_mask = 16'hDDA0;
defparam \alu_b|kmux_b|A_bus[1]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~575 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~575_combout  = (\alu_b|FF_A|out[5]~4_combout  & ((\alu_b|FF_A|out[5]~1_combout ) # ((\alu_b|kmux_b|A_bus[1]~564_combout )))) # (!\alu_b|FF_A|out[5]~4_combout  & (!\alu_b|FF_A|out[5]~1_combout  & (\alu_b|kmux_b|A_bus[1]~574_combout 
// )))

	.dataa(\alu_b|FF_A|out[5]~4_combout ),
	.datab(\alu_b|FF_A|out[5]~1_combout ),
	.datac(\alu_b|kmux_b|A_bus[1]~574_combout ),
	.datad(\alu_b|kmux_b|A_bus[1]~564_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~575_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~575 .lut_mask = 16'hBA98;
defparam \alu_b|kmux_b|A_bus[1]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~578 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~578_combout  = (\alu_b|kmux_b|A_bus[1]~575_combout  & (((\alu_b|kmux_b|A_bus[1]~577_combout ) # (!\alu_b|FF_A|out[5]~1_combout )))) # (!\alu_b|kmux_b|A_bus[1]~575_combout  & (\alu_b|kmux_b|A_bus[1]~558_combout  & 
// ((\alu_b|FF_A|out[5]~1_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[1]~558_combout ),
	.datab(\alu_b|kmux_b|A_bus[1]~577_combout ),
	.datac(\alu_b|kmux_b|A_bus[1]~575_combout ),
	.datad(\alu_b|FF_A|out[5]~1_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~578_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~578 .lut_mask = 16'hCAF0;
defparam \alu_b|kmux_b|A_bus[1]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~589 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~589_combout  = (\alu_b|kmux_b|A_bus[15]~2_combout  & ((\alu_b|kmux_b|A_bus[1]~578_combout ) # ((\alu_b|kmux_b|A_bus[15]~1_combout  & \alu_b|kmux_b|A_bus[1]~588_combout )))) # (!\alu_b|kmux_b|A_bus[15]~2_combout  & 
// (\alu_b|kmux_b|A_bus[15]~1_combout  & (\alu_b|kmux_b|A_bus[1]~588_combout )))

	.dataa(\alu_b|kmux_b|A_bus[15]~2_combout ),
	.datab(\alu_b|kmux_b|A_bus[15]~1_combout ),
	.datac(\alu_b|kmux_b|A_bus[1]~588_combout ),
	.datad(\alu_b|kmux_b|A_bus[1]~578_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~589_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~589 .lut_mask = 16'hEAC0;
defparam \alu_b|kmux_b|A_bus[1]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[1]~590 (
// Equation(s):
// \alu_b|kmux_b|A_bus[1]~590_combout  = (\alu_b|kmux_b|A_bus[1]~589_combout ) # ((\stage456_b|inst|K_out [1] & \stage456_b|STAGE3_PIPELINE|KMx~q ))

	.dataa(gnd),
	.datab(\stage456_b|inst|K_out [1]),
	.datac(\stage456_b|STAGE3_PIPELINE|KMx~q ),
	.datad(\alu_b|kmux_b|A_bus[1]~589_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[1]~590_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[1]~590 .lut_mask = 16'hFFC0;
defparam \alu_b|kmux_b|A_bus[1]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N31
dffeas \alu_b|FF_A|out[1] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\alu_b|kmux_b|A_bus[1]~590_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_A|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_A|out[1] .is_wysiwyg = "true";
defparam \alu_b|FF_A|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N26
cycloneive_lcell_comb \alu_b|alu|Mux13~5 (
// Equation(s):
// \alu_b|alu|Mux13~5_combout  = (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & ((\alu_b|alu|Add3~4_combout ) # (!\stage456_b|STAGE4_PIPELINE|ALUC [2])))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datab(gnd),
	.datac(\stage456_b|STAGE4_PIPELINE|ALUC [2]),
	.datad(\alu_b|alu|Add3~4_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux13~5 .lut_mask = 16'h5505;
defparam \alu_b|alu|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
cycloneive_lcell_comb \alu_b|alu|Mux13~0 (
// Equation(s):
// \alu_b|alu|Mux13~0_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [0] & ((\stage456_b|STAGE4_PIPELINE|ALUC [1]) # ((\alu_b|alu|Add1~4_combout )))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & (!\stage456_b|STAGE4_PIPELINE|ALUC [1] & (\alu_b|alu|Add0~4_combout 
// )))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.datac(\alu_b|alu|Add0~4_combout ),
	.datad(\alu_b|alu|Add1~4_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux13~0 .lut_mask = 16'hBA98;
defparam \alu_b|alu|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cycloneive_lcell_comb \alu_b|alu|Mux13~1 (
// Equation(s):
// \alu_b|alu|Mux13~1_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [1] & ((\alu_b|FF_A|out [2] & ((\alu_b|FF_B|out [2]) # (!\alu_b|alu|Mux13~0_combout ))) # (!\alu_b|FF_A|out [2] & (\alu_b|FF_B|out [2] & !\alu_b|alu|Mux13~0_combout )))) # 
// (!\stage456_b|STAGE4_PIPELINE|ALUC [1] & (((\alu_b|alu|Mux13~0_combout ))))

	.dataa(\alu_b|FF_A|out [2]),
	.datab(\alu_b|FF_B|out [2]),
	.datac(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.datad(\alu_b|alu|Mux13~0_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux13~1 .lut_mask = 16'h8FE0;
defparam \alu_b|alu|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cycloneive_lcell_comb \alu_b|alu|Mux13~3 (
// Equation(s):
// \alu_b|alu|Mux13~3_combout  = \stage456_b|STAGE4_PIPELINE|ALUC [1] $ (((\stage456_b|STAGE4_PIPELINE|ALUC [0] & (\alu_b|FF_B|out [2])) # (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & ((\alu_b|FF_A|out [2])))))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datab(\alu_b|FF_B|out [2]),
	.datac(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.datad(\alu_b|FF_A|out [2]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux13~3 .lut_mask = 16'h2D78;
defparam \alu_b|alu|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cycloneive_lcell_comb \alu_b|alu|Mux13~2 (
// Equation(s):
// \alu_b|alu|Mux13~2_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [0] & (\stage456_b|STAGE4_PIPELINE|ALUC [2] & \alu_b|alu|Add2~4_combout ))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [2]),
	.datac(gnd),
	.datad(\alu_b|alu|Add2~4_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux13~2 .lut_mask = 16'h8800;
defparam \alu_b|alu|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cycloneive_lcell_comb \alu_b|alu|Mux13~4 (
// Equation(s):
// \alu_b|alu|Mux13~4_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [3] & (((\alu_b|alu|Mux13~2_combout ) # (\alu_b|alu|Mux4~2_combout )))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [3] & (\alu_b|alu|Mux13~3_combout  & ((!\alu_b|alu|Mux4~2_combout ))))

	.dataa(\alu_b|alu|Mux13~3_combout ),
	.datab(\alu_b|alu|Mux13~2_combout ),
	.datac(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.datad(\alu_b|alu|Mux4~2_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux13~4 .lut_mask = 16'hF0CA;
defparam \alu_b|alu|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N8
cycloneive_lcell_comb \alu_b|alu|Mux13~6 (
// Equation(s):
// \alu_b|alu|Mux13~6_combout  = (\alu_b|alu|Mux4~2_combout  & ((\alu_b|alu|Mux13~4_combout  & (\alu_b|alu|Mux13~5_combout )) # (!\alu_b|alu|Mux13~4_combout  & ((\alu_b|alu|Mux13~1_combout ))))) # (!\alu_b|alu|Mux4~2_combout  & (((\alu_b|alu|Mux13~4_combout 
// ))))

	.dataa(\alu_b|alu|Mux4~2_combout ),
	.datab(\alu_b|alu|Mux13~5_combout ),
	.datac(\alu_b|alu|Mux13~1_combout ),
	.datad(\alu_b|alu|Mux13~4_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux13~6 .lut_mask = 16'hDDA0;
defparam \alu_b|alu|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N0
cycloneive_lcell_comb \alu_b|FF_C|out[2]~2 (
// Equation(s):
// \alu_b|FF_C|out[2]~2_combout  = (\stage456_b|STAGE4_PIPELINE|SH [0] & ((\alu_b|alu|Mux14~5_combout ))) # (!\stage456_b|STAGE4_PIPELINE|SH [0] & (\alu_b|alu|Mux13~6_combout ))

	.dataa(\stage456_b|STAGE4_PIPELINE|SH [0]),
	.datab(\alu_b|alu|Mux13~6_combout ),
	.datac(gnd),
	.datad(\alu_b|alu|Mux14~5_combout ),
	.cin(gnd),
	.combout(\alu_b|FF_C|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|FF_C|out[2]~2 .lut_mask = 16'hEE44;
defparam \alu_b|FF_C|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N1
dffeas \alu_b|FF_C|out[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\alu_b|FF_C|out[2]~2_combout ),
	.asdata(\alu_b|alu|Mux12~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\stage456_b|STAGE4_PIPELINE|SH [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_C|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_C|out[2] .is_wysiwyg = "true";
defparam \alu_b|FF_C|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N8
cycloneive_lcell_comb \regBank|inst66|data_bus[2]~3 (
// Equation(s):
// \regBank|inst66|data_bus[2]~3_combout  = (\regBank|inst66|Equal0~1_combout  & (\data_b|inst|altsyncram_component|auto_generated|q_a [2])) # (!\regBank|inst66|Equal0~1_combout  & ((\alu_b|FF_C|out [2])))

	.dataa(gnd),
	.datab(\data_b|inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\alu_b|FF_C|out [2]),
	.datad(\regBank|inst66|Equal0~1_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|data_bus[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|data_bus[2]~3 .lut_mask = 16'hCCF0;
defparam \regBank|inst66|data_bus[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneive_lcell_comb \regBank|inst13|B3[2]~feeder (
// Equation(s):
// \regBank|inst13|B3[2]~feeder_combout  = \regBank|inst66|data_bus[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst13|B3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst13|B3[2]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst13|B3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N21
dffeas \regBank|inst13|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst13|B3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst13|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst13|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst13|B3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N19
dffeas \regBank|inst15|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst15|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst15|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst15|B3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N21
dffeas \regBank|inst12|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst12|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst12|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst12|B3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N28
cycloneive_lcell_comb \regBank|inst14|B3[2]~feeder (
// Equation(s):
// \regBank|inst14|B3[2]~feeder_combout  = \regBank|inst66|data_bus[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[2]~3_combout ),
	.cin(gnd),
	.combout(\regBank|inst14|B3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst14|B3[2]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst14|B3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N29
dffeas \regBank|inst14|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst14|B3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst14|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst14|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst14|B3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~534 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~534_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst12|B3 [2])) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst14|B3 [2]))))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0] & (!\stage456_b|STAGE3_PIPELINE|busA [1]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\regBank|inst12|B3 [2]),
	.datad(\regBank|inst14|B3 [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~534_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~534 .lut_mask = 16'hB391;
defparam \alu_b|kmux_b|A_bus[2]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~535 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~535_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[2]~534_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[2]~534_combout  & ((\regBank|inst15|B3 [2]))) # 
// (!\alu_b|kmux_b|A_bus[2]~534_combout  & (\regBank|inst13|B3 [2]))))

	.dataa(\regBank|inst13|B3 [2]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst15|B3 [2]),
	.datad(\alu_b|kmux_b|A_bus[2]~534_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~535_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~535 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[2]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N26
cycloneive_lcell_comb \regBank|inst16|B3[2]~feeder (
// Equation(s):
// \regBank|inst16|B3[2]~feeder_combout  = \regBank|inst66|data_bus[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[2]~3_combout ),
	.cin(gnd),
	.combout(\regBank|inst16|B3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst16|B3[2]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst16|B3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N27
dffeas \regBank|inst16|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst16|B3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst16|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst16|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst16|B3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N25
dffeas \regBank|inst17|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst17|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst17|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst17|B3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N24
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~507 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~507_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst16|B3 [2])) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst17|B3 [2]))))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [1] & (((!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst16|B3 [2]),
	.datac(\regBank|inst17|B3 [2]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~507_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~507 .lut_mask = 16'h88F5;
defparam \alu_b|kmux_b|A_bus[2]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N31
dffeas \regBank|inst19|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst19|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst19|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst19|B3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N24
cycloneive_lcell_comb \regBank|inst18|B3[2]~feeder (
// Equation(s):
// \regBank|inst18|B3[2]~feeder_combout  = \regBank|inst66|data_bus[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[2]~3_combout ),
	.cin(gnd),
	.combout(\regBank|inst18|B3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst18|B3[2]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst18|B3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N25
dffeas \regBank|inst18|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst18|B3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst18|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst18|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst18|B3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N30
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~508 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~508_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (\alu_b|kmux_b|A_bus[2]~507_combout )) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[2]~507_combout  & (\regBank|inst19|B3 [2])) # 
// (!\alu_b|kmux_b|A_bus[2]~507_combout  & ((\regBank|inst18|B3 [2])))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\alu_b|kmux_b|A_bus[2]~507_combout ),
	.datac(\regBank|inst19|B3 [2]),
	.datad(\regBank|inst18|B3 [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~508_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~508 .lut_mask = 16'hD9C8;
defparam \alu_b|kmux_b|A_bus[2]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N11
dffeas \regBank|inst60|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst60|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst60|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst60|B3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N6
cycloneive_lcell_comb \regBank|inst9|B3[2]~feeder (
// Equation(s):
// \regBank|inst9|B3[2]~feeder_combout  = \regBank|inst66|data_bus[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst9|B3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst9|B3[2]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst9|B3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N7
dffeas \regBank|inst9|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst9|B3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst9|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst9|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst9|B3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y18_N25
dffeas \regBank|inst11|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst11|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst11|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst11|B3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N14
cycloneive_lcell_comb \regBank|inst10|B3[2]~feeder (
// Equation(s):
// \regBank|inst10|B3[2]~feeder_combout  = \regBank|inst66|data_bus[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst10|B3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst10|B3[2]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst10|B3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N15
dffeas \regBank|inst10|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst10|B3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst10|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst10|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst10|B3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N9
dffeas \regBank|inst8|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst8|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst8|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst8|B3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N8
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~509 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~509_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst8|B3 [2]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst10|B3 [2])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0] & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\regBank|inst10|B3 [2]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst8|B3 [2]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~509_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~509 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[2]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N24
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~510 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~510_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[2]~509_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[2]~509_combout  & ((\regBank|inst11|B3 [2]))) # 
// (!\alu_b|kmux_b|A_bus[2]~509_combout  & (\regBank|inst9|B3 [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst9|B3 [2]),
	.datac(\regBank|inst11|B3 [2]),
	.datad(\alu_b|kmux_b|A_bus[2]~509_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~510_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~510 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[2]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~511 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~511_combout  = (\alu_b|FF_A|out[5]~3_combout  & ((\alu_b|FF_A|out[5]~2_combout ) # ((\regBank|inst60|B3 [2])))) # (!\alu_b|FF_A|out[5]~3_combout  & (!\alu_b|FF_A|out[5]~2_combout  & ((\alu_b|kmux_b|A_bus[2]~510_combout ))))

	.dataa(\alu_b|FF_A|out[5]~3_combout ),
	.datab(\alu_b|FF_A|out[5]~2_combout ),
	.datac(\regBank|inst60|B3 [2]),
	.datad(\alu_b|kmux_b|A_bus[2]~510_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~511_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~511 .lut_mask = 16'hB9A8;
defparam \alu_b|kmux_b|A_bus[2]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N20
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~512 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~512_combout  = (\alu_b|FF_A|out[5]~2_combout  & ((\alu_b|kmux_b|A_bus[2]~511_combout  & ((\regBank|inst61|B3 [2]))) # (!\alu_b|kmux_b|A_bus[2]~511_combout  & (\alu_b|kmux_b|A_bus[2]~508_combout )))) # (!\alu_b|FF_A|out[5]~2_combout  
// & (((\alu_b|kmux_b|A_bus[2]~511_combout ))))

	.dataa(\alu_b|FF_A|out[5]~2_combout ),
	.datab(\alu_b|kmux_b|A_bus[2]~508_combout ),
	.datac(\regBank|inst61|B3 [2]),
	.datad(\alu_b|kmux_b|A_bus[2]~511_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~512_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~512 .lut_mask = 16'hF588;
defparam \alu_b|kmux_b|A_bus[2]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneive_lcell_comb \regBank|inst51|B3[2]~feeder (
// Equation(s):
// \regBank|inst51|B3[2]~feeder_combout  = \regBank|inst66|data_bus[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[2]~3_combout ),
	.cin(gnd),
	.combout(\regBank|inst51|B3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst51|B3[2]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst51|B3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N29
dffeas \regBank|inst51|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst51|B3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst51|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst51|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst51|B3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N3
dffeas \regBank|inst55|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst55|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst55|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst55|B3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
cycloneive_lcell_comb \regBank|inst47|B3[2]~feeder (
// Equation(s):
// \regBank|inst47|B3[2]~feeder_combout  = \regBank|inst66|data_bus[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[2]~3_combout ),
	.cin(gnd),
	.combout(\regBank|inst47|B3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst47|B3[2]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst47|B3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N1
dffeas \regBank|inst47|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst47|B3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst47|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst47|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst47|B3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N3
dffeas \regBank|inst43|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst43|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst43|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst43|B3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~530 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~530_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst43|B3 [2]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst47|B3 [2])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\regBank|inst47|B3 [2]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst43|B3 [2]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~530_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~530 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[2]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~531 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~531_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[2]~530_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[2]~530_combout  & ((\regBank|inst55|B3 [2]))) # 
// (!\alu_b|kmux_b|A_bus[2]~530_combout  & (\regBank|inst51|B3 [2]))))

	.dataa(\regBank|inst51|B3 [2]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst55|B3 [2]),
	.datad(\alu_b|kmux_b|A_bus[2]~530_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~531_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~531 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[2]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N3
dffeas \regBank|inst41|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst41|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst41|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst41|B3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
cycloneive_lcell_comb \regBank|inst45|B3[2]~feeder (
// Equation(s):
// \regBank|inst45|B3[2]~feeder_combout  = \regBank|inst66|data_bus[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst45|B3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst45|B3[2]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst45|B3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N23
dffeas \regBank|inst45|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst45|B3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst45|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst45|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst45|B3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~523 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~523_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst41|B3 [2]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (((\regBank|inst45|B3 [2])) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [3])))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst41|B3 [2]),
	.datad(\regBank|inst45|B3 [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~523_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~523 .lut_mask = 16'hD591;
defparam \alu_b|kmux_b|A_bus[2]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneive_lcell_comb \regBank|inst49|B3[2]~feeder (
// Equation(s):
// \regBank|inst49|B3[2]~feeder_combout  = \regBank|inst66|data_bus[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[2]~3_combout ),
	.cin(gnd),
	.combout(\regBank|inst49|B3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst49|B3[2]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst49|B3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N11
dffeas \regBank|inst49|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst49|B3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst49|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst49|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst49|B3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N17
dffeas \regBank|inst53|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst53|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst53|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst53|B3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~524 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~524_combout  = (\alu_b|kmux_b|A_bus[2]~523_combout  & (((\regBank|inst53|B3 [2]) # (\stage456_b|STAGE3_PIPELINE|busA [3])))) # (!\alu_b|kmux_b|A_bus[2]~523_combout  & (\regBank|inst49|B3 [2] & ((!\stage456_b|STAGE3_PIPELINE|busA 
// [3]))))

	.dataa(\alu_b|kmux_b|A_bus[2]~523_combout ),
	.datab(\regBank|inst49|B3 [2]),
	.datac(\regBank|inst53|B3 [2]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~524_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~524 .lut_mask = 16'hAAE4;
defparam \alu_b|kmux_b|A_bus[2]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
cycloneive_lcell_comb \regBank|inst46|B3[2]~feeder (
// Equation(s):
// \regBank|inst46|B3[2]~feeder_combout  = \regBank|inst66|data_bus[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[2]~3_combout ),
	.cin(gnd),
	.combout(\regBank|inst46|B3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst46|B3[2]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst46|B3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N11
dffeas \regBank|inst46|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst46|B3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst46|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst46|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst46|B3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N27
dffeas \regBank|inst54|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst54|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst54|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst54|B3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N18
cycloneive_lcell_comb \regBank|inst42|B3[2]~feeder (
// Equation(s):
// \regBank|inst42|B3[2]~feeder_combout  = \regBank|inst66|data_bus[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst42|B3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst42|B3[2]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst42|B3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N19
dffeas \regBank|inst42|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst42|B3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst42|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst42|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst42|B3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N27
dffeas \regBank|inst50|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst50|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst50|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst50|B3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~525 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~525_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst42|B3 [2] & ((\stage456_b|STAGE3_PIPELINE|busA [2])))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (((\regBank|inst50|B3 [2]) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [2]))))

	.dataa(\regBank|inst42|B3 [2]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst50|B3 [2]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~525_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~525 .lut_mask = 16'hB833;
defparam \alu_b|kmux_b|A_bus[2]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~526 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~526_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[2]~525_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[2]~525_combout  & ((\regBank|inst54|B3 [2]))) # 
// (!\alu_b|kmux_b|A_bus[2]~525_combout  & (\regBank|inst46|B3 [2]))))

	.dataa(\regBank|inst46|B3 [2]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst54|B3 [2]),
	.datad(\alu_b|kmux_b|A_bus[2]~525_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~526_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~526 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[2]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N30
cycloneive_lcell_comb \regBank|inst44|B3[2]~feeder (
// Equation(s):
// \regBank|inst44|B3[2]~feeder_combout  = \regBank|inst66|data_bus[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst44|B3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst44|B3[2]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst44|B3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N31
dffeas \regBank|inst44|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst44|B3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst44|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst44|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst44|B3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N21
dffeas \regBank|inst52|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst52|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst52|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst52|B3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N8
cycloneive_lcell_comb \regBank|inst48|B3[2]~feeder (
// Equation(s):
// \regBank|inst48|B3[2]~feeder_combout  = \regBank|inst66|data_bus[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst48|B3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst48|B3[2]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst48|B3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N9
dffeas \regBank|inst48|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst48|B3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst48|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst48|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst48|B3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N17
dffeas \regBank|inst40|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst40|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst40|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst40|B3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~527 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~527_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst40|B3 [2]))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst48|B3 [2])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\regBank|inst48|B3 [2]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst40|B3 [2]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~527_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~527 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[2]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~528 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~528_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[2]~527_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[2]~527_combout  & ((\regBank|inst52|B3 [2]))) # 
// (!\alu_b|kmux_b|A_bus[2]~527_combout  & (\regBank|inst44|B3 [2]))))

	.dataa(\regBank|inst44|B3 [2]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst52|B3 [2]),
	.datad(\alu_b|kmux_b|A_bus[2]~527_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~528_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~528 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[2]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~529 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~529_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\stage456_b|STAGE3_PIPELINE|busA [0] & \alu_b|kmux_b|A_bus[2]~528_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[2]~526_combout ) # 
// ((!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\alu_b|kmux_b|A_bus[2]~526_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datad(\alu_b|kmux_b|A_bus[2]~528_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~529_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~529 .lut_mask = 16'hE323;
defparam \alu_b|kmux_b|A_bus[2]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~532 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~532_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[2]~529_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[2]~529_combout  & (\alu_b|kmux_b|A_bus[2]~531_combout )) # 
// (!\alu_b|kmux_b|A_bus[2]~529_combout  & ((\alu_b|kmux_b|A_bus[2]~524_combout )))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\alu_b|kmux_b|A_bus[2]~531_combout ),
	.datac(\alu_b|kmux_b|A_bus[2]~524_combout ),
	.datad(\alu_b|kmux_b|A_bus[2]~529_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~532_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~532 .lut_mask = 16'hEE50;
defparam \alu_b|kmux_b|A_bus[2]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cycloneive_lcell_comb \regBank|inst5|B3[2]~feeder (
// Equation(s):
// \regBank|inst5|B3[2]~feeder_combout  = \regBank|inst66|data_bus[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst5|B3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst5|B3[2]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst5|B3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N21
dffeas \regBank|inst5|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst5|B3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst5|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst5|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst5|B3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cycloneive_lcell_comb \regBank|inst6|B3[2]~feeder (
// Equation(s):
// \regBank|inst6|B3[2]~feeder_combout  = \regBank|inst66|data_bus[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[2]~3_combout ),
	.cin(gnd),
	.combout(\regBank|inst6|B3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst6|B3[2]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst6|B3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N21
dffeas \regBank|inst6|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst6|B3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst6|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst6|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst6|B3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N23
dffeas \regBank|inst4|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst4|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst4|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst4|B3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~520 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~520_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst4|B3 [2]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst6|B3 [2])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0] & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\regBank|inst6|B3 [2]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst4|B3 [2]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~520_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~520 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[2]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N5
dffeas \regBank|inst7|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst7|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst7|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst7|B3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N4
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~521 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~521_combout  = (\alu_b|kmux_b|A_bus[2]~520_combout  & (((\regBank|inst7|B3 [2]) # (\stage456_b|STAGE3_PIPELINE|busA [0])))) # (!\alu_b|kmux_b|A_bus[2]~520_combout  & (\regBank|inst5|B3 [2] & ((!\stage456_b|STAGE3_PIPELINE|busA 
// [0]))))

	.dataa(\regBank|inst5|B3 [2]),
	.datab(\alu_b|kmux_b|A_bus[2]~520_combout ),
	.datac(\regBank|inst7|B3 [2]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~521_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~521 .lut_mask = 16'hCCE2;
defparam \alu_b|kmux_b|A_bus[2]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N2
cycloneive_lcell_comb \regBank|inst37|B3[2]~feeder (
// Equation(s):
// \regBank|inst37|B3[2]~feeder_combout  = \regBank|inst66|data_bus[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[2]~3_combout ),
	.cin(gnd),
	.combout(\regBank|inst37|B3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst37|B3[2]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst37|B3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N3
dffeas \regBank|inst37|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst37|B3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst37|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst37|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst37|B3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N27
dffeas \regBank|inst39|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst39|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst39|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst39|B3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N28
cycloneive_lcell_comb \regBank|inst38|B3[2]~feeder (
// Equation(s):
// \regBank|inst38|B3[2]~feeder_combout  = \regBank|inst66|data_bus[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst38|B3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst38|B3[2]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst38|B3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N29
dffeas \regBank|inst38|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst38|B3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst38|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst38|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst38|B3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N9
dffeas \regBank|inst36|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst36|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst36|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst36|B3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N8
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~513 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~513_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & ((\stage456_b|STAGE3_PIPELINE|busA [1] & ((\regBank|inst36|B3 [2]))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & (\regBank|inst38|B3 [2])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [0] & (((!\stage456_b|STAGE3_PIPELINE|busA [1]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst38|B3 [2]),
	.datac(\regBank|inst36|B3 [2]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~513_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~513 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[2]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~514 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~514_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\alu_b|kmux_b|A_bus[2]~513_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[2]~513_combout  & ((\regBank|inst39|B3 [2]))) # 
// (!\alu_b|kmux_b|A_bus[2]~513_combout  & (\regBank|inst37|B3 [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datab(\regBank|inst37|B3 [2]),
	.datac(\regBank|inst39|B3 [2]),
	.datad(\alu_b|kmux_b|A_bus[2]~513_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~514_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~514 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[2]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N14
cycloneive_lcell_comb \regBank|inst2|B3[2]~feeder (
// Equation(s):
// \regBank|inst2|B3[2]~feeder_combout  = \regBank|inst66|data_bus[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst2|B3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst2|B3[2]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst2|B3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N15
dffeas \regBank|inst2|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst2|B3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst2|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst2|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst2|B3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N17
dffeas \regBank|inst3|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst3|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst3|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst3|B3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N10
cycloneive_lcell_comb \regBank|inst|B3[2]~feeder (
// Equation(s):
// \regBank|inst|B3[2]~feeder_combout  = \regBank|inst66|data_bus[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst|B3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst|B3[2]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst|B3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N11
dffeas \regBank|inst|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst|B3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst|B3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N13
dffeas \regBank|inst1|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst1|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst1|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst1|B3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~515 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~515_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & (\regBank|inst|B3 [2])) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst1|B3 [2]))))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] 
// & (((!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\regBank|inst|B3 [2]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\regBank|inst1|B3 [2]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~515_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~515 .lut_mask = 16'h88F3;
defparam \alu_b|kmux_b|A_bus[2]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~516 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~516_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[2]~515_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[2]~515_combout  & ((\regBank|inst3|B3 [2]))) # 
// (!\alu_b|kmux_b|A_bus[2]~515_combout  & (\regBank|inst2|B3 [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst2|B3 [2]),
	.datac(\regBank|inst3|B3 [2]),
	.datad(\alu_b|kmux_b|A_bus[2]~515_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~516_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~516 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[2]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N14
cycloneive_lcell_comb \regBank|inst34|B3[2]~feeder (
// Equation(s):
// \regBank|inst34|B3[2]~feeder_combout  = \regBank|inst66|data_bus[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst34|B3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst34|B3[2]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst34|B3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N15
dffeas \regBank|inst34|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst34|B3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst34|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst34|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst34|B3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N21
dffeas \regBank|inst35|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst35|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst35|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst35|B3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N26
cycloneive_lcell_comb \regBank|inst33|B3[2]~feeder (
// Equation(s):
// \regBank|inst33|B3[2]~feeder_combout  = \regBank|inst66|data_bus[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst33|B3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst33|B3[2]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst33|B3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N27
dffeas \regBank|inst33|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst33|B3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst33|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst33|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst33|B3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N17
dffeas \regBank|inst32|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst32|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst32|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst32|B3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~517 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~517_combout  = (\stage456_b|STAGE3_PIPELINE|busA [0] & (((\regBank|inst32|B3 [2] & \stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\regBank|inst33|B3 [2]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [1]))))

	.dataa(\regBank|inst33|B3 [2]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.datac(\regBank|inst32|B3 [2]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~517_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~517 .lut_mask = 16'hE233;
defparam \alu_b|kmux_b|A_bus[2]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N20
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~518 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~518_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & (((\alu_b|kmux_b|A_bus[2]~517_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [1] & ((\alu_b|kmux_b|A_bus[2]~517_combout  & ((\regBank|inst35|B3 [2]))) # 
// (!\alu_b|kmux_b|A_bus[2]~517_combout  & (\regBank|inst34|B3 [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datab(\regBank|inst34|B3 [2]),
	.datac(\regBank|inst35|B3 [2]),
	.datad(\alu_b|kmux_b|A_bus[2]~517_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~518_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~518 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[2]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~519 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~519_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[2]~518_combout ))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & (\alu_b|kmux_b|A_bus[2]~516_combout )))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [2] & (!\stage456_b|STAGE3_PIPELINE|busA [3]))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\alu_b|kmux_b|A_bus[2]~516_combout ),
	.datad(\alu_b|kmux_b|A_bus[2]~518_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~519_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~519 .lut_mask = 16'hB931;
defparam \alu_b|kmux_b|A_bus[2]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~522 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~522_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[2]~519_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[2]~519_combout  & (\alu_b|kmux_b|A_bus[2]~521_combout )) # 
// (!\alu_b|kmux_b|A_bus[2]~519_combout  & ((\alu_b|kmux_b|A_bus[2]~514_combout )))))

	.dataa(\alu_b|kmux_b|A_bus[2]~521_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\alu_b|kmux_b|A_bus[2]~514_combout ),
	.datad(\alu_b|kmux_b|A_bus[2]~519_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~522_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~522 .lut_mask = 16'hEE30;
defparam \alu_b|kmux_b|A_bus[2]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~533 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~533_combout  = (\alu_b|FF_A|out[5]~1_combout  & (((\alu_b|FF_A|out[5]~4_combout ) # (\alu_b|kmux_b|A_bus[2]~522_combout )))) # (!\alu_b|FF_A|out[5]~1_combout  & (\alu_b|kmux_b|A_bus[2]~532_combout  & (!\alu_b|FF_A|out[5]~4_combout 
// )))

	.dataa(\alu_b|kmux_b|A_bus[2]~532_combout ),
	.datab(\alu_b|FF_A|out[5]~1_combout ),
	.datac(\alu_b|FF_A|out[5]~4_combout ),
	.datad(\alu_b|kmux_b|A_bus[2]~522_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~533_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~533 .lut_mask = 16'hCEC2;
defparam \alu_b|kmux_b|A_bus[2]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N22
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~536 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~536_combout  = (\alu_b|FF_A|out[5]~4_combout  & ((\alu_b|kmux_b|A_bus[2]~533_combout  & (\alu_b|kmux_b|A_bus[2]~535_combout )) # (!\alu_b|kmux_b|A_bus[2]~533_combout  & ((\alu_b|kmux_b|A_bus[2]~512_combout ))))) # 
// (!\alu_b|FF_A|out[5]~4_combout  & (((\alu_b|kmux_b|A_bus[2]~533_combout ))))

	.dataa(\alu_b|FF_A|out[5]~4_combout ),
	.datab(\alu_b|kmux_b|A_bus[2]~535_combout ),
	.datac(\alu_b|kmux_b|A_bus[2]~512_combout ),
	.datad(\alu_b|kmux_b|A_bus[2]~533_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~536_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~536 .lut_mask = 16'hDDA0;
defparam \alu_b|kmux_b|A_bus[2]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
cycloneive_lcell_comb \regBank|inst31|B3[2]~feeder (
// Equation(s):
// \regBank|inst31|B3[2]~feeder_combout  = \regBank|inst66|data_bus[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[2]~3_combout ),
	.cin(gnd),
	.combout(\regBank|inst31|B3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst31|B3[2]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst31|B3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N15
dffeas \regBank|inst31|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst31|B3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst31|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst31|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst31|B3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N15
dffeas \regBank|inst23|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst23|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst23|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst23|B3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N4
cycloneive_lcell_comb \regBank|inst27|B3[2]~feeder (
// Equation(s):
// \regBank|inst27|B3[2]~feeder_combout  = \regBank|inst66|data_bus[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst27|B3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst27|B3[2]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst27|B3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N5
dffeas \regBank|inst27|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst27|B3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst27|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst27|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst27|B3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N3
dffeas \regBank|inst59|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst59|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst59|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst59|B3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N2
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~544 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~544_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\regBank|inst59|B3 [2] & \stage456_b|STAGE3_PIPELINE|busA [2])))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst27|B3 [2]) # ((!\stage456_b|STAGE3_PIPELINE|busA 
// [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst27|B3 [2]),
	.datac(\regBank|inst59|B3 [2]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~544_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~544 .lut_mask = 16'hE455;
defparam \alu_b|kmux_b|A_bus[2]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~545 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~545_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[2]~544_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[2]~544_combout  & (\regBank|inst31|B3 [2])) # 
// (!\alu_b|kmux_b|A_bus[2]~544_combout  & ((\regBank|inst23|B3 [2])))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst31|B3 [2]),
	.datac(\regBank|inst23|B3 [2]),
	.datad(\alu_b|kmux_b|A_bus[2]~544_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~545_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~545 .lut_mask = 16'hEE50;
defparam \alu_b|kmux_b|A_bus[2]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N20
cycloneive_lcell_comb \regBank|inst24|B3[2]~feeder (
// Equation(s):
// \regBank|inst24|B3[2]~feeder_combout  = \regBank|inst66|data_bus[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst24|B3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst24|B3[2]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst24|B3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N21
dffeas \regBank|inst24|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst24|B3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst24|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst24|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst24|B3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N15
dffeas \regBank|inst28|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst28|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst28|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst28|B3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N14
cycloneive_lcell_comb \regBank|inst20|B3[2]~feeder (
// Equation(s):
// \regBank|inst20|B3[2]~feeder_combout  = \regBank|inst66|data_bus[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[2]~3_combout ),
	.cin(gnd),
	.combout(\regBank|inst20|B3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst20|B3[2]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst20|B3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N15
dffeas \regBank|inst20|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst20|B3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst20|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst20|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst20|B3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N29
dffeas \regBank|inst56|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst56|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst56|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst56|B3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~541 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~541_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst56|B3 [2]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst20|B3 [2])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\regBank|inst20|B3 [2]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst56|B3 [2]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~541_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~541 .lut_mask = 16'hC0BB;
defparam \alu_b|kmux_b|A_bus[2]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N14
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~542 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~542_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[2]~541_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[2]~541_combout  & ((\regBank|inst28|B3 [2]))) # 
// (!\alu_b|kmux_b|A_bus[2]~541_combout  & (\regBank|inst24|B3 [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst24|B3 [2]),
	.datac(\regBank|inst28|B3 [2]),
	.datad(\alu_b|kmux_b|A_bus[2]~541_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~542_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~542 .lut_mask = 16'hFA44;
defparam \alu_b|kmux_b|A_bus[2]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
cycloneive_lcell_comb \regBank|inst21|B3[2]~feeder (
// Equation(s):
// \regBank|inst21|B3[2]~feeder_combout  = \regBank|inst66|data_bus[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst21|B3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst21|B3[2]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst21|B3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N11
dffeas \regBank|inst21|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst21|B3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst21|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst21|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst21|B3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N27
dffeas \regBank|inst29|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst29|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst29|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst29|B3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cycloneive_lcell_comb \regBank|inst57|B3[2]~feeder (
// Equation(s):
// \regBank|inst57|B3[2]~feeder_combout  = \regBank|inst66|data_bus[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst57|B3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst57|B3[2]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst57|B3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N29
dffeas \regBank|inst57|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst57|B3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst57|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst57|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst57|B3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N1
dffeas \regBank|inst25|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst25|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst25|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst25|B3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N0
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~539 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~539_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & ((\stage456_b|STAGE3_PIPELINE|busA [3] & (\regBank|inst57|B3 [2])) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\regBank|inst25|B3 [2]))))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [2] & (((!\stage456_b|STAGE3_PIPELINE|busA [3]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datab(\regBank|inst57|B3 [2]),
	.datac(\regBank|inst25|B3 [2]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~539_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~539 .lut_mask = 16'h88F5;
defparam \alu_b|kmux_b|A_bus[2]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~540 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~540_combout  = (\stage456_b|STAGE3_PIPELINE|busA [2] & (((\alu_b|kmux_b|A_bus[2]~539_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & ((\alu_b|kmux_b|A_bus[2]~539_combout  & ((\regBank|inst29|B3 [2]))) # 
// (!\alu_b|kmux_b|A_bus[2]~539_combout  & (\regBank|inst21|B3 [2]))))

	.dataa(\regBank|inst21|B3 [2]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.datac(\regBank|inst29|B3 [2]),
	.datad(\alu_b|kmux_b|A_bus[2]~539_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~540_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~540 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[2]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N20
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~543 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~543_combout  = (\stage456_b|STAGE3_PIPELINE|busA [1] & ((\stage456_b|STAGE3_PIPELINE|busA [0] & (\alu_b|kmux_b|A_bus[2]~542_combout )) # (!\stage456_b|STAGE3_PIPELINE|busA [0] & ((\alu_b|kmux_b|A_bus[2]~540_combout ))))) # 
// (!\stage456_b|STAGE3_PIPELINE|busA [1] & (((!\stage456_b|STAGE3_PIPELINE|busA [0]))))

	.dataa(\alu_b|kmux_b|A_bus[2]~542_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datac(\alu_b|kmux_b|A_bus[2]~540_combout ),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [0]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~543_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~543 .lut_mask = 16'h88F3;
defparam \alu_b|kmux_b|A_bus[2]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N16
cycloneive_lcell_comb \regBank|inst26|B3[2]~feeder (
// Equation(s):
// \regBank|inst26|B3[2]~feeder_combout  = \regBank|inst66|data_bus[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst26|B3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst26|B3[2]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst26|B3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N17
dffeas \regBank|inst26|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst26|B3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst26|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst26|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst26|B3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N27
dffeas \regBank|inst30|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst30|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst30|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst30|B3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N20
cycloneive_lcell_comb \regBank|inst22|B3[2]~feeder (
// Equation(s):
// \regBank|inst22|B3[2]~feeder_combout  = \regBank|inst66|data_bus[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBank|inst66|data_bus[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBank|inst22|B3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst22|B3[2]~feeder .lut_mask = 16'hF0F0;
defparam \regBank|inst22|B3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N21
dffeas \regBank|inst22|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst22|B3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst22|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst22|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst22|B3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N17
dffeas \regBank|inst58|B3[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBank|inst66|data_bus[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBank|inst66|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst58|B3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst58|B3[2] .is_wysiwyg = "true";
defparam \regBank|inst58|B3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N16
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~537 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~537_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & ((\stage456_b|STAGE3_PIPELINE|busA [2] & ((\regBank|inst58|B3 [2]))) # (!\stage456_b|STAGE3_PIPELINE|busA [2] & (\regBank|inst22|B3 [2])))) # (!\stage456_b|STAGE3_PIPELINE|busA 
// [3] & (((!\stage456_b|STAGE3_PIPELINE|busA [2]))))

	.dataa(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datab(\regBank|inst22|B3 [2]),
	.datac(\regBank|inst58|B3 [2]),
	.datad(\stage456_b|STAGE3_PIPELINE|busA [2]),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~537_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~537 .lut_mask = 16'hA0DD;
defparam \alu_b|kmux_b|A_bus[2]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~538 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~538_combout  = (\stage456_b|STAGE3_PIPELINE|busA [3] & (((\alu_b|kmux_b|A_bus[2]~537_combout )))) # (!\stage456_b|STAGE3_PIPELINE|busA [3] & ((\alu_b|kmux_b|A_bus[2]~537_combout  & ((\regBank|inst30|B3 [2]))) # 
// (!\alu_b|kmux_b|A_bus[2]~537_combout  & (\regBank|inst26|B3 [2]))))

	.dataa(\regBank|inst26|B3 [2]),
	.datab(\stage456_b|STAGE3_PIPELINE|busA [3]),
	.datac(\regBank|inst30|B3 [2]),
	.datad(\alu_b|kmux_b|A_bus[2]~537_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~538_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~538 .lut_mask = 16'hFC22;
defparam \alu_b|kmux_b|A_bus[2]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~546 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~546_combout  = (\alu_b|kmux_b|A_bus[2]~543_combout  & ((\alu_b|kmux_b|A_bus[2]~545_combout ) # ((\stage456_b|STAGE3_PIPELINE|busA [1])))) # (!\alu_b|kmux_b|A_bus[2]~543_combout  & (((!\stage456_b|STAGE3_PIPELINE|busA [1] & 
// \alu_b|kmux_b|A_bus[2]~538_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[2]~545_combout ),
	.datab(\alu_b|kmux_b|A_bus[2]~543_combout ),
	.datac(\stage456_b|STAGE3_PIPELINE|busA [1]),
	.datad(\alu_b|kmux_b|A_bus[2]~538_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~546_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~546 .lut_mask = 16'hCBC8;
defparam \alu_b|kmux_b|A_bus[2]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N28
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~547 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~547_combout  = (\alu_b|kmux_b|A_bus[15]~2_combout  & ((\alu_b|kmux_b|A_bus[2]~536_combout ) # ((\alu_b|kmux_b|A_bus[15]~1_combout  & \alu_b|kmux_b|A_bus[2]~546_combout )))) # (!\alu_b|kmux_b|A_bus[15]~2_combout  & 
// (\alu_b|kmux_b|A_bus[15]~1_combout  & ((\alu_b|kmux_b|A_bus[2]~546_combout ))))

	.dataa(\alu_b|kmux_b|A_bus[15]~2_combout ),
	.datab(\alu_b|kmux_b|A_bus[15]~1_combout ),
	.datac(\alu_b|kmux_b|A_bus[2]~536_combout ),
	.datad(\alu_b|kmux_b|A_bus[2]~546_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~547_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~547 .lut_mask = 16'hECA0;
defparam \alu_b|kmux_b|A_bus[2]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N24
cycloneive_lcell_comb \alu_b|kmux_b|A_bus[2]~548 (
// Equation(s):
// \alu_b|kmux_b|A_bus[2]~548_combout  = (\alu_b|kmux_b|A_bus[2]~547_combout ) # ((\stage456_b|inst|K_out [2] & \stage456_b|STAGE3_PIPELINE|KMx~q ))

	.dataa(gnd),
	.datab(\stage456_b|inst|K_out [2]),
	.datac(\stage456_b|STAGE3_PIPELINE|KMx~q ),
	.datad(\alu_b|kmux_b|A_bus[2]~547_combout ),
	.cin(gnd),
	.combout(\alu_b|kmux_b|A_bus[2]~548_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|kmux_b|A_bus[2]~548 .lut_mask = 16'hFFC0;
defparam \alu_b|kmux_b|A_bus[2]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N25
dffeas \alu_b|FF_A|out[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\alu_b|kmux_b|A_bus[2]~548_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_A|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_A|out[2] .is_wysiwyg = "true";
defparam \alu_b|FF_A|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
cycloneive_lcell_comb \alu_b|alu|Mux12~2 (
// Equation(s):
// \alu_b|alu|Mux12~2_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [0] & (\stage456_b|STAGE4_PIPELINE|ALUC [2] & \alu_b|alu|Add2~6_combout ))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [2]),
	.datac(gnd),
	.datad(\alu_b|alu|Add2~6_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux12~2 .lut_mask = 16'h8800;
defparam \alu_b|alu|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneive_lcell_comb \alu_b|alu|Mux12~4 (
// Equation(s):
// \alu_b|alu|Mux12~4_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [3] & (((\alu_b|alu|Mux12~2_combout ) # (\alu_b|alu|Mux4~2_combout )))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [3] & (\alu_b|alu|Mux12~3_combout  & ((!\alu_b|alu|Mux4~2_combout ))))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [3]),
	.datab(\alu_b|alu|Mux12~3_combout ),
	.datac(\alu_b|alu|Mux12~2_combout ),
	.datad(\alu_b|alu|Mux4~2_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux12~4 .lut_mask = 16'hAAE4;
defparam \alu_b|alu|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cycloneive_lcell_comb \alu_b|alu|Mux12~0 (
// Equation(s):
// \alu_b|alu|Mux12~0_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [0] & ((\stage456_b|STAGE4_PIPELINE|ALUC [1]) # ((\alu_b|alu|Add1~6_combout )))) # (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & (!\stage456_b|STAGE4_PIPELINE|ALUC [1] & (\alu_b|alu|Add0~6_combout 
// )))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datab(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.datac(\alu_b|alu|Add0~6_combout ),
	.datad(\alu_b|alu|Add1~6_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux12~0 .lut_mask = 16'hBA98;
defparam \alu_b|alu|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
cycloneive_lcell_comb \alu_b|alu|Mux12~1 (
// Equation(s):
// \alu_b|alu|Mux12~1_combout  = (\stage456_b|STAGE4_PIPELINE|ALUC [1] & ((\alu_b|FF_B|out [3] & ((\alu_b|FF_A|out [3]) # (!\alu_b|alu|Mux12~0_combout ))) # (!\alu_b|FF_B|out [3] & (\alu_b|FF_A|out [3] & !\alu_b|alu|Mux12~0_combout )))) # 
// (!\stage456_b|STAGE4_PIPELINE|ALUC [1] & (((\alu_b|alu|Mux12~0_combout ))))

	.dataa(\alu_b|FF_B|out [3]),
	.datab(\alu_b|FF_A|out [3]),
	.datac(\stage456_b|STAGE4_PIPELINE|ALUC [1]),
	.datad(\alu_b|alu|Mux12~0_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux12~1 .lut_mask = 16'h8FE0;
defparam \alu_b|alu|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N16
cycloneive_lcell_comb \alu_b|alu|Mux12~5 (
// Equation(s):
// \alu_b|alu|Mux12~5_combout  = (!\stage456_b|STAGE4_PIPELINE|ALUC [0] & ((\alu_b|alu|Add3~6_combout ) # (!\stage456_b|STAGE4_PIPELINE|ALUC [2])))

	.dataa(\stage456_b|STAGE4_PIPELINE|ALUC [0]),
	.datab(gnd),
	.datac(\alu_b|alu|Add3~6_combout ),
	.datad(\stage456_b|STAGE4_PIPELINE|ALUC [2]),
	.cin(gnd),
	.combout(\alu_b|alu|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux12~5 .lut_mask = 16'h5055;
defparam \alu_b|alu|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N22
cycloneive_lcell_comb \alu_b|alu|Mux12~6 (
// Equation(s):
// \alu_b|alu|Mux12~6_combout  = (\alu_b|alu|Mux4~2_combout  & ((\alu_b|alu|Mux12~4_combout  & ((\alu_b|alu|Mux12~5_combout ))) # (!\alu_b|alu|Mux12~4_combout  & (\alu_b|alu|Mux12~1_combout )))) # (!\alu_b|alu|Mux4~2_combout  & (\alu_b|alu|Mux12~4_combout ))

	.dataa(\alu_b|alu|Mux4~2_combout ),
	.datab(\alu_b|alu|Mux12~4_combout ),
	.datac(\alu_b|alu|Mux12~1_combout ),
	.datad(\alu_b|alu|Mux12~5_combout ),
	.cin(gnd),
	.combout(\alu_b|alu|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|alu|Mux12~6 .lut_mask = 16'hEC64;
defparam \alu_b|alu|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N30
cycloneive_lcell_comb \alu_b|FF_C|out[3]~1 (
// Equation(s):
// \alu_b|FF_C|out[3]~1_combout  = (\stage456_b|STAGE4_PIPELINE|SH [0] & ((\alu_b|alu|Mux13~6_combout ))) # (!\stage456_b|STAGE4_PIPELINE|SH [0] & (\alu_b|alu|Mux12~6_combout ))

	.dataa(\alu_b|alu|Mux12~6_combout ),
	.datab(\alu_b|alu|Mux13~6_combout ),
	.datac(gnd),
	.datad(\stage456_b|STAGE4_PIPELINE|SH [0]),
	.cin(gnd),
	.combout(\alu_b|FF_C|out[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b|FF_C|out[3]~1 .lut_mask = 16'hCCAA;
defparam \alu_b|FF_C|out[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N31
dffeas \alu_b|FF_C|out[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\alu_b|FF_C|out[3]~1_combout ),
	.asdata(\alu_b|alu|Mux11~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\stage456_b|STAGE4_PIPELINE|SH [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_b|FF_C|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_b|FF_C|out[3] .is_wysiwyg = "true";
defparam \alu_b|FF_C|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N4
cycloneive_lcell_comb \regBank|inst66|data_bus[3]~2 (
// Equation(s):
// \regBank|inst66|data_bus[3]~2_combout  = (\regBank|inst66|Equal0~1_combout  & ((\data_b|inst|altsyncram_component|auto_generated|q_a [3]))) # (!\regBank|inst66|Equal0~1_combout  & (\alu_b|FF_C|out [3]))

	.dataa(gnd),
	.datab(\alu_b|FF_C|out [3]),
	.datac(\data_b|inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\regBank|inst66|Equal0~1_combout ),
	.cin(gnd),
	.combout(\regBank|inst66|data_bus[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst66|data_bus[3]~2 .lut_mask = 16'hF0CC;
defparam \regBank|inst66|data_bus[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N18
cycloneive_lcell_comb \regBank|inst61|B3[3]~feeder (
// Equation(s):
// \regBank|inst61|B3[3]~feeder_combout  = \regBank|inst66|data_bus[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBank|inst66|data_bus[3]~2_combout ),
	.cin(gnd),
	.combout(\regBank|inst61|B3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBank|inst61|B3[3]~feeder .lut_mask = 16'hFF00;
defparam \regBank|inst61|B3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N19
dffeas \regBank|inst61|B3[3] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\regBank|inst61|B3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBank|inst66|E61~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBank|inst61|B3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBank|inst61|B3[3] .is_wysiwyg = "true";
defparam \regBank|inst61|B3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N26
cycloneive_lcell_comb \block1_b|Mux0~1 (
// Equation(s):
// \block1_b|Mux0~1_combout  = (!\regBank|inst61|B3 [3] & (!\regBank|inst61|B3 [4] & (!\regBank|inst61|B3 [1] & !\regBank|inst61|B3 [2])))

	.dataa(\regBank|inst61|B3 [3]),
	.datab(\regBank|inst61|B3 [4]),
	.datac(\regBank|inst61|B3 [1]),
	.datad(\regBank|inst61|B3 [2]),
	.cin(gnd),
	.combout(\block1_b|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \block1_b|Mux0~1 .lut_mask = 16'h0001;
defparam \block1_b|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N28
cycloneive_lcell_comb \block1_b|Mux0~3 (
// Equation(s):
// \block1_b|Mux0~3_combout  = (!\regBank|inst61|B3 [9] & (!\regBank|inst61|B3 [10] & (!\regBank|inst61|B3 [11] & !\regBank|inst61|B3 [8])))

	.dataa(\regBank|inst61|B3 [9]),
	.datab(\regBank|inst61|B3 [10]),
	.datac(\regBank|inst61|B3 [11]),
	.datad(\regBank|inst61|B3 [8]),
	.cin(gnd),
	.combout(\block1_b|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \block1_b|Mux0~3 .lut_mask = 16'h0001;
defparam \block1_b|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N8
cycloneive_lcell_comb \block1_b|Mux0~2 (
// Equation(s):
// \block1_b|Mux0~2_combout  = (!\regBank|inst61|B3 [6] & (!\regBank|inst61|B3 [0] & (!\regBank|inst61|B3 [7] & !\regBank|inst61|B3 [5])))

	.dataa(\regBank|inst61|B3 [6]),
	.datab(\regBank|inst61|B3 [0]),
	.datac(\regBank|inst61|B3 [7]),
	.datad(\regBank|inst61|B3 [5]),
	.cin(gnd),
	.combout(\block1_b|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \block1_b|Mux0~2 .lut_mask = 16'h0001;
defparam \block1_b|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N20
cycloneive_lcell_comb \block1_b|Mux0~4 (
// Equation(s):
// \block1_b|Mux0~4_combout  = (!\regBank|inst61|B3 [12] & (!\regBank|inst61|B3 [13] & (!\regBank|inst61|B3 [15] & !\regBank|inst61|B3 [14])))

	.dataa(\regBank|inst61|B3 [12]),
	.datab(\regBank|inst61|B3 [13]),
	.datac(\regBank|inst61|B3 [15]),
	.datad(\regBank|inst61|B3 [14]),
	.cin(gnd),
	.combout(\block1_b|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \block1_b|Mux0~4 .lut_mask = 16'h0001;
defparam \block1_b|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N12
cycloneive_lcell_comb \block1_b|Mux0~5 (
// Equation(s):
// \block1_b|Mux0~5_combout  = (\block1_b|Mux0~1_combout  & (\block1_b|Mux0~3_combout  & (\block1_b|Mux0~2_combout  & \block1_b|Mux0~4_combout )))

	.dataa(\block1_b|Mux0~1_combout ),
	.datab(\block1_b|Mux0~3_combout ),
	.datac(\block1_b|Mux0~2_combout ),
	.datad(\block1_b|Mux0~4_combout ),
	.cin(gnd),
	.combout(\block1_b|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \block1_b|Mux0~5 .lut_mask = 16'h8000;
defparam \block1_b|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N10
cycloneive_lcell_comb \block1_b|Mux0~0 (
// Equation(s):
// \block1_b|Mux0~0_combout  = (\inst_rom_b|altsyncram_component|auto_generated|q_a [18] & ((\regBank|inst61|B3 [15]) # (\inst_rom_b|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\regBank|inst61|B3 [15]),
	.datab(gnd),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\block1_b|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \block1_b|Mux0~0 .lut_mask = 16'hFA00;
defparam \block1_b|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N4
cycloneive_lcell_comb \block1_b|Mux0~6 (
// Equation(s):
// \block1_b|Mux0~6_combout  = (\inst_rom_b|altsyncram_component|auto_generated|q_a [17] & (((\alu_b|cy_b|CY_out~q ) # (!\block1_b|Mux0~0_combout )))) # (!\inst_rom_b|altsyncram_component|auto_generated|q_a [17] & (\block1_b|Mux0~5_combout  & 
// ((\block1_b|Mux0~0_combout ))))

	.dataa(\block1_b|Mux0~5_combout ),
	.datab(\alu_b|cy_b|CY_out~q ),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [17]),
	.datad(\block1_b|Mux0~0_combout ),
	.cin(gnd),
	.combout(\block1_b|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \block1_b|Mux0~6 .lut_mask = 16'hCAF0;
defparam \block1_b|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N30
cycloneive_lcell_comb \block1_b|Mux0~7 (
// Equation(s):
// \block1_b|Mux0~7_combout  = (\inst_rom_b|altsyncram_component|auto_generated|q_a [19] & ((\block1_b|Mux0~6_combout  & ((\block1_b|Mux0~0_combout ))) # (!\block1_b|Mux0~6_combout  & (!\inst_rom_b|altsyncram_component|auto_generated|q_a [16])))) # 
// (!\inst_rom_b|altsyncram_component|auto_generated|q_a [19] & (\inst_rom_b|altsyncram_component|auto_generated|q_a [16] & (!\block1_b|Mux0~6_combout  & !\block1_b|Mux0~0_combout )))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [19]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [16]),
	.datac(\block1_b|Mux0~6_combout ),
	.datad(\block1_b|Mux0~0_combout ),
	.cin(gnd),
	.combout(\block1_b|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \block1_b|Mux0~7 .lut_mask = 16'hA206;
defparam \block1_b|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N24
cycloneive_lcell_comb \ifu_rev_b|mux_jmp2_b|out[5]~0 (
// Equation(s):
// \ifu_rev_b|mux_jmp2_b|out[5]~0_combout  = (\stage456_b|inst1|inst|H1~2_combout ) # ((\and_1~combout  & \block1_b|Mux0~7_combout ))

	.dataa(gnd),
	.datab(\and_1~combout ),
	.datac(\block1_b|Mux0~7_combout ),
	.datad(\stage456_b|inst1|inst|H1~2_combout ),
	.cin(gnd),
	.combout(\ifu_rev_b|mux_jmp2_b|out[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ifu_rev_b|mux_jmp2_b|out[5]~0 .lut_mask = 16'hFFC0;
defparam \ifu_rev_b|mux_jmp2_b|out[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N24
cycloneive_lcell_comb \ifu_rev_b|mux_jmp2_b|out[0]~2 (
// Equation(s):
// \ifu_rev_b|mux_jmp2_b|out[0]~2_combout  = (\ifu_rev_b|mux_jmp2_b|out[5]~0_combout  & (((\ifu_rev_b|mux_jmp2_b|out[5]~1_combout )))) # (!\ifu_rev_b|mux_jmp2_b|out[5]~0_combout  & ((\ifu_rev_b|mux_jmp2_b|out[5]~1_combout  & 
// (\inst_rom_b|altsyncram_component|auto_generated|q_a [0])) # (!\ifu_rev_b|mux_jmp2_b|out[5]~1_combout  & ((\ifu_rev_b|inc_b|out[0]~0_combout )))))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [0]),
	.datab(\ifu_rev_b|inc_b|out[0]~0_combout ),
	.datac(\ifu_rev_b|mux_jmp2_b|out[5]~0_combout ),
	.datad(\ifu_rev_b|mux_jmp2_b|out[5]~1_combout ),
	.cin(gnd),
	.combout(\ifu_rev_b|mux_jmp2_b|out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ifu_rev_b|mux_jmp2_b|out[0]~2 .lut_mask = 16'hFA0C;
defparam \ifu_rev_b|mux_jmp2_b|out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N22
cycloneive_lcell_comb \ifu_rev_b|mux_jmp2_b|out[0]~3 (
// Equation(s):
// \ifu_rev_b|mux_jmp2_b|out[0]~3_combout  = (\ifu_rev_b|mux_jmp2_b|out[5]~0_combout  & ((\ifu_rev_b|mux_jmp2_b|out[0]~2_combout  & (\stackb|inst|altsyncram_component|auto_generated|q_a [0])) # (!\ifu_rev_b|mux_jmp2_b|out[0]~2_combout  & ((\ifu_rev_b|PrC_b|q 
// [0]))))) # (!\ifu_rev_b|mux_jmp2_b|out[5]~0_combout  & (((\ifu_rev_b|mux_jmp2_b|out[0]~2_combout ))))

	.dataa(\ifu_rev_b|mux_jmp2_b|out[5]~0_combout ),
	.datab(\stackb|inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\ifu_rev_b|PrC_b|q [0]),
	.datad(\ifu_rev_b|mux_jmp2_b|out[0]~2_combout ),
	.cin(gnd),
	.combout(\ifu_rev_b|mux_jmp2_b|out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ifu_rev_b|mux_jmp2_b|out[0]~3 .lut_mask = 16'hDDA0;
defparam \ifu_rev_b|mux_jmp2_b|out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N8
cycloneive_lcell_comb and_1(
// Equation(s):
// \and_1~combout  = (!\inst_rom_b|altsyncram_component|auto_generated|q_a [17] & (!\inst_rom_b|altsyncram_component|auto_generated|q_a [16] & (\inst_rom_b|altsyncram_component|auto_generated|q_a [19] & !\inst_rom_b|altsyncram_component|auto_generated|q_a 
// [18])))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [17]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [16]),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [19]),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\and_1~combout ),
	.cout());
// synopsys translate_off
defparam and_1.lut_mask = 16'h0010;
defparam and_1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N20
cycloneive_lcell_comb \inst1|mir1_b|WideOr2~0 (
// Equation(s):
// \inst1|mir1_b|WideOr2~0_combout  = (\inst_rom_b|altsyncram_component|auto_generated|q_a [18] & (((\inst_rom_b|altsyncram_component|auto_generated|q_a [19])))) # (!\inst_rom_b|altsyncram_component|auto_generated|q_a [18] & 
// (!\inst_rom_b|altsyncram_component|auto_generated|q_a [17] & (\inst_rom_b|altsyncram_component|auto_generated|q_a [16] $ (\inst_rom_b|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [16]),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [19]),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst1|mir1_b|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|mir1_b|WideOr2~0 .lut_mask = 16'hA0B4;
defparam \inst1|mir1_b|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N26
cycloneive_lcell_comb \inst1|mux3_b|out[6]~4 (
// Equation(s):
// \inst1|mux3_b|out[6]~4_combout  = (!\inst_rom_b|altsyncram_component|auto_generated|q_a [11] & (\inst_rom_b|altsyncram_component|auto_generated|q_a [8] & (\inst_rom_b|altsyncram_component|auto_generated|q_a [9] & 
// \inst_rom_b|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [11]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [8]),
	.datac(\inst_rom_b|altsyncram_component|auto_generated|q_a [9]),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\inst1|mux3_b|out[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|mux3_b|out[6]~4 .lut_mask = 16'h4000;
defparam \inst1|mux3_b|out[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N8
cycloneive_lcell_comb \inst1|mux3_b|out[6]~5 (
// Equation(s):
// \inst1|mux3_b|out[6]~5_combout  = (!\inst1|band3_b~0_combout  & ((\inst1|band2_b~0_combout  & ((\inst1|mux3_b|out[6]~4_combout ))) # (!\inst1|band2_b~0_combout  & (!\inst1|mir2_b|Decoder0~0_combout ))))

	.dataa(\inst1|band2_b~0_combout ),
	.datab(\inst1|band3_b~0_combout ),
	.datac(\inst1|mir2_b|Decoder0~0_combout ),
	.datad(\inst1|mux3_b|out[6]~4_combout ),
	.cin(gnd),
	.combout(\inst1|mux3_b|out[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|mux3_b|out[6]~5 .lut_mask = 16'h2301;
defparam \inst1|mux3_b|out[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N22
cycloneive_lcell_comb \inst1|mux3_b|out[6]~6 (
// Equation(s):
// \inst1|mux3_b|out[6]~6_combout  = (\inst1|mux3_b|out[6]~5_combout ) # ((\inst_rom_b|altsyncram_component|auto_generated|q_a [18] & (\inst_rom_b|altsyncram_component|auto_generated|q_a [16] & \inst_rom_b|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\inst_rom_b|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst_rom_b|altsyncram_component|auto_generated|q_a [16]),
	.datac(\inst1|mux3_b|out[6]~5_combout ),
	.datad(\inst_rom_b|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst1|mux3_b|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|mux3_b|out[6]~6 .lut_mask = 16'hF8F0;
defparam \inst1|mux3_b|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N24
cycloneive_lcell_comb \inst1|mux3_b|out[3]~10 (
// Equation(s):
// \inst1|mux3_b|out[3]~10_combout  = (\inst1|band3_b~0_combout  & (\inst1|mir1_b|WideOr3~0_combout )) # (!\inst1|band3_b~0_combout  & ((!\inst1|mux2_b|out[3]~2_combout )))

	.dataa(\inst1|mir1_b|WideOr3~0_combout ),
	.datab(\inst1|band3_b~0_combout ),
	.datac(gnd),
	.datad(\inst1|mux2_b|out[3]~2_combout ),
	.cin(gnd),
	.combout(\inst1|mux3_b|out[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|mux3_b|out[3]~10 .lut_mask = 16'h88BB;
defparam \inst1|mux3_b|out[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N28
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|T[6]~0 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|T[6]~0_combout  = (!\stage456_b|inst1|inst|H1~3_combout  & (!\stage456_b|inst1|inst2|H2~9_combout  & \inst1|mir1_b|WideOr2~0_combout ))

	.dataa(\stage456_b|inst1|inst|H1~3_combout ),
	.datab(gnd),
	.datac(\stage456_b|inst1|inst2|H2~9_combout ),
	.datad(\inst1|mir1_b|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|T[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|T[6]~0 .lut_mask = 16'h0500;
defparam \stage456_b|UC_3_BLOCK|T[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N26
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|T[4]~2 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|T[4]~2_combout  = (!\stage456_b|inst1|inst|H1~3_combout  & (!\stage456_b|inst1|inst2|H2~9_combout  & \inst1|mux3_b|out[6]~6_combout ))

	.dataa(\stage456_b|inst1|inst|H1~3_combout ),
	.datab(gnd),
	.datac(\stage456_b|inst1|inst2|H2~9_combout ),
	.datad(\inst1|mux3_b|out[6]~6_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|T[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|T[4]~2 .lut_mask = 16'h0500;
defparam \stage456_b|UC_3_BLOCK|T[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N20
cycloneive_lcell_comb \stage456_b|UC_3_BLOCK|T[0]~6 (
// Equation(s):
// \stage456_b|UC_3_BLOCK|T[0]~6_combout  = (!\stage456_b|inst1|inst|H1~2_combout  & \inst1|mux3_b|out[2]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\stage456_b|inst1|inst|H1~2_combout ),
	.datad(\inst1|mux3_b|out[2]~12_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_3_BLOCK|T[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_3_BLOCK|T[0]~6 .lut_mask = 16'h0F00;
defparam \stage456_b|UC_3_BLOCK|T[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N29
dffeas \stage456_b|STAGE3_PIPELINE|T[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_3_BLOCK|T[6]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE3_PIPELINE|T [6]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE3_PIPELINE|T[6] .is_wysiwyg = "true";
defparam \stage456_b|STAGE3_PIPELINE|T[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N16
cycloneive_lcell_comb \stage456_b|UC_1_BLOCK|T[6]~0 (
// Equation(s):
// \stage456_b|UC_1_BLOCK|T[6]~0_combout  = (!\stage456_b|inst1|inst2|H2~9_combout  & \stage456_b|STAGE3_PIPELINE|T [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\stage456_b|inst1|inst2|H2~9_combout ),
	.datad(\stage456_b|STAGE3_PIPELINE|T [6]),
	.cin(gnd),
	.combout(\stage456_b|UC_1_BLOCK|T[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_1_BLOCK|T[6]~0 .lut_mask = 16'h0F00;
defparam \stage456_b|UC_1_BLOCK|T[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N27
dffeas \stage456_b|STAGE3_PIPELINE|T[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_3_BLOCK|T[4]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stage456_b|inst1|inst2|H2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE3_PIPELINE|T [4]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE3_PIPELINE|T[4] .is_wysiwyg = "true";
defparam \stage456_b|STAGE3_PIPELINE|T[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N8
cycloneive_lcell_comb \stage456_b|UC_1_BLOCK|T[4]~2 (
// Equation(s):
// \stage456_b|UC_1_BLOCK|T[4]~2_combout  = (\stage456_b|STAGE3_PIPELINE|T [4] & !\stage456_b|inst1|inst2|H2~9_combout )

	.dataa(\stage456_b|STAGE3_PIPELINE|T [4]),
	.datab(gnd),
	.datac(\stage456_b|inst1|inst2|H2~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\stage456_b|UC_1_BLOCK|T[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_1_BLOCK|T[4]~2 .lut_mask = 16'h0A0A;
defparam \stage456_b|UC_1_BLOCK|T[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N16
cycloneive_lcell_comb \stage456_b|UC_1_BLOCK|T[2]~4 (
// Equation(s):
// \stage456_b|UC_1_BLOCK|T[2]~4_combout  = (!\stage456_b|inst1|inst2|H2~7_combout  & (\stage456_b|STAGE3_PIPELINE|T [2] & (!\stage456_b|inst1|inst2|H2~3_combout  & !\stage456_b|inst1|inst2|H2~8_combout )))

	.dataa(\stage456_b|inst1|inst2|H2~7_combout ),
	.datab(\stage456_b|STAGE3_PIPELINE|T [2]),
	.datac(\stage456_b|inst1|inst2|H2~3_combout ),
	.datad(\stage456_b|inst1|inst2|H2~8_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_1_BLOCK|T[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_1_BLOCK|T[2]~4 .lut_mask = 16'h0004;
defparam \stage456_b|UC_1_BLOCK|T[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N8
cycloneive_lcell_comb \stage456_b|UC_1_BLOCK|T[0]~6 (
// Equation(s):
// \stage456_b|UC_1_BLOCK|T[0]~6_combout  = (\stage456_b|STAGE3_PIPELINE|T [0] & !\stage456_b|inst1|inst2|H2~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\stage456_b|STAGE3_PIPELINE|T [0]),
	.datad(\stage456_b|inst1|inst2|H2~9_combout ),
	.cin(gnd),
	.combout(\stage456_b|UC_1_BLOCK|T[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|UC_1_BLOCK|T[0]~6 .lut_mask = 16'h00F0;
defparam \stage456_b|UC_1_BLOCK|T[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N17
dffeas \stage456_b|STAGE4_PIPELINE|T[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_1_BLOCK|T[6]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE4_PIPELINE|T [6]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE4_PIPELINE|T[6] .is_wysiwyg = "true";
defparam \stage456_b|STAGE4_PIPELINE|T[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N9
dffeas \stage456_b|STAGE4_PIPELINE|T[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_1_BLOCK|T[4]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE4_PIPELINE|T [4]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE4_PIPELINE|T[4] .is_wysiwyg = "true";
defparam \stage456_b|STAGE4_PIPELINE|T[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N17
dffeas \stage456_b|STAGE4_PIPELINE|T[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_1_BLOCK|T[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE4_PIPELINE|T [2]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE4_PIPELINE|T[2] .is_wysiwyg = "true";
defparam \stage456_b|STAGE4_PIPELINE|T[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N9
dffeas \stage456_b|STAGE4_PIPELINE|T[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|UC_1_BLOCK|T[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE4_PIPELINE|T [0]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE4_PIPELINE|T[0] .is_wysiwyg = "true";
defparam \stage456_b|STAGE4_PIPELINE|T[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N14
cycloneive_lcell_comb \stage456_b|STAGE5_PIPELINE|T[6]~feeder (
// Equation(s):
// \stage456_b|STAGE5_PIPELINE|T[6]~feeder_combout  = \stage456_b|STAGE4_PIPELINE|T [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\stage456_b|STAGE4_PIPELINE|T [6]),
	.cin(gnd),
	.combout(\stage456_b|STAGE5_PIPELINE|T[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|STAGE5_PIPELINE|T[6]~feeder .lut_mask = 16'hFF00;
defparam \stage456_b|STAGE5_PIPELINE|T[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N15
dffeas \stage456_b|STAGE5_PIPELINE|T[6] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|STAGE5_PIPELINE|T[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE5_PIPELINE|T [6]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE5_PIPELINE|T[6] .is_wysiwyg = "true";
defparam \stage456_b|STAGE5_PIPELINE|T[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N13
dffeas \stage456_b|STAGE5_PIPELINE|T[5] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\stage456_b|STAGE4_PIPELINE|T [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE5_PIPELINE|T [5]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE5_PIPELINE|T[5] .is_wysiwyg = "true";
defparam \stage456_b|STAGE5_PIPELINE|T[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N7
dffeas \stage456_b|STAGE5_PIPELINE|T[4] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\stage456_b|STAGE4_PIPELINE|T [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE5_PIPELINE|T [4]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE5_PIPELINE|T[4] .is_wysiwyg = "true";
defparam \stage456_b|STAGE5_PIPELINE|T[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N24
cycloneive_lcell_comb \stage456_b|STAGE5_PIPELINE|T[2]~feeder (
// Equation(s):
// \stage456_b|STAGE5_PIPELINE|T[2]~feeder_combout  = \stage456_b|STAGE4_PIPELINE|T [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\stage456_b|STAGE4_PIPELINE|T [2]),
	.cin(gnd),
	.combout(\stage456_b|STAGE5_PIPELINE|T[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|STAGE5_PIPELINE|T[2]~feeder .lut_mask = 16'hFF00;
defparam \stage456_b|STAGE5_PIPELINE|T[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N25
dffeas \stage456_b|STAGE5_PIPELINE|T[2] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|STAGE5_PIPELINE|T[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE5_PIPELINE|T [2]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE5_PIPELINE|T[2] .is_wysiwyg = "true";
defparam \stage456_b|STAGE5_PIPELINE|T[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N16
cycloneive_lcell_comb \stage456_b|STAGE5_PIPELINE|T[0]~feeder (
// Equation(s):
// \stage456_b|STAGE5_PIPELINE|T[0]~feeder_combout  = \stage456_b|STAGE4_PIPELINE|T [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\stage456_b|STAGE4_PIPELINE|T [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\stage456_b|STAGE5_PIPELINE|T[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \stage456_b|STAGE5_PIPELINE|T[0]~feeder .lut_mask = 16'hF0F0;
defparam \stage456_b|STAGE5_PIPELINE|T[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y24_N17
dffeas \stage456_b|STAGE5_PIPELINE|T[0] (
	.clk(\CLOCK_in~inputclkctrl_outclk ),
	.d(\stage456_b|STAGE5_PIPELINE|T[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stage456_b|STAGE5_PIPELINE|T [0]),
	.prn(vcc));
// synopsys translate_off
defparam \stage456_b|STAGE5_PIPELINE|T[0] .is_wysiwyg = "true";
defparam \stage456_b|STAGE5_PIPELINE|T[0] .power_up = "low";
// synopsys translate_on

assign aux_PULL = \aux_PULL~output_o ;

assign aux_JMP_signal = \aux_JMP_signal~output_o ;

assign aux_H1 = \aux_H1~output_o ;

assign H2 = \H2~output_o ;

assign aux_A3rd[5] = \aux_A3rd[5]~output_o ;

assign aux_A3rd[4] = \aux_A3rd[4]~output_o ;

assign aux_A3rd[3] = \aux_A3rd[3]~output_o ;

assign aux_A3rd[2] = \aux_A3rd[2]~output_o ;

assign aux_A3rd[1] = \aux_A3rd[1]~output_o ;

assign aux_A3rd[0] = \aux_A3rd[0]~output_o ;

assign aux_C4th[5] = \aux_C4th[5]~output_o ;

assign aux_C4th[4] = \aux_C4th[4]~output_o ;

assign aux_C4th[3] = \aux_C4th[3]~output_o ;

assign aux_C4th[2] = \aux_C4th[2]~output_o ;

assign aux_C4th[1] = \aux_C4th[1]~output_o ;

assign aux_C4th[0] = \aux_C4th[0]~output_o ;

assign aux_C5th[5] = \aux_C5th[5]~output_o ;

assign aux_C5th[4] = \aux_C5th[4]~output_o ;

assign aux_C5th[3] = \aux_C5th[3]~output_o ;

assign aux_C5th[2] = \aux_C5th[2]~output_o ;

assign aux_C5th[1] = \aux_C5th[1]~output_o ;

assign aux_C5th[0] = \aux_C5th[0]~output_o ;

assign aux_ROM_INST[19] = \aux_ROM_INST[19]~output_o ;

assign aux_ROM_INST[18] = \aux_ROM_INST[18]~output_o ;

assign aux_ROM_INST[17] = \aux_ROM_INST[17]~output_o ;

assign aux_ROM_INST[16] = \aux_ROM_INST[16]~output_o ;

assign aux_ROM_INST[15] = \aux_ROM_INST[15]~output_o ;

assign aux_ROM_INST[14] = \aux_ROM_INST[14]~output_o ;

assign aux_ROM_INST[13] = \aux_ROM_INST[13]~output_o ;

assign aux_ROM_INST[12] = \aux_ROM_INST[12]~output_o ;

assign aux_ROM_INST[11] = \aux_ROM_INST[11]~output_o ;

assign aux_ROM_INST[10] = \aux_ROM_INST[10]~output_o ;

assign aux_ROM_INST[9] = \aux_ROM_INST[9]~output_o ;

assign aux_ROM_INST[8] = \aux_ROM_INST[8]~output_o ;

assign aux_ROM_INST[7] = \aux_ROM_INST[7]~output_o ;

assign aux_ROM_INST[6] = \aux_ROM_INST[6]~output_o ;

assign aux_ROM_INST[5] = \aux_ROM_INST[5]~output_o ;

assign aux_ROM_INST[4] = \aux_ROM_INST[4]~output_o ;

assign aux_ROM_INST[3] = \aux_ROM_INST[3]~output_o ;

assign aux_ROM_INST[2] = \aux_ROM_INST[2]~output_o ;

assign aux_ROM_INST[1] = \aux_ROM_INST[1]~output_o ;

assign aux_ROM_INST[0] = \aux_ROM_INST[0]~output_o ;

assign aux_S2_PC[15] = \aux_S2_PC[15]~output_o ;

assign aux_S2_PC[14] = \aux_S2_PC[14]~output_o ;

assign aux_S2_PC[13] = \aux_S2_PC[13]~output_o ;

assign aux_S2_PC[12] = \aux_S2_PC[12]~output_o ;

assign aux_S2_PC[11] = \aux_S2_PC[11]~output_o ;

assign aux_S2_PC[10] = \aux_S2_PC[10]~output_o ;

assign aux_S2_PC[9] = \aux_S2_PC[9]~output_o ;

assign aux_S2_PC[8] = \aux_S2_PC[8]~output_o ;

assign aux_S2_PC[7] = \aux_S2_PC[7]~output_o ;

assign aux_S2_PC[6] = \aux_S2_PC[6]~output_o ;

assign aux_S2_PC[5] = \aux_S2_PC[5]~output_o ;

assign aux_S2_PC[4] = \aux_S2_PC[4]~output_o ;

assign aux_S2_PC[3] = \aux_S2_PC[3]~output_o ;

assign aux_S2_PC[2] = \aux_S2_PC[2]~output_o ;

assign aux_S2_PC[1] = \aux_S2_PC[1]~output_o ;

assign aux_S2_PC[0] = \aux_S2_PC[0]~output_o ;

assign aux_T[6] = \aux_T[6]~output_o ;

assign aux_T[5] = \aux_T[5]~output_o ;

assign aux_T[4] = \aux_T[4]~output_o ;

assign aux_T[3] = \aux_T[3]~output_o ;

assign aux_T[2] = \aux_T[2]~output_o ;

assign aux_T[1] = \aux_T[1]~output_o ;

assign aux_T[0] = \aux_T[0]~output_o ;

assign aux_T2NOP[6] = \aux_T2NOP[6]~output_o ;

assign aux_T2NOP[5] = \aux_T2NOP[5]~output_o ;

assign aux_T2NOP[4] = \aux_T2NOP[4]~output_o ;

assign aux_T2NOP[3] = \aux_T2NOP[3]~output_o ;

assign aux_T2NOP[2] = \aux_T2NOP[2]~output_o ;

assign aux_T2NOP[1] = \aux_T2NOP[1]~output_o ;

assign aux_T2NOP[0] = \aux_T2NOP[0]~output_o ;

assign aux_T3NOP[6] = \aux_T3NOP[6]~output_o ;

assign aux_T3NOP[5] = \aux_T3NOP[5]~output_o ;

assign aux_T3NOP[4] = \aux_T3NOP[4]~output_o ;

assign aux_T3NOP[3] = \aux_T3NOP[3]~output_o ;

assign aux_T3NOP[2] = \aux_T3NOP[2]~output_o ;

assign aux_T3NOP[1] = \aux_T3NOP[1]~output_o ;

assign aux_T3NOP[0] = \aux_T3NOP[0]~output_o ;

assign aux_T3rd[6] = \aux_T3rd[6]~output_o ;

assign aux_T3rd[5] = \aux_T3rd[5]~output_o ;

assign aux_T3rd[4] = \aux_T3rd[4]~output_o ;

assign aux_T3rd[3] = \aux_T3rd[3]~output_o ;

assign aux_T3rd[2] = \aux_T3rd[2]~output_o ;

assign aux_T3rd[1] = \aux_T3rd[1]~output_o ;

assign aux_T3rd[0] = \aux_T3rd[0]~output_o ;

assign aux_T4th[6] = \aux_T4th[6]~output_o ;

assign aux_T4th[5] = \aux_T4th[5]~output_o ;

assign aux_T4th[4] = \aux_T4th[4]~output_o ;

assign aux_T4th[3] = \aux_T4th[3]~output_o ;

assign aux_T4th[2] = \aux_T4th[2]~output_o ;

assign aux_T4th[1] = \aux_T4th[1]~output_o ;

assign aux_T4th[0] = \aux_T4th[0]~output_o ;

assign aux_T5th[6] = \aux_T5th[6]~output_o ;

assign aux_T5th[5] = \aux_T5th[5]~output_o ;

assign aux_T5th[4] = \aux_T5th[4]~output_o ;

assign aux_T5th[3] = \aux_T5th[3]~output_o ;

assign aux_T5th[2] = \aux_T5th[2]~output_o ;

assign aux_T5th[1] = \aux_T5th[1]~output_o ;

assign aux_T5th[0] = \aux_T5th[0]~output_o ;

assign W_reg[15] = \W_reg[15]~output_o ;

assign W_reg[14] = \W_reg[14]~output_o ;

assign W_reg[13] = \W_reg[13]~output_o ;

assign W_reg[12] = \W_reg[12]~output_o ;

assign W_reg[11] = \W_reg[11]~output_o ;

assign W_reg[10] = \W_reg[10]~output_o ;

assign W_reg[9] = \W_reg[9]~output_o ;

assign W_reg[8] = \W_reg[8]~output_o ;

assign W_reg[7] = \W_reg[7]~output_o ;

assign W_reg[6] = \W_reg[6]~output_o ;

assign W_reg[5] = \W_reg[5]~output_o ;

assign W_reg[4] = \W_reg[4]~output_o ;

assign W_reg[3] = \W_reg[3]~output_o ;

assign W_reg[2] = \W_reg[2]~output_o ;

assign W_reg[1] = \W_reg[1]~output_o ;

assign W_reg[0] = \W_reg[0]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
