Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr  8 20:29:29 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (62)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (62)
--------------------------------
 There are 62 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.880        0.000                      0                 1564        0.101        0.000                      0                 1564       54.305        0.000                       0                   578  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.880        0.000                      0                 1560        0.101        0.000                      0                 1560       54.305        0.000                       0                   578  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.872        0.000                      0                    4        1.149        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.458ns  (logic 60.342ns (57.767%)  route 44.116ns (42.233%))
  Logic Levels:           323  (CARRY4=288 LUT2=2 LUT3=24 LUT4=2 LUT5=4 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 116.010 - 111.111 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X57Y24         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDSE (Prop_fdse_C_Q)         0.456     5.591 f  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=92, routed)          2.589     8.180    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X62Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.304 f  sm/D_decrease_timer_q_i_74/O
                         net (fo=9, routed)           0.981     9.286    sm/D_decrease_timer_q_i_74_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.410 r  sm/ram_reg_i_133/O
                         net (fo=5, routed)           1.430    10.840    sm/ram_reg_i_133_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I2_O)        0.124    10.964 r  sm/ram_reg_i_136/O
                         net (fo=1, routed)           0.000    10.964    sm/ram_reg_i_136_n_0
    SLICE_X56Y5          MUXF7 (Prop_muxf7_I1_O)      0.214    11.178 r  sm/ram_reg_i_119/O
                         net (fo=5, routed)           0.655    11.833    sm/M_sm_rd2[0]
    SLICE_X57Y15         LUT5 (Prop_lut5_I3_O)        0.297    12.130 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=121, routed)         1.551    13.681    sm/M_alum_b[0]
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.805 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.805    alum/S[0]
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.337 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.337    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.451 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.451    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.565    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.679 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    14.679    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.793 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.793    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.907 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.907    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.021 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.009    15.030    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.144 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    15.144    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.415 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.192    16.606    alum/temp_out0[31]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.373    16.979 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.979    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.529 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.529    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.643 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.643    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.757 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.757    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.871 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.871    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.985 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.985    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.099 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.099    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.213 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.009    18.222    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.336 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.336    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.493 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          0.948    19.442    alum/temp_out0[30]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    19.771 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    19.771    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.321 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.321    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.435 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.435    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.549 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.549    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.663 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.663    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.777 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.777    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.891 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.891    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.005 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.009    21.014    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.128 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.128    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.285 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.187    22.471    alum/temp_out0[29]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    22.800 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    22.800    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.350 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.350    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.464 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    23.464    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.578 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    23.578    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.692 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.692    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.806 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.806    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.920 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.920    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.034 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    24.043    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.157 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.157    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.314 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.009    25.323    alum/temp_out0[28]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    25.652 r  alum/D_registers_q[7][27]_i_92/O
                         net (fo=1, routed)           0.000    25.652    alum/D_registers_q[7][27]_i_92_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.185 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    26.185    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.302 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.302    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.419 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.419    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.536 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    26.536    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.653 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    26.653    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.770 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    26.770    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.887 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.887    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.004 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.009    27.014    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.170 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          0.952    28.122    alum/temp_out0[27]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.332    28.454 r  alum/D_registers_q[7][26]_i_60/O
                         net (fo=1, routed)           0.000    28.454    alum/D_registers_q[7][26]_i_60_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.004 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    29.004    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.118 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.118    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.232 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.232    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.346 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.346    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.460 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.460    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.574 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.574    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.688 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.688    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.802 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.009    29.811    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.968 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          1.030    30.998    alum/temp_out0[26]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.329    31.327 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    31.327    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.877 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.877    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.991 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.991    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.105 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.105    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.219 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.219    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.333 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    32.333    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.447 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.447    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.561 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.561    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.675 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.009    32.684    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.841 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          1.003    33.845    alum/temp_out0[25]
    SLICE_X42Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    34.645 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    34.645    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.762 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.762    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.879 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.879    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.996 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.996    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.113 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.113    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.230 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.230    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.347 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.347    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.464 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.009    35.473    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.630 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.909    36.539    alum/temp_out0[24]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.332    36.871 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    36.871    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.421 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.421    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.535 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.535    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.648 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.648    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.762 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.762    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.876 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.876    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.990 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.990    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.104 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.104    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.218 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    38.228    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.385 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.940    39.325    alum/temp_out0[23]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.329    39.654 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    39.654    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.204 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    40.204    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.318 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    40.318    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.432 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    40.432    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.546 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.546    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.660 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.660    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.774 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.009    40.783    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.897 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.897    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.011 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.011    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.168 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.120    42.288    alum/temp_out0[22]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    42.617 r  alum/D_registers_q[7][21]_i_104/O
                         net (fo=1, routed)           0.000    42.617    alum/D_registers_q[7][21]_i_104_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.167 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    43.167    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.281 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    43.281    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.395 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    43.395    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.509 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    43.509    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.623 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.623    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.737 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.009    43.746    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.860 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.860    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.974 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.974    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.131 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.864    44.995    alum/temp_out0[21]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.329    45.324 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    45.324    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.874 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.874    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.988 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.988    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.102 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.102    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.216 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.216    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.330 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.330    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.444 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.009    46.453    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.567 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.567    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.681 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.681    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.838 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.940    47.778    alum/temp_out0[20]
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.329    48.107 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    48.107    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.657 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.657    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.771 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.771    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.885 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.885    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.999 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.999    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.113 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.113    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.227 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.009    49.236    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.350 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.350    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.464 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.464    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.621 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.982    50.603    alum/temp_out0[19]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    50.932 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    50.932    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.465 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    51.465    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.582 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    51.582    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.699 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.699    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.816 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    51.816    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.933 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.933    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.050 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.009    52.059    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.176 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    52.176    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.293 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.293    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.450 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          1.356    53.806    alum/temp_out0[18]
    SLICE_X44Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    54.594 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.594    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.708 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.708    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.822 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.822    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.936 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    54.936    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.050 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.050    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.164 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    55.164    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.278 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.278    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.392 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.392    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.549 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          0.943    56.492    alum/temp_out0[17]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    56.821 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.371 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    57.371    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.485 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    57.485    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.599 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    57.599    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.713 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.713    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.827 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.827    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.941 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.941    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.055 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.055    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.169 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.169    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.326 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.921    59.247    alum/temp_out0[16]
    SLICE_X46Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    60.047 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.047    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.164 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.164    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.281 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.281    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.398 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.398    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.515 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.515    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.632 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.632    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.749 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.758    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.875 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.875    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.032 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.144    62.175    alum/temp_out0[15]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    62.507 r  alum/D_registers_q[7][13]_i_94/O
                         net (fo=1, routed)           0.000    62.507    alum/D_registers_q[7][13]_i_94_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.908 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    62.908    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.022 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.022    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.136 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.136    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.250 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.250    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.364 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.364    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.478 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.478    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.592 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.009    63.601    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.715 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    63.715    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.872 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          1.310    65.183    alum/temp_out0[14]
    SLICE_X55Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.968 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    65.968    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.082 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    66.082    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.196 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    66.196    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.310 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    66.310    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.424 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.424    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.538 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.538    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.652 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.652    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.766 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.766    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.923 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.005    67.928    alum/temp_out0[13]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.329    68.257 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    68.257    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.790 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    68.790    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.907 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    68.907    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.024 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    69.024    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.141 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    69.141    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.258 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    69.258    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.375 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.375    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.492 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.492    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.609 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.609    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.766 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.045    70.811    alum/temp_out0[12]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.332    71.143 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    71.143    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.676 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    71.676    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.793 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.793    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.910 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    71.910    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.027 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    72.027    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.144 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.144    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.261 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.261    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.378 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.378    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.495 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.495    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.652 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.097    73.749    alum/temp_out0[11]
    SLICE_X61Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    74.537 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.537    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.651 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.651    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.765 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.765    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.879 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.879    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.993 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.993    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.107 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.107    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.221 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.221    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.335 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    75.335    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.492 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.926    76.418    alum/temp_out0[10]
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.747 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    76.747    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.280 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    77.280    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.397 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.397    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.514 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    77.514    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.631 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.631    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.748 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.748    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.865 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.865    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.982 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.982    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.099 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.099    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.256 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.095    79.351    alum/temp_out0[9]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.332    79.683 r  alum/D_registers_q[7][8]_i_92/O
                         net (fo=1, routed)           0.000    79.683    alum/D_registers_q[7][8]_i_92_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.216 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    80.216    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.333 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    80.333    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.450 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    80.450    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.567 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.567    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.684 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    80.684    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.801 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.801    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.918 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.918    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.035 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    81.035    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.192 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.028    82.219    alum/temp_out0[8]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.332    82.551 r  alum/D_registers_q[7][3]_i_183/O
                         net (fo=1, routed)           0.000    82.551    alum/D_registers_q[7][3]_i_183_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.101 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    83.101    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.215 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    83.215    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.329 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    83.329    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.443 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    83.443    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.557 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    83.557    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.671 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.671    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.785 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.785    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.899 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.899    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.056 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.285    85.341    alum/temp_out0[7]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    85.670 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    85.670    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.203 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    86.203    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.320 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    86.320    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.437 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    86.437    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.554 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    86.554    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.671 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    86.671    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.788 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    86.788    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.905 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.905    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.022 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.022    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.179 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.979    88.157    alum/temp_out0[6]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    88.489 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    88.489    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.039 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    89.039    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.153 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    89.153    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.267 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    89.267    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.381 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    89.381    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.495 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    89.495    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.609 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    89.609    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.723 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.723    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.837 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.837    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.994 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.180    91.174    alum/temp_out0[5]
    SLICE_X49Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.959 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    91.959    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.073 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    92.073    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.187 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    92.187    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.301 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    92.301    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.415 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    92.415    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.529 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    92.529    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.643 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    92.643    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.757 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    92.757    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.914 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.906    93.820    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.149 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    94.149    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.699 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    94.699    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.813 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    94.813    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.927 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    94.927    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.041 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    95.041    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.155 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    95.155    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.269 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.269    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.383 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    95.383    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.497 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    95.497    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.654 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.073    96.727    alum/temp_out0[3]
    SLICE_X53Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    97.512 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    97.512    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.626 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    97.626    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.740 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    97.740    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.854 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    97.854    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.968 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    97.968    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.082 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    98.082    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.196 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    98.196    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.310 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.310    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.467 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          0.953    99.420    alum/temp_out0[2]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329    99.749 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    99.749    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.282 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000   100.282    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.399 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000   100.399    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.516 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.516    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.633 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000   100.633    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.750 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.750    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.867 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.867    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.984 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.984    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.101 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   101.101    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.258 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.071   102.329    alum/temp_out0[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332   102.661 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   102.661    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.211 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   103.211    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.325 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   103.325    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.439 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   103.439    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.553 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   103.553    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.667 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   103.667    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.781 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.781    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.895 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   103.895    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.009 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   104.009    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.166 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.648   104.815    sm/temp_out0[0]
    SLICE_X57Y14         LUT5 (Prop_lut5_I4_O)        0.329   105.144 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.475   105.618    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X57Y14         LUT4 (Prop_lut4_I0_O)        0.124   105.742 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.449   106.191    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.124   106.315 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.574   107.889    sm/M_alum_out[0]
    SLICE_X63Y4          LUT5 (Prop_lut5_I4_O)        0.149   108.038 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.417   108.455    sm/brams/override_address[0]
    SLICE_X61Y4          LUT4 (Prop_lut4_I2_O)        0.327   108.782 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.812   109.593    brams/bram2/ram_reg_1[0]
    RAMB18_X2Y3          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.495   116.010    brams/bram2/clk_IBUF_BUFG
    RAMB18_X2Y3          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.272   116.283    
                         clock uncertainty           -0.035   116.248    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   115.474    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.474    
                         arrival time                        -109.594    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.471ns  (logic 60.347ns (57.765%)  route 44.124ns (42.236%))
  Logic Levels:           323  (CARRY4=288 LUT2=2 LUT3=24 LUT4=2 LUT5=4 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 116.010 - 111.111 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X57Y24         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDSE (Prop_fdse_C_Q)         0.456     5.591 f  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=92, routed)          2.589     8.180    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X62Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.304 f  sm/D_decrease_timer_q_i_74/O
                         net (fo=9, routed)           0.981     9.286    sm/D_decrease_timer_q_i_74_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.410 r  sm/ram_reg_i_133/O
                         net (fo=5, routed)           1.430    10.840    sm/ram_reg_i_133_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I2_O)        0.124    10.964 r  sm/ram_reg_i_136/O
                         net (fo=1, routed)           0.000    10.964    sm/ram_reg_i_136_n_0
    SLICE_X56Y5          MUXF7 (Prop_muxf7_I1_O)      0.214    11.178 r  sm/ram_reg_i_119/O
                         net (fo=5, routed)           0.655    11.833    sm/M_sm_rd2[0]
    SLICE_X57Y15         LUT5 (Prop_lut5_I3_O)        0.297    12.130 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=121, routed)         1.551    13.681    sm/M_alum_b[0]
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.805 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.805    alum/S[0]
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.337 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.337    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.451 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.451    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.565    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.679 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    14.679    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.793 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.793    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.907 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.907    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.021 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.009    15.030    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.144 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    15.144    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.415 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.192    16.606    alum/temp_out0[31]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.373    16.979 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.979    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.529 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.529    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.643 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.643    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.757 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.757    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.871 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.871    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.985 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.985    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.099 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.099    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.213 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.009    18.222    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.336 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.336    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.493 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          0.948    19.442    alum/temp_out0[30]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    19.771 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    19.771    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.321 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.321    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.435 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.435    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.549 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.549    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.663 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.663    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.777 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.777    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.891 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.891    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.005 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.009    21.014    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.128 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.128    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.285 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.187    22.471    alum/temp_out0[29]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    22.800 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    22.800    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.350 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.350    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.464 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    23.464    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.578 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    23.578    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.692 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.692    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.806 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.806    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.920 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.920    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.034 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    24.043    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.157 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.157    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.314 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.009    25.323    alum/temp_out0[28]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    25.652 r  alum/D_registers_q[7][27]_i_92/O
                         net (fo=1, routed)           0.000    25.652    alum/D_registers_q[7][27]_i_92_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.185 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    26.185    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.302 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.302    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.419 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.419    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.536 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    26.536    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.653 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    26.653    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.770 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    26.770    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.887 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.887    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.004 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.009    27.014    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.170 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          0.952    28.122    alum/temp_out0[27]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.332    28.454 r  alum/D_registers_q[7][26]_i_60/O
                         net (fo=1, routed)           0.000    28.454    alum/D_registers_q[7][26]_i_60_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.004 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    29.004    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.118 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.118    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.232 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.232    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.346 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.346    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.460 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.460    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.574 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.574    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.688 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.688    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.802 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.009    29.811    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.968 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          1.030    30.998    alum/temp_out0[26]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.329    31.327 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    31.327    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.877 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.877    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.991 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.991    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.105 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.105    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.219 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.219    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.333 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    32.333    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.447 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.447    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.561 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.561    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.675 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.009    32.684    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.841 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          1.003    33.845    alum/temp_out0[25]
    SLICE_X42Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    34.645 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    34.645    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.762 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.762    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.879 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.879    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.996 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.996    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.113 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.113    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.230 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.230    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.347 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.347    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.464 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.009    35.473    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.630 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.909    36.539    alum/temp_out0[24]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.332    36.871 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    36.871    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.421 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.421    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.535 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.535    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.648 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.648    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.762 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.762    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.876 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.876    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.990 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.990    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.104 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.104    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.218 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    38.228    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.385 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.940    39.325    alum/temp_out0[23]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.329    39.654 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    39.654    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.204 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    40.204    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.318 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    40.318    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.432 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    40.432    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.546 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.546    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.660 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.660    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.774 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.009    40.783    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.897 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.897    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.011 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.011    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.168 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.120    42.288    alum/temp_out0[22]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    42.617 r  alum/D_registers_q[7][21]_i_104/O
                         net (fo=1, routed)           0.000    42.617    alum/D_registers_q[7][21]_i_104_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.167 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    43.167    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.281 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    43.281    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.395 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    43.395    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.509 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    43.509    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.623 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.623    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.737 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.009    43.746    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.860 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.860    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.974 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.974    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.131 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.864    44.995    alum/temp_out0[21]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.329    45.324 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    45.324    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.874 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.874    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.988 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.988    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.102 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.102    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.216 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.216    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.330 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.330    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.444 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.009    46.453    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.567 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.567    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.681 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.681    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.838 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.940    47.778    alum/temp_out0[20]
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.329    48.107 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    48.107    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.657 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.657    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.771 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.771    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.885 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.885    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.999 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.999    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.113 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.113    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.227 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.009    49.236    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.350 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.350    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.464 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.464    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.621 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.982    50.603    alum/temp_out0[19]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    50.932 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    50.932    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.465 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    51.465    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.582 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    51.582    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.699 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.699    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.816 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    51.816    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.933 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.933    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.050 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.009    52.059    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.176 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    52.176    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.293 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.293    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.450 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          1.356    53.806    alum/temp_out0[18]
    SLICE_X44Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    54.594 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.594    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.708 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.708    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.822 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.822    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.936 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    54.936    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.050 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.050    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.164 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    55.164    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.278 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.278    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.392 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.392    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.549 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          0.943    56.492    alum/temp_out0[17]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    56.821 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.371 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    57.371    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.485 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    57.485    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.599 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    57.599    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.713 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.713    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.827 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.827    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.941 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.941    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.055 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.055    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.169 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.169    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.326 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.921    59.247    alum/temp_out0[16]
    SLICE_X46Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    60.047 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.047    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.164 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.164    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.281 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.281    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.398 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.398    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.515 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.515    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.632 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.632    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.749 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.758    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.875 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.875    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.032 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.144    62.175    alum/temp_out0[15]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    62.507 r  alum/D_registers_q[7][13]_i_94/O
                         net (fo=1, routed)           0.000    62.507    alum/D_registers_q[7][13]_i_94_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.908 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    62.908    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.022 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.022    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.136 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.136    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.250 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.250    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.364 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.364    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.478 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.478    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.592 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.009    63.601    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.715 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    63.715    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.872 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          1.310    65.183    alum/temp_out0[14]
    SLICE_X55Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.968 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    65.968    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.082 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    66.082    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.196 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    66.196    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.310 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    66.310    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.424 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.424    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.538 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.538    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.652 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.652    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.766 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.766    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.923 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.005    67.928    alum/temp_out0[13]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.329    68.257 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    68.257    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.790 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    68.790    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.907 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    68.907    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.024 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    69.024    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.141 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    69.141    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.258 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    69.258    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.375 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.375    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.492 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.492    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.609 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.609    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.766 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.045    70.811    alum/temp_out0[12]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.332    71.143 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    71.143    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.676 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    71.676    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.793 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.793    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.910 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    71.910    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.027 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    72.027    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.144 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.144    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.261 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.261    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.378 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.378    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.495 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.495    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.652 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.097    73.749    alum/temp_out0[11]
    SLICE_X61Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    74.537 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.537    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.651 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.651    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.765 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.765    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.879 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.879    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.993 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.993    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.107 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.107    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.221 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.221    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.335 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    75.335    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.492 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.926    76.418    alum/temp_out0[10]
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.747 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    76.747    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.280 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    77.280    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.397 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.397    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.514 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    77.514    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.631 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.631    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.748 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.748    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.865 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.865    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.982 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.982    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.099 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.099    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.256 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.095    79.351    alum/temp_out0[9]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.332    79.683 r  alum/D_registers_q[7][8]_i_92/O
                         net (fo=1, routed)           0.000    79.683    alum/D_registers_q[7][8]_i_92_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.216 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    80.216    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.333 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    80.333    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.450 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    80.450    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.567 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.567    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.684 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    80.684    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.801 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.801    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.918 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.918    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.035 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    81.035    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.192 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.028    82.219    alum/temp_out0[8]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.332    82.551 r  alum/D_registers_q[7][3]_i_183/O
                         net (fo=1, routed)           0.000    82.551    alum/D_registers_q[7][3]_i_183_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.101 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    83.101    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.215 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    83.215    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.329 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    83.329    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.443 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    83.443    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.557 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    83.557    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.671 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.671    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.785 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.785    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.899 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.899    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.056 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.285    85.341    alum/temp_out0[7]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    85.670 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    85.670    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.203 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    86.203    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.320 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    86.320    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.437 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    86.437    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.554 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    86.554    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.671 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    86.671    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.788 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    86.788    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.905 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.905    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.022 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.022    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.179 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.979    88.157    alum/temp_out0[6]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    88.489 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    88.489    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.039 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    89.039    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.153 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    89.153    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.267 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    89.267    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.381 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    89.381    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.495 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    89.495    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.609 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    89.609    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.723 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.723    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.837 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.837    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.994 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.180    91.174    alum/temp_out0[5]
    SLICE_X49Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.959 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    91.959    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.073 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    92.073    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.187 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    92.187    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.301 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    92.301    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.415 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    92.415    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.529 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    92.529    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.643 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    92.643    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.757 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    92.757    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.914 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.906    93.820    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.149 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    94.149    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.699 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    94.699    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.813 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    94.813    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.927 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    94.927    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.041 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    95.041    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.155 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    95.155    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.269 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.269    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.383 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    95.383    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.497 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    95.497    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.654 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.073    96.727    alum/temp_out0[3]
    SLICE_X53Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    97.512 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    97.512    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.626 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    97.626    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.740 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    97.740    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.854 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    97.854    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.968 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    97.968    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.082 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    98.082    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.196 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    98.196    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.310 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.310    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.467 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          0.953    99.420    alum/temp_out0[2]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329    99.749 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    99.749    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.282 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000   100.282    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.399 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000   100.399    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.516 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.516    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.633 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000   100.633    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.750 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.750    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.867 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.867    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.984 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.984    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.101 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   101.101    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.258 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.071   102.329    alum/temp_out0[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332   102.661 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   102.661    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.211 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   103.211    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.325 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   103.325    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.439 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   103.439    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.553 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   103.553    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.667 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   103.667    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.781 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.781    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.895 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   103.895    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.009 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   104.009    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.166 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.648   104.815    sm/temp_out0[0]
    SLICE_X57Y14         LUT5 (Prop_lut5_I4_O)        0.329   105.144 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.475   105.618    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X57Y14         LUT4 (Prop_lut4_I0_O)        0.124   105.742 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.449   106.191    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.124   106.315 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.574   107.889    sm/M_alum_out[0]
    SLICE_X63Y4          LUT5 (Prop_lut5_I4_O)        0.149   108.038 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.417   108.455    sm/brams/override_address[0]
    SLICE_X61Y4          LUT4 (Prop_lut4_I0_O)        0.332   108.787 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.819   109.606    brams/bram1/ADDRARDADDR[0]
    RAMB18_X2Y2          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.495   116.010    brams/bram1/clk_IBUF_BUFG
    RAMB18_X2Y2          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.272   116.283    
                         clock uncertainty           -0.035   116.248    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.682    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.682    
                         arrival time                        -109.606    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.976ns  (logic 60.468ns (57.602%)  route 44.508ns (42.398%))
  Logic Levels:           324  (CARRY4=288 LUT2=2 LUT3=24 LUT4=2 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 115.952 - 111.111 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X57Y24         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDSE (Prop_fdse_C_Q)         0.456     5.591 f  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=92, routed)          2.589     8.180    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X62Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.304 f  sm/D_decrease_timer_q_i_74/O
                         net (fo=9, routed)           0.981     9.286    sm/D_decrease_timer_q_i_74_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.410 r  sm/ram_reg_i_133/O
                         net (fo=5, routed)           1.430    10.840    sm/ram_reg_i_133_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I2_O)        0.124    10.964 r  sm/ram_reg_i_136/O
                         net (fo=1, routed)           0.000    10.964    sm/ram_reg_i_136_n_0
    SLICE_X56Y5          MUXF7 (Prop_muxf7_I1_O)      0.214    11.178 r  sm/ram_reg_i_119/O
                         net (fo=5, routed)           0.655    11.833    sm/M_sm_rd2[0]
    SLICE_X57Y15         LUT5 (Prop_lut5_I3_O)        0.297    12.130 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=121, routed)         1.551    13.681    sm/M_alum_b[0]
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.805 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.805    alum/S[0]
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.337 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.337    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.451 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.451    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.565    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.679 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    14.679    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.793 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.793    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.907 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.907    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.021 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.009    15.030    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.144 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    15.144    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.415 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.192    16.606    alum/temp_out0[31]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.373    16.979 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.979    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.529 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.529    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.643 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.643    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.757 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.757    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.871 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.871    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.985 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.985    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.099 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.099    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.213 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.009    18.222    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.336 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.336    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.493 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          0.948    19.442    alum/temp_out0[30]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    19.771 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    19.771    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.321 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.321    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.435 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.435    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.549 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.549    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.663 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.663    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.777 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.777    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.891 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.891    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.005 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.009    21.014    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.128 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.128    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.285 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.187    22.471    alum/temp_out0[29]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    22.800 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    22.800    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.350 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.350    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.464 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    23.464    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.578 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    23.578    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.692 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.692    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.806 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.806    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.920 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.920    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.034 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    24.043    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.157 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.157    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.314 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.009    25.323    alum/temp_out0[28]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    25.652 r  alum/D_registers_q[7][27]_i_92/O
                         net (fo=1, routed)           0.000    25.652    alum/D_registers_q[7][27]_i_92_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.185 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    26.185    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.302 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.302    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.419 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.419    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.536 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    26.536    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.653 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    26.653    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.770 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    26.770    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.887 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.887    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.004 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.009    27.014    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.170 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          0.952    28.122    alum/temp_out0[27]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.332    28.454 r  alum/D_registers_q[7][26]_i_60/O
                         net (fo=1, routed)           0.000    28.454    alum/D_registers_q[7][26]_i_60_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.004 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    29.004    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.118 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.118    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.232 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.232    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.346 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.346    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.460 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.460    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.574 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.574    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.688 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.688    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.802 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.009    29.811    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.968 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          1.030    30.998    alum/temp_out0[26]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.329    31.327 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    31.327    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.877 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.877    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.991 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.991    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.105 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.105    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.219 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.219    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.333 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    32.333    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.447 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.447    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.561 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.561    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.675 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.009    32.684    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.841 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          1.003    33.845    alum/temp_out0[25]
    SLICE_X42Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    34.645 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    34.645    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.762 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.762    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.879 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.879    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.996 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.996    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.113 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.113    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.230 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.230    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.347 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.347    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.464 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.009    35.473    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.630 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.909    36.539    alum/temp_out0[24]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.332    36.871 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    36.871    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.421 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.421    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.535 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.535    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.648 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.648    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.762 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.762    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.876 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.876    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.990 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.990    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.104 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.104    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.218 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    38.228    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.385 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.940    39.325    alum/temp_out0[23]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.329    39.654 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    39.654    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.204 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    40.204    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.318 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    40.318    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.432 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    40.432    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.546 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.546    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.660 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.660    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.774 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.009    40.783    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.897 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.897    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.011 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.011    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.168 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.120    42.288    alum/temp_out0[22]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    42.617 r  alum/D_registers_q[7][21]_i_104/O
                         net (fo=1, routed)           0.000    42.617    alum/D_registers_q[7][21]_i_104_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.167 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    43.167    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.281 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    43.281    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.395 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    43.395    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.509 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    43.509    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.623 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.623    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.737 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.009    43.746    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.860 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.860    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.974 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.974    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.131 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.864    44.995    alum/temp_out0[21]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.329    45.324 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    45.324    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.874 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.874    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.988 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.988    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.102 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.102    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.216 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.216    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.330 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.330    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.444 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.009    46.453    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.567 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.567    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.681 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.681    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.838 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.940    47.778    alum/temp_out0[20]
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.329    48.107 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    48.107    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.657 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.657    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.771 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.771    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.885 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.885    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.999 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.999    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.113 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.113    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.227 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.009    49.236    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.350 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.350    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.464 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.464    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.621 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.982    50.603    alum/temp_out0[19]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    50.932 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    50.932    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.465 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    51.465    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.582 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    51.582    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.699 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.699    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.816 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    51.816    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.933 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.933    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.050 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.009    52.059    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.176 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    52.176    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.293 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.293    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.450 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          1.356    53.806    alum/temp_out0[18]
    SLICE_X44Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    54.594 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.594    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.708 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.708    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.822 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.822    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.936 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    54.936    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.050 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.050    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.164 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    55.164    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.278 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.278    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.392 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.392    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.549 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          0.943    56.492    alum/temp_out0[17]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    56.821 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.371 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    57.371    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.485 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    57.485    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.599 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    57.599    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.713 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.713    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.827 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.827    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.941 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.941    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.055 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.055    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.169 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.169    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.326 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.921    59.247    alum/temp_out0[16]
    SLICE_X46Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    60.047 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.047    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.164 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.164    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.281 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.281    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.398 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.398    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.515 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.515    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.632 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.632    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.749 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.758    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.875 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.875    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.032 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.144    62.175    alum/temp_out0[15]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    62.507 r  alum/D_registers_q[7][13]_i_94/O
                         net (fo=1, routed)           0.000    62.507    alum/D_registers_q[7][13]_i_94_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.908 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    62.908    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.022 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.022    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.136 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.136    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.250 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.250    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.364 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.364    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.478 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.478    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.592 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.009    63.601    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.715 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    63.715    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.872 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          1.310    65.183    alum/temp_out0[14]
    SLICE_X55Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.968 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    65.968    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.082 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    66.082    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.196 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    66.196    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.310 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    66.310    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.424 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.424    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.538 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.538    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.652 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.652    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.766 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.766    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.923 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.005    67.928    alum/temp_out0[13]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.329    68.257 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    68.257    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.790 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    68.790    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.907 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    68.907    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.024 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    69.024    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.141 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    69.141    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.258 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    69.258    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.375 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.375    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.492 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.492    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.609 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.609    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.766 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.045    70.811    alum/temp_out0[12]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.332    71.143 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    71.143    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.676 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    71.676    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.793 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.793    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.910 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    71.910    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.027 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    72.027    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.144 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.144    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.261 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.261    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.378 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.378    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.495 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.495    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.652 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.097    73.749    alum/temp_out0[11]
    SLICE_X61Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    74.537 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.537    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.651 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.651    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.765 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.765    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.879 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.879    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.993 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.993    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.107 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.107    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.221 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.221    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.335 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    75.335    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.492 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.926    76.418    alum/temp_out0[10]
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.747 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    76.747    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.280 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    77.280    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.397 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.397    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.514 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    77.514    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.631 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.631    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.748 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.748    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.865 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.865    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.982 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.982    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.099 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.099    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.256 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.095    79.351    alum/temp_out0[9]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.332    79.683 r  alum/D_registers_q[7][8]_i_92/O
                         net (fo=1, routed)           0.000    79.683    alum/D_registers_q[7][8]_i_92_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.216 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    80.216    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.333 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    80.333    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.450 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    80.450    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.567 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.567    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.684 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    80.684    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.801 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.801    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.918 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.918    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.035 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    81.035    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.192 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.028    82.219    alum/temp_out0[8]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.332    82.551 r  alum/D_registers_q[7][3]_i_183/O
                         net (fo=1, routed)           0.000    82.551    alum/D_registers_q[7][3]_i_183_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.101 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    83.101    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.215 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    83.215    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.329 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    83.329    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.443 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    83.443    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.557 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    83.557    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.671 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.671    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.785 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.785    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.899 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.899    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.056 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.285    85.341    alum/temp_out0[7]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    85.670 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    85.670    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.203 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    86.203    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.320 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    86.320    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.437 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    86.437    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.554 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    86.554    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.671 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    86.671    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.788 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    86.788    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.905 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.905    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.022 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.022    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.179 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.979    88.157    alum/temp_out0[6]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    88.489 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    88.489    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.039 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    89.039    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.153 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    89.153    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.267 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    89.267    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.381 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    89.381    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.495 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    89.495    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.609 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    89.609    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.723 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.723    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.837 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.837    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.994 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.180    91.174    alum/temp_out0[5]
    SLICE_X49Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.959 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    91.959    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.073 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    92.073    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.187 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    92.187    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.301 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    92.301    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.415 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    92.415    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.529 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    92.529    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.643 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    92.643    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.757 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    92.757    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.914 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.906    93.820    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.149 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    94.149    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.699 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    94.699    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.813 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    94.813    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.927 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    94.927    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.041 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    95.041    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.155 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    95.155    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.269 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.269    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.383 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    95.383    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.497 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    95.497    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.654 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.073    96.727    alum/temp_out0[3]
    SLICE_X53Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    97.512 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    97.512    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.626 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    97.626    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.740 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    97.740    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.854 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    97.854    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.968 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    97.968    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.082 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    98.082    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.196 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    98.196    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.310 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.310    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.467 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          0.953    99.420    alum/temp_out0[2]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329    99.749 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    99.749    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.282 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000   100.282    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.399 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000   100.399    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.516 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.516    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.633 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000   100.633    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.750 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.750    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.867 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.867    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.984 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.984    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.101 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   101.101    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.258 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.071   102.329    alum/temp_out0[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332   102.661 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   102.661    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.211 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   103.211    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.325 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   103.325    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.439 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   103.439    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.553 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   103.553    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.667 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   103.667    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.781 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.781    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.895 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   103.895    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.009 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   104.009    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.166 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.648   104.815    sm/temp_out0[0]
    SLICE_X57Y14         LUT5 (Prop_lut5_I4_O)        0.329   105.144 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.475   105.618    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X57Y14         LUT4 (Prop_lut4_I0_O)        0.124   105.742 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.449   106.191    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.124   106.315 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.525   107.840    sm/M_alum_out[0]
    SLICE_X58Y24         LUT4 (Prop_lut4_I0_O)        0.152   107.992 f  sm/D_states_q[7]_i_24/O
                         net (fo=2, routed)           0.989   108.981    sm/D_states_q[7]_i_24_n_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.326   109.307 f  sm/D_states_q[0]_i_2/O
                         net (fo=4, routed)           0.679   109.987    sm/D_states_q[0]_i_2_n_0
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124   110.111 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.000   110.111    sm/D_states_d__0[0]
    SLICE_X57Y24         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.436   115.952    sm/clk_IBUF_BUFG
    SLICE_X57Y24         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.294   116.246    
                         clock uncertainty           -0.035   116.211    
    SLICE_X57Y24         FDSE (Setup_fdse_C_D)        0.032   116.243    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.243    
                         arrival time                        -110.111    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.133ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.974ns  (logic 60.468ns (57.603%)  route 44.506ns (42.397%))
  Logic Levels:           324  (CARRY4=288 LUT2=2 LUT3=24 LUT4=2 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 115.952 - 111.111 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X57Y24         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDSE (Prop_fdse_C_Q)         0.456     5.591 f  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=92, routed)          2.589     8.180    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X62Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.304 f  sm/D_decrease_timer_q_i_74/O
                         net (fo=9, routed)           0.981     9.286    sm/D_decrease_timer_q_i_74_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.410 r  sm/ram_reg_i_133/O
                         net (fo=5, routed)           1.430    10.840    sm/ram_reg_i_133_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I2_O)        0.124    10.964 r  sm/ram_reg_i_136/O
                         net (fo=1, routed)           0.000    10.964    sm/ram_reg_i_136_n_0
    SLICE_X56Y5          MUXF7 (Prop_muxf7_I1_O)      0.214    11.178 r  sm/ram_reg_i_119/O
                         net (fo=5, routed)           0.655    11.833    sm/M_sm_rd2[0]
    SLICE_X57Y15         LUT5 (Prop_lut5_I3_O)        0.297    12.130 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=121, routed)         1.551    13.681    sm/M_alum_b[0]
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.805 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.805    alum/S[0]
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.337 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.337    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.451 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.451    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.565    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.679 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    14.679    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.793 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.793    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.907 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.907    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.021 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.009    15.030    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.144 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    15.144    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.415 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.192    16.606    alum/temp_out0[31]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.373    16.979 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.979    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.529 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.529    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.643 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.643    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.757 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.757    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.871 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.871    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.985 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.985    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.099 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.099    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.213 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.009    18.222    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.336 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.336    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.493 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          0.948    19.442    alum/temp_out0[30]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    19.771 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    19.771    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.321 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.321    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.435 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.435    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.549 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.549    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.663 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.663    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.777 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.777    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.891 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.891    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.005 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.009    21.014    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.128 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.128    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.285 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.187    22.471    alum/temp_out0[29]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    22.800 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    22.800    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.350 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.350    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.464 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    23.464    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.578 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    23.578    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.692 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.692    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.806 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.806    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.920 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.920    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.034 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    24.043    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.157 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.157    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.314 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.009    25.323    alum/temp_out0[28]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    25.652 r  alum/D_registers_q[7][27]_i_92/O
                         net (fo=1, routed)           0.000    25.652    alum/D_registers_q[7][27]_i_92_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.185 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    26.185    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.302 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.302    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.419 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.419    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.536 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    26.536    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.653 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    26.653    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.770 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    26.770    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.887 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.887    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.004 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.009    27.014    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.170 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          0.952    28.122    alum/temp_out0[27]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.332    28.454 r  alum/D_registers_q[7][26]_i_60/O
                         net (fo=1, routed)           0.000    28.454    alum/D_registers_q[7][26]_i_60_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.004 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    29.004    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.118 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.118    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.232 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.232    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.346 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.346    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.460 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.460    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.574 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.574    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.688 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.688    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.802 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.009    29.811    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.968 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          1.030    30.998    alum/temp_out0[26]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.329    31.327 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    31.327    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.877 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.877    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.991 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.991    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.105 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.105    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.219 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.219    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.333 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    32.333    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.447 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.447    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.561 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.561    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.675 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.009    32.684    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.841 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          1.003    33.845    alum/temp_out0[25]
    SLICE_X42Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    34.645 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    34.645    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.762 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.762    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.879 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.879    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.996 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.996    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.113 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.113    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.230 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.230    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.347 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.347    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.464 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.009    35.473    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.630 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.909    36.539    alum/temp_out0[24]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.332    36.871 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    36.871    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.421 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.421    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.535 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.535    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.648 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.648    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.762 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.762    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.876 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.876    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.990 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.990    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.104 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.104    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.218 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    38.228    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.385 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.940    39.325    alum/temp_out0[23]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.329    39.654 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    39.654    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.204 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    40.204    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.318 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    40.318    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.432 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    40.432    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.546 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.546    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.660 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.660    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.774 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.009    40.783    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.897 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.897    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.011 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.011    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.168 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.120    42.288    alum/temp_out0[22]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    42.617 r  alum/D_registers_q[7][21]_i_104/O
                         net (fo=1, routed)           0.000    42.617    alum/D_registers_q[7][21]_i_104_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.167 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    43.167    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.281 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    43.281    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.395 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    43.395    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.509 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    43.509    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.623 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.623    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.737 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.009    43.746    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.860 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.860    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.974 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.974    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.131 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.864    44.995    alum/temp_out0[21]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.329    45.324 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    45.324    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.874 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.874    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.988 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.988    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.102 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.102    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.216 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.216    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.330 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.330    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.444 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.009    46.453    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.567 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.567    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.681 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.681    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.838 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.940    47.778    alum/temp_out0[20]
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.329    48.107 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    48.107    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.657 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.657    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.771 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.771    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.885 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.885    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.999 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.999    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.113 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.113    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.227 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.009    49.236    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.350 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.350    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.464 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.464    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.621 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.982    50.603    alum/temp_out0[19]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    50.932 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    50.932    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.465 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    51.465    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.582 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    51.582    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.699 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.699    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.816 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    51.816    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.933 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.933    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.050 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.009    52.059    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.176 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    52.176    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.293 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.293    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.450 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          1.356    53.806    alum/temp_out0[18]
    SLICE_X44Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    54.594 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.594    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.708 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.708    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.822 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.822    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.936 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    54.936    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.050 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.050    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.164 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    55.164    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.278 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.278    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.392 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.392    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.549 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          0.943    56.492    alum/temp_out0[17]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    56.821 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.371 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    57.371    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.485 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    57.485    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.599 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    57.599    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.713 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.713    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.827 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.827    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.941 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.941    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.055 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.055    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.169 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.169    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.326 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.921    59.247    alum/temp_out0[16]
    SLICE_X46Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    60.047 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.047    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.164 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.164    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.281 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.281    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.398 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.398    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.515 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.515    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.632 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.632    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.749 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.758    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.875 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.875    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.032 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.144    62.175    alum/temp_out0[15]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    62.507 r  alum/D_registers_q[7][13]_i_94/O
                         net (fo=1, routed)           0.000    62.507    alum/D_registers_q[7][13]_i_94_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.908 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    62.908    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.022 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.022    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.136 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.136    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.250 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.250    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.364 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.364    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.478 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.478    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.592 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.009    63.601    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.715 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    63.715    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.872 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          1.310    65.183    alum/temp_out0[14]
    SLICE_X55Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.968 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    65.968    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.082 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    66.082    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.196 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    66.196    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.310 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    66.310    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.424 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.424    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.538 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.538    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.652 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.652    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.766 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.766    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.923 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.005    67.928    alum/temp_out0[13]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.329    68.257 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    68.257    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.790 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    68.790    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.907 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    68.907    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.024 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    69.024    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.141 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    69.141    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.258 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    69.258    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.375 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.375    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.492 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.492    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.609 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.609    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.766 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.045    70.811    alum/temp_out0[12]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.332    71.143 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    71.143    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.676 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    71.676    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.793 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.793    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.910 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    71.910    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.027 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    72.027    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.144 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.144    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.261 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.261    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.378 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.378    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.495 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.495    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.652 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.097    73.749    alum/temp_out0[11]
    SLICE_X61Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    74.537 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.537    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.651 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.651    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.765 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.765    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.879 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.879    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.993 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.993    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.107 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.107    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.221 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.221    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.335 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    75.335    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.492 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.926    76.418    alum/temp_out0[10]
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.747 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    76.747    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.280 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    77.280    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.397 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.397    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.514 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    77.514    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.631 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.631    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.748 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.748    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.865 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.865    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.982 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.982    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.099 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.099    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.256 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.095    79.351    alum/temp_out0[9]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.332    79.683 r  alum/D_registers_q[7][8]_i_92/O
                         net (fo=1, routed)           0.000    79.683    alum/D_registers_q[7][8]_i_92_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.216 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    80.216    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.333 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    80.333    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.450 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    80.450    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.567 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.567    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.684 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    80.684    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.801 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.801    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.918 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.918    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.035 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    81.035    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.192 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.028    82.219    alum/temp_out0[8]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.332    82.551 r  alum/D_registers_q[7][3]_i_183/O
                         net (fo=1, routed)           0.000    82.551    alum/D_registers_q[7][3]_i_183_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.101 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    83.101    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.215 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    83.215    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.329 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    83.329    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.443 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    83.443    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.557 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    83.557    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.671 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.671    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.785 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.785    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.899 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.899    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.056 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.285    85.341    alum/temp_out0[7]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    85.670 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    85.670    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.203 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    86.203    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.320 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    86.320    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.437 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    86.437    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.554 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    86.554    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.671 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    86.671    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.788 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    86.788    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.905 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.905    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.022 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.022    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.179 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.979    88.157    alum/temp_out0[6]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    88.489 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    88.489    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.039 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    89.039    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.153 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    89.153    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.267 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    89.267    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.381 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    89.381    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.495 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    89.495    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.609 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    89.609    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.723 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.723    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.837 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.837    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.994 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.180    91.174    alum/temp_out0[5]
    SLICE_X49Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.959 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    91.959    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.073 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    92.073    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.187 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    92.187    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.301 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    92.301    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.415 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    92.415    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.529 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    92.529    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.643 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    92.643    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.757 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    92.757    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.914 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.906    93.820    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.149 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    94.149    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.699 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    94.699    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.813 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    94.813    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.927 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    94.927    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.041 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    95.041    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.155 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    95.155    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.269 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.269    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.383 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    95.383    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.497 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    95.497    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.654 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.073    96.727    alum/temp_out0[3]
    SLICE_X53Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    97.512 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    97.512    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.626 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    97.626    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.740 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    97.740    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.854 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    97.854    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.968 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    97.968    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.082 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    98.082    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.196 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    98.196    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.310 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.310    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.467 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          0.953    99.420    alum/temp_out0[2]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329    99.749 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    99.749    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.282 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000   100.282    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.399 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000   100.399    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.516 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.516    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.633 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000   100.633    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.750 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.750    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.867 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.867    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.984 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.984    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.101 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   101.101    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.258 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.071   102.329    alum/temp_out0[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332   102.661 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   102.661    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.211 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   103.211    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.325 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   103.325    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.439 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   103.439    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.553 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   103.553    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.667 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   103.667    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.781 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.781    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.895 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   103.895    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.009 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   104.009    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.166 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.648   104.815    sm/temp_out0[0]
    SLICE_X57Y14         LUT5 (Prop_lut5_I4_O)        0.329   105.144 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.475   105.618    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X57Y14         LUT4 (Prop_lut4_I0_O)        0.124   105.742 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.449   106.191    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.124   106.315 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.525   107.840    sm/M_alum_out[0]
    SLICE_X58Y24         LUT4 (Prop_lut4_I0_O)        0.152   107.992 f  sm/D_states_q[7]_i_24/O
                         net (fo=2, routed)           0.989   108.981    sm/D_states_q[7]_i_24_n_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.326   109.307 f  sm/D_states_q[0]_i_2/O
                         net (fo=4, routed)           0.677   109.985    sm/D_states_q[0]_i_2_n_0
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124   110.109 r  sm/D_states_q[0]_rep_i_1/O
                         net (fo=1, routed)           0.000   110.109    sm/D_states_q[0]_rep_i_1_n_0
    SLICE_X57Y24         FDSE                                         r  sm/D_states_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.436   115.952    sm/clk_IBUF_BUFG
    SLICE_X57Y24         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.294   116.246    
                         clock uncertainty           -0.035   116.211    
    SLICE_X57Y24         FDSE (Setup_fdse_C_D)        0.031   116.242    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        116.242    
                         arrival time                        -110.109    
  -------------------------------------------------------------------
                         slack                                  6.133    

Slack (MET) :             6.153ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.952ns  (logic 60.468ns (57.615%)  route 44.484ns (42.385%))
  Logic Levels:           324  (CARRY4=288 LUT2=2 LUT3=24 LUT4=2 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 115.952 - 111.111 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X57Y24         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDSE (Prop_fdse_C_Q)         0.456     5.591 f  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=92, routed)          2.589     8.180    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X62Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.304 f  sm/D_decrease_timer_q_i_74/O
                         net (fo=9, routed)           0.981     9.286    sm/D_decrease_timer_q_i_74_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.410 r  sm/ram_reg_i_133/O
                         net (fo=5, routed)           1.430    10.840    sm/ram_reg_i_133_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I2_O)        0.124    10.964 r  sm/ram_reg_i_136/O
                         net (fo=1, routed)           0.000    10.964    sm/ram_reg_i_136_n_0
    SLICE_X56Y5          MUXF7 (Prop_muxf7_I1_O)      0.214    11.178 r  sm/ram_reg_i_119/O
                         net (fo=5, routed)           0.655    11.833    sm/M_sm_rd2[0]
    SLICE_X57Y15         LUT5 (Prop_lut5_I3_O)        0.297    12.130 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=121, routed)         1.551    13.681    sm/M_alum_b[0]
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.805 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.805    alum/S[0]
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.337 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.337    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.451 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.451    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.565    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.679 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    14.679    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.793 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.793    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.907 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.907    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.021 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.009    15.030    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.144 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    15.144    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.415 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.192    16.606    alum/temp_out0[31]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.373    16.979 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.979    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.529 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.529    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.643 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.643    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.757 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.757    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.871 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.871    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.985 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.985    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.099 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.099    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.213 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.009    18.222    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.336 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.336    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.493 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          0.948    19.442    alum/temp_out0[30]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    19.771 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    19.771    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.321 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.321    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.435 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.435    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.549 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.549    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.663 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.663    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.777 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.777    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.891 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.891    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.005 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.009    21.014    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.128 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.128    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.285 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.187    22.471    alum/temp_out0[29]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    22.800 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    22.800    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.350 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.350    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.464 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    23.464    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.578 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    23.578    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.692 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.692    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.806 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.806    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.920 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.920    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.034 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    24.043    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.157 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.157    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.314 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.009    25.323    alum/temp_out0[28]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    25.652 r  alum/D_registers_q[7][27]_i_92/O
                         net (fo=1, routed)           0.000    25.652    alum/D_registers_q[7][27]_i_92_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.185 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    26.185    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.302 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.302    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.419 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.419    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.536 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    26.536    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.653 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    26.653    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.770 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    26.770    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.887 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.887    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.004 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.009    27.014    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.170 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          0.952    28.122    alum/temp_out0[27]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.332    28.454 r  alum/D_registers_q[7][26]_i_60/O
                         net (fo=1, routed)           0.000    28.454    alum/D_registers_q[7][26]_i_60_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.004 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    29.004    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.118 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.118    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.232 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.232    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.346 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.346    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.460 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.460    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.574 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.574    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.688 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.688    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.802 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.009    29.811    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.968 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          1.030    30.998    alum/temp_out0[26]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.329    31.327 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    31.327    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.877 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.877    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.991 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.991    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.105 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.105    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.219 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.219    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.333 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    32.333    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.447 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.447    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.561 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.561    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.675 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.009    32.684    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.841 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          1.003    33.845    alum/temp_out0[25]
    SLICE_X42Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    34.645 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    34.645    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.762 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.762    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.879 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.879    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.996 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.996    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.113 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.113    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.230 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.230    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.347 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.347    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.464 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.009    35.473    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.630 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.909    36.539    alum/temp_out0[24]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.332    36.871 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    36.871    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.421 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.421    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.535 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.535    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.648 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.648    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.762 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.762    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.876 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.876    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.990 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.990    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.104 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.104    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.218 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    38.228    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.385 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.940    39.325    alum/temp_out0[23]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.329    39.654 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    39.654    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.204 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    40.204    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.318 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    40.318    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.432 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    40.432    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.546 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.546    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.660 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.660    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.774 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.009    40.783    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.897 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.897    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.011 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.011    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.168 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.120    42.288    alum/temp_out0[22]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    42.617 r  alum/D_registers_q[7][21]_i_104/O
                         net (fo=1, routed)           0.000    42.617    alum/D_registers_q[7][21]_i_104_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.167 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    43.167    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.281 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    43.281    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.395 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    43.395    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.509 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    43.509    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.623 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.623    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.737 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.009    43.746    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.860 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.860    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.974 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.974    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.131 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.864    44.995    alum/temp_out0[21]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.329    45.324 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    45.324    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.874 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.874    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.988 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.988    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.102 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.102    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.216 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.216    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.330 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.330    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.444 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.009    46.453    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.567 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.567    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.681 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.681    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.838 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.940    47.778    alum/temp_out0[20]
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.329    48.107 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    48.107    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.657 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.657    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.771 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.771    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.885 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.885    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.999 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.999    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.113 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.113    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.227 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.009    49.236    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.350 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.350    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.464 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.464    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.621 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.982    50.603    alum/temp_out0[19]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    50.932 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    50.932    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.465 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    51.465    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.582 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    51.582    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.699 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.699    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.816 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    51.816    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.933 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.933    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.050 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.009    52.059    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.176 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    52.176    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.293 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.293    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.450 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          1.356    53.806    alum/temp_out0[18]
    SLICE_X44Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    54.594 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.594    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.708 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.708    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.822 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.822    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.936 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    54.936    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.050 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.050    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.164 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    55.164    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.278 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.278    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.392 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.392    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.549 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          0.943    56.492    alum/temp_out0[17]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    56.821 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.371 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    57.371    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.485 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    57.485    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.599 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    57.599    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.713 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.713    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.827 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.827    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.941 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.941    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.055 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.055    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.169 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.169    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.326 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.921    59.247    alum/temp_out0[16]
    SLICE_X46Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    60.047 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.047    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.164 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.164    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.281 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.281    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.398 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.398    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.515 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.515    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.632 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.632    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.749 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.758    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.875 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.875    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.032 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.144    62.175    alum/temp_out0[15]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    62.507 r  alum/D_registers_q[7][13]_i_94/O
                         net (fo=1, routed)           0.000    62.507    alum/D_registers_q[7][13]_i_94_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.908 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    62.908    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.022 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.022    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.136 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.136    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.250 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.250    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.364 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.364    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.478 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.478    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.592 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.009    63.601    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.715 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    63.715    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.872 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          1.310    65.183    alum/temp_out0[14]
    SLICE_X55Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.968 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    65.968    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.082 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    66.082    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.196 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    66.196    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.310 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    66.310    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.424 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.424    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.538 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.538    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.652 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.652    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.766 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.766    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.923 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.005    67.928    alum/temp_out0[13]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.329    68.257 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    68.257    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.790 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    68.790    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.907 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    68.907    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.024 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    69.024    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.141 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    69.141    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.258 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    69.258    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.375 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.375    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.492 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.492    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.609 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.609    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.766 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.045    70.811    alum/temp_out0[12]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.332    71.143 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    71.143    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.676 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    71.676    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.793 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.793    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.910 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    71.910    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.027 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    72.027    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.144 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.144    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.261 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.261    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.378 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.378    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.495 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.495    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.652 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.097    73.749    alum/temp_out0[11]
    SLICE_X61Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    74.537 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.537    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.651 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.651    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.765 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.765    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.879 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.879    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.993 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.993    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.107 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.107    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.221 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.221    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.335 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    75.335    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.492 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.926    76.418    alum/temp_out0[10]
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.747 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    76.747    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.280 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    77.280    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.397 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.397    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.514 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    77.514    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.631 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.631    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.748 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.748    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.865 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.865    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.982 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.982    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.099 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.099    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.256 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.095    79.351    alum/temp_out0[9]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.332    79.683 r  alum/D_registers_q[7][8]_i_92/O
                         net (fo=1, routed)           0.000    79.683    alum/D_registers_q[7][8]_i_92_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.216 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    80.216    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.333 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    80.333    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.450 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    80.450    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.567 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.567    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.684 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    80.684    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.801 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.801    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.918 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.918    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.035 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    81.035    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.192 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.028    82.219    alum/temp_out0[8]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.332    82.551 r  alum/D_registers_q[7][3]_i_183/O
                         net (fo=1, routed)           0.000    82.551    alum/D_registers_q[7][3]_i_183_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.101 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    83.101    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.215 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    83.215    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.329 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    83.329    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.443 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    83.443    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.557 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    83.557    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.671 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.671    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.785 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.785    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.899 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.899    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.056 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.285    85.341    alum/temp_out0[7]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    85.670 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    85.670    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.203 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    86.203    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.320 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    86.320    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.437 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    86.437    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.554 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    86.554    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.671 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    86.671    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.788 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    86.788    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.905 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.905    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.022 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.022    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.179 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.979    88.157    alum/temp_out0[6]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    88.489 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    88.489    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.039 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    89.039    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.153 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    89.153    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.267 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    89.267    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.381 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    89.381    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.495 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    89.495    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.609 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    89.609    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.723 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.723    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.837 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.837    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.994 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.180    91.174    alum/temp_out0[5]
    SLICE_X49Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.959 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    91.959    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.073 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    92.073    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.187 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    92.187    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.301 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    92.301    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.415 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    92.415    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.529 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    92.529    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.643 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    92.643    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.757 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    92.757    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.914 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.906    93.820    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.149 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    94.149    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.699 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    94.699    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.813 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    94.813    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.927 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    94.927    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.041 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    95.041    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.155 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    95.155    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.269 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.269    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.383 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    95.383    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.497 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    95.497    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.654 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.073    96.727    alum/temp_out0[3]
    SLICE_X53Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    97.512 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    97.512    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.626 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    97.626    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.740 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    97.740    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.854 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    97.854    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.968 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    97.968    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.082 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    98.082    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.196 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    98.196    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.310 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.310    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.467 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          0.953    99.420    alum/temp_out0[2]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329    99.749 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    99.749    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.282 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000   100.282    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.399 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000   100.399    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.516 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.516    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.633 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000   100.633    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.750 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.750    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.867 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.867    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.984 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.984    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.101 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   101.101    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.258 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.071   102.329    alum/temp_out0[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332   102.661 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   102.661    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.211 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   103.211    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.325 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   103.325    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.439 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   103.439    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.553 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   103.553    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.667 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   103.667    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.781 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.781    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.895 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   103.895    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.009 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   104.009    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.166 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.648   104.815    sm/temp_out0[0]
    SLICE_X57Y14         LUT5 (Prop_lut5_I4_O)        0.329   105.144 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.475   105.618    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X57Y14         LUT4 (Prop_lut4_I0_O)        0.124   105.742 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.449   106.191    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.124   106.315 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.525   107.840    sm/M_alum_out[0]
    SLICE_X58Y24         LUT4 (Prop_lut4_I0_O)        0.152   107.992 f  sm/D_states_q[7]_i_24/O
                         net (fo=2, routed)           0.989   108.981    sm/D_states_q[7]_i_24_n_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.326   109.307 f  sm/D_states_q[0]_i_2/O
                         net (fo=4, routed)           0.655   109.963    sm/D_states_q[0]_i_2_n_0
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124   110.087 r  sm/D_states_q[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   110.087    sm/D_states_q[0]_rep__0_i_1_n_0
    SLICE_X57Y24         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.436   115.952    sm/clk_IBUF_BUFG
    SLICE_X57Y24         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.294   116.246    
                         clock uncertainty           -0.035   116.211    
    SLICE_X57Y24         FDSE (Setup_fdse_C_D)        0.029   116.240    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                        116.240    
                         arrival time                        -110.087    
  -------------------------------------------------------------------
                         slack                                  6.153    

Slack (MET) :             6.157ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.950ns  (logic 60.468ns (57.616%)  route 44.482ns (42.384%))
  Logic Levels:           324  (CARRY4=288 LUT2=2 LUT3=24 LUT4=2 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 115.952 - 111.111 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X57Y24         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDSE (Prop_fdse_C_Q)         0.456     5.591 f  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=92, routed)          2.589     8.180    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X62Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.304 f  sm/D_decrease_timer_q_i_74/O
                         net (fo=9, routed)           0.981     9.286    sm/D_decrease_timer_q_i_74_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.410 r  sm/ram_reg_i_133/O
                         net (fo=5, routed)           1.430    10.840    sm/ram_reg_i_133_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I2_O)        0.124    10.964 r  sm/ram_reg_i_136/O
                         net (fo=1, routed)           0.000    10.964    sm/ram_reg_i_136_n_0
    SLICE_X56Y5          MUXF7 (Prop_muxf7_I1_O)      0.214    11.178 r  sm/ram_reg_i_119/O
                         net (fo=5, routed)           0.655    11.833    sm/M_sm_rd2[0]
    SLICE_X57Y15         LUT5 (Prop_lut5_I3_O)        0.297    12.130 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=121, routed)         1.551    13.681    sm/M_alum_b[0]
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.805 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.805    alum/S[0]
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.337 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.337    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.451 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.451    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.565    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.679 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    14.679    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.793 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.793    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.907 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.907    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.021 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.009    15.030    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.144 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    15.144    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.415 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.192    16.606    alum/temp_out0[31]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.373    16.979 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.979    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.529 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.529    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.643 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.643    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.757 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.757    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.871 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.871    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.985 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.985    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.099 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.099    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.213 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.009    18.222    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.336 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.336    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.493 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          0.948    19.442    alum/temp_out0[30]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    19.771 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    19.771    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.321 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.321    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.435 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.435    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.549 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.549    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.663 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.663    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.777 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.777    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.891 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.891    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.005 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.009    21.014    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.128 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.128    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.285 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.187    22.471    alum/temp_out0[29]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    22.800 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    22.800    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.350 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.350    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.464 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    23.464    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.578 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    23.578    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.692 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.692    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.806 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.806    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.920 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.920    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.034 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    24.043    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.157 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.157    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.314 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.009    25.323    alum/temp_out0[28]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    25.652 r  alum/D_registers_q[7][27]_i_92/O
                         net (fo=1, routed)           0.000    25.652    alum/D_registers_q[7][27]_i_92_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.185 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    26.185    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.302 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.302    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.419 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.419    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.536 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    26.536    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.653 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    26.653    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.770 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    26.770    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.887 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.887    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.004 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.009    27.014    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.170 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          0.952    28.122    alum/temp_out0[27]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.332    28.454 r  alum/D_registers_q[7][26]_i_60/O
                         net (fo=1, routed)           0.000    28.454    alum/D_registers_q[7][26]_i_60_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.004 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    29.004    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.118 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.118    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.232 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.232    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.346 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.346    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.460 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.460    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.574 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.574    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.688 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.688    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.802 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.009    29.811    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.968 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          1.030    30.998    alum/temp_out0[26]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.329    31.327 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    31.327    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.877 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.877    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.991 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.991    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.105 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.105    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.219 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.219    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.333 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    32.333    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.447 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.447    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.561 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.561    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.675 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.009    32.684    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.841 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          1.003    33.845    alum/temp_out0[25]
    SLICE_X42Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    34.645 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    34.645    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.762 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.762    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.879 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.879    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.996 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.996    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.113 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.113    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.230 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.230    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.347 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.347    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.464 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.009    35.473    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.630 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.909    36.539    alum/temp_out0[24]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.332    36.871 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    36.871    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.421 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.421    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.535 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.535    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.648 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.648    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.762 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.762    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.876 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.876    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.990 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.990    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.104 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.104    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.218 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    38.228    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.385 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.940    39.325    alum/temp_out0[23]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.329    39.654 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    39.654    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.204 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    40.204    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.318 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    40.318    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.432 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    40.432    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.546 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.546    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.660 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.660    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.774 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.009    40.783    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.897 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.897    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.011 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.011    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.168 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.120    42.288    alum/temp_out0[22]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    42.617 r  alum/D_registers_q[7][21]_i_104/O
                         net (fo=1, routed)           0.000    42.617    alum/D_registers_q[7][21]_i_104_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.167 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    43.167    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.281 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    43.281    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.395 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    43.395    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.509 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    43.509    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.623 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.623    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.737 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.009    43.746    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.860 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.860    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.974 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.974    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.131 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.864    44.995    alum/temp_out0[21]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.329    45.324 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    45.324    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.874 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.874    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.988 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.988    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.102 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.102    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.216 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.216    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.330 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.330    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.444 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.009    46.453    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.567 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.567    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.681 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.681    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.838 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.940    47.778    alum/temp_out0[20]
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.329    48.107 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    48.107    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.657 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.657    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.771 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.771    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.885 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.885    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.999 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.999    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.113 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.113    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.227 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.009    49.236    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.350 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.350    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.464 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.464    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.621 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.982    50.603    alum/temp_out0[19]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    50.932 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    50.932    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.465 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    51.465    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.582 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    51.582    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.699 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.699    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.816 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    51.816    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.933 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.933    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.050 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.009    52.059    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.176 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    52.176    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.293 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.293    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.450 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          1.356    53.806    alum/temp_out0[18]
    SLICE_X44Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    54.594 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.594    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.708 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.708    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.822 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.822    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.936 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    54.936    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.050 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.050    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.164 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    55.164    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.278 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.278    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.392 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.392    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.549 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          0.943    56.492    alum/temp_out0[17]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    56.821 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.371 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    57.371    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.485 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    57.485    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.599 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    57.599    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.713 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.713    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.827 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.827    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.941 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.941    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.055 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.055    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.169 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.169    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.326 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.921    59.247    alum/temp_out0[16]
    SLICE_X46Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    60.047 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.047    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.164 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.164    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.281 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.281    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.398 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.398    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.515 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.515    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.632 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.632    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.749 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.758    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.875 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.875    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.032 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.144    62.175    alum/temp_out0[15]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    62.507 r  alum/D_registers_q[7][13]_i_94/O
                         net (fo=1, routed)           0.000    62.507    alum/D_registers_q[7][13]_i_94_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.908 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    62.908    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.022 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.022    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.136 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.136    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.250 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.250    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.364 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.364    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.478 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.478    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.592 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.009    63.601    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.715 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    63.715    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.872 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          1.310    65.183    alum/temp_out0[14]
    SLICE_X55Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.968 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    65.968    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.082 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    66.082    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.196 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    66.196    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.310 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    66.310    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.424 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.424    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.538 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.538    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.652 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.652    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.766 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.766    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.923 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.005    67.928    alum/temp_out0[13]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.329    68.257 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    68.257    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.790 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    68.790    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.907 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    68.907    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.024 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    69.024    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.141 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    69.141    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.258 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    69.258    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.375 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.375    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.492 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.492    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.609 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.609    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.766 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.045    70.811    alum/temp_out0[12]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.332    71.143 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    71.143    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.676 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    71.676    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.793 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.793    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.910 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    71.910    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.027 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    72.027    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.144 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.144    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.261 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.261    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.378 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.378    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.495 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.495    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.652 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.097    73.749    alum/temp_out0[11]
    SLICE_X61Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    74.537 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.537    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.651 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.651    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.765 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.765    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.879 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.879    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.993 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.993    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.107 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.107    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.221 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.221    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.335 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    75.335    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.492 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.926    76.418    alum/temp_out0[10]
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.747 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    76.747    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.280 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    77.280    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.397 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.397    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.514 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    77.514    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.631 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.631    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.748 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.748    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.865 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.865    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.982 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.982    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.099 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.099    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.256 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.095    79.351    alum/temp_out0[9]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.332    79.683 r  alum/D_registers_q[7][8]_i_92/O
                         net (fo=1, routed)           0.000    79.683    alum/D_registers_q[7][8]_i_92_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.216 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    80.216    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.333 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    80.333    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.450 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    80.450    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.567 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.567    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.684 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    80.684    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.801 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.801    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.918 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.918    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.035 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    81.035    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.192 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.028    82.219    alum/temp_out0[8]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.332    82.551 r  alum/D_registers_q[7][3]_i_183/O
                         net (fo=1, routed)           0.000    82.551    alum/D_registers_q[7][3]_i_183_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.101 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    83.101    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.215 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    83.215    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.329 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    83.329    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.443 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    83.443    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.557 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    83.557    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.671 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.671    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.785 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.785    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.899 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.899    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.056 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.285    85.341    alum/temp_out0[7]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    85.670 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    85.670    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.203 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    86.203    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.320 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    86.320    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.437 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    86.437    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.554 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    86.554    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.671 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    86.671    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.788 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    86.788    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.905 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.905    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.022 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.022    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.179 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.979    88.157    alum/temp_out0[6]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    88.489 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    88.489    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.039 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    89.039    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.153 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    89.153    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.267 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    89.267    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.381 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    89.381    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.495 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    89.495    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.609 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    89.609    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.723 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.723    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.837 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.837    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.994 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.180    91.174    alum/temp_out0[5]
    SLICE_X49Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.959 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    91.959    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.073 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    92.073    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.187 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    92.187    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.301 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    92.301    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.415 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    92.415    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.529 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    92.529    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.643 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    92.643    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.757 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    92.757    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.914 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.906    93.820    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.149 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    94.149    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.699 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    94.699    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.813 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    94.813    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.927 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    94.927    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.041 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    95.041    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.155 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    95.155    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.269 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.269    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.383 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    95.383    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.497 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    95.497    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.654 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.073    96.727    alum/temp_out0[3]
    SLICE_X53Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    97.512 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    97.512    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.626 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    97.626    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.740 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    97.740    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.854 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    97.854    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.968 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    97.968    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.082 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    98.082    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.196 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    98.196    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.310 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.310    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.467 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          0.953    99.420    alum/temp_out0[2]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329    99.749 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    99.749    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.282 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000   100.282    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.399 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000   100.399    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.516 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.516    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.633 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000   100.633    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.750 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.750    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.867 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.867    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.984 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.984    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.101 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   101.101    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.258 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.071   102.329    alum/temp_out0[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332   102.661 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   102.661    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.211 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   103.211    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.325 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   103.325    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.439 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   103.439    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.553 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   103.553    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.667 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   103.667    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.781 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.781    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.895 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   103.895    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.009 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   104.009    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.166 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.648   104.815    sm/temp_out0[0]
    SLICE_X57Y14         LUT5 (Prop_lut5_I4_O)        0.329   105.144 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.475   105.618    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X57Y14         LUT4 (Prop_lut4_I0_O)        0.124   105.742 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.449   106.191    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.124   106.315 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.525   107.840    sm/M_alum_out[0]
    SLICE_X58Y24         LUT4 (Prop_lut4_I0_O)        0.152   107.992 f  sm/D_states_q[7]_i_24/O
                         net (fo=2, routed)           0.989   108.981    sm/D_states_q[7]_i_24_n_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.326   109.307 f  sm/D_states_q[0]_i_2/O
                         net (fo=4, routed)           0.653   109.961    sm/D_states_q[0]_i_2_n_0
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124   110.085 r  sm/D_states_q[0]_rep__1_i_1/O
                         net (fo=1, routed)           0.000   110.085    sm/D_states_q[0]_rep__1_i_1_n_0
    SLICE_X57Y24         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.436   115.952    sm/clk_IBUF_BUFG
    SLICE_X57Y24         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
                         clock pessimism              0.294   116.246    
                         clock uncertainty           -0.035   116.211    
    SLICE_X57Y24         FDSE (Setup_fdse_C_D)        0.031   116.242    sm/D_states_q_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                        116.242    
                         arrival time                        -110.085    
  -------------------------------------------------------------------
                         slack                                  6.157    

Slack (MET) :             6.296ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.742ns  (logic 60.468ns (57.730%)  route 44.274ns (42.270%))
  Logic Levels:           324  (CARRY4=288 LUT2=2 LUT3=24 LUT4=2 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 116.017 - 111.111 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X57Y24         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDSE (Prop_fdse_C_Q)         0.456     5.591 f  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=92, routed)          2.589     8.180    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X62Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.304 f  sm/D_decrease_timer_q_i_74/O
                         net (fo=9, routed)           0.981     9.286    sm/D_decrease_timer_q_i_74_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.410 r  sm/ram_reg_i_133/O
                         net (fo=5, routed)           1.430    10.840    sm/ram_reg_i_133_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I2_O)        0.124    10.964 r  sm/ram_reg_i_136/O
                         net (fo=1, routed)           0.000    10.964    sm/ram_reg_i_136_n_0
    SLICE_X56Y5          MUXF7 (Prop_muxf7_I1_O)      0.214    11.178 r  sm/ram_reg_i_119/O
                         net (fo=5, routed)           0.655    11.833    sm/M_sm_rd2[0]
    SLICE_X57Y15         LUT5 (Prop_lut5_I3_O)        0.297    12.130 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=121, routed)         1.551    13.681    sm/M_alum_b[0]
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.805 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.805    alum/S[0]
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.337 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.337    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.451 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.451    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.565    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.679 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    14.679    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.793 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.793    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.907 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.907    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.021 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.009    15.030    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.144 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    15.144    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.415 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.192    16.606    alum/temp_out0[31]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.373    16.979 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.979    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.529 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.529    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.643 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.643    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.757 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.757    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.871 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.871    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.985 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.985    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.099 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.099    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.213 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.009    18.222    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.336 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.336    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.493 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          0.948    19.442    alum/temp_out0[30]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    19.771 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    19.771    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.321 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.321    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.435 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.435    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.549 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.549    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.663 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.663    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.777 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.777    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.891 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.891    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.005 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.009    21.014    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.128 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.128    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.285 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.187    22.471    alum/temp_out0[29]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    22.800 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    22.800    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.350 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.350    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.464 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    23.464    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.578 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    23.578    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.692 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.692    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.806 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.806    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.920 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.920    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.034 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    24.043    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.157 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.157    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.314 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.009    25.323    alum/temp_out0[28]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    25.652 r  alum/D_registers_q[7][27]_i_92/O
                         net (fo=1, routed)           0.000    25.652    alum/D_registers_q[7][27]_i_92_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.185 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    26.185    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.302 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.302    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.419 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.419    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.536 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    26.536    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.653 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    26.653    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.770 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    26.770    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.887 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.887    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.004 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.009    27.014    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.170 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          0.952    28.122    alum/temp_out0[27]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.332    28.454 r  alum/D_registers_q[7][26]_i_60/O
                         net (fo=1, routed)           0.000    28.454    alum/D_registers_q[7][26]_i_60_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.004 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    29.004    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.118 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.118    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.232 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.232    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.346 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.346    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.460 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.460    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.574 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.574    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.688 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.688    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.802 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.009    29.811    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.968 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          1.030    30.998    alum/temp_out0[26]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.329    31.327 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    31.327    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.877 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.877    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.991 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.991    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.105 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.105    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.219 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.219    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.333 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    32.333    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.447 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.447    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.561 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.561    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.675 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.009    32.684    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.841 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          1.003    33.845    alum/temp_out0[25]
    SLICE_X42Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    34.645 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    34.645    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.762 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.762    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.879 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.879    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.996 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.996    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.113 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.113    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.230 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.230    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.347 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.347    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.464 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.009    35.473    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.630 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.909    36.539    alum/temp_out0[24]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.332    36.871 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    36.871    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.421 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.421    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.535 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.535    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.648 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.648    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.762 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.762    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.876 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.876    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.990 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.990    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.104 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.104    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.218 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    38.228    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.385 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.940    39.325    alum/temp_out0[23]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.329    39.654 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    39.654    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.204 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    40.204    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.318 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    40.318    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.432 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    40.432    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.546 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.546    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.660 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.660    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.774 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.009    40.783    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.897 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.897    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.011 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.011    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.168 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.120    42.288    alum/temp_out0[22]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    42.617 r  alum/D_registers_q[7][21]_i_104/O
                         net (fo=1, routed)           0.000    42.617    alum/D_registers_q[7][21]_i_104_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.167 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    43.167    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.281 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    43.281    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.395 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    43.395    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.509 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    43.509    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.623 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.623    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.737 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.009    43.746    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.860 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.860    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.974 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.974    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.131 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.864    44.995    alum/temp_out0[21]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.329    45.324 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    45.324    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.874 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.874    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.988 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.988    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.102 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.102    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.216 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.216    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.330 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.330    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.444 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.009    46.453    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.567 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.567    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.681 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.681    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.838 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.940    47.778    alum/temp_out0[20]
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.329    48.107 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    48.107    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.657 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.657    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.771 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.771    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.885 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.885    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.999 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.999    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.113 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.113    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.227 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.009    49.236    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.350 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.350    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.464 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.464    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.621 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.982    50.603    alum/temp_out0[19]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    50.932 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    50.932    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.465 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    51.465    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.582 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    51.582    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.699 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.699    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.816 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    51.816    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.933 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.933    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.050 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.009    52.059    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.176 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    52.176    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.293 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.293    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.450 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          1.356    53.806    alum/temp_out0[18]
    SLICE_X44Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    54.594 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.594    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.708 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.708    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.822 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.822    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.936 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    54.936    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.050 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.050    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.164 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    55.164    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.278 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.278    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.392 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.392    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.549 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          0.943    56.492    alum/temp_out0[17]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    56.821 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.371 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    57.371    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.485 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    57.485    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.599 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    57.599    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.713 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.713    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.827 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.827    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.941 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.941    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.055 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.055    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.169 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.169    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.326 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.921    59.247    alum/temp_out0[16]
    SLICE_X46Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    60.047 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.047    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.164 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.164    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.281 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.281    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.398 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.398    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.515 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.515    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.632 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.632    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.749 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.758    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.875 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.875    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.032 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.144    62.175    alum/temp_out0[15]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    62.507 r  alum/D_registers_q[7][13]_i_94/O
                         net (fo=1, routed)           0.000    62.507    alum/D_registers_q[7][13]_i_94_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.908 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    62.908    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.022 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.022    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.136 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.136    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.250 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.250    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.364 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.364    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.478 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.478    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.592 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.009    63.601    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.715 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    63.715    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.872 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          1.310    65.183    alum/temp_out0[14]
    SLICE_X55Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.968 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    65.968    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.082 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    66.082    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.196 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    66.196    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.310 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    66.310    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.424 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.424    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.538 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.538    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.652 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.652    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.766 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.766    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.923 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.005    67.928    alum/temp_out0[13]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.329    68.257 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    68.257    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.790 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    68.790    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.907 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    68.907    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.024 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    69.024    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.141 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    69.141    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.258 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    69.258    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.375 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.375    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.492 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.492    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.609 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.609    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.766 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.045    70.811    alum/temp_out0[12]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.332    71.143 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    71.143    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.676 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    71.676    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.793 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.793    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.910 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    71.910    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.027 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    72.027    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.144 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.144    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.261 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.261    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.378 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.378    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.495 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.495    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.652 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.097    73.749    alum/temp_out0[11]
    SLICE_X61Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    74.537 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.537    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.651 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.651    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.765 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.765    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.879 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.879    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.993 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.993    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.107 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.107    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.221 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.221    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.335 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    75.335    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.492 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.926    76.418    alum/temp_out0[10]
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.747 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    76.747    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.280 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    77.280    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.397 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.397    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.514 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    77.514    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.631 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.631    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.748 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.748    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.865 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.865    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.982 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.982    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.099 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.099    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.256 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.095    79.351    alum/temp_out0[9]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.332    79.683 r  alum/D_registers_q[7][8]_i_92/O
                         net (fo=1, routed)           0.000    79.683    alum/D_registers_q[7][8]_i_92_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.216 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    80.216    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.333 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    80.333    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.450 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    80.450    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.567 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.567    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.684 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    80.684    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.801 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.801    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.918 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.918    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.035 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    81.035    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.192 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.028    82.219    alum/temp_out0[8]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.332    82.551 r  alum/D_registers_q[7][3]_i_183/O
                         net (fo=1, routed)           0.000    82.551    alum/D_registers_q[7][3]_i_183_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.101 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    83.101    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.215 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    83.215    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.329 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    83.329    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.443 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    83.443    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.557 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    83.557    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.671 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.671    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.785 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.785    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.899 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.899    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.056 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.285    85.341    alum/temp_out0[7]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    85.670 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    85.670    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.203 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    86.203    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.320 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    86.320    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.437 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    86.437    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.554 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    86.554    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.671 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    86.671    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.788 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    86.788    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.905 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.905    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.022 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.022    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.179 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.979    88.157    alum/temp_out0[6]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    88.489 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    88.489    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.039 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    89.039    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.153 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    89.153    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.267 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    89.267    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.381 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    89.381    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.495 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    89.495    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.609 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    89.609    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.723 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.723    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.837 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.837    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.994 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.180    91.174    alum/temp_out0[5]
    SLICE_X49Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.959 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    91.959    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.073 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    92.073    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.187 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    92.187    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.301 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    92.301    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.415 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    92.415    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.529 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    92.529    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.643 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    92.643    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.757 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    92.757    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.914 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.906    93.820    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.149 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    94.149    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.699 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    94.699    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.813 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    94.813    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.927 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    94.927    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.041 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    95.041    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.155 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    95.155    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.269 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.269    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.383 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    95.383    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.497 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    95.497    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.654 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.073    96.727    alum/temp_out0[3]
    SLICE_X53Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    97.512 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    97.512    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.626 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    97.626    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.740 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    97.740    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.854 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    97.854    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.968 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    97.968    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.082 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    98.082    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.196 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    98.196    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.310 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.310    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.467 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          0.953    99.420    alum/temp_out0[2]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329    99.749 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    99.749    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.282 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000   100.282    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.399 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000   100.399    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.516 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.516    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.633 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000   100.633    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.750 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.750    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.867 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.867    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.984 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.984    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.101 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   101.101    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.258 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.071   102.329    alum/temp_out0[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332   102.661 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   102.661    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.211 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   103.211    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.325 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   103.325    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.439 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   103.439    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.553 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   103.553    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.667 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   103.667    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.781 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.781    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.895 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   103.895    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.009 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   104.009    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.166 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.648   104.815    sm/temp_out0[0]
    SLICE_X57Y14         LUT5 (Prop_lut5_I4_O)        0.329   105.144 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.475   105.618    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X57Y14         LUT4 (Prop_lut4_I0_O)        0.124   105.742 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.449   106.191    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.124   106.315 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.525   107.840    sm/M_alum_out[0]
    SLICE_X58Y24         LUT4 (Prop_lut4_I0_O)        0.152   107.992 f  sm/D_states_q[7]_i_24/O
                         net (fo=2, routed)           0.663   108.655    sm/D_states_q[7]_i_24_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I0_O)        0.326   108.981 f  sm/D_states_q[7]_i_8/O
                         net (fo=4, routed)           0.435   109.416    sm/D_states_q[7]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I0_O)        0.124   109.540 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.338   109.877    sm/D_states_d__0[7]
    SLICE_X58Y24         FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.501   116.017    sm/clk_IBUF_BUFG
    SLICE_X58Y24         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.259   116.276    
                         clock uncertainty           -0.035   116.241    
    SLICE_X58Y24         FDSE (Setup_fdse_C_D)       -0.067   116.174    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.174    
                         arrival time                        -109.878    
  -------------------------------------------------------------------
                         slack                                  6.296    

Slack (MET) :             6.636ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.501ns  (logic 60.468ns (57.864%)  route 44.033ns (42.136%))
  Logic Levels:           324  (CARRY4=288 LUT2=2 LUT3=24 LUT4=2 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 116.017 - 111.111 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X57Y24         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDSE (Prop_fdse_C_Q)         0.456     5.591 f  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=92, routed)          2.589     8.180    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X62Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.304 f  sm/D_decrease_timer_q_i_74/O
                         net (fo=9, routed)           0.981     9.286    sm/D_decrease_timer_q_i_74_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.410 r  sm/ram_reg_i_133/O
                         net (fo=5, routed)           1.430    10.840    sm/ram_reg_i_133_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I2_O)        0.124    10.964 r  sm/ram_reg_i_136/O
                         net (fo=1, routed)           0.000    10.964    sm/ram_reg_i_136_n_0
    SLICE_X56Y5          MUXF7 (Prop_muxf7_I1_O)      0.214    11.178 r  sm/ram_reg_i_119/O
                         net (fo=5, routed)           0.655    11.833    sm/M_sm_rd2[0]
    SLICE_X57Y15         LUT5 (Prop_lut5_I3_O)        0.297    12.130 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=121, routed)         1.551    13.681    sm/M_alum_b[0]
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.805 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.805    alum/S[0]
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.337 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.337    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.451 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.451    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.565    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.679 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    14.679    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.793 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.793    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.907 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.907    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.021 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.009    15.030    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.144 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    15.144    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.415 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.192    16.606    alum/temp_out0[31]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.373    16.979 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.979    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.529 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.529    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.643 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.643    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.757 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.757    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.871 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.871    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.985 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.985    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.099 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.099    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.213 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.009    18.222    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.336 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.336    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.493 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          0.948    19.442    alum/temp_out0[30]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    19.771 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    19.771    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.321 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.321    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.435 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.435    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.549 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.549    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.663 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.663    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.777 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.777    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.891 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.891    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.005 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.009    21.014    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.128 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.128    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.285 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.187    22.471    alum/temp_out0[29]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    22.800 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    22.800    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.350 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.350    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.464 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    23.464    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.578 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    23.578    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.692 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.692    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.806 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.806    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.920 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.920    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.034 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    24.043    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.157 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.157    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.314 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.009    25.323    alum/temp_out0[28]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    25.652 r  alum/D_registers_q[7][27]_i_92/O
                         net (fo=1, routed)           0.000    25.652    alum/D_registers_q[7][27]_i_92_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.185 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    26.185    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.302 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.302    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.419 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.419    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.536 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    26.536    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.653 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    26.653    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.770 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    26.770    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.887 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.887    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.004 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.009    27.014    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.170 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          0.952    28.122    alum/temp_out0[27]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.332    28.454 r  alum/D_registers_q[7][26]_i_60/O
                         net (fo=1, routed)           0.000    28.454    alum/D_registers_q[7][26]_i_60_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.004 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    29.004    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.118 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.118    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.232 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.232    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.346 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.346    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.460 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.460    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.574 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.574    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.688 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.688    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.802 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.009    29.811    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.968 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          1.030    30.998    alum/temp_out0[26]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.329    31.327 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    31.327    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.877 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.877    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.991 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.991    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.105 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.105    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.219 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.219    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.333 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    32.333    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.447 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.447    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.561 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.561    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.675 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.009    32.684    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.841 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          1.003    33.845    alum/temp_out0[25]
    SLICE_X42Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    34.645 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    34.645    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.762 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.762    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.879 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.879    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.996 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.996    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.113 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.113    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.230 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.230    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.347 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.347    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.464 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.009    35.473    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.630 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.909    36.539    alum/temp_out0[24]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.332    36.871 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    36.871    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.421 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.421    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.535 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.535    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.648 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.648    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.762 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.762    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.876 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.876    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.990 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.990    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.104 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.104    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.218 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    38.228    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.385 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.940    39.325    alum/temp_out0[23]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.329    39.654 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    39.654    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.204 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    40.204    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.318 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    40.318    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.432 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    40.432    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.546 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.546    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.660 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.660    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.774 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.009    40.783    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.897 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.897    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.011 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.011    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.168 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.120    42.288    alum/temp_out0[22]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    42.617 r  alum/D_registers_q[7][21]_i_104/O
                         net (fo=1, routed)           0.000    42.617    alum/D_registers_q[7][21]_i_104_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.167 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    43.167    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.281 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    43.281    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.395 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    43.395    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.509 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    43.509    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.623 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.623    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.737 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.009    43.746    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.860 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.860    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.974 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.974    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.131 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.864    44.995    alum/temp_out0[21]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.329    45.324 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    45.324    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.874 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.874    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.988 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.988    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.102 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.102    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.216 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.216    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.330 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.330    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.444 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.009    46.453    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.567 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.567    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.681 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.681    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.838 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.940    47.778    alum/temp_out0[20]
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.329    48.107 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    48.107    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.657 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.657    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.771 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.771    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.885 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.885    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.999 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.999    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.113 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.113    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.227 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.009    49.236    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.350 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.350    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.464 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.464    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.621 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.982    50.603    alum/temp_out0[19]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    50.932 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    50.932    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.465 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    51.465    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.582 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    51.582    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.699 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.699    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.816 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    51.816    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.933 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.933    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.050 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.009    52.059    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.176 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    52.176    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.293 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.293    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.450 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          1.356    53.806    alum/temp_out0[18]
    SLICE_X44Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    54.594 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.594    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.708 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.708    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.822 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.822    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.936 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    54.936    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.050 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.050    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.164 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    55.164    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.278 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.278    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.392 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.392    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.549 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          0.943    56.492    alum/temp_out0[17]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    56.821 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.371 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    57.371    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.485 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    57.485    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.599 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    57.599    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.713 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.713    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.827 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.827    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.941 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.941    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.055 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.055    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.169 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.169    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.326 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.921    59.247    alum/temp_out0[16]
    SLICE_X46Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    60.047 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.047    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.164 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.164    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.281 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.281    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.398 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.398    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.515 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.515    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.632 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.632    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.749 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.758    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.875 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.875    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.032 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.144    62.175    alum/temp_out0[15]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    62.507 r  alum/D_registers_q[7][13]_i_94/O
                         net (fo=1, routed)           0.000    62.507    alum/D_registers_q[7][13]_i_94_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.908 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    62.908    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.022 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.022    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.136 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.136    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.250 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.250    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.364 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.364    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.478 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.478    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.592 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.009    63.601    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.715 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    63.715    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.872 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          1.310    65.183    alum/temp_out0[14]
    SLICE_X55Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.968 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    65.968    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.082 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    66.082    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.196 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    66.196    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.310 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    66.310    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.424 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.424    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.538 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.538    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.652 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.652    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.766 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.766    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.923 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.005    67.928    alum/temp_out0[13]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.329    68.257 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    68.257    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.790 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    68.790    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.907 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    68.907    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.024 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    69.024    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.141 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    69.141    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.258 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    69.258    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.375 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.375    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.492 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.492    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.609 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.609    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.766 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.045    70.811    alum/temp_out0[12]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.332    71.143 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    71.143    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.676 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    71.676    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.793 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.793    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.910 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    71.910    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.027 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    72.027    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.144 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.144    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.261 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.261    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.378 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.378    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.495 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.495    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.652 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.097    73.749    alum/temp_out0[11]
    SLICE_X61Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    74.537 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.537    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.651 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.651    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.765 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.765    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.879 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.879    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.993 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.993    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.107 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.107    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.221 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.221    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.335 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    75.335    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.492 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.926    76.418    alum/temp_out0[10]
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.747 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    76.747    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.280 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    77.280    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.397 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.397    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.514 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    77.514    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.631 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.631    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.748 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.748    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.865 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.865    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.982 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.982    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.099 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.099    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.256 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.095    79.351    alum/temp_out0[9]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.332    79.683 r  alum/D_registers_q[7][8]_i_92/O
                         net (fo=1, routed)           0.000    79.683    alum/D_registers_q[7][8]_i_92_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.216 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    80.216    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.333 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    80.333    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.450 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    80.450    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.567 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.567    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.684 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    80.684    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.801 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.801    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.918 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.918    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.035 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    81.035    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.192 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.028    82.219    alum/temp_out0[8]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.332    82.551 r  alum/D_registers_q[7][3]_i_183/O
                         net (fo=1, routed)           0.000    82.551    alum/D_registers_q[7][3]_i_183_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.101 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    83.101    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.215 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    83.215    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.329 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    83.329    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.443 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    83.443    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.557 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    83.557    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.671 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.671    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.785 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.785    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.899 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.899    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.056 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.285    85.341    alum/temp_out0[7]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    85.670 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    85.670    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.203 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    86.203    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.320 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    86.320    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.437 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    86.437    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.554 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    86.554    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.671 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    86.671    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.788 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    86.788    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.905 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.905    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.022 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.022    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.179 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.979    88.157    alum/temp_out0[6]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    88.489 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    88.489    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.039 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    89.039    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.153 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    89.153    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.267 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    89.267    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.381 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    89.381    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.495 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    89.495    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.609 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    89.609    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.723 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.723    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.837 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.837    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.994 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.180    91.174    alum/temp_out0[5]
    SLICE_X49Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.959 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    91.959    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.073 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    92.073    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.187 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    92.187    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.301 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    92.301    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.415 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    92.415    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.529 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    92.529    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.643 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    92.643    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.757 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    92.757    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.914 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.906    93.820    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.149 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    94.149    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.699 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    94.699    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.813 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    94.813    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.927 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    94.927    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.041 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    95.041    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.155 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    95.155    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.269 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.269    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.383 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    95.383    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.497 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    95.497    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.654 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.073    96.727    alum/temp_out0[3]
    SLICE_X53Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    97.512 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    97.512    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.626 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    97.626    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.740 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    97.740    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.854 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    97.854    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.968 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    97.968    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.082 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    98.082    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.196 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    98.196    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.310 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.310    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.467 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          0.953    99.420    alum/temp_out0[2]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329    99.749 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    99.749    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.282 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000   100.282    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.399 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000   100.399    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.516 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.516    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.633 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000   100.633    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.750 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.750    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.867 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.867    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.984 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.984    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.101 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   101.101    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.258 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.071   102.329    alum/temp_out0[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332   102.661 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   102.661    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.211 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   103.211    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.325 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   103.325    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.439 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   103.439    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.553 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   103.553    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.667 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   103.667    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.781 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.781    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.895 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   103.895    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.009 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   104.009    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.166 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.648   104.815    sm/temp_out0[0]
    SLICE_X57Y14         LUT5 (Prop_lut5_I4_O)        0.329   105.144 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.475   105.618    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X57Y14         LUT4 (Prop_lut4_I0_O)        0.124   105.742 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.449   106.191    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.124   106.315 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.525   107.840    sm/M_alum_out[0]
    SLICE_X58Y24         LUT4 (Prop_lut4_I0_O)        0.152   107.992 r  sm/D_states_q[7]_i_24/O
                         net (fo=2, routed)           0.663   108.655    sm/D_states_q[7]_i_24_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I0_O)        0.326   108.981 r  sm/D_states_q[7]_i_8/O
                         net (fo=4, routed)           0.531   109.512    sm/D_states_q[7]_i_8_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I1_O)        0.124   109.636 r  sm/D_states_q[6]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   109.636    sm/D_states_q[6]_rep__0_i_1_n_0
    SLICE_X58Y24         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.501   116.017    sm/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
                         clock pessimism              0.259   116.276    
                         clock uncertainty           -0.035   116.241    
    SLICE_X58Y24         FDRE (Setup_fdre_C_D)        0.031   116.272    sm/D_states_q_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                        116.272    
                         arrival time                        -109.636    
  -------------------------------------------------------------------
                         slack                                  6.636    

Slack (MET) :             6.695ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.386ns  (logic 60.434ns (57.895%)  route 43.952ns (42.105%))
  Logic Levels:           324  (CARRY4=288 LUT2=2 LUT3=24 LUT4=1 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 116.023 - 111.111 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X57Y24         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDSE (Prop_fdse_C_Q)         0.456     5.591 f  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=92, routed)          2.589     8.180    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X62Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.304 f  sm/D_decrease_timer_q_i_74/O
                         net (fo=9, routed)           0.981     9.286    sm/D_decrease_timer_q_i_74_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.410 r  sm/ram_reg_i_133/O
                         net (fo=5, routed)           1.430    10.840    sm/ram_reg_i_133_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I2_O)        0.124    10.964 r  sm/ram_reg_i_136/O
                         net (fo=1, routed)           0.000    10.964    sm/ram_reg_i_136_n_0
    SLICE_X56Y5          MUXF7 (Prop_muxf7_I1_O)      0.214    11.178 r  sm/ram_reg_i_119/O
                         net (fo=5, routed)           0.655    11.833    sm/M_sm_rd2[0]
    SLICE_X57Y15         LUT5 (Prop_lut5_I3_O)        0.297    12.130 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=121, routed)         1.551    13.681    sm/M_alum_b[0]
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.805 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.805    alum/S[0]
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.337 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.337    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.451 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.451    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.565    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.679 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    14.679    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.793 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.793    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.907 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.907    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.021 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.009    15.030    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.144 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    15.144    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.415 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.192    16.606    alum/temp_out0[31]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.373    16.979 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.979    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.529 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.529    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.643 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.643    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.757 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.757    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.871 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.871    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.985 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.985    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.099 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.099    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.213 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.009    18.222    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.336 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.336    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.493 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          0.948    19.442    alum/temp_out0[30]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    19.771 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    19.771    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.321 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.321    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.435 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.435    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.549 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.549    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.663 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.663    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.777 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.777    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.891 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.891    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.005 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.009    21.014    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.128 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.128    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.285 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.187    22.471    alum/temp_out0[29]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    22.800 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    22.800    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.350 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.350    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.464 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    23.464    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.578 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    23.578    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.692 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.692    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.806 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.806    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.920 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.920    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.034 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    24.043    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.157 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.157    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.314 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.009    25.323    alum/temp_out0[28]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    25.652 r  alum/D_registers_q[7][27]_i_92/O
                         net (fo=1, routed)           0.000    25.652    alum/D_registers_q[7][27]_i_92_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.185 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    26.185    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.302 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.302    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.419 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.419    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.536 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    26.536    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.653 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    26.653    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.770 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    26.770    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.887 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.887    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.004 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.009    27.014    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.170 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          0.952    28.122    alum/temp_out0[27]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.332    28.454 r  alum/D_registers_q[7][26]_i_60/O
                         net (fo=1, routed)           0.000    28.454    alum/D_registers_q[7][26]_i_60_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.004 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    29.004    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.118 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.118    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.232 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.232    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.346 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.346    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.460 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.460    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.574 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.574    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.688 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.688    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.802 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.009    29.811    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.968 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          1.030    30.998    alum/temp_out0[26]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.329    31.327 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    31.327    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.877 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.877    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.991 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.991    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.105 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.105    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.219 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.219    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.333 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    32.333    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.447 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.447    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.561 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.561    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.675 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.009    32.684    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.841 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          1.003    33.845    alum/temp_out0[25]
    SLICE_X42Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    34.645 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    34.645    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.762 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.762    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.879 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.879    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.996 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.996    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.113 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.113    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.230 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.230    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.347 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.347    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.464 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.009    35.473    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.630 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.909    36.539    alum/temp_out0[24]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.332    36.871 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    36.871    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.421 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.421    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.535 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.535    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.648 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.648    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.762 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.762    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.876 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.876    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.990 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.990    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.104 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.104    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.218 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    38.228    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.385 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.940    39.325    alum/temp_out0[23]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.329    39.654 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    39.654    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.204 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    40.204    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.318 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    40.318    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.432 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    40.432    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.546 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.546    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.660 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.660    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.774 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.009    40.783    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.897 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.897    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.011 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.011    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.168 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.120    42.288    alum/temp_out0[22]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    42.617 r  alum/D_registers_q[7][21]_i_104/O
                         net (fo=1, routed)           0.000    42.617    alum/D_registers_q[7][21]_i_104_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.167 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    43.167    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.281 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    43.281    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.395 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    43.395    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.509 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    43.509    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.623 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.623    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.737 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.009    43.746    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.860 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.860    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.974 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.974    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.131 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.864    44.995    alum/temp_out0[21]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.329    45.324 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    45.324    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.874 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.874    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.988 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.988    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.102 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.102    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.216 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.216    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.330 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.330    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.444 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.009    46.453    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.567 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.567    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.681 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.681    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.838 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.940    47.778    alum/temp_out0[20]
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.329    48.107 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    48.107    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.657 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.657    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.771 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.771    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.885 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.885    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.999 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.999    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.113 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.113    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.227 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.009    49.236    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.350 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.350    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.464 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.464    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.621 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.982    50.603    alum/temp_out0[19]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    50.932 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    50.932    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.465 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    51.465    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.582 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    51.582    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.699 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.699    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.816 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    51.816    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.933 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.933    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.050 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.009    52.059    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.176 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    52.176    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.293 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.293    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.450 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          1.356    53.806    alum/temp_out0[18]
    SLICE_X44Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    54.594 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.594    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.708 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.708    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.822 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.822    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.936 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    54.936    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.050 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.050    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.164 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    55.164    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.278 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.278    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.392 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.392    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.549 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          0.943    56.492    alum/temp_out0[17]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    56.821 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.371 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    57.371    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.485 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    57.485    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.599 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    57.599    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.713 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.713    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.827 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.827    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.941 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.941    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.055 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.055    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.169 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.169    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.326 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.921    59.247    alum/temp_out0[16]
    SLICE_X46Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    60.047 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.047    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.164 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.164    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.281 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.281    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.398 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.398    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.515 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.515    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.632 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.632    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.749 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.758    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.875 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.875    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.032 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.144    62.175    alum/temp_out0[15]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    62.507 r  alum/D_registers_q[7][13]_i_94/O
                         net (fo=1, routed)           0.000    62.507    alum/D_registers_q[7][13]_i_94_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.908 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    62.908    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.022 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.022    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.136 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.136    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.250 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.250    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.364 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.364    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.478 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.478    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.592 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.009    63.601    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.715 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    63.715    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.872 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          1.310    65.183    alum/temp_out0[14]
    SLICE_X55Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.968 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    65.968    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.082 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    66.082    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.196 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    66.196    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.310 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    66.310    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.424 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.424    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.538 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.538    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.652 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.652    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.766 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.766    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.923 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.005    67.928    alum/temp_out0[13]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.329    68.257 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    68.257    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.790 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    68.790    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.907 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    68.907    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.024 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    69.024    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.141 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    69.141    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.258 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    69.258    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.375 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.375    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.492 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.492    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.609 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.609    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.766 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.045    70.811    alum/temp_out0[12]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.332    71.143 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    71.143    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.676 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    71.676    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.793 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.793    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.910 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    71.910    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.027 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    72.027    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.144 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.144    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.261 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.261    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.378 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.378    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.495 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.495    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.652 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.097    73.749    alum/temp_out0[11]
    SLICE_X61Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    74.537 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.537    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.651 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.651    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.765 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.765    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.879 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.879    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.993 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.993    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.107 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.107    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.221 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.221    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.335 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    75.335    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.492 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.926    76.418    alum/temp_out0[10]
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.747 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    76.747    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.280 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    77.280    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.397 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.397    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.514 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    77.514    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.631 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.631    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.748 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.748    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.865 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.865    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.982 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.982    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.099 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.099    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.256 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.095    79.351    alum/temp_out0[9]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.332    79.683 r  alum/D_registers_q[7][8]_i_92/O
                         net (fo=1, routed)           0.000    79.683    alum/D_registers_q[7][8]_i_92_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.216 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    80.216    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.333 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    80.333    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.450 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    80.450    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.567 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.567    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.684 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    80.684    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.801 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.801    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.918 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.918    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.035 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    81.035    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.192 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.028    82.219    alum/temp_out0[8]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.332    82.551 r  alum/D_registers_q[7][3]_i_183/O
                         net (fo=1, routed)           0.000    82.551    alum/D_registers_q[7][3]_i_183_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.101 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    83.101    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.215 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    83.215    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.329 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    83.329    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.443 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    83.443    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.557 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    83.557    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.671 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.671    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.785 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.785    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.899 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.899    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.056 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.285    85.341    alum/temp_out0[7]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    85.670 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    85.670    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.203 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    86.203    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.320 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    86.320    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.437 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    86.437    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.554 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    86.554    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.671 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    86.671    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.788 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    86.788    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.905 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.905    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.022 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.022    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.179 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.979    88.157    alum/temp_out0[6]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    88.489 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    88.489    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.039 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    89.039    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.153 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    89.153    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.267 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    89.267    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.381 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    89.381    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.495 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    89.495    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.609 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    89.609    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.723 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.723    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.837 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.837    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.994 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.180    91.174    alum/temp_out0[5]
    SLICE_X49Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.959 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    91.959    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.073 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    92.073    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.187 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    92.187    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.301 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    92.301    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.415 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    92.415    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.529 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    92.529    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.643 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    92.643    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.757 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    92.757    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.914 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.906    93.820    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.149 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    94.149    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.699 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    94.699    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.813 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    94.813    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.927 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    94.927    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.041 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    95.041    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.155 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    95.155    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.269 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.269    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.383 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    95.383    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.497 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    95.497    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.654 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.073    96.727    alum/temp_out0[3]
    SLICE_X53Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    97.512 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    97.512    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.626 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    97.626    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.740 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    97.740    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.854 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    97.854    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.968 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    97.968    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.082 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    98.082    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.196 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    98.196    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.310 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.310    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.467 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          0.953    99.420    alum/temp_out0[2]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329    99.749 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    99.749    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.282 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000   100.282    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.399 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000   100.399    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.516 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.516    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.633 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000   100.633    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.750 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.750    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.867 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.867    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.984 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.984    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.101 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   101.101    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.258 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.071   102.329    alum/temp_out0[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332   102.661 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   102.661    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.211 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   103.211    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.325 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   103.325    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.439 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   103.439    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.553 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   103.553    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.667 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   103.667    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.781 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.781    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.895 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   103.895    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.009 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   104.009    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.166 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.648   104.815    sm/temp_out0[0]
    SLICE_X57Y14         LUT5 (Prop_lut5_I4_O)        0.329   105.144 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.475   105.618    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X57Y14         LUT4 (Prop_lut4_I0_O)        0.124   105.742 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.449   106.191    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.124   106.315 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.166   107.481    sm/M_alum_out[0]
    SLICE_X62Y28         LUT5 (Prop_lut5_I4_O)        0.118   107.599 r  sm/D_states_q[2]_i_20/O
                         net (fo=2, routed)           0.451   108.050    sm/D_states_q[2]_i_20_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I4_O)        0.326   108.376 r  sm/D_states_q[2]_i_5/O
                         net (fo=4, routed)           0.472   108.848    sm/D_states_q[2]_i_5_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I4_O)        0.124   108.972 r  sm/D_states_q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.549   109.521    sm/D_states_q[2]_rep__1_i_1_n_0
    SLICE_X60Y29         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.507   116.023    sm/clk_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.259   116.282    
                         clock uncertainty           -0.035   116.247    
    SLICE_X60Y29         FDRE (Setup_fdre_C_D)       -0.031   116.216    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        116.216    
                         arrival time                        -109.521    
  -------------------------------------------------------------------
                         slack                                  6.695    

Slack (MET) :             6.716ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.422ns  (logic 60.468ns (57.907%)  route 43.954ns (42.093%))
  Logic Levels:           324  (CARRY4=288 LUT2=2 LUT3=24 LUT4=2 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 116.019 - 111.111 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X57Y24         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDSE (Prop_fdse_C_Q)         0.456     5.591 f  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=92, routed)          2.589     8.180    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X62Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.304 f  sm/D_decrease_timer_q_i_74/O
                         net (fo=9, routed)           0.981     9.286    sm/D_decrease_timer_q_i_74_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.410 r  sm/ram_reg_i_133/O
                         net (fo=5, routed)           1.430    10.840    sm/ram_reg_i_133_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I2_O)        0.124    10.964 r  sm/ram_reg_i_136/O
                         net (fo=1, routed)           0.000    10.964    sm/ram_reg_i_136_n_0
    SLICE_X56Y5          MUXF7 (Prop_muxf7_I1_O)      0.214    11.178 r  sm/ram_reg_i_119/O
                         net (fo=5, routed)           0.655    11.833    sm/M_sm_rd2[0]
    SLICE_X57Y15         LUT5 (Prop_lut5_I3_O)        0.297    12.130 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=121, routed)         1.551    13.681    sm/M_alum_b[0]
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.805 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.805    alum/S[0]
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.337 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.337    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.451 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.451    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.565    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.679 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    14.679    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.793 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.793    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.907 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.907    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.021 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.009    15.030    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.144 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    15.144    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.415 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.192    16.606    alum/temp_out0[31]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.373    16.979 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.979    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.529 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.529    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.643 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.643    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.757 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.757    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.871 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.871    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.985 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.985    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.099 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.099    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.213 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.009    18.222    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.336 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.336    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.493 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          0.948    19.442    alum/temp_out0[30]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    19.771 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    19.771    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.321 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.321    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.435 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.435    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.549 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.549    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.663 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.663    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.777 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.777    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.891 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.891    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.005 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.009    21.014    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.128 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.128    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.285 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.187    22.471    alum/temp_out0[29]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    22.800 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    22.800    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.350 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.350    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.464 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    23.464    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.578 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    23.578    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.692 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.692    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.806 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.806    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.920 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.920    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.034 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    24.043    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.157 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.157    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.314 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.009    25.323    alum/temp_out0[28]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    25.652 r  alum/D_registers_q[7][27]_i_92/O
                         net (fo=1, routed)           0.000    25.652    alum/D_registers_q[7][27]_i_92_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.185 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    26.185    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.302 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.302    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.419 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.419    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.536 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    26.536    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.653 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    26.653    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.770 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    26.770    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.887 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.887    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.004 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.009    27.014    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.170 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          0.952    28.122    alum/temp_out0[27]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.332    28.454 r  alum/D_registers_q[7][26]_i_60/O
                         net (fo=1, routed)           0.000    28.454    alum/D_registers_q[7][26]_i_60_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.004 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    29.004    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.118 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.118    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.232 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.232    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.346 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.346    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.460 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.460    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.574 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.574    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.688 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.688    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.802 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.009    29.811    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.968 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          1.030    30.998    alum/temp_out0[26]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.329    31.327 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    31.327    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.877 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.877    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.991 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.991    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.105 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.105    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.219 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.219    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.333 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    32.333    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.447 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.447    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.561 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.561    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.675 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.009    32.684    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.841 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          1.003    33.845    alum/temp_out0[25]
    SLICE_X42Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    34.645 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    34.645    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.762 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.762    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.879 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.879    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.996 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.996    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.113 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.113    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.230 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.230    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.347 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.347    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.464 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.009    35.473    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.630 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.909    36.539    alum/temp_out0[24]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.332    36.871 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    36.871    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.421 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.421    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.535 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.535    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.648 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.648    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.762 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.762    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.876 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.876    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.990 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.990    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.104 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.104    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.218 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    38.228    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.385 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.940    39.325    alum/temp_out0[23]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.329    39.654 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    39.654    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.204 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    40.204    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.318 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    40.318    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.432 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    40.432    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.546 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.546    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.660 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.660    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.774 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.009    40.783    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.897 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.897    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.011 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.011    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.168 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.120    42.288    alum/temp_out0[22]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    42.617 r  alum/D_registers_q[7][21]_i_104/O
                         net (fo=1, routed)           0.000    42.617    alum/D_registers_q[7][21]_i_104_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.167 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    43.167    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.281 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    43.281    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.395 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    43.395    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.509 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    43.509    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.623 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.623    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.737 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.009    43.746    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.860 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.860    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.974 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.974    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.131 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.864    44.995    alum/temp_out0[21]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.329    45.324 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    45.324    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.874 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.874    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.988 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.988    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.102 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.102    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.216 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.216    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.330 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.330    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.444 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.009    46.453    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.567 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.567    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.681 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.681    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.838 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.940    47.778    alum/temp_out0[20]
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.329    48.107 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    48.107    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.657 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.657    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.771 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.771    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.885 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.885    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.999 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.999    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.113 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.113    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.227 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.009    49.236    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.350 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.350    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.464 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.464    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.621 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.982    50.603    alum/temp_out0[19]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    50.932 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    50.932    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.465 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    51.465    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.582 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    51.582    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.699 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.699    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.816 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    51.816    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.933 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.933    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.050 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.009    52.059    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.176 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    52.176    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.293 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.293    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.450 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          1.356    53.806    alum/temp_out0[18]
    SLICE_X44Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    54.594 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.594    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.708 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.708    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.822 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.822    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.936 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    54.936    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.050 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.050    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.164 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    55.164    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.278 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.278    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.392 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.392    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.549 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          0.943    56.492    alum/temp_out0[17]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    56.821 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.371 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    57.371    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.485 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    57.485    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.599 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    57.599    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.713 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.713    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.827 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.827    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.941 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.941    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.055 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.055    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.169 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.169    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.326 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.921    59.247    alum/temp_out0[16]
    SLICE_X46Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    60.047 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.047    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.164 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.164    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.281 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.281    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.398 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.398    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.515 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.515    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.632 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.632    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.749 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.758    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.875 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.875    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.032 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.144    62.175    alum/temp_out0[15]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    62.507 r  alum/D_registers_q[7][13]_i_94/O
                         net (fo=1, routed)           0.000    62.507    alum/D_registers_q[7][13]_i_94_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.908 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    62.908    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.022 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.022    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.136 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.136    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.250 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.250    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.364 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.364    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.478 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.478    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.592 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.009    63.601    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.715 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    63.715    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.872 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          1.310    65.183    alum/temp_out0[14]
    SLICE_X55Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.968 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    65.968    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.082 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    66.082    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.196 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    66.196    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.310 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    66.310    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.424 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.424    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.538 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.538    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.652 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.652    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.766 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.766    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.923 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.005    67.928    alum/temp_out0[13]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.329    68.257 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    68.257    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.790 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    68.790    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.907 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    68.907    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.024 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    69.024    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.141 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    69.141    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.258 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    69.258    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.375 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.375    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.492 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.492    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.609 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.609    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.766 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.045    70.811    alum/temp_out0[12]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.332    71.143 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    71.143    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.676 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    71.676    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.793 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.793    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.910 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    71.910    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.027 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    72.027    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.144 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.144    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.261 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.261    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.378 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.378    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.495 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.495    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.652 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.097    73.749    alum/temp_out0[11]
    SLICE_X61Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    74.537 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.537    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.651 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.651    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.765 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.765    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.879 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.879    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.993 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.993    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.107 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.107    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.221 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.221    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.335 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    75.335    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.492 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.926    76.418    alum/temp_out0[10]
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.747 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    76.747    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.280 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    77.280    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.397 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.397    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.514 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    77.514    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.631 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.631    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.748 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.748    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.865 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.865    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.982 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.982    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.099 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.099    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.256 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.095    79.351    alum/temp_out0[9]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.332    79.683 r  alum/D_registers_q[7][8]_i_92/O
                         net (fo=1, routed)           0.000    79.683    alum/D_registers_q[7][8]_i_92_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.216 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    80.216    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.333 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    80.333    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.450 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    80.450    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.567 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.567    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.684 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    80.684    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.801 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.801    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.918 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.918    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.035 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    81.035    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.192 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.028    82.219    alum/temp_out0[8]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.332    82.551 r  alum/D_registers_q[7][3]_i_183/O
                         net (fo=1, routed)           0.000    82.551    alum/D_registers_q[7][3]_i_183_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.101 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    83.101    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.215 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    83.215    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.329 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    83.329    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.443 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    83.443    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.557 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    83.557    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.671 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.671    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.785 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.785    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.899 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.899    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.056 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.285    85.341    alum/temp_out0[7]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    85.670 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    85.670    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.203 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    86.203    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.320 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    86.320    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.437 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    86.437    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.554 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    86.554    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.671 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    86.671    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.788 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    86.788    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.905 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.905    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.022 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.022    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.179 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.979    88.157    alum/temp_out0[6]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    88.489 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    88.489    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.039 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    89.039    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.153 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    89.153    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.267 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    89.267    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.381 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    89.381    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.495 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    89.495    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.609 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    89.609    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.723 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.723    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.837 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.837    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.994 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.180    91.174    alum/temp_out0[5]
    SLICE_X49Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.959 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    91.959    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.073 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    92.073    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.187 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    92.187    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.301 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    92.301    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.415 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    92.415    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.529 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    92.529    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.643 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    92.643    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.757 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    92.757    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.914 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.906    93.820    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.149 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    94.149    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.699 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    94.699    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.813 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    94.813    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.927 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    94.927    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.041 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    95.041    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.155 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    95.155    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.269 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.269    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.383 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    95.383    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.497 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    95.497    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.654 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.073    96.727    alum/temp_out0[3]
    SLICE_X53Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    97.512 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    97.512    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.626 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    97.626    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.740 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    97.740    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.854 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    97.854    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.968 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    97.968    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.082 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    98.082    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.196 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    98.196    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.310 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.310    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.467 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          0.953    99.420    alum/temp_out0[2]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329    99.749 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    99.749    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.282 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000   100.282    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.399 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000   100.399    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.516 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.516    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.633 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000   100.633    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.750 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.750    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.867 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.867    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.984 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.984    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.101 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   101.101    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.258 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.071   102.329    alum/temp_out0[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332   102.661 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   102.661    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.211 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   103.211    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.325 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   103.325    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.439 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   103.439    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.553 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   103.553    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.667 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   103.667    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.781 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.781    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.895 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   103.895    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.009 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   104.009    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.166 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.648   104.815    sm/temp_out0[0]
    SLICE_X57Y14         LUT5 (Prop_lut5_I4_O)        0.329   105.144 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.475   105.618    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X57Y14         LUT4 (Prop_lut4_I0_O)        0.124   105.742 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.449   106.191    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.124   106.315 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.525   107.840    sm/M_alum_out[0]
    SLICE_X58Y24         LUT4 (Prop_lut4_I0_O)        0.152   107.992 r  sm/D_states_q[7]_i_24/O
                         net (fo=2, routed)           0.663   108.655    sm/D_states_q[7]_i_24_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I0_O)        0.326   108.981 r  sm/D_states_q[7]_i_8/O
                         net (fo=4, routed)           0.453   109.434    sm/D_states_q[7]_i_8_n_0
    SLICE_X58Y23         LUT6 (Prop_lut6_I1_O)        0.124   109.558 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.000   109.558    sm/D_states_d__0[6]
    SLICE_X58Y23         FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.503   116.019    sm/clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.259   116.278    
                         clock uncertainty           -0.035   116.243    
    SLICE_X58Y23         FDRE (Setup_fdre_C_D)        0.031   116.274    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.274    
                         arrival time                        -109.558    
  -------------------------------------------------------------------
                         slack                                  6.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.582%)  route 0.261ns (61.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.558     1.502    sr2/clk_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.261     1.927    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y28         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.825     2.015    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y28         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.516    
    SLICE_X56Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.582%)  route 0.261ns (61.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.558     1.502    sr2/clk_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.261     1.927    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y28         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.825     2.015    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y28         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.516    
    SLICE_X56Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.582%)  route 0.261ns (61.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.558     1.502    sr2/clk_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.261     1.927    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y28         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.825     2.015    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y28         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.516    
    SLICE_X56Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.582%)  route 0.261ns (61.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.558     1.502    sr2/clk_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.261     1.927    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y28         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.825     2.015    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y28         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.516    
    SLICE_X56Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_2110021130[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_2110021130[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.591     1.535    forLoop_idx_0_2110021130[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  forLoop_idx_0_2110021130[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_2110021130[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.732    forLoop_idx_0_2110021130[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X65Y60         FDRE                                         r  forLoop_idx_0_2110021130[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.861     2.051    forLoop_idx_0_2110021130[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  forLoop_idx_0_2110021130[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X65Y60         FDRE (Hold_fdre_C_D)         0.075     1.610    forLoop_idx_0_2110021130[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_2110021130[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_2110021130[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.591     1.535    forLoop_idx_0_2110021130[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_2110021130[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_2110021130[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     1.734    forLoop_idx_0_2110021130[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_2110021130[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.861     2.051    forLoop_idx_0_2110021130[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_2110021130[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X62Y60         FDRE (Hold_fdre_C_D)         0.071     1.606    forLoop_idx_0_2110021130[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1270746983[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1270746983[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.591     1.535    forLoop_idx_0_1270746983[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_1270746983[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_1270746983[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.741    forLoop_idx_0_1270746983[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_1270746983[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.861     2.051    forLoop_idx_0_1270746983[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_1270746983[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X62Y60         FDRE (Hold_fdre_C_D)         0.075     1.610    forLoop_idx_0_1270746983[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.350%)  route 0.324ns (69.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.557     1.501    sr1/clk_IBUF_BUFG
    SLICE_X51Y29         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.324     1.965    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y29         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.826     2.016    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y29         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.515    
    SLICE_X52Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.825    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.350%)  route 0.324ns (69.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.557     1.501    sr1/clk_IBUF_BUFG
    SLICE_X51Y29         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.324     1.965    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y29         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.826     2.016    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y29         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.515    
    SLICE_X52Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.825    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.350%)  route 0.324ns (69.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.557     1.501    sr1/clk_IBUF_BUFG
    SLICE_X51Y29         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.324     1.965    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y29         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.826     2.016    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y29         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.515    
    SLICE_X52Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.825    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X2Y2    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X2Y3    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y7    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X36Y6    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X36Y5    L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X41Y7    L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X36Y6    L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X39Y10   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X39Y10   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y29   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y29   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y29   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y29   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y29   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y29   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y29   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y29   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y28   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y28   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y29   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y29   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y29   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y29   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y29   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y29   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y29   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y29   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y28   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y28   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.872ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 0.962ns (20.268%)  route 3.784ns (79.732%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.719 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=88, routed)          2.078     7.797    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.118     7.915 f  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           1.184     9.100    sm/D_states_q_reg[4]_rep__1_0
    SLICE_X50Y29         LUT5 (Prop_lut5_I0_O)        0.326     9.426 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.522     9.948    fifo_reset_cond/AS[0]
    SLICE_X50Y30         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.441   115.957    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y30         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.216    
                         clock uncertainty           -0.035   116.181    
    SLICE_X50Y30         FDPE (Recov_fdpe_C_PRE)     -0.361   115.820    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.820    
                         arrival time                          -9.948    
  -------------------------------------------------------------------
                         slack                                105.872    

Slack (MET) :             105.872ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 0.962ns (20.268%)  route 3.784ns (79.732%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.719 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=88, routed)          2.078     7.797    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.118     7.915 f  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           1.184     9.100    sm/D_states_q_reg[4]_rep__1_0
    SLICE_X50Y29         LUT5 (Prop_lut5_I0_O)        0.326     9.426 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.522     9.948    fifo_reset_cond/AS[0]
    SLICE_X50Y30         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.441   115.957    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y30         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.216    
                         clock uncertainty           -0.035   116.181    
    SLICE_X50Y30         FDPE (Recov_fdpe_C_PRE)     -0.361   115.820    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.820    
                         arrival time                          -9.948    
  -------------------------------------------------------------------
                         slack                                105.872    

Slack (MET) :             105.872ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 0.962ns (20.268%)  route 3.784ns (79.732%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.719 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=88, routed)          2.078     7.797    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.118     7.915 f  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           1.184     9.100    sm/D_states_q_reg[4]_rep__1_0
    SLICE_X50Y29         LUT5 (Prop_lut5_I0_O)        0.326     9.426 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.522     9.948    fifo_reset_cond/AS[0]
    SLICE_X50Y30         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.441   115.957    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y30         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.216    
                         clock uncertainty           -0.035   116.181    
    SLICE_X50Y30         FDPE (Recov_fdpe_C_PRE)     -0.361   115.820    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.820    
                         arrival time                          -9.948    
  -------------------------------------------------------------------
                         slack                                105.872    

Slack (MET) :             105.872ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 0.962ns (20.268%)  route 3.784ns (79.732%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.719 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=88, routed)          2.078     7.797    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.118     7.915 f  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           1.184     9.100    sm/D_states_q_reg[4]_rep__1_0
    SLICE_X50Y29         LUT5 (Prop_lut5_I0_O)        0.326     9.426 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.522     9.948    fifo_reset_cond/AS[0]
    SLICE_X50Y30         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.441   115.957    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y30         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.216    
                         clock uncertainty           -0.035   116.181    
    SLICE_X50Y30         FDPE (Recov_fdpe_C_PRE)     -0.361   115.820    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.820    
                         arrival time                          -9.948    
  -------------------------------------------------------------------
                         slack                                105.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.149ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.186ns (17.124%)  route 0.900ns (82.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.585     1.529    sm/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=91, routed)          0.714     2.384    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X50Y29         LUT5 (Prop_lut5_I4_O)        0.045     2.429 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.186     2.615    fifo_reset_cond/AS[0]
    SLICE_X50Y30         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.827     2.017    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y30         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.537    
    SLICE_X50Y30         FDPE (Remov_fdpe_C_PRE)     -0.071     1.466    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.149ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.186ns (17.124%)  route 0.900ns (82.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.585     1.529    sm/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=91, routed)          0.714     2.384    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X50Y29         LUT5 (Prop_lut5_I4_O)        0.045     2.429 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.186     2.615    fifo_reset_cond/AS[0]
    SLICE_X50Y30         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.827     2.017    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y30         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.537    
    SLICE_X50Y30         FDPE (Remov_fdpe_C_PRE)     -0.071     1.466    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.149ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.186ns (17.124%)  route 0.900ns (82.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.585     1.529    sm/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=91, routed)          0.714     2.384    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X50Y29         LUT5 (Prop_lut5_I4_O)        0.045     2.429 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.186     2.615    fifo_reset_cond/AS[0]
    SLICE_X50Y30         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.827     2.017    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y30         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.537    
    SLICE_X50Y30         FDPE (Remov_fdpe_C_PRE)     -0.071     1.466    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.149ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.186ns (17.124%)  route 0.900ns (82.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.585     1.529    sm/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=91, routed)          0.714     2.384    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X50Y29         LUT5 (Prop_lut5_I4_O)        0.045     2.429 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.186     2.615    fifo_reset_cond/AS[0]
    SLICE_X50Y30         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.827     2.017    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y30         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.537    
    SLICE_X50Y30         FDPE (Remov_fdpe_C_PRE)     -0.071     1.466    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  1.149    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.547ns  (logic 11.809ns (32.311%)  route 24.738ns (67.689%))
  Logic Levels:           33  (CARRY4=8 LUT2=1 LUT3=3 LUT4=5 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X42Y5          FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.602     7.270    L_reg/M_sm_pac[7]
    SLICE_X41Y4          LUT5 (Prop_lut5_I0_O)        0.152     7.422 f  L_reg/L_20c63e92_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.833     8.256    L_reg/L_20c63e92_remainder0_carry_i_24_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I1_O)        0.332     8.588 f  L_reg/L_20c63e92_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.821     9.409    L_reg/L_20c63e92_remainder0_carry__1_i_7_n_0
    SLICE_X43Y5          LUT3 (Prop_lut3_I2_O)        0.150     9.559 f  L_reg/L_20c63e92_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.669    10.227    L_reg/L_20c63e92_remainder0_carry_i_20_n_0
    SLICE_X43Y5          LUT5 (Prop_lut5_I4_O)        0.360    10.587 r  L_reg/L_20c63e92_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.151    11.739    L_reg/L_20c63e92_remainder0_carry_i_10_n_0
    SLICE_X43Y2          LUT4 (Prop_lut4_I1_O)        0.326    12.065 r  L_reg/L_20c63e92_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.065    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X43Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.615 r  aseg_driver/decimal_renderer/L_20c63e92_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.615    aseg_driver/decimal_renderer/L_20c63e92_remainder0_carry_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.729 r  aseg_driver/decimal_renderer/L_20c63e92_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.729    aseg_driver/decimal_renderer/L_20c63e92_remainder0_carry__0_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.968 f  aseg_driver/decimal_renderer/L_20c63e92_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.995    13.963    L_reg/L_20c63e92_remainder0[10]
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.302    14.265 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.862    15.127    L_reg/i__carry__1_i_10_n_0
    SLICE_X39Y2          LUT4 (Prop_lut4_I0_O)        0.124    15.251 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.682    15.932    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I0_O)        0.124    16.056 r  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.895    16.951    L_reg/i__carry_i_16__0_n_0
    SLICE_X40Y2          LUT3 (Prop_lut3_I0_O)        0.150    17.101 r  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.846    17.947    L_reg/i__carry_i_20__0_n_0
    SLICE_X40Y1          LUT4 (Prop_lut4_I3_O)        0.326    18.273 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.975    19.248    L_reg/i__carry__0_i_11_n_0
    SLICE_X43Y1          LUT4 (Prop_lut4_I3_O)        0.124    19.372 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.599    19.971    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X42Y2          LUT6 (Prop_lut6_I2_O)        0.124    20.095 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.095    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X42Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.475 r  aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.475    aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.790 r  aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.830    21.620    L_reg/L_20c63e92_remainder0_inferred__1/i__carry__2[3]
    SLICE_X44Y3          LUT5 (Prop_lut5_I0_O)        0.307    21.927 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.416    22.343    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X44Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.467 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.049    23.517    aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry__0_0
    SLICE_X44Y1          LUT2 (Prop_lut2_I0_O)        0.154    23.671 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.289    24.960    L_reg/i__carry_i_13_0
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.327    25.287 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.833    26.120    L_reg/i__carry_i_18_n_0
    SLICE_X42Y0          LUT6 (Prop_lut6_I5_O)        0.124    26.244 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.973    27.217    L_reg/i__carry_i_13_n_0
    SLICE_X44Y0          LUT3 (Prop_lut3_I1_O)        0.153    27.370 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.517    27.887    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X45Y0          LUT5 (Prop_lut5_I0_O)        0.327    28.214 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.214    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.764 r  aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.764    aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.878 r  aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.878    aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.191 f  aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    30.053    aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X44Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.359 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    31.176    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X44Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.300 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.842    32.142    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I2_O)        0.124    32.266 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.795    33.061    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I5_O)        0.124    33.185 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.167    34.352    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X37Y3          LUT4 (Prop_lut4_I0_O)        0.150    34.502 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.418    37.920    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    41.697 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.697    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.546ns  (logic 11.942ns (32.675%)  route 24.605ns (67.325%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=3 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X38Y7          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.451     7.118    L_reg/M_sm_timer[13]
    SLICE_X38Y8          LUT2 (Prop_lut2_I1_O)        0.152     7.270 r  L_reg/L_20c63e92_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.696     7.966    L_reg/L_20c63e92_remainder0_carry_i_23__1_n_0
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.348     8.314 f  L_reg/L_20c63e92_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.654     8.968    L_reg/L_20c63e92_remainder0_carry_i_18__1_n_0
    SLICE_X36Y8          LUT3 (Prop_lut3_I1_O)        0.152     9.120 f  L_reg/L_20c63e92_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682     9.802    L_reg/L_20c63e92_remainder0_carry_i_20__1_n_0
    SLICE_X36Y8          LUT5 (Prop_lut5_I4_O)        0.360    10.162 r  L_reg/L_20c63e92_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    11.034    L_reg/L_20c63e92_remainder0_carry_i_10__1_n_0
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.326    11.360 r  L_reg/L_20c63e92_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.360    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.940 r  timerseg_driver/decimal_renderer/L_20c63e92_remainder0_carry/O[2]
                         net (fo=1, routed)           0.564    12.503    L_reg/L_20c63e92_remainder0_3[2]
    SLICE_X38Y8          LUT4 (Prop_lut4_I1_O)        0.294    12.797 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.633    14.430    L_reg/i__carry_i_13__4_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I2_O)        0.328    14.758 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.796    15.554    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X33Y10         LUT5 (Prop_lut5_I3_O)        0.152    15.706 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.849    16.555    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I4_O)        0.360    16.915 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.729    17.644    L_reg/i__carry_i_19__3_n_0
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.352    17.996 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.765    18.761    L_reg/i__carry_i_11__3_n_0
    SLICE_X34Y8          LUT2 (Prop_lut2_I1_O)        0.326    19.087 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.613    19.700    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X35Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.207 r  timerseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.207    timerseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.321 r  timerseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.321    timerseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.543 f  timerseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.160    21.703    L_reg/L_20c63e92_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X30Y10         LUT5 (Prop_lut5_I2_O)        0.299    22.002 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.161    22.163    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X30Y10         LUT5 (Prop_lut5_I0_O)        0.124    22.287 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.445    23.732    L_reg/i__carry_i_14__1_0
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.124    23.856 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.304    24.160    L_reg/i__carry_i_25__3_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I0_O)        0.124    24.284 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.866    25.150    L_reg/i__carry_i_20__3_n_0
    SLICE_X33Y8          LUT6 (Prop_lut6_I2_O)        0.124    25.274 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.600    25.874    L_reg/i__carry_i_13__3_n_0
    SLICE_X31Y7          LUT3 (Prop_lut3_I1_O)        0.150    26.024 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.584    26.607    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X31Y8          LUT5 (Prop_lut5_I0_O)        0.326    26.933 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    26.933    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.483 r  timerseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.483    timerseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.597 r  timerseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.597    timerseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.711 r  timerseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.711    timerseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.933 r  timerseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    28.767    timerseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.299    29.066 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.304    29.371    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I1_O)        0.124    29.495 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.964    30.459    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I2_O)        0.124    30.583 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.811    31.394    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I5_O)        0.124    31.518 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.202    32.721    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X38Y10         LUT4 (Prop_lut4_I1_O)        0.146    32.867 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.066    37.932    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    41.695 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.695    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.402ns  (logic 11.758ns (32.300%)  route 24.644ns (67.700%))
  Logic Levels:           33  (CARRY4=8 LUT2=1 LUT3=4 LUT4=5 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X42Y5          FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.602     7.270    L_reg/M_sm_pac[7]
    SLICE_X41Y4          LUT5 (Prop_lut5_I0_O)        0.152     7.422 f  L_reg/L_20c63e92_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.833     8.256    L_reg/L_20c63e92_remainder0_carry_i_24_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I1_O)        0.332     8.588 f  L_reg/L_20c63e92_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.821     9.409    L_reg/L_20c63e92_remainder0_carry__1_i_7_n_0
    SLICE_X43Y5          LUT3 (Prop_lut3_I2_O)        0.150     9.559 f  L_reg/L_20c63e92_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.669    10.227    L_reg/L_20c63e92_remainder0_carry_i_20_n_0
    SLICE_X43Y5          LUT5 (Prop_lut5_I4_O)        0.360    10.587 r  L_reg/L_20c63e92_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.151    11.739    L_reg/L_20c63e92_remainder0_carry_i_10_n_0
    SLICE_X43Y2          LUT4 (Prop_lut4_I1_O)        0.326    12.065 r  L_reg/L_20c63e92_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.065    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X43Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.615 r  aseg_driver/decimal_renderer/L_20c63e92_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.615    aseg_driver/decimal_renderer/L_20c63e92_remainder0_carry_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.729 r  aseg_driver/decimal_renderer/L_20c63e92_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.729    aseg_driver/decimal_renderer/L_20c63e92_remainder0_carry__0_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.968 f  aseg_driver/decimal_renderer/L_20c63e92_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.995    13.963    L_reg/L_20c63e92_remainder0[10]
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.302    14.265 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.862    15.127    L_reg/i__carry__1_i_10_n_0
    SLICE_X39Y2          LUT4 (Prop_lut4_I0_O)        0.124    15.251 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.682    15.932    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I0_O)        0.124    16.056 r  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.895    16.951    L_reg/i__carry_i_16__0_n_0
    SLICE_X40Y2          LUT3 (Prop_lut3_I0_O)        0.150    17.101 r  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.846    17.947    L_reg/i__carry_i_20__0_n_0
    SLICE_X40Y1          LUT4 (Prop_lut4_I3_O)        0.326    18.273 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.975    19.248    L_reg/i__carry__0_i_11_n_0
    SLICE_X43Y1          LUT4 (Prop_lut4_I3_O)        0.124    19.372 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.599    19.971    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X42Y2          LUT6 (Prop_lut6_I2_O)        0.124    20.095 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.095    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X42Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.475 r  aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.475    aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.790 r  aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.830    21.620    L_reg/L_20c63e92_remainder0_inferred__1/i__carry__2[3]
    SLICE_X44Y3          LUT5 (Prop_lut5_I0_O)        0.307    21.927 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.416    22.343    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X44Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.467 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.049    23.517    aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry__0_0
    SLICE_X44Y1          LUT2 (Prop_lut2_I0_O)        0.154    23.671 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.289    24.960    L_reg/i__carry_i_13_0
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.327    25.287 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.833    26.120    L_reg/i__carry_i_18_n_0
    SLICE_X42Y0          LUT6 (Prop_lut6_I5_O)        0.124    26.244 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.973    27.217    L_reg/i__carry_i_13_n_0
    SLICE_X44Y0          LUT3 (Prop_lut3_I1_O)        0.153    27.370 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.517    27.887    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X45Y0          LUT5 (Prop_lut5_I0_O)        0.327    28.214 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.214    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.764 r  aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.764    aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.878 r  aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.878    aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.191 f  aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    30.053    aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X44Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.359 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    31.176    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X44Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.300 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.815    32.115    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X46Y2          LUT3 (Prop_lut3_I1_O)        0.124    32.239 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.953    33.192    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I3_O)        0.124    33.316 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.834    34.150    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y3          LUT4 (Prop_lut4_I2_O)        0.150    34.300 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.526    37.826    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.727    41.553 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.553    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.367ns  (logic 11.786ns (32.408%)  route 24.581ns (67.592%))
  Logic Levels:           33  (CARRY4=8 LUT2=1 LUT3=4 LUT4=5 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X42Y5          FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.602     7.270    L_reg/M_sm_pac[7]
    SLICE_X41Y4          LUT5 (Prop_lut5_I0_O)        0.152     7.422 f  L_reg/L_20c63e92_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.833     8.256    L_reg/L_20c63e92_remainder0_carry_i_24_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I1_O)        0.332     8.588 f  L_reg/L_20c63e92_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.821     9.409    L_reg/L_20c63e92_remainder0_carry__1_i_7_n_0
    SLICE_X43Y5          LUT3 (Prop_lut3_I2_O)        0.150     9.559 f  L_reg/L_20c63e92_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.669    10.227    L_reg/L_20c63e92_remainder0_carry_i_20_n_0
    SLICE_X43Y5          LUT5 (Prop_lut5_I4_O)        0.360    10.587 r  L_reg/L_20c63e92_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.151    11.739    L_reg/L_20c63e92_remainder0_carry_i_10_n_0
    SLICE_X43Y2          LUT4 (Prop_lut4_I1_O)        0.326    12.065 r  L_reg/L_20c63e92_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.065    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X43Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.615 r  aseg_driver/decimal_renderer/L_20c63e92_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.615    aseg_driver/decimal_renderer/L_20c63e92_remainder0_carry_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.729 r  aseg_driver/decimal_renderer/L_20c63e92_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.729    aseg_driver/decimal_renderer/L_20c63e92_remainder0_carry__0_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.968 f  aseg_driver/decimal_renderer/L_20c63e92_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.995    13.963    L_reg/L_20c63e92_remainder0[10]
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.302    14.265 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.862    15.127    L_reg/i__carry__1_i_10_n_0
    SLICE_X39Y2          LUT4 (Prop_lut4_I0_O)        0.124    15.251 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.682    15.932    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I0_O)        0.124    16.056 r  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.895    16.951    L_reg/i__carry_i_16__0_n_0
    SLICE_X40Y2          LUT3 (Prop_lut3_I0_O)        0.150    17.101 r  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.846    17.947    L_reg/i__carry_i_20__0_n_0
    SLICE_X40Y1          LUT4 (Prop_lut4_I3_O)        0.326    18.273 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.975    19.248    L_reg/i__carry__0_i_11_n_0
    SLICE_X43Y1          LUT4 (Prop_lut4_I3_O)        0.124    19.372 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.599    19.971    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X42Y2          LUT6 (Prop_lut6_I2_O)        0.124    20.095 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.095    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X42Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.475 r  aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.475    aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.790 r  aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.830    21.620    L_reg/L_20c63e92_remainder0_inferred__1/i__carry__2[3]
    SLICE_X44Y3          LUT5 (Prop_lut5_I0_O)        0.307    21.927 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.416    22.343    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X44Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.467 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.049    23.517    aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry__0_0
    SLICE_X44Y1          LUT2 (Prop_lut2_I0_O)        0.154    23.671 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.289    24.960    L_reg/i__carry_i_13_0
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.327    25.287 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.833    26.120    L_reg/i__carry_i_18_n_0
    SLICE_X42Y0          LUT6 (Prop_lut6_I5_O)        0.124    26.244 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.973    27.217    L_reg/i__carry_i_13_n_0
    SLICE_X44Y0          LUT3 (Prop_lut3_I1_O)        0.153    27.370 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.517    27.887    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X45Y0          LUT5 (Prop_lut5_I0_O)        0.327    28.214 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.214    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.764 r  aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.764    aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.878 r  aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.878    aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.191 f  aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    30.053    aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X44Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.359 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    31.176    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X44Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.300 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.815    32.115    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X46Y2          LUT3 (Prop_lut3_I1_O)        0.124    32.239 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.953    33.192    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I3_O)        0.124    33.316 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.824    34.140    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y3          LUT4 (Prop_lut4_I2_O)        0.152    34.292 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.473    37.765    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.753    41.518 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.518    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.355ns  (logic 11.923ns (32.797%)  route 24.432ns (67.203%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=6 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X45Y3          FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          2.045     7.653    L_reg/M_sm_pbc[6]
    SLICE_X50Y4          LUT5 (Prop_lut5_I3_O)        0.124     7.777 f  L_reg/L_20c63e92_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.598     8.374    L_reg/L_20c63e92_remainder0_carry_i_24__0_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.498 f  L_reg/L_20c63e92_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.990     9.488    L_reg/L_20c63e92_remainder0_carry_i_12__0_n_0
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.152     9.640 f  L_reg/L_20c63e92_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.816    10.456    L_reg/L_20c63e92_remainder0_carry_i_20__0_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I4_O)        0.352    10.808 r  L_reg/L_20c63e92_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.009    11.817    L_reg/L_20c63e92_remainder0_carry_i_10__0_n_0
    SLICE_X50Y1          LUT4 (Prop_lut4_I1_O)        0.328    12.145 r  L_reg/L_20c63e92_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.145    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.678 r  bseg_driver/decimal_renderer/L_20c63e92_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.678    bseg_driver/decimal_renderer/L_20c63e92_remainder0_carry_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.897 r  bseg_driver/decimal_renderer/L_20c63e92_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.519    14.416    L_reg/L_20c63e92_remainder0_1[4]
    SLICE_X60Y2          LUT3 (Prop_lut3_I0_O)        0.323    14.739 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.830    15.569    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X59Y2          LUT6 (Prop_lut6_I4_O)        0.348    15.917 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.742    16.659    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X60Y2          LUT5 (Prop_lut5_I3_O)        0.150    16.809 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.776    17.585    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X58Y3          LUT5 (Prop_lut5_I4_O)        0.322    17.907 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.990    18.898    L_reg/i__carry_i_19__1_n_0
    SLICE_X58Y1          LUT3 (Prop_lut3_I0_O)        0.354    19.252 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.091    20.342    L_reg/i__carry_i_11__1_n_0
    SLICE_X56Y0          LUT2 (Prop_lut2_I1_O)        0.326    20.668 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.524    21.192    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X57Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.699 r  bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.699    bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.813 r  bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.813    bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.035 f  bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.878    22.913    L_reg/L_20c63e92_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X56Y3          LUT5 (Prop_lut5_I2_O)        0.299    23.212 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           1.019    24.232    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X56Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.356 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.824    25.179    L_reg/i__carry_i_14__0_0
    SLICE_X57Y0          LUT3 (Prop_lut3_I0_O)        0.150    25.329 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.699    26.028    L_reg/i__carry_i_25__1_n_0
    SLICE_X57Y0          LUT6 (Prop_lut6_I0_O)        0.326    26.354 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           1.138    27.492    L_reg/i__carry_i_20__1_n_0
    SLICE_X55Y0          LUT6 (Prop_lut6_I2_O)        0.124    27.616 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.503    28.119    L_reg/i__carry_i_13__1_n_0
    SLICE_X55Y0          LUT3 (Prop_lut3_I1_O)        0.119    28.238 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.674    28.912    L_reg/D_registers_q_reg[3][3]_1[0]
    SLICE_X54Y0          LUT5 (Prop_lut5_I0_O)        0.332    29.244 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.244    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.777 r  bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.777    bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.894 r  bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.894    bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.209 r  bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.621    30.830    bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X55Y2          LUT6 (Prop_lut6_I0_O)        0.307    31.137 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    31.400    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.524 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.979    32.503    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y2          LUT3 (Prop_lut3_I1_O)        0.124    32.627 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.164    32.791    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I4_O)        0.124    32.915 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.484    34.399    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X57Y5          LUT4 (Prop_lut4_I1_O)        0.154    34.553 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.256    37.809    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    41.506 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.506    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.331ns  (logic 11.543ns (31.773%)  route 24.788ns (68.227%))
  Logic Levels:           33  (CARRY4=8 LUT2=1 LUT3=4 LUT4=5 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X42Y5          FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.602     7.270    L_reg/M_sm_pac[7]
    SLICE_X41Y4          LUT5 (Prop_lut5_I0_O)        0.152     7.422 f  L_reg/L_20c63e92_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.833     8.256    L_reg/L_20c63e92_remainder0_carry_i_24_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I1_O)        0.332     8.588 f  L_reg/L_20c63e92_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.821     9.409    L_reg/L_20c63e92_remainder0_carry__1_i_7_n_0
    SLICE_X43Y5          LUT3 (Prop_lut3_I2_O)        0.150     9.559 f  L_reg/L_20c63e92_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.669    10.227    L_reg/L_20c63e92_remainder0_carry_i_20_n_0
    SLICE_X43Y5          LUT5 (Prop_lut5_I4_O)        0.360    10.587 r  L_reg/L_20c63e92_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.151    11.739    L_reg/L_20c63e92_remainder0_carry_i_10_n_0
    SLICE_X43Y2          LUT4 (Prop_lut4_I1_O)        0.326    12.065 r  L_reg/L_20c63e92_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.065    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X43Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.615 r  aseg_driver/decimal_renderer/L_20c63e92_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.615    aseg_driver/decimal_renderer/L_20c63e92_remainder0_carry_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.729 r  aseg_driver/decimal_renderer/L_20c63e92_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.729    aseg_driver/decimal_renderer/L_20c63e92_remainder0_carry__0_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.968 f  aseg_driver/decimal_renderer/L_20c63e92_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.995    13.963    L_reg/L_20c63e92_remainder0[10]
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.302    14.265 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.862    15.127    L_reg/i__carry__1_i_10_n_0
    SLICE_X39Y2          LUT4 (Prop_lut4_I0_O)        0.124    15.251 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.682    15.932    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I0_O)        0.124    16.056 r  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.895    16.951    L_reg/i__carry_i_16__0_n_0
    SLICE_X40Y2          LUT3 (Prop_lut3_I0_O)        0.150    17.101 r  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.846    17.947    L_reg/i__carry_i_20__0_n_0
    SLICE_X40Y1          LUT4 (Prop_lut4_I3_O)        0.326    18.273 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.975    19.248    L_reg/i__carry__0_i_11_n_0
    SLICE_X43Y1          LUT4 (Prop_lut4_I3_O)        0.124    19.372 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.599    19.971    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X42Y2          LUT6 (Prop_lut6_I2_O)        0.124    20.095 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.095    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X42Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.475 r  aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.475    aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.790 r  aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.830    21.620    L_reg/L_20c63e92_remainder0_inferred__1/i__carry__2[3]
    SLICE_X44Y3          LUT5 (Prop_lut5_I0_O)        0.307    21.927 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.416    22.343    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X44Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.467 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.049    23.517    aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry__0_0
    SLICE_X44Y1          LUT2 (Prop_lut2_I0_O)        0.154    23.671 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.289    24.960    L_reg/i__carry_i_13_0
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.327    25.287 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.833    26.120    L_reg/i__carry_i_18_n_0
    SLICE_X42Y0          LUT6 (Prop_lut6_I5_O)        0.124    26.244 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.973    27.217    L_reg/i__carry_i_13_n_0
    SLICE_X44Y0          LUT3 (Prop_lut3_I1_O)        0.153    27.370 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.517    27.887    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X45Y0          LUT5 (Prop_lut5_I0_O)        0.327    28.214 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.214    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.764 r  aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.764    aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.878 r  aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.878    aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.191 f  aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    30.053    aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X44Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.359 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    31.176    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X44Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.300 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.815    32.115    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X46Y2          LUT3 (Prop_lut3_I1_O)        0.124    32.239 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.953    33.192    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I3_O)        0.124    33.316 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.824    34.140    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y3          LUT4 (Prop_lut4_I2_O)        0.124    34.264 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.679    37.943    aseg_OBUF[6]
    M2                   OBUF (Prop_obuf_I_O)         3.538    41.481 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.481    aseg[6]
    M2                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.279ns  (logic 11.541ns (31.813%)  route 24.738ns (68.187%))
  Logic Levels:           33  (CARRY4=8 LUT2=1 LUT3=4 LUT4=5 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X42Y5          FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.602     7.270    L_reg/M_sm_pac[7]
    SLICE_X41Y4          LUT5 (Prop_lut5_I0_O)        0.152     7.422 f  L_reg/L_20c63e92_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.833     8.256    L_reg/L_20c63e92_remainder0_carry_i_24_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I1_O)        0.332     8.588 f  L_reg/L_20c63e92_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.821     9.409    L_reg/L_20c63e92_remainder0_carry__1_i_7_n_0
    SLICE_X43Y5          LUT3 (Prop_lut3_I2_O)        0.150     9.559 f  L_reg/L_20c63e92_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.669    10.227    L_reg/L_20c63e92_remainder0_carry_i_20_n_0
    SLICE_X43Y5          LUT5 (Prop_lut5_I4_O)        0.360    10.587 r  L_reg/L_20c63e92_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.151    11.739    L_reg/L_20c63e92_remainder0_carry_i_10_n_0
    SLICE_X43Y2          LUT4 (Prop_lut4_I1_O)        0.326    12.065 r  L_reg/L_20c63e92_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.065    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X43Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.615 r  aseg_driver/decimal_renderer/L_20c63e92_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.615    aseg_driver/decimal_renderer/L_20c63e92_remainder0_carry_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.729 r  aseg_driver/decimal_renderer/L_20c63e92_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.729    aseg_driver/decimal_renderer/L_20c63e92_remainder0_carry__0_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.968 f  aseg_driver/decimal_renderer/L_20c63e92_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.995    13.963    L_reg/L_20c63e92_remainder0[10]
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.302    14.265 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.862    15.127    L_reg/i__carry__1_i_10_n_0
    SLICE_X39Y2          LUT4 (Prop_lut4_I0_O)        0.124    15.251 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.682    15.932    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I0_O)        0.124    16.056 r  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.895    16.951    L_reg/i__carry_i_16__0_n_0
    SLICE_X40Y2          LUT3 (Prop_lut3_I0_O)        0.150    17.101 r  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.846    17.947    L_reg/i__carry_i_20__0_n_0
    SLICE_X40Y1          LUT4 (Prop_lut4_I3_O)        0.326    18.273 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.975    19.248    L_reg/i__carry__0_i_11_n_0
    SLICE_X43Y1          LUT4 (Prop_lut4_I3_O)        0.124    19.372 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.599    19.971    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X42Y2          LUT6 (Prop_lut6_I2_O)        0.124    20.095 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.095    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X42Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.475 r  aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.475    aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.790 r  aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.830    21.620    L_reg/L_20c63e92_remainder0_inferred__1/i__carry__2[3]
    SLICE_X44Y3          LUT5 (Prop_lut5_I0_O)        0.307    21.927 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.416    22.343    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X44Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.467 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.049    23.517    aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry__0_0
    SLICE_X44Y1          LUT2 (Prop_lut2_I0_O)        0.154    23.671 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.289    24.960    L_reg/i__carry_i_13_0
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.327    25.287 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.833    26.120    L_reg/i__carry_i_18_n_0
    SLICE_X42Y0          LUT6 (Prop_lut6_I5_O)        0.124    26.244 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.973    27.217    L_reg/i__carry_i_13_n_0
    SLICE_X44Y0          LUT3 (Prop_lut3_I1_O)        0.153    27.370 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.517    27.887    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X45Y0          LUT5 (Prop_lut5_I0_O)        0.327    28.214 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.214    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.764 r  aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.764    aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.878 r  aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.878    aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.191 f  aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    30.053    aseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X44Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.359 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    31.176    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X44Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.300 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.815    32.115    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X46Y2          LUT3 (Prop_lut3_I1_O)        0.124    32.239 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.953    33.192    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I3_O)        0.124    33.316 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.834    34.150    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y3          LUT4 (Prop_lut4_I3_O)        0.124    34.274 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.619    37.893    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.536    41.429 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.429    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.205ns  (logic 11.706ns (32.333%)  route 24.499ns (67.667%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=6 LUT4=1 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X45Y3          FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          2.045     7.653    L_reg/M_sm_pbc[6]
    SLICE_X50Y4          LUT5 (Prop_lut5_I3_O)        0.124     7.777 f  L_reg/L_20c63e92_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.598     8.374    L_reg/L_20c63e92_remainder0_carry_i_24__0_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.498 f  L_reg/L_20c63e92_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.990     9.488    L_reg/L_20c63e92_remainder0_carry_i_12__0_n_0
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.152     9.640 f  L_reg/L_20c63e92_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.816    10.456    L_reg/L_20c63e92_remainder0_carry_i_20__0_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I4_O)        0.352    10.808 r  L_reg/L_20c63e92_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.009    11.817    L_reg/L_20c63e92_remainder0_carry_i_10__0_n_0
    SLICE_X50Y1          LUT4 (Prop_lut4_I1_O)        0.328    12.145 r  L_reg/L_20c63e92_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.145    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.678 r  bseg_driver/decimal_renderer/L_20c63e92_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.678    bseg_driver/decimal_renderer/L_20c63e92_remainder0_carry_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.897 r  bseg_driver/decimal_renderer/L_20c63e92_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.519    14.416    L_reg/L_20c63e92_remainder0_1[4]
    SLICE_X60Y2          LUT3 (Prop_lut3_I0_O)        0.323    14.739 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.830    15.569    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X59Y2          LUT6 (Prop_lut6_I4_O)        0.348    15.917 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.742    16.659    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X60Y2          LUT5 (Prop_lut5_I3_O)        0.150    16.809 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.776    17.585    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X58Y3          LUT5 (Prop_lut5_I4_O)        0.322    17.907 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.990    18.898    L_reg/i__carry_i_19__1_n_0
    SLICE_X58Y1          LUT3 (Prop_lut3_I0_O)        0.354    19.252 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.091    20.342    L_reg/i__carry_i_11__1_n_0
    SLICE_X56Y0          LUT2 (Prop_lut2_I1_O)        0.326    20.668 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.524    21.192    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X57Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.699 r  bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.699    bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.813 r  bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.813    bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.035 f  bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.878    22.913    L_reg/L_20c63e92_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X56Y3          LUT5 (Prop_lut5_I2_O)        0.299    23.212 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           1.019    24.232    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X56Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.356 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.824    25.179    L_reg/i__carry_i_14__0_0
    SLICE_X57Y0          LUT3 (Prop_lut3_I0_O)        0.150    25.329 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.699    26.028    L_reg/i__carry_i_25__1_n_0
    SLICE_X57Y0          LUT6 (Prop_lut6_I0_O)        0.326    26.354 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           1.138    27.492    L_reg/i__carry_i_20__1_n_0
    SLICE_X55Y0          LUT6 (Prop_lut6_I2_O)        0.124    27.616 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.503    28.119    L_reg/i__carry_i_13__1_n_0
    SLICE_X55Y0          LUT3 (Prop_lut3_I1_O)        0.119    28.238 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.674    28.912    L_reg/D_registers_q_reg[3][3]_1[0]
    SLICE_X54Y0          LUT5 (Prop_lut5_I0_O)        0.332    29.244 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.244    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.777 r  bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.777    bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.894 r  bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.894    bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.209 f  bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.621    30.830    bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X55Y2          LUT6 (Prop_lut6_I0_O)        0.307    31.137 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    31.400    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.524 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.746    32.270    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.124    32.394 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.957    33.351    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X55Y3          LUT6 (Prop_lut6_I5_O)        0.124    33.475 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.732    34.207    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X57Y5          LUT3 (Prop_lut3_I2_O)        0.124    34.331 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.516    37.846    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    41.356 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.356    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.114ns  (logic 11.931ns (33.036%)  route 24.183ns (66.964%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=5 LUT4=2 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X45Y3          FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          2.045     7.653    L_reg/M_sm_pbc[6]
    SLICE_X50Y4          LUT5 (Prop_lut5_I3_O)        0.124     7.777 f  L_reg/L_20c63e92_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.598     8.374    L_reg/L_20c63e92_remainder0_carry_i_24__0_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.498 f  L_reg/L_20c63e92_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.990     9.488    L_reg/L_20c63e92_remainder0_carry_i_12__0_n_0
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.152     9.640 f  L_reg/L_20c63e92_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.816    10.456    L_reg/L_20c63e92_remainder0_carry_i_20__0_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I4_O)        0.352    10.808 r  L_reg/L_20c63e92_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.009    11.817    L_reg/L_20c63e92_remainder0_carry_i_10__0_n_0
    SLICE_X50Y1          LUT4 (Prop_lut4_I1_O)        0.328    12.145 r  L_reg/L_20c63e92_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.145    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.678 r  bseg_driver/decimal_renderer/L_20c63e92_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.678    bseg_driver/decimal_renderer/L_20c63e92_remainder0_carry_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.897 r  bseg_driver/decimal_renderer/L_20c63e92_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.519    14.416    L_reg/L_20c63e92_remainder0_1[4]
    SLICE_X60Y2          LUT3 (Prop_lut3_I0_O)        0.323    14.739 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.830    15.569    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X59Y2          LUT6 (Prop_lut6_I4_O)        0.348    15.917 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.742    16.659    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X60Y2          LUT5 (Prop_lut5_I3_O)        0.150    16.809 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.776    17.585    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X58Y3          LUT5 (Prop_lut5_I4_O)        0.322    17.907 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.990    18.898    L_reg/i__carry_i_19__1_n_0
    SLICE_X58Y1          LUT3 (Prop_lut3_I0_O)        0.354    19.252 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.091    20.342    L_reg/i__carry_i_11__1_n_0
    SLICE_X56Y0          LUT2 (Prop_lut2_I1_O)        0.326    20.668 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.524    21.192    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X57Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.699 r  bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.699    bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.813 r  bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.813    bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.035 f  bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.878    22.913    L_reg/L_20c63e92_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X56Y3          LUT5 (Prop_lut5_I2_O)        0.299    23.212 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           1.019    24.232    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X56Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.356 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.824    25.179    L_reg/i__carry_i_14__0_0
    SLICE_X57Y0          LUT3 (Prop_lut3_I0_O)        0.150    25.329 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.699    26.028    L_reg/i__carry_i_25__1_n_0
    SLICE_X57Y0          LUT6 (Prop_lut6_I0_O)        0.326    26.354 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           1.138    27.492    L_reg/i__carry_i_20__1_n_0
    SLICE_X55Y0          LUT6 (Prop_lut6_I2_O)        0.124    27.616 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.503    28.119    L_reg/i__carry_i_13__1_n_0
    SLICE_X55Y0          LUT3 (Prop_lut3_I1_O)        0.119    28.238 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.674    28.912    L_reg/D_registers_q_reg[3][3]_1[0]
    SLICE_X54Y0          LUT5 (Prop_lut5_I0_O)        0.332    29.244 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.244    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.777 r  bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.777    bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.894 r  bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.894    bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.209 f  bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.621    30.830    bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X55Y2          LUT6 (Prop_lut6_I0_O)        0.307    31.137 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    31.400    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.524 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.746    32.270    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.124    32.394 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.957    33.351    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X55Y3          LUT6 (Prop_lut6_I5_O)        0.124    33.475 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.814    34.289    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X57Y5          LUT4 (Prop_lut4_I3_O)        0.150    34.439 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.118    37.557    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.709    41.266 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.266    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.015ns  (logic 11.978ns (33.257%)  route 24.037ns (66.743%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=5 LUT4=2 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X45Y3          FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          2.045     7.653    L_reg/M_sm_pbc[6]
    SLICE_X50Y4          LUT5 (Prop_lut5_I3_O)        0.124     7.777 f  L_reg/L_20c63e92_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.598     8.374    L_reg/L_20c63e92_remainder0_carry_i_24__0_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.498 f  L_reg/L_20c63e92_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.990     9.488    L_reg/L_20c63e92_remainder0_carry_i_12__0_n_0
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.152     9.640 f  L_reg/L_20c63e92_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.816    10.456    L_reg/L_20c63e92_remainder0_carry_i_20__0_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I4_O)        0.352    10.808 r  L_reg/L_20c63e92_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.009    11.817    L_reg/L_20c63e92_remainder0_carry_i_10__0_n_0
    SLICE_X50Y1          LUT4 (Prop_lut4_I1_O)        0.328    12.145 r  L_reg/L_20c63e92_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.145    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.678 r  bseg_driver/decimal_renderer/L_20c63e92_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.678    bseg_driver/decimal_renderer/L_20c63e92_remainder0_carry_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.897 r  bseg_driver/decimal_renderer/L_20c63e92_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.519    14.416    L_reg/L_20c63e92_remainder0_1[4]
    SLICE_X60Y2          LUT3 (Prop_lut3_I0_O)        0.323    14.739 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.830    15.569    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X59Y2          LUT6 (Prop_lut6_I4_O)        0.348    15.917 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.742    16.659    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X60Y2          LUT5 (Prop_lut5_I3_O)        0.150    16.809 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.776    17.585    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X58Y3          LUT5 (Prop_lut5_I4_O)        0.322    17.907 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.990    18.898    L_reg/i__carry_i_19__1_n_0
    SLICE_X58Y1          LUT3 (Prop_lut3_I0_O)        0.354    19.252 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.091    20.342    L_reg/i__carry_i_11__1_n_0
    SLICE_X56Y0          LUT2 (Prop_lut2_I1_O)        0.326    20.668 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.524    21.192    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X57Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.699 r  bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.699    bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.813 r  bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.813    bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.035 f  bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.878    22.913    L_reg/L_20c63e92_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X56Y3          LUT5 (Prop_lut5_I2_O)        0.299    23.212 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           1.019    24.232    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X56Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.356 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.824    25.179    L_reg/i__carry_i_14__0_0
    SLICE_X57Y0          LUT3 (Prop_lut3_I0_O)        0.150    25.329 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.699    26.028    L_reg/i__carry_i_25__1_n_0
    SLICE_X57Y0          LUT6 (Prop_lut6_I0_O)        0.326    26.354 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           1.138    27.492    L_reg/i__carry_i_20__1_n_0
    SLICE_X55Y0          LUT6 (Prop_lut6_I2_O)        0.124    27.616 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.503    28.119    L_reg/i__carry_i_13__1_n_0
    SLICE_X55Y0          LUT3 (Prop_lut3_I1_O)        0.119    28.238 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.674    28.912    L_reg/D_registers_q_reg[3][3]_1[0]
    SLICE_X54Y0          LUT5 (Prop_lut5_I0_O)        0.332    29.244 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.244    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.777 r  bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.777    bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.894 r  bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.894    bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.209 r  bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.621    30.830    bseg_driver/decimal_renderer/L_20c63e92_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X55Y2          LUT6 (Prop_lut6_I0_O)        0.307    31.137 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    31.400    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.524 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.746    32.270    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.124    32.394 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.957    33.351    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X55Y3          LUT6 (Prop_lut6_I5_O)        0.124    33.475 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.819    34.294    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X57Y5          LUT4 (Prop_lut4_I3_O)        0.152    34.446 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.967    37.413    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.754    41.166 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.166    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_2110021130[1].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.932ns  (logic 1.458ns (75.448%)  route 0.474ns (24.552%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.589     1.533    forLoop_idx_0_2110021130[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  forLoop_idx_0_2110021130[1].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  forLoop_idx_0_2110021130[1].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.077     1.751    forLoop_idx_0_2110021130[1].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X64Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.796 r  forLoop_idx_0_2110021130[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.848    forLoop_idx_0_2110021130[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3_n_0
    SLICE_X64Y64         LUT4 (Prop_lut4_I3_O)        0.045     1.893 r  forLoop_idx_0_2110021130[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=10, routed)          0.345     2.238    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.465 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.465    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_2110021130[2].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.935ns  (logic 1.476ns (76.283%)  route 0.459ns (23.717%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.592     1.536    forLoop_idx_0_2110021130[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_2110021130[2].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  forLoop_idx_0_2110021130[2].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.062     1.762    forLoop_idx_0_2110021130[2].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X65Y59         LUT6 (Prop_lut6_I5_O)        0.045     1.807 r  forLoop_idx_0_2110021130[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.859    forLoop_idx_0_2110021130[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_3_n_0
    SLICE_X65Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.904 r  forLoop_idx_0_2110021130[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=11, routed)          0.345     2.249    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.471 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.471    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1270746983[1].cond_butt_sel_desel/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.978ns  (logic 1.438ns (72.709%)  route 0.540ns (27.291%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.594     1.538    forLoop_idx_0_1270746983[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y52         FDRE                                         r  forLoop_idx_0_1270746983[1].cond_butt_sel_desel/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  forLoop_idx_0_1270746983[1].cond_butt_sel_desel/D_ctr_q_reg[1]/Q
                         net (fo=3, routed)           0.131     1.833    forLoop_idx_0_1270746983[1].cond_butt_sel_desel/D_ctr_q_reg[1]
    SLICE_X65Y53         LUT4 (Prop_lut4_I2_O)        0.045     1.878 r  forLoop_idx_0_1270746983[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=12, routed)          0.409     2.287    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.516 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.516    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1270746983[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.986ns  (logic 1.466ns (73.798%)  route 0.520ns (26.202%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.593     1.537    forLoop_idx_0_1270746983[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  forLoop_idx_0_1270746983[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_1270746983[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.076     1.754    forLoop_idx_0_1270746983[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X63Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.799 r  forLoop_idx_0_1270746983[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.851    forLoop_idx_0_1270746983[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X63Y55         LUT4 (Prop_lut4_I3_O)        0.045     1.896 r  forLoop_idx_0_1270746983[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=19, routed)          0.392     2.288    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.523 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.523    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_2110021130[3].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.454ns (71.391%)  route 0.583ns (28.609%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.592     1.536    forLoop_idx_0_2110021130[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_2110021130[3].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_2110021130[3].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.076     1.753    forLoop_idx_0_2110021130[3].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X59Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.798 r  forLoop_idx_0_2110021130[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.850    forLoop_idx_0_2110021130[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3_n_0
    SLICE_X59Y56         LUT4 (Prop_lut4_I3_O)        0.045     1.895 r  forLoop_idx_0_2110021130[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.455     2.350    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.573 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.573    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_2110021130[0].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.412ns (68.991%)  route 0.635ns (31.009%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.588     1.532    forLoop_idx_0_2110021130[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  forLoop_idx_0_2110021130[0].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  forLoop_idx_0_2110021130[0].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.188     1.860    forLoop_idx_0_2110021130[0].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X58Y64         LUT4 (Prop_lut4_I1_O)        0.045     1.905 r  forLoop_idx_0_2110021130[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=13, routed)          0.447     2.352    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.578 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.578    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.238ns  (logic 1.433ns (64.045%)  route 0.805ns (35.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.560     1.504    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y32         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDPE (Prop_fdpe_C_Q)         0.148     1.652 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.805     2.456    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.285     3.741 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.741    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.317ns  (logic 1.373ns (59.237%)  route 0.944ns (40.763%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.592     1.536    display/clk_IBUF_BUFG
    SLICE_X60Y10         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.944     2.644    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.853 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.853    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.394ns  (logic 1.406ns (58.728%)  route 0.988ns (41.272%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X64Y3          FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y3          FDRE (Prop_fdre_C_Q)         0.164     1.703 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.988     2.691    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.933 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.933    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.408ns  (logic 1.373ns (57.017%)  route 1.035ns (42.983%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.596     1.540    display/clk_IBUF_BUFG
    SLICE_X62Y2          FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           1.035     2.716    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.948 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.948    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.783ns  (logic 1.620ns (28.005%)  route 4.163ns (71.995%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.359     4.854    reset_cond/butt_reset_IBUF
    SLICE_X52Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.978 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.804     5.783    reset_cond/M_reset_cond_in
    SLICE_X52Y32         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.444     4.849    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y32         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.783ns  (logic 1.620ns (28.005%)  route 4.163ns (71.995%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.359     4.854    reset_cond/butt_reset_IBUF
    SLICE_X52Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.978 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.804     5.783    reset_cond/M_reset_cond_in
    SLICE_X52Y32         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.444     4.849    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y32         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.783ns  (logic 1.620ns (28.005%)  route 4.163ns (71.995%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.359     4.854    reset_cond/butt_reset_IBUF
    SLICE_X52Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.978 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.804     5.783    reset_cond/M_reset_cond_in
    SLICE_X52Y32         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.444     4.849    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y32         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.783ns  (logic 1.620ns (28.005%)  route 4.163ns (71.995%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.359     4.854    reset_cond/butt_reset_IBUF
    SLICE_X52Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.978 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.804     5.783    reset_cond/M_reset_cond_in
    SLICE_X52Y32         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.444     4.849    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y32         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.783ns  (logic 1.620ns (28.005%)  route 4.163ns (71.995%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.359     4.854    reset_cond/butt_reset_IBUF
    SLICE_X52Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.978 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.804     5.783    reset_cond/M_reset_cond_in
    SLICE_X52Y32         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.444     4.849    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y32         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.362ns  (logic 1.617ns (37.078%)  route 2.745ns (62.922%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.745     4.238    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X56Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.362 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.362    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X56Y33         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.446     4.851    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X56Y33         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_2110021130[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.228ns  (logic 1.611ns (49.907%)  route 1.617ns (50.093%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.617     3.104    forLoop_idx_0_2110021130[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.228 r  forLoop_idx_0_2110021130[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.228    forLoop_idx_0_2110021130[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_2110021130[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.507     4.911    forLoop_idx_0_2110021130[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_2110021130[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1270746983[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.222ns  (logic 1.586ns (49.225%)  route 1.636ns (50.775%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         1.462     1.462 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.636     3.098    forLoop_idx_0_1270746983[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.222 r  forLoop_idx_0_1270746983[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.222    forLoop_idx_0_1270746983[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y57         FDRE                                         r  forLoop_idx_0_1270746983[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.508     4.912    forLoop_idx_0_1270746983[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y57         FDRE                                         r  forLoop_idx_0_1270746983[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_2110021130[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.038ns  (logic 1.643ns (54.083%)  route 1.395ns (45.917%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    D4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.395     2.914    forLoop_idx_0_2110021130[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y69         LUT1 (Prop_lut1_I0_O)        0.124     3.038 r  forLoop_idx_0_2110021130[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.038    forLoop_idx_0_2110021130[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y69         FDRE                                         r  forLoop_idx_0_2110021130[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.498     4.902    forLoop_idx_0_2110021130[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  forLoop_idx_0_2110021130[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_2110021130[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.021ns  (logic 1.610ns (53.307%)  route 1.410ns (46.693%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.486     1.486 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.410     2.897    forLoop_idx_0_2110021130[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.021 r  forLoop_idx_0_2110021130[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.021    forLoop_idx_0_2110021130[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X65Y60         FDRE                                         r  forLoop_idx_0_2110021130[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.507     4.911    forLoop_idx_0_2110021130[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  forLoop_idx_0_2110021130[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1270746983[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.281ns (33.874%)  route 0.548ns (66.126%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.548     0.784    forLoop_idx_0_1270746983[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y60         LUT1 (Prop_lut1_I0_O)        0.045     0.829 r  forLoop_idx_0_1270746983[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.829    forLoop_idx_0_1270746983[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_1270746983[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.861     2.051    forLoop_idx_0_1270746983[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_1270746983[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_2110021130[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.845ns  (logic 0.299ns (35.366%)  route 0.546ns (64.634%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.254     0.254 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.546     0.800    forLoop_idx_0_2110021130[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y60         LUT1 (Prop_lut1_I0_O)        0.045     0.845 r  forLoop_idx_0_2110021130[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.845    forLoop_idx_0_2110021130[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X65Y60         FDRE                                         r  forLoop_idx_0_2110021130[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.861     2.051    forLoop_idx_0_2110021130[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  forLoop_idx_0_2110021130[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_2110021130[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.337ns (39.454%)  route 0.517ns (60.546%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    C4                   IBUF (Prop_ibuf_I_O)         0.292     0.292 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.517     0.809    forLoop_idx_0_2110021130[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y69         LUT1 (Prop_lut1_I0_O)        0.045     0.854 r  forLoop_idx_0_2110021130[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.854    forLoop_idx_0_2110021130[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y69         FDRE                                         r  forLoop_idx_0_2110021130[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.853     2.043    forLoop_idx_0_2110021130[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  forLoop_idx_0_2110021130[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_2110021130[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.331ns (37.608%)  route 0.550ns (62.392%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.550     0.836    forLoop_idx_0_2110021130[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y69         LUT1 (Prop_lut1_I0_O)        0.045     0.881 r  forLoop_idx_0_2110021130[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.881    forLoop_idx_0_2110021130[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y69         FDRE                                         r  forLoop_idx_0_2110021130[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.853     2.043    forLoop_idx_0_2110021130[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  forLoop_idx_0_2110021130[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1270746983[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.275ns (30.386%)  route 0.630ns (69.614%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.630     0.860    forLoop_idx_0_1270746983[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     0.905 r  forLoop_idx_0_1270746983[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     0.905    forLoop_idx_0_1270746983[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y57         FDRE                                         r  forLoop_idx_0_1270746983[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.862     2.052    forLoop_idx_0_1270746983[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y57         FDRE                                         r  forLoop_idx_0_1270746983[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_2110021130[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.911ns  (logic 0.300ns (32.908%)  route 0.611ns (67.092%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.611     0.866    forLoop_idx_0_2110021130[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y60         LUT1 (Prop_lut1_I0_O)        0.045     0.911 r  forLoop_idx_0_2110021130[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.911    forLoop_idx_0_2110021130[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_2110021130[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.861     2.051    forLoop_idx_0_2110021130[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_2110021130[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.384ns  (logic 0.306ns (22.120%)  route 1.078ns (77.880%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.339    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X56Y33         LUT1 (Prop_lut1_I0_O)        0.045     1.384 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.384    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X56Y33         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.830     2.020    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X56Y33         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.020ns  (logic 0.308ns (15.261%)  route 1.711ns (84.739%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.665    reset_cond/butt_reset_IBUF
    SLICE_X52Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.710 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.309     2.020    reset_cond/M_reset_cond_in
    SLICE_X52Y32         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.829     2.019    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y32         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.020ns  (logic 0.308ns (15.261%)  route 1.711ns (84.739%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.665    reset_cond/butt_reset_IBUF
    SLICE_X52Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.710 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.309     2.020    reset_cond/M_reset_cond_in
    SLICE_X52Y32         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.829     2.019    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y32         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.020ns  (logic 0.308ns (15.261%)  route 1.711ns (84.739%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.665    reset_cond/butt_reset_IBUF
    SLICE_X52Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.710 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.309     2.020    reset_cond/M_reset_cond_in
    SLICE_X52Y32         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.829     2.019    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y32         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





