// Generated by CIRCT firtool-1.76.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module RAT(	// src/main/scala/Frontend/rename.scala:78:7
  input        clock,	// src/main/scala/Frontend/rename.scala:78:7
               reset,	// src/main/scala/Frontend/rename.scala:78:7
  input  [4:0] io_instruction_RS1_0,	// src/main/scala/Frontend/rename.scala:85:16
               io_instruction_RS1_1,	// src/main/scala/Frontend/rename.scala:85:16
               io_instruction_RS1_2,	// src/main/scala/Frontend/rename.scala:85:16
               io_instruction_RS1_3,	// src/main/scala/Frontend/rename.scala:85:16
               io_instruction_RS2_0,	// src/main/scala/Frontend/rename.scala:85:16
               io_instruction_RS2_1,	// src/main/scala/Frontend/rename.scala:85:16
               io_instruction_RS2_2,	// src/main/scala/Frontend/rename.scala:85:16
               io_instruction_RS2_3,	// src/main/scala/Frontend/rename.scala:85:16
               io_instruction_RD_0,	// src/main/scala/Frontend/rename.scala:85:16
               io_instruction_RD_1,	// src/main/scala/Frontend/rename.scala:85:16
               io_instruction_RD_2,	// src/main/scala/Frontend/rename.scala:85:16
               io_instruction_RD_3,	// src/main/scala/Frontend/rename.scala:85:16
  input        io_free_list_wr_en_0,	// src/main/scala/Frontend/rename.scala:85:16
               io_free_list_wr_en_1,	// src/main/scala/Frontend/rename.scala:85:16
               io_free_list_wr_en_2,	// src/main/scala/Frontend/rename.scala:85:16
               io_free_list_wr_en_3,	// src/main/scala/Frontend/rename.scala:85:16
  input  [6:0] io_free_list_RD_0,	// src/main/scala/Frontend/rename.scala:85:16
               io_free_list_RD_1,	// src/main/scala/Frontend/rename.scala:85:16
               io_free_list_RD_2,	// src/main/scala/Frontend/rename.scala:85:16
               io_free_list_RD_3,	// src/main/scala/Frontend/rename.scala:85:16
  input        io_commit_valid,	// src/main/scala/Frontend/rename.scala:85:16
               io_commit_bits_is_misprediction,	// src/main/scala/Frontend/rename.scala:85:16
               io_commit_bits_exception,	// src/main/scala/Frontend/rename.scala:85:16
  input  [4:0] io_commit_bits_RDold_0,	// src/main/scala/Frontend/rename.scala:85:16
               io_commit_bits_RDold_1,	// src/main/scala/Frontend/rename.scala:85:16
               io_commit_bits_RDold_2,	// src/main/scala/Frontend/rename.scala:85:16
               io_commit_bits_RDold_3,	// src/main/scala/Frontend/rename.scala:85:16
  input  [6:0] io_commit_bits_RD_0,	// src/main/scala/Frontend/rename.scala:85:16
               io_commit_bits_RD_1,	// src/main/scala/Frontend/rename.scala:85:16
               io_commit_bits_RD_2,	// src/main/scala/Frontend/rename.scala:85:16
               io_commit_bits_RD_3,	// src/main/scala/Frontend/rename.scala:85:16
  input        io_commit_bits_RD_valid_0,	// src/main/scala/Frontend/rename.scala:85:16
               io_commit_bits_RD_valid_1,	// src/main/scala/Frontend/rename.scala:85:16
               io_commit_bits_RD_valid_2,	// src/main/scala/Frontend/rename.scala:85:16
               io_commit_bits_RD_valid_3,	// src/main/scala/Frontend/rename.scala:85:16
  output [6:0] io_RAT_RS1_0,	// src/main/scala/Frontend/rename.scala:85:16
               io_RAT_RS1_1,	// src/main/scala/Frontend/rename.scala:85:16
               io_RAT_RS1_2,	// src/main/scala/Frontend/rename.scala:85:16
               io_RAT_RS1_3,	// src/main/scala/Frontend/rename.scala:85:16
               io_RAT_RS2_0,	// src/main/scala/Frontend/rename.scala:85:16
               io_RAT_RS2_1,	// src/main/scala/Frontend/rename.scala:85:16
               io_RAT_RS2_2,	// src/main/scala/Frontend/rename.scala:85:16
               io_RAT_RS2_3	// src/main/scala/Frontend/rename.scala:85:16
);

  reg  [6:0]       speculative_RAT_0;	// src/main/scala/Frontend/rename.scala:112:34
  reg  [6:0]       speculative_RAT_1;	// src/main/scala/Frontend/rename.scala:112:34
  reg  [6:0]       speculative_RAT_2;	// src/main/scala/Frontend/rename.scala:112:34
  reg  [6:0]       speculative_RAT_3;	// src/main/scala/Frontend/rename.scala:112:34
  reg  [6:0]       speculative_RAT_4;	// src/main/scala/Frontend/rename.scala:112:34
  reg  [6:0]       speculative_RAT_5;	// src/main/scala/Frontend/rename.scala:112:34
  reg  [6:0]       speculative_RAT_6;	// src/main/scala/Frontend/rename.scala:112:34
  reg  [6:0]       speculative_RAT_7;	// src/main/scala/Frontend/rename.scala:112:34
  reg  [6:0]       speculative_RAT_8;	// src/main/scala/Frontend/rename.scala:112:34
  reg  [6:0]       speculative_RAT_9;	// src/main/scala/Frontend/rename.scala:112:34
  reg  [6:0]       speculative_RAT_10;	// src/main/scala/Frontend/rename.scala:112:34
  reg  [6:0]       speculative_RAT_11;	// src/main/scala/Frontend/rename.scala:112:34
  reg  [6:0]       speculative_RAT_12;	// src/main/scala/Frontend/rename.scala:112:34
  reg  [6:0]       speculative_RAT_13;	// src/main/scala/Frontend/rename.scala:112:34
  reg  [6:0]       speculative_RAT_14;	// src/main/scala/Frontend/rename.scala:112:34
  reg  [6:0]       speculative_RAT_15;	// src/main/scala/Frontend/rename.scala:112:34
  reg  [6:0]       speculative_RAT_16;	// src/main/scala/Frontend/rename.scala:112:34
  reg  [6:0]       speculative_RAT_17;	// src/main/scala/Frontend/rename.scala:112:34
  reg  [6:0]       speculative_RAT_18;	// src/main/scala/Frontend/rename.scala:112:34
  reg  [6:0]       speculative_RAT_19;	// src/main/scala/Frontend/rename.scala:112:34
  reg  [6:0]       speculative_RAT_20;	// src/main/scala/Frontend/rename.scala:112:34
  reg  [6:0]       speculative_RAT_21;	// src/main/scala/Frontend/rename.scala:112:34
  reg  [6:0]       speculative_RAT_22;	// src/main/scala/Frontend/rename.scala:112:34
  reg  [6:0]       speculative_RAT_23;	// src/main/scala/Frontend/rename.scala:112:34
  reg  [6:0]       speculative_RAT_24;	// src/main/scala/Frontend/rename.scala:112:34
  reg  [6:0]       speculative_RAT_25;	// src/main/scala/Frontend/rename.scala:112:34
  reg  [6:0]       speculative_RAT_26;	// src/main/scala/Frontend/rename.scala:112:34
  reg  [6:0]       speculative_RAT_27;	// src/main/scala/Frontend/rename.scala:112:34
  reg  [6:0]       speculative_RAT_28;	// src/main/scala/Frontend/rename.scala:112:34
  reg  [6:0]       speculative_RAT_29;	// src/main/scala/Frontend/rename.scala:112:34
  reg  [6:0]       speculative_RAT_30;	// src/main/scala/Frontend/rename.scala:112:34
  reg  [6:0]       speculative_RAT_31;	// src/main/scala/Frontend/rename.scala:112:34
  wire [31:0][6:0] _GEN =
    {{speculative_RAT_31},
     {speculative_RAT_30},
     {speculative_RAT_29},
     {speculative_RAT_28},
     {speculative_RAT_27},
     {speculative_RAT_26},
     {speculative_RAT_25},
     {speculative_RAT_24},
     {speculative_RAT_23},
     {speculative_RAT_22},
     {speculative_RAT_21},
     {speculative_RAT_20},
     {speculative_RAT_19},
     {speculative_RAT_18},
     {speculative_RAT_17},
     {speculative_RAT_16},
     {speculative_RAT_15},
     {speculative_RAT_14},
     {speculative_RAT_13},
     {speculative_RAT_12},
     {speculative_RAT_11},
     {speculative_RAT_10},
     {speculative_RAT_9},
     {speculative_RAT_8},
     {speculative_RAT_7},
     {speculative_RAT_6},
     {speculative_RAT_5},
     {speculative_RAT_4},
     {speculative_RAT_3},
     {speculative_RAT_2},
     {speculative_RAT_1},
     {speculative_RAT_0}};	// src/main/scala/Frontend/rename.scala:112:34, :122:23
  always @(posedge clock) begin	// src/main/scala/Frontend/rename.scala:78:7
    if (reset) begin	// src/main/scala/Frontend/rename.scala:78:7
      speculative_RAT_0 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_1 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_2 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_3 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_4 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_5 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_6 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_7 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_8 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_9 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_10 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_11 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_12 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_13 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_14 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_15 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_16 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_17 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_18 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_19 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_20 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_21 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_22 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_23 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_24 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_25 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_26 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_27 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_28 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_29 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_30 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_31 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
    end
    else if (io_commit_valid
             & (io_commit_bits_is_misprediction | io_commit_bits_exception)) begin	// src/main/scala/Frontend/rename.scala:146:{26,62}
      speculative_RAT_0 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_1 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_2 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_3 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_4 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_5 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_6 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_7 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_8 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_9 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_10 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_11 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_12 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_13 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_14 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_15 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_16 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_17 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_18 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_19 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_20 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_21 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_22 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_23 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_24 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_25 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_26 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_27 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_28 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_29 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_30 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
      speculative_RAT_31 <= 7'h0;	// src/main/scala/Frontend/rename.scala:112:34
    end
    else begin	// src/main/scala/Frontend/rename.scala:146:26
      automatic logic _GEN_0;	// src/main/scala/Frontend/rename.scala:138:30
      automatic logic _GEN_1;	// src/main/scala/Frontend/rename.scala:138:30
      automatic logic _GEN_2;	// src/main/scala/Frontend/rename.scala:138:30
      automatic logic _GEN_3 = io_commit_valid & io_commit_bits_RD_valid_3;	// src/main/scala/Frontend/rename.scala:138:30
      _GEN_0 = io_commit_valid & io_commit_bits_RD_valid_0;	// src/main/scala/Frontend/rename.scala:138:30
      _GEN_1 = io_commit_valid & io_commit_bits_RD_valid_1;	// src/main/scala/Frontend/rename.scala:138:30
      _GEN_2 = io_commit_valid & io_commit_bits_RD_valid_2;	// src/main/scala/Frontend/rename.scala:138:30
      if (_GEN_3 & io_commit_bits_RDold_3 == 5'h0)	// src/main/scala/Frontend/rename.scala:129:51, :138:{30,62}, :139:54
        speculative_RAT_0 <= io_commit_bits_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_2 & io_commit_bits_RDold_2 == 5'h0)	// src/main/scala/Frontend/rename.scala:129:51, :138:{30,62}, :139:54
        speculative_RAT_0 <= io_commit_bits_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_1 & io_commit_bits_RDold_1 == 5'h0)	// src/main/scala/Frontend/rename.scala:129:51, :138:{30,62}, :139:54
        speculative_RAT_0 <= io_commit_bits_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_0 & io_commit_bits_RDold_0 == 5'h0)	// src/main/scala/Frontend/rename.scala:128:36, :129:51, :138:{30,62}, :139:54
        speculative_RAT_0 <= io_commit_bits_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h0)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_0 <= io_free_list_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h0)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_0 <= io_free_list_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h0)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_0 <= io_free_list_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h0)	// src/main/scala/Frontend/rename.scala:112:34, :128:36, :129:51
        speculative_RAT_0 <= io_free_list_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      if (_GEN_3 & io_commit_bits_RDold_3 == 5'h1)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_1 <= io_commit_bits_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_2 & io_commit_bits_RDold_2 == 5'h1)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_1 <= io_commit_bits_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_1 & io_commit_bits_RDold_1 == 5'h1)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_1 <= io_commit_bits_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_0 & io_commit_bits_RDold_0 == 5'h1)	// src/main/scala/Frontend/rename.scala:128:36, :138:{30,62}, :139:54
        speculative_RAT_1 <= io_commit_bits_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h1)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_1 <= io_free_list_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h1)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_1 <= io_free_list_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h1)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_1 <= io_free_list_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h1)	// src/main/scala/Frontend/rename.scala:112:34, :128:36, :129:51
        speculative_RAT_1 <= io_free_list_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      if (_GEN_3 & io_commit_bits_RDold_3 == 5'h2)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_2 <= io_commit_bits_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_2 & io_commit_bits_RDold_2 == 5'h2)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_2 <= io_commit_bits_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_1 & io_commit_bits_RDold_1 == 5'h2)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_2 <= io_commit_bits_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_0 & io_commit_bits_RDold_0 == 5'h2)	// src/main/scala/Frontend/rename.scala:128:36, :138:{30,62}, :139:54
        speculative_RAT_2 <= io_commit_bits_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h2)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_2 <= io_free_list_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h2)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_2 <= io_free_list_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h2)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_2 <= io_free_list_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h2)	// src/main/scala/Frontend/rename.scala:112:34, :128:36, :129:51
        speculative_RAT_2 <= io_free_list_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      if (_GEN_3 & io_commit_bits_RDold_3 == 5'h3)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_3 <= io_commit_bits_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_2 & io_commit_bits_RDold_2 == 5'h3)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_3 <= io_commit_bits_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_1 & io_commit_bits_RDold_1 == 5'h3)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_3 <= io_commit_bits_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_0 & io_commit_bits_RDold_0 == 5'h3)	// src/main/scala/Frontend/rename.scala:128:36, :138:{30,62}, :139:54
        speculative_RAT_3 <= io_commit_bits_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h3)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_3 <= io_free_list_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h3)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_3 <= io_free_list_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h3)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_3 <= io_free_list_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h3)	// src/main/scala/Frontend/rename.scala:112:34, :128:36, :129:51
        speculative_RAT_3 <= io_free_list_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      if (_GEN_3 & io_commit_bits_RDold_3 == 5'h4)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_4 <= io_commit_bits_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_2 & io_commit_bits_RDold_2 == 5'h4)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_4 <= io_commit_bits_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_1 & io_commit_bits_RDold_1 == 5'h4)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_4 <= io_commit_bits_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_0 & io_commit_bits_RDold_0 == 5'h4)	// src/main/scala/Frontend/rename.scala:128:36, :138:{30,62}, :139:54
        speculative_RAT_4 <= io_commit_bits_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h4)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_4 <= io_free_list_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h4)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_4 <= io_free_list_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h4)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_4 <= io_free_list_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h4)	// src/main/scala/Frontend/rename.scala:112:34, :128:36, :129:51
        speculative_RAT_4 <= io_free_list_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      if (_GEN_3 & io_commit_bits_RDold_3 == 5'h5)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_5 <= io_commit_bits_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_2 & io_commit_bits_RDold_2 == 5'h5)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_5 <= io_commit_bits_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_1 & io_commit_bits_RDold_1 == 5'h5)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_5 <= io_commit_bits_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_0 & io_commit_bits_RDold_0 == 5'h5)	// src/main/scala/Frontend/rename.scala:128:36, :138:{30,62}, :139:54
        speculative_RAT_5 <= io_commit_bits_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h5)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_5 <= io_free_list_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h5)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_5 <= io_free_list_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h5)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_5 <= io_free_list_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h5)	// src/main/scala/Frontend/rename.scala:112:34, :128:36, :129:51
        speculative_RAT_5 <= io_free_list_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      if (_GEN_3 & io_commit_bits_RDold_3 == 5'h6)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_6 <= io_commit_bits_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_2 & io_commit_bits_RDold_2 == 5'h6)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_6 <= io_commit_bits_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_1 & io_commit_bits_RDold_1 == 5'h6)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_6 <= io_commit_bits_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_0 & io_commit_bits_RDold_0 == 5'h6)	// src/main/scala/Frontend/rename.scala:128:36, :138:{30,62}, :139:54
        speculative_RAT_6 <= io_commit_bits_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h6)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_6 <= io_free_list_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h6)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_6 <= io_free_list_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h6)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_6 <= io_free_list_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h6)	// src/main/scala/Frontend/rename.scala:112:34, :128:36, :129:51
        speculative_RAT_6 <= io_free_list_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      if (_GEN_3 & io_commit_bits_RDold_3 == 5'h7)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_7 <= io_commit_bits_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_2 & io_commit_bits_RDold_2 == 5'h7)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_7 <= io_commit_bits_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_1 & io_commit_bits_RDold_1 == 5'h7)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_7 <= io_commit_bits_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_0 & io_commit_bits_RDold_0 == 5'h7)	// src/main/scala/Frontend/rename.scala:128:36, :138:{30,62}, :139:54
        speculative_RAT_7 <= io_commit_bits_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h7)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_7 <= io_free_list_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h7)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_7 <= io_free_list_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h7)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_7 <= io_free_list_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h7)	// src/main/scala/Frontend/rename.scala:112:34, :128:36, :129:51
        speculative_RAT_7 <= io_free_list_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      if (_GEN_3 & io_commit_bits_RDold_3 == 5'h8)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_8 <= io_commit_bits_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_2 & io_commit_bits_RDold_2 == 5'h8)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_8 <= io_commit_bits_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_1 & io_commit_bits_RDold_1 == 5'h8)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_8 <= io_commit_bits_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_0 & io_commit_bits_RDold_0 == 5'h8)	// src/main/scala/Frontend/rename.scala:128:36, :138:{30,62}, :139:54
        speculative_RAT_8 <= io_commit_bits_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h8)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_8 <= io_free_list_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h8)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_8 <= io_free_list_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h8)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_8 <= io_free_list_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h8)	// src/main/scala/Frontend/rename.scala:112:34, :128:36, :129:51
        speculative_RAT_8 <= io_free_list_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      if (_GEN_3 & io_commit_bits_RDold_3 == 5'h9)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_9 <= io_commit_bits_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_2 & io_commit_bits_RDold_2 == 5'h9)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_9 <= io_commit_bits_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_1 & io_commit_bits_RDold_1 == 5'h9)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_9 <= io_commit_bits_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_0 & io_commit_bits_RDold_0 == 5'h9)	// src/main/scala/Frontend/rename.scala:128:36, :138:{30,62}, :139:54
        speculative_RAT_9 <= io_commit_bits_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h9)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_9 <= io_free_list_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h9)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_9 <= io_free_list_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h9)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_9 <= io_free_list_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h9)	// src/main/scala/Frontend/rename.scala:112:34, :128:36, :129:51
        speculative_RAT_9 <= io_free_list_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      if (_GEN_3 & io_commit_bits_RDold_3 == 5'hA)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_10 <= io_commit_bits_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_2 & io_commit_bits_RDold_2 == 5'hA)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_10 <= io_commit_bits_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_1 & io_commit_bits_RDold_1 == 5'hA)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_10 <= io_commit_bits_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_0 & io_commit_bits_RDold_0 == 5'hA)	// src/main/scala/Frontend/rename.scala:128:36, :138:{30,62}, :139:54
        speculative_RAT_10 <= io_commit_bits_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'hA)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_10 <= io_free_list_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'hA)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_10 <= io_free_list_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'hA)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_10 <= io_free_list_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'hA)	// src/main/scala/Frontend/rename.scala:112:34, :128:36, :129:51
        speculative_RAT_10 <= io_free_list_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      if (_GEN_3 & io_commit_bits_RDold_3 == 5'hB)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_11 <= io_commit_bits_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_2 & io_commit_bits_RDold_2 == 5'hB)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_11 <= io_commit_bits_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_1 & io_commit_bits_RDold_1 == 5'hB)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_11 <= io_commit_bits_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_0 & io_commit_bits_RDold_0 == 5'hB)	// src/main/scala/Frontend/rename.scala:128:36, :138:{30,62}, :139:54
        speculative_RAT_11 <= io_commit_bits_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'hB)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_11 <= io_free_list_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'hB)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_11 <= io_free_list_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'hB)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_11 <= io_free_list_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'hB)	// src/main/scala/Frontend/rename.scala:112:34, :128:36, :129:51
        speculative_RAT_11 <= io_free_list_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      if (_GEN_3 & io_commit_bits_RDold_3 == 5'hC)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_12 <= io_commit_bits_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_2 & io_commit_bits_RDold_2 == 5'hC)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_12 <= io_commit_bits_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_1 & io_commit_bits_RDold_1 == 5'hC)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_12 <= io_commit_bits_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_0 & io_commit_bits_RDold_0 == 5'hC)	// src/main/scala/Frontend/rename.scala:128:36, :138:{30,62}, :139:54
        speculative_RAT_12 <= io_commit_bits_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'hC)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_12 <= io_free_list_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'hC)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_12 <= io_free_list_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'hC)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_12 <= io_free_list_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'hC)	// src/main/scala/Frontend/rename.scala:112:34, :128:36, :129:51
        speculative_RAT_12 <= io_free_list_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      if (_GEN_3 & io_commit_bits_RDold_3 == 5'hD)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_13 <= io_commit_bits_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_2 & io_commit_bits_RDold_2 == 5'hD)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_13 <= io_commit_bits_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_1 & io_commit_bits_RDold_1 == 5'hD)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_13 <= io_commit_bits_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_0 & io_commit_bits_RDold_0 == 5'hD)	// src/main/scala/Frontend/rename.scala:128:36, :138:{30,62}, :139:54
        speculative_RAT_13 <= io_commit_bits_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'hD)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_13 <= io_free_list_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'hD)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_13 <= io_free_list_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'hD)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_13 <= io_free_list_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'hD)	// src/main/scala/Frontend/rename.scala:112:34, :128:36, :129:51
        speculative_RAT_13 <= io_free_list_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      if (_GEN_3 & io_commit_bits_RDold_3 == 5'hE)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_14 <= io_commit_bits_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_2 & io_commit_bits_RDold_2 == 5'hE)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_14 <= io_commit_bits_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_1 & io_commit_bits_RDold_1 == 5'hE)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_14 <= io_commit_bits_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_0 & io_commit_bits_RDold_0 == 5'hE)	// src/main/scala/Frontend/rename.scala:128:36, :138:{30,62}, :139:54
        speculative_RAT_14 <= io_commit_bits_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'hE)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_14 <= io_free_list_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'hE)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_14 <= io_free_list_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'hE)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_14 <= io_free_list_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'hE)	// src/main/scala/Frontend/rename.scala:112:34, :128:36, :129:51
        speculative_RAT_14 <= io_free_list_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      if (_GEN_3 & io_commit_bits_RDold_3 == 5'hF)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_15 <= io_commit_bits_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_2 & io_commit_bits_RDold_2 == 5'hF)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_15 <= io_commit_bits_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_1 & io_commit_bits_RDold_1 == 5'hF)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_15 <= io_commit_bits_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_0 & io_commit_bits_RDold_0 == 5'hF)	// src/main/scala/Frontend/rename.scala:128:36, :138:{30,62}, :139:54
        speculative_RAT_15 <= io_commit_bits_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'hF)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_15 <= io_free_list_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'hF)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_15 <= io_free_list_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'hF)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_15 <= io_free_list_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'hF)	// src/main/scala/Frontend/rename.scala:112:34, :128:36, :129:51
        speculative_RAT_15 <= io_free_list_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      if (_GEN_3 & io_commit_bits_RDold_3 == 5'h10)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_16 <= io_commit_bits_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_2 & io_commit_bits_RDold_2 == 5'h10)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_16 <= io_commit_bits_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_1 & io_commit_bits_RDold_1 == 5'h10)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_16 <= io_commit_bits_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_0 & io_commit_bits_RDold_0 == 5'h10)	// src/main/scala/Frontend/rename.scala:128:36, :138:{30,62}, :139:54
        speculative_RAT_16 <= io_commit_bits_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h10)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_16 <= io_free_list_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h10)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_16 <= io_free_list_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h10)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_16 <= io_free_list_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h10)	// src/main/scala/Frontend/rename.scala:112:34, :128:36, :129:51
        speculative_RAT_16 <= io_free_list_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      if (_GEN_3 & io_commit_bits_RDold_3 == 5'h11)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_17 <= io_commit_bits_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_2 & io_commit_bits_RDold_2 == 5'h11)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_17 <= io_commit_bits_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_1 & io_commit_bits_RDold_1 == 5'h11)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_17 <= io_commit_bits_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_0 & io_commit_bits_RDold_0 == 5'h11)	// src/main/scala/Frontend/rename.scala:128:36, :138:{30,62}, :139:54
        speculative_RAT_17 <= io_commit_bits_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h11)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_17 <= io_free_list_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h11)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_17 <= io_free_list_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h11)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_17 <= io_free_list_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h11)	// src/main/scala/Frontend/rename.scala:112:34, :128:36, :129:51
        speculative_RAT_17 <= io_free_list_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      if (_GEN_3 & io_commit_bits_RDold_3 == 5'h12)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_18 <= io_commit_bits_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_2 & io_commit_bits_RDold_2 == 5'h12)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_18 <= io_commit_bits_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_1 & io_commit_bits_RDold_1 == 5'h12)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_18 <= io_commit_bits_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_0 & io_commit_bits_RDold_0 == 5'h12)	// src/main/scala/Frontend/rename.scala:128:36, :138:{30,62}, :139:54
        speculative_RAT_18 <= io_commit_bits_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h12)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_18 <= io_free_list_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h12)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_18 <= io_free_list_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h12)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_18 <= io_free_list_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h12)	// src/main/scala/Frontend/rename.scala:112:34, :128:36, :129:51
        speculative_RAT_18 <= io_free_list_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      if (_GEN_3 & io_commit_bits_RDold_3 == 5'h13)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_19 <= io_commit_bits_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_2 & io_commit_bits_RDold_2 == 5'h13)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_19 <= io_commit_bits_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_1 & io_commit_bits_RDold_1 == 5'h13)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_19 <= io_commit_bits_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_0 & io_commit_bits_RDold_0 == 5'h13)	// src/main/scala/Frontend/rename.scala:128:36, :138:{30,62}, :139:54
        speculative_RAT_19 <= io_commit_bits_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h13)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_19 <= io_free_list_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h13)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_19 <= io_free_list_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h13)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_19 <= io_free_list_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h13)	// src/main/scala/Frontend/rename.scala:112:34, :128:36, :129:51
        speculative_RAT_19 <= io_free_list_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      if (_GEN_3 & io_commit_bits_RDold_3 == 5'h14)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_20 <= io_commit_bits_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_2 & io_commit_bits_RDold_2 == 5'h14)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_20 <= io_commit_bits_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_1 & io_commit_bits_RDold_1 == 5'h14)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_20 <= io_commit_bits_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_0 & io_commit_bits_RDold_0 == 5'h14)	// src/main/scala/Frontend/rename.scala:128:36, :138:{30,62}, :139:54
        speculative_RAT_20 <= io_commit_bits_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h14)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_20 <= io_free_list_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h14)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_20 <= io_free_list_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h14)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_20 <= io_free_list_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h14)	// src/main/scala/Frontend/rename.scala:112:34, :128:36, :129:51
        speculative_RAT_20 <= io_free_list_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      if (_GEN_3 & io_commit_bits_RDold_3 == 5'h15)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_21 <= io_commit_bits_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_2 & io_commit_bits_RDold_2 == 5'h15)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_21 <= io_commit_bits_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_1 & io_commit_bits_RDold_1 == 5'h15)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_21 <= io_commit_bits_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_0 & io_commit_bits_RDold_0 == 5'h15)	// src/main/scala/Frontend/rename.scala:128:36, :138:{30,62}, :139:54
        speculative_RAT_21 <= io_commit_bits_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h15)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_21 <= io_free_list_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h15)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_21 <= io_free_list_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h15)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_21 <= io_free_list_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h15)	// src/main/scala/Frontend/rename.scala:112:34, :128:36, :129:51
        speculative_RAT_21 <= io_free_list_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      if (_GEN_3 & io_commit_bits_RDold_3 == 5'h16)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_22 <= io_commit_bits_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_2 & io_commit_bits_RDold_2 == 5'h16)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_22 <= io_commit_bits_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_1 & io_commit_bits_RDold_1 == 5'h16)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_22 <= io_commit_bits_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_0 & io_commit_bits_RDold_0 == 5'h16)	// src/main/scala/Frontend/rename.scala:128:36, :138:{30,62}, :139:54
        speculative_RAT_22 <= io_commit_bits_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h16)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_22 <= io_free_list_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h16)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_22 <= io_free_list_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h16)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_22 <= io_free_list_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h16)	// src/main/scala/Frontend/rename.scala:112:34, :128:36, :129:51
        speculative_RAT_22 <= io_free_list_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      if (_GEN_3 & io_commit_bits_RDold_3 == 5'h17)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_23 <= io_commit_bits_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_2 & io_commit_bits_RDold_2 == 5'h17)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_23 <= io_commit_bits_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_1 & io_commit_bits_RDold_1 == 5'h17)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_23 <= io_commit_bits_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_0 & io_commit_bits_RDold_0 == 5'h17)	// src/main/scala/Frontend/rename.scala:128:36, :138:{30,62}, :139:54
        speculative_RAT_23 <= io_commit_bits_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h17)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_23 <= io_free_list_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h17)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_23 <= io_free_list_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h17)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_23 <= io_free_list_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h17)	// src/main/scala/Frontend/rename.scala:112:34, :128:36, :129:51
        speculative_RAT_23 <= io_free_list_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      if (_GEN_3 & io_commit_bits_RDold_3 == 5'h18)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_24 <= io_commit_bits_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_2 & io_commit_bits_RDold_2 == 5'h18)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_24 <= io_commit_bits_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_1 & io_commit_bits_RDold_1 == 5'h18)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_24 <= io_commit_bits_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_0 & io_commit_bits_RDold_0 == 5'h18)	// src/main/scala/Frontend/rename.scala:128:36, :138:{30,62}, :139:54
        speculative_RAT_24 <= io_commit_bits_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h18)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_24 <= io_free_list_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h18)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_24 <= io_free_list_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h18)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_24 <= io_free_list_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h18)	// src/main/scala/Frontend/rename.scala:112:34, :128:36, :129:51
        speculative_RAT_24 <= io_free_list_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      if (_GEN_3 & io_commit_bits_RDold_3 == 5'h19)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_25 <= io_commit_bits_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_2 & io_commit_bits_RDold_2 == 5'h19)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_25 <= io_commit_bits_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_1 & io_commit_bits_RDold_1 == 5'h19)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_25 <= io_commit_bits_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_0 & io_commit_bits_RDold_0 == 5'h19)	// src/main/scala/Frontend/rename.scala:128:36, :138:{30,62}, :139:54
        speculative_RAT_25 <= io_commit_bits_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h19)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_25 <= io_free_list_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h19)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_25 <= io_free_list_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h19)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_25 <= io_free_list_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h19)	// src/main/scala/Frontend/rename.scala:112:34, :128:36, :129:51
        speculative_RAT_25 <= io_free_list_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      if (_GEN_3 & io_commit_bits_RDold_3 == 5'h1A)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_26 <= io_commit_bits_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_2 & io_commit_bits_RDold_2 == 5'h1A)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_26 <= io_commit_bits_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_1 & io_commit_bits_RDold_1 == 5'h1A)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_26 <= io_commit_bits_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_0 & io_commit_bits_RDold_0 == 5'h1A)	// src/main/scala/Frontend/rename.scala:128:36, :138:{30,62}, :139:54
        speculative_RAT_26 <= io_commit_bits_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h1A)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_26 <= io_free_list_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h1A)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_26 <= io_free_list_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h1A)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_26 <= io_free_list_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h1A)	// src/main/scala/Frontend/rename.scala:112:34, :128:36, :129:51
        speculative_RAT_26 <= io_free_list_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      if (_GEN_3 & io_commit_bits_RDold_3 == 5'h1B)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_27 <= io_commit_bits_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_2 & io_commit_bits_RDold_2 == 5'h1B)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_27 <= io_commit_bits_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_1 & io_commit_bits_RDold_1 == 5'h1B)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_27 <= io_commit_bits_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_0 & io_commit_bits_RDold_0 == 5'h1B)	// src/main/scala/Frontend/rename.scala:128:36, :138:{30,62}, :139:54
        speculative_RAT_27 <= io_commit_bits_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h1B)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_27 <= io_free_list_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h1B)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_27 <= io_free_list_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h1B)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_27 <= io_free_list_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h1B)	// src/main/scala/Frontend/rename.scala:112:34, :128:36, :129:51
        speculative_RAT_27 <= io_free_list_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      if (_GEN_3 & io_commit_bits_RDold_3 == 5'h1C)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_28 <= io_commit_bits_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_2 & io_commit_bits_RDold_2 == 5'h1C)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_28 <= io_commit_bits_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_1 & io_commit_bits_RDold_1 == 5'h1C)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_28 <= io_commit_bits_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_0 & io_commit_bits_RDold_0 == 5'h1C)	// src/main/scala/Frontend/rename.scala:128:36, :138:{30,62}, :139:54
        speculative_RAT_28 <= io_commit_bits_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h1C)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_28 <= io_free_list_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h1C)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_28 <= io_free_list_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h1C)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_28 <= io_free_list_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h1C)	// src/main/scala/Frontend/rename.scala:112:34, :128:36, :129:51
        speculative_RAT_28 <= io_free_list_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      if (_GEN_3 & io_commit_bits_RDold_3 == 5'h1D)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_29 <= io_commit_bits_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_2 & io_commit_bits_RDold_2 == 5'h1D)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_29 <= io_commit_bits_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_1 & io_commit_bits_RDold_1 == 5'h1D)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_29 <= io_commit_bits_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_0 & io_commit_bits_RDold_0 == 5'h1D)	// src/main/scala/Frontend/rename.scala:128:36, :138:{30,62}, :139:54
        speculative_RAT_29 <= io_commit_bits_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h1D)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_29 <= io_free_list_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h1D)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_29 <= io_free_list_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h1D)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_29 <= io_free_list_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h1D)	// src/main/scala/Frontend/rename.scala:112:34, :128:36, :129:51
        speculative_RAT_29 <= io_free_list_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      if (_GEN_3 & io_commit_bits_RDold_3 == 5'h1E)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_30 <= io_commit_bits_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_2 & io_commit_bits_RDold_2 == 5'h1E)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_30 <= io_commit_bits_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_1 & io_commit_bits_RDold_1 == 5'h1E)	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_30 <= io_commit_bits_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_0 & io_commit_bits_RDold_0 == 5'h1E)	// src/main/scala/Frontend/rename.scala:128:36, :138:{30,62}, :139:54
        speculative_RAT_30 <= io_commit_bits_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h1E)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_30 <= io_free_list_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h1E)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_30 <= io_free_list_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h1E)	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_30 <= io_free_list_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h1E)	// src/main/scala/Frontend/rename.scala:112:34, :128:36, :129:51
        speculative_RAT_30 <= io_free_list_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      if (_GEN_3 & (&io_commit_bits_RDold_3))	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_31 <= io_commit_bits_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_2 & (&io_commit_bits_RDold_2))	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_31 <= io_commit_bits_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_1 & (&io_commit_bits_RDold_1))	// src/main/scala/Frontend/rename.scala:138:{30,62}, :139:54
        speculative_RAT_31 <= io_commit_bits_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (_GEN_0 & (&io_commit_bits_RDold_0))	// src/main/scala/Frontend/rename.scala:128:36, :138:{30,62}, :139:54
        speculative_RAT_31 <= io_commit_bits_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_3 & (&io_instruction_RD_3))	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_31 <= io_free_list_RD_3;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_2 & (&io_instruction_RD_2))	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_31 <= io_free_list_RD_2;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_1 & (&io_instruction_RD_1))	// src/main/scala/Frontend/rename.scala:128:36, :129:51
        speculative_RAT_31 <= io_free_list_RD_1;	// src/main/scala/Frontend/rename.scala:112:34
      else if (io_free_list_wr_en_0 & (&io_instruction_RD_0))	// src/main/scala/Frontend/rename.scala:112:34, :128:36, :129:51
        speculative_RAT_31 <= io_free_list_RD_0;	// src/main/scala/Frontend/rename.scala:112:34
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/Frontend/rename.scala:78:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/Frontend/rename.scala:78:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/Frontend/rename.scala:78:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/Frontend/rename.scala:78:7
      automatic logic [31:0] _RANDOM[0:13];	// src/main/scala/Frontend/rename.scala:78:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/Frontend/rename.scala:78:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/Frontend/rename.scala:78:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/Frontend/rename.scala:78:7
        for (logic [3:0] i = 4'h0; i < 4'hE; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/Frontend/rename.scala:78:7
        end	// src/main/scala/Frontend/rename.scala:78:7
        speculative_RAT_0 = _RANDOM[4'h7][6:0];	// src/main/scala/Frontend/rename.scala:78:7, :112:34
        speculative_RAT_1 = _RANDOM[4'h7][13:7];	// src/main/scala/Frontend/rename.scala:78:7, :112:34
        speculative_RAT_2 = _RANDOM[4'h7][20:14];	// src/main/scala/Frontend/rename.scala:78:7, :112:34
        speculative_RAT_3 = _RANDOM[4'h7][27:21];	// src/main/scala/Frontend/rename.scala:78:7, :112:34
        speculative_RAT_4 = {_RANDOM[4'h7][31:28], _RANDOM[4'h8][2:0]};	// src/main/scala/Frontend/rename.scala:78:7, :112:34
        speculative_RAT_5 = _RANDOM[4'h8][9:3];	// src/main/scala/Frontend/rename.scala:78:7, :112:34
        speculative_RAT_6 = _RANDOM[4'h8][16:10];	// src/main/scala/Frontend/rename.scala:78:7, :112:34
        speculative_RAT_7 = _RANDOM[4'h8][23:17];	// src/main/scala/Frontend/rename.scala:78:7, :112:34
        speculative_RAT_8 = _RANDOM[4'h8][30:24];	// src/main/scala/Frontend/rename.scala:78:7, :112:34
        speculative_RAT_9 = {_RANDOM[4'h8][31], _RANDOM[4'h9][5:0]};	// src/main/scala/Frontend/rename.scala:78:7, :112:34
        speculative_RAT_10 = _RANDOM[4'h9][12:6];	// src/main/scala/Frontend/rename.scala:78:7, :112:34
        speculative_RAT_11 = _RANDOM[4'h9][19:13];	// src/main/scala/Frontend/rename.scala:78:7, :112:34
        speculative_RAT_12 = _RANDOM[4'h9][26:20];	// src/main/scala/Frontend/rename.scala:78:7, :112:34
        speculative_RAT_13 = {_RANDOM[4'h9][31:27], _RANDOM[4'hA][1:0]};	// src/main/scala/Frontend/rename.scala:78:7, :112:34
        speculative_RAT_14 = _RANDOM[4'hA][8:2];	// src/main/scala/Frontend/rename.scala:78:7, :112:34
        speculative_RAT_15 = _RANDOM[4'hA][15:9];	// src/main/scala/Frontend/rename.scala:78:7, :112:34
        speculative_RAT_16 = _RANDOM[4'hA][22:16];	// src/main/scala/Frontend/rename.scala:78:7, :112:34
        speculative_RAT_17 = _RANDOM[4'hA][29:23];	// src/main/scala/Frontend/rename.scala:78:7, :112:34
        speculative_RAT_18 = {_RANDOM[4'hA][31:30], _RANDOM[4'hB][4:0]};	// src/main/scala/Frontend/rename.scala:78:7, :112:34
        speculative_RAT_19 = _RANDOM[4'hB][11:5];	// src/main/scala/Frontend/rename.scala:78:7, :112:34
        speculative_RAT_20 = _RANDOM[4'hB][18:12];	// src/main/scala/Frontend/rename.scala:78:7, :112:34
        speculative_RAT_21 = _RANDOM[4'hB][25:19];	// src/main/scala/Frontend/rename.scala:78:7, :112:34
        speculative_RAT_22 = {_RANDOM[4'hB][31:26], _RANDOM[4'hC][0]};	// src/main/scala/Frontend/rename.scala:78:7, :112:34
        speculative_RAT_23 = _RANDOM[4'hC][7:1];	// src/main/scala/Frontend/rename.scala:78:7, :112:34
        speculative_RAT_24 = _RANDOM[4'hC][14:8];	// src/main/scala/Frontend/rename.scala:78:7, :112:34
        speculative_RAT_25 = _RANDOM[4'hC][21:15];	// src/main/scala/Frontend/rename.scala:78:7, :112:34
        speculative_RAT_26 = _RANDOM[4'hC][28:22];	// src/main/scala/Frontend/rename.scala:78:7, :112:34
        speculative_RAT_27 = {_RANDOM[4'hC][31:29], _RANDOM[4'hD][3:0]};	// src/main/scala/Frontend/rename.scala:78:7, :112:34
        speculative_RAT_28 = _RANDOM[4'hD][10:4];	// src/main/scala/Frontend/rename.scala:78:7, :112:34
        speculative_RAT_29 = _RANDOM[4'hD][17:11];	// src/main/scala/Frontend/rename.scala:78:7, :112:34
        speculative_RAT_30 = _RANDOM[4'hD][24:18];	// src/main/scala/Frontend/rename.scala:78:7, :112:34
        speculative_RAT_31 = _RANDOM[4'hD][31:25];	// src/main/scala/Frontend/rename.scala:78:7, :112:34
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/Frontend/rename.scala:78:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/Frontend/rename.scala:78:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_RAT_RS1_0 = _GEN[io_instruction_RS1_0];	// src/main/scala/Frontend/rename.scala:78:7, :122:23
  assign io_RAT_RS1_1 = _GEN[io_instruction_RS1_1];	// src/main/scala/Frontend/rename.scala:78:7, :122:23
  assign io_RAT_RS1_2 = _GEN[io_instruction_RS1_2];	// src/main/scala/Frontend/rename.scala:78:7, :122:23
  assign io_RAT_RS1_3 = _GEN[io_instruction_RS1_3];	// src/main/scala/Frontend/rename.scala:78:7, :122:23
  assign io_RAT_RS2_0 = _GEN[io_instruction_RS2_0];	// src/main/scala/Frontend/rename.scala:78:7, :122:23, :123:23
  assign io_RAT_RS2_1 = _GEN[io_instruction_RS2_1];	// src/main/scala/Frontend/rename.scala:78:7, :122:23, :123:23
  assign io_RAT_RS2_2 = _GEN[io_instruction_RS2_2];	// src/main/scala/Frontend/rename.scala:78:7, :122:23, :123:23
  assign io_RAT_RS2_3 = _GEN[io_instruction_RS2_3];	// src/main/scala/Frontend/rename.scala:78:7, :122:23, :123:23
endmodule

