16:00:39
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.

File Dependency file is up to date.  It will not be rewritten.

VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.main 
@W: CG296 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":48:4:48:10|Incomplete sensitivity list - assuming completeness
@W: CG290 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":55:20:55:24|Referenced variable clock is not in sensitivity list
@W: CD434 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":66:12:66:16|Signal clock in the sensitivity list is not used in the process
@W: CG296 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":66:4:66:10|Incomplete sensitivity list - assuming completeness
@W: CG290 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":77:12:77:12|Referenced variable y is not in sensitivity list
@W: CG290 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":69:12:69:12|Referenced variable x is not in sensitivity list
Post processing for work.simplevga.main
@W: CL117 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":50:8:50:9|Latch generated from process for signal clock_divider(13 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":39:42:39:42|Latch generated from process for signal y(9 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":50:8:50:9|Latch generated from process for signal debug; possible missing assignment in an if or case statement.
@W: CL117 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":50:8:50:9|Latch generated from process for signal clock; possible missing assignment in an if or case statement.
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":96:8:96:9|Found combinational loop at x[0]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":96:8:96:9|Found combinational loop at x[1]
@W: FX105 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":96:12:96:19|Found combinational loop at un11_x
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":96:8:96:9|Found combinational loop at x[2]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":96:8:96:9|Found combinational loop at x[3]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":96:8:96:9|Found combinational loop at x[4]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":96:8:96:9|Found combinational loop at x[5]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":96:8:96:9|Found combinational loop at x[6]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":96:8:96:9|Found combinational loop at x[7]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":96:8:96:9|Found combinational loop at x[8]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":96:8:96:9|Found combinational loop at x[9]
@E: CL219 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":8:8:8:12|Multiple non-tristate drivers for net debug in SimpleVGA
@E: CL229 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":8:8:8:12|Unresolved tristate drivers for net debug in SimpleVGA

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:00:50 2015

###########################################################]
@E: MF420 |Netlist read from file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\layer0.srs failed
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@E:Cannot find top netlist, aborting.Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:00:50 2015

###########################################################]
@E::Error while linking, aborting.
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:00:50 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 7 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@E: CG234 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":36:13:36:25|Duplicate definition of hsyncduration
@E: CD424 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":112:16:112:16|Expecting architecture identifier
2 errors parsing file U:\SimpleVGA_iCEstick\SimpleVGA.vhdl
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:07:16 2015

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:07:16 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@E: CD242 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":60:32:60:35|Expecting ;
@E: CD204 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":60:32:60:35|Expecting sequential statement
@E: CD424 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":110:16:110:16|Expecting architecture identifier
3 errors parsing file U:\SimpleVGA_iCEstick\SimpleVGA.vhdl
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:15:42 2015

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:15:42 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@E: CD242 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":59:32:59:35|Expecting ;
@E: CD204 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":59:32:59:35|Expecting sequential statement
@E: CD424 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":109:16:109:16|Expecting architecture identifier
3 errors parsing file U:\SimpleVGA_iCEstick\SimpleVGA.vhdl
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:16:46 2015

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:16:46 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@E: CD242 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":80:25:80:28|Expecting ;
@E: CD204 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":80:25:80:28|Expecting sequential statement
2 errors parsing file U:\SimpleVGA_iCEstick\SimpleVGA.vhdl
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:18:02 2015

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:18:02 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
VHDL syntax check successful!
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
Post processing for work.simplevga.vga
@W: CL117 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":48:8:48:9|Latch generated from process for signal Reset; possible missing assignment in an if or case statement.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 37MB peak: 38MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:18:49 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:18:49 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:18:49 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:18:50 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 58MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 60MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)



@S |Clock Summary
****************

Start                                Requested     Requested     Clock                                   Clock                
Clock                                Frequency     Period        Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------
SimpleVGA|Clock12MHz                 1.0 MHz       1000.000      inferred                                Autoconstr_clkgroup_0
SimpleVGA|ClockVGA_derived_clock     1.0 MHz       1000.000      derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
System                               1.0 MHz       1000.000      system                                  system_clkgroup      
==============================================================================================================================

@W: MT529 :"u:\simplevga_icestick\simplevga.vhdl":48:8:48:9|Found inferred clock SimpleVGA|Clock12MHz which controls 15 sequential elements including Counter[13:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 43MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:18:52 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 78MB)

@N:"u:\simplevga_icestick\simplevga.vhdl":48:8:48:9|Found counter in view:work.SimpleVGA(vga) inst Counter[13:0]
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":95:27:95:34|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":95:49:95:56|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)

@N: MF578 :"u:\simplevga_icestick\simplevga.vhdl":73:8:73:9|Incompatible asynchronous control logic preventing generated clock conversion of Pixel (view:work.SimpleVGA(vga)).

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------

@N: FX1017 :|SB_GB inserted on the net ClockVGA.
@N: FX1016 :"u:\simplevga_icestick\simplevga.vhdl":7:8:7:17|SB_GB_IO inserted on the port Clock12MHz.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net Reset
1) instance Reset_latch (view:work.SimpleVGA(vga)), output net "Reset" in work.SimpleVGA(vga)
    net        Reset
    input  pin Reset_latch/I1
    instance   Reset_latch (cell SB_LUT4)
    output pin Reset_latch/O
    net        Reset
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 15 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 instances converted, 23 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0002       Clock12MHz_ibuf_gb_io     SB_GB_IO               15         ClockVGA       
=============================================================================================
============================================== Gated/Generated Clocks ==============================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation             
--------------------------------------------------------------------------------------------------------------------
@K:CKID0001       ClockVGA            SB_DFFR                23         Pixel               Inferred clock from port
====================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 79MB peak: 80MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 79MB peak: 80MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net G_167
1) instance Reset_latch (view:work.SimpleVGA(vga)), output net "G_167" in work.SimpleVGA(vga)
    net        G_167
    input  pin Reset_latch/I1
    instance   Reset_latch (cell SB_LUT4)
    output pin Reset_latch/O
    net        G_167
End of loops
@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 1000.00ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock SimpleVGA|ClockVGA_derived_clock with period 1000.00ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jun 17 16:18:58 2015
#


Top view:               SimpleVGA
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: 988.948

                                     Requested     Estimated     Requested     Estimated                  Clock                                   Clock                
Starting Clock                       Frequency     Frequency     Period        Period        Slack        Type                                    Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SimpleVGA|Clock12MHz                 1.0 MHz       90.5 MHz      1000.000      11.052        988.948      inferred                                Autoconstr_clkgroup_0
SimpleVGA|ClockVGA_derived_clock     1.0 MHz       51.5 MHz      1000.000      19.412        1961.176     derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
=======================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                              |    rise  to  rise      |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack     |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------
SimpleVGA|Clock12MHz              SimpleVGA|Clock12MHz              |  1000.000    988.949   |  No paths    -      |  No paths    -      |  No paths    -    
SimpleVGA|ClockVGA_derived_clock  SimpleVGA|ClockVGA_derived_clock  |  1000.000    1961.176  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: SimpleVGA|Clock12MHz
====================================



Starting Points with Worst Slack
********************************

               Starting                                                    Arrival            
Instance       Reference                Type        Pin     Net            Time        Slack  
               Clock                                                                          
----------------------------------------------------------------------------------------------
Counter[0]     SimpleVGA|Clock12MHz     SB_DFFR     Q       Counter[0]     0.540       988.948
Counter[3]     SimpleVGA|Clock12MHz     SB_DFFR     Q       Counter[3]     0.540       988.956
Counter[4]     SimpleVGA|Clock12MHz     SB_DFFR     Q       Counter[4]     0.540       988.984
Counter[1]     SimpleVGA|Clock12MHz     SB_DFFR     Q       Counter[1]     0.540       990.572
Counter[2]     SimpleVGA|Clock12MHz     SB_DFFR     Q       Counter[2]     0.540       990.621
Counter[5]     SimpleVGA|Clock12MHz     SB_DFFR     Q       Counter[5]     0.540       990.642
Counter[6]     SimpleVGA|Clock12MHz     SB_DFFR     Q       Counter[6]     0.540       992.259
Counter[7]     SimpleVGA|Clock12MHz     SB_DFFR     Q       Counter[7]     0.540       992.308
Counter[8]     SimpleVGA|Clock12MHz     SB_DFFR     Q       Counter[8]     0.540       992.329
Counter[9]     SimpleVGA|Clock12MHz     SB_DFFR     Q       Counter[9]     0.540       992.343
==============================================================================================


Ending Points with Worst Slack
******************************

               Starting                                                       Required            
Instance       Reference                Type        Pin     Net               Time         Slack  
               Clock                                                                              
--------------------------------------------------------------------------------------------------
Counter[0]     SimpleVGA|Clock12MHz     SB_DFFR     D       Counter_lm[0]     999.895      988.948
Counter[1]     SimpleVGA|Clock12MHz     SB_DFFR     D       Counter_lm[1]     999.895      988.948
Counter[2]     SimpleVGA|Clock12MHz     SB_DFFR     D       Counter_lm[2]     999.895      988.948
Counter[3]     SimpleVGA|Clock12MHz     SB_DFFR     D       Counter_lm[3]     999.895      988.948
Counter[4]     SimpleVGA|Clock12MHz     SB_DFFR     D       Counter_lm[4]     999.895      988.948
Counter[5]     SimpleVGA|Clock12MHz     SB_DFFR     D       Counter_lm[5]     999.895      988.948
Counter[6]     SimpleVGA|Clock12MHz     SB_DFFR     D       Counter_lm[6]     999.895      988.948
Counter[7]     SimpleVGA|Clock12MHz     SB_DFFR     D       Counter_lm[7]     999.895      988.948
Counter[8]     SimpleVGA|Clock12MHz     SB_DFFR     D       Counter_lm[8]     999.895      988.948
Counter[9]     SimpleVGA|Clock12MHz     SB_DFFR     D       Counter_lm[9]     999.895      988.948
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.895

    - Propagation time:                      10.946
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     988.949

    Number of logic level(s):                5
    Starting point:                          Counter[0] / Q
    Ending point:                            Counter[0] / D
    The start point is clocked by            SimpleVGA|Clock12MHz [rising] on pin C
    The end   point is clocked by            SimpleVGA|Clock12MHz [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
Counter[0]               SB_DFFR     Q        Out     0.540     0.540       -         
Counter[0]               Net         -        -       1.599     -           3         
Counter_RNIVB1D1[0]      SB_LUT4     I0       In      -         2.139       -         
Counter_RNIVB1D1[0]      SB_LUT4     O        Out     0.386     2.525       -         
un2_counterlto4_2        Net         -        -       1.371     -           1         
Counter_RNIVO2Q2[1]      SB_LUT4     I3       In      -         3.896       -         
Counter_RNIVO2Q2[1]      SB_LUT4     O        Out     0.316     4.211       -         
un2_counterlt7           Net         -        -       1.371     -           1         
Counter_RNICJ474[6]      SB_LUT4     I3       In      -         5.582       -         
Counter_RNICJ474[6]      SB_LUT4     O        Out     0.316     5.898       -         
un2_counterlt11          Net         -        -       1.371     -           1         
Counter_RNI7QMJ6[13]     SB_LUT4     I2       In      -         7.269       -         
Counter_RNI7QMJ6[13]     SB_LUT4     O        Out     0.351     7.620       -         
un2_counter_0            Net         -        -       1.371     -           15        
Counter_RNO[0]           SB_LUT4     I0       In      -         8.991       -         
Counter_RNO[0]           SB_LUT4     O        Out     0.449     9.439       -         
Counter_lm[0]            Net         -        -       1.507     -           1         
Counter[0]               SB_DFFR     D        In      -         10.946      -         
======================================================================================
Total path delay (propagation time + setup) of 11.051 is 2.461(22.3%) logic and 8.590(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: SimpleVGA|ClockVGA_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                         Arrival             
Instance     Reference                            Type       Pin     Net      Time        Slack   
             Clock                                                                                
--------------------------------------------------------------------------------------------------
y[9]         SimpleVGA|ClockVGA_derived_clock     SB_DFF     Q       y[9]     0.540       1961.176
y[8]         SimpleVGA|ClockVGA_derived_clock     SB_DFF     Q       y[8]     0.540       1964.579
y[7]         SimpleVGA|ClockVGA_derived_clock     SB_DFF     Q       y[7]     0.540       1968.347
x[9]         SimpleVGA|ClockVGA_derived_clock     SB_DFF     Q       x[9]     0.540       1970.863
y[6]         SimpleVGA|ClockVGA_derived_clock     SB_DFF     Q       y[6]     0.540       1972.031
x[8]         SimpleVGA|ClockVGA_derived_clock     SB_DFF     Q       x[8]     0.540       1972.813
y[5]         SimpleVGA|ClockVGA_derived_clock     SB_DFF     Q       y[5]     0.540       1975.715
x[7]         SimpleVGA|ClockVGA_derived_clock     SB_DFF     Q       x[7]     0.540       1976.749
y[4]         SimpleVGA|ClockVGA_derived_clock     SB_DFF     Q       y[4]     0.540       1979.399
x[6]         SimpleVGA|ClockVGA_derived_clock     SB_DFF     Q       x[6]     0.540       1980.714
==================================================================================================


Ending Points with Worst Slack
******************************

             Starting                                                            Required             
Instance     Reference                            Type       Pin     Net         Time         Slack   
             Clock                                                                                    
------------------------------------------------------------------------------------------------------
Pixel        SimpleVGA|ClockVGA_derived_clock     SB_DFF     D       N_32_i      1999.895     1961.176
VSync        SimpleVGA|ClockVGA_derived_clock     SB_DFF     D       N_131_i     1999.895     1990.404
y[0]         SimpleVGA|ClockVGA_derived_clock     SB_DFF     D       y_2         1999.895     1990.404
y[2]         SimpleVGA|ClockVGA_derived_clock     SB_DFF     D       y_11        1999.895     1990.439
y[3]         SimpleVGA|ClockVGA_derived_clock     SB_DFF     D       y_10        1999.895     1990.439
y[9]         SimpleVGA|ClockVGA_derived_clock     SB_DFF     D       y_9         1999.895     1990.439
y[4]         SimpleVGA|ClockVGA_derived_clock     SB_DFF     D       y_4         1999.895     1992.160
y[5]         SimpleVGA|ClockVGA_derived_clock     SB_DFF     D       y_5         1999.895     1992.160
y[6]         SimpleVGA|ClockVGA_derived_clock     SB_DFF     D       y_6         1999.895     1992.160
y[7]         SimpleVGA|ClockVGA_derived_clock     SB_DFF     D       y_7         1999.895     1992.160
======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2000.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1999.895

    - Propagation time:                      38.719
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1961.176

    Number of logic level(s):                30
    Starting point:                          y[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            SimpleVGA|ClockVGA_derived_clock [rising] on pin C
    The end   point is clocked by            SimpleVGA|ClockVGA_derived_clock [rising] on pin C
    -Timing constraint applied as multi cycle path with factor 2 (from c:SimpleVGA|ClockVGA_derived_clock to c:SimpleVGA|ClockVGA_derived_clock)

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
y[9]                                                          SB_DFF       Q        Out     0.540     0.540       -         
y[9]                                                          Net          -        -       0.834     -           5         
un2_y_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         1.374       -         
un2_y_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     1.632       -         
un2_y_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
un2_y_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         1.646       -         
un2_y_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     1.772       -         
un2_y_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
un2_y_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         1.786       -         
un2_y_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     1.912       -         
un2_y_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           2         
un2_y_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9SLC        SB_LUT4      I3       In      -         2.298       -         
un2_y_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9SLC        SB_LUT4      O        Out     0.316     2.614       -         
un2_y_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9SLC        Net          -        -       1.371     -           4         
un2_y_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIIOBP        SB_LUT4      I0       In      -         3.985       -         
un2_y_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIIOBP        SB_LUT4      O        Out     0.449     4.433       -         
un2_y_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIIOBP        Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_6_c                SB_CARRY     I0       In      -         5.338       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_6_c                SB_CARRY     CO       Out     0.258     5.596       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un33_sum_cry_6_c_RNIJ7MF        SB_LUT4      I1       In      -         5.982       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_6_c_RNIJ7MF        SB_LUT4      O        Out     0.400     6.382       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_6_c_RNIJ7MF        Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un33_sum_cry_6_c_RNIJ7MF_0      SB_LUT4      I0       In      -         7.753       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_6_c_RNIJ7MF_0      SB_LUT4      O        Out     0.449     8.201       -         
un2_y_if_generate_plus\.mult1_un33_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I0       In      -         9.106       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.364       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c_RNITLS12       SB_LUT4      I3       In      -         9.750       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c_RNITLS12       SB_LUT4      O        Out     0.316     10.065      -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c_RNITLS12       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c_RNITLS12_0     SB_LUT4      I0       In      -         11.436      -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c_RNITLS12_0     SB_LUT4      O        Out     0.449     11.885      -         
un2_y_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         12.790      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     13.048      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIJJ1M3       SB_LUT4      I3       In      -         13.434      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIJJ1M3       SB_LUT4      O        Out     0.316     13.749      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIJJ1M3       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIJJ1M3_0     SB_LUT4      I0       In      -         15.120      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIJJ1M3_0     SB_LUT4      O        Out     0.449     15.569      -         
un2_y_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         16.474      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     16.732      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIEETD7       SB_LUT4      I3       In      -         17.118      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIEETD7       SB_LUT4      O        Out     0.316     17.433      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIEETD7       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIEETD7_0     SB_LUT4      I0       In      -         18.804      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIEETD7_0     SB_LUT4      O        Out     0.449     19.253      -         
un2_y_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         20.158      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     20.416      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5Q1VE       SB_LUT4      I3       In      -         20.802      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5Q1VE       SB_LUT4      O        Out     0.316     21.117      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5Q1VE       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5Q1VE_0     SB_LUT4      I0       In      -         22.488      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5Q1VE_0     SB_LUT4      O        Out     0.449     22.937      -         
un2_y_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         23.842      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     24.099      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI22UUT       SB_LUT4      I3       In      -         24.485      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI22UUT       SB_LUT4      O        Out     0.316     24.801      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI22UUT       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         26.172      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     26.621      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         27.526      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     27.783      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNINAPFR1      SB_LUT4      I3       In      -         28.169      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNINAPFR1      SB_LUT4      O        Out     0.316     28.485      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNINAPFR1      Net          -        -       1.371     -           4         
Pixel_RNO_11                                                  SB_LUT4      I2       In      -         29.856      -         
Pixel_RNO_11                                                  SB_LUT4      O        Out     0.379     30.235      -         
N_83                                                          Net          -        -       1.371     -           1         
Pixel_RNO_9                                                   SB_LUT4      I2       In      -         31.606      -         
Pixel_RNO_9                                                   SB_LUT4      O        Out     0.379     31.984      -         
un13lto4_i_1                                                  Net          -        -       1.371     -           1         
Pixel_RNO_5                                                   SB_LUT4      I3       In      -         33.355      -         
Pixel_RNO_5                                                   SB_LUT4      O        Out     0.316     33.671      -         
N_49                                                          Net          -        -       1.371     -           1         
Pixel_RNO_0                                                   SB_LUT4      I2       In      -         35.042      -         
Pixel_RNO_0                                                   SB_LUT4      O        Out     0.351     35.392      -         
N_47                                                          Net          -        -       1.371     -           1         
Pixel_RNO                                                     SB_LUT4      I0       In      -         36.764      -         
Pixel_RNO                                                     SB_LUT4      O        Out     0.449     37.212      -         
N_32_i                                                        Net          -        -       1.507     -           1         
Pixel                                                         SB_DFF       D        In      -         38.719      -         
============================================================================================================================
Total path delay (propagation time + setup) of 38.824 is 10.580(27.3%) logic and 28.244(72.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 79MB peak: 80MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        94 uses
SB_DFF          23 uses
SB_DFFR         15 uses
SB_GB           1 use
SB_LUT4         146 uses

I/O ports: 4
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   38 (2%)
Total load per clock:
   SimpleVGA|Clock12MHz: 1
   SimpleVGA|ClockVGA_derived_clock: 1

Mapping Summary:
Total  LUTs: 146 (11%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 146 = 146 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 37MB peak: 80MB)

Process took 0h:00m:05s realtime, 0h:00m:04s cputime
# Wed Jun 17 16:18:58 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 12 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
Warning: pin clock_12MHz doesn't exist in the design netlist.ignoring the set_io command on line 9 of file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf 
Warning: pin debug doesn't exist in the design netlist.ignoring the set_io command on line 10 of file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf 
Warning: pin hsync doesn't exist in the design netlist.ignoring the set_io command on line 11 of file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf 
Warning: pin pixel doesn't exist in the design netlist.ignoring the set_io command on line 12 of file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf 
Warning: pin vsync doesn't exist in the design netlist.ignoring the set_io command on line 13 of file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf 
parse file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 4 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	146
    Number of DFFs      	:	38
    Number of Carrys    	:	94
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	7
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Warning-1035: Removing timing arc from pin "Reset_latch_LC_35/in1" to pin "Reset_latch_LC_35/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Reset_latch_LC_35/in3" to pin "Reset_latch_LC_35/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	154
    Number of DFFs      	:	38
    Number of Carrys    	:	94

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	13
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	63
        CARRY Only       	:	16
        LUT with CARRY   	:	53
    LogicCells                  :	170/1280
    PLBs                        :	28/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 18.8 (sec)

Final Design Statistics
    Number of LUTs      	:	154
    Number of DFFs      	:	38
    Number of Carrys    	:	94
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	170/1280
    PLBs                        :	29/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: SimpleVGA|Clock12MHz | Frequency: 173.43 MHz | Target: 1.00 MHz
Clock: SimpleVGA|ClockVGA_derived_clock | Frequency: 72.16 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 21.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 242
used logic cells: 170
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 242
used logic cells: 170
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Warning-1035: Removing timing arc from pin "Reset_latch_LC_1_8_0/in3" to pin "Reset_latch_LC_1_8_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Reset_latch_LC_1_8_0/in1" to pin "Reset_latch_LC_1_8_0/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 261 
I1212: Iteration  1 :    50 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 9 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Warning-1035: Removing timing arc from pin "Reset_latch_LC_1_8_0/in1" to pin "Reset_latch_LC_1_8_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Reset_latch_LC_1_8_0/in3" to pin "Reset_latch_LC_1_8_0/lcout" to break the combinatorial loop
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 5 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
Options changed - recompiling
@E: CD717 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":11:11:11:20|entity: end identifier pixelclock does not match
1 error parsing file U:\SimpleVGA_iCEstick\PixelClock.vhd
1 error parsing file U:\SimpleVGA_iCEstick\SimpleVGA.vhdl
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:39:59 2015

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:39:59 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
Options changed - recompiling
VHDL syntax check successful!
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":4:7:4:20|Synthesizing work.pixelclock_pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pixelclock_pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input extfeedback of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 0 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 1 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 2 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 3 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 4 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 5 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 6 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 7 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input latchinputvalue of instance PixelClock_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input sdi of instance PixelClock_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input sclk of instance PixelClock_inst is floating
Post processing for work.simplevga.vga
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":64:8:64:9|Register bit Reset is always 1, optimizing ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 37MB peak: 38MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:40:11 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:40:11 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:40:11 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:40:12 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 60MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)



@S |Clock Summary
****************

Start                                       Requested     Requested     Clock                                   Clock                
Clock                                       Frequency     Period        Type                                    Group                
-------------------------------------------------------------------------------------------------------------------------------------
PixelClock_PLL|PLLOUTCORE_derived_clock     212.9 MHz     4.697         derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz                        45.4 MHz      22.020        inferred                                Autoconstr_clkgroup_0
System                                      1.0 MHz       1000.000      system                                  system_clkgroup      
=====================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 43MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:40:13 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 78MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":101:27:101:34|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":101:49:101:56|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -4.25ns		 124 /        23
   2		0h:00m:02s		    -3.24ns		 124 /        23
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -2.85ns		 123 /        23
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -2.85ns		 123 /        23
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":54:4:54:11|SB_GB inserted on the net PixelClock.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element              Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------------
@K:CKID0001       VGAClock.PixelClock_inst     SB_PLL40_CORE          23         Pixel          
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 78MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 78MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 28.60ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PixelClock_PLL|PLLOUTCORE_derived_clock with period 28.60ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jun 17 16:40:18 2015
#


Top view:               SimpleVGA
Requested Frequency:    35.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -5.047

                                            Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                              Frequency     Frequency     Period        Period        Slack       Type                                    Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PixelClock_PLL|PLLOUTCORE_derived_clock     35.0 MHz      29.7 MHz      28.601        33.648        -5.047      derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz                        35.0 MHz      NA            28.601        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
=============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PixelClock_PLL|PLLOUTCORE_derived_clock  PixelClock_PLL|PLLOUTCORE_derived_clock  |  28.601      -5.047  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PixelClock_PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                                Arrival           
Instance     Reference                                   Type       Pin     Net      Time        Slack 
             Clock                                                                                     
-------------------------------------------------------------------------------------------------------
y[9]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       y[9]     0.540       -5.047
y[8]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       y[8]     0.540       -3.069
y[7]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       y[7]     0.540       0.335 
x[9]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       x[9]     0.540       2.998 
y[6]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       y[6]     0.540       4.103 
x[8]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       x[8]     0.540       4.948 
y[5]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       y[5]     0.540       7.787 
x[7]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       x[7]     0.540       8.885 
y[4]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       y[4]     0.540       11.471
x[6]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       x[6]     0.540       12.849
=======================================================================================================


Ending Points with Worst Slack
******************************

             Starting                                                                          Required           
Instance     Reference                                   Type       Pin     Net                Time         Slack 
             Clock                                                                                                
------------------------------------------------------------------------------------------------------------------
Pixel        PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     D       Pixel_0_sqmuxa     28.496       -5.047
y[0]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     D       y_12               28.496       20.761
y[4]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     D       y_3                28.496       20.761
y[5]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     D       y_4                28.496       20.761
y[6]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     D       y_5                28.496       20.761
y[7]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     D       y_6                28.496       20.761
y[8]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     D       y_7                28.496       20.761
VSync        PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     D       un1_y_i            28.496       20.824
x[5]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     D       x_0                28.496       20.824
x[8]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     D       x_1                28.496       20.824
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      28.601
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         28.496

    - Propagation time:                      33.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.047

    Number of logic level(s):                25
    Starting point:                          y[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
y[9]                                                          SB_DFF       Q        Out     0.540     0.540       -         
y[9]                                                          Net          -        -       1.599     -           5         
y_RNIA5P7[9]                                                  SB_LUT4      I0       In      -         2.139       -         
y_RNIA5P7[9]                                                  SB_LUT4      O        Out     0.449     2.588       -         
y_RNIA5P7[9]                                                  Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        SB_LUT4      I3       In      -         4.277       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        SB_LUT4      O        Out     0.316     4.592       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        Net          -        -       1.371     -           4         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        SB_LUT4      I0       In      -         5.963       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        SB_LUT4      O        Out     0.449     6.412       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I0       In      -         7.317       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.258     7.574       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        SB_LUT4      I1       In      -         7.960       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        SB_LUT4      O        Out     0.400     8.360       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C_0      SB_LUT4      I0       In      -         9.731       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C_0      SB_LUT4      O        Out     0.449     10.180      -         
un2_y_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         11.085      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     11.342      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       SB_LUT4      I3       In      -         11.728      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       SB_LUT4      O        Out     0.316     12.044      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91_0     SB_LUT4      I0       In      -         13.415      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91_0     SB_LUT4      O        Out     0.449     13.864      -         
un2_y_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         14.769      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.026      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       SB_LUT4      I3       In      -         15.412      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       SB_LUT4      O        Out     0.316     15.728      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2_0     SB_LUT4      I0       In      -         17.099      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2_0     SB_LUT4      O        Out     0.449     17.548      -         
un2_y_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         18.453      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     18.710      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       SB_LUT4      I3       In      -         19.096      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       SB_LUT4      O        Out     0.316     19.412      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5_0     SB_LUT4      I0       In      -         20.783      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5_0     SB_LUT4      O        Out     0.449     21.232      -         
un2_y_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         22.137      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     22.394      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       SB_LUT4      I3       In      -         22.780      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       SB_LUT4      O        Out     0.316     23.096      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         24.467      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     24.916      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         25.820      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     26.078      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       SB_LUT4      I3       In      -         26.464      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       SB_LUT4      O        Out     0.316     26.780      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       Net          -        -       1.371     -           2         
Pixel_RNO_6                                                   SB_LUT4      I3       In      -         28.151      -         
Pixel_RNO_6                                                   SB_LUT4      O        Out     0.316     28.466      -         
N_8                                                           Net          -        -       1.371     -           1         
Pixel_RNO_2                                                   SB_LUT4      I0       In      -         29.837      -         
Pixel_RNO_2                                                   SB_LUT4      O        Out     0.449     30.286      -         
un12_0_1                                                      Net          -        -       1.371     -           1         
Pixel_RNO                                                     SB_LUT4      I2       In      -         31.657      -         
Pixel_RNO                                                     SB_LUT4      O        Out     0.379     32.036      -         
Pixel_0_sqmuxa                                                Net          -        -       1.507     -           1         
Pixel                                                         SB_DFF       D        In      -         33.543      -         
============================================================================================================================
Total path delay (propagation time + setup) of 33.648 is 9.152(27.2%) logic and 24.496(72.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      28.601
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         28.496

    - Propagation time:                      33.498
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.003

    Number of logic level(s):                24
    Starting point:                          y[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
y[9]                                                          SB_DFF       Q        Out     0.540     0.540       -         
y[9]                                                          Net          -        -       1.599     -           5         
y_RNIA5P7[9]                                                  SB_LUT4      I0       In      -         2.139       -         
y_RNIA5P7[9]                                                  SB_LUT4      O        Out     0.449     2.588       -         
y_RNIA5P7[9]                                                  Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        SB_LUT4      I3       In      -         4.277       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        SB_LUT4      O        Out     0.316     4.592       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        Net          -        -       1.371     -           4         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        SB_LUT4      I0       In      -         5.963       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        SB_LUT4      O        Out     0.449     6.412       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I0       In      -         7.317       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.258     7.574       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        SB_LUT4      I1       In      -         7.960       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        SB_LUT4      O        Out     0.400     8.360       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un40_sum_cry_5_c_RNIAP1U        SB_LUT4      I0       In      -         9.731       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_5_c_RNIAP1U        SB_LUT4      O        Out     0.449     10.180      -         
un2_y_if_generate_plus\.mult1_un47_sum_axb_7                  Net          -        -       1.371     -           1         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       SB_LUT4      I0       In      -         11.551      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       SB_LUT4      O        Out     0.449     12.000      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91_0     SB_LUT4      I0       In      -         13.371      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91_0     SB_LUT4      O        Out     0.449     13.820      -         
un2_y_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         14.725      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     14.982      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       SB_LUT4      I3       In      -         15.368      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       SB_LUT4      O        Out     0.316     15.684      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2_0     SB_LUT4      I0       In      -         17.055      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2_0     SB_LUT4      O        Out     0.449     17.503      -         
un2_y_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         18.408      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     18.666      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       SB_LUT4      I3       In      -         19.052      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       SB_LUT4      O        Out     0.316     19.368      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5_0     SB_LUT4      I0       In      -         20.738      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5_0     SB_LUT4      O        Out     0.449     21.187      -         
un2_y_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         22.092      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     22.350      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       SB_LUT4      I3       In      -         22.736      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       SB_LUT4      O        Out     0.316     23.051      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         24.422      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     24.871      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         25.776      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     26.034      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       SB_LUT4      I3       In      -         26.420      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       SB_LUT4      O        Out     0.316     26.735      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       Net          -        -       1.371     -           2         
Pixel_RNO_6                                                   SB_LUT4      I3       In      -         28.106      -         
Pixel_RNO_6                                                   SB_LUT4      O        Out     0.316     28.422      -         
N_8                                                           Net          -        -       1.371     -           1         
Pixel_RNO_2                                                   SB_LUT4      I0       In      -         29.793      -         
Pixel_RNO_2                                                   SB_LUT4      O        Out     0.449     30.242      -         
un12_0_1                                                      Net          -        -       1.371     -           1         
Pixel_RNO                                                     SB_LUT4      I2       In      -         31.613      -         
Pixel_RNO                                                     SB_LUT4      O        Out     0.379     31.991      -         
Pixel_0_sqmuxa                                                Net          -        -       1.507     -           1         
Pixel                                                         SB_DFF       D        In      -         33.498      -         
============================================================================================================================
Total path delay (propagation time + setup) of 33.604 is 9.028(26.9%) logic and 24.576(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      28.601
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         28.496

    - Propagation time:                      33.498
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.003

    Number of logic level(s):                24
    Starting point:                          y[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
y[9]                                                          SB_DFF       Q        Out     0.540     0.540       -         
y[9]                                                          Net          -        -       1.599     -           5         
y_RNIA5P7[9]                                                  SB_LUT4      I0       In      -         2.139       -         
y_RNIA5P7[9]                                                  SB_LUT4      O        Out     0.449     2.588       -         
y_RNIA5P7[9]                                                  Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        SB_LUT4      I3       In      -         4.277       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        SB_LUT4      O        Out     0.316     4.592       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        Net          -        -       1.371     -           4         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        SB_LUT4      I0       In      -         5.963       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        SB_LUT4      O        Out     0.449     6.412       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I0       In      -         7.317       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.258     7.574       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        SB_LUT4      I1       In      -         7.960       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        SB_LUT4      O        Out     0.400     8.360       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C_0      SB_LUT4      I0       In      -         9.731       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C_0      SB_LUT4      O        Out     0.449     10.180      -         
un2_y_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         11.085      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     11.342      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       SB_LUT4      I3       In      -         11.728      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       SB_LUT4      O        Out     0.316     12.044      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un47_sum_cry_5_c_RNI678Q2       SB_LUT4      I0       In      -         13.415      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_5_c_RNI678Q2       SB_LUT4      O        Out     0.449     13.864      -         
un2_y_if_generate_plus\.mult1_un54_sum_axb_7                  Net          -        -       1.371     -           1         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       SB_LUT4      I0       In      -         15.235      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       SB_LUT4      O        Out     0.449     15.684      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2_0     SB_LUT4      I0       In      -         17.055      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2_0     SB_LUT4      O        Out     0.449     17.503      -         
un2_y_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         18.408      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     18.666      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       SB_LUT4      I3       In      -         19.052      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       SB_LUT4      O        Out     0.316     19.368      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5_0     SB_LUT4      I0       In      -         20.738      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5_0     SB_LUT4      O        Out     0.449     21.187      -         
un2_y_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         22.092      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     22.350      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       SB_LUT4      I3       In      -         22.736      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       SB_LUT4      O        Out     0.316     23.051      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         24.422      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     24.871      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         25.776      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     26.034      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       SB_LUT4      I3       In      -         26.420      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       SB_LUT4      O        Out     0.316     26.735      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       Net          -        -       1.371     -           2         
Pixel_RNO_6                                                   SB_LUT4      I3       In      -         28.106      -         
Pixel_RNO_6                                                   SB_LUT4      O        Out     0.316     28.422      -         
N_8                                                           Net          -        -       1.371     -           1         
Pixel_RNO_2                                                   SB_LUT4      I0       In      -         29.793      -         
Pixel_RNO_2                                                   SB_LUT4      O        Out     0.449     30.242      -         
un12_0_1                                                      Net          -        -       1.371     -           1         
Pixel_RNO                                                     SB_LUT4      I2       In      -         31.613      -         
Pixel_RNO                                                     SB_LUT4      O        Out     0.379     31.991      -         
Pixel_0_sqmuxa                                                Net          -        -       1.507     -           1         
Pixel                                                         SB_DFF       D        In      -         33.498      -         
============================================================================================================================
Total path delay (propagation time + setup) of 33.604 is 9.028(26.9%) logic and 24.576(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      28.601
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         28.496

    - Propagation time:                      33.498
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.003

    Number of logic level(s):                24
    Starting point:                          y[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
y[9]                                                          SB_DFF       Q        Out     0.540     0.540       -         
y[9]                                                          Net          -        -       1.599     -           5         
y_RNIA5P7[9]                                                  SB_LUT4      I0       In      -         2.139       -         
y_RNIA5P7[9]                                                  SB_LUT4      O        Out     0.449     2.588       -         
y_RNIA5P7[9]                                                  Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        SB_LUT4      I3       In      -         4.277       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        SB_LUT4      O        Out     0.316     4.592       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        Net          -        -       1.371     -           4         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        SB_LUT4      I0       In      -         5.963       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        SB_LUT4      O        Out     0.449     6.412       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I0       In      -         7.317       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.258     7.574       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        SB_LUT4      I1       In      -         7.960       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        SB_LUT4      O        Out     0.400     8.360       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C_0      SB_LUT4      I0       In      -         9.731       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C_0      SB_LUT4      O        Out     0.449     10.180      -         
un2_y_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         11.085      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     11.342      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       SB_LUT4      I3       In      -         11.728      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       SB_LUT4      O        Out     0.316     12.044      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91_0     SB_LUT4      I0       In      -         13.415      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91_0     SB_LUT4      O        Out     0.449     13.864      -         
un2_y_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         14.769      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.026      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       SB_LUT4      I3       In      -         15.412      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       SB_LUT4      O        Out     0.316     15.728      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un54_sum_cry_5_c_RNI3IEJ5       SB_LUT4      I0       In      -         17.099      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_5_c_RNI3IEJ5       SB_LUT4      O        Out     0.449     17.548      -         
un2_y_if_generate_plus\.mult1_un61_sum_axb_7                  Net          -        -       1.371     -           1         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       SB_LUT4      I0       In      -         18.919      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       SB_LUT4      O        Out     0.449     19.368      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5_0     SB_LUT4      I0       In      -         20.738      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5_0     SB_LUT4      O        Out     0.449     21.187      -         
un2_y_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         22.092      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     22.350      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       SB_LUT4      I3       In      -         22.736      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       SB_LUT4      O        Out     0.316     23.051      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         24.422      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     24.871      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         25.776      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     26.034      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       SB_LUT4      I3       In      -         26.420      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       SB_LUT4      O        Out     0.316     26.735      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       Net          -        -       1.371     -           2         
Pixel_RNO_6                                                   SB_LUT4      I3       In      -         28.106      -         
Pixel_RNO_6                                                   SB_LUT4      O        Out     0.316     28.422      -         
N_8                                                           Net          -        -       1.371     -           1         
Pixel_RNO_2                                                   SB_LUT4      I0       In      -         29.793      -         
Pixel_RNO_2                                                   SB_LUT4      O        Out     0.449     30.242      -         
un12_0_1                                                      Net          -        -       1.371     -           1         
Pixel_RNO                                                     SB_LUT4      I2       In      -         31.613      -         
Pixel_RNO                                                     SB_LUT4      O        Out     0.379     31.991      -         
Pixel_0_sqmuxa                                                Net          -        -       1.507     -           1         
Pixel                                                         SB_DFF       D        In      -         33.498      -         
============================================================================================================================
Total path delay (propagation time + setup) of 33.604 is 9.028(26.9%) logic and 24.576(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      28.601
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         28.496

    - Propagation time:                      33.498
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.003

    Number of logic level(s):                24
    Starting point:                          y[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
y[9]                                                          SB_DFF       Q        Out     0.540     0.540       -         
y[9]                                                          Net          -        -       1.599     -           5         
y_RNIA5P7[9]                                                  SB_LUT4      I0       In      -         2.139       -         
y_RNIA5P7[9]                                                  SB_LUT4      O        Out     0.449     2.588       -         
y_RNIA5P7[9]                                                  Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        SB_LUT4      I3       In      -         4.277       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        SB_LUT4      O        Out     0.316     4.592       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        Net          -        -       1.371     -           4         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        SB_LUT4      I0       In      -         5.963       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        SB_LUT4      O        Out     0.449     6.412       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I0       In      -         7.317       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.258     7.574       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        SB_LUT4      I1       In      -         7.960       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        SB_LUT4      O        Out     0.400     8.360       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C_0      SB_LUT4      I0       In      -         9.731       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C_0      SB_LUT4      O        Out     0.449     10.180      -         
un2_y_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         11.085      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     11.342      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       SB_LUT4      I3       In      -         11.728      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       SB_LUT4      O        Out     0.316     12.044      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91_0     SB_LUT4      I0       In      -         13.415      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91_0     SB_LUT4      O        Out     0.449     13.864      -         
un2_y_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         14.769      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.026      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       SB_LUT4      I3       In      -         15.412      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       SB_LUT4      O        Out     0.316     15.728      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2_0     SB_LUT4      I0       In      -         17.099      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2_0     SB_LUT4      O        Out     0.449     17.548      -         
un2_y_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         18.453      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     18.710      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       SB_LUT4      I3       In      -         19.096      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       SB_LUT4      O        Out     0.316     19.412      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un61_sum_cry_5_c_RNIGA9KB       SB_LUT4      I0       In      -         20.783      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_5_c_RNIGA9KB       SB_LUT4      O        Out     0.449     21.232      -         
un2_y_if_generate_plus\.mult1_un68_sum_axb_7                  Net          -        -       1.371     -           1         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       SB_LUT4      I0       In      -         22.603      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       SB_LUT4      O        Out     0.449     23.051      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         24.422      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     24.871      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         25.776      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     26.034      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       SB_LUT4      I3       In      -         26.420      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       SB_LUT4      O        Out     0.316     26.735      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       Net          -        -       1.371     -           2         
Pixel_RNO_6                                                   SB_LUT4      I3       In      -         28.106      -         
Pixel_RNO_6                                                   SB_LUT4      O        Out     0.316     28.422      -         
N_8                                                           Net          -        -       1.371     -           1         
Pixel_RNO_2                                                   SB_LUT4      I0       In      -         29.793      -         
Pixel_RNO_2                                                   SB_LUT4      O        Out     0.449     30.242      -         
un12_0_1                                                      Net          -        -       1.371     -           1         
Pixel_RNO                                                     SB_LUT4      I2       In      -         31.613      -         
Pixel_RNO                                                     SB_LUT4      O        Out     0.379     31.991      -         
Pixel_0_sqmuxa                                                Net          -        -       1.507     -           1         
Pixel                                                         SB_DFF       D        In      -         33.498      -         
============================================================================================================================
Total path delay (propagation time + setup) of 33.604 is 9.028(26.9%) logic and 24.576(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             1 use
SB_CARRY        72 uses
SB_DFF          23 uses
SB_GB           1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         119 uses

I/O ports: 4
I/O primitives: 4
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   23 (1%)
Total load per clock:
   PixelClock_PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 119 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 119 = 119 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 37MB peak: 79MB)

Process took 0h:00m:05s realtime, 0h:00m:04s cputime
# Wed Jun 17 16:40:19 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
SimpleVGA_iCEstick_Implmnt: newer file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 12 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
convertSetIOOldFormat exit 0
convertSetIOOldFormat exit 0
convertSetIOOldFormat exit 0
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance VGAClock.PixelClock_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance VGAClock.PixelClock_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
convertSetIOOldFormat exit 0
convertSetIOOldFormat exit 0
convertSetIOOldFormat exit 0
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance VGAClock.PixelClock_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance VGAClock.PixelClock_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	119
    Number of DFFs      	:	23
    Number of Carrys    	:	72
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	5
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	125
    Number of DFFs      	:	23
    Number of Carrys    	:	72

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	11
        LUT, DFF and CARRY	:	12
    Combinational LogicCells
        Only LUT         	:	55
        CARRY Only       	:	13
        LUT with CARRY   	:	47
    LogicCells                  :	138/1280
    PLBs                        :	23/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 15.4 (sec)

Final Design Statistics
    Number of LUTs      	:	125
    Number of DFFs      	:	23
    Number of Carrys    	:	72
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	138/1280
    PLBs                        :	23/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 34.97 MHz
Clock: VGAClock.PixelClock_inst/PLLOUTCORE | Frequency: 43.32 MHz | Target: 163.90 MHz
Clock: VGAClock.PixelClock_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 163.90 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 17.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 250
used logic cells: 138
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 250
used logic cells: 138
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTGLOBAL
Read device time: 3
I1209: Started routing
I1223: Total Nets : 209 
I1212: Iteration  1 :    37 unrouted : 0 seconds
I1212: Iteration  2 :    20 unrouted : 0 seconds
I1212: Iteration  3 :    12 unrouted : 0 seconds
I1212: Iteration  4 :    10 unrouted : 0 seconds
I1212: Iteration  5 :    10 unrouted : 0 seconds
I1212: Iteration  6 :    10 unrouted : 0 seconds
I1212: Iteration  7 :    10 unrouted : 0 seconds
I1212: Iteration  8 :    10 unrouted : 0 seconds
I1212: Iteration  9 :    10 unrouted : 0 seconds
I1212: Iteration 10 :    10 unrouted : 0 seconds
I1212: Iteration 11 :    10 unrouted : 0 seconds
I1212: Iteration 12 :    10 unrouted : 0 seconds
I1212: Iteration 13 :    10 unrouted : 0 seconds
I1212: Iteration 14 :    10 unrouted : 0 seconds
I1212: Iteration 15 :    10 unrouted : 0 seconds
I1212: Iteration 16 :    10 unrouted : 0 seconds
I1212: Iteration 17 :    10 unrouted : 1 seconds
I1212: Iteration 18 :     8 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 4 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PixelClock.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@E: CD541 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":26:8:26:17|Expecting ;
@E: CD126 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":27:4:27:4|Expecting identifier
@E: CD557 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":28:10:28:10|Expecting entity name
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":128:18:128:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":129:18:129:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":130:18:130:22|pixel is not readable.  This may cause a simulation mismatch.
3 errors parsing file U:\SimpleVGA_iCEstick\SimpleVGA.vhdl
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:46:21 2015

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:46:21 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PixelClock.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":128:18:128:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":129:18:129:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":130:18:130:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":4:7:4:20|Synthesizing work.pixelclock_pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pixelclock_pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input extfeedback of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 0 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 1 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 2 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 3 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 4 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 5 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 6 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 7 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input latchinputvalue of instance PixelClock_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input sdi of instance PixelClock_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input sclk of instance PixelClock_inst is floating
Post processing for work.simplevga.vga
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":67:8:67:9|Register bit Reset is always 1, optimizing ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 37MB peak: 38MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:46:36 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:46:37 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:46:37 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:46:38 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 60MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)



@S |Clock Summary
****************

Start                                       Requested     Requested     Clock                                   Clock                
Clock                                       Frequency     Period        Type                                    Group                
-------------------------------------------------------------------------------------------------------------------------------------
PixelClock_PLL|PLLOUTCORE_derived_clock     212.9 MHz     4.697         derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz                        45.4 MHz      22.020        inferred                                Autoconstr_clkgroup_0
System                                      1.0 MHz       1000.000      system                                  system_clkgroup      
=====================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 43MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:46:39 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 78MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":104:27:104:34|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":104:49:104:56|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -4.25ns		 124 /        23
   2		0h:00m:02s		    -3.24ns		 124 /        23
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -2.85ns		 123 /        23
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -2.85ns		 123 /        23
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":57:4:57:11|SB_GB inserted on the net PixelClock.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element              Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------------
@K:CKID0001       VGAClock.PixelClock_inst     SB_PLL40_CORE          23         VSync_1        
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 78MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 78MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 28.60ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PixelClock_PLL|PLLOUTCORE_derived_clock with period 28.60ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jun 17 16:46:44 2015
#


Top view:               SimpleVGA
Requested Frequency:    35.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -5.047

                                            Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                              Frequency     Frequency     Period        Period        Slack       Type                                    Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PixelClock_PLL|PLLOUTCORE_derived_clock     35.0 MHz      29.7 MHz      28.601        33.648        -5.047      derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz                        35.0 MHz      NA            28.601        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
=============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PixelClock_PLL|PLLOUTCORE_derived_clock  PixelClock_PLL|PLLOUTCORE_derived_clock  |  28.601      -5.047  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PixelClock_PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                                Arrival           
Instance     Reference                                   Type       Pin     Net      Time        Slack 
             Clock                                                                                     
-------------------------------------------------------------------------------------------------------
y[9]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       y[9]     0.540       -5.047
y[8]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       y[8]     0.540       -3.069
y[7]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       y[7]     0.540       0.335 
x[9]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       x[9]     0.540       2.998 
y[6]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       y[6]     0.540       4.103 
x[8]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       x[8]     0.540       4.948 
y[5]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       y[5]     0.540       7.787 
x[7]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       x[7]     0.540       8.885 
y[4]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       y[4]     0.540       11.471
x[6]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       x[6]     0.540       12.849
=======================================================================================================


Ending Points with Worst Slack
******************************

             Starting                                                                          Required           
Instance     Reference                                   Type       Pin     Net                Time         Slack 
             Clock                                                                                                
------------------------------------------------------------------------------------------------------------------
Pixel_1      PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     D       Pixel_0_sqmuxa     28.496       -5.047
y[0]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     D       y_12               28.496       20.761
y[4]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     D       y_3                28.496       20.761
y[5]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     D       y_4                28.496       20.761
y[6]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     D       y_5                28.496       20.761
y[7]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     D       y_6                28.496       20.761
y[8]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     D       y_7                28.496       20.761
VSync_1      PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     D       un1_y_i            28.496       20.824
x[5]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     D       x_0                28.496       20.824
x[8]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     D       x_1                28.496       20.824
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      28.601
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         28.496

    - Propagation time:                      33.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.047

    Number of logic level(s):                25
    Starting point:                          y[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
y[9]                                                          SB_DFF       Q        Out     0.540     0.540       -         
y[9]                                                          Net          -        -       1.599     -           5         
y_RNIA5P7[9]                                                  SB_LUT4      I0       In      -         2.139       -         
y_RNIA5P7[9]                                                  SB_LUT4      O        Out     0.449     2.588       -         
y_RNIA5P7[9]                                                  Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        SB_LUT4      I3       In      -         4.277       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        SB_LUT4      O        Out     0.316     4.592       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        Net          -        -       1.371     -           4         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        SB_LUT4      I0       In      -         5.963       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        SB_LUT4      O        Out     0.449     6.412       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I0       In      -         7.317       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.258     7.574       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        SB_LUT4      I1       In      -         7.960       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        SB_LUT4      O        Out     0.400     8.360       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C_0      SB_LUT4      I0       In      -         9.731       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C_0      SB_LUT4      O        Out     0.449     10.180      -         
un2_y_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         11.085      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     11.342      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       SB_LUT4      I3       In      -         11.728      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       SB_LUT4      O        Out     0.316     12.044      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91_0     SB_LUT4      I0       In      -         13.415      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91_0     SB_LUT4      O        Out     0.449     13.864      -         
un2_y_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         14.769      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.026      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       SB_LUT4      I3       In      -         15.412      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       SB_LUT4      O        Out     0.316     15.728      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2_0     SB_LUT4      I0       In      -         17.099      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2_0     SB_LUT4      O        Out     0.449     17.548      -         
un2_y_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         18.453      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     18.710      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       SB_LUT4      I3       In      -         19.096      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       SB_LUT4      O        Out     0.316     19.412      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5_0     SB_LUT4      I0       In      -         20.783      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5_0     SB_LUT4      O        Out     0.449     21.232      -         
un2_y_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         22.137      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     22.394      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       SB_LUT4      I3       In      -         22.780      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       SB_LUT4      O        Out     0.316     23.096      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         24.467      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     24.916      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         25.820      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     26.078      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       SB_LUT4      I3       In      -         26.464      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       SB_LUT4      O        Out     0.316     26.780      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       Net          -        -       1.371     -           2         
Pixel_1_RNO_6                                                 SB_LUT4      I3       In      -         28.151      -         
Pixel_1_RNO_6                                                 SB_LUT4      O        Out     0.316     28.466      -         
N_8                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO_2                                                 SB_LUT4      I0       In      -         29.837      -         
Pixel_1_RNO_2                                                 SB_LUT4      O        Out     0.449     30.286      -         
un12_0_1                                                      Net          -        -       1.371     -           1         
Pixel_1_RNO                                                   SB_LUT4      I2       In      -         31.657      -         
Pixel_1_RNO                                                   SB_LUT4      O        Out     0.379     32.036      -         
Pixel_0_sqmuxa                                                Net          -        -       1.507     -           1         
Pixel_1                                                       SB_DFF       D        In      -         33.543      -         
============================================================================================================================
Total path delay (propagation time + setup) of 33.648 is 9.152(27.2%) logic and 24.496(72.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      28.601
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         28.496

    - Propagation time:                      33.498
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.003

    Number of logic level(s):                24
    Starting point:                          y[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
y[9]                                                          SB_DFF       Q        Out     0.540     0.540       -         
y[9]                                                          Net          -        -       1.599     -           5         
y_RNIA5P7[9]                                                  SB_LUT4      I0       In      -         2.139       -         
y_RNIA5P7[9]                                                  SB_LUT4      O        Out     0.449     2.588       -         
y_RNIA5P7[9]                                                  Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        SB_LUT4      I3       In      -         4.277       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        SB_LUT4      O        Out     0.316     4.592       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        Net          -        -       1.371     -           4         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        SB_LUT4      I0       In      -         5.963       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        SB_LUT4      O        Out     0.449     6.412       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I0       In      -         7.317       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.258     7.574       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        SB_LUT4      I1       In      -         7.960       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        SB_LUT4      O        Out     0.400     8.360       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un40_sum_cry_5_c_RNIAP1U        SB_LUT4      I0       In      -         9.731       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_5_c_RNIAP1U        SB_LUT4      O        Out     0.449     10.180      -         
un2_y_if_generate_plus\.mult1_un47_sum_axb_7                  Net          -        -       1.371     -           1         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       SB_LUT4      I0       In      -         11.551      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       SB_LUT4      O        Out     0.449     12.000      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91_0     SB_LUT4      I0       In      -         13.371      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91_0     SB_LUT4      O        Out     0.449     13.820      -         
un2_y_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         14.725      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     14.982      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       SB_LUT4      I3       In      -         15.368      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       SB_LUT4      O        Out     0.316     15.684      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2_0     SB_LUT4      I0       In      -         17.055      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2_0     SB_LUT4      O        Out     0.449     17.503      -         
un2_y_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         18.408      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     18.666      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       SB_LUT4      I3       In      -         19.052      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       SB_LUT4      O        Out     0.316     19.368      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5_0     SB_LUT4      I0       In      -         20.738      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5_0     SB_LUT4      O        Out     0.449     21.187      -         
un2_y_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         22.092      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     22.350      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       SB_LUT4      I3       In      -         22.736      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       SB_LUT4      O        Out     0.316     23.051      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         24.422      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     24.871      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         25.776      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     26.034      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       SB_LUT4      I3       In      -         26.420      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       SB_LUT4      O        Out     0.316     26.735      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       Net          -        -       1.371     -           2         
Pixel_1_RNO_6                                                 SB_LUT4      I3       In      -         28.106      -         
Pixel_1_RNO_6                                                 SB_LUT4      O        Out     0.316     28.422      -         
N_8                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO_2                                                 SB_LUT4      I0       In      -         29.793      -         
Pixel_1_RNO_2                                                 SB_LUT4      O        Out     0.449     30.242      -         
un12_0_1                                                      Net          -        -       1.371     -           1         
Pixel_1_RNO                                                   SB_LUT4      I2       In      -         31.613      -         
Pixel_1_RNO                                                   SB_LUT4      O        Out     0.379     31.991      -         
Pixel_0_sqmuxa                                                Net          -        -       1.507     -           1         
Pixel_1                                                       SB_DFF       D        In      -         33.498      -         
============================================================================================================================
Total path delay (propagation time + setup) of 33.604 is 9.028(26.9%) logic and 24.576(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      28.601
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         28.496

    - Propagation time:                      33.498
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.003

    Number of logic level(s):                24
    Starting point:                          y[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
y[9]                                                          SB_DFF       Q        Out     0.540     0.540       -         
y[9]                                                          Net          -        -       1.599     -           5         
y_RNIA5P7[9]                                                  SB_LUT4      I0       In      -         2.139       -         
y_RNIA5P7[9]                                                  SB_LUT4      O        Out     0.449     2.588       -         
y_RNIA5P7[9]                                                  Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        SB_LUT4      I3       In      -         4.277       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        SB_LUT4      O        Out     0.316     4.592       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        Net          -        -       1.371     -           4         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        SB_LUT4      I0       In      -         5.963       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        SB_LUT4      O        Out     0.449     6.412       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I0       In      -         7.317       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.258     7.574       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        SB_LUT4      I1       In      -         7.960       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        SB_LUT4      O        Out     0.400     8.360       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C_0      SB_LUT4      I0       In      -         9.731       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C_0      SB_LUT4      O        Out     0.449     10.180      -         
un2_y_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         11.085      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     11.342      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       SB_LUT4      I3       In      -         11.728      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       SB_LUT4      O        Out     0.316     12.044      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un47_sum_cry_5_c_RNI678Q2       SB_LUT4      I0       In      -         13.415      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_5_c_RNI678Q2       SB_LUT4      O        Out     0.449     13.864      -         
un2_y_if_generate_plus\.mult1_un54_sum_axb_7                  Net          -        -       1.371     -           1         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       SB_LUT4      I0       In      -         15.235      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       SB_LUT4      O        Out     0.449     15.684      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2_0     SB_LUT4      I0       In      -         17.055      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2_0     SB_LUT4      O        Out     0.449     17.503      -         
un2_y_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         18.408      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     18.666      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       SB_LUT4      I3       In      -         19.052      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       SB_LUT4      O        Out     0.316     19.368      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5_0     SB_LUT4      I0       In      -         20.738      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5_0     SB_LUT4      O        Out     0.449     21.187      -         
un2_y_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         22.092      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     22.350      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       SB_LUT4      I3       In      -         22.736      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       SB_LUT4      O        Out     0.316     23.051      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         24.422      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     24.871      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         25.776      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     26.034      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       SB_LUT4      I3       In      -         26.420      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       SB_LUT4      O        Out     0.316     26.735      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       Net          -        -       1.371     -           2         
Pixel_1_RNO_6                                                 SB_LUT4      I3       In      -         28.106      -         
Pixel_1_RNO_6                                                 SB_LUT4      O        Out     0.316     28.422      -         
N_8                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO_2                                                 SB_LUT4      I0       In      -         29.793      -         
Pixel_1_RNO_2                                                 SB_LUT4      O        Out     0.449     30.242      -         
un12_0_1                                                      Net          -        -       1.371     -           1         
Pixel_1_RNO                                                   SB_LUT4      I2       In      -         31.613      -         
Pixel_1_RNO                                                   SB_LUT4      O        Out     0.379     31.991      -         
Pixel_0_sqmuxa                                                Net          -        -       1.507     -           1         
Pixel_1                                                       SB_DFF       D        In      -         33.498      -         
============================================================================================================================
Total path delay (propagation time + setup) of 33.604 is 9.028(26.9%) logic and 24.576(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      28.601
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         28.496

    - Propagation time:                      33.498
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.003

    Number of logic level(s):                24
    Starting point:                          y[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
y[9]                                                          SB_DFF       Q        Out     0.540     0.540       -         
y[9]                                                          Net          -        -       1.599     -           5         
y_RNIA5P7[9]                                                  SB_LUT4      I0       In      -         2.139       -         
y_RNIA5P7[9]                                                  SB_LUT4      O        Out     0.449     2.588       -         
y_RNIA5P7[9]                                                  Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        SB_LUT4      I3       In      -         4.277       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        SB_LUT4      O        Out     0.316     4.592       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        Net          -        -       1.371     -           4         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        SB_LUT4      I0       In      -         5.963       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        SB_LUT4      O        Out     0.449     6.412       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I0       In      -         7.317       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.258     7.574       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        SB_LUT4      I1       In      -         7.960       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        SB_LUT4      O        Out     0.400     8.360       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C_0      SB_LUT4      I0       In      -         9.731       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C_0      SB_LUT4      O        Out     0.449     10.180      -         
un2_y_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         11.085      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     11.342      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       SB_LUT4      I3       In      -         11.728      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       SB_LUT4      O        Out     0.316     12.044      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91_0     SB_LUT4      I0       In      -         13.415      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91_0     SB_LUT4      O        Out     0.449     13.864      -         
un2_y_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         14.769      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.026      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       SB_LUT4      I3       In      -         15.412      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       SB_LUT4      O        Out     0.316     15.728      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un54_sum_cry_5_c_RNI3IEJ5       SB_LUT4      I0       In      -         17.099      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_5_c_RNI3IEJ5       SB_LUT4      O        Out     0.449     17.548      -         
un2_y_if_generate_plus\.mult1_un61_sum_axb_7                  Net          -        -       1.371     -           1         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       SB_LUT4      I0       In      -         18.919      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       SB_LUT4      O        Out     0.449     19.368      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5_0     SB_LUT4      I0       In      -         20.738      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5_0     SB_LUT4      O        Out     0.449     21.187      -         
un2_y_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         22.092      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     22.350      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       SB_LUT4      I3       In      -         22.736      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       SB_LUT4      O        Out     0.316     23.051      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         24.422      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     24.871      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         25.776      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     26.034      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       SB_LUT4      I3       In      -         26.420      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       SB_LUT4      O        Out     0.316     26.735      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       Net          -        -       1.371     -           2         
Pixel_1_RNO_6                                                 SB_LUT4      I3       In      -         28.106      -         
Pixel_1_RNO_6                                                 SB_LUT4      O        Out     0.316     28.422      -         
N_8                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO_2                                                 SB_LUT4      I0       In      -         29.793      -         
Pixel_1_RNO_2                                                 SB_LUT4      O        Out     0.449     30.242      -         
un12_0_1                                                      Net          -        -       1.371     -           1         
Pixel_1_RNO                                                   SB_LUT4      I2       In      -         31.613      -         
Pixel_1_RNO                                                   SB_LUT4      O        Out     0.379     31.991      -         
Pixel_0_sqmuxa                                                Net          -        -       1.507     -           1         
Pixel_1                                                       SB_DFF       D        In      -         33.498      -         
============================================================================================================================
Total path delay (propagation time + setup) of 33.604 is 9.028(26.9%) logic and 24.576(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      28.601
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         28.496

    - Propagation time:                      33.498
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.003

    Number of logic level(s):                24
    Starting point:                          y[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
y[9]                                                          SB_DFF       Q        Out     0.540     0.540       -         
y[9]                                                          Net          -        -       1.599     -           5         
y_RNIA5P7[9]                                                  SB_LUT4      I0       In      -         2.139       -         
y_RNIA5P7[9]                                                  SB_LUT4      O        Out     0.449     2.588       -         
y_RNIA5P7[9]                                                  Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        SB_LUT4      I3       In      -         4.277       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        SB_LUT4      O        Out     0.316     4.592       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        Net          -        -       1.371     -           4         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        SB_LUT4      I0       In      -         5.963       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        SB_LUT4      O        Out     0.449     6.412       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I0       In      -         7.317       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.258     7.574       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        SB_LUT4      I1       In      -         7.960       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        SB_LUT4      O        Out     0.400     8.360       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C_0      SB_LUT4      I0       In      -         9.731       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C_0      SB_LUT4      O        Out     0.449     10.180      -         
un2_y_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         11.085      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     11.342      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       SB_LUT4      I3       In      -         11.728      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       SB_LUT4      O        Out     0.316     12.044      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91_0     SB_LUT4      I0       In      -         13.415      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91_0     SB_LUT4      O        Out     0.449     13.864      -         
un2_y_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         14.769      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.026      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       SB_LUT4      I3       In      -         15.412      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       SB_LUT4      O        Out     0.316     15.728      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2_0     SB_LUT4      I0       In      -         17.099      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2_0     SB_LUT4      O        Out     0.449     17.548      -         
un2_y_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         18.453      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     18.710      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       SB_LUT4      I3       In      -         19.096      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       SB_LUT4      O        Out     0.316     19.412      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un61_sum_cry_5_c_RNIGA9KB       SB_LUT4      I0       In      -         20.783      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_5_c_RNIGA9KB       SB_LUT4      O        Out     0.449     21.232      -         
un2_y_if_generate_plus\.mult1_un68_sum_axb_7                  Net          -        -       1.371     -           1         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       SB_LUT4      I0       In      -         22.603      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       SB_LUT4      O        Out     0.449     23.051      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         24.422      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     24.871      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         25.776      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     26.034      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       SB_LUT4      I3       In      -         26.420      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       SB_LUT4      O        Out     0.316     26.735      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       Net          -        -       1.371     -           2         
Pixel_1_RNO_6                                                 SB_LUT4      I3       In      -         28.106      -         
Pixel_1_RNO_6                                                 SB_LUT4      O        Out     0.316     28.422      -         
N_8                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO_2                                                 SB_LUT4      I0       In      -         29.793      -         
Pixel_1_RNO_2                                                 SB_LUT4      O        Out     0.449     30.242      -         
un12_0_1                                                      Net          -        -       1.371     -           1         
Pixel_1_RNO                                                   SB_LUT4      I2       In      -         31.613      -         
Pixel_1_RNO                                                   SB_LUT4      O        Out     0.379     31.991      -         
Pixel_0_sqmuxa                                                Net          -        -       1.507     -           1         
Pixel_1                                                       SB_DFF       D        In      -         33.498      -         
============================================================================================================================
Total path delay (propagation time + setup) of 33.604 is 9.028(26.9%) logic and 24.576(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             1 use
SB_CARRY        72 uses
SB_DFF          23 uses
SB_GB           1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         119 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   23 (1%)
Total load per clock:
   PixelClock_PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 119 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 119 = 119 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 37MB peak: 79MB)

Process took 0h:00m:05s realtime, 0h:00m:04s cputime
# Wed Jun 17 16:46:44 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 11 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance VGAClock.PixelClock_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance VGAClock.PixelClock_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	119
    Number of DFFs      	:	23
    Number of Carrys    	:	72
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	5
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	125
    Number of DFFs      	:	23
    Number of Carrys    	:	72

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	11
        LUT, DFF and CARRY	:	12
    Combinational LogicCells
        Only LUT         	:	55
        CARRY Only       	:	13
        LUT with CARRY   	:	47
    LogicCells                  :	138/1280
    PLBs                        :	23/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 25.3 (sec)

Final Design Statistics
    Number of LUTs      	:	125
    Number of DFFs      	:	23
    Number of Carrys    	:	72
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	138/1280
    PLBs                        :	24/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 34.97 MHz
Clock: VGAClock.PixelClock_inst/PLLOUTCORE | Frequency: 40.74 MHz | Target: 163.90 MHz
Clock: VGAClock.PixelClock_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 163.90 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 26.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 270
used logic cells: 138
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 270
used logic cells: 138
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTGLOBAL
Read device time: 3
I1209: Started routing
I1223: Total Nets : 208 
I1212: Iteration  1 :    28 unrouted : 0 seconds
I1212: Iteration  2 :    12 unrouted : 0 seconds
I1212: Iteration  3 :     8 unrouted : 0 seconds
I1212: Iteration  4 :     8 unrouted : 0 seconds
I1212: Iteration  5 :     8 unrouted : 0 seconds
I1212: Iteration  6 :     8 unrouted : 0 seconds
I1212: Iteration  7 :     8 unrouted : 0 seconds
I1212: Iteration  8 :     8 unrouted : 0 seconds
I1212: Iteration  9 :     8 unrouted : 0 seconds
I1212: Iteration 10 :     8 unrouted : 0 seconds
I1212: Iteration 11 :     8 unrouted : 0 seconds
I1212: Iteration 12 :     8 unrouted : 0 seconds
I1212: Iteration 13 :     8 unrouted : 0 seconds
I1212: Iteration 14 :     8 unrouted : 0 seconds
I1212: Iteration 15 :     8 unrouted : 0 seconds
I1212: Iteration 16 :     8 unrouted : 0 seconds
I1212: Iteration 17 :     8 unrouted : 0 seconds
I1212: Iteration 18 :     6 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 4 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PixelClock.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":133:18:133:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":134:18:134:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":135:18:135:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":4:7:4:20|Synthesizing work.pixelclock_pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pixelclock_pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input extfeedback of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 0 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 1 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 2 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 3 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 4 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 5 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 6 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 7 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input latchinputvalue of instance PixelClock_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input sdi of instance PixelClock_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input sclk of instance PixelClock_inst is floating
Post processing for work.simplevga.vga
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":72:8:72:9|Register bit Reset is always 1, optimizing ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 37MB peak: 38MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:57:30 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:57:30 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:57:30 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:57:32 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 60MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)



@S |Clock Summary
****************

Start                                       Requested     Requested     Clock                                   Clock                
Clock                                       Frequency     Period        Type                                    Group                
-------------------------------------------------------------------------------------------------------------------------------------
PixelClock_PLL|PLLOUTCORE_derived_clock     212.9 MHz     4.697         derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz                        45.4 MHz      22.020        inferred                                Autoconstr_clkgroup_0
System                                      1.0 MHz       1000.000      system                                  system_clkgroup      
=====================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 43MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:57:33 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 78MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":109:27:109:34|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":109:49:109:56|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -4.25ns		 125 /        23
   2		0h:00m:02s		    -3.24ns		 125 /        23
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -2.85ns		 125 /        23
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -2.85ns		 125 /        23
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":62:4:62:11|SB_GB inserted on the net PixelClock.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element              Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------------
@K:CKID0001       VGAClock.PixelClock_inst     SB_PLL40_CORE          23         VSync_1        
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 79MB peak: 80MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 79MB peak: 80MB)

@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 28.66ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PixelClock_PLL|PLLOUTCORE_derived_clock with period 28.66ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jun 17 16:57:38 2015
#


Top view:               SimpleVGA
Requested Frequency:    34.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -5.058

                                            Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                              Frequency     Frequency     Period        Period        Slack       Type                                    Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PixelClock_PLL|PLLOUTCORE_derived_clock     34.9 MHz      29.7 MHz      28.660        33.718        -5.058      derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz                        34.9 MHz      NA            28.660        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
=============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PixelClock_PLL|PLLOUTCORE_derived_clock  PixelClock_PLL|PLLOUTCORE_derived_clock  |  28.660      -5.058  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PixelClock_PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                                Arrival           
Instance     Reference                                   Type       Pin     Net      Time        Slack 
             Clock                                                                                     
-------------------------------------------------------------------------------------------------------
y[9]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       y[9]     0.540       -5.058
y[8]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       y[8]     0.540       -3.079
y[7]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       y[7]     0.540       0.324 
x[9]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       x[9]     0.540       3.338 
y[6]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       y[6]     0.540       4.092 
x[8]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       x[8]     0.540       5.288 
y[5]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       y[5]     0.540       7.776 
x[7]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       x[7]     0.540       8.944 
y[4]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       y[4]     0.540       11.460
x[6]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       x[6]     0.540       12.909
=======================================================================================================


Ending Points with Worst Slack
******************************

             Starting                                                                   Required           
Instance     Reference                                   Type       Pin     Net         Time         Slack 
             Clock                                                                                         
-----------------------------------------------------------------------------------------------------------
Pixel_1      PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     D       N_30_i      28.555       -5.058
y[0]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     D       y_5         28.555       20.870
y[2]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     D       y_7         28.555       20.870
y[5]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     D       y_8         28.555       20.870
y[7]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     D       y_3         28.555       20.870
y[8]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     D       y_4         28.555       20.870
VSync_1      PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     D       N_111_i     28.555       20.884
x[5]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     D       x_0         28.555       20.884
x[8]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     D       x_1         28.555       20.884
y[1]         PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF     D       y_6         28.555       20.940
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      28.660
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         28.555

    - Propagation time:                      33.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.058

    Number of logic level(s):                25
    Starting point:                          y[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
y[9]                                                          SB_DFF       Q        Out     0.540     0.540       -         
y[9]                                                          Net          -        -       1.599     -           5         
y_RNIA5P7[9]                                                  SB_LUT4      I0       In      -         2.139       -         
y_RNIA5P7[9]                                                  SB_LUT4      O        Out     0.449     2.588       -         
y_RNIA5P7[9]                                                  Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        SB_LUT4      I3       In      -         4.277       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        SB_LUT4      O        Out     0.316     4.592       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        Net          -        -       1.371     -           4         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        SB_LUT4      I0       In      -         5.963       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        SB_LUT4      O        Out     0.449     6.412       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I0       In      -         7.317       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.258     7.574       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        SB_LUT4      I1       In      -         7.960       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        SB_LUT4      O        Out     0.400     8.360       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C_0      SB_LUT4      I0       In      -         9.731       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C_0      SB_LUT4      O        Out     0.449     10.180      -         
un2_y_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         11.085      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     11.342      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       SB_LUT4      I3       In      -         11.728      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       SB_LUT4      O        Out     0.316     12.044      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91_0     SB_LUT4      I0       In      -         13.415      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91_0     SB_LUT4      O        Out     0.449     13.864      -         
un2_y_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         14.769      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.026      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       SB_LUT4      I3       In      -         15.412      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       SB_LUT4      O        Out     0.316     15.728      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2_0     SB_LUT4      I0       In      -         17.099      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2_0     SB_LUT4      O        Out     0.449     17.548      -         
un2_y_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         18.453      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     18.710      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       SB_LUT4      I3       In      -         19.096      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       SB_LUT4      O        Out     0.316     19.412      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5_0     SB_LUT4      I0       In      -         20.783      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5_0     SB_LUT4      O        Out     0.449     21.232      -         
un2_y_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         22.137      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     22.394      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       SB_LUT4      I3       In      -         22.780      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       SB_LUT4      O        Out     0.316     23.096      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         24.467      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     24.916      -         
un2_y_if_generate_plus\.mult1_un68_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         25.820      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     26.078      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       SB_LUT4      I3       In      -         26.464      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       SB_LUT4      O        Out     0.316     26.780      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       Net          -        -       1.371     -           2         
Pixel_1_RNO_4                                                 SB_LUT4      I3       In      -         28.151      -         
Pixel_1_RNO_4                                                 SB_LUT4      O        Out     0.316     28.466      -         
N_8                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO_0                                                 SB_LUT4      I0       In      -         29.837      -         
Pixel_1_RNO_0                                                 SB_LUT4      O        Out     0.449     30.286      -         
N_44                                                          Net          -        -       1.371     -           1         
Pixel_1_RNO                                                   SB_LUT4      I0       In      -         31.657      -         
Pixel_1_RNO                                                   SB_LUT4      O        Out     0.449     32.106      -         
N_30_i                                                        Net          -        -       1.507     -           1         
Pixel_1                                                       SB_DFF       D        In      -         33.613      -         
============================================================================================================================
Total path delay (propagation time + setup) of 33.718 is 9.222(27.4%) logic and 24.496(72.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      28.660
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         28.555

    - Propagation time:                      33.569
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.013

    Number of logic level(s):                24
    Starting point:                          y[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
y[9]                                                          SB_DFF       Q        Out     0.540     0.540       -         
y[9]                                                          Net          -        -       1.599     -           5         
y_RNIA5P7[9]                                                  SB_LUT4      I0       In      -         2.139       -         
y_RNIA5P7[9]                                                  SB_LUT4      O        Out     0.449     2.588       -         
y_RNIA5P7[9]                                                  Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        SB_LUT4      I3       In      -         4.277       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        SB_LUT4      O        Out     0.316     4.592       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        Net          -        -       1.371     -           4         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        SB_LUT4      I0       In      -         5.963       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        SB_LUT4      O        Out     0.449     6.412       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I0       In      -         7.317       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.258     7.574       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        SB_LUT4      I1       In      -         7.960       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        SB_LUT4      O        Out     0.400     8.360       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un40_sum_cry_5_c_RNIAP1U        SB_LUT4      I0       In      -         9.731       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_5_c_RNIAP1U        SB_LUT4      O        Out     0.449     10.180      -         
un2_y_if_generate_plus\.mult1_un47_sum_axb_7                  Net          -        -       1.371     -           1         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       SB_LUT4      I0       In      -         11.551      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       SB_LUT4      O        Out     0.449     12.000      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91_0     SB_LUT4      I0       In      -         13.371      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91_0     SB_LUT4      O        Out     0.449     13.820      -         
un2_y_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         14.725      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     14.982      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       SB_LUT4      I3       In      -         15.368      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       SB_LUT4      O        Out     0.316     15.684      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2_0     SB_LUT4      I0       In      -         17.055      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2_0     SB_LUT4      O        Out     0.449     17.503      -         
un2_y_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         18.408      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     18.666      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       SB_LUT4      I3       In      -         19.052      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       SB_LUT4      O        Out     0.316     19.368      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5_0     SB_LUT4      I0       In      -         20.738      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5_0     SB_LUT4      O        Out     0.449     21.187      -         
un2_y_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         22.092      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     22.350      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       SB_LUT4      I3       In      -         22.736      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       SB_LUT4      O        Out     0.316     23.051      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         24.422      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     24.871      -         
un2_y_if_generate_plus\.mult1_un68_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         25.776      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     26.034      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       SB_LUT4      I3       In      -         26.420      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       SB_LUT4      O        Out     0.316     26.735      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       Net          -        -       1.371     -           2         
Pixel_1_RNO_4                                                 SB_LUT4      I3       In      -         28.106      -         
Pixel_1_RNO_4                                                 SB_LUT4      O        Out     0.316     28.422      -         
N_8                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO_0                                                 SB_LUT4      I0       In      -         29.793      -         
Pixel_1_RNO_0                                                 SB_LUT4      O        Out     0.449     30.242      -         
N_44                                                          Net          -        -       1.371     -           1         
Pixel_1_RNO                                                   SB_LUT4      I0       In      -         31.613      -         
Pixel_1_RNO                                                   SB_LUT4      O        Out     0.449     32.062      -         
N_30_i                                                        Net          -        -       1.507     -           1         
Pixel_1                                                       SB_DFF       D        In      -         33.569      -         
============================================================================================================================
Total path delay (propagation time + setup) of 33.674 is 9.098(27.0%) logic and 24.576(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      28.660
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         28.555

    - Propagation time:                      33.569
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.013

    Number of logic level(s):                24
    Starting point:                          y[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
y[9]                                                          SB_DFF       Q        Out     0.540     0.540       -         
y[9]                                                          Net          -        -       1.599     -           5         
y_RNIA5P7[9]                                                  SB_LUT4      I0       In      -         2.139       -         
y_RNIA5P7[9]                                                  SB_LUT4      O        Out     0.449     2.588       -         
y_RNIA5P7[9]                                                  Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        SB_LUT4      I3       In      -         4.277       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        SB_LUT4      O        Out     0.316     4.592       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        Net          -        -       1.371     -           4         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        SB_LUT4      I0       In      -         5.963       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        SB_LUT4      O        Out     0.449     6.412       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I0       In      -         7.317       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.258     7.574       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        SB_LUT4      I1       In      -         7.960       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        SB_LUT4      O        Out     0.400     8.360       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C_0      SB_LUT4      I0       In      -         9.731       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C_0      SB_LUT4      O        Out     0.449     10.180      -         
un2_y_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         11.085      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     11.342      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       SB_LUT4      I3       In      -         11.728      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       SB_LUT4      O        Out     0.316     12.044      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un47_sum_cry_5_c_RNI678Q2       SB_LUT4      I0       In      -         13.415      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_5_c_RNI678Q2       SB_LUT4      O        Out     0.449     13.864      -         
un2_y_if_generate_plus\.mult1_un54_sum_axb_7                  Net          -        -       1.371     -           1         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       SB_LUT4      I0       In      -         15.235      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       SB_LUT4      O        Out     0.449     15.684      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2_0     SB_LUT4      I0       In      -         17.055      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2_0     SB_LUT4      O        Out     0.449     17.503      -         
un2_y_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         18.408      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     18.666      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       SB_LUT4      I3       In      -         19.052      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       SB_LUT4      O        Out     0.316     19.368      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5_0     SB_LUT4      I0       In      -         20.738      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5_0     SB_LUT4      O        Out     0.449     21.187      -         
un2_y_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         22.092      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     22.350      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       SB_LUT4      I3       In      -         22.736      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       SB_LUT4      O        Out     0.316     23.051      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         24.422      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     24.871      -         
un2_y_if_generate_plus\.mult1_un68_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         25.776      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     26.034      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       SB_LUT4      I3       In      -         26.420      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       SB_LUT4      O        Out     0.316     26.735      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       Net          -        -       1.371     -           2         
Pixel_1_RNO_4                                                 SB_LUT4      I3       In      -         28.106      -         
Pixel_1_RNO_4                                                 SB_LUT4      O        Out     0.316     28.422      -         
N_8                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO_0                                                 SB_LUT4      I0       In      -         29.793      -         
Pixel_1_RNO_0                                                 SB_LUT4      O        Out     0.449     30.242      -         
N_44                                                          Net          -        -       1.371     -           1         
Pixel_1_RNO                                                   SB_LUT4      I0       In      -         31.613      -         
Pixel_1_RNO                                                   SB_LUT4      O        Out     0.449     32.062      -         
N_30_i                                                        Net          -        -       1.507     -           1         
Pixel_1                                                       SB_DFF       D        In      -         33.569      -         
============================================================================================================================
Total path delay (propagation time + setup) of 33.674 is 9.098(27.0%) logic and 24.576(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      28.660
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         28.555

    - Propagation time:                      33.569
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.013

    Number of logic level(s):                24
    Starting point:                          y[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
y[9]                                                          SB_DFF       Q        Out     0.540     0.540       -         
y[9]                                                          Net          -        -       1.599     -           5         
y_RNIA5P7[9]                                                  SB_LUT4      I0       In      -         2.139       -         
y_RNIA5P7[9]                                                  SB_LUT4      O        Out     0.449     2.588       -         
y_RNIA5P7[9]                                                  Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        SB_LUT4      I3       In      -         4.277       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        SB_LUT4      O        Out     0.316     4.592       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        Net          -        -       1.371     -           4         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        SB_LUT4      I0       In      -         5.963       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        SB_LUT4      O        Out     0.449     6.412       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I0       In      -         7.317       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.258     7.574       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        SB_LUT4      I1       In      -         7.960       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        SB_LUT4      O        Out     0.400     8.360       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C_0      SB_LUT4      I0       In      -         9.731       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C_0      SB_LUT4      O        Out     0.449     10.180      -         
un2_y_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         11.085      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     11.342      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       SB_LUT4      I3       In      -         11.728      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       SB_LUT4      O        Out     0.316     12.044      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91_0     SB_LUT4      I0       In      -         13.415      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91_0     SB_LUT4      O        Out     0.449     13.864      -         
un2_y_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         14.769      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.026      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       SB_LUT4      I3       In      -         15.412      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       SB_LUT4      O        Out     0.316     15.728      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un54_sum_cry_5_c_RNI3IEJ5       SB_LUT4      I0       In      -         17.099      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_5_c_RNI3IEJ5       SB_LUT4      O        Out     0.449     17.548      -         
un2_y_if_generate_plus\.mult1_un61_sum_axb_7                  Net          -        -       1.371     -           1         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       SB_LUT4      I0       In      -         18.919      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       SB_LUT4      O        Out     0.449     19.368      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5_0     SB_LUT4      I0       In      -         20.738      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5_0     SB_LUT4      O        Out     0.449     21.187      -         
un2_y_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         22.092      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     22.350      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       SB_LUT4      I3       In      -         22.736      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       SB_LUT4      O        Out     0.316     23.051      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         24.422      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     24.871      -         
un2_y_if_generate_plus\.mult1_un68_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         25.776      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     26.034      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       SB_LUT4      I3       In      -         26.420      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       SB_LUT4      O        Out     0.316     26.735      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       Net          -        -       1.371     -           2         
Pixel_1_RNO_4                                                 SB_LUT4      I3       In      -         28.106      -         
Pixel_1_RNO_4                                                 SB_LUT4      O        Out     0.316     28.422      -         
N_8                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO_0                                                 SB_LUT4      I0       In      -         29.793      -         
Pixel_1_RNO_0                                                 SB_LUT4      O        Out     0.449     30.242      -         
N_44                                                          Net          -        -       1.371     -           1         
Pixel_1_RNO                                                   SB_LUT4      I0       In      -         31.613      -         
Pixel_1_RNO                                                   SB_LUT4      O        Out     0.449     32.062      -         
N_30_i                                                        Net          -        -       1.507     -           1         
Pixel_1                                                       SB_DFF       D        In      -         33.569      -         
============================================================================================================================
Total path delay (propagation time + setup) of 33.674 is 9.098(27.0%) logic and 24.576(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      28.660
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         28.555

    - Propagation time:                      33.569
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.013

    Number of logic level(s):                24
    Starting point:                          y[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
y[9]                                                          SB_DFF       Q        Out     0.540     0.540       -         
y[9]                                                          Net          -        -       1.599     -           5         
y_RNIA5P7[9]                                                  SB_LUT4      I0       In      -         2.139       -         
y_RNIA5P7[9]                                                  SB_LUT4      O        Out     0.449     2.588       -         
y_RNIA5P7[9]                                                  Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        SB_LUT4      I3       In      -         4.277       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        SB_LUT4      O        Out     0.316     4.592       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI75T2        Net          -        -       1.371     -           4         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        SB_LUT4      I0       In      -         5.963       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        SB_LUT4      O        Out     0.449     6.412       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEAQ5        Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I0       In      -         7.317       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.258     7.574       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        SB_LUT4      I1       In      -         7.960       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        SB_LUT4      O        Out     0.400     8.360       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C        Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C_0      SB_LUT4      I0       In      -         9.731       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_5_c_RNIFP4C_0      SB_LUT4      O        Out     0.449     10.180      -         
un2_y_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         11.085      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     11.342      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       SB_LUT4      I3       In      -         11.728      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       SB_LUT4      O        Out     0.316     12.044      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91_0     SB_LUT4      I0       In      -         13.415      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIOVO91_0     SB_LUT4      O        Out     0.449     13.864      -         
un2_y_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         14.769      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.026      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       SB_LUT4      I3       In      -         15.412      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       SB_LUT4      O        Out     0.316     15.728      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2_0     SB_LUT4      I0       In      -         17.099      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIIM6S2_0     SB_LUT4      O        Out     0.449     17.548      -         
un2_y_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         18.453      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     18.710      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       SB_LUT4      I3       In      -         19.096      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       SB_LUT4      O        Out     0.316     19.412      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDAKR5       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un61_sum_cry_5_c_RNIGA9KB       SB_LUT4      I0       In      -         20.783      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_5_c_RNIGA9KB       SB_LUT4      O        Out     0.449     21.232      -         
un2_y_if_generate_plus\.mult1_un68_sum_axb_7                  Net          -        -       1.371     -           1         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       SB_LUT4      I0       In      -         22.603      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       SB_LUT4      O        Out     0.449     23.051      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI1NVUB       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         24.422      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     24.871      -         
un2_y_if_generate_plus\.mult1_un68_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         25.776      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     26.034      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       SB_LUT4      I3       In      -         26.420      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       SB_LUT4      O        Out     0.316     26.735      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIP7MON       Net          -        -       1.371     -           2         
Pixel_1_RNO_4                                                 SB_LUT4      I3       In      -         28.106      -         
Pixel_1_RNO_4                                                 SB_LUT4      O        Out     0.316     28.422      -         
N_8                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO_0                                                 SB_LUT4      I0       In      -         29.793      -         
Pixel_1_RNO_0                                                 SB_LUT4      O        Out     0.449     30.242      -         
N_44                                                          Net          -        -       1.371     -           1         
Pixel_1_RNO                                                   SB_LUT4      I0       In      -         31.613      -         
Pixel_1_RNO                                                   SB_LUT4      O        Out     0.449     32.062      -         
N_30_i                                                        Net          -        -       1.507     -           1         
Pixel_1                                                       SB_DFF       D        In      -         33.569      -         
============================================================================================================================
Total path delay (propagation time + setup) of 33.674 is 9.098(27.0%) logic and 24.576(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 79MB peak: 80MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             1 use
SB_CARRY        71 uses
SB_DFF          23 uses
SB_GB           1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         118 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   23 (1%)
Total load per clock:
   PixelClock_PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 118 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 118 = 118 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 37MB peak: 80MB)

Process took 0h:00m:05s realtime, 0h:00m:04s cputime
# Wed Jun 17 16:57:38 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 13 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance VGAClock.PixelClock_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance VGAClock.PixelClock_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	118
    Number of DFFs      	:	23
    Number of Carrys    	:	71
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	7
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	126
    Number of DFFs      	:	23
    Number of Carrys    	:	71

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	12
        LUT, DFF and CARRY	:	11
    Combinational LogicCells
        Only LUT         	:	56
        CARRY Only       	:	13
        LUT with CARRY   	:	47
    LogicCells                  :	139/1280
    PLBs                        :	22/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 16.2 (sec)

Final Design Statistics
    Number of LUTs      	:	126
    Number of DFFs      	:	23
    Number of Carrys    	:	71
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	139/1280
    PLBs                        :	21/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 34.89 MHz
Clock: VGAClock.PixelClock_inst/PLLOUTCORE | Frequency: 41.66 MHz | Target: 163.56 MHz
Clock: VGAClock.PixelClock_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 163.56 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 18.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 256
used logic cells: 139
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 256
used logic cells: 139
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTGLOBAL
Read device time: 3
I1209: Started routing
I1223: Total Nets : 207 
I1212: Iteration  1 :    40 unrouted : 1 seconds
I1212: Iteration  2 :    16 unrouted : 0 seconds
I1212: Iteration  3 :    10 unrouted : 0 seconds
I1212: Iteration  4 :    10 unrouted : 0 seconds
I1212: Iteration  5 :    10 unrouted : 0 seconds
I1212: Iteration  6 :    10 unrouted : 0 seconds
I1212: Iteration  7 :    10 unrouted : 0 seconds
I1212: Iteration  8 :    10 unrouted : 0 seconds
I1212: Iteration  9 :    10 unrouted : 0 seconds
I1212: Iteration 10 :    10 unrouted : 0 seconds
I1212: Iteration 11 :    10 unrouted : 0 seconds
I1212: Iteration 12 :    10 unrouted : 0 seconds
I1212: Iteration 13 :    10 unrouted : 0 seconds
I1212: Iteration 14 :    10 unrouted : 0 seconds
I1212: Iteration 15 :    10 unrouted : 0 seconds
I1212: Iteration 16 :    10 unrouted : 0 seconds
I1212: Iteration 17 :    10 unrouted : 0 seconds
I1212: Iteration 18 :     8 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 4 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PixelClock.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":144:18:144:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":145:18:145:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":146:18:146:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":4:7:4:20|Synthesizing work.pixelclock_pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pixelclock_pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input extfeedback of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 0 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 1 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 2 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 3 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 4 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 5 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 6 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 7 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input latchinputvalue of instance PixelClock_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input sdi of instance PixelClock_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input sclk of instance PixelClock_inst is floating
Post processing for work.simplevga.vga
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":78:8:78:9|Register bit Reset is always 1, optimizing ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 37MB peak: 38MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:09:06 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:09:06 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:09:06 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:09:08 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 60MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)



@S |Clock Summary
****************

Start                                       Requested     Requested     Clock                                   Clock                
Clock                                       Frequency     Period        Type                                    Group                
-------------------------------------------------------------------------------------------------------------------------------------
PixelClock_PLL|PLLOUTCORE_derived_clock     187.5 MHz     5.333         derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz                        40.0 MHz      25.001        inferred                                Autoconstr_clkgroup_0
System                                      1.0 MHz       1000.000      system                                  system_clkgroup      
=====================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 43MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:09:09 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 78MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":120:27:120:41|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":120:56:120:70|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -5.16ns		 131 /        23
   2		0h:00m:02s		    -4.16ns		 131 /        23
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -3.76ns		 131 /        23
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -3.76ns		 131 /        23
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":68:4:68:11|SB_GB inserted on the net PixelClock.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element              Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------------
@K:CKID0001       VGAClock.PixelClock_inst     SB_PLL40_CORE          23         beamY[0]       
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 78MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 79MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 29.29ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PixelClock_PLL|PLLOUTCORE_derived_clock with period 29.29ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jun 17 17:09:14 2015
#


Top view:               SimpleVGA
Requested Frequency:    34.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -5.169

                                            Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                              Frequency     Frequency     Period        Period        Slack       Type                                    Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PixelClock_PLL|PLLOUTCORE_derived_clock     34.1 MHz      29.0 MHz      29.294        34.463        -5.169      derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz                        34.1 MHz      NA            29.294        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
=============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PixelClock_PLL|PLLOUTCORE_derived_clock  PixelClock_PLL|PLLOUTCORE_derived_clock  |  29.294      -5.169  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PixelClock_PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                                     Arrival           
Instance     Reference                                   Type        Pin     Net          Time        Slack 
             Clock                                                                                          
------------------------------------------------------------------------------------------------------------
beamY[0]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[0]     0.540       -5.169
beamY[1]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[1]     0.540       -5.029
beamY[2]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[2]     0.540       -4.889
beamY[3]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[3]     0.540       -4.749
beamY[4]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[4]     0.540       -4.609
beamY[5]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[5]     0.540       -4.468
beamY[6]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[6]     0.540       -4.328
beamY[9]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[9]     0.540       -4.303
beamY[7]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[7]     0.540       -4.188
beamY[8]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[8]     0.540       -4.048
============================================================================================================


Ending Points with Worst Slack
******************************

             Starting                                                                           Required           
Instance     Reference                                   Type        Pin     Net                Time         Slack 
             Clock                                                                                                 
-------------------------------------------------------------------------------------------------------------------
Pixel_1      PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       Pixel_0_sqmuxa     29.188       -5.169
beamX[6]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[6]         29.188       19.837
beamX[7]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[7]         29.188       19.837
beamX[8]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[8]         29.188       19.837
beamX[9]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[9]         29.188       19.872
VSync_1      PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       un1_beamy_i        29.188       21.587
beamY[2]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[2]         29.188       21.587
beamY[7]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[7]         29.188       21.587
beamY[0]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[0]         29.188       21.594
beamY[9]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[9]         29.188       21.622
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      29.294
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.188

    - Propagation time:                      34.358
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.169

    Number of logic level(s):                33
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                             SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                             Net          -        -       0.834     -           5         
un5_visibley_cry_0_c                                                 SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                 SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                 SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                 SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                 SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                 SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                 SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                 SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                 SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                 SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                 SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                 SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                 SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                 SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                 SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                 SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                 SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                 SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                   Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_axb_3                  Net          -        -       1.371     -           3         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         6.180       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.437       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         6.963       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     7.412       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         8.317       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     8.546       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      I1       In      -         8.932       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      O        Out     0.400     9.332       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIG29G1       SB_LUT4      I1       In      -         10.703      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIG29G1       SB_LUT4      O        Out     0.400     11.102      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIG29G1       Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         12.007      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     12.265      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      I3       In      -         12.651      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      O        Out     0.316     12.966      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      I0       In      -         14.337      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      O        Out     0.449     14.786      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         15.691      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.949      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4       SB_LUT4      I3       In      -         16.335      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4       SB_LUT4      O        Out     0.316     16.650      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4_0     SB_LUT4      I0       In      -         18.021      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4_0     SB_LUT4      O        Out     0.449     18.470      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         19.375      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     19.633      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8       SB_LUT4      I3       In      -         20.019      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8       SB_LUT4      O        Out     0.316     20.334      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8_0     SB_LUT4      I0       In      -         21.705      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8_0     SB_LUT4      O        Out     0.449     22.154      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         23.059      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     23.317      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI01NTG       SB_LUT4      I3       In      -         23.703      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI01NTG       SB_LUT4      O        Out     0.316     24.018      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI01NTG       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIG8GC11      SB_LUT4      I0       In      -         25.389      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIG8GC11      SB_LUT4      O        Out     0.449     25.838      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICMDG11      SB_LUT4      I0       In      -         27.209      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICMDG11      SB_LUT4      O        Out     0.449     27.658      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICMDG11      Net          -        -       1.371     -           2         
Pixel_1_RNO_7                                                        SB_LUT4      I3       In      -         29.029      -         
Pixel_1_RNO_7                                                        SB_LUT4      O        Out     0.316     29.344      -         
N_8                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                        SB_LUT4      I0       In      -         30.715      -         
Pixel_1_RNO_3                                                        SB_LUT4      O        Out     0.449     31.164      -         
un13_0_1                                                             Net          -        -       1.371     -           1         
Pixel_1_RNO                                                          SB_LUT4      I3       In      -         32.535      -         
Pixel_1_RNO                                                          SB_LUT4      O        Out     0.316     32.851      -         
Pixel_0_sqmuxa                                                       Net          -        -       1.507     -           1         
Pixel_1                                                              SB_DFF       D        In      -         34.358      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 34.463 is 10.154(29.5%) logic and 24.309(70.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      29.294
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.188

    - Propagation time:                      34.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.156

    Number of logic level(s):                34
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                             SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                             Net          -        -       0.834     -           5         
un5_visibley_cry_0_c                                                 SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                 SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                 SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                 SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                 SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                 SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                 SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                 SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                 SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                 SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                 SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                 SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                 SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                 SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                 SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                 SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                 SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                 SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                   Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_axb_3                  Net          -        -       1.371     -           3         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       Net          -        -       1.371     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_2_c_RNILH0I        SB_LUT4      I1       In      -         6.646       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_2_c_RNILH0I        SB_LUT4      O        Out     0.400     7.045       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_2_c_RNILH0I        Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     I0       In      -         7.950       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.258     8.208       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_5_c                SB_CARRY     CI       In      -         8.222       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_5_c                SB_CARRY     CO       Out     0.126     8.348       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_5                  Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CI       In      -         8.362       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.126     8.488       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      I1       In      -         8.874       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      O        Out     0.400     9.274       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIG29G1       SB_LUT4      I1       In      -         10.645      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIG29G1       SB_LUT4      O        Out     0.400     11.044      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIG29G1       Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         11.950      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     12.207      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      I3       In      -         12.593      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      O        Out     0.316     12.909      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      I0       In      -         14.280      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      O        Out     0.449     14.728      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         15.633      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.891      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4       SB_LUT4      I3       In      -         16.277      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4       SB_LUT4      O        Out     0.316     16.593      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4_0     SB_LUT4      I0       In      -         17.964      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4_0     SB_LUT4      O        Out     0.449     18.412      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         19.317      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     19.575      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8       SB_LUT4      I3       In      -         19.961      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8       SB_LUT4      O        Out     0.316     20.276      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8_0     SB_LUT4      I0       In      -         21.647      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8_0     SB_LUT4      O        Out     0.449     22.096      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         23.001      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     23.259      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI01NTG       SB_LUT4      I3       In      -         23.645      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI01NTG       SB_LUT4      O        Out     0.316     23.960      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI01NTG       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         25.331      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     25.780      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         26.685      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     26.943      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICMDG11      SB_LUT4      I3       In      -         27.329      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICMDG11      SB_LUT4      O        Out     0.316     27.644      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICMDG11      Net          -        -       1.371     -           2         
Pixel_1_RNO_7                                                        SB_LUT4      I3       In      -         29.015      -         
Pixel_1_RNO_7                                                        SB_LUT4      O        Out     0.316     29.331      -         
N_8                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                        SB_LUT4      I0       In      -         30.702      -         
Pixel_1_RNO_3                                                        SB_LUT4      O        Out     0.449     31.151      -         
un13_0_1                                                             Net          -        -       1.371     -           1         
Pixel_1_RNO                                                          SB_LUT4      I3       In      -         32.522      -         
Pixel_1_RNO                                                          SB_LUT4      O        Out     0.316     32.837      -         
Pixel_0_sqmuxa                                                       Net          -        -       1.507     -           1         
Pixel_1                                                              SB_DFF       D        In      -         34.344      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 34.449 is 10.126(29.4%) logic and 24.323(70.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      29.294
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.188

    - Propagation time:                      34.313
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.125

    Number of logic level(s):                32
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                             SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                             Net          -        -       0.834     -           5         
un5_visibley_cry_0_c                                                 SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                 SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                 SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                 SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                 SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                 SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                 SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                 SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                 SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                 SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                 SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                 SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                 SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                 SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                 SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                 SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                 SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                 SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                   Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_axb_3                  Net          -        -       1.371     -           3         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         6.180       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.437       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         6.963       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     7.412       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         8.317       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     8.546       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      I1       In      -         8.932       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      O        Out     0.400     9.332       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIG29G1       SB_LUT4      I1       In      -         10.703      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIG29G1       SB_LUT4      O        Out     0.400     11.102      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIG29G1       Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         12.007      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     12.265      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      I3       In      -         12.651      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      O        Out     0.316     12.966      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_5_c_RNI894A4       SB_LUT4      I0       In      -         14.337      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_5_c_RNI894A4       SB_LUT4      O        Out     0.449     14.786      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4       SB_LUT4      I0       In      -         16.157      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4       SB_LUT4      O        Out     0.449     16.606      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4_0     SB_LUT4      I0       In      -         17.977      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4_0     SB_LUT4      O        Out     0.449     18.426      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         19.331      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     19.588      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8       SB_LUT4      I3       In      -         19.974      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8       SB_LUT4      O        Out     0.316     20.290      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8_0     SB_LUT4      I0       In      -         21.661      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8_0     SB_LUT4      O        Out     0.449     22.110      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         23.015      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     23.272      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI01NTG       SB_LUT4      I3       In      -         23.658      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI01NTG       SB_LUT4      O        Out     0.316     23.974      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI01NTG       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIG8GC11      SB_LUT4      I0       In      -         25.345      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIG8GC11      SB_LUT4      O        Out     0.449     25.794      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICMDG11      SB_LUT4      I0       In      -         27.165      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICMDG11      SB_LUT4      O        Out     0.449     27.613      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICMDG11      Net          -        -       1.371     -           2         
Pixel_1_RNO_7                                                        SB_LUT4      I3       In      -         28.984      -         
Pixel_1_RNO_7                                                        SB_LUT4      O        Out     0.316     29.300      -         
N_8                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                        SB_LUT4      I0       In      -         30.671      -         
Pixel_1_RNO_3                                                        SB_LUT4      O        Out     0.449     31.120      -         
un13_0_1                                                             Net          -        -       1.371     -           1         
Pixel_1_RNO                                                          SB_LUT4      I3       In      -         32.491      -         
Pixel_1_RNO                                                          SB_LUT4      O        Out     0.316     32.806      -         
Pixel_0_sqmuxa                                                       Net          -        -       1.507     -           1         
Pixel_1                                                              SB_DFF       D        In      -         34.313      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 34.419 is 10.030(29.1%) logic and 24.389(70.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      29.294
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.188

    - Propagation time:                      34.313
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.125

    Number of logic level(s):                32
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                             SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                             Net          -        -       0.834     -           5         
un5_visibley_cry_0_c                                                 SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                 SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                 SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                 SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                 SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                 SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                 SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                 SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                 SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                 SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                 SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                 SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                 SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                 SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                 SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                 SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                 SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                 SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                   Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_axb_3                  Net          -        -       1.371     -           3         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         6.180       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.437       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         6.963       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     7.412       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         8.317       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     8.546       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      I1       In      -         8.932       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      O        Out     0.400     9.332       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIG29G1       SB_LUT4      I1       In      -         10.703      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIG29G1       SB_LUT4      O        Out     0.400     11.102      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIG29G1       Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         12.007      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     12.265      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      I3       In      -         12.651      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      O        Out     0.316     12.966      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      I0       In      -         14.337      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      O        Out     0.449     14.786      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         15.691      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.949      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4       SB_LUT4      I3       In      -         16.335      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4       SB_LUT4      O        Out     0.316     16.650      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_5_c_RNIMVQV7       SB_LUT4      I0       In      -         18.021      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_5_c_RNIMVQV7       SB_LUT4      O        Out     0.449     18.470      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8       SB_LUT4      I0       In      -         19.841      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8       SB_LUT4      O        Out     0.449     20.290      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8_0     SB_LUT4      I0       In      -         21.661      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8_0     SB_LUT4      O        Out     0.449     22.110      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         23.015      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     23.272      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI01NTG       SB_LUT4      I3       In      -         23.658      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI01NTG       SB_LUT4      O        Out     0.316     23.974      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI01NTG       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIG8GC11      SB_LUT4      I0       In      -         25.345      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIG8GC11      SB_LUT4      O        Out     0.449     25.794      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICMDG11      SB_LUT4      I0       In      -         27.165      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICMDG11      SB_LUT4      O        Out     0.449     27.613      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICMDG11      Net          -        -       1.371     -           2         
Pixel_1_RNO_7                                                        SB_LUT4      I3       In      -         28.984      -         
Pixel_1_RNO_7                                                        SB_LUT4      O        Out     0.316     29.300      -         
N_8                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                        SB_LUT4      I0       In      -         30.671      -         
Pixel_1_RNO_3                                                        SB_LUT4      O        Out     0.449     31.120      -         
un13_0_1                                                             Net          -        -       1.371     -           1         
Pixel_1_RNO                                                          SB_LUT4      I3       In      -         32.491      -         
Pixel_1_RNO                                                          SB_LUT4      O        Out     0.316     32.806      -         
Pixel_0_sqmuxa                                                       Net          -        -       1.507     -           1         
Pixel_1                                                              SB_DFF       D        In      -         34.313      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 34.419 is 10.030(29.1%) logic and 24.389(70.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      29.294
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.188

    - Propagation time:                      34.313
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.125

    Number of logic level(s):                32
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                             SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                             Net          -        -       0.834     -           5         
un5_visibley_cry_0_c                                                 SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                 SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                 SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                 SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                 SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                 SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                 SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                 SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                 SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                 SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                 SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                 SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                 SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                 SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                 SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                 SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                 SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                 SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                   Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_axb_3                  Net          -        -       1.371     -           3         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         6.180       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.437       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         6.963       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     7.412       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         8.317       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     8.546       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      I1       In      -         8.932       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      O        Out     0.400     9.332       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIG29G1       SB_LUT4      I1       In      -         10.703      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIG29G1       SB_LUT4      O        Out     0.400     11.102      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIG29G1       Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         12.007      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     12.265      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      I3       In      -         12.651      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      O        Out     0.316     12.966      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      I0       In      -         14.337      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      O        Out     0.449     14.786      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         15.691      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.949      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4       SB_LUT4      I3       In      -         16.335      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4       SB_LUT4      O        Out     0.316     16.650      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4_0     SB_LUT4      I0       In      -         18.021      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4_0     SB_LUT4      O        Out     0.449     18.470      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         19.375      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     19.633      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8       SB_LUT4      I3       In      -         20.019      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8       SB_LUT4      O        Out     0.316     20.334      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_5_c_RNI2S0GG       SB_LUT4      I0       In      -         21.705      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_5_c_RNI2S0GG       SB_LUT4      O        Out     0.449     22.154      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI01NTG       SB_LUT4      I0       In      -         23.525      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI01NTG       SB_LUT4      O        Out     0.449     23.974      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI01NTG       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIG8GC11      SB_LUT4      I0       In      -         25.345      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIG8GC11      SB_LUT4      O        Out     0.449     25.794      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICMDG11      SB_LUT4      I0       In      -         27.165      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICMDG11      SB_LUT4      O        Out     0.449     27.613      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICMDG11      Net          -        -       1.371     -           2         
Pixel_1_RNO_7                                                        SB_LUT4      I3       In      -         28.984      -         
Pixel_1_RNO_7                                                        SB_LUT4      O        Out     0.316     29.300      -         
N_8                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                        SB_LUT4      I0       In      -         30.671      -         
Pixel_1_RNO_3                                                        SB_LUT4      O        Out     0.449     31.120      -         
un13_0_1                                                             Net          -        -       1.371     -           1         
Pixel_1_RNO                                                          SB_LUT4      I3       In      -         32.491      -         
Pixel_1_RNO                                                          SB_LUT4      O        Out     0.316     32.806      -         
Pixel_0_sqmuxa                                                       Net          -        -       1.507     -           1         
Pixel_1                                                              SB_DFF       D        In      -         34.313      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 34.419 is 10.030(29.1%) logic and 24.389(70.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             1 use
SB_CARRY        83 uses
SB_DFF          13 uses
SB_DFFE         10 uses
SB_GB           1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         131 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   23 (1%)
Total load per clock:
   PixelClock_PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 131 (10%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 131 = 131 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 37MB peak: 79MB)

Process took 0h:00m:05s realtime, 0h:00m:04s cputime
# Wed Jun 17 17:09:14 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 13 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance VGAClock.PixelClock_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance VGAClock.PixelClock_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	131
    Number of DFFs      	:	23
    Number of Carrys    	:	83
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	4
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	136
    Number of DFFs      	:	23
    Number of Carrys    	:	83

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	60
        CARRY Only       	:	16
        LUT with CARRY   	:	53
    LogicCells                  :	152/1280
    PLBs                        :	24/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 18.5 (sec)

Final Design Statistics
    Number of LUTs      	:	136
    Number of DFFs      	:	23
    Number of Carrys    	:	83
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	152/1280
    PLBs                        :	28/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 34.14 MHz
Clock: VGAClock.PixelClock_inst/PLLOUTCORE | Frequency: 40.60 MHz | Target: 160.04 MHz
Clock: VGAClock.PixelClock_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 160.04 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 20.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 329
used logic cells: 152
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 329
used logic cells: 152
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTGLOBAL
Read device time: 3
I1209: Started routing
I1223: Total Nets : 231 
I1212: Iteration  1 :    26 unrouted : 0 seconds
I1212: Iteration  2 :     9 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     2 unrouted : 0 seconds
I1212: Iteration 14 :     2 unrouted : 0 seconds
I1212: Iteration 15 :     2 unrouted : 0 seconds
I1212: Iteration 16 :     2 unrouted : 0 seconds
I1212: Iteration 17 :     2 unrouted : 0 seconds
I1212: Iteration 18 :     2 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 4 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PixelClock.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":146:18:146:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":147:18:147:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":148:18:148:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":4:7:4:20|Synthesizing work.pixelclock_pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pixelclock_pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input extfeedback of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 0 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 1 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 2 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 3 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 4 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 5 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 6 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 7 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input latchinputvalue of instance PixelClock_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input sdi of instance PixelClock_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input sclk of instance PixelClock_inst is floating
Post processing for work.simplevga.vga
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":78:8:78:9|Register bit Reset is always 1, optimizing ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 37MB peak: 38MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:16:20 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:16:20 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:16:20 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:16:21 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 60MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)



@S |Clock Summary
****************

Start                                       Requested     Requested     Clock                                   Clock                
Clock                                       Frequency     Period        Type                                    Group                
-------------------------------------------------------------------------------------------------------------------------------------
PixelClock_PLL|PLLOUTCORE_derived_clock     215.1 MHz     4.649         derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz                        45.9 MHz      21.795        inferred                                Autoconstr_clkgroup_0
System                                      1.0 MHz       1000.000      system                                  system_clkgroup      
=====================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 43MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:16:22 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 78MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":122:27:122:41|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":122:56:122:70|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -5.04ns		 129 /        23
   2		0h:00m:02s		    -4.04ns		 129 /        23
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -3.64ns		 129 /        23
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -3.64ns		 129 /        23
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":68:4:68:11|SB_GB inserted on the net PixelClock.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element              Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------------
@K:CKID0001       VGAClock.PixelClock_inst     SB_PLL40_CORE          23         beamY[0]       
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 78MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 29.10ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PixelClock_PLL|PLLOUTCORE_derived_clock with period 29.10ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jun 17 17:16:28 2015
#


Top view:               SimpleVGA
Requested Frequency:    34.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -5.135

                                            Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                              Frequency     Frequency     Period        Period        Slack       Type                                    Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PixelClock_PLL|PLLOUTCORE_derived_clock     34.4 MHz      29.2 MHz      29.097        34.232        -5.135      derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz                        34.4 MHz      NA            29.097        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
=============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PixelClock_PLL|PLLOUTCORE_derived_clock  PixelClock_PLL|PLLOUTCORE_derived_clock  |  29.097      -5.135  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PixelClock_PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                                     Arrival           
Instance     Reference                                   Type        Pin     Net          Time        Slack 
             Clock                                                                                          
------------------------------------------------------------------------------------------------------------
beamY[2]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[2]     0.540       -5.135
beamY[3]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[3]     0.540       -4.995
beamY[4]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[4]     0.540       -4.854
beamY[5]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[5]     0.540       -4.714
beamY[6]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[6]     0.540       -4.574
beamY[9]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[9]     0.540       -4.548
beamY[7]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[7]     0.540       -4.434
beamY[8]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[8]     0.540       -4.293
beamX[4]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      Q       beamX[4]     0.540       1.663 
beamX[5]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      Q       beamX[5]     0.540       1.803 
============================================================================================================


Ending Points with Worst Slack
******************************

             Starting                                                                           Required           
Instance     Reference                                   Type        Pin     Net                Time         Slack 
             Clock                                                                                                 
-------------------------------------------------------------------------------------------------------------------
Pixel_1      PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       Pixel_0_sqmuxa     28.992       -5.135
beamX[6]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[6]         28.992       19.641
beamX[7]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[7]         28.992       19.641
beamX[8]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[8]         28.992       19.641
beamX[9]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[9]         28.992       19.676
VSync_1      PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       un1_beamy_i        28.992       21.390
beamY[2]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[2]         28.992       21.390
beamY[7]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[7]         28.992       21.390
beamY[1]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[1]         28.992       21.426
beamY[9]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[9]         28.992       21.426
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      29.097
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         28.992

    - Propagation time:                      34.126
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.135

    Number of logic level(s):                31
    Starting point:                          beamY[2] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                              Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
beamY[2]                                                          SB_DFFE      Q        Out     0.540     0.540       -         
beamY[2]                                                          Net          -        -       0.834     -           6         
un5_visibley_cry_2_c                                              SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_2_c                                              SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_2                                                Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                              SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_3_c                                              SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_3                                                Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                              SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_4_c                                              SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_4                                                Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                              SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_5_c                                              SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_5                                                Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                              SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_6_c                                              SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_6                                                Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                              SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_7_c                                              SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_7                                                Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                              SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_8_c                                              SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_8                                                Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                      SB_LUT4      I3       In      -         2.859       -         
un5_visibley_cry_8_c_RNI3O5C                                      SB_LUT4      O        Out     0.316     3.174       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_axb_3                  Net          -        -       1.371     -           3         
un5_visibley_cry_8_c_RNI3O5C_0                                    SB_LUT4      I0       In      -         4.545       -         
un5_visibley_cry_8_c_RNI3O5C_0                                    SB_LUT4      O        Out     0.449     4.994       -         
un5_visibley_cry_8_c_RNI3O5C_0                                    Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         5.899       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.157       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         6.171       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.297       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         6.683       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     7.132       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         8.037       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     8.265       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB        SB_LUT4      I1       In      -         8.652       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB        SB_LUT4      O        Out     0.400     9.051       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB        Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB_0      SB_LUT4      I0       In      -         10.422      -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB_0      SB_LUT4      O        Out     0.449     10.871      -         
un1_beamY_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         11.776      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     12.034      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF        SB_LUT4      I3       In      -         12.419      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF        SB_LUT4      O        Out     0.316     12.735      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF        Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF_0      SB_LUT4      I0       In      -         14.106      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF_0      SB_LUT4      O        Out     0.449     14.555      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         15.460      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.717      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02       SB_LUT4      I3       In      -         16.103      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02       SB_LUT4      O        Out     0.316     16.419      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02       Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02_0     SB_LUT4      I0       In      -         17.790      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02_0     SB_LUT4      O        Out     0.449     18.239      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         19.144      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     19.401      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4       SB_LUT4      I3       In      -         19.787      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4       SB_LUT4      O        Out     0.316     20.103      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4       Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4_0     SB_LUT4      I0       In      -         21.474      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4_0     SB_LUT4      O        Out     0.449     21.923      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         22.828      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     23.085      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIMJVO8       SB_LUT4      I3       In      -         23.471      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIMJVO8       SB_LUT4      O        Out     0.316     23.787      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIMJVO8       Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIS657H       SB_LUT4      I0       In      -         25.158      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIS657H       SB_LUT4      O        Out     0.449     25.607      -         
un1_beamY_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIVNQFH       SB_LUT4      I0       In      -         26.978      -         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIVNQFH       SB_LUT4      O        Out     0.449     27.426      -         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIVNQFH       Net          -        -       1.371     -           2         
Pixel_1_RNO_7                                                     SB_LUT4      I3       In      -         28.797      -         
Pixel_1_RNO_7                                                     SB_LUT4      O        Out     0.316     29.113      -         
N_8                                                               Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                     SB_LUT4      I0       In      -         30.484      -         
Pixel_1_RNO_3                                                     SB_LUT4      O        Out     0.449     30.933      -         
un15_0_1                                                          Net          -        -       1.371     -           1         
Pixel_1_RNO                                                       SB_LUT4      I3       In      -         32.304      -         
Pixel_1_RNO                                                       SB_LUT4      O        Out     0.316     32.619      -         
Pixel_0_sqmuxa                                                    Net          -        -       1.507     -           1         
Pixel_1                                                           SB_DFF       D        In      -         34.126      -         
================================================================================================================================
Total path delay (propagation time + setup) of 34.232 is 9.951(29.1%) logic and 24.281(70.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      29.097
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         28.992

    - Propagation time:                      34.113
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.121

    Number of logic level(s):                32
    Starting point:                          beamY[2] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                              Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
beamY[2]                                                          SB_DFFE      Q        Out     0.540     0.540       -         
beamY[2]                                                          Net          -        -       0.834     -           6         
un5_visibley_cry_2_c                                              SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_2_c                                              SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_2                                                Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                              SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_3_c                                              SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_3                                                Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                              SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_4_c                                              SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_4                                                Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                              SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_5_c                                              SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_5                                                Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                              SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_6_c                                              SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_6                                                Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                              SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_7_c                                              SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_7                                                Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                              SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_8_c                                              SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_8                                                Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                      SB_LUT4      I3       In      -         2.859       -         
un5_visibley_cry_8_c_RNI3O5C                                      SB_LUT4      O        Out     0.316     3.174       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_axb_3                  Net          -        -       1.371     -           3         
un5_visibley_cry_8_c_RNI3O5C_0                                    SB_LUT4      I0       In      -         4.545       -         
un5_visibley_cry_8_c_RNI3O5C_0                                    SB_LUT4      O        Out     0.449     4.994       -         
un5_visibley_cry_8_c_RNI3O5C_0                                    Net          -        -       1.371     -           2         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_2_c_RNISKOM        SB_LUT4      I1       In      -         6.365       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_2_c_RNISKOM        SB_LUT4      O        Out     0.400     6.765       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_2_c_RNISKOM        Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     I0       In      -         7.670       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.258     7.927       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.014     -           2         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_5_c                SB_CARRY     CI       In      -         7.941       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_5_c                SB_CARRY     CO       Out     0.126     8.068       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_5                  Net          -        -       0.014     -           2         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CI       In      -         8.082       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.126     8.208       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB        SB_LUT4      I1       In      -         8.594       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB        SB_LUT4      O        Out     0.400     8.993       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB        Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB_0      SB_LUT4      I0       In      -         10.364      -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB_0      SB_LUT4      O        Out     0.449     10.813      -         
un1_beamY_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         11.718      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     11.976      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF        SB_LUT4      I3       In      -         12.362      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF        SB_LUT4      O        Out     0.316     12.677      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF        Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF_0      SB_LUT4      I0       In      -         14.048      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF_0      SB_LUT4      O        Out     0.449     14.497      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         15.402      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.660      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02       SB_LUT4      I3       In      -         16.046      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02       SB_LUT4      O        Out     0.316     16.361      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02       Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02_0     SB_LUT4      I0       In      -         17.732      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02_0     SB_LUT4      O        Out     0.449     18.181      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         19.086      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     19.343      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4       SB_LUT4      I3       In      -         19.730      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4       SB_LUT4      O        Out     0.316     20.045      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4       Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4_0     SB_LUT4      I0       In      -         21.416      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4_0     SB_LUT4      O        Out     0.449     21.865      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         22.770      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     23.027      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIMJVO8       SB_LUT4      I3       In      -         23.413      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIMJVO8       SB_LUT4      O        Out     0.316     23.729      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIMJVO8       Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         25.100      -         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     25.549      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_i[7]                   Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         26.454      -         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     26.711      -         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIVNQFH       SB_LUT4      I3       In      -         27.097      -         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIVNQFH       SB_LUT4      O        Out     0.316     27.413      -         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIVNQFH       Net          -        -       1.371     -           2         
Pixel_1_RNO_7                                                     SB_LUT4      I3       In      -         28.784      -         
Pixel_1_RNO_7                                                     SB_LUT4      O        Out     0.316     29.099      -         
N_8                                                               Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                     SB_LUT4      I0       In      -         30.471      -         
Pixel_1_RNO_3                                                     SB_LUT4      O        Out     0.449     30.919      -         
un15_0_1                                                          Net          -        -       1.371     -           1         
Pixel_1_RNO                                                       SB_LUT4      I3       In      -         32.290      -         
Pixel_1_RNO                                                       SB_LUT4      O        Out     0.316     32.606      -         
Pixel_0_sqmuxa                                                    Net          -        -       1.507     -           1         
Pixel_1                                                           SB_DFF       D        In      -         34.113      -         
================================================================================================================================
Total path delay (propagation time + setup) of 34.218 is 9.923(29.0%) logic and 24.295(71.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      29.097
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         28.992

    - Propagation time:                      34.082
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.090

    Number of logic level(s):                30
    Starting point:                          beamY[2] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                              Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
beamY[2]                                                          SB_DFFE      Q        Out     0.540     0.540       -         
beamY[2]                                                          Net          -        -       0.834     -           6         
un5_visibley_cry_2_c                                              SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_2_c                                              SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_2                                                Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                              SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_3_c                                              SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_3                                                Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                              SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_4_c                                              SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_4                                                Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                              SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_5_c                                              SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_5                                                Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                              SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_6_c                                              SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_6                                                Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                              SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_7_c                                              SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_7                                                Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                              SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_8_c                                              SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_8                                                Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                      SB_LUT4      I3       In      -         2.859       -         
un5_visibley_cry_8_c_RNI3O5C                                      SB_LUT4      O        Out     0.316     3.174       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_axb_3                  Net          -        -       1.371     -           3         
un5_visibley_cry_8_c_RNI3O5C_0                                    SB_LUT4      I0       In      -         4.545       -         
un5_visibley_cry_8_c_RNI3O5C_0                                    SB_LUT4      O        Out     0.449     4.994       -         
un5_visibley_cry_8_c_RNI3O5C_0                                    Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         5.899       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.157       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         6.171       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.297       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         6.683       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     7.132       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         8.037       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     8.265       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB        SB_LUT4      I1       In      -         8.652       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB        SB_LUT4      O        Out     0.400     9.051       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB        Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB_0      SB_LUT4      I0       In      -         10.422      -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB_0      SB_LUT4      O        Out     0.449     10.871      -         
un1_beamY_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         11.776      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     12.034      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF        SB_LUT4      I3       In      -         12.419      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF        SB_LUT4      O        Out     0.316     12.735      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF        Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIVBNM1       SB_LUT4      I0       In      -         14.106      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIVBNM1       SB_LUT4      O        Out     0.449     14.555      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_axb_7                  Net          -        -       1.371     -           1         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02       SB_LUT4      I0       In      -         15.926      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02       SB_LUT4      O        Out     0.449     16.375      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02       Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02_0     SB_LUT4      I0       In      -         17.746      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02_0     SB_LUT4      O        Out     0.449     18.195      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         19.099      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     19.357      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4       SB_LUT4      I3       In      -         19.743      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4       SB_LUT4      O        Out     0.316     20.059      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4       Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4_0     SB_LUT4      I0       In      -         21.430      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4_0     SB_LUT4      O        Out     0.449     21.878      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         22.783      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     23.041      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIMJVO8       SB_LUT4      I3       In      -         23.427      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIMJVO8       SB_LUT4      O        Out     0.316     23.743      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIMJVO8       Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIS657H       SB_LUT4      I0       In      -         25.113      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIS657H       SB_LUT4      O        Out     0.449     25.562      -         
un1_beamY_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIVNQFH       SB_LUT4      I0       In      -         26.933      -         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIVNQFH       SB_LUT4      O        Out     0.449     27.382      -         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIVNQFH       Net          -        -       1.371     -           2         
Pixel_1_RNO_7                                                     SB_LUT4      I3       In      -         28.753      -         
Pixel_1_RNO_7                                                     SB_LUT4      O        Out     0.316     29.069      -         
N_8                                                               Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                     SB_LUT4      I0       In      -         30.440      -         
Pixel_1_RNO_3                                                     SB_LUT4      O        Out     0.449     30.889      -         
un15_0_1                                                          Net          -        -       1.371     -           1         
Pixel_1_RNO                                                       SB_LUT4      I3       In      -         32.260      -         
Pixel_1_RNO                                                       SB_LUT4      O        Out     0.316     32.575      -         
Pixel_0_sqmuxa                                                    Net          -        -       1.507     -           1         
Pixel_1                                                           SB_DFF       D        In      -         34.082      -         
================================================================================================================================
Total path delay (propagation time + setup) of 34.187 is 9.826(28.7%) logic and 24.361(71.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      29.097
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         28.992

    - Propagation time:                      34.082
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.090

    Number of logic level(s):                30
    Starting point:                          beamY[2] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                              Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
beamY[2]                                                          SB_DFFE      Q        Out     0.540     0.540       -         
beamY[2]                                                          Net          -        -       0.834     -           6         
un5_visibley_cry_2_c                                              SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_2_c                                              SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_2                                                Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                              SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_3_c                                              SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_3                                                Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                              SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_4_c                                              SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_4                                                Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                              SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_5_c                                              SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_5                                                Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                              SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_6_c                                              SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_6                                                Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                              SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_7_c                                              SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_7                                                Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                              SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_8_c                                              SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_8                                                Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                      SB_LUT4      I3       In      -         2.859       -         
un5_visibley_cry_8_c_RNI3O5C                                      SB_LUT4      O        Out     0.316     3.174       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_axb_3                  Net          -        -       1.371     -           3         
un5_visibley_cry_8_c_RNI3O5C_0                                    SB_LUT4      I0       In      -         4.545       -         
un5_visibley_cry_8_c_RNI3O5C_0                                    SB_LUT4      O        Out     0.449     4.994       -         
un5_visibley_cry_8_c_RNI3O5C_0                                    Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         5.899       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.157       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         6.171       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.297       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         6.683       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     7.132       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         8.037       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     8.265       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB        SB_LUT4      I1       In      -         8.652       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB        SB_LUT4      O        Out     0.400     9.051       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB        Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB_0      SB_LUT4      I0       In      -         10.422      -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB_0      SB_LUT4      O        Out     0.449     10.871      -         
un1_beamY_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         11.776      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     12.034      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF        SB_LUT4      I3       In      -         12.419      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF        SB_LUT4      O        Out     0.316     12.735      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF        Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF_0      SB_LUT4      I0       In      -         14.106      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF_0      SB_LUT4      O        Out     0.449     14.555      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         15.460      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.717      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02       SB_LUT4      I3       In      -         16.103      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02       SB_LUT4      O        Out     0.316     16.419      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02       Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_5_c_RNIQ5N04       SB_LUT4      I0       In      -         17.790      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_5_c_RNIQ5N04       SB_LUT4      O        Out     0.449     18.239      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_axb_7                  Net          -        -       1.371     -           1         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4       SB_LUT4      I0       In      -         19.610      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4       SB_LUT4      O        Out     0.449     20.059      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4       Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4_0     SB_LUT4      I0       In      -         21.430      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4_0     SB_LUT4      O        Out     0.449     21.878      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         22.783      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     23.041      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIMJVO8       SB_LUT4      I3       In      -         23.427      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIMJVO8       SB_LUT4      O        Out     0.316     23.743      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIMJVO8       Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIS657H       SB_LUT4      I0       In      -         25.113      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIS657H       SB_LUT4      O        Out     0.449     25.562      -         
un1_beamY_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIVNQFH       SB_LUT4      I0       In      -         26.933      -         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIVNQFH       SB_LUT4      O        Out     0.449     27.382      -         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIVNQFH       Net          -        -       1.371     -           2         
Pixel_1_RNO_7                                                     SB_LUT4      I3       In      -         28.753      -         
Pixel_1_RNO_7                                                     SB_LUT4      O        Out     0.316     29.069      -         
N_8                                                               Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                     SB_LUT4      I0       In      -         30.440      -         
Pixel_1_RNO_3                                                     SB_LUT4      O        Out     0.449     30.889      -         
un15_0_1                                                          Net          -        -       1.371     -           1         
Pixel_1_RNO                                                       SB_LUT4      I3       In      -         32.260      -         
Pixel_1_RNO                                                       SB_LUT4      O        Out     0.316     32.575      -         
Pixel_0_sqmuxa                                                    Net          -        -       1.507     -           1         
Pixel_1                                                           SB_DFF       D        In      -         34.082      -         
================================================================================================================================
Total path delay (propagation time + setup) of 34.187 is 9.826(28.7%) logic and 24.361(71.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      29.097
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         28.992

    - Propagation time:                      34.082
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.090

    Number of logic level(s):                30
    Starting point:                          beamY[2] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                              Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
beamY[2]                                                          SB_DFFE      Q        Out     0.540     0.540       -         
beamY[2]                                                          Net          -        -       0.834     -           6         
un5_visibley_cry_2_c                                              SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_2_c                                              SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_2                                                Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                              SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_3_c                                              SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_3                                                Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                              SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_4_c                                              SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_4                                                Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                              SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_5_c                                              SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_5                                                Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                              SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_6_c                                              SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_6                                                Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                              SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_7_c                                              SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_7                                                Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                              SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_8_c                                              SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_8                                                Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                      SB_LUT4      I3       In      -         2.859       -         
un5_visibley_cry_8_c_RNI3O5C                                      SB_LUT4      O        Out     0.316     3.174       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_axb_3                  Net          -        -       1.371     -           3         
un5_visibley_cry_8_c_RNI3O5C_0                                    SB_LUT4      I0       In      -         4.545       -         
un5_visibley_cry_8_c_RNI3O5C_0                                    SB_LUT4      O        Out     0.449     4.994       -         
un5_visibley_cry_8_c_RNI3O5C_0                                    Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         5.899       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.157       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         6.171       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.297       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         6.683       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     7.132       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         8.037       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     8.265       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB        SB_LUT4      I1       In      -         8.652       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB        SB_LUT4      O        Out     0.400     9.051       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB        Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB_0      SB_LUT4      I0       In      -         10.422      -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB_0      SB_LUT4      O        Out     0.449     10.871      -         
un1_beamY_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         11.776      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     12.034      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF        SB_LUT4      I3       In      -         12.419      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF        SB_LUT4      O        Out     0.316     12.735      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF        Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF_0      SB_LUT4      I0       In      -         14.106      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF_0      SB_LUT4      O        Out     0.449     14.555      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         15.460      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.717      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02       SB_LUT4      I3       In      -         16.103      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02       SB_LUT4      O        Out     0.316     16.419      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02       Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02_0     SB_LUT4      I0       In      -         17.790      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02_0     SB_LUT4      O        Out     0.449     18.239      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         19.144      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     19.401      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4       SB_LUT4      I3       In      -         19.787      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4       SB_LUT4      O        Out     0.316     20.103      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4       Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_5_c_RNIHBHM8       SB_LUT4      I0       In      -         21.474      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_5_c_RNIHBHM8       SB_LUT4      O        Out     0.449     21.923      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_axb_7                  Net          -        -       1.371     -           1         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIMJVO8       SB_LUT4      I0       In      -         23.294      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIMJVO8       SB_LUT4      O        Out     0.449     23.743      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIMJVO8       Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIS657H       SB_LUT4      I0       In      -         25.113      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIS657H       SB_LUT4      O        Out     0.449     25.562      -         
un1_beamY_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIVNQFH       SB_LUT4      I0       In      -         26.933      -         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIVNQFH       SB_LUT4      O        Out     0.449     27.382      -         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIVNQFH       Net          -        -       1.371     -           2         
Pixel_1_RNO_7                                                     SB_LUT4      I3       In      -         28.753      -         
Pixel_1_RNO_7                                                     SB_LUT4      O        Out     0.316     29.069      -         
N_8                                                               Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                     SB_LUT4      I0       In      -         30.440      -         
Pixel_1_RNO_3                                                     SB_LUT4      O        Out     0.449     30.889      -         
un15_0_1                                                          Net          -        -       1.371     -           1         
Pixel_1_RNO                                                       SB_LUT4      I3       In      -         32.260      -         
Pixel_1_RNO                                                       SB_LUT4      O        Out     0.316     32.575      -         
Pixel_0_sqmuxa                                                    Net          -        -       1.507     -           1         
Pixel_1                                                           SB_DFF       D        In      -         34.082      -         
================================================================================================================================
Total path delay (propagation time + setup) of 34.187 is 9.826(28.7%) logic and 24.361(71.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             1 use
SB_CARRY        81 uses
SB_DFF          13 uses
SB_DFFE         10 uses
SB_GB           1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         128 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   23 (1%)
Total load per clock:
   PixelClock_PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 128 (10%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 128 = 128 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 37MB peak: 79MB)

Process took 0h:00m:05s realtime, 0h:00m:04s cputime
# Wed Jun 17 17:16:28 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 13 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance VGAClock.PixelClock_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance VGAClock.PixelClock_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	128
    Number of DFFs      	:	23
    Number of Carrys    	:	81
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	4
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	133
    Number of DFFs      	:	23
    Number of Carrys    	:	81

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	58
        CARRY Only       	:	15
        LUT with CARRY   	:	52
    LogicCells                  :	148/1280
    PLBs                        :	23/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 16.7 (sec)

Final Design Statistics
    Number of LUTs      	:	133
    Number of DFFs      	:	23
    Number of Carrys    	:	81
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	148/1280
    PLBs                        :	25/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 34.36 MHz
Clock: VGAClock.PixelClock_inst/PLLOUTCORE | Frequency: 39.75 MHz | Target: 161.08 MHz
Clock: VGAClock.PixelClock_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 161.08 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 18.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 301
used logic cells: 148
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 301
used logic cells: 148
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTGLOBAL
Read device time: 3
I1209: Started routing
I1223: Total Nets : 227 
I1212: Iteration  1 :    33 unrouted : 0 seconds
I1212: Iteration  2 :    10 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     4 unrouted : 0 seconds
I1212: Iteration 12 :     4 unrouted : 0 seconds
I1212: Iteration 13 :     4 unrouted : 0 seconds
I1212: Iteration 14 :     4 unrouted : 0 seconds
I1212: Iteration 15 :     4 unrouted : 0 seconds
I1212: Iteration 16 :     4 unrouted : 0 seconds
I1212: Iteration 17 :     4 unrouted : 0 seconds
I1212: Iteration 18 :     4 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 5 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PixelClock.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":146:18:146:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":147:18:147:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":148:18:148:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":4:7:4:20|Synthesizing work.pixelclock_pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pixelclock_pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input extfeedback of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 0 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 1 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 2 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 3 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 4 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 5 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 6 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 7 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input latchinputvalue of instance PixelClock_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input sdi of instance PixelClock_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input sclk of instance PixelClock_inst is floating
Post processing for work.simplevga.vga
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":78:8:78:9|Register bit Reset is always 1, optimizing ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 37MB peak: 38MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:18:12 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:18:13 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:18:13 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:18:14 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 60MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)



@S |Clock Summary
****************

Start                                       Requested     Requested     Clock                                   Clock                
Clock                                       Frequency     Period        Type                                    Group                
-------------------------------------------------------------------------------------------------------------------------------------
PixelClock_PLL|PLLOUTCORE_derived_clock     187.5 MHz     5.333         derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz                        40.0 MHz      25.001        inferred                                Autoconstr_clkgroup_0
System                                      1.0 MHz       1000.000      system                                  system_clkgroup      
=====================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 43MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:18:15 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 78MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":122:27:122:41|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":122:56:122:70|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -4.80ns		 139 /        23
   2		0h:00m:02s		    -3.80ns		 139 /        23
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -3.40ns		 139 /        23
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -3.40ns		 139 /        23
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":68:4:68:11|SB_GB inserted on the net PixelClock.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element              Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------------
@K:CKID0001       VGAClock.PixelClock_inst     SB_PLL40_CORE          23         beamY[0]       
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 78MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 78MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 30.83ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PixelClock_PLL|PLLOUTCORE_derived_clock with period 30.83ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jun 17 17:18:20 2015
#


Top view:               SimpleVGA
Requested Frequency:    32.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -5.441

                                            Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                              Frequency     Frequency     Period        Period        Slack       Type                                    Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PixelClock_PLL|PLLOUTCORE_derived_clock     32.4 MHz      27.6 MHz      30.831        36.272        -5.441      derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz                        32.4 MHz      NA            30.831        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
=============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PixelClock_PLL|PLLOUTCORE_derived_clock  PixelClock_PLL|PLLOUTCORE_derived_clock  |  30.831      -5.441  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PixelClock_PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                                     Arrival           
Instance     Reference                                   Type        Pin     Net          Time        Slack 
             Clock                                                                                          
------------------------------------------------------------------------------------------------------------
beamY[0]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[0]     0.540       -5.441
beamY[1]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[1]     0.540       -5.301
beamY[2]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[2]     0.540       -5.160
beamY[3]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[3]     0.540       -5.020
beamY[4]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[4]     0.540       -4.880
beamY[5]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[5]     0.540       -4.740
beamY[6]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[6]     0.540       -4.599
beamY[9]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[9]     0.540       -4.574
beamY[7]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[7]     0.540       -4.459
beamY[8]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[8]     0.540       -4.319
============================================================================================================


Ending Points with Worst Slack
******************************

             Starting                                                                           Required           
Instance     Reference                                   Type        Pin     Net                Time         Slack 
             Clock                                                                                                 
-------------------------------------------------------------------------------------------------------------------
Pixel_1      PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       Pixel_0_sqmuxa     30.726       -5.441
beamX[6]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[6]         30.726       23.124
beamX[7]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[7]         30.726       23.124
beamX[8]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[8]         30.726       23.124
beamX[9]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[9]         30.726       23.160
beamY[9]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[9]         30.726       24.084
beamY[7]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[7]         30.726       24.365
beamY[5]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[5]         30.726       24.645
beamY[4]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[4]         30.726       24.785
beamY[1]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[1]         30.726       24.860
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      30.831
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         30.726

    - Propagation time:                      36.166
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.441

    Number of logic level(s):                35
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                             SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                             Net          -        -       0.834     -           5         
un5_visibley_cry_0_c                                                 SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                 SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                 SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                 SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                 SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                 SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                 SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                 SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                 SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                 SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                 SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                 SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                 SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                 SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                 SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                 SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                 SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                 SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                   Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un26_sum                        Net          -        -       1.371     -           2         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         6.180       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.437       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIKTS5        SB_LUT4      I3       In      -         6.963       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIKTS5        SB_LUT4      O        Out     0.316     7.279       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIKTS5        Net          -        -       1.371     -           4         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI8RPB        SB_LUT4      I0       In      -         8.650       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI8RPB        SB_LUT4      O        Out     0.449     9.099       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI8RPB        Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I0       In      -         10.004      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.258     10.261      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c_RNI9A4I        SB_LUT4      I1       In      -         10.647      -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c_RNI9A4I        SB_LUT4      O        Out     0.400     11.047      -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c_RNI9A4I        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c_RNI9A4I_0      SB_LUT4      I0       In      -         12.418      -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c_RNI9A4I_0      SB_LUT4      O        Out     0.449     12.867      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         13.772      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     14.029      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIJANU1       SB_LUT4      I3       In      -         14.415      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIJANU1       SB_LUT4      O        Out     0.316     14.731      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIJANU1       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIJANU1_0     SB_LUT4      I0       In      -         16.102      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIJANU1_0     SB_LUT4      O        Out     0.449     16.551      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         17.456      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     17.713      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI8C364       SB_LUT4      I3       In      -         18.099      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI8C364       SB_LUT4      O        Out     0.316     18.415      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI8C364       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI8C364_0     SB_LUT4      I0       In      -         19.786      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI8C364_0     SB_LUT4      O        Out     0.449     20.234      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         21.139      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     21.397      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNII8QJ8       SB_LUT4      I3       In      -         21.783      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNII8QJ8       SB_LUT4      O        Out     0.316     22.099      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNII8QJ8       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNII8QJ8_0     SB_LUT4      I0       In      -         23.470      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNII8QJ8_0     SB_LUT4      O        Out     0.449     23.918      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         24.823      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     25.081      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIAHAFH       SB_LUT4      I3       In      -         25.467      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIAHAFH       SB_LUT4      O        Out     0.316     25.782      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIAHAFH       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         27.153      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     27.602      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         28.507      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     28.765      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI0NKJ21      SB_LUT4      I3       In      -         29.151      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI0NKJ21      SB_LUT4      O        Out     0.316     29.466      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI0NKJ21      Net          -        -       1.371     -           2         
Pixel_1_RNO_9                                                        SB_LUT4      I3       In      -         30.837      -         
Pixel_1_RNO_9                                                        SB_LUT4      O        Out     0.316     31.153      -         
N_8                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                        SB_LUT4      I0       In      -         32.524      -         
Pixel_1_RNO_3                                                        SB_LUT4      O        Out     0.449     32.973      -         
un15_0_1                                                             Net          -        -       1.371     -           1         
Pixel_1_RNO                                                          SB_LUT4      I3       In      -         34.344      -         
Pixel_1_RNO                                                          SB_LUT4      O        Out     0.316     34.659      -         
Pixel_0_sqmuxa                                                       Net          -        -       1.507     -           1         
Pixel_1                                                              SB_DFF       D        In      -         36.166      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 36.272 is 10.672(29.4%) logic and 25.600(70.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      30.831
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         30.726

    - Propagation time:                      36.122
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.396

    Number of logic level(s):                34
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                             SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                             Net          -        -       0.834     -           5         
un5_visibley_cry_0_c                                                 SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                 SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                 SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                 SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                 SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                 SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                 SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                 SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                 SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                 SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                 SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                 SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                 SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                 SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                 SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                 SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                 SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                 SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                   Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un26_sum                        Net          -        -       1.371     -           2         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         6.180       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.437       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIKTS5        SB_LUT4      I3       In      -         6.963       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIKTS5        SB_LUT4      O        Out     0.316     7.279       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIKTS5        Net          -        -       1.371     -           4         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI8RPB        SB_LUT4      I0       In      -         8.650       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI8RPB        SB_LUT4      O        Out     0.449     9.099       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI8RPB        Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I0       In      -         10.004      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.258     10.261      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c_RNI9A4I        SB_LUT4      I1       In      -         10.647      -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c_RNI9A4I        SB_LUT4      O        Out     0.400     11.047      -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c_RNI9A4I        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_5_c_RNIOB0G1       SB_LUT4      I0       In      -         12.418      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_5_c_RNIOB0G1       SB_LUT4      O        Out     0.449     12.867      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIJANU1       SB_LUT4      I0       In      -         14.238      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIJANU1       SB_LUT4      O        Out     0.449     14.686      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIJANU1       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIJANU1_0     SB_LUT4      I0       In      -         16.057      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIJANU1_0     SB_LUT4      O        Out     0.449     16.506      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         17.411      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     17.669      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI8C364       SB_LUT4      I3       In      -         18.055      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI8C364       SB_LUT4      O        Out     0.316     18.370      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI8C364       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI8C364_0     SB_LUT4      I0       In      -         19.741      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI8C364_0     SB_LUT4      O        Out     0.449     20.190      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         21.095      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     21.353      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNII8QJ8       SB_LUT4      I3       In      -         21.739      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNII8QJ8       SB_LUT4      O        Out     0.316     22.054      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNII8QJ8       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNII8QJ8_0     SB_LUT4      I0       In      -         23.425      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNII8QJ8_0     SB_LUT4      O        Out     0.449     23.874      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         24.779      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     25.037      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIAHAFH       SB_LUT4      I3       In      -         25.422      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIAHAFH       SB_LUT4      O        Out     0.316     25.738      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIAHAFH       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         27.109      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     27.558      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         28.463      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     28.720      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI0NKJ21      SB_LUT4      I3       In      -         29.106      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI0NKJ21      SB_LUT4      O        Out     0.316     29.422      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI0NKJ21      Net          -        -       1.371     -           2         
Pixel_1_RNO_9                                                        SB_LUT4      I3       In      -         30.793      -         
Pixel_1_RNO_9                                                        SB_LUT4      O        Out     0.316     31.109      -         
N_8                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                        SB_LUT4      I0       In      -         32.480      -         
Pixel_1_RNO_3                                                        SB_LUT4      O        Out     0.449     32.928      -         
un15_0_1                                                             Net          -        -       1.371     -           1         
Pixel_1_RNO                                                          SB_LUT4      I3       In      -         34.299      -         
Pixel_1_RNO                                                          SB_LUT4      O        Out     0.316     34.615      -         
Pixel_0_sqmuxa                                                       Net          -        -       1.507     -           1         
Pixel_1                                                              SB_DFF       D        In      -         36.122      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 36.227 is 10.547(29.1%) logic and 25.680(70.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      30.831
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         30.726

    - Propagation time:                      36.122
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.396

    Number of logic level(s):                34
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                             SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                             Net          -        -       0.834     -           5         
un5_visibley_cry_0_c                                                 SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                 SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                 SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                 SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                 SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                 SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                 SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                 SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                 SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                 SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                 SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                 SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                 SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                 SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                 SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                 SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                 SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                 SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                   Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un26_sum                        Net          -        -       1.371     -           2         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         6.180       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.437       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIKTS5        SB_LUT4      I3       In      -         6.963       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIKTS5        SB_LUT4      O        Out     0.316     7.279       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIKTS5        Net          -        -       1.371     -           4         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI8RPB        SB_LUT4      I0       In      -         8.650       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI8RPB        SB_LUT4      O        Out     0.449     9.099       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI8RPB        Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I0       In      -         10.004      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.258     10.261      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c_RNI9A4I        SB_LUT4      I1       In      -         10.647      -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c_RNI9A4I        SB_LUT4      O        Out     0.400     11.047      -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c_RNI9A4I        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c_RNI9A4I_0      SB_LUT4      I0       In      -         12.418      -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c_RNI9A4I_0      SB_LUT4      O        Out     0.449     12.867      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         13.772      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     14.029      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIJANU1       SB_LUT4      I3       In      -         14.415      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIJANU1       SB_LUT4      O        Out     0.316     14.731      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIJANU1       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIF4514       SB_LUT4      I0       In      -         16.102      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIF4514       SB_LUT4      O        Out     0.449     16.551      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI8C364       SB_LUT4      I0       In      -         17.922      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI8C364       SB_LUT4      O        Out     0.449     18.370      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI8C364       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI8C364_0     SB_LUT4      I0       In      -         19.741      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI8C364_0     SB_LUT4      O        Out     0.449     20.190      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         21.095      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     21.353      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNII8QJ8       SB_LUT4      I3       In      -         21.739      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNII8QJ8       SB_LUT4      O        Out     0.316     22.054      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNII8QJ8       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNII8QJ8_0     SB_LUT4      I0       In      -         23.425      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNII8QJ8_0     SB_LUT4      O        Out     0.449     23.874      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         24.779      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     25.037      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIAHAFH       SB_LUT4      I3       In      -         25.422      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIAHAFH       SB_LUT4      O        Out     0.316     25.738      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIAHAFH       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         27.109      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     27.558      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         28.463      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     28.720      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI0NKJ21      SB_LUT4      I3       In      -         29.106      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI0NKJ21      SB_LUT4      O        Out     0.316     29.422      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI0NKJ21      Net          -        -       1.371     -           2         
Pixel_1_RNO_9                                                        SB_LUT4      I3       In      -         30.793      -         
Pixel_1_RNO_9                                                        SB_LUT4      O        Out     0.316     31.109      -         
N_8                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                        SB_LUT4      I0       In      -         32.480      -         
Pixel_1_RNO_3                                                        SB_LUT4      O        Out     0.449     32.928      -         
un15_0_1                                                             Net          -        -       1.371     -           1         
Pixel_1_RNO                                                          SB_LUT4      I3       In      -         34.299      -         
Pixel_1_RNO                                                          SB_LUT4      O        Out     0.316     34.615      -         
Pixel_0_sqmuxa                                                       Net          -        -       1.507     -           1         
Pixel_1                                                              SB_DFF       D        In      -         36.122      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 36.227 is 10.547(29.1%) logic and 25.680(70.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      30.831
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         30.726

    - Propagation time:                      36.122
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.396

    Number of logic level(s):                34
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                             SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                             Net          -        -       0.834     -           5         
un5_visibley_cry_0_c                                                 SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                 SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                 SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                 SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                 SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                 SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                 SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                 SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                 SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                 SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                 SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                 SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                 SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                 SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                 SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                 SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                 SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                 SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                   Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un26_sum                        Net          -        -       1.371     -           2         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         6.180       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.437       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIKTS5        SB_LUT4      I3       In      -         6.963       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIKTS5        SB_LUT4      O        Out     0.316     7.279       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIKTS5        Net          -        -       1.371     -           4         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI8RPB        SB_LUT4      I0       In      -         8.650       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI8RPB        SB_LUT4      O        Out     0.449     9.099       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI8RPB        Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I0       In      -         10.004      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.258     10.261      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c_RNI9A4I        SB_LUT4      I1       In      -         10.647      -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c_RNI9A4I        SB_LUT4      O        Out     0.400     11.047      -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c_RNI9A4I        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c_RNI9A4I_0      SB_LUT4      I0       In      -         12.418      -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c_RNI9A4I_0      SB_LUT4      O        Out     0.449     12.867      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         13.772      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     14.029      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIJANU1       SB_LUT4      I3       In      -         14.415      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIJANU1       SB_LUT4      O        Out     0.316     14.731      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIJANU1       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIJANU1_0     SB_LUT4      I0       In      -         16.102      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIJANU1_0     SB_LUT4      O        Out     0.449     16.551      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         17.456      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     17.713      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI8C364       SB_LUT4      I3       In      -         18.099      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI8C364       SB_LUT4      O        Out     0.316     18.415      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI8C364       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_5_c_RNIRNK88       SB_LUT4      I0       In      -         19.786      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_5_c_RNIRNK88       SB_LUT4      O        Out     0.449     20.234      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNII8QJ8       SB_LUT4      I0       In      -         21.605      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNII8QJ8       SB_LUT4      O        Out     0.449     22.054      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNII8QJ8       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNII8QJ8_0     SB_LUT4      I0       In      -         23.425      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNII8QJ8_0     SB_LUT4      O        Out     0.449     23.874      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         24.779      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     25.037      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIAHAFH       SB_LUT4      I3       In      -         25.422      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIAHAFH       SB_LUT4      O        Out     0.316     25.738      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIAHAFH       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         27.109      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     27.558      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         28.463      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     28.720      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI0NKJ21      SB_LUT4      I3       In      -         29.106      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI0NKJ21      SB_LUT4      O        Out     0.316     29.422      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI0NKJ21      Net          -        -       1.371     -           2         
Pixel_1_RNO_9                                                        SB_LUT4      I3       In      -         30.793      -         
Pixel_1_RNO_9                                                        SB_LUT4      O        Out     0.316     31.109      -         
N_8                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                        SB_LUT4      I0       In      -         32.480      -         
Pixel_1_RNO_3                                                        SB_LUT4      O        Out     0.449     32.928      -         
un15_0_1                                                             Net          -        -       1.371     -           1         
Pixel_1_RNO                                                          SB_LUT4      I3       In      -         34.299      -         
Pixel_1_RNO                                                          SB_LUT4      O        Out     0.316     34.615      -         
Pixel_0_sqmuxa                                                       Net          -        -       1.507     -           1         
Pixel_1                                                              SB_DFF       D        In      -         36.122      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 36.227 is 10.547(29.1%) logic and 25.680(70.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      30.831
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         30.726

    - Propagation time:                      36.122
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.396

    Number of logic level(s):                34
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                             SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                             Net          -        -       0.834     -           5         
un5_visibley_cry_0_c                                                 SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                 SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                 SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                 SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                 SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                 SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                 SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                 SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                 SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                 SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                 SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                 SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                 SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                 SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                 SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                 SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                 SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                 SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                   Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un26_sum                        Net          -        -       1.371     -           2         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         6.180       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.437       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIKTS5        SB_LUT4      I3       In      -         6.963       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIKTS5        SB_LUT4      O        Out     0.316     7.279       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIKTS5        Net          -        -       1.371     -           4         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI8RPB        SB_LUT4      I0       In      -         8.650       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI8RPB        SB_LUT4      O        Out     0.449     9.099       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI8RPB        Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I0       In      -         10.004      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.258     10.261      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c_RNI9A4I        SB_LUT4      I1       In      -         10.647      -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c_RNI9A4I        SB_LUT4      O        Out     0.400     11.047      -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c_RNI9A4I        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c_RNI9A4I_0      SB_LUT4      I0       In      -         12.418      -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c_RNI9A4I_0      SB_LUT4      O        Out     0.449     12.867      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         13.772      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     14.029      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIJANU1       SB_LUT4      I3       In      -         14.415      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIJANU1       SB_LUT4      O        Out     0.316     14.731      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIJANU1       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIJANU1_0     SB_LUT4      I0       In      -         16.102      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIJANU1_0     SB_LUT4      O        Out     0.449     16.551      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         17.456      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     17.713      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI8C364       SB_LUT4      I3       In      -         18.099      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI8C364       SB_LUT4      O        Out     0.316     18.415      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI8C364       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI8C364_0     SB_LUT4      I0       In      -         19.786      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI8C364_0     SB_LUT4      O        Out     0.449     20.234      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         21.139      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     21.397      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNII8QJ8       SB_LUT4      I3       In      -         21.783      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNII8QJ8       SB_LUT4      O        Out     0.316     22.099      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNII8QJ8       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICCK1H       SB_LUT4      I0       In      -         23.470      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICCK1H       SB_LUT4      O        Out     0.449     23.918      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIAHAFH       SB_LUT4      I0       In      -         25.289      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIAHAFH       SB_LUT4      O        Out     0.449     25.738      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIAHAFH       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         27.109      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     27.558      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         28.463      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     28.720      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI0NKJ21      SB_LUT4      I3       In      -         29.106      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI0NKJ21      SB_LUT4      O        Out     0.316     29.422      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI0NKJ21      Net          -        -       1.371     -           2         
Pixel_1_RNO_9                                                        SB_LUT4      I3       In      -         30.793      -         
Pixel_1_RNO_9                                                        SB_LUT4      O        Out     0.316     31.109      -         
N_8                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                        SB_LUT4      I0       In      -         32.480      -         
Pixel_1_RNO_3                                                        SB_LUT4      O        Out     0.449     32.928      -         
un15_0_1                                                             Net          -        -       1.371     -           1         
Pixel_1_RNO                                                          SB_LUT4      I3       In      -         34.299      -         
Pixel_1_RNO                                                          SB_LUT4      O        Out     0.316     34.615      -         
Pixel_0_sqmuxa                                                       Net          -        -       1.507     -           1         
Pixel_1                                                              SB_DFF       D        In      -         36.122      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 36.227 is 10.547(29.1%) logic and 25.680(70.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             1 use
SB_CARRY        85 uses
SB_DFF          13 uses
SB_DFFE         10 uses
SB_GB           1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         139 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   23 (1%)
Total load per clock:
   PixelClock_PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 139 (10%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 139 = 139 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 37MB peak: 79MB)

Process took 0h:00m:05s realtime, 0h:00m:04s cputime
# Wed Jun 17 17:18:20 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 13 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance VGAClock.PixelClock_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance VGAClock.PixelClock_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	139
    Number of DFFs      	:	23
    Number of Carrys    	:	85
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	4
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	144
    Number of DFFs      	:	23
    Number of Carrys    	:	85

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	13
        LUT, DFF and CARRY	:	10
    Combinational LogicCells
        Only LUT         	:	63
        CARRY Only       	:	17
        LUT with CARRY   	:	58
    LogicCells                  :	161/1280
    PLBs                        :	26/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 17.5 (sec)

Final Design Statistics
    Number of LUTs      	:	144
    Number of DFFs      	:	23
    Number of Carrys    	:	85
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	161/1280
    PLBs                        :	26/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 32.44 MHz
Clock: VGAClock.PixelClock_inst/PLLOUTCORE | Frequency: 37.97 MHz | Target: 152.04 MHz
Clock: VGAClock.PixelClock_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 152.04 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 19.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 336
used logic cells: 161
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 336
used logic cells: 161
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTGLOBAL
Read device time: 3
I1209: Started routing
I1223: Total Nets : 242 
I1212: Iteration  1 :    38 unrouted : 0 seconds
I1212: Iteration  2 :    14 unrouted : 0 seconds
I1212: Iteration  3 :    12 unrouted : 0 seconds
I1212: Iteration  4 :    12 unrouted : 0 seconds
I1212: Iteration  5 :    10 unrouted : 0 seconds
I1212: Iteration  6 :    10 unrouted : 0 seconds
I1212: Iteration  7 :    10 unrouted : 0 seconds
I1212: Iteration  8 :    10 unrouted : 0 seconds
I1212: Iteration  9 :    10 unrouted : 0 seconds
I1212: Iteration 10 :    10 unrouted : 0 seconds
I1212: Iteration 11 :    10 unrouted : 0 seconds
I1212: Iteration 12 :    10 unrouted : 0 seconds
I1212: Iteration 13 :    10 unrouted : 0 seconds
I1212: Iteration 14 :    10 unrouted : 0 seconds
I1212: Iteration 15 :    10 unrouted : 1 seconds
I1212: Iteration 16 :    10 unrouted : 0 seconds
I1212: Iteration 17 :    10 unrouted : 0 seconds
I1212: Iteration 18 :     8 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 9 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 4 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PixelClock.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":146:18:146:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":147:18:147:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":148:18:148:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":4:7:4:20|Synthesizing work.pixelclock_pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pixelclock_pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input extfeedback of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 0 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 1 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 2 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 3 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 4 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 5 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 6 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 7 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input latchinputvalue of instance PixelClock_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input sdi of instance PixelClock_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input sclk of instance PixelClock_inst is floating
Post processing for work.simplevga.vga
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":78:8:78:9|Register bit Reset is always 1, optimizing ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 37MB peak: 38MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:21:30 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:21:31 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:21:31 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:21:32 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 60MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)



@S |Clock Summary
****************

Start                                       Requested     Requested     Clock                                   Clock                
Clock                                       Frequency     Period        Type                                    Group                
-------------------------------------------------------------------------------------------------------------------------------------
PixelClock_PLL|PLLOUTCORE_derived_clock     211.3 MHz     4.733         derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz                        45.1 MHz      22.189        inferred                                Autoconstr_clkgroup_0
System                                      1.0 MHz       1000.000      system                                  system_clkgroup      
=====================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 43MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:21:33 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 78MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":122:27:122:41|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":122:56:122:70|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -5.10ns		 139 /        23
   2		0h:00m:02s		    -4.10ns		 139 /        23
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -3.70ns		 139 /        23
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -3.70ns		 139 /        23
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":68:4:68:11|SB_GB inserted on the net PixelClock.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element              Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------------
@K:CKID0001       VGAClock.PixelClock_inst     SB_PLL40_CORE          23         beamY[0]       
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 78MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 79MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 29.27ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PixelClock_PLL|PLLOUTCORE_derived_clock with period 29.27ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jun 17 17:21:38 2015
#


Top view:               SimpleVGA
Requested Frequency:    34.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -5.165

                                            Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                              Frequency     Frequency     Period        Period        Slack       Type                                    Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PixelClock_PLL|PLLOUTCORE_derived_clock     34.2 MHz      29.0 MHz      29.270        34.435        -5.165      derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz                        34.2 MHz      NA            29.270        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
=============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PixelClock_PLL|PLLOUTCORE_derived_clock  PixelClock_PLL|PLLOUTCORE_derived_clock  |  29.270      -5.165  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PixelClock_PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                                     Arrival           
Instance     Reference                                   Type        Pin     Net          Time        Slack 
             Clock                                                                                          
------------------------------------------------------------------------------------------------------------
beamY[1]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[1]     0.540       -5.165
beamY[2]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[2]     0.540       -5.025
beamY[3]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[3]     0.540       -4.885
beamY[4]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[4]     0.540       -4.745
beamY[5]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[5]     0.540       -4.604
beamY[6]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[6]     0.540       -4.464
beamY[9]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[9]     0.540       -4.439
beamY[7]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[7]     0.540       -4.324
beamY[8]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[8]     0.540       -4.184
beamX[1]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      Q       beamX[1]     0.540       1.401 
============================================================================================================


Ending Points with Worst Slack
******************************

             Starting                                                                           Required           
Instance     Reference                                   Type        Pin     Net                Time         Slack 
             Clock                                                                                                 
-------------------------------------------------------------------------------------------------------------------
Pixel_1      PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       Pixel_0_sqmuxa     29.165       -5.165
VSync_1      PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       un1_beamy_i        29.165       19.968
beamX[2]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[2]         29.165       21.563
beamX[4]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[4]         29.165       21.563
beamX[6]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[6]         29.165       21.563
beamX[7]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[7]         29.165       21.563
beamX[8]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[8]         29.165       21.563
beamY[4]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[4]         29.165       21.563
beamY[6]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[6]         29.165       21.563
beamY[7]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[7]         29.165       21.563
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      29.270
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.165

    - Propagation time:                      34.330
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.165

    Number of logic level(s):                32
    Starting point:                          beamY[1] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                              Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
beamY[1]                                                          SB_DFFE      Q        Out     0.540     0.540       -         
beamY[1]                                                          Net          -        -       0.834     -           6         
un5_visibley_cry_1_c                                              SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_1_c                                              SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_1                                                Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                              SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_2_c                                              SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_2                                                Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                              SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_3_c                                              SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_3                                                Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                              SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_4_c                                              SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_4                                                Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                              SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_5_c                                              SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_5                                                Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                              SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_6_c                                              SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_6                                                Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                              SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_7_c                                              SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_7                                                Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                              SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_8_c                                              SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_8                                                Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                      SB_LUT4      I3       In      -         2.999       -         
un5_visibley_cry_8_c_RNI3O5C                                      SB_LUT4      O        Out     0.316     3.314       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_axb_3                  Net          -        -       1.371     -           3         
un5_visibley_cry_8_c_RNI3O5C_0                                    SB_LUT4      I0       In      -         4.686       -         
un5_visibley_cry_8_c_RNI3O5C_0                                    SB_LUT4      O        Out     0.449     5.134       -         
un5_visibley_cry_8_c_RNI3O5C_0                                    Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         6.039       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.297       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         6.311       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.437       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         6.823       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     7.272       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         8.177       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     8.406       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB        SB_LUT4      I1       In      -         8.792       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB        SB_LUT4      O        Out     0.400     9.191       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB        Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB_0      SB_LUT4      I0       In      -         10.562      -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB_0      SB_LUT4      O        Out     0.449     11.011      -         
un1_beamY_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         11.916      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     12.174      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF        SB_LUT4      I3       In      -         12.560      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF        SB_LUT4      O        Out     0.316     12.875      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF        Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF_0      SB_LUT4      I0       In      -         14.246      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF_0      SB_LUT4      O        Out     0.449     14.695      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         15.600      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.858      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02       SB_LUT4      I3       In      -         16.244      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02       SB_LUT4      O        Out     0.316     16.559      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02       Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02_0     SB_LUT4      I0       In      -         17.930      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02_0     SB_LUT4      O        Out     0.449     18.379      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         19.284      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     19.541      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4       SB_LUT4      I3       In      -         19.927      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4       SB_LUT4      O        Out     0.316     20.243      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4       Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4_0     SB_LUT4      I0       In      -         21.614      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4_0     SB_LUT4      O        Out     0.449     22.063      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         22.968      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     23.225      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIMJVO8       SB_LUT4      I3       In      -         23.611      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIMJVO8       SB_LUT4      O        Out     0.316     23.927      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIMJVO8       Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIS657H       SB_LUT4      I0       In      -         25.298      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIS657H       SB_LUT4      O        Out     0.449     25.747      -         
un1_beamY_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIVNQFH       SB_LUT4      I0       In      -         27.118      -         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIVNQFH       SB_LUT4      O        Out     0.449     27.567      -         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIVNQFH       Net          -        -       1.371     -           2         
Pixel_1_RNO_7                                                     SB_LUT4      I3       In      -         28.938      -         
Pixel_1_RNO_7                                                     SB_LUT4      O        Out     0.316     29.253      -         
N_8                                                               Net          -        -       1.371     -           1         
Pixel_1_RNO_2                                                     SB_LUT4      I0       In      -         30.624      -         
Pixel_1_RNO_2                                                     SB_LUT4      O        Out     0.449     31.073      -         
un14_0_1                                                          Net          -        -       1.371     -           1         
Pixel_1_RNO                                                       SB_LUT4      I2       In      -         32.444      -         
Pixel_1_RNO                                                       SB_LUT4      O        Out     0.379     32.823      -         
Pixel_0_sqmuxa                                                    Net          -        -       1.507     -           1         
Pixel_1                                                           SB_DFF       D        In      -         34.330      -         
================================================================================================================================
Total path delay (propagation time + setup) of 34.435 is 10.140(29.4%) logic and 24.295(70.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      29.270
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.165

    - Propagation time:                      34.316
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.152

    Number of logic level(s):                33
    Starting point:                          beamY[1] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                              Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
beamY[1]                                                          SB_DFFE      Q        Out     0.540     0.540       -         
beamY[1]                                                          Net          -        -       0.834     -           6         
un5_visibley_cry_1_c                                              SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_1_c                                              SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_1                                                Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                              SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_2_c                                              SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_2                                                Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                              SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_3_c                                              SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_3                                                Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                              SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_4_c                                              SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_4                                                Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                              SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_5_c                                              SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_5                                                Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                              SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_6_c                                              SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_6                                                Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                              SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_7_c                                              SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_7                                                Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                              SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_8_c                                              SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_8                                                Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                      SB_LUT4      I3       In      -         2.999       -         
un5_visibley_cry_8_c_RNI3O5C                                      SB_LUT4      O        Out     0.316     3.314       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_axb_3                  Net          -        -       1.371     -           3         
un5_visibley_cry_8_c_RNI3O5C_0                                    SB_LUT4      I0       In      -         4.686       -         
un5_visibley_cry_8_c_RNI3O5C_0                                    SB_LUT4      O        Out     0.449     5.134       -         
un5_visibley_cry_8_c_RNI3O5C_0                                    Net          -        -       1.371     -           2         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_2_c_RNISKOM        SB_LUT4      I1       In      -         6.505       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_2_c_RNISKOM        SB_LUT4      O        Out     0.400     6.905       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_2_c_RNISKOM        Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     I0       In      -         7.810       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.258     8.068       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.014     -           2         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_5_c                SB_CARRY     CI       In      -         8.082       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_5_c                SB_CARRY     CO       Out     0.126     8.208       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_5                  Net          -        -       0.014     -           2         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CI       In      -         8.222       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.126     8.348       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB        SB_LUT4      I1       In      -         8.734       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB        SB_LUT4      O        Out     0.400     9.134       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB        Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB_0      SB_LUT4      I0       In      -         10.505      -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB_0      SB_LUT4      O        Out     0.449     10.953      -         
un1_beamY_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         11.858      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     12.116      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF        SB_LUT4      I3       In      -         12.502      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF        SB_LUT4      O        Out     0.316     12.818      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF        Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF_0      SB_LUT4      I0       In      -         14.188      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF_0      SB_LUT4      O        Out     0.449     14.637      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         15.542      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.800      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02       SB_LUT4      I3       In      -         16.186      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02       SB_LUT4      O        Out     0.316     16.501      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02       Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02_0     SB_LUT4      I0       In      -         17.872      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02_0     SB_LUT4      O        Out     0.449     18.321      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         19.226      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     19.484      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4       SB_LUT4      I3       In      -         19.870      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4       SB_LUT4      O        Out     0.316     20.185      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4       Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4_0     SB_LUT4      I0       In      -         21.556      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4_0     SB_LUT4      O        Out     0.449     22.005      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         22.910      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     23.168      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIMJVO8       SB_LUT4      I3       In      -         23.554      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIMJVO8       SB_LUT4      O        Out     0.316     23.869      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIMJVO8       Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         25.240      -         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     25.689      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_i[7]                   Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         26.594      -         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     26.852      -         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIVNQFH       SB_LUT4      I3       In      -         27.238      -         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIVNQFH       SB_LUT4      O        Out     0.316     27.553      -         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIVNQFH       Net          -        -       1.371     -           2         
Pixel_1_RNO_7                                                     SB_LUT4      I3       In      -         28.924      -         
Pixel_1_RNO_7                                                     SB_LUT4      O        Out     0.316     29.240      -         
N_8                                                               Net          -        -       1.371     -           1         
Pixel_1_RNO_2                                                     SB_LUT4      I0       In      -         30.611      -         
Pixel_1_RNO_2                                                     SB_LUT4      O        Out     0.449     31.060      -         
un14_0_1                                                          Net          -        -       1.371     -           1         
Pixel_1_RNO                                                       SB_LUT4      I2       In      -         32.431      -         
Pixel_1_RNO                                                       SB_LUT4      O        Out     0.379     32.809      -         
Pixel_0_sqmuxa                                                    Net          -        -       1.507     -           1         
Pixel_1                                                           SB_DFF       D        In      -         34.316      -         
================================================================================================================================
Total path delay (propagation time + setup) of 34.421 is 10.112(29.4%) logic and 24.309(70.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      29.270
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.165

    - Propagation time:                      34.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.121

    Number of logic level(s):                31
    Starting point:                          beamY[1] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                              Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
beamY[1]                                                          SB_DFFE      Q        Out     0.540     0.540       -         
beamY[1]                                                          Net          -        -       0.834     -           6         
un5_visibley_cry_1_c                                              SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_1_c                                              SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_1                                                Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                              SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_2_c                                              SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_2                                                Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                              SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_3_c                                              SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_3                                                Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                              SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_4_c                                              SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_4                                                Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                              SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_5_c                                              SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_5                                                Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                              SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_6_c                                              SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_6                                                Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                              SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_7_c                                              SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_7                                                Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                              SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_8_c                                              SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_8                                                Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                      SB_LUT4      I3       In      -         2.999       -         
un5_visibley_cry_8_c_RNI3O5C                                      SB_LUT4      O        Out     0.316     3.314       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_axb_3                  Net          -        -       1.371     -           3         
un5_visibley_cry_8_c_RNI3O5C_0                                    SB_LUT4      I0       In      -         4.686       -         
un5_visibley_cry_8_c_RNI3O5C_0                                    SB_LUT4      O        Out     0.449     5.134       -         
un5_visibley_cry_8_c_RNI3O5C_0                                    Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         6.039       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.297       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         6.311       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.437       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         6.823       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     7.272       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         8.177       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     8.406       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB        SB_LUT4      I1       In      -         8.792       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB        SB_LUT4      O        Out     0.400     9.191       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB        Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB_0      SB_LUT4      I0       In      -         10.562      -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB_0      SB_LUT4      O        Out     0.449     11.011      -         
un1_beamY_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         11.916      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     12.174      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF        SB_LUT4      I3       In      -         12.560      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF        SB_LUT4      O        Out     0.316     12.875      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF        Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIVBNM1       SB_LUT4      I0       In      -         14.246      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIVBNM1       SB_LUT4      O        Out     0.449     14.695      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_axb_7                  Net          -        -       1.371     -           1         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02       SB_LUT4      I0       In      -         16.066      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02       SB_LUT4      O        Out     0.449     16.515      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02       Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02_0     SB_LUT4      I0       In      -         17.886      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02_0     SB_LUT4      O        Out     0.449     18.335      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         19.240      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     19.497      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4       SB_LUT4      I3       In      -         19.883      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4       SB_LUT4      O        Out     0.316     20.199      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4       Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4_0     SB_LUT4      I0       In      -         21.570      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4_0     SB_LUT4      O        Out     0.449     22.019      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         22.924      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     23.181      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIMJVO8       SB_LUT4      I3       In      -         23.567      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIMJVO8       SB_LUT4      O        Out     0.316     23.883      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIMJVO8       Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIS657H       SB_LUT4      I0       In      -         25.254      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIS657H       SB_LUT4      O        Out     0.449     25.703      -         
un1_beamY_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIVNQFH       SB_LUT4      I0       In      -         27.073      -         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIVNQFH       SB_LUT4      O        Out     0.449     27.522      -         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIVNQFH       Net          -        -       1.371     -           2         
Pixel_1_RNO_7                                                     SB_LUT4      I3       In      -         28.893      -         
Pixel_1_RNO_7                                                     SB_LUT4      O        Out     0.316     29.209      -         
N_8                                                               Net          -        -       1.371     -           1         
Pixel_1_RNO_2                                                     SB_LUT4      I0       In      -         30.580      -         
Pixel_1_RNO_2                                                     SB_LUT4      O        Out     0.449     31.029      -         
un14_0_1                                                          Net          -        -       1.371     -           1         
Pixel_1_RNO                                                       SB_LUT4      I2       In      -         32.400      -         
Pixel_1_RNO                                                       SB_LUT4      O        Out     0.379     32.778      -         
Pixel_0_sqmuxa                                                    Net          -        -       1.507     -           1         
Pixel_1                                                           SB_DFF       D        In      -         34.285      -         
================================================================================================================================
Total path delay (propagation time + setup) of 34.391 is 10.016(29.1%) logic and 24.375(70.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      29.270
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.165

    - Propagation time:                      34.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.121

    Number of logic level(s):                31
    Starting point:                          beamY[1] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                              Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
beamY[1]                                                          SB_DFFE      Q        Out     0.540     0.540       -         
beamY[1]                                                          Net          -        -       0.834     -           6         
un5_visibley_cry_1_c                                              SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_1_c                                              SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_1                                                Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                              SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_2_c                                              SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_2                                                Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                              SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_3_c                                              SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_3                                                Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                              SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_4_c                                              SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_4                                                Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                              SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_5_c                                              SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_5                                                Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                              SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_6_c                                              SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_6                                                Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                              SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_7_c                                              SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_7                                                Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                              SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_8_c                                              SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_8                                                Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                      SB_LUT4      I3       In      -         2.999       -         
un5_visibley_cry_8_c_RNI3O5C                                      SB_LUT4      O        Out     0.316     3.314       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_axb_3                  Net          -        -       1.371     -           3         
un5_visibley_cry_8_c_RNI3O5C_0                                    SB_LUT4      I0       In      -         4.686       -         
un5_visibley_cry_8_c_RNI3O5C_0                                    SB_LUT4      O        Out     0.449     5.134       -         
un5_visibley_cry_8_c_RNI3O5C_0                                    Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         6.039       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.297       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         6.311       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.437       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         6.823       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     7.272       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         8.177       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     8.406       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB        SB_LUT4      I1       In      -         8.792       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB        SB_LUT4      O        Out     0.400     9.191       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB        Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB_0      SB_LUT4      I0       In      -         10.562      -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB_0      SB_LUT4      O        Out     0.449     11.011      -         
un1_beamY_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         11.916      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     12.174      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF        SB_LUT4      I3       In      -         12.560      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF        SB_LUT4      O        Out     0.316     12.875      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF        Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF_0      SB_LUT4      I0       In      -         14.246      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF_0      SB_LUT4      O        Out     0.449     14.695      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         15.600      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.858      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02       SB_LUT4      I3       In      -         16.244      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02       SB_LUT4      O        Out     0.316     16.559      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02       Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_5_c_RNIQ5N04       SB_LUT4      I0       In      -         17.930      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_5_c_RNIQ5N04       SB_LUT4      O        Out     0.449     18.379      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_axb_7                  Net          -        -       1.371     -           1         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4       SB_LUT4      I0       In      -         19.750      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4       SB_LUT4      O        Out     0.449     20.199      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4       Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4_0     SB_LUT4      I0       In      -         21.570      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4_0     SB_LUT4      O        Out     0.449     22.019      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         22.924      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     23.181      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIMJVO8       SB_LUT4      I3       In      -         23.567      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIMJVO8       SB_LUT4      O        Out     0.316     23.883      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIMJVO8       Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIS657H       SB_LUT4      I0       In      -         25.254      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIS657H       SB_LUT4      O        Out     0.449     25.703      -         
un1_beamY_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIVNQFH       SB_LUT4      I0       In      -         27.073      -         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIVNQFH       SB_LUT4      O        Out     0.449     27.522      -         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIVNQFH       Net          -        -       1.371     -           2         
Pixel_1_RNO_7                                                     SB_LUT4      I3       In      -         28.893      -         
Pixel_1_RNO_7                                                     SB_LUT4      O        Out     0.316     29.209      -         
N_8                                                               Net          -        -       1.371     -           1         
Pixel_1_RNO_2                                                     SB_LUT4      I0       In      -         30.580      -         
Pixel_1_RNO_2                                                     SB_LUT4      O        Out     0.449     31.029      -         
un14_0_1                                                          Net          -        -       1.371     -           1         
Pixel_1_RNO                                                       SB_LUT4      I2       In      -         32.400      -         
Pixel_1_RNO                                                       SB_LUT4      O        Out     0.379     32.778      -         
Pixel_0_sqmuxa                                                    Net          -        -       1.507     -           1         
Pixel_1                                                           SB_DFF       D        In      -         34.285      -         
================================================================================================================================
Total path delay (propagation time + setup) of 34.391 is 10.016(29.1%) logic and 24.375(70.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      29.270
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.165

    - Propagation time:                      34.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.121

    Number of logic level(s):                31
    Starting point:                          beamY[1] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                              Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
beamY[1]                                                          SB_DFFE      Q        Out     0.540     0.540       -         
beamY[1]                                                          Net          -        -       0.834     -           6         
un5_visibley_cry_1_c                                              SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_1_c                                              SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_1                                                Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                              SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_2_c                                              SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_2                                                Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                              SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_3_c                                              SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_3                                                Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                              SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_4_c                                              SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_4                                                Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                              SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_5_c                                              SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_5                                                Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                              SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_6_c                                              SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_6                                                Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                              SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_7_c                                              SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_7                                                Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                              SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_8_c                                              SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_8                                                Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                      SB_LUT4      I3       In      -         2.999       -         
un5_visibley_cry_8_c_RNI3O5C                                      SB_LUT4      O        Out     0.316     3.314       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_axb_3                  Net          -        -       1.371     -           3         
un5_visibley_cry_8_c_RNI3O5C_0                                    SB_LUT4      I0       In      -         4.686       -         
un5_visibley_cry_8_c_RNI3O5C_0                                    SB_LUT4      O        Out     0.449     5.134       -         
un5_visibley_cry_8_c_RNI3O5C_0                                    Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         6.039       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.297       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         6.311       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.437       -         
un1_beamY_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         6.823       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     7.272       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         8.177       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     8.406       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB        SB_LUT4      I1       In      -         8.792       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB        SB_LUT4      O        Out     0.400     9.191       -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB        Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB_0      SB_LUT4      I0       In      -         10.562      -         
un1_beamY_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMEJB_0      SB_LUT4      O        Out     0.449     11.011      -         
un1_beamY_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         11.916      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     12.174      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF        SB_LUT4      I3       In      -         12.560      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF        SB_LUT4      O        Out     0.316     12.875      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF        Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF_0      SB_LUT4      I0       In      -         14.246      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIISVF_0      SB_LUT4      O        Out     0.449     14.695      -         
un1_beamY_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         15.600      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.858      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02       SB_LUT4      I3       In      -         16.244      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02       SB_LUT4      O        Out     0.316     16.559      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02       Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02_0     SB_LUT4      I0       In      -         17.930      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIVMD02_0     SB_LUT4      O        Out     0.449     18.379      -         
un1_beamY_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         19.284      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     19.541      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4       SB_LUT4      I3       In      -         19.927      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4       SB_LUT4      O        Out     0.316     20.243      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIOPKG4       Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_5_c_RNIHBHM8       SB_LUT4      I0       In      -         21.614      -         
un1_beamY_if_generate_plus\.mult1_un61_sum_cry_5_c_RNIHBHM8       SB_LUT4      O        Out     0.449     22.063      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_axb_7                  Net          -        -       1.371     -           1         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIMJVO8       SB_LUT4      I0       In      -         23.434      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIMJVO8       SB_LUT4      O        Out     0.449     23.883      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIMJVO8       Net          -        -       1.371     -           8         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIS657H       SB_LUT4      I0       In      -         25.254      -         
un1_beamY_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIS657H       SB_LUT4      O        Out     0.449     25.703      -         
un1_beamY_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIVNQFH       SB_LUT4      I0       In      -         27.073      -         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIVNQFH       SB_LUT4      O        Out     0.449     27.522      -         
un1_beamY_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIVNQFH       Net          -        -       1.371     -           2         
Pixel_1_RNO_7                                                     SB_LUT4      I3       In      -         28.893      -         
Pixel_1_RNO_7                                                     SB_LUT4      O        Out     0.316     29.209      -         
N_8                                                               Net          -        -       1.371     -           1         
Pixel_1_RNO_2                                                     SB_LUT4      I0       In      -         30.580      -         
Pixel_1_RNO_2                                                     SB_LUT4      O        Out     0.449     31.029      -         
un14_0_1                                                          Net          -        -       1.371     -           1         
Pixel_1_RNO                                                       SB_LUT4      I2       In      -         32.400      -         
Pixel_1_RNO                                                       SB_LUT4      O        Out     0.379     32.778      -         
Pixel_0_sqmuxa                                                    Net          -        -       1.507     -           1         
Pixel_1                                                           SB_DFF       D        In      -         34.285      -         
================================================================================================================================
Total path delay (propagation time + setup) of 34.391 is 10.016(29.1%) logic and 24.375(70.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             1 use
SB_CARRY        85 uses
SB_DFF          13 uses
SB_DFFE         10 uses
SB_GB           1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         132 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   23 (1%)
Total load per clock:
   PixelClock_PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 132 (10%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 132 = 132 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 37MB peak: 79MB)

Process took 0h:00m:05s realtime, 0h:00m:04s cputime
# Wed Jun 17 17:21:38 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 13 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance VGAClock.PixelClock_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance VGAClock.PixelClock_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	132
    Number of DFFs      	:	23
    Number of Carrys    	:	85
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	4
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	137
    Number of DFFs      	:	23
    Number of Carrys    	:	85

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	7
        LUT, DFF and CARRY	:	16
    Combinational LogicCells
        Only LUT         	:	59
        CARRY Only       	:	14
        LUT with CARRY   	:	55
    LogicCells                  :	151/1280
    PLBs                        :	25/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.4 (sec)

Final Design Statistics
    Number of LUTs      	:	137
    Number of DFFs      	:	23
    Number of Carrys    	:	85
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	151/1280
    PLBs                        :	27/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 34.16 MHz
Clock: VGAClock.PixelClock_inst/PLLOUTCORE | Frequency: 42.72 MHz | Target: 160.15 MHz
Clock: VGAClock.PixelClock_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 160.15 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 16.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 348
used logic cells: 151
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 348
used logic cells: 151
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTGLOBAL
Read device time: 3
I1209: Started routing
I1223: Total Nets : 232 
I1212: Iteration  1 :    34 unrouted : 0 seconds
I1212: Iteration  2 :    13 unrouted : 1 seconds
I1212: Iteration  3 :     6 unrouted : 0 seconds
I1212: Iteration  4 :     6 unrouted : 0 seconds
I1212: Iteration  5 :     6 unrouted : 0 seconds
I1212: Iteration  6 :     6 unrouted : 0 seconds
I1212: Iteration  7 :     6 unrouted : 0 seconds
I1212: Iteration  8 :     6 unrouted : 0 seconds
I1212: Iteration  9 :     6 unrouted : 0 seconds
I1212: Iteration 10 :     6 unrouted : 0 seconds
I1212: Iteration 11 :     6 unrouted : 0 seconds
I1212: Iteration 12 :     6 unrouted : 0 seconds
I1212: Iteration 13 :     6 unrouted : 0 seconds
I1212: Iteration 14 :     6 unrouted : 0 seconds
I1212: Iteration 15 :     6 unrouted : 0 seconds
I1212: Iteration 16 :     6 unrouted : 0 seconds
I1212: Iteration 17 :     6 unrouted : 0 seconds
I1212: Iteration 18 :     6 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 4 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PixelClock.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":146:18:146:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":147:18:147:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":148:18:148:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":4:7:4:20|Synthesizing work.pixelclock_pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pixelclock_pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input extfeedback of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 0 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 1 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 2 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 3 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 4 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 5 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 6 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 7 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input latchinputvalue of instance PixelClock_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input sdi of instance PixelClock_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input sclk of instance PixelClock_inst is floating
Post processing for work.simplevga.vga
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":78:8:78:9|Register bit Reset is always 1, optimizing ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 37MB peak: 38MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:24:02 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:24:02 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:24:02 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:24:04 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 60MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)



@S |Clock Summary
****************

Start                                       Requested     Requested     Clock                                   Clock                
Clock                                       Frequency     Period        Type                                    Group                
-------------------------------------------------------------------------------------------------------------------------------------
PixelClock_PLL|PLLOUTCORE_derived_clock     187.5 MHz     5.333         derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz                        40.0 MHz      25.001        inferred                                Autoconstr_clkgroup_0
System                                      1.0 MHz       1000.000      system                                  system_clkgroup      
=====================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 43MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:24:04 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 78MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":122:56:122:70|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":122:27:122:41|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 78MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 78MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 78MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -5.16ns		 144 /        23
   2		0h:00m:02s		    -4.16ns		 144 /        23
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -3.76ns		 144 /        23
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -3.76ns		 144 /        23
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":68:4:68:11|SB_GB inserted on the net PixelClock.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 79MB peak: 79MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element              Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------------
@K:CKID0001       VGAClock.PixelClock_inst     SB_PLL40_CORE          23         beamY[0]       
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 79MB peak: 80MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 79MB peak: 80MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 79MB peak: 80MB)

@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 29.45ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PixelClock_PLL|PLLOUTCORE_derived_clock with period 29.45ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jun 17 17:24:10 2015
#


Top view:               SimpleVGA
Requested Frequency:    34.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -5.197

                                            Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                              Frequency     Frequency     Period        Period        Slack       Type                                    Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PixelClock_PLL|PLLOUTCORE_derived_clock     34.0 MHz      28.9 MHz      29.448        34.645        -5.197      derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz                        34.0 MHz      NA            29.448        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
=============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PixelClock_PLL|PLLOUTCORE_derived_clock  PixelClock_PLL|PLLOUTCORE_derived_clock  |  29.448      -5.197  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PixelClock_PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                                     Arrival           
Instance     Reference                                   Type        Pin     Net          Time        Slack 
             Clock                                                                                          
------------------------------------------------------------------------------------------------------------
beamY[0]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[0]     0.540       -5.197
beamY[1]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[1]     0.540       -5.057
beamY[2]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[2]     0.540       -4.916
beamY[3]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[3]     0.540       -4.776
beamY[4]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[4]     0.540       -4.636
beamY[5]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[5]     0.540       -4.496
beamY[6]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[6]     0.540       -4.356
beamY[9]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[9]     0.540       -4.330
beamY[7]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[7]     0.540       -4.215
beamY[8]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[8]     0.540       -4.075
============================================================================================================


Ending Points with Worst Slack
******************************

             Starting                                                                       Required           
Instance     Reference                                   Type        Pin     Net            Time         Slack 
             Clock                                                                                             
---------------------------------------------------------------------------------------------------------------
Pixel_1      PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       N_31_i         29.343       -5.197
beamX[2]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[2]     29.343       21.742
beamX[3]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[3]     29.343       21.742
beamX[4]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[4]     29.343       21.742
beamX[5]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[5]     29.343       21.742
beamX[6]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[6]     29.343       21.742
beamX[7]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[7]     29.343       21.742
beamX[8]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[8]     29.343       21.742
beamX[9]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[9]     29.343       21.777
beamY[9]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[9]     29.343       22.702
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      29.448
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.343

    - Propagation time:                      34.540
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.197

    Number of logic level(s):                33
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                             SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                             Net          -        -       0.834     -           5         
un5_visibley_cry_0_c                                                 SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                 SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                 SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                 SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                 SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                 SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                 SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                 SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                 SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                 SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                 SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                 SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                 SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                 SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                 SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                 SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                 SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                 SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                   Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_axb_3                  Net          -        -       1.371     -           3         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         6.180       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.437       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         6.963       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     7.412       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         8.317       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     8.546       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      I1       In      -         8.932       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      O        Out     0.400     9.332       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I_0      SB_LUT4      I0       In      -         10.703      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I_0      SB_LUT4      O        Out     0.449     11.151      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         12.056      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     12.314      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      I3       In      -         12.700      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      O        Out     0.316     13.015      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      I0       In      -         14.387      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      O        Out     0.449     14.835      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         15.740      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.998      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       SB_LUT4      I3       In      -         16.384      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       SB_LUT4      O        Out     0.316     16.699      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3_0     SB_LUT4      I0       In      -         18.070      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3_0     SB_LUT4      O        Out     0.449     18.519      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         19.424      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     19.682      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       SB_LUT4      I3       In      -         20.068      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       SB_LUT4      O        Out     0.316     20.383      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7_0     SB_LUT4      I0       In      -         21.754      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7_0     SB_LUT4      O        Out     0.449     22.203      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         23.108      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     23.366      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       SB_LUT4      I3       In      -         23.752      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       SB_LUT4      O        Out     0.316     24.067      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIGVOJT       SB_LUT4      I0       In      -         25.438      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIGVOJT       SB_LUT4      O        Out     0.449     25.887      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       SB_LUT4      I0       In      -         27.258      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       SB_LUT4      O        Out     0.449     27.707      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       Net          -        -       1.371     -           2         
Pixel_1_RNO_4                                                        SB_LUT4      I3       In      -         29.078      -         
Pixel_1_RNO_4                                                        SB_LUT4      O        Out     0.316     29.393      -         
N_8                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_0                                                        SB_LUT4      I0       In      -         30.764      -         
Pixel_1_RNO_0                                                        SB_LUT4      O        Out     0.449     31.213      -         
N_44                                                                 Net          -        -       1.371     -           1         
Pixel_1_RNO                                                          SB_LUT4      I0       In      -         32.584      -         
Pixel_1_RNO                                                          SB_LUT4      O        Out     0.449     33.033      -         
N_31_i                                                               Net          -        -       1.507     -           1         
Pixel_1                                                              SB_DFF       D        In      -         34.540      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 34.645 is 10.336(29.8%) logic and 24.309(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      29.448
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.343

    - Propagation time:                      34.526
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.183

    Number of logic level(s):                34
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                             SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                             Net          -        -       0.834     -           5         
un5_visibley_cry_0_c                                                 SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                 SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                 SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                 SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                 SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                 SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                 SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                 SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                 SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                 SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                 SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                 SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                 SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                 SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                 SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                 SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                 SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                 SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                   Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_axb_3                  Net          -        -       1.371     -           3         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       Net          -        -       1.371     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_2_c_RNILH0I        SB_LUT4      I1       In      -         6.646       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_2_c_RNILH0I        SB_LUT4      O        Out     0.400     7.045       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_2_c_RNILH0I        Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     I0       In      -         7.950       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.258     8.208       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_5_c                SB_CARRY     CI       In      -         8.222       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_5_c                SB_CARRY     CO       Out     0.126     8.348       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_5                  Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CI       In      -         8.362       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.126     8.488       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      I1       In      -         8.874       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      O        Out     0.400     9.274       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I_0      SB_LUT4      I0       In      -         10.645      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I_0      SB_LUT4      O        Out     0.449     11.094      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         11.999      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     12.256      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      I3       In      -         12.642      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      O        Out     0.316     12.958      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      I0       In      -         14.329      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      O        Out     0.449     14.778      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         15.682      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.940      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       SB_LUT4      I3       In      -         16.326      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       SB_LUT4      O        Out     0.316     16.642      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3_0     SB_LUT4      I0       In      -         18.013      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3_0     SB_LUT4      O        Out     0.449     18.461      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         19.366      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     19.624      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       SB_LUT4      I3       In      -         20.010      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       SB_LUT4      O        Out     0.316     20.326      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7_0     SB_LUT4      I0       In      -         21.697      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7_0     SB_LUT4      O        Out     0.449     22.145      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         23.050      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     23.308      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       SB_LUT4      I3       In      -         23.694      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       SB_LUT4      O        Out     0.316     24.009      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         25.380      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     25.829      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         26.734      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     26.992      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       SB_LUT4      I3       In      -         27.378      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       SB_LUT4      O        Out     0.316     27.693      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       Net          -        -       1.371     -           2         
Pixel_1_RNO_4                                                        SB_LUT4      I3       In      -         29.064      -         
Pixel_1_RNO_4                                                        SB_LUT4      O        Out     0.316     29.380      -         
N_8                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_0                                                        SB_LUT4      I0       In      -         30.751      -         
Pixel_1_RNO_0                                                        SB_LUT4      O        Out     0.449     31.200      -         
N_44                                                                 Net          -        -       1.371     -           1         
Pixel_1_RNO                                                          SB_LUT4      I0       In      -         32.571      -         
Pixel_1_RNO                                                          SB_LUT4      O        Out     0.449     33.020      -         
N_31_i                                                               Net          -        -       1.507     -           1         
Pixel_1                                                              SB_DFF       D        In      -         34.526      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 34.632 is 10.309(29.8%) logic and 24.323(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      29.448
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.343

    - Propagation time:                      34.496
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.152

    Number of logic level(s):                32
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                             SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                             Net          -        -       0.834     -           5         
un5_visibley_cry_0_c                                                 SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                 SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                 SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                 SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                 SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                 SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                 SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                 SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                 SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                 SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                 SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                 SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                 SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                 SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                 SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                 SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                 SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                 SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                   Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_axb_3                  Net          -        -       1.371     -           3         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         6.180       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.437       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         6.963       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     7.412       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         8.317       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     8.546       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      I1       In      -         8.932       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      O        Out     0.400     9.332       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I_0      SB_LUT4      I0       In      -         10.703      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I_0      SB_LUT4      O        Out     0.449     11.151      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         12.056      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     12.314      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      I3       In      -         12.700      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      O        Out     0.316     13.015      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_5_c_RNI0FUB3       SB_LUT4      I0       In      -         14.387      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_5_c_RNI0FUB3       SB_LUT4      O        Out     0.449     14.835      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       SB_LUT4      I0       In      -         16.206      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       SB_LUT4      O        Out     0.449     16.655      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3_0     SB_LUT4      I0       In      -         18.026      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3_0     SB_LUT4      O        Out     0.449     18.475      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         19.380      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     19.637      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       SB_LUT4      I3       In      -         20.023      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       SB_LUT4      O        Out     0.316     20.339      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7_0     SB_LUT4      I0       In      -         21.710      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7_0     SB_LUT4      O        Out     0.449     22.159      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         23.064      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     23.321      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       SB_LUT4      I3       In      -         23.707      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       SB_LUT4      O        Out     0.316     24.023      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIGVOJT       SB_LUT4      I0       In      -         25.394      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIGVOJT       SB_LUT4      O        Out     0.449     25.843      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       SB_LUT4      I0       In      -         27.214      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       SB_LUT4      O        Out     0.449     27.663      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       Net          -        -       1.371     -           2         
Pixel_1_RNO_4                                                        SB_LUT4      I3       In      -         29.034      -         
Pixel_1_RNO_4                                                        SB_LUT4      O        Out     0.316     29.349      -         
N_8                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_0                                                        SB_LUT4      I0       In      -         30.720      -         
Pixel_1_RNO_0                                                        SB_LUT4      O        Out     0.449     31.169      -         
N_44                                                                 Net          -        -       1.371     -           1         
Pixel_1_RNO                                                          SB_LUT4      I0       In      -         32.540      -         
Pixel_1_RNO                                                          SB_LUT4      O        Out     0.449     32.989      -         
N_31_i                                                               Net          -        -       1.507     -           1         
Pixel_1                                                              SB_DFF       D        In      -         34.496      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 34.601 is 10.212(29.5%) logic and 24.389(70.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      29.448
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.343

    - Propagation time:                      34.496
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.152

    Number of logic level(s):                32
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                             SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                             Net          -        -       0.834     -           5         
un5_visibley_cry_0_c                                                 SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                 SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                 SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                 SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                 SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                 SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                 SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                 SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                 SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                 SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                 SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                 SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                 SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                 SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                 SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                 SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                 SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                 SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                   Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_axb_3                  Net          -        -       1.371     -           3         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         6.180       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.437       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         6.963       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     7.412       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         8.317       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     8.546       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      I1       In      -         8.932       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      O        Out     0.400     9.332       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I_0      SB_LUT4      I0       In      -         10.703      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I_0      SB_LUT4      O        Out     0.449     11.151      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         12.056      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     12.314      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      I3       In      -         12.700      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      O        Out     0.316     13.015      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      I0       In      -         14.387      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      O        Out     0.449     14.835      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         15.740      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.998      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       SB_LUT4      I3       In      -         16.384      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       SB_LUT4      O        Out     0.316     16.699      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_5_c_RNIE5L17       SB_LUT4      I0       In      -         18.070      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_5_c_RNIE5L17       SB_LUT4      O        Out     0.449     18.519      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       SB_LUT4      I0       In      -         19.890      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       SB_LUT4      O        Out     0.449     20.339      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7_0     SB_LUT4      I0       In      -         21.710      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7_0     SB_LUT4      O        Out     0.449     22.159      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         23.064      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     23.321      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       SB_LUT4      I3       In      -         23.707      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       SB_LUT4      O        Out     0.316     24.023      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIGVOJT       SB_LUT4      I0       In      -         25.394      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIGVOJT       SB_LUT4      O        Out     0.449     25.843      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       SB_LUT4      I0       In      -         27.214      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       SB_LUT4      O        Out     0.449     27.663      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       Net          -        -       1.371     -           2         
Pixel_1_RNO_4                                                        SB_LUT4      I3       In      -         29.034      -         
Pixel_1_RNO_4                                                        SB_LUT4      O        Out     0.316     29.349      -         
N_8                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_0                                                        SB_LUT4      I0       In      -         30.720      -         
Pixel_1_RNO_0                                                        SB_LUT4      O        Out     0.449     31.169      -         
N_44                                                                 Net          -        -       1.371     -           1         
Pixel_1_RNO                                                          SB_LUT4      I0       In      -         32.540      -         
Pixel_1_RNO                                                          SB_LUT4      O        Out     0.449     32.989      -         
N_31_i                                                               Net          -        -       1.507     -           1         
Pixel_1                                                              SB_DFF       D        In      -         34.496      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 34.601 is 10.212(29.5%) logic and 24.389(70.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      29.448
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.343

    - Propagation time:                      34.496
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.152

    Number of logic level(s):                32
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                             SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                             Net          -        -       0.834     -           5         
un5_visibley_cry_0_c                                                 SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                 SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                 SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                 SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                 SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                 SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                 SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                 SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                 SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                 SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                 SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                 SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                 SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                 SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                 SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                 SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                 SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                 SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                   Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_axb_3                  Net          -        -       1.371     -           3         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         6.180       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.437       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         6.963       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     7.412       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         8.317       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     8.546       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      I1       In      -         8.932       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      O        Out     0.400     9.332       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I_0      SB_LUT4      I0       In      -         10.703      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I_0      SB_LUT4      O        Out     0.449     11.151      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         12.056      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     12.314      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      I3       In      -         12.700      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      O        Out     0.316     13.015      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      I0       In      -         14.387      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      O        Out     0.449     14.835      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         15.740      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.998      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       SB_LUT4      I3       In      -         16.384      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       SB_LUT4      O        Out     0.316     16.699      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3_0     SB_LUT4      I0       In      -         18.070      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3_0     SB_LUT4      O        Out     0.449     18.519      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         19.424      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     19.682      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       SB_LUT4      I3       In      -         20.068      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       SB_LUT4      O        Out     0.316     20.383      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_5_c_RNII7LJE       SB_LUT4      I0       In      -         21.754      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_5_c_RNII7LJE       SB_LUT4      O        Out     0.449     22.203      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       SB_LUT4      I0       In      -         23.574      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       SB_LUT4      O        Out     0.449     24.023      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIGVOJT       SB_LUT4      I0       In      -         25.394      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIGVOJT       SB_LUT4      O        Out     0.449     25.843      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       SB_LUT4      I0       In      -         27.214      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       SB_LUT4      O        Out     0.449     27.663      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       Net          -        -       1.371     -           2         
Pixel_1_RNO_4                                                        SB_LUT4      I3       In      -         29.034      -         
Pixel_1_RNO_4                                                        SB_LUT4      O        Out     0.316     29.349      -         
N_8                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_0                                                        SB_LUT4      I0       In      -         30.720      -         
Pixel_1_RNO_0                                                        SB_LUT4      O        Out     0.449     31.169      -         
N_44                                                                 Net          -        -       1.371     -           1         
Pixel_1_RNO                                                          SB_LUT4      I0       In      -         32.540      -         
Pixel_1_RNO                                                          SB_LUT4      O        Out     0.449     32.989      -         
N_31_i                                                               Net          -        -       1.507     -           1         
Pixel_1                                                              SB_DFF       D        In      -         34.496      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 34.601 is 10.212(29.5%) logic and 24.389(70.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 79MB peak: 80MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             1 use
SB_CARRY        86 uses
SB_DFF          13 uses
SB_DFFE         10 uses
SB_GB           1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         141 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   23 (1%)
Total load per clock:
   PixelClock_PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 141 (11%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 141 = 141 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 37MB peak: 80MB)

Process took 0h:00m:05s realtime, 0h:00m:04s cputime
# Wed Jun 17 17:24:10 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 14 seconds
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PixelClock.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":146:18:146:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":147:18:147:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":148:18:148:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":4:7:4:20|Synthesizing work.pixelclock_pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pixelclock_pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input extfeedback of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 0 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 1 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 2 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 3 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 4 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 5 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 6 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 7 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input latchinputvalue of instance PixelClock_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input sdi of instance PixelClock_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input sclk of instance PixelClock_inst is floating
Post processing for work.simplevga.vga
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":78:8:78:9|Register bit Reset is always 1, optimizing ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:25:20 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:25:21 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:25:21 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:25:22 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 60MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)



@S |Clock Summary
****************

Start                                       Requested     Requested     Clock                                   Clock                
Clock                                       Frequency     Period        Type                                    Group                
-------------------------------------------------------------------------------------------------------------------------------------
PixelClock_PLL|PLLOUTCORE_derived_clock     187.5 MHz     5.333         derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz                        40.0 MHz      25.001        inferred                                Autoconstr_clkgroup_0
System                                      1.0 MHz       1000.000      system                                  system_clkgroup      
=====================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 43MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:25:23 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 78MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":122:56:122:70|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":122:27:122:41|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 78MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 78MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 78MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -5.16ns		 144 /        23
   2		0h:00m:02s		    -4.16ns		 144 /        23
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -3.76ns		 144 /        23
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -3.76ns		 144 /        23
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":68:4:68:11|SB_GB inserted on the net PixelClock.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 79MB peak: 79MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element              Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------------
@K:CKID0001       VGAClock.PixelClock_inst     SB_PLL40_CORE          23         beamY[0]       
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 79MB peak: 80MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 79MB peak: 80MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 79MB peak: 80MB)

@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 29.45ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PixelClock_PLL|PLLOUTCORE_derived_clock with period 29.45ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jun 17 17:25:29 2015
#


Top view:               SimpleVGA
Requested Frequency:    34.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -5.197

                                            Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                              Frequency     Frequency     Period        Period        Slack       Type                                    Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PixelClock_PLL|PLLOUTCORE_derived_clock     34.0 MHz      28.9 MHz      29.448        34.645        -5.197      derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz                        34.0 MHz      NA            29.448        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
=============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PixelClock_PLL|PLLOUTCORE_derived_clock  PixelClock_PLL|PLLOUTCORE_derived_clock  |  29.448      -5.197  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PixelClock_PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                                     Arrival           
Instance     Reference                                   Type        Pin     Net          Time        Slack 
             Clock                                                                                          
------------------------------------------------------------------------------------------------------------
beamY[0]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[0]     0.540       -5.197
beamY[1]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[1]     0.540       -5.057
beamY[2]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[2]     0.540       -4.916
beamY[3]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[3]     0.540       -4.776
beamY[4]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[4]     0.540       -4.636
beamY[5]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[5]     0.540       -4.496
beamY[6]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[6]     0.540       -4.356
beamY[9]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[9]     0.540       -4.330
beamY[7]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[7]     0.540       -4.215
beamY[8]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[8]     0.540       -4.075
============================================================================================================


Ending Points with Worst Slack
******************************

             Starting                                                                       Required           
Instance     Reference                                   Type        Pin     Net            Time         Slack 
             Clock                                                                                             
---------------------------------------------------------------------------------------------------------------
Pixel_1      PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       N_31_i         29.343       -5.197
beamX[2]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[2]     29.343       21.742
beamX[3]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[3]     29.343       21.742
beamX[4]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[4]     29.343       21.742
beamX[5]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[5]     29.343       21.742
beamX[6]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[6]     29.343       21.742
beamX[7]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[7]     29.343       21.742
beamX[8]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[8]     29.343       21.742
beamX[9]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[9]     29.343       21.777
beamY[9]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[9]     29.343       22.702
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      29.448
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.343

    - Propagation time:                      34.540
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.197

    Number of logic level(s):                33
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                             SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                             Net          -        -       0.834     -           5         
un5_visibley_cry_0_c                                                 SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                 SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                 SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                 SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                 SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                 SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                 SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                 SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                 SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                 SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                 SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                 SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                 SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                 SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                 SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                 SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                 SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                 SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                   Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_axb_3                  Net          -        -       1.371     -           3         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         6.180       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.437       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         6.963       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     7.412       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         8.317       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     8.546       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      I1       In      -         8.932       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      O        Out     0.400     9.332       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I_0      SB_LUT4      I0       In      -         10.703      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I_0      SB_LUT4      O        Out     0.449     11.151      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         12.056      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     12.314      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      I3       In      -         12.700      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      O        Out     0.316     13.015      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      I0       In      -         14.387      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      O        Out     0.449     14.835      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         15.740      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.998      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       SB_LUT4      I3       In      -         16.384      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       SB_LUT4      O        Out     0.316     16.699      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3_0     SB_LUT4      I0       In      -         18.070      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3_0     SB_LUT4      O        Out     0.449     18.519      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         19.424      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     19.682      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       SB_LUT4      I3       In      -         20.068      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       SB_LUT4      O        Out     0.316     20.383      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7_0     SB_LUT4      I0       In      -         21.754      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7_0     SB_LUT4      O        Out     0.449     22.203      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         23.108      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     23.366      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       SB_LUT4      I3       In      -         23.752      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       SB_LUT4      O        Out     0.316     24.067      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIGVOJT       SB_LUT4      I0       In      -         25.438      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIGVOJT       SB_LUT4      O        Out     0.449     25.887      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       SB_LUT4      I0       In      -         27.258      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       SB_LUT4      O        Out     0.449     27.707      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       Net          -        -       1.371     -           2         
Pixel_1_RNO_4                                                        SB_LUT4      I3       In      -         29.078      -         
Pixel_1_RNO_4                                                        SB_LUT4      O        Out     0.316     29.393      -         
N_8                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_0                                                        SB_LUT4      I0       In      -         30.764      -         
Pixel_1_RNO_0                                                        SB_LUT4      O        Out     0.449     31.213      -         
N_44                                                                 Net          -        -       1.371     -           1         
Pixel_1_RNO                                                          SB_LUT4      I0       In      -         32.584      -         
Pixel_1_RNO                                                          SB_LUT4      O        Out     0.449     33.033      -         
N_31_i                                                               Net          -        -       1.507     -           1         
Pixel_1                                                              SB_DFF       D        In      -         34.540      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 34.645 is 10.336(29.8%) logic and 24.309(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      29.448
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.343

    - Propagation time:                      34.526
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.183

    Number of logic level(s):                34
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                             SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                             Net          -        -       0.834     -           5         
un5_visibley_cry_0_c                                                 SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                 SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                 SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                 SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                 SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                 SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                 SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                 SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                 SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                 SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                 SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                 SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                 SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                 SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                 SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                 SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                 SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                 SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                   Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_axb_3                  Net          -        -       1.371     -           3         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       Net          -        -       1.371     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_2_c_RNILH0I        SB_LUT4      I1       In      -         6.646       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_2_c_RNILH0I        SB_LUT4      O        Out     0.400     7.045       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_2_c_RNILH0I        Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     I0       In      -         7.950       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.258     8.208       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_5_c                SB_CARRY     CI       In      -         8.222       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_5_c                SB_CARRY     CO       Out     0.126     8.348       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_5                  Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CI       In      -         8.362       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.126     8.488       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      I1       In      -         8.874       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      O        Out     0.400     9.274       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I_0      SB_LUT4      I0       In      -         10.645      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I_0      SB_LUT4      O        Out     0.449     11.094      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         11.999      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     12.256      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      I3       In      -         12.642      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      O        Out     0.316     12.958      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      I0       In      -         14.329      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      O        Out     0.449     14.778      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         15.682      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.940      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       SB_LUT4      I3       In      -         16.326      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       SB_LUT4      O        Out     0.316     16.642      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3_0     SB_LUT4      I0       In      -         18.013      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3_0     SB_LUT4      O        Out     0.449     18.461      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         19.366      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     19.624      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       SB_LUT4      I3       In      -         20.010      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       SB_LUT4      O        Out     0.316     20.326      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7_0     SB_LUT4      I0       In      -         21.697      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7_0     SB_LUT4      O        Out     0.449     22.145      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         23.050      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     23.308      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       SB_LUT4      I3       In      -         23.694      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       SB_LUT4      O        Out     0.316     24.009      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         25.380      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     25.829      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         26.734      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     26.992      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       SB_LUT4      I3       In      -         27.378      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       SB_LUT4      O        Out     0.316     27.693      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       Net          -        -       1.371     -           2         
Pixel_1_RNO_4                                                        SB_LUT4      I3       In      -         29.064      -         
Pixel_1_RNO_4                                                        SB_LUT4      O        Out     0.316     29.380      -         
N_8                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_0                                                        SB_LUT4      I0       In      -         30.751      -         
Pixel_1_RNO_0                                                        SB_LUT4      O        Out     0.449     31.200      -         
N_44                                                                 Net          -        -       1.371     -           1         
Pixel_1_RNO                                                          SB_LUT4      I0       In      -         32.571      -         
Pixel_1_RNO                                                          SB_LUT4      O        Out     0.449     33.020      -         
N_31_i                                                               Net          -        -       1.507     -           1         
Pixel_1                                                              SB_DFF       D        In      -         34.526      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 34.632 is 10.309(29.8%) logic and 24.323(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      29.448
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.343

    - Propagation time:                      34.496
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.152

    Number of logic level(s):                32
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                             SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                             Net          -        -       0.834     -           5         
un5_visibley_cry_0_c                                                 SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                 SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                 SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                 SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                 SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                 SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                 SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                 SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                 SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                 SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                 SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                 SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                 SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                 SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                 SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                 SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                 SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                 SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                   Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_axb_3                  Net          -        -       1.371     -           3         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         6.180       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.437       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         6.963       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     7.412       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         8.317       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     8.546       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      I1       In      -         8.932       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      O        Out     0.400     9.332       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I_0      SB_LUT4      I0       In      -         10.703      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I_0      SB_LUT4      O        Out     0.449     11.151      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         12.056      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     12.314      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      I3       In      -         12.700      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      O        Out     0.316     13.015      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_5_c_RNI0FUB3       SB_LUT4      I0       In      -         14.387      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_5_c_RNI0FUB3       SB_LUT4      O        Out     0.449     14.835      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       SB_LUT4      I0       In      -         16.206      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       SB_LUT4      O        Out     0.449     16.655      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3_0     SB_LUT4      I0       In      -         18.026      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3_0     SB_LUT4      O        Out     0.449     18.475      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         19.380      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     19.637      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       SB_LUT4      I3       In      -         20.023      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       SB_LUT4      O        Out     0.316     20.339      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7_0     SB_LUT4      I0       In      -         21.710      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7_0     SB_LUT4      O        Out     0.449     22.159      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         23.064      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     23.321      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       SB_LUT4      I3       In      -         23.707      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       SB_LUT4      O        Out     0.316     24.023      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIGVOJT       SB_LUT4      I0       In      -         25.394      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIGVOJT       SB_LUT4      O        Out     0.449     25.843      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       SB_LUT4      I0       In      -         27.214      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       SB_LUT4      O        Out     0.449     27.663      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       Net          -        -       1.371     -           2         
Pixel_1_RNO_4                                                        SB_LUT4      I3       In      -         29.034      -         
Pixel_1_RNO_4                                                        SB_LUT4      O        Out     0.316     29.349      -         
N_8                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_0                                                        SB_LUT4      I0       In      -         30.720      -         
Pixel_1_RNO_0                                                        SB_LUT4      O        Out     0.449     31.169      -         
N_44                                                                 Net          -        -       1.371     -           1         
Pixel_1_RNO                                                          SB_LUT4      I0       In      -         32.540      -         
Pixel_1_RNO                                                          SB_LUT4      O        Out     0.449     32.989      -         
N_31_i                                                               Net          -        -       1.507     -           1         
Pixel_1                                                              SB_DFF       D        In      -         34.496      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 34.601 is 10.212(29.5%) logic and 24.389(70.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      29.448
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.343

    - Propagation time:                      34.496
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.152

    Number of logic level(s):                32
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                             SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                             Net          -        -       0.834     -           5         
un5_visibley_cry_0_c                                                 SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                 SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                 SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                 SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                 SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                 SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                 SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                 SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                 SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                 SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                 SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                 SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                 SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                 SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                 SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                 SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                 SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                 SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                   Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_axb_3                  Net          -        -       1.371     -           3         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         6.180       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.437       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         6.963       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     7.412       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         8.317       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     8.546       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      I1       In      -         8.932       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      O        Out     0.400     9.332       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I_0      SB_LUT4      I0       In      -         10.703      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I_0      SB_LUT4      O        Out     0.449     11.151      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         12.056      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     12.314      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      I3       In      -         12.700      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      O        Out     0.316     13.015      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      I0       In      -         14.387      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      O        Out     0.449     14.835      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         15.740      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.998      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       SB_LUT4      I3       In      -         16.384      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       SB_LUT4      O        Out     0.316     16.699      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_5_c_RNIE5L17       SB_LUT4      I0       In      -         18.070      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_5_c_RNIE5L17       SB_LUT4      O        Out     0.449     18.519      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       SB_LUT4      I0       In      -         19.890      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       SB_LUT4      O        Out     0.449     20.339      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7_0     SB_LUT4      I0       In      -         21.710      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7_0     SB_LUT4      O        Out     0.449     22.159      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         23.064      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     23.321      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       SB_LUT4      I3       In      -         23.707      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       SB_LUT4      O        Out     0.316     24.023      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIGVOJT       SB_LUT4      I0       In      -         25.394      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIGVOJT       SB_LUT4      O        Out     0.449     25.843      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       SB_LUT4      I0       In      -         27.214      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       SB_LUT4      O        Out     0.449     27.663      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       Net          -        -       1.371     -           2         
Pixel_1_RNO_4                                                        SB_LUT4      I3       In      -         29.034      -         
Pixel_1_RNO_4                                                        SB_LUT4      O        Out     0.316     29.349      -         
N_8                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_0                                                        SB_LUT4      I0       In      -         30.720      -         
Pixel_1_RNO_0                                                        SB_LUT4      O        Out     0.449     31.169      -         
N_44                                                                 Net          -        -       1.371     -           1         
Pixel_1_RNO                                                          SB_LUT4      I0       In      -         32.540      -         
Pixel_1_RNO                                                          SB_LUT4      O        Out     0.449     32.989      -         
N_31_i                                                               Net          -        -       1.507     -           1         
Pixel_1                                                              SB_DFF       D        In      -         34.496      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 34.601 is 10.212(29.5%) logic and 24.389(70.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      29.448
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.343

    - Propagation time:                      34.496
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.152

    Number of logic level(s):                32
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                             SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                             Net          -        -       0.834     -           5         
un5_visibley_cry_0_c                                                 SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                 SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                 SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                 SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                 SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                 SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                 SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                 SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                 SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                 SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                 SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                 SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                 SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                 SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                 SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                 SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                 SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                 SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                   Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_axb_3                  Net          -        -       1.371     -           3         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         6.180       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.437       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         6.963       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     7.412       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         8.317       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     8.546       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      I1       In      -         8.932       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      O        Out     0.400     9.332       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I_0      SB_LUT4      I0       In      -         10.703      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I_0      SB_LUT4      O        Out     0.449     11.151      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         12.056      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     12.314      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      I3       In      -         12.700      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      O        Out     0.316     13.015      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      I0       In      -         14.387      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      O        Out     0.449     14.835      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         15.740      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.998      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       SB_LUT4      I3       In      -         16.384      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       SB_LUT4      O        Out     0.316     16.699      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3_0     SB_LUT4      I0       In      -         18.070      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3_0     SB_LUT4      O        Out     0.449     18.519      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         19.424      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     19.682      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       SB_LUT4      I3       In      -         20.068      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       SB_LUT4      O        Out     0.316     20.383      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_5_c_RNII7LJE       SB_LUT4      I0       In      -         21.754      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_5_c_RNII7LJE       SB_LUT4      O        Out     0.449     22.203      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       SB_LUT4      I0       In      -         23.574      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       SB_LUT4      O        Out     0.449     24.023      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIGVOJT       SB_LUT4      I0       In      -         25.394      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIGVOJT       SB_LUT4      O        Out     0.449     25.843      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       SB_LUT4      I0       In      -         27.214      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       SB_LUT4      O        Out     0.449     27.663      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       Net          -        -       1.371     -           2         
Pixel_1_RNO_4                                                        SB_LUT4      I3       In      -         29.034      -         
Pixel_1_RNO_4                                                        SB_LUT4      O        Out     0.316     29.349      -         
N_8                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_0                                                        SB_LUT4      I0       In      -         30.720      -         
Pixel_1_RNO_0                                                        SB_LUT4      O        Out     0.449     31.169      -         
N_44                                                                 Net          -        -       1.371     -           1         
Pixel_1_RNO                                                          SB_LUT4      I0       In      -         32.540      -         
Pixel_1_RNO                                                          SB_LUT4      O        Out     0.449     32.989      -         
N_31_i                                                               Net          -        -       1.507     -           1         
Pixel_1                                                              SB_DFF       D        In      -         34.496      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 34.601 is 10.212(29.5%) logic and 24.389(70.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 79MB peak: 80MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             1 use
SB_CARRY        86 uses
SB_DFF          13 uses
SB_DFFE         10 uses
SB_GB           1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         141 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   23 (1%)
Total load per clock:
   PixelClock_PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 141 (11%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 141 = 141 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 37MB peak: 80MB)

Process took 0h:00m:06s realtime, 0h:00m:04s cputime
# Wed Jun 17 17:25:29 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 14 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance VGAClock.PixelClock_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance VGAClock.PixelClock_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance VGAClock.PixelClock_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance VGAClock.PixelClock_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	141
    Number of DFFs      	:	23
    Number of Carrys    	:	86
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	4
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	146
    Number of DFFs      	:	23
    Number of Carrys    	:	86

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	12
        LUT, DFF and CARRY	:	11
    Combinational LogicCells
        Only LUT         	:	64
        CARRY Only       	:	16
        LUT with CARRY   	:	59
    LogicCells                  :	162/1280
    PLBs                        :	26/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 19.0 (sec)

Final Design Statistics
    Number of LUTs      	:	146
    Number of DFFs      	:	23
    Number of Carrys    	:	86
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	162/1280
    PLBs                        :	25/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 33.96 MHz
Clock: VGAClock.PixelClock_inst/PLLOUTCORE | Frequency: 43.00 MHz | Target: 159.17 MHz
Clock: VGAClock.PixelClock_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 159.17 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 21.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 374
used logic cells: 162
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 374
used logic cells: 162
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTGLOBAL
Read device time: 3
I1209: Started routing
I1223: Total Nets : 248 
I1212: Iteration  1 :    34 unrouted : 0 seconds
I1212: Iteration  2 :    11 unrouted : 1 seconds
I1212: Iteration  3 :     6 unrouted : 0 seconds
I1212: Iteration  4 :     6 unrouted : 0 seconds
I1212: Iteration  5 :     6 unrouted : 0 seconds
I1212: Iteration  6 :     6 unrouted : 0 seconds
I1212: Iteration  7 :     6 unrouted : 0 seconds
I1212: Iteration  8 :     6 unrouted : 0 seconds
I1212: Iteration  9 :     6 unrouted : 0 seconds
I1212: Iteration 10 :     6 unrouted : 0 seconds
I1212: Iteration 11 :     6 unrouted : 0 seconds
I1212: Iteration 12 :     6 unrouted : 0 seconds
I1212: Iteration 13 :     6 unrouted : 0 seconds
I1212: Iteration 14 :     6 unrouted : 0 seconds
I1212: Iteration 15 :     6 unrouted : 0 seconds
I1212: Iteration 16 :     6 unrouted : 0 seconds
I1212: Iteration 17 :     6 unrouted : 0 seconds
I1212: Iteration 18 :     6 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 9 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 5 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PixelClock.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":146:18:146:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":147:18:147:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":148:18:148:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":4:7:4:20|Synthesizing work.pixelclock_pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pixelclock_pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input extfeedback of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 0 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 1 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 2 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 3 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 4 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 5 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 6 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Bit 7 of input dynamicdelay of instance PixelClock_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input latchinputvalue of instance PixelClock_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input sdi of instance PixelClock_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PixelClock.vhd":55:0:55:14|Input sclk of instance PixelClock_inst is floating
Post processing for work.simplevga.vga
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":78:8:78:9|Register bit Reset is always 1, optimizing ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 37MB peak: 38MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:38:38 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:38:38 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:38:38 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:38:39 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 60MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)



@S |Clock Summary
****************

Start                                       Requested     Requested     Clock                                   Clock                
Clock                                       Frequency     Period        Type                                    Group                
-------------------------------------------------------------------------------------------------------------------------------------
PixelClock_PLL|PLLOUTCORE_derived_clock     187.5 MHz     5.333         derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz                        40.0 MHz      25.001        inferred                                Autoconstr_clkgroup_0
System                                      1.0 MHz       1000.000      system                                  system_clkgroup      
=====================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 43MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:38:41 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 78MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":122:27:122:41|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":122:56:122:70|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -5.16ns		 132 /        23
   2		0h:00m:02s		    -4.16ns		 132 /        23
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -3.76ns		 132 /        23
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -3.76ns		 132 /        23
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":68:4:68:11|SB_GB inserted on the net PixelClock.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element              Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------------
@K:CKID0001       VGAClock.PixelClock_inst     SB_PLL40_CORE          23         beamY[0]       
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 78MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 79MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 29.34ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PixelClock_PLL|PLLOUTCORE_derived_clock with period 29.34ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jun 17 17:38:48 2015
#


Top view:               SimpleVGA
Requested Frequency:    34.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -5.177

                                            Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                              Frequency     Frequency     Period        Period        Slack       Type                                    Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PixelClock_PLL|PLLOUTCORE_derived_clock     34.1 MHz      29.0 MHz      29.335        34.512        -5.177      derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz                        34.1 MHz      NA            29.335        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
=============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PixelClock_PLL|PLLOUTCORE_derived_clock  PixelClock_PLL|PLLOUTCORE_derived_clock  |  29.335      -5.177  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PixelClock_PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                                     Arrival           
Instance     Reference                                   Type        Pin     Net          Time        Slack 
             Clock                                                                                          
------------------------------------------------------------------------------------------------------------
beamY[0]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[0]     0.540       -5.177
beamY[1]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[1]     0.540       -5.037
beamY[2]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[2]     0.540       -4.896
beamY[3]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[3]     0.540       -4.756
beamY[4]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[4]     0.540       -4.616
beamY[5]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[5]     0.540       -4.476
beamY[6]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[6]     0.540       -4.336
beamY[9]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[9]     0.540       -4.310
beamY[7]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[7]     0.540       -4.195
beamY[8]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[8]     0.540       -4.055
============================================================================================================


Ending Points with Worst Slack
******************************

             Starting                                                                           Required           
Instance     Reference                                   Type        Pin     Net                Time         Slack 
             Clock                                                                                                 
-------------------------------------------------------------------------------------------------------------------
Pixel_1      PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       Pixel_0_sqmuxa     29.230       -5.177
beamX[3]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[3]         29.230       21.629
beamX[5]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[5]         29.230       21.629
beamX[6]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[6]         29.230       21.629
beamX[7]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[7]         29.230       21.629
beamX[8]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[8]         29.230       21.629
beamX[9]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[9]         29.230       21.664
VSync_1      PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       un1_beamy_i        29.230       21.699
beamY[9]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[9]         29.230       22.589
beamY[7]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[7]         29.230       22.869
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      29.335
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.230

    - Propagation time:                      34.407
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.177

    Number of logic level(s):                33
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                             SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                             Net          -        -       0.834     -           5         
un5_visibley_cry_0_c                                                 SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                 SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                 SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                 SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                 SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                 SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                 SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                 SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                 SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                 SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                 SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                 SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                 SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                 SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                 SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                 SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                 SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                 SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                   Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_axb_3                  Net          -        -       1.371     -           3         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         6.180       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.437       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         6.963       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     7.412       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         8.317       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     8.546       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      I1       In      -         8.932       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      O        Out     0.400     9.332       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I_0      SB_LUT4      I0       In      -         10.703      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I_0      SB_LUT4      O        Out     0.449     11.151      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         12.056      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     12.314      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      I3       In      -         12.700      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      O        Out     0.316     13.015      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      I0       In      -         14.387      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      O        Out     0.449     14.835      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         15.740      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.998      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       SB_LUT4      I3       In      -         16.384      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       SB_LUT4      O        Out     0.316     16.699      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3_0     SB_LUT4      I0       In      -         18.070      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3_0     SB_LUT4      O        Out     0.449     18.519      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         19.424      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     19.682      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       SB_LUT4      I3       In      -         20.068      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       SB_LUT4      O        Out     0.316     20.383      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7_0     SB_LUT4      I0       In      -         21.754      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7_0     SB_LUT4      O        Out     0.449     22.203      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         23.108      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     23.366      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       SB_LUT4      I3       In      -         23.752      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       SB_LUT4      O        Out     0.316     24.067      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIGVOJT       SB_LUT4      I0       In      -         25.438      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIGVOJT       SB_LUT4      O        Out     0.449     25.887      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       SB_LUT4      I0       In      -         27.258      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       SB_LUT4      O        Out     0.449     27.707      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       Net          -        -       1.371     -           2         
Pixel_1_RNO_7                                                        SB_LUT4      I3       In      -         29.078      -         
Pixel_1_RNO_7                                                        SB_LUT4      O        Out     0.316     29.393      -         
N_8                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                        SB_LUT4      I0       In      -         30.764      -         
Pixel_1_RNO_3                                                        SB_LUT4      O        Out     0.449     31.213      -         
un14_0_1                                                             Net          -        -       1.371     -           1         
Pixel_1_RNO                                                          SB_LUT4      I3       In      -         32.584      -         
Pixel_1_RNO                                                          SB_LUT4      O        Out     0.316     32.900      -         
Pixel_0_sqmuxa                                                       Net          -        -       1.507     -           1         
Pixel_1                                                              SB_DFF       D        In      -         34.407      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 34.512 is 10.203(29.6%) logic and 24.309(70.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      29.335
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.230

    - Propagation time:                      34.393
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.163

    Number of logic level(s):                34
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                             SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                             Net          -        -       0.834     -           5         
un5_visibley_cry_0_c                                                 SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                 SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                 SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                 SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                 SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                 SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                 SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                 SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                 SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                 SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                 SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                 SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                 SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                 SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                 SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                 SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                 SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                 SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                   Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_axb_3                  Net          -        -       1.371     -           3         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       Net          -        -       1.371     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_2_c_RNILH0I        SB_LUT4      I1       In      -         6.646       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_2_c_RNILH0I        SB_LUT4      O        Out     0.400     7.045       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_2_c_RNILH0I        Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     I0       In      -         7.950       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.258     8.208       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_5_c                SB_CARRY     CI       In      -         8.222       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_5_c                SB_CARRY     CO       Out     0.126     8.348       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_5                  Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CI       In      -         8.362       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.126     8.488       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      I1       In      -         8.874       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      O        Out     0.400     9.274       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I_0      SB_LUT4      I0       In      -         10.645      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I_0      SB_LUT4      O        Out     0.449     11.094      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         11.999      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     12.256      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      I3       In      -         12.642      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      O        Out     0.316     12.958      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      I0       In      -         14.329      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      O        Out     0.449     14.778      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         15.682      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.940      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       SB_LUT4      I3       In      -         16.326      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       SB_LUT4      O        Out     0.316     16.642      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3_0     SB_LUT4      I0       In      -         18.013      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3_0     SB_LUT4      O        Out     0.449     18.461      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         19.366      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     19.624      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       SB_LUT4      I3       In      -         20.010      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       SB_LUT4      O        Out     0.316     20.326      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7_0     SB_LUT4      I0       In      -         21.697      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7_0     SB_LUT4      O        Out     0.449     22.145      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         23.050      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     23.308      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       SB_LUT4      I3       In      -         23.694      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       SB_LUT4      O        Out     0.316     24.009      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         25.380      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     25.829      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         26.734      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     26.992      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       SB_LUT4      I3       In      -         27.378      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       SB_LUT4      O        Out     0.316     27.693      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       Net          -        -       1.371     -           2         
Pixel_1_RNO_7                                                        SB_LUT4      I3       In      -         29.064      -         
Pixel_1_RNO_7                                                        SB_LUT4      O        Out     0.316     29.380      -         
N_8                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                        SB_LUT4      I0       In      -         30.751      -         
Pixel_1_RNO_3                                                        SB_LUT4      O        Out     0.449     31.200      -         
un14_0_1                                                             Net          -        -       1.371     -           1         
Pixel_1_RNO                                                          SB_LUT4      I3       In      -         32.571      -         
Pixel_1_RNO                                                          SB_LUT4      O        Out     0.316     32.886      -         
Pixel_0_sqmuxa                                                       Net          -        -       1.507     -           1         
Pixel_1                                                              SB_DFF       D        In      -         34.393      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 34.499 is 10.176(29.5%) logic and 24.323(70.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      29.335
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.230

    - Propagation time:                      34.362
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.132

    Number of logic level(s):                32
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                             SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                             Net          -        -       0.834     -           5         
un5_visibley_cry_0_c                                                 SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                 SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                 SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                 SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                 SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                 SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                 SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                 SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                 SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                 SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                 SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                 SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                 SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                 SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                 SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                 SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                 SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                 SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                   Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_axb_3                  Net          -        -       1.371     -           3         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         6.180       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.437       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         6.963       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     7.412       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         8.317       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     8.546       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      I1       In      -         8.932       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      O        Out     0.400     9.332       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I_0      SB_LUT4      I0       In      -         10.703      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I_0      SB_LUT4      O        Out     0.449     11.151      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         12.056      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     12.314      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      I3       In      -         12.700      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      O        Out     0.316     13.015      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_5_c_RNI0FUB3       SB_LUT4      I0       In      -         14.387      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_5_c_RNI0FUB3       SB_LUT4      O        Out     0.449     14.835      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       SB_LUT4      I0       In      -         16.206      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       SB_LUT4      O        Out     0.449     16.655      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3_0     SB_LUT4      I0       In      -         18.026      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3_0     SB_LUT4      O        Out     0.449     18.475      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         19.380      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     19.637      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       SB_LUT4      I3       In      -         20.023      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       SB_LUT4      O        Out     0.316     20.339      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7_0     SB_LUT4      I0       In      -         21.710      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7_0     SB_LUT4      O        Out     0.449     22.159      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         23.064      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     23.321      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       SB_LUT4      I3       In      -         23.707      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       SB_LUT4      O        Out     0.316     24.023      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIGVOJT       SB_LUT4      I0       In      -         25.394      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIGVOJT       SB_LUT4      O        Out     0.449     25.843      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       SB_LUT4      I0       In      -         27.214      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       SB_LUT4      O        Out     0.449     27.663      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       Net          -        -       1.371     -           2         
Pixel_1_RNO_7                                                        SB_LUT4      I3       In      -         29.034      -         
Pixel_1_RNO_7                                                        SB_LUT4      O        Out     0.316     29.349      -         
N_8                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                        SB_LUT4      I0       In      -         30.720      -         
Pixel_1_RNO_3                                                        SB_LUT4      O        Out     0.449     31.169      -         
un14_0_1                                                             Net          -        -       1.371     -           1         
Pixel_1_RNO                                                          SB_LUT4      I3       In      -         32.540      -         
Pixel_1_RNO                                                          SB_LUT4      O        Out     0.316     32.855      -         
Pixel_0_sqmuxa                                                       Net          -        -       1.507     -           1         
Pixel_1                                                              SB_DFF       D        In      -         34.362      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 34.468 is 10.079(29.2%) logic and 24.389(70.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      29.335
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.230

    - Propagation time:                      34.362
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.132

    Number of logic level(s):                32
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                             SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                             Net          -        -       0.834     -           5         
un5_visibley_cry_0_c                                                 SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                 SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                 SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                 SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                 SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                 SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                 SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                 SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                 SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                 SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                 SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                 SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                 SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                 SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                 SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                 SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                 SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                 SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                   Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_axb_3                  Net          -        -       1.371     -           3         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         6.180       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.437       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         6.963       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     7.412       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         8.317       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     8.546       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      I1       In      -         8.932       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      O        Out     0.400     9.332       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I_0      SB_LUT4      I0       In      -         10.703      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I_0      SB_LUT4      O        Out     0.449     11.151      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         12.056      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     12.314      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      I3       In      -         12.700      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      O        Out     0.316     13.015      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      I0       In      -         14.387      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      O        Out     0.449     14.835      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         15.740      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.998      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       SB_LUT4      I3       In      -         16.384      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       SB_LUT4      O        Out     0.316     16.699      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_5_c_RNIE5L17       SB_LUT4      I0       In      -         18.070      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_5_c_RNIE5L17       SB_LUT4      O        Out     0.449     18.519      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       SB_LUT4      I0       In      -         19.890      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       SB_LUT4      O        Out     0.449     20.339      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7_0     SB_LUT4      I0       In      -         21.710      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7_0     SB_LUT4      O        Out     0.449     22.159      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         23.064      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     23.321      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       SB_LUT4      I3       In      -         23.707      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       SB_LUT4      O        Out     0.316     24.023      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIGVOJT       SB_LUT4      I0       In      -         25.394      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIGVOJT       SB_LUT4      O        Out     0.449     25.843      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       SB_LUT4      I0       In      -         27.214      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       SB_LUT4      O        Out     0.449     27.663      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       Net          -        -       1.371     -           2         
Pixel_1_RNO_7                                                        SB_LUT4      I3       In      -         29.034      -         
Pixel_1_RNO_7                                                        SB_LUT4      O        Out     0.316     29.349      -         
N_8                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                        SB_LUT4      I0       In      -         30.720      -         
Pixel_1_RNO_3                                                        SB_LUT4      O        Out     0.449     31.169      -         
un14_0_1                                                             Net          -        -       1.371     -           1         
Pixel_1_RNO                                                          SB_LUT4      I3       In      -         32.540      -         
Pixel_1_RNO                                                          SB_LUT4      O        Out     0.316     32.855      -         
Pixel_0_sqmuxa                                                       Net          -        -       1.507     -           1         
Pixel_1                                                              SB_DFF       D        In      -         34.362      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 34.468 is 10.079(29.2%) logic and 24.389(70.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      29.335
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.230

    - Propagation time:                      34.362
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.132

    Number of logic level(s):                32
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                             SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                             Net          -        -       0.834     -           5         
un5_visibley_cry_0_c                                                 SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                 SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                 SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                 SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                 SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                 SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                 SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                 SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                 SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                 SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                 SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                 SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                 SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                 SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                 SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                 SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                 SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                 SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                   Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_axb_3                  Net          -        -       1.371     -           3         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         6.180       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.437       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         6.963       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     7.412       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         8.317       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     8.546       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      I1       In      -         8.932       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      O        Out     0.400     9.332       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I_0      SB_LUT4      I0       In      -         10.703      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I_0      SB_LUT4      O        Out     0.449     11.151      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         12.056      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     12.314      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      I3       In      -         12.700      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      O        Out     0.316     13.015      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      I0       In      -         14.387      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      O        Out     0.449     14.835      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         15.740      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.998      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       SB_LUT4      I3       In      -         16.384      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       SB_LUT4      O        Out     0.316     16.699      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3_0     SB_LUT4      I0       In      -         18.070      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIPMSG3_0     SB_LUT4      O        Out     0.449     18.519      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         19.424      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     19.682      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       SB_LUT4      I3       In      -         20.068      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       SB_LUT4      O        Out     0.316     20.383      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5MQC7       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_5_c_RNII7LJE       SB_LUT4      I0       In      -         21.754      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_5_c_RNII7LJE       SB_LUT4      O        Out     0.449     22.203      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       SB_LUT4      I0       In      -         23.574      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       SB_LUT4      O        Out     0.449     24.023      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIGCB1F       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIGVOJT       SB_LUT4      I0       In      -         25.394      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIGVOJT       SB_LUT4      O        Out     0.449     25.843      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       SB_LUT4      I0       In      -         27.214      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       SB_LUT4      O        Out     0.449     27.663      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICDMNT       Net          -        -       1.371     -           2         
Pixel_1_RNO_7                                                        SB_LUT4      I3       In      -         29.034      -         
Pixel_1_RNO_7                                                        SB_LUT4      O        Out     0.316     29.349      -         
N_8                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                        SB_LUT4      I0       In      -         30.720      -         
Pixel_1_RNO_3                                                        SB_LUT4      O        Out     0.449     31.169      -         
un14_0_1                                                             Net          -        -       1.371     -           1         
Pixel_1_RNO                                                          SB_LUT4      I3       In      -         32.540      -         
Pixel_1_RNO                                                          SB_LUT4      O        Out     0.316     32.855      -         
Pixel_0_sqmuxa                                                       Net          -        -       1.507     -           1         
Pixel_1                                                              SB_DFF       D        In      -         34.362      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 34.468 is 10.079(29.2%) logic and 24.389(70.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             1 use
SB_CARRY        82 uses
SB_DFF          13 uses
SB_DFFE         10 uses
SB_GB           1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         132 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   23 (1%)
Total load per clock:
   PixelClock_PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 132 (10%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 132 = 132 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 37MB peak: 79MB)

Process took 0h:00m:06s realtime, 0h:00m:04s cputime
# Wed Jun 17 17:38:48 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 17 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance VGAClock.PixelClock_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance VGAClock.PixelClock_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	132
    Number of DFFs      	:	23
    Number of Carrys    	:	82
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	4
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	137
    Number of DFFs      	:	23
    Number of Carrys    	:	82

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	12
        LUT, DFF and CARRY	:	11
    Combinational LogicCells
        Only LUT         	:	59
        CARRY Only       	:	16
        LUT with CARRY   	:	55
    LogicCells                  :	153/1280
    PLBs                        :	24/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 17.0 (sec)

Final Design Statistics
    Number of LUTs      	:	137
    Number of DFFs      	:	23
    Number of Carrys    	:	82
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	153/1280
    PLBs                        :	28/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 34.08 MHz
Clock: VGAClock.PixelClock_inst/PLLOUTCORE | Frequency: 42.00 MHz | Target: 159.76 MHz
Clock: VGAClock.PixelClock_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 159.76 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 18.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 315
used logic cells: 153
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 315
used logic cells: 153
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTGLOBAL
Read device time: 3
I1209: Started routing
I1223: Total Nets : 234 
I1212: Iteration  1 :    32 unrouted : 0 seconds
I1212: Iteration  2 :    10 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 1 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     4 unrouted : 0 seconds
I1212: Iteration 12 :     4 unrouted : 0 seconds
I1212: Iteration 13 :     4 unrouted : 0 seconds
I1212: Iteration 14 :     4 unrouted : 0 seconds
I1212: Iteration 15 :     4 unrouted : 0 seconds
I1212: Iteration 16 :     4 unrouted : 0 seconds
I1212: Iteration 17 :     4 unrouted : 0 seconds
I1212: Iteration 18 :     4 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at VGAClock.PixelClock_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 5 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PixelClock.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":147:18:147:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":148:18:148:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":149:18:149:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\PixelClock.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":78:8:78:9|Register bit Reset is always 1, optimizing ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 37MB peak: 38MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:50:37 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:50:37 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:50:37 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:50:38 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 60MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     185.0 MHz     5.405         derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             44.2 MHz      22.633        inferred                                Autoconstr_clkgroup_0
System                           1.0 MHz       1000.000      system                                  system_clkgroup      
==========================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 43MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:50:39 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 78MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":123:27:123:41|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":123:56:123:70|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 78MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 78MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 78MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 79MB peak: 81MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -5.44ns		 144 /        24
   2		0h:00m:02s		    -4.44ns		 144 /        24
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -4.04ns		 143 /        24
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -4.04ns		 143 /        24
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":68:4:68:13|SB_GB inserted on the net PixelClock.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 79MB peak: 81MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 79MB peak: 81MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       Clock50MHz.PLL_inst     SB_PLL40_CORE          24         beamY[0]       
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 79MB peak: 81MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 79MB peak: 81MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 80MB peak: 81MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 80MB peak: 81MB)

@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 31.16ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 31.16ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jun 17 17:50:45 2015
#


Top view:               SimpleVGA
Requested Frequency:    32.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -5.500

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     32.1 MHz      27.3 MHz      31.165        36.664        -5.500      derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             32.1 MHz      NA            31.165        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  31.165      -5.500  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                          Arrival           
Instance     Reference                        Type        Pin     Net          Time        Slack 
             Clock                                                                               
-------------------------------------------------------------------------------------------------
beamY[0]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[0]     0.540       -5.500
beamY[1]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[1]     0.540       -5.359
beamY[2]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[2]     0.540       -5.219
beamY[3]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[3]     0.540       -5.079
beamY[4]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[4]     0.540       -4.939
beamY[5]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[5]     0.540       -4.799
beamY[6]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[6]     0.540       -4.658
beamY[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[9]     0.540       -4.633
beamY[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[7]     0.540       -4.518
beamY[8]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[8]     0.540       -4.378
=================================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                             Required           
Instance      Reference                        Type        Pin     Net             Time         Slack 
              Clock                                                                                   
------------------------------------------------------------------------------------------------------
Pixel_1       PLL|PLLOUTCORE_derived_clock     SB_DFF      D       N_32_i          31.059       -5.500
beamY[1]      PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[1]      31.059       21.708
beamY[3]      PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[3]      31.059       21.708
beamY[4]      PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[4]      31.059       21.708
beamY[7]      PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[7]      31.059       21.708
beamY[0]      PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[0]      31.059       21.715
beamY[9]      PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[9]      31.059       21.744
beamX[4]      PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[4]      31.059       23.388
beamX[0]      PLL|PLLOUTCORE_derived_clock     SB_DFF      D       N_37_i          31.059       23.437
beamX[10]     PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[10]     31.059       23.458
======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      31.165
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         31.059

    - Propagation time:                      36.559
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.500

    Number of logic level(s):                37
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                               SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                               Net          -        -       0.834     -           6         
un5_visibley_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                     Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                           SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                           SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un26_sum                          Net          -        -       1.371     -           6         
un5_visibley_cry_8_c_RNI3O5C_0                                         SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                         SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                         Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     I0       In      -         6.180       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     CO       Out     0.258     6.437       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3                    Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CI       In      -         6.451       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CO       Out     0.126     6.577       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4                    Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CI       In      -         6.591       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CO       Out     0.126     6.717       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5                    Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CI       In      -         6.731       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CO       Out     0.126     6.858       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK       SB_LUT4      I2       In      -         7.244       -         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK       SB_LUT4      O        Out     0.379     7.622       -         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK_0     SB_LUT4      I0       In      -         8.993       -         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK_0     SB_LUT4      O        Out     0.449     9.442       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     I0       In      -         10.347      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     10.605      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1         SB_LUT4      I3       In      -         10.991      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1         SB_LUT4      O        Out     0.316     11.306      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1_0       SB_LUT4      I0       In      -         12.677      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1_0       SB_LUT4      O        Out     0.449     13.126      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                  SB_CARRY     I0       In      -         14.031      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     14.289      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94         SB_LUT4      I3       In      -         14.675      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94         SB_LUT4      O        Out     0.316     14.990      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94_0       SB_LUT4      I0       In      -         16.361      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94_0       SB_LUT4      O        Out     0.449     16.810      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                  SB_CARRY     I0       In      -         17.715      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     17.972      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8         SB_LUT4      I3       In      -         18.358      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8         SB_LUT4      O        Out     0.316     18.674      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8_0       SB_LUT4      I0       In      -         20.045      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8_0       SB_LUT4      O        Out     0.449     20.494      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                  SB_CARRY     I0       In      -         21.399      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     21.656      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG         SB_LUT4      I3       In      -         22.042      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG         SB_LUT4      O        Out     0.316     22.358      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG_0       SB_LUT4      I0       In      -         23.729      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG_0       SB_LUT4      O        Out     0.449     24.178      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                  SB_CARRY     I0       In      -         25.083      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     25.340      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIEKNA21        SB_LUT4      I3       In      -         25.726      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIEKNA21        SB_LUT4      O        Out     0.316     26.042      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIEKNA21        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      I0       In      -         27.413      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      O        Out     0.449     27.862      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     I0       In      -         28.767      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     29.024      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIGAMI32        SB_LUT4      I3       In      -         29.410      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIGAMI32        SB_LUT4      O        Out     0.316     29.726      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIGAMI32        Net          -        -       1.371     -           2         
Pixel_1_RNO_4                                                          SB_LUT4      I3       In      -         31.097      -         
Pixel_1_RNO_4                                                          SB_LUT4      O        Out     0.316     31.412      -         
N_8                                                                    Net          -        -       1.371     -           1         
Pixel_1_RNO_0                                                          SB_LUT4      I0       In      -         32.783      -         
Pixel_1_RNO_0                                                          SB_LUT4      O        Out     0.449     33.232      -         
N_49                                                                   Net          -        -       1.371     -           1         
Pixel_1_RNO                                                            SB_LUT4      I0       In      -         34.603      -         
Pixel_1_RNO                                                            SB_LUT4      O        Out     0.449     35.052      -         
N_32_i                                                                 Net          -        -       1.507     -           1         
Pixel_1                                                                SB_DFF       D        In      -         36.559      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 36.664 is 11.036(30.1%) logic and 25.628(69.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      31.165
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         31.059

    - Propagation time:                      36.515
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.455

    Number of logic level(s):                36
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                               SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                               Net          -        -       0.834     -           6         
un5_visibley_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                     Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                           SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                           SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un26_sum                          Net          -        -       1.371     -           6         
un5_visibley_cry_8_c_RNI3O5C_0                                         SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                         SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                         Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     I0       In      -         6.180       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     CO       Out     0.258     6.437       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3                    Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CI       In      -         6.451       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CO       Out     0.126     6.577       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4                    Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CI       In      -         6.591       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CO       Out     0.126     6.717       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5                    Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CI       In      -         6.731       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CO       Out     0.126     6.858       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK       SB_LUT4      I2       In      -         7.244       -         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK       SB_LUT4      O        Out     0.379     7.622       -         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK_0     SB_LUT4      I0       In      -         8.993       -         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK_0     SB_LUT4      O        Out     0.449     9.442       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     I0       In      -         10.347      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     10.605      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1         SB_LUT4      I3       In      -         10.991      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1         SB_LUT4      O        Out     0.316     11.306      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_5_c_RNI9GRQ3         SB_LUT4      I0       In      -         12.677      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_5_c_RNI9GRQ3         SB_LUT4      O        Out     0.449     13.126      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_axb_7                    Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94         SB_LUT4      I0       In      -         14.497      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94         SB_LUT4      O        Out     0.449     14.946      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94_0       SB_LUT4      I0       In      -         16.317      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94_0       SB_LUT4      O        Out     0.449     16.766      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                  SB_CARRY     I0       In      -         17.671      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     17.928      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8         SB_LUT4      I3       In      -         18.314      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8         SB_LUT4      O        Out     0.316     18.630      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8_0       SB_LUT4      I0       In      -         20.001      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8_0       SB_LUT4      O        Out     0.449     20.450      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                  SB_CARRY     I0       In      -         21.355      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     21.612      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG         SB_LUT4      I3       In      -         21.998      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG         SB_LUT4      O        Out     0.316     22.314      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG_0       SB_LUT4      I0       In      -         23.685      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG_0       SB_LUT4      O        Out     0.449     24.133      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                  SB_CARRY     I0       In      -         25.038      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     25.296      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIEKNA21        SB_LUT4      I3       In      -         25.682      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIEKNA21        SB_LUT4      O        Out     0.316     25.997      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIEKNA21        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      I0       In      -         27.369      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      O        Out     0.449     27.817      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     I0       In      -         28.722      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     28.980      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIGAMI32        SB_LUT4      I3       In      -         29.366      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIGAMI32        SB_LUT4      O        Out     0.316     29.681      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIGAMI32        Net          -        -       1.371     -           2         
Pixel_1_RNO_4                                                          SB_LUT4      I3       In      -         31.052      -         
Pixel_1_RNO_4                                                          SB_LUT4      O        Out     0.316     31.368      -         
N_8                                                                    Net          -        -       1.371     -           1         
Pixel_1_RNO_0                                                          SB_LUT4      I0       In      -         32.739      -         
Pixel_1_RNO_0                                                          SB_LUT4      O        Out     0.449     33.188      -         
N_49                                                                   Net          -        -       1.371     -           1         
Pixel_1_RNO                                                            SB_LUT4      I0       In      -         34.559      -         
Pixel_1_RNO                                                            SB_LUT4      O        Out     0.449     35.008      -         
N_32_i                                                                 Net          -        -       1.507     -           1         
Pixel_1                                                                SB_DFF       D        In      -         36.515      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 36.620 is 10.912(29.8%) logic and 25.708(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      31.165
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         31.059

    - Propagation time:                      36.515
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.455

    Number of logic level(s):                36
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                               SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                               Net          -        -       0.834     -           6         
un5_visibley_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                     Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                           SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                           SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un26_sum                          Net          -        -       1.371     -           6         
un5_visibley_cry_8_c_RNI3O5C_0                                         SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                         SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                         Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     I0       In      -         6.180       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     CO       Out     0.258     6.437       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3                    Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CI       In      -         6.451       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CO       Out     0.126     6.577       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4                    Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CI       In      -         6.591       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CO       Out     0.126     6.717       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5                    Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CI       In      -         6.731       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CO       Out     0.126     6.858       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK       SB_LUT4      I2       In      -         7.244       -         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK       SB_LUT4      O        Out     0.379     7.622       -         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK_0     SB_LUT4      I0       In      -         8.993       -         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK_0     SB_LUT4      O        Out     0.449     9.442       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     I0       In      -         10.347      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     10.605      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1         SB_LUT4      I3       In      -         10.991      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1         SB_LUT4      O        Out     0.316     11.306      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1_0       SB_LUT4      I0       In      -         12.677      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1_0       SB_LUT4      O        Out     0.449     13.126      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                  SB_CARRY     I0       In      -         14.031      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     14.289      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94         SB_LUT4      I3       In      -         14.675      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94         SB_LUT4      O        Out     0.316     14.990      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIEFE58         SB_LUT4      I0       In      -         16.361      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIEFE58         SB_LUT4      O        Out     0.449     16.810      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_axb_7                    Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8         SB_LUT4      I0       In      -         18.181      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8         SB_LUT4      O        Out     0.449     18.630      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8_0       SB_LUT4      I0       In      -         20.001      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8_0       SB_LUT4      O        Out     0.449     20.450      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                  SB_CARRY     I0       In      -         21.355      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     21.612      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG         SB_LUT4      I3       In      -         21.998      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG         SB_LUT4      O        Out     0.316     22.314      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG_0       SB_LUT4      I0       In      -         23.685      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG_0       SB_LUT4      O        Out     0.449     24.133      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                  SB_CARRY     I0       In      -         25.038      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     25.296      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIEKNA21        SB_LUT4      I3       In      -         25.682      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIEKNA21        SB_LUT4      O        Out     0.316     25.997      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIEKNA21        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      I0       In      -         27.369      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      O        Out     0.449     27.817      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     I0       In      -         28.722      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     28.980      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIGAMI32        SB_LUT4      I3       In      -         29.366      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIGAMI32        SB_LUT4      O        Out     0.316     29.681      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIGAMI32        Net          -        -       1.371     -           2         
Pixel_1_RNO_4                                                          SB_LUT4      I3       In      -         31.052      -         
Pixel_1_RNO_4                                                          SB_LUT4      O        Out     0.316     31.368      -         
N_8                                                                    Net          -        -       1.371     -           1         
Pixel_1_RNO_0                                                          SB_LUT4      I0       In      -         32.739      -         
Pixel_1_RNO_0                                                          SB_LUT4      O        Out     0.449     33.188      -         
N_49                                                                   Net          -        -       1.371     -           1         
Pixel_1_RNO                                                            SB_LUT4      I0       In      -         34.559      -         
Pixel_1_RNO                                                            SB_LUT4      O        Out     0.449     35.008      -         
N_32_i                                                                 Net          -        -       1.507     -           1         
Pixel_1                                                                SB_DFF       D        In      -         36.515      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 36.620 is 10.912(29.8%) logic and 25.708(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      31.165
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         31.059

    - Propagation time:                      36.515
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.455

    Number of logic level(s):                36
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                               SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                               Net          -        -       0.834     -           6         
un5_visibley_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                     Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                           SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                           SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un26_sum                          Net          -        -       1.371     -           6         
un5_visibley_cry_8_c_RNI3O5C_0                                         SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                         SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                         Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     I0       In      -         6.180       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     CO       Out     0.258     6.437       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3                    Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CI       In      -         6.451       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CO       Out     0.126     6.577       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4                    Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CI       In      -         6.591       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CO       Out     0.126     6.717       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5                    Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CI       In      -         6.731       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CO       Out     0.126     6.858       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK       SB_LUT4      I2       In      -         7.244       -         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK       SB_LUT4      O        Out     0.379     7.622       -         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK_0     SB_LUT4      I0       In      -         8.993       -         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK_0     SB_LUT4      O        Out     0.449     9.442       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     I0       In      -         10.347      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     10.605      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1         SB_LUT4      I3       In      -         10.991      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1         SB_LUT4      O        Out     0.316     11.306      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1_0       SB_LUT4      I0       In      -         12.677      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1_0       SB_LUT4      O        Out     0.449     13.126      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                  SB_CARRY     I0       In      -         14.031      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     14.289      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94         SB_LUT4      I3       In      -         14.675      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94         SB_LUT4      O        Out     0.316     14.990      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94_0       SB_LUT4      I0       In      -         16.361      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94_0       SB_LUT4      O        Out     0.449     16.810      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                  SB_CARRY     I0       In      -         17.715      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     17.972      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8         SB_LUT4      I3       In      -         18.358      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8         SB_LUT4      O        Out     0.316     18.674      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_5_c_RNIA6LKG         SB_LUT4      I0       In      -         20.045      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_5_c_RNIA6LKG         SB_LUT4      O        Out     0.449     20.494      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_axb_7                    Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG         SB_LUT4      I0       In      -         21.865      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG         SB_LUT4      O        Out     0.449     22.314      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG_0       SB_LUT4      I0       In      -         23.685      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG_0       SB_LUT4      O        Out     0.449     24.133      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                  SB_CARRY     I0       In      -         25.038      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     25.296      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIEKNA21        SB_LUT4      I3       In      -         25.682      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIEKNA21        SB_LUT4      O        Out     0.316     25.997      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIEKNA21        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      I0       In      -         27.369      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      O        Out     0.449     27.817      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     I0       In      -         28.722      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     28.980      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIGAMI32        SB_LUT4      I3       In      -         29.366      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIGAMI32        SB_LUT4      O        Out     0.316     29.681      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIGAMI32        Net          -        -       1.371     -           2         
Pixel_1_RNO_4                                                          SB_LUT4      I3       In      -         31.052      -         
Pixel_1_RNO_4                                                          SB_LUT4      O        Out     0.316     31.368      -         
N_8                                                                    Net          -        -       1.371     -           1         
Pixel_1_RNO_0                                                          SB_LUT4      I0       In      -         32.739      -         
Pixel_1_RNO_0                                                          SB_LUT4      O        Out     0.449     33.188      -         
N_49                                                                   Net          -        -       1.371     -           1         
Pixel_1_RNO                                                            SB_LUT4      I0       In      -         34.559      -         
Pixel_1_RNO                                                            SB_LUT4      O        Out     0.449     35.008      -         
N_32_i                                                                 Net          -        -       1.507     -           1         
Pixel_1                                                                SB_DFF       D        In      -         36.515      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 36.620 is 10.912(29.8%) logic and 25.708(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      31.165
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         31.059

    - Propagation time:                      36.515
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.455

    Number of logic level(s):                36
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                               SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                               Net          -        -       0.834     -           6         
un5_visibley_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                     Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                           SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                           SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un26_sum                          Net          -        -       1.371     -           6         
un5_visibley_cry_8_c_RNI3O5C_0                                         SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                         SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                         Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     I0       In      -         6.180       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     CO       Out     0.258     6.437       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3                    Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CI       In      -         6.451       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CO       Out     0.126     6.577       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4                    Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CI       In      -         6.591       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CO       Out     0.126     6.717       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5                    Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CI       In      -         6.731       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CO       Out     0.126     6.858       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK       SB_LUT4      I2       In      -         7.244       -         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK       SB_LUT4      O        Out     0.379     7.622       -         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK_0     SB_LUT4      I0       In      -         8.993       -         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK_0     SB_LUT4      O        Out     0.449     9.442       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     I0       In      -         10.347      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     10.605      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1         SB_LUT4      I3       In      -         10.991      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1         SB_LUT4      O        Out     0.316     11.306      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1_0       SB_LUT4      I0       In      -         12.677      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1_0       SB_LUT4      O        Out     0.449     13.126      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                  SB_CARRY     I0       In      -         14.031      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     14.289      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94         SB_LUT4      I3       In      -         14.675      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94         SB_LUT4      O        Out     0.316     14.990      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94_0       SB_LUT4      I0       In      -         16.361      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94_0       SB_LUT4      O        Out     0.449     16.810      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                  SB_CARRY     I0       In      -         17.715      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     17.972      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8         SB_LUT4      I3       In      -         18.358      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8         SB_LUT4      O        Out     0.316     18.674      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8_0       SB_LUT4      I0       In      -         20.045      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8_0       SB_LUT4      O        Out     0.449     20.494      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                  SB_CARRY     I0       In      -         21.399      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     21.656      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG         SB_LUT4      I3       In      -         22.042      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG         SB_LUT4      O        Out     0.316     22.358      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_5_c_RNIGF1T11        SB_LUT4      I0       In      -         23.729      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_5_c_RNIGF1T11        SB_LUT4      O        Out     0.449     24.178      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_axb_7                    Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIEKNA21        SB_LUT4      I0       In      -         25.549      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIEKNA21        SB_LUT4      O        Out     0.449     25.997      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIEKNA21        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      I0       In      -         27.369      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      O        Out     0.449     27.817      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     I0       In      -         28.722      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     28.980      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIGAMI32        SB_LUT4      I3       In      -         29.366      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIGAMI32        SB_LUT4      O        Out     0.316     29.681      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIGAMI32        Net          -        -       1.371     -           2         
Pixel_1_RNO_4                                                          SB_LUT4      I3       In      -         31.052      -         
Pixel_1_RNO_4                                                          SB_LUT4      O        Out     0.316     31.368      -         
N_8                                                                    Net          -        -       1.371     -           1         
Pixel_1_RNO_0                                                          SB_LUT4      I0       In      -         32.739      -         
Pixel_1_RNO_0                                                          SB_LUT4      O        Out     0.449     33.188      -         
N_49                                                                   Net          -        -       1.371     -           1         
Pixel_1_RNO                                                            SB_LUT4      I0       In      -         34.559      -         
Pixel_1_RNO                                                            SB_LUT4      O        Out     0.449     35.008      -         
N_32_i                                                                 Net          -        -       1.507     -           1         
Pixel_1                                                                SB_DFF       D        In      -         36.515      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 36.620 is 10.912(29.8%) logic and 25.708(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 80MB peak: 81MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             1 use
SB_CARRY        90 uses
SB_DFF          14 uses
SB_DFFE         10 uses
SB_GB           1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         142 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (1%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 142 (11%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 142 = 142 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 37MB peak: 81MB)

Process took 0h:00m:05s realtime, 0h:00m:04s cputime
# Wed Jun 17 17:50:45 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
SimpleVGA_iCEstick_Implmnt: newer file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 16 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	142
    Number of DFFs      	:	24
    Number of Carrys    	:	90
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	3
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	146
    Number of DFFs      	:	24
    Number of Carrys    	:	90

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	65
        CARRY Only       	:	18
        LUT with CARRY   	:	57
    LogicCells                  :	164/1280
    PLBs                        :	25/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 15.9 (sec)

Final Design Statistics
    Number of LUTs      	:	146
    Number of DFFs      	:	24
    Number of Carrys    	:	90
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	164/1280
    PLBs                        :	26/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 38.63 MHz | Target: 134.39 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 134.39 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 32.09 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 17.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 316
used logic cells: 164
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 316
used logic cells: 164
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Read device time: 3
I1209: Started routing
I1223: Total Nets : 250 
I1212: Iteration  1 :    44 unrouted : 0 seconds
I1212: Iteration  2 :    19 unrouted : 0 seconds
I1212: Iteration  3 :    15 unrouted : 0 seconds
I1212: Iteration  4 :    12 unrouted : 0 seconds
I1212: Iteration  5 :    12 unrouted : 1 seconds
I1212: Iteration  6 :    12 unrouted : 0 seconds
I1212: Iteration  7 :    12 unrouted : 0 seconds
I1212: Iteration  8 :    12 unrouted : 0 seconds
I1212: Iteration  9 :    12 unrouted : 0 seconds
I1212: Iteration 10 :    12 unrouted : 0 seconds
I1212: Iteration 11 :    12 unrouted : 0 seconds
I1212: Iteration 12 :    12 unrouted : 0 seconds
I1212: Iteration 13 :    12 unrouted : 0 seconds
I1212: Iteration 14 :    10 unrouted : 0 seconds
I1212: Iteration 15 :    10 unrouted : 0 seconds
I1212: Iteration 16 :    10 unrouted : 0 seconds
I1212: Iteration 17 :    10 unrouted : 0 seconds
I1212: Iteration 18 :     8 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 4 (sec)
bitmap succeed.
