

================================================================
== Vitis HLS Report for 'kernel_outerloop_0'
================================================================
* Date:           Thu Sep  4 18:25:14 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        kernel_outerloop_0
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: versal
* Target device:  xcvc1902-vsvd1760-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.301 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                               |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                    Instance                   |               Module               |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_kernel_outerloop_0_dataflow_region_fu_170  |kernel_outerloop_0_dataflow_region  |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_117_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     1|        -|       -|    -|
|Expression       |        -|     -|        0|      56|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |      288|  1764|   237187|   47625|    0|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|      42|    -|
|Register         |        -|     -|       73|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |      288|  1765|   237260|   47723|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |       14|    89|       13|       5|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+------+--------+-------+-----+
    |                    Instance                   |               Module               | BRAM_18K|  DSP |   FF   |  LUT  | URAM|
    +-----------------------------------------------+------------------------------------+---------+------+--------+-------+-----+
    |control_s_axi_U                                |control_s_axi                       |        0|     0|     332|    488|    0|
    |grp_kernel_outerloop_0_dataflow_region_fu_170  |kernel_outerloop_0_dataflow_region  |      288|  1764|  236855|  47137|    0|
    +-----------------------------------------------+------------------------------------+---------+------+--------+-------+-----+
    |Total                                          |                                    |      288|  1764|  237187|  47625|    0|
    +-----------------------------------------------+------------------------------------+---------+------+--------+-------+-----+

    * DSP: 
    +------------------------------+-------------------------+-----------+
    |           Instance           |          Module         | Expression|
    +------------------------------+-------------------------+-----------+
    |mul_mul_27s_16ns_27_4_1_U610  |mul_mul_27s_16ns_27_4_1  |    i0 * i1|
    +------------------------------+-------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                            Variable Name                           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |i_4_fu_222_p2                                                       |         +|   0|  0|  32|          32|           1|
    |grp_kernel_outerloop_0_dataflow_region_fu_170_arg1_axis_out_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln117_fu_228_p2                                                |      icmp|   0|  0|  16|          32|          32|
    |ap_block_state1                                                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_kernel_outerloop_0_dataflow_region_fu_170_ap_done       |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_kernel_outerloop_0_dataflow_region_fu_170_ap_ready      |        or|   0|  0|   2|           1|           1|
    +--------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                               |          |   0|  0|  56|          68|          37|
    +--------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |   6|          8|    1|          8|
    |ap_done                           |   2|          2|    1|          2|
    |arg0_axis_in_TREADY_int_regslice  |   2|          2|    1|          2|
    |i_fu_106                          |  32|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  42|         14|   35|         76|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                                | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                           |   7|   0|    7|          0|
    |ap_done_reg                                                         |   1|   0|    1|          0|
    |ap_rst_n_inv                                                        |   1|   0|    1|          0|
    |ap_rst_reg_1                                                        |   1|   0|    1|          0|
    |ap_rst_reg_2                                                        |   1|   0|    1|          0|
    |ap_sync_reg_grp_kernel_outerloop_0_dataflow_region_fu_170_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_kernel_outerloop_0_dataflow_region_fu_170_ap_ready  |   1|   0|    1|          0|
    |grp_kernel_outerloop_0_dataflow_region_fu_170_ap_start_reg          |   1|   0|    1|          0|
    |i_fu_106                                                            |  32|   0|   32|          0|
    |total_bytes_reg_307                                                 |  27|   0|   32|          5|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                               |  73|   0|   78|          5|
    +--------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |      Source Object     |    C Type    |
+-----------------------+-----+-----+---------------+------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|                 control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|                 control|        scalar|
|s_axi_control_AWADDR   |   in|    7|          s_axi|                 control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|                 control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|                 control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|                 control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|                 control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|                 control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|                 control|        scalar|
|s_axi_control_ARADDR   |   in|    7|          s_axi|                 control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|                 control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|                 control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|                 control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|                 control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|                 control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|                 control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|                 control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|      kernel_outerloop_0|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|      kernel_outerloop_0|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|      kernel_outerloop_0|  return value|
|arg0_axis_in_TDATA     |   in|  256|           axis|   arg0_axis_in_V_data_V|       pointer|
|arg0_axis_in_TVALID    |   in|    1|           axis|   arg0_axis_in_V_last_V|       pointer|
|arg0_axis_in_TREADY    |  out|    1|           axis|   arg0_axis_in_V_last_V|       pointer|
|arg0_axis_in_TLAST     |   in|    1|           axis|   arg0_axis_in_V_last_V|       pointer|
|arg0_axis_in_TKEEP     |   in|   32|           axis|   arg0_axis_in_V_keep_V|       pointer|
|arg0_axis_in_TSTRB     |   in|   32|           axis|   arg0_axis_in_V_strb_V|       pointer|
|arg1_axis_out_TDATA    |  out|  256|           axis|  arg1_axis_out_V_data_V|       pointer|
|arg1_axis_out_TVALID   |  out|    1|           axis|  arg1_axis_out_V_last_V|       pointer|
|arg1_axis_out_TREADY   |   in|    1|           axis|  arg1_axis_out_V_last_V|       pointer|
|arg1_axis_out_TLAST    |  out|    1|           axis|  arg1_axis_out_V_last_V|       pointer|
|arg1_axis_out_TKEEP    |  out|   32|           axis|  arg1_axis_out_V_keep_V|       pointer|
|arg1_axis_out_TSTRB    |  out|   32|           axis|  arg1_axis_out_V_strb_V|       pointer|
+-----------------------+-----+-----+---------------+------------------------+--------------+

