<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<register_list
    name="CP15"
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xmlns="http://www.arm.com/core_reg"
    xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd"
    xmlns:tcf="http://com.arm.targetconfigurationeditor">
    <register_group name="ID">
        <gui_name language="en">ID</gui_name>
        <description language="en">Provides information about the system</description>
        <register access="RO" name="MIDR" size="4">
            <gui_name language="en">Main ID</gui_name>
            <alias_name>CP15_MIDR</alias_name>
            <device_name type="rvi">CP15_MIDR</device_name>
            <device_name type="cadi">MIDR</device_name>
            <description language="en">The Main ID Register returns the device ID code that contains information about the processor</description>
            <bitField conditional="false" name="IMPLEMENTOR">
                <gui_name language="en">IMPLEMENTOR</gui_name>
                <description language="en">Indicates implementer</description>
                <definition>[31:24]</definition>
            </bitField>
            <bitField conditional="false" name="VARIANT">
                <gui_name language="en">VARIANT</gui_name>
                <description language="en">Identifies the major revision of the processor</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="ARCHITECTURE">
                <gui_name language="en">ARCHITECTURE</gui_name>
                <description language="en">Indicates the architecture version</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="PART">
                <gui_name language="en">PART</gui_name>
                <description language="en">Indicates processor part number</description>
                <definition>[15:4]</definition>
            </bitField>
            <bitField conditional="false" name="REVISION">
                <gui_name language="en">REVISION</gui_name>
                <description language="en">Identifies the minor revision of the processor</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="MPUIR" size="4">
            <gui_name language="en">MPU Type</gui_name>
            <alias_name>CP15_MPUIR</alias_name>
            <device_name type="rvi">CP15_MPUIR</device_name>
            <device_name type="cadi">MPUIR</device_name>
            <description language="en">The MPU Type Register holds the value for the number of instruction and data memory regions implemented in the processor</description>
            <bitField conditional="false" name="DREGION">
                <gui_name language="en">DREGIONS</gui_name>
                <description language="en">Specifies the number of unified MPU regions</description>
                <definition>[15:8]</definition>
            </bitField>
            <bitField conditional="false" name="S" enumerationId="CP15_MPU_TYPE_S">
                <gui_name language="en">S</gui_name>
                <description language="en">Specifies the type of MPU regions, unified or separate, in the processor</description>
                <definition>[0]</definition>
            </bitField>
        </register>
        <register access="RO" name="MPIDR" size="4">
            <gui_name language="en">Multiprocessor ID</gui_name>
            <alias_name>CP15_MPIDR</alias_name>
            <device_name type="rvi">CP15_MPIDR</device_name>
            <device_name type="cadi">MPIDR</device_name>
            <description language="en">Multiprocessor ID</description>
        </register>
        <register access="RO" name="ID_PFR0" size="4">
            <gui_name language="en">Processor Feature Register 0</gui_name>
            <alias_name>CP15_ID_PFR0</alias_name>
            <device_name type="rvi">CP15_ID_PFR0</device_name>
            <device_name type="cadi">ID_PFR0</device_name>
            <description language="en">Provides information about the execution state support and programmer model for the processor</description>
            <bitField conditional="false" name="STATE3" enumerationId="CP15_ID_PFR0_STATE3">
                <gui_name language="en">STATE3</gui_name>
                <description language="en">Indicates support for Thumb Execution Environment</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="STATE2" enumerationId="CP15_ID_PFR0_STATE2">
                <gui_name language="en">STATE2</gui_name>
                <description language="en">Indicates support for acceleration of execution environments in hardware or software</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="STATE1" enumerationId="CP15_ID_PFR0_STATE1">
                <gui_name language="en">STATE1</gui_name>
                <description language="en">Indicates type of Thumb encoding that the processor supports</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="STATE0" enumerationId="CP15_ID_PFR0_STATE0">
                <gui_name language="en">STATE0</gui_name>
                <description language="en">Indicates support for ARM instruction set</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_PFR1" size="4">
            <gui_name language="en">Processor Feature Register 1</gui_name>
            <alias_name>CP15_ID_PFR1</alias_name>
            <device_name type="rvi">CP15_ID_PFR1</device_name>
            <device_name type="cadi">ID_PFR1</device_name>
            <description language="en">The Processor Feature Register 1 provides information about the execution state support and programmer model for the processor</description>
            <bitField conditional="false" name="MICRO_PMODEL" enumerationId="CP15_ID_PFR1_MICRO_PMODEL">
                <gui_name language="en">MICRO_PMODEL</gui_name>
                <description language="en">Indicates support for Microcontroller programmer model</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="SEC_EXTENSION" enumerationId="CP15_ID_PFR1_SEC_EXTENSION">
                <gui_name language="en">SEC_EXTENSION</gui_name>
                <description language="en">Indicates support for Security Extensions Architecture</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="ARMV4_PMODEL" enumerationId="CP15_ID_PFR1_ARMV4_PMODEL">
                <gui_name language="en">ARMV4_PMODEL</gui_name>
                <description language="en">Indicates support for standard ARMv4 programmer model</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_DFR0" size="4">
            <gui_name language="en">Debug Feature Register 0</gui_name>
            <alias_name>CP15_ID_DFR0</alias_name>
            <device_name type="rvi">CP15_ID_DFR0</device_name>
            <device_name type="cadi">ID_DFR0</device_name>
            <description language="en">Provides information about the debug system for the processor</description>
            <bitField conditional="false" name="MDM_MM" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">MDM-MM</gui_name>
                <description language="en">Indicates support for the microcontroller debug model - memory mapped</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="TDM_MM" enumerationId="CP15_ID_DFR0_TDM_MM">
                <gui_name language="en">TDM-MM</gui_name>
                <description language="en">Indicates support for the trace debug model - memory mapped</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="TDM_C" enumerationId="CP15_ID_DFR0_TDM_C">
                <gui_name language="en">TDM-C</gui_name>
                <description language="en">Indicates support for the trace debug model - coprocessor</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="CDM_MM" enumerationId="CP15_ID_DFR0_CDM_MM">
                <gui_name language="en">CDM-MM</gui_name>
                <description language="en">Indicates the type of embedded processor debug model that the processor supports</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="SDM" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">SDM</gui_name>
                <description language="en">Indicates the type of secure debug model that the processor supports</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="CDM_C" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">CDM-C</gui_name>
                <description language="en">Indicates the type of applications processor debug model that the processor supports</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_AFR0" size="4">
            <gui_name language="en">Auxiliary Feature Register 0</gui_name>
            <alias_name>CP15_ID_AFR0</alias_name>
            <device_name type="rvi">CP15_ID_AFR0</device_name>
            <device_name type="cadi">ID_AFR0</device_name>
            <description language="en">Provides additional information about the features of the processor</description>
        </register>
        <register access="RO" name="ID_MMFR0" size="4">
            <gui_name language="en">Memory Model Feature Register 0</gui_name>
            <alias_name>CP15_ID_MMFR0</alias_name>
            <device_name type="rvi">CP15_ID_MMFR0</device_name>
            <device_name type="cadi">ID_MMFR0</device_name>
            <description language="en">Provides information about the memory model, memory management, and cache support operations of the processor</description>
            <bitField conditional="false" name="FCSE" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">FCSE</gui_name>
                <description language="en">Indicates support for Fast Context Switch Extension</description>
                <definition>[27:24]</definition>
            </bitField>
            <bitField conditional="false" name="AUXCON" enumerationId="CP15_ID_MMFR0_AUXCON">
                <gui_name language="en">AUXCON</gui_name>
                <description language="en">Indicates support for the auxiliary registers</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="TCM" enumerationId="CP15_ID_MMFR0_TCM">
                <gui_name language="en">TCM</gui_name>
                <description language="en">Indicates support for TCM and associated DMA</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="OUT_SHARE" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">OUT_SHARE</gui_name>
                <description language="en">Indicates support for the Outer shareable attribute</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="CACHE_CO" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">CACHE_CO</gui_name>
                <description language="en">Indicates support for cache coherency maintenance</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="PMSA" enumerationId="CP15_ID_MMFR0_PMSA">
                <gui_name language="en">PMSA</gui_name>
                <description language="en">Indicates support for Physical Memory System Architecture</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="VMSA" enumerationId="CP15_ID_MMFR0_VMSA">
                <gui_name language="en">VMSA</gui_name>
                <description language="en">Indicates support for Virtual Memory System Architecture</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_MMFR1" size="4">
            <gui_name language="en">Memory Model Feature Register 1</gui_name>
            <alias_name>CP15_ID_MMFR1</alias_name>
            <device_name type="rvi">CP15_ID_MMFR1</device_name>
            <device_name type="cadi">ID_MMFR1</device_name>
            <description language="en">Provides information about the memory model, memory management, and cache support of the processor</description>
            <bitField conditional="false" name="BRANCH_PRED" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">BRANCH_PRED</gui_name>
                <description language="en">Indicates Branch Predictor management requirements</description>
                <definition>[31:28]</definition>
            </bitField>
            <bitField conditional="false" name="L1_TEST_CLEAN" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">L1_TEST_CLEAN</gui_name>
                <description language="en">Indicates support for test and clean operations on data cache, Harvard or unified architecture</description>
                <definition>[27:24]</definition>
            </bitField>
            <bitField conditional="false" name="L1_CMO_U" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">L1_CMO_U</gui_name>
                <description language="en">Indicates support for L1 cache, entire cache maintenance operations, unified architecture</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="L1_CMO_H" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">L1_CMO_H</gui_name>
                <description language="en">Indicates support for L1 cache, entire cache maintenance operations, Harvard architecture</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="L1_CLMO_SW_U" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">L1_CLMO_SW_U</gui_name>
                <description language="en">Indicates support for L1 cache line maintenance operations by Set and Way, unified architecture</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="L1_CLMO_SW_H" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">L1_CLMO_SW_H</gui_name>
                <description language="en">Indicates support for L1 cache line maintenance operations by Set and Way, Harvard architecture</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="L1_CLMO_MVA_U" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">L1_CLMO_MVA_U</gui_name>
                <description language="en">Indicates support for L1 cache line maintenance operations by address, unified architecture</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="L1_CLMO_MVA_H" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">L1_CLMO_MVA_H</gui_name>
                <description language="en">Indicates support for L1 cache line maintenance operations by address, Harvard architecture</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_MMFR2" size="4">
            <gui_name language="en">Memory Model Feature Register 2</gui_name>
            <alias_name>CP15_ID_MMFR2</alias_name>
            <device_name type="rvi">CP15_ID_MMFR2</device_name>
            <device_name type="cadi">ID_MMFR2</device_name>
            <description language="en">Provides information about the memory model, memory management, and cache support operations of the processor</description>
            <bitField conditional="false" name="HAF" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">HAF</gui_name>
                <description language="en">Indicates support for Hardware Access Flag</description>
                <definition>[31:28]</definition>
            </bitField>
            <bitField conditional="false" name="WFI" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">WFI</gui_name>
                <description language="en">Indicates support for Wait-For-Interrupt stalling</description>
                <definition>[27:24]</definition>
            </bitField>
            <bitField conditional="false" name="MB" enumerationId="CP15_ID_MMFR2_MB">
                <gui_name language="en">MB</gui_name>
                <description language="en">Indicates support for memory barrier operations</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="TLB_MO_U" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">TLB_MO_U</gui_name>
                <description language="en">Indicates support for TLB maintenance operations, unified architecture</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="TLB_MO_H" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">TLB_MO_H</gui_name>
                <description language="en">Indicates support for TLB maintenance operations, Harvard architecture</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="L1_CMRO_H" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">L1_CMRO_H</gui_name>
                <description language="en">Indicates support for cache maintenance range operations, Harvard architecture</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="L1_BPCO" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">L1_BPCO</gui_name>
                <description language="en">Indicates support for background prefetch cache range operations, Harvard architecture</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="L1_FPCO" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">L1_FPCO</gui_name>
                <description language="en">Indicates support for foreground prefetch cache range operations, Harvard architecture</description>
                <definition>[7:4]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_MMFR3" size="4">
            <gui_name language="en">Memory Model Feature Register 3</gui_name>
            <alias_name>CP15_ID_MMFR3</alias_name>
            <device_name type="rvi">CP15_ID_MMFR3</device_name>
            <device_name type="cadi">ID_MMFR3</device_name>
            <description language="en">Provides information about the two cache line maintenance operations for the processor</description>
            <bitField conditional="false" name="BPMO" enumerationId="CP15_ID_MMFR3_BPMO">
                <gui_name language="en">BPMO</gui_name>
                <description language="en">Indicates support for branch predictor maintenance operations in systems with hierarchical cache maintenance operations</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="HCMO_SW" enumerationId="CP15_ID_MMFR3_HCMO_SW">
                <gui_name language="en">HCMO_SW</gui_name>
                <description language="en">Indicates support for hierarchical cache maintenance operations by Set and Way</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="ID_MMFR3_HCMO_MVA" enumerationId="CP15_ID_MMFR3_HCMO_MVA">
                <gui_name language="en">HCMO_MVA</gui_name>
                <description language="en">Indicates support for hierarchical cache maintenance operations by address</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_ISAR0" size="4">
            <gui_name language="en">Instruction Set Attributes Register 0</gui_name>
            <alias_name>CP15_ID_ISAR0</alias_name>
            <device_name type="rvi">CP15_ID_ISAR0</device_name>
            <device_name type="cadi">ID_ISAR0</device_name>
            <description language="en">Provides information about the instruction set that the processor supports beyond the basic set</description>
            <bitField conditional="false" name="DIVIDE" enumerationId="CP15_ID_ISAR0_DIVIDE">
                <gui_name language="en">DIVIDE</gui_name>
                <description language="en">Indicates support for divide instructions</description>
                <definition>[27:24]</definition>
            </bitField>
            <bitField conditional="false" name="DEBUG" enumerationId="CP15_ID_ISAR0_DEBUG">
                <gui_name language="en">DEBUG</gui_name>
                <description language="en">Indicates support for debug instructions</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="COPROCESSOR" enumerationId="CP15_ID_ISAR0_COPROCESSOR">
                <gui_name language="en">COPROCESSOR</gui_name>
                <description language="en">Indicates support for coprocessor instructions other than separately attributed feature registers, such as CP15 registers and VFP</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="CMP_BRANCH" enumerationId="CP15_ID_ISAR0_CMP_BRANCH">
                <gui_name language="en">CMP_BRANCH</gui_name>
                <description language="en">Indicates support for combined compare and branch instructions</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="BITFIELD" enumerationId="CP15_ID_ISAR0_BITFIELD">
                <gui_name language="en">BITFIELD</gui_name>
                <description language="en">Indicates support for bitfield instructions</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="BIT_COUNT" enumerationId="CP15_ID_ISAR0_BIT_COUNT">
                <gui_name language="en">BIT_COUNT</gui_name>
                <description language="en">Indicates support for bit counting instructions</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="ATOMIC" enumerationId="CP15_ID_ISAR0_ATOMIC">
                <gui_name language="en">ATOMIC</gui_name>
                <description language="en">Indicates support for atomic load and store instructions</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_ISAR1" size="4">
            <gui_name language="en">Instruction Set Attributes Register 1</gui_name>
            <alias_name>CP15_ID_ISAR1</alias_name>
            <device_name type="rvi">CP15_ID_ISAR1</device_name>
            <device_name type="cadi">ID_ISAR1</device_name>
            <description language="en">Provides information about the instruction set that the processor supports beyond the basic set</description>
            <bitField conditional="false" name="JAZELLE" enumerationId="CP15_ID_ISAR1_JAZELLE">
                <gui_name language="en">JAZELLE</gui_name>
                <description language="en">Indicates support for Jazelle instructions</description>
                <definition>[31:28]</definition>
            </bitField>
            <bitField conditional="false" name="INTERWORKING" enumerationId="CP15_ID_ISAR1_INTERWORKING">
                <gui_name language="en">INTERWORKING</gui_name>
                <description language="en">Indicates support for interworking instructions</description>
                <definition>[27:24]</definition>
            </bitField>
            <bitField conditional="false" name="IMMEDIATE" enumerationId="CP15_ID_ISAR1_IMMEDIATE">
                <gui_name language="en">IMMEDIATE</gui_name>
                <description language="en">Indicates support for immediate instructions</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="IF_THEN" enumerationId="CP15_ID_ISAR1_IF_THEN">
                <gui_name language="en">IF_THEN</gui_name>
                <description language="en">Indicates support for if then instructions</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="EXTEND" enumerationId="CP15_ID_ISAR1_EXTEND">
                <gui_name language="en">EXTEND</gui_name>
                <description language="en">Indicates support for sign or zero extend instructions</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="EXCEPTION2" enumerationId="CP15_ID_ISAR1_EXCEPTION2">
                <gui_name language="en">EXCEPTION2</gui_name>
                <description language="en">Indicates support for exception 2 instructions</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="EXCEPTION1" enumerationId="CP15_ID_ISAR1_EXCEPTION1">
                <gui_name language="en">EXCEPTION1</gui_name>
                <description language="en">Indicates support for exception 1 instructions</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="ENDIAN" enumerationId="CP15_ID_ISAR1_ENDIAN">
                <gui_name language="en">ENDIAN</gui_name>
                <description language="en">Indicates support for endianness control instructions</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_ISAR2" size="4">
            <gui_name language="en">Instruction Set Attributes Register 2</gui_name>
            <alias_name>CP15_ID_ISAR2</alias_name>
            <device_name type="rvi">CP15_ID_ISAR2</device_name>
            <device_name type="cadi">ID_ISAR2</device_name>
            <description language="en">Provides information about the instruction set that the processor supports beyond the basic set</description>
            <bitField conditional="false" name="REVERSAL" enumerationId="CP15_ID_ISAR2_REVERSAL">
                <gui_name language="en">REVERSAL</gui_name>
                <description language="en">Indicates support for reversal instructions</description>
                <definition>[31:28]</definition>
            </bitField>
            <bitField conditional="false" name="PSR" enumerationId="CP15_ID_ISAR2_PSR">
                <gui_name language="en">PSR</gui_name>
                <description language="en">Indicates support for PSR instructions</description>
                <definition>[27:24]</definition>
            </bitField>
            <bitField conditional="false" name="U_MULTIPLY" enumerationId="CP15_ID_ISAR2_U_MULTIPLY">
                <gui_name language="en">U_MULTIPLY</gui_name>
                <description language="en">Indicates support for advanced unsigned multiply instructions</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="S_MULTIPLY" enumerationId="CP15_ID_ISAR2_S_MULTIPLY">
                <gui_name language="en">S_MULTIPLY</gui_name>
                <description language="en">Indicates support for advanced signed multiply instructions</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="MULTIPLY" enumerationId="CP15_ID_ISAR2_MULTIPLY">
                <gui_name language="en">MULTIPLY</gui_name>
                <description language="en">Indicates support for multiply instructions</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="INTERRUPT" enumerationId="CP15_ID_ISAR2_INTERRUPT">
                <gui_name language="en">INTERRUPT</gui_name>
                <description language="en">Indicates support for multi-access interruptible instructions</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="MEM_HINT" enumerationId="CP15_ID_ISAR2_MEM_HINT">
                <gui_name language="en">MEM_HINT</gui_name>
                <description language="en">Indicates support for memory hint instructions</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="LOAD_STORE" enumerationId="CP15_ID_ISAR2_LOAD_STORE">
                <gui_name language="en">LOAD_STORE</gui_name>
                <description language="en">Indicates support for additional load and store instructions</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_ISAR3" size="4">
            <gui_name language="en">Instruction Set Attributes Register 3</gui_name>
            <alias_name>CP15_ID_ISAR3</alias_name>
            <device_name type="rvi">CP15_ID_ISAR3</device_name>
            <device_name type="cadi">ID_ISAR3</device_name>
            <description language="en">Provides information about the instruction set that the processor supports beyond the basic set</description>
            <bitField conditional="false" name="THUMBEE" enumerationId="CP15_ID_ISAR3_THUMBEE">
                <gui_name language="en">THUMBEE</gui_name>
                <description language="en">Indicates support for ThumbEE Execution Environment extension</description>
                <definition>[31:28]</definition>
            </bitField>
            <bitField conditional="false" name="TRUE_NOP" enumerationId="CP15_ID_ISAR3_TRUE_NOP">
                <gui_name language="en">TRUE_NOP</gui_name>
                <description language="en">Indicates support for true NOP instructions</description>
                <definition>[27:24]</definition>
            </bitField>
            <bitField conditional="false" name="THUMB_COPY" enumerationId="CP15_ID_ISAR3_THUMB_COPY">
                <gui_name language="en">THUMB_COPY</gui_name>
                <description language="en">Indicates support for Thumb copy instructions</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="TAB_BRANCH" enumerationId="CP15_ID_ISAR3_TAB_BRANCH">
                <gui_name language="en">TAB_BRANCH</gui_name>
                <description language="en">Indicates support for table branch instructions</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="SYNCH" enumerationId="CP15_ID_ISAR3_SYNCH">
                <gui_name language="en">SYNCH</gui_name>
                <description language="en">Indicates support for synchronization primitive instructions</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="SVC" enumerationId="CP15_ID_ISAR3_SVC">
                <gui_name language="en">SVC</gui_name>
                <description language="en">Indicates support for SVC (formerly SWI) instructions</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="SIMD" enumerationId="CP15_ID_ISAR3_SIMD">
                <gui_name language="en">SIMD</gui_name>
                <description language="en">Indicates support for Single Instruction Multiple Data (SIMD) instructions</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="SATURATE" enumerationId="CP15_ID_ISAR3_SATURATE">
                <gui_name language="en">SATURATE</gui_name>
                <description language="en">Indicates support for saturate instructions</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_ISAR4" size="4">
            <gui_name language="en">Instruction Set Attributes Register 4</gui_name>
            <alias_name>CP15_ID_ISAR4</alias_name>
            <device_name type="rvi">CP15_ID_ISAR4</device_name>
            <device_name type="cadi">ID_ISAR4</device_name>
            <description language="en">Provides information about the instruction set that the processor supports beyond the basic set</description>
            <bitField conditional="false" name="EXCLUSIVE" enumerationId="CP15_ID_ISAR4_EXCLUSIVE">
                <gui_name language="en">EXCLUSIVE</gui_name>
                <description language="en">Indicates support for Exclusive instructions</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="BARRIER" enumerationId="CP15_ID_ISAR4_BARRIER">
                <gui_name language="en">BARRIER</gui_name>
                <description language="en">Indicates support for Barrier instructions</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="SMC" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">SMC</gui_name>
                <description language="en">Indicates support for Secure Monitor Call (SMC) (formerly SMI) instructions</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="WRITE_BACK" enumerationId="CP15_ID_ISAR4_WRITE_BACK">
                <gui_name language="en">WRITE_BACK</gui_name>
                <description language="en">Indicates support for write-back instructions</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="WITH_SHIFT" enumerationId="CP15_ID_ISAR4_WITH_SHIFT">
                <gui_name language="en">WITH_SHIFT</gui_name>
                <description language="en">Indicates support for with-shift instructions</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="UNPRIV" enumerationId="CP15_ID_ISAR4_UNPRIV">
                <gui_name language="en">UNPRIV</gui_name>
                <description language="en">Indicates support for Unprivileged instructions</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_ISAR5" size="4">
            <gui_name language="en">Instruction Set Attributes Register 5</gui_name>
            <alias_name>CP15_ID_ISAR5</alias_name>
            <device_name type="rvi">CP15_ID_ISAR5</device_name>
            <device_name type="cadi">ID_ISAR5</device_name>
            <description language="en">Provide additional information about the properties of the processor</description>
        </register>
        <register access="RW" name="FCSEIDR" size="4">
            <gui_name language="en">Fast Context Switch Extension</gui_name>
            <alias_name>CP15_FCSEIDR</alias_name>
            <device_name type="rvi">CP15_FCSEIDR</device_name>
            <device_name type="cadi">FCSEIDR</device_name>
            <description language="en">This register is not supported</description>
        </register>
        <register access="RW" name="CONTEXTIDR" size="4">
            <gui_name language="en">Context ID</gui_name>
            <alias_name>CP15_CONTEXTIDR</alias_name>
            <device_name type="rvi">CP15_CONTEXTIDR</device_name>
            <device_name type="cadi">CONTEXTIDR</device_name>
            <description language="en">The Context ID Register holds a process IDentification (ID) value for the currently-running process</description>
        </register>
        <register access="RW" name="TPIDRURW" size="4">
            <gui_name language="en">Read/Write Thread And Process ID</gui_name>
            <alias_name>CP15_TPIDRURW</alias_name>
            <device_name type="rvi">CP15_TPIDRURW</device_name>
            <device_name type="cadi">TPIDRURW</device_name>
            <description language="en">The Thread and Process ID Registers provide locations to store software thread and process IDs for the OS</description>
        </register>
        <register access="RW" name="TPIDRURO" size="4">
            <gui_name language="en">Read-Only Thread And Process ID</gui_name>
            <alias_name>CP15_TPIDRURO</alias_name>
            <device_name type="rvi">CP15_TPIDRURO</device_name>
            <device_name type="cadi">TPIDRURO</device_name>
            <description language="en">The Thread and Process ID Registers provide locations to store software thread and process IDs for the OS</description>
        </register>
        <register access="RW" name="TPIDRPRW" size="4">
            <gui_name language="en">Privileged-Only Thread And Process ID</gui_name>
            <alias_name>CP15_TPIDRPRW</alias_name>
            <device_name type="rvi">CP15_TPIDRPRW</device_name>
            <device_name type="cadi">TPIDRPRW</device_name>
            <description language="en">The Thread and Process ID Registers provide locations to store software thread and process IDs for the OS</description>
        </register>

        <register access="RO" name="POR" size="4">
            <gui_name language="en">Pin Options Register</gui_name>
            <alias_name>CP15_POR</alias_name>
            <device_name type="rvi">CP15_POR</device_name>
            <device_name type="cadi">POR</device_name>
            <description language="en">Describes the value of pins that control processor options</description>
            <bitField conditional="false" name="DBGNOCLKSTOP">
                <gui_name language="en">DBGNOCLKSTOP</gui_name>
                <description language="en">Read the value of the DBGNOCLKSTOP pin</description>
                <definition>[4]</definition>
            </bitField>
            <bitField conditional="false" name="INTSYNCEN">
                <gui_name language="en">INTSYNCEN</gui_name>
                <description language="en">Read the value of the INTSYNCEN pin</description>
                <definition>[3]</definition>
            </bitField>
            <bitField conditional="false" name="IRQADDRVSYNCEN">
                <gui_name language="en">IRQADDRVSYNCEN</gui_name>
                <description language="en">Read the value of the IRQADDRVSYNCEN pin</description>
                <definition>[2]</definition>
            </bitField>
            <bitField conditional="false" name="SLBTCMSB">
                <gui_name language="en">SLBTCMSB</gui_name>
                <description language="en">Read the value of the SLBTCMSB pin</description>
                <definition>[1]</definition>
            </bitField>
            <bitField conditional="false" name="PARITYLEVEL">
                <gui_name language="en">PARITYLEVEL</gui_name>
                <description language="en">Read the value of the PARITYLEVEL pin</description>
                <definition>[0]</definition>
            </bitField>
        </register>

        <register access="RO" name="BO1R" size="4">
            <gui_name language="en">Build Options 1 Register</gui_name>
            <alias_name>CP15_BO1R</alias_name>
            <device_name type="rvi">CP15_BO1R</device_name>
            <device_name type="cadi">BO1R</device_name>
            <description language="en">Reflects the build configuration options used to build the processor</description>
            <!-- SDDEBUG-17769
            <bitField conditional="false" name="TCM_HI_INIT_ADDR" format="Hex">
                <gui_name language="en">TCM_HI_INIT_ADDR</gui_name>
                <description language="en">Default high address for the TCM</description>
                <definition>[31:12]</definition>
            </bitField>
            -->
            <bitField conditional="false" name="FLOAT_PRECISION" enumerationId="FLOAT_PRECISION">
                <gui_name language="en">FLOAT_PRECISION</gui_name>
                <description language="en">Indicates whether double-precision floating point is implemented</description>
                <definition>[1]</definition>
            </bitField>
            <bitField conditional="false" name="PP_BUS_ECC" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">PP_BUS_ECC</gui_name>
                <description language="en">Indicates whether the peripheral ports were built with bus-ECC</description>
                <definition>[0]</definition>
            </bitField>
        </register>

        <register access="RO" name="BO2R" size="4">
            <gui_name language="en">Build Options 2 Register</gui_name>
            <alias_name>CP15_BO2R</alias_name>
            <device_name type="rvi">CP15_BO2R</device_name>
            <device_name type="cadi">BO2R</device_name>
            <description language="en">Reflects the build configuration options used to build the processor</description>
            <bitField conditional="false" name="NUM_CPU" enumerationId="NUM_CPU">
                <gui_name language="en">NUM_CPU</gui_name>
                <description language="en">Indicates the number of CPUs</description>
                <definition>[31]</definition>
            </bitField>
            <bitField conditional="false" name="LOCK_STEP" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">LOCK_STEP</gui_name>
                <description language="en">Indicates whether the CPU has redundant logic running in lock step for checking purposes</description>
                <definition>[30]</definition>
            </bitField>
            <bitField conditional="false" name="NO_ICACHE" enumerationId="GENERIC_SUPPORTED_NOT_SUPPORTED">
                <gui_name language="en">NO_ICACHE</gui_name>
                <description language="en">Indicates whether the CPU contains instruction cache</description>
                <definition>[29]</definition>
            </bitField>
            <bitField conditional="false" name="NO_DCACHE" enumerationId="GENERIC_SUPPORTED_NOT_SUPPORTED">
                <gui_name language="en">NO_DCACHE</gui_name>
                <description language="en">Indicates whether the CPU contains data cache</description>
                <definition>[28]</definition>
            </bitField>
            <bitField conditional="false" name="ATCM_ES" enumerationId="xTCM_ES">
                <gui_name language="en">ATCM_ES</gui_name>
                <description language="en">Indicates whether an error scheme is implemented on the ATCM interface</description>
                <definition>[27:26]</definition>
            </bitField>
            <bitField conditional="false" name="BTCM_ES" enumerationId="xTCM_ES">
                <gui_name language="en">BTCM_ES</gui_name>
                <description language="en">Indicates whether an error scheme is implemented on the BTCM interface(s)</description>
                <definition>[25:24]</definition>
            </bitField>
            <bitField conditional="false" name="NO_IE" enumerationId="GENERIC_SUPPORTED_NOT_SUPPORTED">
                <gui_name language="en">NO_IE</gui_name>
                <description language="en">Indicates whether the processor supports big-endian instructions</description>
                <definition>[23]</definition>
            </bitField>
            <bitField conditional="false" name="NO_FPU" enumerationId="GENERIC_SUPPORTED_NOT_SUPPORTED">
                <gui_name language="en">NO_FPU</gui_name>
                <description language="en">Indicates whether the CPU contains a floating point unit</description>
                <definition>[22]</definition>
            </bitField>
            <bitField conditional="false" name="MPU_REGIONS" enumerationId="MPU_REGIONS">
                <gui_name language="en">MPU_REGIONS</gui_name>
                <description language="en">Indicates the number of regions in the included CPU MPU</description>
                <definition>[21:20]</definition>
            </bitField>
            <bitField conditional="false" name="BREAK_POINTS">
                <gui_name language="en">BREAK_POINTS</gui_name>
                <description language="en">Indicates the number of break points implemented in each CPU in the processor, minus 1</description>
                <definition>[19:17]</definition>
            </bitField>
            <bitField conditional="false" name="WATCH_POINTS">
                <gui_name language="en">WATCH_POINTS</gui_name>
                <description language="en">Indicates the number of watch points implemented in each CPU in the processor, minus 1</description>
                <definition>[16:14]</definition>
            </bitField>
            <bitField conditional="false" name="NO_A_TCM_INF" enumerationId="GENERIC_SUPPORTED_NOT_SUPPORTED">
                <gui_name language="en">NO_A_TCM_INF</gui_name>
                <description language="en">Indicates whether the CPUs contain ATCM ports</description>
                <definition>[13]</definition>
            </bitField>
            <bitField conditional="false" name="NO_B0_TCM_INF" enumerationId="GENERIC_SUPPORTED_NOT_SUPPORTED">
                <gui_name language="en">NO_B0_TCM_INF</gui_name>
                <description language="en">Indicates whether the CPUs contain B0TCM ports</description>
                <definition>[12]</definition>
            </bitField>
            <bitField conditional="false" name="NO_B1_TCM_INF" enumerationId="GENERIC_SUPPORTED_NOT_SUPPORTED">
                <gui_name language="en">NO_B1_TCM_INF</gui_name>
                <description language="en">Indicates whether the CPUs contain B1TCM ports</description>
                <definition>[11]</definition>
            </bitField>
            <bitField conditional="false" name="TCMBUSPARITY" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">TCMBUSPARITY</gui_name>
                <description language="en">Indicates whether the processor contains TCM address bus parity logic</description>
                <definition>[10]</definition>
            </bitField>
            <bitField conditional="false" name="NO_AXIS" enumerationId="GENERIC_SUPPORTED_NOT_SUPPORTED">
                <gui_name language="en">NO_AXIS</gui_name>
                <description language="en">Indicates whether the CPU contains an AXI slave port</description>
                <definition>[9]</definition>
            </bitField>
            <bitField conditional="false" name="ICACHE_ES" enumerationId="CACHE_ES">
                <gui_name language="en">ICACHE_ES</gui_name>
                <description language="en">Indicates whether an error scheme is implemented for the instruction cache</description>
                <definition>[8:7]</definition>
            </bitField>
            <bitField conditional="false" name="DCACHE_ES" enumerationId="CACHE_ES">
                <gui_name language="en">DCACHE_ES</gui_name>
                <description language="en">Indicates whether an error scheme is implemented for the data cache</description>
                <definition>[6:5]</definition>
            </bitField>
            <bitField conditional="false" name="NO_HARD_ERROR_CACHE" enumerationId="GENERIC_SUPPORTED_NOT_SUPPORTED">
                <gui_name language="en">NO_HARD_ERROR_CACHE</gui_name>
                <description language="en">Indicates whether the processor contains cache for corrected TCM errors</description>
                <definition>[4]</definition>
            </bitField>
            <bitField conditional="false" name="AXI_BUS_ECC" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">AXI_BUS_ECC</gui_name>
                <description language="en">Indicates whether the processor contains AXI bus ECC logic</description>
                <definition>[3]</definition>
            </bitField>
            <bitField conditional="false" name="SL" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">SL</gui_name>
                <description language="en">Indicates whether the processor has been built with split/lock logic</description>
                <definition>[2]</definition>
            </bitField>
            <bitField conditional="false" name="AHB_PP" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">AHB_PP</gui_name>
                <description language="en">Indicates whether the CPU contain AHB peripheral interfaces</description>
                <definition>[1]</definition>
            </bitField>
            <bitField conditional="false" name="MICRO_SCU" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">MICRO_SCU</gui_name>
                <description language="en">Indicates whether the processor contains an ACP interface</description>
                <definition>[0]</definition>
            </bitField>
        </register>
    </register_group>
</register_list>

