$date
	Thu Nov 11 16:20:59 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 32 ! max_to_trade [31:0] $end
$var wire 32 " accumulated_orders [31:0] $end
$var reg 10 # address_read [9:0] $end
$var reg 10 $ address_write [9:0] $end
$var reg 1 % change_max $end
$var reg 1 & clk_read $end
$var reg 1 ' clk_write $end
$var reg 32 ( data_write [31:0] $end
$var reg 1 ) write_enable $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
bx (
0'
0&
0%
b11011 $
b11011 #
bx "
bx !
$end
#10
1&
#20
b10111000101 (
1)
0&
#30
1'
#40
0)
0'
#50
b10111000101 "
1&
#60
b10110100011 (
1%
1)
0&
#70
1'
#80
0)
0'
#90
b10110100011 !
1&
#100
0&
