
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)

1. Executing Verilog-2005 frontend: /home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/librelane/runs/RUN_2025-08-07_21-24-55/tmp/d38e6585ca9c4d64960c2a0150d31eb4.bb.v
Parsing SystemVerilog input from `/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/librelane/runs/RUN_2025-08-07_21-24-55/tmp/d38e6585ca9c4d64960c2a0150d31eb4.bb.v' to AST representation.
Generating RTLIL representation for module `\sg13g2_a21o_1'.
Generating RTLIL representation for module `\sg13g2_a21o_2'.
Generating RTLIL representation for module `\sg13g2_a21oi_1'.
Generating RTLIL representation for module `\sg13g2_a21oi_2'.
Generating RTLIL representation for module `\sg13g2_a221oi_1'.
Generating RTLIL representation for module `\sg13g2_a22oi_1'.
Generating RTLIL representation for module `\sg13g2_and2_1'.
Generating RTLIL representation for module `\sg13g2_and2_2'.
Generating RTLIL representation for module `\sg13g2_and3_1'.
Generating RTLIL representation for module `\sg13g2_and3_2'.
Generating RTLIL representation for module `\sg13g2_and4_1'.
Generating RTLIL representation for module `\sg13g2_and4_2'.
Generating RTLIL representation for module `\sg13g2_antennanp'.
Generating RTLIL representation for module `\sg13g2_buf_1'.
Generating RTLIL representation for module `\sg13g2_buf_16'.
Generating RTLIL representation for module `\sg13g2_buf_2'.
Generating RTLIL representation for module `\sg13g2_buf_4'.
Generating RTLIL representation for module `\sg13g2_buf_8'.
Generating RTLIL representation for module `\sg13g2_decap_4'.
Generating RTLIL representation for module `\sg13g2_decap_8'.
Generating RTLIL representation for module `\sg13g2_dfrbp_1'.
Generating RTLIL representation for module `\sg13g2_dfrbp_2'.
Generating RTLIL representation for module `\sg13g2_dfrbpq_1'.
Generating RTLIL representation for module `\sg13g2_dfrbpq_2'.
Generating RTLIL representation for module `\sg13g2_dlhq_1'.
Generating RTLIL representation for module `\sg13g2_dlhr_1'.
Generating RTLIL representation for module `\sg13g2_dlhrq_1'.
Generating RTLIL representation for module `\sg13g2_dllr_1'.
Generating RTLIL representation for module `\sg13g2_dllrq_1'.
Generating RTLIL representation for module `\sg13g2_dlygate4sd1_1'.
Generating RTLIL representation for module `\sg13g2_dlygate4sd2_1'.
Generating RTLIL representation for module `\sg13g2_dlygate4sd3_1'.
Generating RTLIL representation for module `\sg13g2_ebufn_2'.
Generating RTLIL representation for module `\sg13g2_ebufn_4'.
Generating RTLIL representation for module `\sg13g2_ebufn_8'.
Generating RTLIL representation for module `\sg13g2_einvn_2'.
Generating RTLIL representation for module `\sg13g2_einvn_4'.
Generating RTLIL representation for module `\sg13g2_einvn_8'.
Generating RTLIL representation for module `\sg13g2_fill_1'.
Generating RTLIL representation for module `\sg13g2_fill_2'.
Generating RTLIL representation for module `\sg13g2_fill_4'.
Generating RTLIL representation for module `\sg13g2_fill_8'.
Generating RTLIL representation for module `\sg13g2_inv_1'.
Generating RTLIL representation for module `\sg13g2_inv_16'.
Generating RTLIL representation for module `\sg13g2_inv_2'.
Generating RTLIL representation for module `\sg13g2_inv_4'.
Generating RTLIL representation for module `\sg13g2_inv_8'.
Generating RTLIL representation for module `\sg13g2_lgcp_1'.
Generating RTLIL representation for module `\sg13g2_mux2_1'.
Generating RTLIL representation for module `\sg13g2_mux2_2'.
Generating RTLIL representation for module `\sg13g2_mux4_1'.
Generating RTLIL representation for module `\sg13g2_nand2_1'.
Generating RTLIL representation for module `\sg13g2_nand2_2'.
Generating RTLIL representation for module `\sg13g2_nand2b_1'.
Generating RTLIL representation for module `\sg13g2_nand2b_2'.
Generating RTLIL representation for module `\sg13g2_nand3_1'.
Generating RTLIL representation for module `\sg13g2_nand3b_1'.
Generating RTLIL representation for module `\sg13g2_nand4_1'.
Generating RTLIL representation for module `\sg13g2_nor2_1'.
Generating RTLIL representation for module `\sg13g2_nor2_2'.
Generating RTLIL representation for module `\sg13g2_nor2b_1'.
Generating RTLIL representation for module `\sg13g2_nor2b_2'.
Generating RTLIL representation for module `\sg13g2_nor3_1'.
Generating RTLIL representation for module `\sg13g2_nor3_2'.
Generating RTLIL representation for module `\sg13g2_nor4_1'.
Generating RTLIL representation for module `\sg13g2_nor4_2'.
Generating RTLIL representation for module `\sg13g2_o21ai_1'.
Generating RTLIL representation for module `\sg13g2_or2_1'.
Generating RTLIL representation for module `\sg13g2_or2_2'.
Generating RTLIL representation for module `\sg13g2_or3_1'.
Generating RTLIL representation for module `\sg13g2_or3_2'.
Generating RTLIL representation for module `\sg13g2_or4_1'.
Generating RTLIL representation for module `\sg13g2_or4_2'.
Generating RTLIL representation for module `\sg13g2_sdfbbp_1'.
Generating RTLIL representation for module `\sg13g2_sdfrbp_1'.
Generating RTLIL representation for module `\sg13g2_sdfrbp_2'.
Generating RTLIL representation for module `\sg13g2_sdfrbpq_1'.
Generating RTLIL representation for module `\sg13g2_sdfrbpq_2'.
Generating RTLIL representation for module `\sg13g2_sighold'.
Generating RTLIL representation for module `\sg13g2_slgcp_1'.
Generating RTLIL representation for module `\sg13g2_tiehi'.
Generating RTLIL representation for module `\sg13g2_tielo'.
Generating RTLIL representation for module `\sg13g2_xnor2_1'.
Generating RTLIL representation for module `\sg13g2_xor2_1'.
Successfully finished Verilog frontend.
wtaf

2. Executing Verilog-2005 frontend: /home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/heichips25_template.sv
Parsing SystemVerilog input from `/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/heichips25_template.sv' to AST representation.
Storing AST representation for module `$abstract\alu'.
Storing AST representation for module `$abstract\clock'.
Storing AST representation for module `$abstract\controller'.
Storing AST representation for module `$abstract\flags'.
Storing AST representation for module `$abstract\ir'.
Storing AST representation for module `$abstract\memory'.
Storing AST representation for module `$abstract\pc'.
Storing AST representation for module `$abstract\register'.
Storing AST representation for module `$abstract\top'.
Storing AST representation for module `$abstract\heichips25_template'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

4. Executing AST frontend in derive mode using pre-parsed AST for module `\heichips25_template'.
Generating RTLIL representation for module `\heichips25_template'.

4.1. Analyzing design hierarchy..
Top module:  \heichips25_template

4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

4.3. Analyzing design hierarchy..
Top module:  \heichips25_template
Used module:     \top

4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\controller'.
Generating RTLIL representation for module `\controller'.

4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\flags'.
Generating RTLIL representation for module `\flags'.

4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\alu'.
Generating RTLIL representation for module `\alu'.

4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\register'.
Generating RTLIL representation for module `\register'.

4.8. Executing AST frontend in derive mode using pre-parsed AST for module `\memory'.
Generating RTLIL representation for module `\memory'.

4.9. Executing AST frontend in derive mode using pre-parsed AST for module `\ir'.
Generating RTLIL representation for module `\ir'.

4.10. Executing AST frontend in derive mode using pre-parsed AST for module `\pc'.
Generating RTLIL representation for module `\pc'.

4.11. Executing AST frontend in derive mode using pre-parsed AST for module `\clock'.
Generating RTLIL representation for module `\clock'.

4.12. Analyzing design hierarchy..
Top module:  \heichips25_template
Used module:     \top
Used module:         \controller
Used module:         \flags
Used module:         \alu
Used module:         \register
Used module:         \memory
Used module:         \ir
Used module:         \pc
Used module:         \clock

4.13. Analyzing design hierarchy..
Top module:  \heichips25_template
Used module:     \top
Used module:         \controller
Used module:         \flags
Used module:         \alu
Used module:         \register
Used module:         \memory
Used module:         \ir
Used module:         \pc
Used module:         \clock
Removing unused module `$abstract\heichips25_template'.
Removing unused module `$abstract\top'.
Removing unused module `$abstract\register'.
Removing unused module `$abstract\pc'.
Removing unused module `$abstract\memory'.
Removing unused module `$abstract\ir'.
Removing unused module `$abstract\flags'.
Removing unused module `$abstract\controller'.
Removing unused module `$abstract\clock'.
Removing unused module `$abstract\alu'.
Removed 10 unused modules.
Renaming module heichips25_template to heichips25_template.

5. Executing PROC pass (convert processes to netlists).

5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `memory.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:25$58'.
Cleaned up 0 empty switches.

5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/pc.v:12$95 in module pc.
Marked 1 switch rules as full_case in process $proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/ir.v:11$94 in module ir.
Marked 5 switch rules as full_case in process $proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:31$59 in module memory.
Marked 3 switch rules as full_case in process $proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/register.v:13$52 in module register.
Removed 1 dead cases from process $proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/alu.v:31$43 in module alu.
Marked 1 switch rules as full_case in process $proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/alu.v:31$43 in module alu.
Marked 1 switch rules as full_case in process $proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/alu.v:23$42 in module alu.
Marked 3 switch rules as full_case in process $proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/flags.v:18$29 in module flags.
Marked 1 switch rules as full_case in process $proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/controller.v:75$7 in module controller.
Marked 2 switch rules as full_case in process $proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/controller.v:63$5 in module controller.
Marked 6 switch rules as full_case in process $proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/top.v:58$3 in module top.
Removed a total of 1 dead cases.

5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 12 assignments to connections.

5.4. Executing PROC_INIT pass (extract init attributes).

5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\pc.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/pc.v:12$95'.
Found async reset \rst in `\ir.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/ir.v:11$94'.
Found async reset \rst in `\register.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/register.v:13$52'.
Found async reset \rst in `\alu.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/alu.v:23$42'.
Found async reset \rst in `\flags.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/flags.v:18$29'.
Found async reset \rst in `\controller.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/controller.v:63$5'.

5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~28 debug messages>

5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\pc.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/pc.v:12$95'.
     1/1: $0\pc[15:0]
Creating decoders for process `\ir.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/ir.v:11$94'.
     1/1: $0\ir[7:0]
Creating decoders for process `\memory.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:31$59'.
     1/27: $5$memwr$\ram$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:60$57_EN[7:0]$93
     2/27: $5$memwr$\ram$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:60$57_DATA[7:0]$92
     3/27: $5$memwr$\ram$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:60$57_ADDR[15:0]$91
     4/27: $4$memwr$\ram$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:60$57_EN[7:0]$89
     5/27: $4$memwr$\ram$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:60$57_DATA[7:0]$88
     6/27: $4$memwr$\ram$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:60$57_ADDR[15:0]$87
     7/27: $3$memwr$\ram$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:60$57_EN[7:0]$85
     8/27: $3$memwr$\ram$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:60$57_DATA[7:0]$84
     9/27: $3$memwr$\ram$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:60$57_ADDR[15:0]$83
    10/27: $2$memwr$\ram$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:54$56_EN[7:0]$79
    11/27: $2$memwr$\ram$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:54$56_DATA[7:0]$78
    12/27: $2$memwr$\ram$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:53$55_EN[7:0]$77
    13/27: $2$memwr$\ram$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:53$55_DATA[7:0]$76
    14/27: $2$memwr$\ram$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:60$57_EN[7:0]$82
    15/27: $2$memwr$\ram$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:60$57_DATA[7:0]$81
    16/27: $2$memwr$\ram$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:60$57_ADDR[15:0]$80
    17/27: $1$memwr$\ram$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:60$57_EN[7:0]$73
    18/27: $1$memwr$\ram$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:60$57_DATA[7:0]$72
    19/27: $1$memwr$\ram$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:60$57_ADDR[15:0]$71
    20/27: $1$memwr$\ram$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:54$56_EN[7:0]$70
    21/27: $1$memwr$\ram$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:54$56_DATA[7:0]$69
    22/27: $1$memwr$\ram$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:53$55_EN[7:0]$68
    23/27: $1$memwr$\ram$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:53$55_DATA[7:0]$67
    24/27: $0\mdr[15:0] [15:8]
    25/27: $0\mdr[15:0] [7:0]
    26/27: $0\mar[15:0] [7:0]
    27/27: $0\mar[15:0] [15:8]
Creating decoders for process `\register.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/register.v:13$52'.
     1/1: $0\data[7:0]
Creating decoders for process `\alu.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/alu.v:31$43'.
     1/2: $1\alu[7:0] [7:1]
     2/2: $1\alu[7:0] [0]
Creating decoders for process `\alu.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/alu.v:23$42'.
     1/1: $0\tmp[7:0]
Creating decoders for process `\flags.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/flags.v:18$29'.
     1/2: $0\flags[1:0] [1]
     2/2: $0\flags[1:0] [0]
Creating decoders for process `\controller.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/controller.v:75$7'.
     1/2: $1\stage_rst[0:0]
     2/2: $1$mem2bits$\ctrl_rom$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/controller.v:84$4[34:0]$27
Creating decoders for process `\controller.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/controller.v:63$5'.
     1/1: $0\stage[3:0]
Creating decoders for process `\top.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/top.v:58$3'.
     1/6: $6\bus[15:0]
     2/6: $5\bus[15:0]
     3/6: $4\bus[15:0]
     4/6: $3\bus[15:0]
     5/6: $2\bus[15:0]
     6/6: $1\bus[15:0]

5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\alu.\alu' from process `\alu.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/alu.v:31$43'.
No latch inferred for signal `\controller.\ctrl_word' from process `\controller.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/controller.v:75$7'.
No latch inferred for signal `\controller.\stage_rst' from process `\controller.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/controller.v:75$7'.
No latch inferred for signal `\controller.$mem2bits$\ctrl_rom$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/controller.v:84$4' from process `\controller.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/controller.v:75$7'.
No latch inferred for signal `\top.\bus' from process `\top.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/top.v:58$3'.

5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\pc.\pc' using process `\pc.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/pc.v:12$95'.
  created $adff cell `$procdff$429' with positive edge clock and positive level reset.
Creating register for signal `\ir.\ir' using process `\ir.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/ir.v:11$94'.
  created $adff cell `$procdff$432' with positive edge clock and positive level reset.
Creating register for signal `\memory.\mar' using process `\memory.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:31$59'.
  created $dff cell `$procdff$433' with positive edge clock.
Creating register for signal `\memory.\mdr' using process `\memory.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:31$59'.
  created $dff cell `$procdff$434' with positive edge clock.
Creating register for signal `\memory.$memwr$\ram$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:53$55_DATA' using process `\memory.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:31$59'.
  created $dff cell `$procdff$435' with positive edge clock.
Creating register for signal `\memory.$memwr$\ram$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:53$55_EN' using process `\memory.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:31$59'.
  created $dff cell `$procdff$436' with positive edge clock.
Creating register for signal `\memory.$memwr$\ram$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:54$56_DATA' using process `\memory.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:31$59'.
  created $dff cell `$procdff$437' with positive edge clock.
Creating register for signal `\memory.$memwr$\ram$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:54$56_EN' using process `\memory.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:31$59'.
  created $dff cell `$procdff$438' with positive edge clock.
Creating register for signal `\memory.$memwr$\ram$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:60$57_ADDR' using process `\memory.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:31$59'.
  created $dff cell `$procdff$439' with positive edge clock.
Creating register for signal `\memory.$memwr$\ram$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:60$57_DATA' using process `\memory.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:31$59'.
  created $dff cell `$procdff$440' with positive edge clock.
Creating register for signal `\memory.$memwr$\ram$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:60$57_EN' using process `\memory.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:31$59'.
  created $dff cell `$procdff$441' with positive edge clock.
Creating register for signal `\register.\data' using process `\register.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/register.v:13$52'.
  created $adff cell `$procdff$444' with positive edge clock and positive level reset.
Creating register for signal `\alu.\tmp' using process `\alu.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/alu.v:23$42'.
  created $adff cell `$procdff$447' with positive edge clock and positive level reset.
Creating register for signal `\flags.\flags' using process `\flags.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/flags.v:18$29'.
  created $adff cell `$procdff$450' with negative edge clock and positive level reset.
Creating register for signal `\controller.\stage' using process `\controller.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/controller.v:63$5'.
  created $adff cell `$procdff$453' with negative edge clock and positive level reset.

5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\pc.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/pc.v:12$95'.
Removing empty process `pc.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/pc.v:12$95'.
Found and cleaned up 1 empty switch in `\ir.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/ir.v:11$94'.
Removing empty process `ir.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/ir.v:11$94'.
Found and cleaned up 9 empty switches in `\memory.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:31$59'.
Removing empty process `memory.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/memory.v:31$59'.
Found and cleaned up 3 empty switches in `\register.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/register.v:13$52'.
Removing empty process `register.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/register.v:13$52'.
Found and cleaned up 1 empty switch in `\alu.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/alu.v:31$43'.
Removing empty process `alu.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/alu.v:31$43'.
Found and cleaned up 1 empty switch in `\alu.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/alu.v:23$42'.
Removing empty process `alu.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/alu.v:23$42'.
Found and cleaned up 3 empty switches in `\flags.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/flags.v:18$29'.
Removing empty process `flags.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/flags.v:18$29'.
Found and cleaned up 1 empty switch in `\controller.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/controller.v:75$7'.
Removing empty process `controller.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/controller.v:75$7'.
Found and cleaned up 1 empty switch in `\controller.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/controller.v:63$5'.
Removing empty process `controller.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/controller.v:63$5'.
Found and cleaned up 6 empty switches in `\top.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/top.v:58$3'.
Removing empty process `top.$proc$/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/top.v:58$3'.
Cleaned up 28 empty switches.

5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module heichips25_template.
Optimizing module pc.
<suppressed ~1 debug messages>
Optimizing module ir.
<suppressed ~1 debug messages>
Optimizing module memory.
Optimizing module register.
<suppressed ~1 debug messages>
Optimizing module alu.
<suppressed ~5 debug messages>
Optimizing module flags.
<suppressed ~7 debug messages>
Optimizing module controller.
<suppressed ~4 debug messages>
Optimizing module top.
Optimizing module clock.

6. Executing FLATTEN pass (flatten design).
Deleting now unused module pc.
Deleting now unused module ir.
Deleting now unused module memory.
Deleting now unused module register.
Deleting now unused module alu.
Deleting now unused module flags.
Deleting now unused module controller.
Deleting now unused module top.
Deleting now unused module clock.
<suppressed ~11 debug messages>

7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \heichips25_template..
Removed 20 unused cells and 316 unused wires.
<suppressed ~135 debug messages>
