{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1487112186892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1487112186899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 14 14:43:06 2017 " "Processing started: Tue Feb 14 14:43:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1487112186899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1487112186899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t build_options.tcl compile lgdst_rxglue lgdst_rxglue " "Command: quartus_sh -t build_options.tcl compile lgdst_rxglue lgdst_rxglue" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1487112186899 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "compile lgdst_rxglue lgdst_rxglue " "Quartus(args): compile lgdst_rxglue lgdst_rxglue" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1487112186899 ""}
{ "Info" "0" "" "running build version script" {  } {  } 0 0 "running build version script" 0 0 "Shell" 0 0 1487112187107 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "build_options.tcl " "Evaluation of Tcl script build_options.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1487112187107 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1487112187107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 14 14:43:07 2017 " "Processing ended: Tue Feb 14 14:43:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1487112187107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1487112187107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1487112187107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1487112187107 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Shell" 0 -1 1487112193274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1487112193281 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 14 14:43:12 2017 " "Processing started: Tue Feb 14 14:43:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1487112193281 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487112193281 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lgdst_rxglue -c lgdst_rxglue " "Command: quartus_map --read_settings_files=on --write_settings_files=off lgdst_rxglue -c lgdst_rxglue" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487112193281 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "onchip_flash/synthesis/onchip_flash.qip " "Tcl Script File onchip_flash/synthesis/onchip_flash.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE onchip_flash/synthesis/onchip_flash.qip " "set_global_assignment -name QIP_FILE onchip_flash/synthesis/onchip_flash.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1487112193485 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1487112193485 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "flash_pll.qip " "Tcl Script File flash_pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE flash_pll.qip " "set_global_assignment -name QIP_FILE flash_pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1487112193485 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1487112193485 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1487112193629 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1487112193680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/lgdst_hw/cpld/asic/tx/rtl/i2c_dummy.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/lgdst_hw/cpld/asic/tx/rtl/i2c_dummy.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_dummy " "Found entity 1: i2c_dummy" {  } { { "../rtl/i2c_dummy.v" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/i2c_dummy.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487112214343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487112214343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/lgdst_hw/cpld/asic/tx/rtl/spi_prog.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/lgdst_hw/cpld/asic/tx/rtl/spi_prog.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_prog " "Found entity 1: spi_prog" {  } { { "../rtl/spi_prog.v" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/spi_prog.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487112214360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487112214360 ""}
{ "Warning" "WCBXI_DUMMY_WARNING_MSG" "" "Errors encountered during regeneration of clearbox design file io_buf.v for device_family MAX V, the original design may not work correctly." { { "Info" "ECBX_ALTIOBUF_BIDIR_ALTIOBUF_BIDIR_INVALID_FAMILY" "" "Device family MAX V is invalid" {  } {  } 0 272008 "Info message" 0 0 "Design Software" 0 -1 1487112214485 ""}  } {  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1487112214485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_buf.v 2 2 " "Found 2 design units, including 2 entities, in source file io_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_buf_iobuf_bidir_loo " "Found entity 1: io_buf_iobuf_bidir_loo" {  } { { "io_buf.v" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/syn/io_buf.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487112214498 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_buf " "Found entity 2: io_buf" {  } { { "io_buf.v" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/syn/io_buf.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487112214498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487112214498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/lgdst_hw/cpld/asic/tx/rtl/lgdst_rxglue.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/lgdst_hw/cpld/asic/tx/rtl/lgdst_rxglue.v" { { "Info" "ISGN_ENTITY_NAME" "1 lgdst_rxglue " "Found entity 1: lgdst_rxglue" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487112214517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487112214517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spi_clk_rise spi_prog.v(45) " "Verilog HDL Implicit Net warning at spi_prog.v(45): created implicit net for \"spi_clk_rise\"" {  } { { "../rtl/spi_prog.v" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/spi_prog.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487112214518 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spi_clk_fall spi_prog.v(46) " "Verilog HDL Implicit Net warning at spi_prog.v(46): created implicit net for \"spi_clk_fall\"" {  } { { "../rtl/spi_prog.v" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/spi_prog.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487112214518 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ad_spi_cs lgdst_rxglue.v(74) " "Verilog HDL Implicit Net warning at lgdst_rxglue.v(74): created implicit net for \"ad_spi_cs\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487112214518 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ad_spi_sclk lgdst_rxglue.v(74) " "Verilog HDL Implicit Net warning at lgdst_rxglue.v(74): created implicit net for \"ad_spi_sclk\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487112214518 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lgdst_rxglue " "Elaborating entity \"lgdst_rxglue\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1487112214584 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ad_spi_cs lgdst_rxglue.v(74) " "Verilog HDL or VHDL warning at lgdst_rxglue.v(74): object \"ad_spi_cs\" assigned a value but never read" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1487112214584 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ad_spi_sclk lgdst_rxglue.v(74) " "Verilog HDL or VHDL warning at lgdst_rxglue.v(74): object \"ad_spi_sclk\" assigned a value but never read" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1487112214585 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ts_sync lgdst_rxglue.v(20) " "Output port \"ts_sync\" at lgdst_rxglue.v(20) has no driver" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1487112214585 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ts_valid lgdst_rxglue.v(21) " "Output port \"ts_valid\" at lgdst_rxglue.v(21) has no driver" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1487112214585 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ts_clk lgdst_rxglue.v(22) " "Output port \"ts_clk\" at lgdst_rxglue.v(22) has no driver" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1487112214586 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ts_d0 lgdst_rxglue.v(24) " "Output port \"ts_d0\" at lgdst_rxglue.v(24) has no driver" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1487112214586 "|lgdst_rxglue"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ts_sync GND " "Pin \"ts_sync\" is stuck at GND" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487112214898 "|lgdst_rxglue|ts_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "ts_valid GND " "Pin \"ts_valid\" is stuck at GND" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487112214898 "|lgdst_rxglue|ts_valid"} { "Warning" "WMLS_MLS_STUCK_PIN" "ts_clk GND " "Pin \"ts_clk\" is stuck at GND" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487112214898 "|lgdst_rxglue|ts_clk"} { "Warning" "WMLS_MLS_STUCK_PIN" "ts_d0 GND " "Pin \"ts_d0\" is stuck at GND" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487112214898 "|lgdst_rxglue|ts_d0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1487112214898 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "spi0_miso ad_spi_sdio " "Output pin \"spi0_miso\" driven by bidirectional pin \"ad_spi_sdio\" cannot be tri-stated" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.v" 16 -1 0 } } { "../rtl/lgdst_rxglue.v" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.v" 18 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1487112214899 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.v" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487112214912 "|lgdst_rxglue|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.v" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487112214912 "|lgdst_rxglue|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1487112214912 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1487112214915 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1487112214915 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1487112214915 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1487112214915 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1487112214915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "742 " "Peak virtual memory: 742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1487112215048 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 14 14:43:35 2017 " "Processing ended: Tue Feb 14 14:43:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1487112215048 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1487112215048 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1487112215048 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1487112215048 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "onchip_flash/synthesis/onchip_flash.qip " "Tcl Script File onchip_flash/synthesis/onchip_flash.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE onchip_flash/synthesis/onchip_flash.qip " "set_global_assignment -name QIP_FILE onchip_flash/synthesis/onchip_flash.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1487112224407 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1487112224407 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "flash_pll.qip " "Tcl Script File flash_pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE flash_pll.qip " "set_global_assignment -name QIP_FILE flash_pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1487112224408 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1487112224408 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1487112224457 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1487112224459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 14 14:43:43 2017 " "Processing started: Tue Feb 14 14:43:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1487112224459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1487112224459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lgdst_rxglue -c lgdst_rxglue " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lgdst_rxglue -c lgdst_rxglue" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1487112224460 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1487112224578 ""}
{ "Info" "0" "" "Project  = lgdst_rxglue" {  } {  } 0 0 "Project  = lgdst_rxglue" 0 0 "Fitter" 0 0 1487112224580 ""}
{ "Info" "0" "" "Revision = lgdst_rxglue" {  } {  } 0 0 "Revision = lgdst_rxglue" 0 0 "Fitter" 0 0 1487112224580 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1487112224707 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1487112224715 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lgdst_rxglue 5M40ZM64C5 " "Selected device 5M40ZM64C5 for design \"lgdst_rxglue\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1487112224749 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1487112224830 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1487112224830 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1487112225055 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZM64C5 " "Device 5M80ZM64C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1487112225239 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZM64I5 " "Device 5M80ZM64I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1487112225239 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M40ZM64I5 " "Device 5M40ZM64I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1487112225239 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1487112225239 ""}
{ "Info" "ISTA_SDC_FOUND" "../rtl/lgdst_rxglue.sdc " "Reading SDC File: '../rtl/lgdst_rxglue.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1487112225456 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 42 clk port " "Ignored filter at lgdst_rxglue.sdc(42): clk could not be matched with a port" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487112225476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock lgdst_rxglue.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at lgdst_rxglue.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{clk\}\] " "create_clock -name \{clk\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{clk\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112225479 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487112225479 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 44 spi0_spck port " "Ignored filter at lgdst_rxglue.sdc(44): spi0_spck could not be matched with a port" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487112225480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock lgdst_rxglue.sdc 44 Argument <targets> is an empty collection " "Ignored create_clock at lgdst_rxglue.sdc(44): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{spi0_spclk\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{spi0_spck\}\] " "create_clock -name \{spi0_spclk\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{spi0_spck\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112225480 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487112225480 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 69 spi0_spclk clock " "Ignored filter at lgdst_rxglue.sdc(69): spi0_spclk could not be matched with a clock" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487112225480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 69 Argument -clock is an empty collection " "Ignored set_input_delay at lgdst_rxglue.sdc(69): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{ad_spi_sdio\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{ad_spi_sdio\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112225481 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487112225481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 70 Argument -clock is an empty collection " "Ignored set_input_delay at lgdst_rxglue.sdc(70): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{spi0_mosi\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{spi0_mosi\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112225481 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487112225481 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 71 spi0_npcs0 port " "Ignored filter at lgdst_rxglue.sdc(71): spi0_npcs0 could not be matched with a port" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487112225482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 71 Argument <targets> is an empty collection " "Ignored set_input_delay at lgdst_rxglue.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{spi0_npcs0\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{spi0_npcs0\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112225482 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487112225482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 71 Argument -clock is an empty collection " "Ignored set_input_delay at lgdst_rxglue.sdc(71): Argument -clock is an empty collection" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487112225483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 72 Argument <targets> is an empty collection " "Ignored set_input_delay at lgdst_rxglue.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{spi0_spck\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{spi0_spck\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112225483 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487112225483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 72 Argument -clock is an empty collection " "Ignored set_input_delay at lgdst_rxglue.sdc(72): Argument -clock is an empty collection" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487112225483 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 73 clk clock " "Ignored filter at lgdst_rxglue.sdc(73): clk could not be matched with a clock" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487112225484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 73 Positional argument: object_list targets with value \[get_ports \{ts_clk\}\] contains no input ports " "Ignored set_input_delay at lgdst_rxglue.sdc(73): Positional argument: object_list targets with value \[get_ports \{ts_clk\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ts_clk\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ts_clk\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112225486 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487112225486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 73 Argument -clock is an empty collection " "Ignored set_input_delay at lgdst_rxglue.sdc(73): Argument -clock is an empty collection" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487112225486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 74 Positional argument: object_list targets with value \[get_ports \{ts_d0\}\] contains no input ports " "Ignored set_input_delay at lgdst_rxglue.sdc(74): Positional argument: object_list targets with value \[get_ports \{ts_d0\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ts_d0\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ts_d0\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112225487 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487112225487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 74 Argument -clock is an empty collection " "Ignored set_input_delay at lgdst_rxglue.sdc(74): Argument -clock is an empty collection" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487112225487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 75 Positional argument: object_list targets with value \[get_ports \{ts_sync\}\] contains no input ports " "Ignored set_input_delay at lgdst_rxglue.sdc(75): Positional argument: object_list targets with value \[get_ports \{ts_sync\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ts_sync\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ts_sync\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112225487 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487112225487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 75 Argument -clock is an empty collection " "Ignored set_input_delay at lgdst_rxglue.sdc(75): Argument -clock is an empty collection" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487112225487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 76 Positional argument: object_list targets with value \[get_ports \{ts_valid\}\] contains no input ports " "Ignored set_input_delay at lgdst_rxglue.sdc(76): Positional argument: object_list targets with value \[get_ports \{ts_valid\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ts_valid\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ts_valid\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112225488 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487112225488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 76 Argument -clock is an empty collection " "Ignored set_input_delay at lgdst_rxglue.sdc(76): Argument -clock is an empty collection" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487112225489 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 83 ad_spi_cs port " "Ignored filter at lgdst_rxglue.sdc(83): ad_spi_cs could not be matched with a port" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487112225489 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lgdst_rxglue.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at lgdst_rxglue.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{ad_spi_cs\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{ad_spi_cs\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112225489 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487112225489 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lgdst_rxglue.sdc 83 Argument -clock is an empty collection " "Ignored set_output_delay at lgdst_rxglue.sdc(83): Argument -clock is an empty collection" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487112225489 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 84 ad_spi_sclk port " "Ignored filter at lgdst_rxglue.sdc(84): ad_spi_sclk could not be matched with a port" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487112225490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lgdst_rxglue.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at lgdst_rxglue.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  0.000 \[get_ports \{ad_spi_sclk\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  0.000 \[get_ports \{ad_spi_sclk\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112225490 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487112225490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lgdst_rxglue.sdc 84 Argument -clock is an empty collection " "Ignored set_output_delay at lgdst_rxglue.sdc(84): Argument -clock is an empty collection" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487112225490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lgdst_rxglue.sdc 85 Argument -clock is an empty collection " "Ignored set_output_delay at lgdst_rxglue.sdc(85): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{spi0_miso\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{spi0_miso\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112225491 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487112225491 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 86 spi5_mosi port " "Ignored filter at lgdst_rxglue.sdc(86): spi5_mosi could not be matched with a port" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487112225491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lgdst_rxglue.sdc 86 Argument <targets> is an empty collection " "Ignored set_output_delay at lgdst_rxglue.sdc(86): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{spi5_mosi\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{spi5_mosi\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112225492 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487112225492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lgdst_rxglue.sdc 86 Argument -clock is an empty collection " "Ignored set_output_delay at lgdst_rxglue.sdc(86): Argument -clock is an empty collection" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487112225492 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 87 spi5_npcs0 port " "Ignored filter at lgdst_rxglue.sdc(87): spi5_npcs0 could not be matched with a port" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487112225492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lgdst_rxglue.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at lgdst_rxglue.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{spi5_npcs0\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{spi5_npcs0\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112225492 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487112225492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lgdst_rxglue.sdc 87 Argument -clock is an empty collection " "Ignored set_output_delay at lgdst_rxglue.sdc(87): Argument -clock is an empty collection" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487112225493 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 88 spi5_spck port " "Ignored filter at lgdst_rxglue.sdc(88): spi5_spck could not be matched with a port" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487112225493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lgdst_rxglue.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at lgdst_rxglue.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{spi5_spck\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{spi5_spck\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112225494 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487112225494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lgdst_rxglue.sdc 88 Argument -clock is an empty collection " "Ignored set_output_delay at lgdst_rxglue.sdc(88): Argument -clock is an empty collection" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487112225494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay lgdst_rxglue.sdc 117 Argument <from> is an empty collection " "Ignored set_max_delay at lgdst_rxglue.sdc(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_ports \{spi0_npcs0\}\] -to \[get_keepers \{ad_spi_sdio\}\] 22.000 " "set_max_delay -from \[get_ports \{spi0_npcs0\}\] -to \[get_keepers \{ad_spi_sdio\}\] 22.000" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112225494 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487112225494 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 118 ad_spi_cs keeper " "Ignored filter at lgdst_rxglue.sdc(118): ad_spi_cs could not be matched with a keeper" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 118 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487112225496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay lgdst_rxglue.sdc 118 Argument <from> is an empty collection " "Ignored set_max_delay at lgdst_rxglue.sdc(118): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_ports \{spi0_npcs0\}\] -to \[get_keepers \{ad_spi_cs\}\] 22.000 " "set_max_delay -from \[get_ports \{spi0_npcs0\}\] -to \[get_keepers \{ad_spi_cs\}\] 22.000" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112225496 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487112225496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay lgdst_rxglue.sdc 118 Argument <to> is an empty collection " "Ignored set_max_delay at lgdst_rxglue.sdc(118): Argument <to> is an empty collection" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487112225496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay lgdst_rxglue.sdc 126 Argument <from> is an empty collection " "Ignored set_min_delay at lgdst_rxglue.sdc(126): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_ports \{spi0_npcs0\}\] -to \[get_keepers \{ad_spi_sdio\}\] 8.000 " "set_min_delay -from \[get_ports \{spi0_npcs0\}\] -to \[get_keepers \{ad_spi_sdio\}\] 8.000" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112225497 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487112225497 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi0_clk " "Node: spi0_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad_spi_oe_b spi0_clk " "Register ad_spi_oe_b is being clocked by spi0_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1487112225503 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1487112225503 "|lgdst_rxglue|spi0_clk"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1487112225507 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1487112225508 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1487112225508 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       ts_clk " "  20.000       ts_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1487112225508 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1487112225508 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1487112225509 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1487112225510 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1487112225513 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "spi0_clk Global clock " "Automatically promoted signal \"spi0_clk\" to use Global clock" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.v" 13 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1487112225517 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "spi0_clk " "Pin \"spi0_clk\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "g:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.1/quartus/bin64/pin_planner.ppl" { spi0_clk } } } { "g:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi0_clk" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "F:/github/lgdst_hw/Cpld/asic/tx/syn/" { { 0 { 0 ""} 0 51 10611 11489 0 0 ""}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1487112225517 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "spi0_cs Global clock " "Automatically promoted some destinations of signal \"spi0_cs\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ad_spi_sdio~2 " "Destination \"ad_spi_sdio~2\" may be non-global or may not use global clock" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.v" 18 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1487112225518 ""}  } { { "../rtl/lgdst_rxglue.v" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.v" 14 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1487112225518 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "spi0_cs " "Pin \"spi0_cs\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "g:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.1/quartus/bin64/pin_planner.ppl" { spi0_cs } } } { "g:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi0_cs" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "F:/github/lgdst_hw/Cpld/asic/tx/syn/" { { 0 { 0 ""} 0 52 10611 11489 0 0 ""}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1487112225518 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1487112225519 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1487112225520 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1487112225548 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1487112225557 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1487112225559 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1487112225560 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1487112225561 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i2sck0 " "Node \"i2sck0\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i2sck0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1487112225604 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i2sdi0 " "Node \"i2sdi0\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i2sdi0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1487112225604 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i2sdo0 " "Node \"i2sdo0\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i2sdo0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1487112225604 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i2smclk " "Node \"i2smclk\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i2smclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1487112225604 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i2sws0 " "Node \"i2sws0\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i2sws0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1487112225604 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "spi_rts " "Node \"spi_rts\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_rts" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1487112225604 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ts_d1 " "Node \"ts_d1\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ts_d1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1487112225604 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ts_d2 " "Node \"ts_d2\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ts_d2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1487112225604 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ts_d3 " "Node \"ts_d3\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ts_d3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1487112225604 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ts_d5 " "Node \"ts_d5\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ts_d5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1487112225604 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ts_d6 " "Node \"ts_d6\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ts_d6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1487112225604 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ts_d7 " "Node \"ts_d7\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ts_d7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1487112225604 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ts_fail " "Node \"ts_fail\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ts_fail" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1487112225604 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1487112225604 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487112225606 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1487112225614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1487112225736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487112225781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1487112225783 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1487112225842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487112225843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1487112225871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "F:/github/lgdst_hw/Cpld/asic/tx/syn/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1487112225980 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1487112225980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1487112226000 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1487112226000 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1487112226000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487112226001 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1487112226012 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487112226023 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1487112226035 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/github/lgdst_hw/Cpld/asic/tx/syn/output_files/lgdst_rxglue.fit.smsg " "Generated suppressed messages file F:/github/lgdst_hw/Cpld/asic/tx/syn/output_files/lgdst_rxglue.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1487112226081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 60 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1071 " "Peak virtual memory: 1071 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1487112226148 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 14 14:43:46 2017 " "Processing ended: Tue Feb 14 14:43:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1487112226148 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1487112226148 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1487112226148 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1487112226148 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1487112236267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1487112236273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 14 14:43:55 2017 " "Processing started: Tue Feb 14 14:43:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1487112236273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1487112236273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lgdst_rxglue -c lgdst_rxglue " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lgdst_rxglue -c lgdst_rxglue" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1487112236273 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "onchip_flash/synthesis/onchip_flash.qip " "Tcl Script File onchip_flash/synthesis/onchip_flash.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE onchip_flash/synthesis/onchip_flash.qip " "set_global_assignment -name QIP_FILE onchip_flash/synthesis/onchip_flash.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1487112236416 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1487112236416 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "flash_pll.qip " "Tcl Script File flash_pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE flash_pll.qip " "set_global_assignment -name QIP_FILE flash_pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1487112236416 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1487112236416 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1487112236684 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1487112236701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "689 " "Peak virtual memory: 689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1487112236989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 14 14:43:56 2017 " "Processing ended: Tue Feb 14 14:43:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1487112236989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1487112236989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1487112236989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1487112236989 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1487112246441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus Prime " "Running Quartus Prime PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1487112246449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 14 14:44:06 2017 " "Processing started: Tue Feb 14 14:44:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1487112246449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off lgdst_rxglue -c lgdst_rxglue " "Command: quartus_pow --read_settings_files=off --write_settings_files=off lgdst_rxglue -c lgdst_rxglue" {  } {  } 0 0 "Command: %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246449 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "onchip_flash/synthesis/onchip_flash.qip " "Tcl Script File onchip_flash/synthesis/onchip_flash.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE onchip_flash/synthesis/onchip_flash.qip " "set_global_assignment -name QIP_FILE onchip_flash/synthesis/onchip_flash.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1487112246580 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246580 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "flash_pll.qip " "Tcl Script File flash_pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE flash_pll.qip " "set_global_assignment -name QIP_FILE flash_pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1487112246580 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246580 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246753 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246754 ""}
{ "Info" "ISTA_SDC_FOUND" "../rtl/lgdst_rxglue.sdc " "Reading SDC File: '../rtl/lgdst_rxglue.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246920 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 42 clk port " "Ignored filter at lgdst_rxglue.sdc(42): clk could not be matched with a port" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246940 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock lgdst_rxglue.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at lgdst_rxglue.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{clk\}\] " "create_clock -name \{clk\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{clk\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112246945 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246945 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 44 spi0_spck port " "Ignored filter at lgdst_rxglue.sdc(44): spi0_spck could not be matched with a port" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246946 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock lgdst_rxglue.sdc 44 Argument <targets> is an empty collection " "Ignored create_clock at lgdst_rxglue.sdc(44): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{spi0_spclk\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{spi0_spck\}\] " "create_clock -name \{spi0_spclk\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{spi0_spck\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112246947 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246947 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 69 spi0_spclk clock " "Ignored filter at lgdst_rxglue.sdc(69): spi0_spclk could not be matched with a clock" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246947 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 69 Argument -clock is an empty collection " "Ignored set_input_delay at lgdst_rxglue.sdc(69): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{ad_spi_sdio\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{ad_spi_sdio\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112246947 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246947 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 70 Argument -clock is an empty collection " "Ignored set_input_delay at lgdst_rxglue.sdc(70): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{spi0_mosi\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{spi0_mosi\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112246948 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246948 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 71 spi0_npcs0 port " "Ignored filter at lgdst_rxglue.sdc(71): spi0_npcs0 could not be matched with a port" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246948 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 71 Argument <targets> is an empty collection " "Ignored set_input_delay at lgdst_rxglue.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{spi0_npcs0\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{spi0_npcs0\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112246948 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246948 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 71 Argument -clock is an empty collection " "Ignored set_input_delay at lgdst_rxglue.sdc(71): Argument -clock is an empty collection" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246948 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 72 Argument <targets> is an empty collection " "Ignored set_input_delay at lgdst_rxglue.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{spi0_spck\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{spi0_spck\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112246949 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246949 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 72 Argument -clock is an empty collection " "Ignored set_input_delay at lgdst_rxglue.sdc(72): Argument -clock is an empty collection" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246949 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 73 clk clock " "Ignored filter at lgdst_rxglue.sdc(73): clk could not be matched with a clock" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246949 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 73 Positional argument: object_list targets with value \[get_ports \{ts_clk\}\] contains no input ports " "Ignored set_input_delay at lgdst_rxglue.sdc(73): Positional argument: object_list targets with value \[get_ports \{ts_clk\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ts_clk\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ts_clk\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112246950 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246950 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 73 Argument -clock is an empty collection " "Ignored set_input_delay at lgdst_rxglue.sdc(73): Argument -clock is an empty collection" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246951 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 74 Positional argument: object_list targets with value \[get_ports \{ts_d0\}\] contains no input ports " "Ignored set_input_delay at lgdst_rxglue.sdc(74): Positional argument: object_list targets with value \[get_ports \{ts_d0\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ts_d0\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ts_d0\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112246951 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246951 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 74 Argument -clock is an empty collection " "Ignored set_input_delay at lgdst_rxglue.sdc(74): Argument -clock is an empty collection" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246951 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 75 Positional argument: object_list targets with value \[get_ports \{ts_sync\}\] contains no input ports " "Ignored set_input_delay at lgdst_rxglue.sdc(75): Positional argument: object_list targets with value \[get_ports \{ts_sync\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ts_sync\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ts_sync\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112246951 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246951 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 75 Argument -clock is an empty collection " "Ignored set_input_delay at lgdst_rxglue.sdc(75): Argument -clock is an empty collection" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246951 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 76 Positional argument: object_list targets with value \[get_ports \{ts_valid\}\] contains no input ports " "Ignored set_input_delay at lgdst_rxglue.sdc(76): Positional argument: object_list targets with value \[get_ports \{ts_valid\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ts_valid\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ts_valid\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112246952 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246952 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 76 Argument -clock is an empty collection " "Ignored set_input_delay at lgdst_rxglue.sdc(76): Argument -clock is an empty collection" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246952 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 83 ad_spi_cs port " "Ignored filter at lgdst_rxglue.sdc(83): ad_spi_cs could not be matched with a port" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246952 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lgdst_rxglue.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at lgdst_rxglue.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{ad_spi_cs\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{ad_spi_cs\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112246952 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246952 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lgdst_rxglue.sdc 83 Argument -clock is an empty collection " "Ignored set_output_delay at lgdst_rxglue.sdc(83): Argument -clock is an empty collection" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246953 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 84 ad_spi_sclk port " "Ignored filter at lgdst_rxglue.sdc(84): ad_spi_sclk could not be matched with a port" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lgdst_rxglue.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at lgdst_rxglue.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  0.000 \[get_ports \{ad_spi_sclk\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  0.000 \[get_ports \{ad_spi_sclk\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112246953 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lgdst_rxglue.sdc 84 Argument -clock is an empty collection " "Ignored set_output_delay at lgdst_rxglue.sdc(84): Argument -clock is an empty collection" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lgdst_rxglue.sdc 85 Argument -clock is an empty collection " "Ignored set_output_delay at lgdst_rxglue.sdc(85): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{spi0_miso\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{spi0_miso\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112246953 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246953 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 86 spi5_mosi port " "Ignored filter at lgdst_rxglue.sdc(86): spi5_mosi could not be matched with a port" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lgdst_rxglue.sdc 86 Argument <targets> is an empty collection " "Ignored set_output_delay at lgdst_rxglue.sdc(86): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{spi5_mosi\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{spi5_mosi\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112246954 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lgdst_rxglue.sdc 86 Argument -clock is an empty collection " "Ignored set_output_delay at lgdst_rxglue.sdc(86): Argument -clock is an empty collection" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246954 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 87 spi5_npcs0 port " "Ignored filter at lgdst_rxglue.sdc(87): spi5_npcs0 could not be matched with a port" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lgdst_rxglue.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at lgdst_rxglue.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{spi5_npcs0\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{spi5_npcs0\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112246954 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lgdst_rxglue.sdc 87 Argument -clock is an empty collection " "Ignored set_output_delay at lgdst_rxglue.sdc(87): Argument -clock is an empty collection" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246955 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 88 spi5_spck port " "Ignored filter at lgdst_rxglue.sdc(88): spi5_spck could not be matched with a port" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lgdst_rxglue.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at lgdst_rxglue.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{spi5_spck\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{spi5_spck\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112246955 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lgdst_rxglue.sdc 88 Argument -clock is an empty collection " "Ignored set_output_delay at lgdst_rxglue.sdc(88): Argument -clock is an empty collection" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay lgdst_rxglue.sdc 117 Argument <from> is an empty collection " "Ignored set_max_delay at lgdst_rxglue.sdc(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_ports \{spi0_npcs0\}\] -to \[get_keepers \{ad_spi_sdio\}\] 22.000 " "set_max_delay -from \[get_ports \{spi0_npcs0\}\] -to \[get_keepers \{ad_spi_sdio\}\] 22.000" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112246955 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246955 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 118 ad_spi_cs keeper " "Ignored filter at lgdst_rxglue.sdc(118): ad_spi_cs could not be matched with a keeper" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 118 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246956 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay lgdst_rxglue.sdc 118 Argument <from> is an empty collection " "Ignored set_max_delay at lgdst_rxglue.sdc(118): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_ports \{spi0_npcs0\}\] -to \[get_keepers \{ad_spi_cs\}\] 22.000 " "set_max_delay -from \[get_ports \{spi0_npcs0\}\] -to \[get_keepers \{ad_spi_cs\}\] 22.000" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112246956 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246956 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay lgdst_rxglue.sdc 118 Argument <to> is an empty collection " "Ignored set_max_delay at lgdst_rxglue.sdc(118): Argument <to> is an empty collection" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246956 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay lgdst_rxglue.sdc 126 Argument <from> is an empty collection " "Ignored set_min_delay at lgdst_rxglue.sdc(126): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_ports \{spi0_npcs0\}\] -to \[get_keepers \{ad_spi_sdio\}\] 8.000 " "set_min_delay -from \[get_ports \{spi0_npcs0\}\] -to \[get_keepers \{ad_spi_sdio\}\] 8.000" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112246957 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246957 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi0_clk " "Node: spi0_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad_spi_oe_b spi0_clk " "Register ad_spi_oe_b is being clocked by spi0_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1487112246959 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246959 "|lgdst_rxglue|spi0_clk"}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246967 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246968 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112246970 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112247184 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112247207 ""}
{ "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "6 " "Found 6 output pins without output pin load capacitance assignment" { { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "spi0_miso 10 " "Pin \"spi0_miso\" has no specified output pin load capacitance -- assuming default load capacitance of 10 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Design Software" 0 -1 1487112247327 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ts_sync 10 " "Pin \"ts_sync\" has no specified output pin load capacitance -- assuming default load capacitance of 10 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Design Software" 0 -1 1487112247327 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ts_valid 10 " "Pin \"ts_valid\" has no specified output pin load capacitance -- assuming default load capacitance of 10 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Design Software" 0 -1 1487112247327 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ts_clk 10 " "Pin \"ts_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 10 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Design Software" 0 -1 1487112247327 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ts_d0 10 " "Pin \"ts_d0\" has no specified output pin load capacitance -- assuming default load capacitance of 10 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Design Software" 0 -1 1487112247327 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ad_spi_sdio 10 " "Pin \"ad_spi_sdio\" has no specified output pin load capacitance -- assuming default load capacitance of 10 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Design Software" 0 -1 1487112247327 ""}  } {  } 0 218001 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112247327 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "3.030 millions of transitions / sec " "Average toggle rate for this design is 3.030 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112247371 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "8.86 mW " "Total thermal power estimate for the design is 8.86 mW" {  } { { "g:/altera/15.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "g:/altera/15.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112247462 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 53 s Quartus Prime " "Quartus Prime PowerPlay Power Analyzer was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "698 " "Peak virtual memory: 698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1487112247530 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 14 14:44:07 2017 " "Processing ended: Tue Feb 14 14:44:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1487112247530 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1487112247530 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1487112247530 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112247530 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "onchip_flash/synthesis/onchip_flash.qip " "Tcl Script File onchip_flash/synthesis/onchip_flash.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE onchip_flash/synthesis/onchip_flash.qip " "set_global_assignment -name QIP_FILE onchip_flash/synthesis/onchip_flash.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1487112256163 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112256163 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "flash_pll.qip " "Tcl Script File flash_pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE flash_pll.qip " "set_global_assignment -name QIP_FILE flash_pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1487112256165 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112256165 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "PowerPlay Power Analyzer" 0 -1 1487112256220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1487112256221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 14 14:44:15 2017 " "Processing started: Tue Feb 14 14:44:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1487112256221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lgdst_rxglue -c lgdst_rxglue " "Command: quartus_sta lgdst_rxglue -c lgdst_rxglue" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256222 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1487112256318 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256499 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256562 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256563 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256647 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256687 ""}
{ "Info" "ISTA_SDC_FOUND" "../rtl/lgdst_rxglue.sdc " "Reading SDC File: '../rtl/lgdst_rxglue.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 42 clk port " "Ignored filter at lgdst_rxglue.sdc(42): clk could not be matched with a port" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256756 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock lgdst_rxglue.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at lgdst_rxglue.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{clk\}\] " "create_clock -name \{clk\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{clk\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112256760 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256760 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 44 spi0_spck port " "Ignored filter at lgdst_rxglue.sdc(44): spi0_spck could not be matched with a port" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock lgdst_rxglue.sdc 44 Argument <targets> is an empty collection " "Ignored create_clock at lgdst_rxglue.sdc(44): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{spi0_spclk\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{spi0_spck\}\] " "create_clock -name \{spi0_spclk\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{spi0_spck\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112256761 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256761 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 69 spi0_spclk clock " "Ignored filter at lgdst_rxglue.sdc(69): spi0_spclk could not be matched with a clock" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 69 Argument -clock is an empty collection " "Ignored set_input_delay at lgdst_rxglue.sdc(69): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{ad_spi_sdio\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{ad_spi_sdio\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112256761 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 70 Argument -clock is an empty collection " "Ignored set_input_delay at lgdst_rxglue.sdc(70): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{spi0_mosi\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{spi0_mosi\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112256761 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256761 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 71 spi0_npcs0 port " "Ignored filter at lgdst_rxglue.sdc(71): spi0_npcs0 could not be matched with a port" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256763 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 71 Argument <targets> is an empty collection " "Ignored set_input_delay at lgdst_rxglue.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{spi0_npcs0\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{spi0_npcs0\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112256763 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256763 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 71 Argument -clock is an empty collection " "Ignored set_input_delay at lgdst_rxglue.sdc(71): Argument -clock is an empty collection" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256763 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 72 Argument <targets> is an empty collection " "Ignored set_input_delay at lgdst_rxglue.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{spi0_spck\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{spi0_spck\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112256763 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256763 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 72 Argument -clock is an empty collection " "Ignored set_input_delay at lgdst_rxglue.sdc(72): Argument -clock is an empty collection" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256764 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 73 clk clock " "Ignored filter at lgdst_rxglue.sdc(73): clk could not be matched with a clock" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256764 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 73 Positional argument: object_list targets with value \[get_ports \{ts_clk\}\] contains no input ports " "Ignored set_input_delay at lgdst_rxglue.sdc(73): Positional argument: object_list targets with value \[get_ports \{ts_clk\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ts_clk\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ts_clk\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112256766 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256766 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 73 Argument -clock is an empty collection " "Ignored set_input_delay at lgdst_rxglue.sdc(73): Argument -clock is an empty collection" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256766 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 74 Positional argument: object_list targets with value \[get_ports \{ts_d0\}\] contains no input ports " "Ignored set_input_delay at lgdst_rxglue.sdc(74): Positional argument: object_list targets with value \[get_ports \{ts_d0\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ts_d0\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ts_d0\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112256767 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256767 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 74 Argument -clock is an empty collection " "Ignored set_input_delay at lgdst_rxglue.sdc(74): Argument -clock is an empty collection" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256767 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 75 Positional argument: object_list targets with value \[get_ports \{ts_sync\}\] contains no input ports " "Ignored set_input_delay at lgdst_rxglue.sdc(75): Positional argument: object_list targets with value \[get_ports \{ts_sync\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ts_sync\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ts_sync\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112256767 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256767 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 75 Argument -clock is an empty collection " "Ignored set_input_delay at lgdst_rxglue.sdc(75): Argument -clock is an empty collection" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256767 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 76 Positional argument: object_list targets with value \[get_ports \{ts_valid\}\] contains no input ports " "Ignored set_input_delay at lgdst_rxglue.sdc(76): Positional argument: object_list targets with value \[get_ports \{ts_valid\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ts_valid\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ts_valid\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112256768 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256768 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 76 Argument -clock is an empty collection " "Ignored set_input_delay at lgdst_rxglue.sdc(76): Argument -clock is an empty collection" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256768 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 83 ad_spi_cs port " "Ignored filter at lgdst_rxglue.sdc(83): ad_spi_cs could not be matched with a port" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256768 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lgdst_rxglue.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at lgdst_rxglue.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{ad_spi_cs\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{ad_spi_cs\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112256768 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256768 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lgdst_rxglue.sdc 83 Argument -clock is an empty collection " "Ignored set_output_delay at lgdst_rxglue.sdc(83): Argument -clock is an empty collection" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256768 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 84 ad_spi_sclk port " "Ignored filter at lgdst_rxglue.sdc(84): ad_spi_sclk could not be matched with a port" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256768 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lgdst_rxglue.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at lgdst_rxglue.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  0.000 \[get_ports \{ad_spi_sclk\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  0.000 \[get_ports \{ad_spi_sclk\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112256768 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256768 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lgdst_rxglue.sdc 84 Argument -clock is an empty collection " "Ignored set_output_delay at lgdst_rxglue.sdc(84): Argument -clock is an empty collection" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256768 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lgdst_rxglue.sdc 85 Argument -clock is an empty collection " "Ignored set_output_delay at lgdst_rxglue.sdc(85): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{spi0_miso\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{spi0_miso\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112256769 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256769 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 86 spi5_mosi port " "Ignored filter at lgdst_rxglue.sdc(86): spi5_mosi could not be matched with a port" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256769 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lgdst_rxglue.sdc 86 Argument <targets> is an empty collection " "Ignored set_output_delay at lgdst_rxglue.sdc(86): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{spi5_mosi\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{spi5_mosi\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112256769 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256769 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lgdst_rxglue.sdc 86 Argument -clock is an empty collection " "Ignored set_output_delay at lgdst_rxglue.sdc(86): Argument -clock is an empty collection" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256769 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 87 spi5_npcs0 port " "Ignored filter at lgdst_rxglue.sdc(87): spi5_npcs0 could not be matched with a port" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lgdst_rxglue.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at lgdst_rxglue.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{spi5_npcs0\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{spi5_npcs0\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112256770 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lgdst_rxglue.sdc 87 Argument -clock is an empty collection " "Ignored set_output_delay at lgdst_rxglue.sdc(87): Argument -clock is an empty collection" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256770 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 88 spi5_spck port " "Ignored filter at lgdst_rxglue.sdc(88): spi5_spck could not be matched with a port" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lgdst_rxglue.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at lgdst_rxglue.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{spi5_spck\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{spi5_spck\}\]" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112256770 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lgdst_rxglue.sdc 88 Argument -clock is an empty collection " "Ignored set_output_delay at lgdst_rxglue.sdc(88): Argument -clock is an empty collection" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay lgdst_rxglue.sdc 117 Argument <from> is an empty collection " "Ignored set_max_delay at lgdst_rxglue.sdc(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_ports \{spi0_npcs0\}\] -to \[get_keepers \{ad_spi_sdio\}\] 22.000 " "set_max_delay -from \[get_ports \{spi0_npcs0\}\] -to \[get_keepers \{ad_spi_sdio\}\] 22.000" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112256771 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256771 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 118 ad_spi_cs keeper " "Ignored filter at lgdst_rxglue.sdc(118): ad_spi_cs could not be matched with a keeper" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 118 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256772 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay lgdst_rxglue.sdc 118 Argument <from> is an empty collection " "Ignored set_max_delay at lgdst_rxglue.sdc(118): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_ports \{spi0_npcs0\}\] -to \[get_keepers \{ad_spi_cs\}\] 22.000 " "set_max_delay -from \[get_ports \{spi0_npcs0\}\] -to \[get_keepers \{ad_spi_cs\}\] 22.000" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112256772 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256772 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay lgdst_rxglue.sdc 118 Argument <to> is an empty collection " "Ignored set_max_delay at lgdst_rxglue.sdc(118): Argument <to> is an empty collection" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256772 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay lgdst_rxglue.sdc 126 Argument <from> is an empty collection " "Ignored set_min_delay at lgdst_rxglue.sdc(126): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_ports \{spi0_npcs0\}\] -to \[get_keepers \{ad_spi_sdio\}\] 8.000 " "set_min_delay -from \[get_ports \{spi0_npcs0\}\] -to \[get_keepers \{ad_spi_sdio\}\] 8.000" {  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1487112256772 ""}  } { { "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" "" { Text "F:/github/lgdst_hw/Cpld/asic/tx/rtl/lgdst_rxglue.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256772 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi0_clk " "Node: spi0_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad_spi_oe_b spi0_clk " "Register ad_spi_oe_b is being clocked by spi0_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1487112256776 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256776 "|lgdst_rxglue|spi0_clk"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1487112256783 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256799 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1487112256808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.596 " "Worst-case setup slack is 0.596" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1487112256814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1487112256814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.596               0.000 n/a  " "    0.596               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1487112256814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 13.404 " "Worst-case hold slack is 13.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1487112256968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1487112256968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.404               0.000 n/a  " "   13.404               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1487112256968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256968 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112256976 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112257017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 16.711 " "Worst-case minimum pulse width slack is 16.711" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1487112257023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1487112257023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.711               0.000 ts_clk  " "   16.711               0.000 ts_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1487112257023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112257023 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112257054 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112257164 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112257164 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 45 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "695 " "Peak virtual memory: 695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1487112257307 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 14 14:44:17 2017 " "Processing ended: Tue Feb 14 14:44:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1487112257307 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1487112257307 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1487112257307 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112257307 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487112266089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1487112266095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 14 14:44:25 2017 " "Processing started: Tue Feb 14 14:44:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1487112266095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1487112266095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lgdst_rxglue -c lgdst_rxglue " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lgdst_rxglue -c lgdst_rxglue" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1487112266095 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "onchip_flash/synthesis/onchip_flash.qip " "Tcl Script File onchip_flash/synthesis/onchip_flash.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE onchip_flash/synthesis/onchip_flash.qip " "set_global_assignment -name QIP_FILE onchip_flash/synthesis/onchip_flash.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1487112266258 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1487112266258 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "flash_pll.qip " "Tcl Script File flash_pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE flash_pll.qip " "set_global_assignment -name QIP_FILE flash_pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1487112266258 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1487112266258 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "lgdst_rxglue.vo lgdst_rxglue_v.sdo F:/github/lgdst_hw/Cpld/asic/tx/syn/simulation/modelsim/ simulation " "Generated files \"lgdst_rxglue.vo\" and \"lgdst_rxglue_v.sdo\" in directory \"F:/github/lgdst_hw/Cpld/asic/tx/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1487112266704 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "660 " "Peak virtual memory: 660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1487112266790 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 14 14:44:26 2017 " "Processing ended: Tue Feb 14 14:44:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1487112266790 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1487112266790 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1487112266790 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1487112266790 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 184 s " "Quartus Prime Full Compilation was successful. 0 errors, 184 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1487112267678 ""}
