\doxysection{Topics}
Here is a list of all topics with brief descriptions\+:\begin{DoxyCompactList}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver}{\pageref{group___s_t_m32_f4xx___std_periph___driver}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{ADC}{\pageref{group___a_d_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{ADC\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___a_d_c___private___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and Configuration functions}{\pageref{group___a_d_c___group1}}{}
\item \contentsline{section}{Analog Watchdog configuration functions}{\pageref{group___a_d_c___group2}}{}
\item \contentsline{section}{Temperature Sensor, Vrefint (Voltage Reference internal)}{\pageref{group___a_d_c___group3}}{}
\item \contentsline{section}{Regular Channels Configuration functions}{\pageref{group___a_d_c___group4}}{}
\item \contentsline{section}{Regular Channels DMA Configuration functions}{\pageref{group___a_d_c___group5}}{}
\item \contentsline{section}{Injected channels Configuration functions}{\pageref{group___a_d_c___group6}}{}
\item \contentsline{section}{Interrupts and flags management functions}{\pageref{group___a_d_c___group7}}{}
\end{DoxyCompactList}
\item \contentsline{section}{ADC\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___a_d_c___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{ADC\+\_\+\+Common\+\_\+mode}{\pageref{group___a_d_c___common__mode}}{}
\item \contentsline{section}{ADC\+\_\+\+Prescaler}{\pageref{group___a_d_c___prescaler}}{}
\item \contentsline{section}{ADC\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode}{\pageref{group___a_d_c___direct__memory__access__mode__for__multi__mode}}{}
\item \contentsline{section}{ADC\+\_\+delay\+\_\+between\+\_\+2\+\_\+sampling\+\_\+phases}{\pageref{group___a_d_c__delay__between__2__sampling__phases}}{}
\item \contentsline{section}{ADC\+\_\+resolution}{\pageref{group___a_d_c__resolution}}{}
\item \contentsline{section}{ADC\+\_\+external\+\_\+trigger\+\_\+edge\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}{\pageref{group___a_d_c__external__trigger__edge__for__regular__channels__conversion}}{}
\item \contentsline{section}{ADC\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}{\pageref{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion}}{}
\item \contentsline{section}{ADC\+\_\+data\+\_\+align}{\pageref{group___a_d_c__data__align}}{}
\item \contentsline{section}{ADC\+\_\+channels}{\pageref{group___a_d_c__channels}}{}
\item \contentsline{section}{ADC\+\_\+sampling\+\_\+times}{\pageref{group___a_d_c__sampling__times}}{}
\item \contentsline{section}{ADC\+\_\+external\+\_\+trigger\+\_\+edge\+\_\+for\+\_\+injected\+\_\+channels\+\_\+conversion}{\pageref{group___a_d_c__external__trigger__edge__for__injected__channels__conversion}}{}
\item \contentsline{section}{ADC\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+injected\+\_\+channels\+\_\+conversion}{\pageref{group___a_d_c__extrenal__trigger__sources__for__injected__channels__conversion}}{}
\item \contentsline{section}{ADC\+\_\+injected\+\_\+channel\+\_\+selection}{\pageref{group___a_d_c__injected__channel__selection}}{}
\item \contentsline{section}{ADC\+\_\+analog\+\_\+watchdog\+\_\+selection}{\pageref{group___a_d_c__analog__watchdog__selection}}{}
\item \contentsline{section}{ADC\+\_\+interrupts\+\_\+definition}{\pageref{group___a_d_c__interrupts__definition}}{}
\item \contentsline{section}{ADC\+\_\+flags\+\_\+definition}{\pageref{group___a_d_c__flags__definition}}{}
\item \contentsline{section}{ADC\+\_\+thresholds}{\pageref{group___a_d_c__thresholds}}{}
\item \contentsline{section}{ADC\+\_\+injected\+\_\+offset}{\pageref{group___a_d_c__injected__offset}}{}
\item \contentsline{section}{ADC\+\_\+injected\+\_\+length}{\pageref{group___a_d_c__injected__length}}{}
\item \contentsline{section}{ADC\+\_\+injected\+\_\+rank}{\pageref{group___a_d_c__injected__rank}}{}
\item \contentsline{section}{ADC\+\_\+regular\+\_\+length}{\pageref{group___a_d_c__regular__length}}{}
\item \contentsline{section}{ADC\+\_\+regular\+\_\+rank}{\pageref{group___a_d_c__regular__rank}}{}
\item \contentsline{section}{ADC\+\_\+regular\+\_\+discontinuous\+\_\+mode\+\_\+number}{\pageref{group___a_d_c__regular__discontinuous__mode__number}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{GPIO}{\pageref{group___g_p_i_o}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{GPIO\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___g_p_i_o___private___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and Configuration}{\pageref{group___g_p_i_o___group1}}{}
\item \contentsline{section}{GPIO Read and Write}{\pageref{group___g_p_i_o___group2}}{}
\item \contentsline{section}{GPIO Alternate functions configuration function}{\pageref{group___g_p_i_o___group3}}{}
\end{DoxyCompactList}
\item \contentsline{section}{GPIO\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___g_p_i_o___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{GPIO\+\_\+pins\+\_\+define}{\pageref{group___g_p_i_o__pins__define}}{}
\item \contentsline{section}{GPIO\+\_\+\+Pin\+\_\+sources}{\pageref{group___g_p_i_o___pin__sources}}{}
\item \contentsline{section}{GPIO\+\_\+\+Alternat\+\_\+function\+\_\+selection\+\_\+define}{\pageref{group___g_p_i_o___alternat__function__selection__define}}{}
\item \contentsline{section}{GPIO\+\_\+\+Legacy}{\pageref{group___g_p_i_o___legacy}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{I2C}{\pageref{group___i2_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2\+C\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___i2_c___private___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and Configuration functions}{\pageref{group___i2_c___group1}}{}
\item \contentsline{section}{Data transfers functions}{\pageref{group___i2_c___group2}}{}
\item \contentsline{section}{PEC management functions}{\pageref{group___i2_c___group3}}{}
\item \contentsline{section}{DMA transfers management functions}{\pageref{group___i2_c___group4}}{}
\item \contentsline{section}{Interrupts events and flags management functions}{\pageref{group___i2_c___group5}}{}
\end{DoxyCompactList}
\item \contentsline{section}{I2\+C\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___i2_c___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2\+C\+\_\+mode}{\pageref{group___i2_c__mode}}{}
\item \contentsline{section}{I2\+C\+\_\+duty\+\_\+cycle\+\_\+in\+\_\+fast\+\_\+mode}{\pageref{group___i2_c__duty__cycle__in__fast__mode}}{}
\item \contentsline{section}{I2\+C\+\_\+acknowledgement}{\pageref{group___i2_c__acknowledgement}}{}
\item \contentsline{section}{I2\+C\+\_\+transfer\+\_\+direction}{\pageref{group___i2_c__transfer__direction}}{}
\item \contentsline{section}{I2\+C\+\_\+acknowledged\+\_\+address}{\pageref{group___i2_c__acknowledged__address}}{}
\item \contentsline{section}{I2\+C\+\_\+registers}{\pageref{group___i2_c__registers}}{}
\item \contentsline{section}{I2\+C\+\_\+\+NACK\+\_\+position}{\pageref{group___i2_c___n_a_c_k__position}}{}
\item \contentsline{section}{I2\+C\+\_\+\+SMBus\+\_\+alert\+\_\+pin\+\_\+level}{\pageref{group___i2_c___s_m_bus__alert__pin__level}}{}
\item \contentsline{section}{I2\+C\+\_\+\+PEC\+\_\+position}{\pageref{group___i2_c___p_e_c__position}}{}
\item \contentsline{section}{I2\+C\+\_\+interrupts\+\_\+definition}{\pageref{group___i2_c__interrupts__definition}}{}
\item \contentsline{section}{I2\+C\+\_\+flags\+\_\+definition}{\pageref{group___i2_c__flags__definition}}{}
\item \contentsline{section}{I2\+C\+\_\+\+Events}{\pageref{group___i2_c___events}}{}
\item \contentsline{section}{I2\+C\+\_\+own\+\_\+address1}{\pageref{group___i2_c__own__address1}}{}
\item \contentsline{section}{I2\+C\+\_\+clock\+\_\+speed}{\pageref{group___i2_c__clock__speed}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{RCC}{\pageref{group___r_c_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{RCC\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___r_c_c___private___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Internal and external clocks, PLL, CSS and MCO configuration functions}{\pageref{group___r_c_c___group1}}{}
\item \contentsline{section}{System AHB and APB busses clocks configuration functions}{\pageref{group___r_c_c___group2}}{}
\item \contentsline{section}{Peripheral clocks configuration functions}{\pageref{group___r_c_c___group3}}{}
\item \contentsline{section}{Interrupts and flags management functions}{\pageref{group___r_c_c___group4}}{}
\end{DoxyCompactList}
\item \contentsline{section}{RCC\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___r_c_c___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{RCC\+\_\+\+HSE\+\_\+configuration}{\pageref{group___r_c_c___h_s_e__configuration}}{}
\item \contentsline{section}{RCC\+\_\+\+PLL\+\_\+\+Clock\+\_\+\+Source}{\pageref{group___r_c_c___p_l_l___clock___source}}{}
\item \contentsline{section}{RCC\+\_\+\+System\+\_\+\+Clock\+\_\+\+Source}{\pageref{group___r_c_c___system___clock___source}}{}
\item \contentsline{section}{RCC\+\_\+\+AHB\+\_\+\+Clock\+\_\+\+Source}{\pageref{group___r_c_c___a_h_b___clock___source}}{}
\item \contentsline{section}{RCC\+\_\+\+APB1\+\_\+\+APB2\+\_\+\+Clock\+\_\+\+Source}{\pageref{group___r_c_c___a_p_b1___a_p_b2___clock___source}}{}
\item \contentsline{section}{RCC\+\_\+\+Interrupt\+\_\+\+Source}{\pageref{group___r_c_c___interrupt___source}}{}
\item \contentsline{section}{RCC\+\_\+\+LSE\+\_\+\+Configuration}{\pageref{group___r_c_c___l_s_e___configuration}}{}
\item \contentsline{section}{RCC\+\_\+\+RTC\+\_\+\+Clock\+\_\+\+Source}{\pageref{group___r_c_c___r_t_c___clock___source}}{}
\item \contentsline{section}{RCC\+\_\+\+I2\+S\+\_\+\+Clock\+\_\+\+Source}{\pageref{group___r_c_c___i2_s___clock___source}}{}
\item \contentsline{section}{RCC\+\_\+\+AHB1\+\_\+\+Peripherals}{\pageref{group___r_c_c___a_h_b1___peripherals}}{}
\item \contentsline{section}{RCC\+\_\+\+AHB2\+\_\+\+Peripherals}{\pageref{group___r_c_c___a_h_b2___peripherals}}{}
\item \contentsline{section}{RCC\+\_\+\+AHB3\+\_\+\+Peripherals}{\pageref{group___r_c_c___a_h_b3___peripherals}}{}
\item \contentsline{section}{RCC\+\_\+\+APB1\+\_\+\+Peripherals}{\pageref{group___r_c_c___a_p_b1___peripherals}}{}
\item \contentsline{section}{RCC\+\_\+\+APB2\+\_\+\+Peripherals}{\pageref{group___r_c_c___a_p_b2___peripherals}}{}
\item \contentsline{section}{RCC\+\_\+\+MCO1\+\_\+\+Clock\+\_\+\+Source\+\_\+\+Prescaler}{\pageref{group___r_c_c___m_c_o1___clock___source___prescaler}}{}
\item \contentsline{section}{RCC\+\_\+\+MCO2\+\_\+\+Clock\+\_\+\+Source\+\_\+\+Prescaler}{\pageref{group___r_c_c___m_c_o2___clock___source___prescaler}}{}
\item \contentsline{section}{RCC\+\_\+\+Flag}{\pageref{group___r_c_c___flag}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{USART}{\pageref{group___u_s_a_r_t}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{USART\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___u_s_a_r_t___private___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and Configuration functions}{\pageref{group___u_s_a_r_t___group1}}{}
\item \contentsline{section}{Data transfers functions}{\pageref{group___u_s_a_r_t___group2}}{}
\item \contentsline{section}{Multi\+Processor Communication functions}{\pageref{group___u_s_a_r_t___group3}}{}
\item \contentsline{section}{LIN mode functions}{\pageref{group___u_s_a_r_t___group4}}{}
\item \contentsline{section}{Halfduplex mode function}{\pageref{group___u_s_a_r_t___group5}}{}
\item \contentsline{section}{Smartcard mode functions}{\pageref{group___u_s_a_r_t___group6}}{}
\item \contentsline{section}{Ir\+DA mode functions}{\pageref{group___u_s_a_r_t___group7}}{}
\item \contentsline{section}{DMA transfers management functions}{\pageref{group___u_s_a_r_t___group8}}{}
\item \contentsline{section}{Interrupts and flags management functions}{\pageref{group___u_s_a_r_t___group9}}{}
\end{DoxyCompactList}
\item \contentsline{section}{USART\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___u_s_a_r_t___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{USART\+\_\+\+Word\+\_\+\+Length}{\pageref{group___u_s_a_r_t___word___length}}{}
\item \contentsline{section}{USART\+\_\+\+Stop\+\_\+\+Bits}{\pageref{group___u_s_a_r_t___stop___bits}}{}
\item \contentsline{section}{USART\+\_\+\+Parity}{\pageref{group___u_s_a_r_t___parity}}{}
\item \contentsline{section}{USART\+\_\+\+Mode}{\pageref{group___u_s_a_r_t___mode}}{}
\item \contentsline{section}{USART\+\_\+\+Hardware\+\_\+\+Flow\+\_\+\+Control}{\pageref{group___u_s_a_r_t___hardware___flow___control}}{}
\item \contentsline{section}{USART\+\_\+\+Clock}{\pageref{group___u_s_a_r_t___clock}}{}
\item \contentsline{section}{USART\+\_\+\+Clock\+\_\+\+Polarity}{\pageref{group___u_s_a_r_t___clock___polarity}}{}
\item \contentsline{section}{USART\+\_\+\+Clock\+\_\+\+Phase}{\pageref{group___u_s_a_r_t___clock___phase}}{}
\item \contentsline{section}{USART\+\_\+\+Last\+\_\+\+Bit}{\pageref{group___u_s_a_r_t___last___bit}}{}
\item \contentsline{section}{USART\+\_\+\+Interrupt\+\_\+definition}{\pageref{group___u_s_a_r_t___interrupt__definition}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{USART\+\_\+\+Legacy}{\pageref{group___u_s_a_r_t___legacy}}{}
\end{DoxyCompactList}
\item \contentsline{section}{USART\+\_\+\+DMA\+\_\+\+Requests}{\pageref{group___u_s_a_r_t___d_m_a___requests}}{}
\item \contentsline{section}{USART\+\_\+\+Wake\+Up\+\_\+methods}{\pageref{group___u_s_a_r_t___wake_up__methods}}{}
\item \contentsline{section}{USART\+\_\+\+LIN\+\_\+\+Break\+\_\+\+Detection\+\_\+\+Length}{\pageref{group___u_s_a_r_t___l_i_n___break___detection___length}}{}
\item \contentsline{section}{USART\+\_\+\+Ir\+DA\+\_\+\+Low\+\_\+\+Power}{\pageref{group___u_s_a_r_t___ir_d_a___low___power}}{}
\item \contentsline{section}{USART\+\_\+\+Flags}{\pageref{group___u_s_a_r_t___flags}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{CMSIS}{\pageref{group___c_m_s_i_s}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Stm32f4xx\+\_\+system}{\pageref{group__stm32f4xx__system}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Includes}{\pageref{group___s_t_m32_f4xx___system___private___includes}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___s_t_m32_f4xx___system___private___types_definitions}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___s_t_m32_f4xx___system___private___defines}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___s_t_m32_f4xx___system___private___macros}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___s_t_m32_f4xx___system___private___variables}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___s_t_m32_f4xx___system___private___function_prototypes}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___s_t_m32_f4xx___system___private___functions}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
