Timing Analyzer report for hw2
Wed Apr 13 12:41:48 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_50M'
 13. Slow 1200mV 85C Model Hold: 'clk_50M'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk_50M'
 22. Slow 1200mV 0C Model Hold: 'clk_50M'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk_50M'
 30. Fast 1200mV 0C Model Hold: 'clk_50M'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; hw2                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.13        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.8%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; clk_50M    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_50M } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 314.27 MHz ; 250.0 MHz       ; clk_50M    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+--------+------------------+
; Clock   ; Slack  ; End Point TNS    ;
+---------+--------+------------------+
; clk_50M ; -2.182 ; -201.604         ;
+---------+--------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; clk_50M ; 0.385 ; 0.000            ;
+---------+-------+------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+--------+--------------------------------+
; Clock   ; Slack  ; End Point TNS                  ;
+---------+--------+--------------------------------+
; clk_50M ; -3.000 ; -161.055                       ;
+---------+--------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50M'                                                                                                          ;
+--------+---------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -2.182 ; writer:write_module|counter[3]  ; writer:write_module|state.d5   ; clk_50M      ; clk_50M     ; 1.000        ; -0.515     ; 2.665      ;
; -2.182 ; writer:write_module|counter[3]  ; writer:write_module|state.c6   ; clk_50M      ; clk_50M     ; 1.000        ; -0.515     ; 2.665      ;
; -2.182 ; writer:write_module|counter[3]  ; writer:write_module|state.c5   ; clk_50M      ; clk_50M     ; 1.000        ; -0.515     ; 2.665      ;
; -2.182 ; writer:write_module|counter[3]  ; writer:write_module|state.c4   ; clk_50M      ; clk_50M     ; 1.000        ; -0.515     ; 2.665      ;
; -2.182 ; writer:write_module|counter[3]  ; writer:write_module|state.c3   ; clk_50M      ; clk_50M     ; 1.000        ; -0.515     ; 2.665      ;
; -2.182 ; writer:write_module|counter[3]  ; writer:write_module|state.c2   ; clk_50M      ; clk_50M     ; 1.000        ; -0.515     ; 2.665      ;
; -2.182 ; writer:write_module|counter[3]  ; writer:write_module|state.a6   ; clk_50M      ; clk_50M     ; 1.000        ; -0.515     ; 2.665      ;
; -2.182 ; writer:write_module|counter[3]  ; writer:write_module|state.a5   ; clk_50M      ; clk_50M     ; 1.000        ; -0.515     ; 2.665      ;
; -2.117 ; writer:write_module|counter[3]  ; writer:write_module|counter[0] ; clk_50M      ; clk_50M     ; 1.000        ; -0.513     ; 2.602      ;
; -2.117 ; writer:write_module|counter[3]  ; writer:write_module|counter[1] ; clk_50M      ; clk_50M     ; 1.000        ; -0.513     ; 2.602      ;
; -2.117 ; writer:write_module|counter[3]  ; writer:write_module|counter[2] ; clk_50M      ; clk_50M     ; 1.000        ; -0.513     ; 2.602      ;
; -2.117 ; writer:write_module|counter[3]  ; writer:write_module|counter[9] ; clk_50M      ; clk_50M     ; 1.000        ; -0.513     ; 2.602      ;
; -2.117 ; writer:write_module|counter[3]  ; writer:write_module|counter[5] ; clk_50M      ; clk_50M     ; 1.000        ; -0.513     ; 2.602      ;
; -2.117 ; writer:write_module|counter[3]  ; writer:write_module|counter[6] ; clk_50M      ; clk_50M     ; 1.000        ; -0.513     ; 2.602      ;
; -2.117 ; writer:write_module|counter[3]  ; writer:write_module|counter[7] ; clk_50M      ; clk_50M     ; 1.000        ; -0.513     ; 2.602      ;
; -2.117 ; writer:write_module|counter[3]  ; writer:write_module|counter[8] ; clk_50M      ; clk_50M     ; 1.000        ; -0.513     ; 2.602      ;
; -2.092 ; writer:write_module|counter[3]  ; writer:write_module|state.d0   ; clk_50M      ; clk_50M     ; 1.000        ; -0.520     ; 2.570      ;
; -2.083 ; writer:write_module|counter[4]  ; writer:write_module|counter[0] ; clk_50M      ; clk_50M     ; 1.000        ; -0.513     ; 2.568      ;
; -2.083 ; writer:write_module|counter[4]  ; writer:write_module|counter[1] ; clk_50M      ; clk_50M     ; 1.000        ; -0.513     ; 2.568      ;
; -2.083 ; writer:write_module|counter[4]  ; writer:write_module|counter[2] ; clk_50M      ; clk_50M     ; 1.000        ; -0.513     ; 2.568      ;
; -2.083 ; writer:write_module|counter[4]  ; writer:write_module|counter[9] ; clk_50M      ; clk_50M     ; 1.000        ; -0.513     ; 2.568      ;
; -2.083 ; writer:write_module|counter[4]  ; writer:write_module|counter[5] ; clk_50M      ; clk_50M     ; 1.000        ; -0.513     ; 2.568      ;
; -2.083 ; writer:write_module|counter[4]  ; writer:write_module|counter[6] ; clk_50M      ; clk_50M     ; 1.000        ; -0.513     ; 2.568      ;
; -2.083 ; writer:write_module|counter[4]  ; writer:write_module|counter[7] ; clk_50M      ; clk_50M     ; 1.000        ; -0.513     ; 2.568      ;
; -2.083 ; writer:write_module|counter[4]  ; writer:write_module|counter[8] ; clk_50M      ; clk_50M     ; 1.000        ; -0.513     ; 2.568      ;
; -2.079 ; writer:write_module|counter[7]  ; writer:write_module|counter[0] ; clk_50M      ; clk_50M     ; 1.000        ; -0.081     ; 2.996      ;
; -2.079 ; writer:write_module|counter[7]  ; writer:write_module|counter[1] ; clk_50M      ; clk_50M     ; 1.000        ; -0.081     ; 2.996      ;
; -2.079 ; writer:write_module|counter[7]  ; writer:write_module|counter[2] ; clk_50M      ; clk_50M     ; 1.000        ; -0.081     ; 2.996      ;
; -2.079 ; writer:write_module|counter[7]  ; writer:write_module|counter[9] ; clk_50M      ; clk_50M     ; 1.000        ; -0.081     ; 2.996      ;
; -2.079 ; writer:write_module|counter[7]  ; writer:write_module|counter[5] ; clk_50M      ; clk_50M     ; 1.000        ; -0.081     ; 2.996      ;
; -2.079 ; writer:write_module|counter[7]  ; writer:write_module|counter[6] ; clk_50M      ; clk_50M     ; 1.000        ; -0.081     ; 2.996      ;
; -2.079 ; writer:write_module|counter[7]  ; writer:write_module|counter[7] ; clk_50M      ; clk_50M     ; 1.000        ; -0.081     ; 2.996      ;
; -2.079 ; writer:write_module|counter[7]  ; writer:write_module|counter[8] ; clk_50M      ; clk_50M     ; 1.000        ; -0.081     ; 2.996      ;
; -2.074 ; writer:write_module|counter[10] ; writer:write_module|state.d5   ; clk_50M      ; clk_50M     ; 1.000        ; -0.515     ; 2.557      ;
; -2.074 ; writer:write_module|counter[10] ; writer:write_module|state.c6   ; clk_50M      ; clk_50M     ; 1.000        ; -0.515     ; 2.557      ;
; -2.074 ; writer:write_module|counter[10] ; writer:write_module|state.c5   ; clk_50M      ; clk_50M     ; 1.000        ; -0.515     ; 2.557      ;
; -2.074 ; writer:write_module|counter[10] ; writer:write_module|state.c4   ; clk_50M      ; clk_50M     ; 1.000        ; -0.515     ; 2.557      ;
; -2.074 ; writer:write_module|counter[10] ; writer:write_module|state.c3   ; clk_50M      ; clk_50M     ; 1.000        ; -0.515     ; 2.557      ;
; -2.074 ; writer:write_module|counter[10] ; writer:write_module|state.c2   ; clk_50M      ; clk_50M     ; 1.000        ; -0.515     ; 2.557      ;
; -2.074 ; writer:write_module|counter[10] ; writer:write_module|state.a6   ; clk_50M      ; clk_50M     ; 1.000        ; -0.515     ; 2.557      ;
; -2.074 ; writer:write_module|counter[10] ; writer:write_module|state.a5   ; clk_50M      ; clk_50M     ; 1.000        ; -0.515     ; 2.557      ;
; -2.074 ; writer:write_module|counter[10] ; writer:write_module|counter[0] ; clk_50M      ; clk_50M     ; 1.000        ; -0.513     ; 2.559      ;
; -2.074 ; writer:write_module|counter[10] ; writer:write_module|counter[1] ; clk_50M      ; clk_50M     ; 1.000        ; -0.513     ; 2.559      ;
; -2.074 ; writer:write_module|counter[10] ; writer:write_module|counter[2] ; clk_50M      ; clk_50M     ; 1.000        ; -0.513     ; 2.559      ;
; -2.074 ; writer:write_module|counter[10] ; writer:write_module|counter[9] ; clk_50M      ; clk_50M     ; 1.000        ; -0.513     ; 2.559      ;
; -2.074 ; writer:write_module|counter[10] ; writer:write_module|counter[5] ; clk_50M      ; clk_50M     ; 1.000        ; -0.513     ; 2.559      ;
; -2.074 ; writer:write_module|counter[10] ; writer:write_module|counter[6] ; clk_50M      ; clk_50M     ; 1.000        ; -0.513     ; 2.559      ;
; -2.074 ; writer:write_module|counter[10] ; writer:write_module|counter[7] ; clk_50M      ; clk_50M     ; 1.000        ; -0.513     ; 2.559      ;
; -2.074 ; writer:write_module|counter[10] ; writer:write_module|counter[8] ; clk_50M      ; clk_50M     ; 1.000        ; -0.513     ; 2.559      ;
; -2.061 ; writer:write_module|counter[4]  ; writer:write_module|state.d0   ; clk_50M      ; clk_50M     ; 1.000        ; -0.520     ; 2.539      ;
; -2.057 ; writer:write_module|counter[2]  ; writer:write_module|state.d5   ; clk_50M      ; clk_50M     ; 1.000        ; -0.083     ; 2.972      ;
; -2.057 ; writer:write_module|counter[2]  ; writer:write_module|state.c6   ; clk_50M      ; clk_50M     ; 1.000        ; -0.083     ; 2.972      ;
; -2.057 ; writer:write_module|counter[2]  ; writer:write_module|state.c5   ; clk_50M      ; clk_50M     ; 1.000        ; -0.083     ; 2.972      ;
; -2.057 ; writer:write_module|counter[2]  ; writer:write_module|state.c4   ; clk_50M      ; clk_50M     ; 1.000        ; -0.083     ; 2.972      ;
; -2.057 ; writer:write_module|counter[2]  ; writer:write_module|state.c3   ; clk_50M      ; clk_50M     ; 1.000        ; -0.083     ; 2.972      ;
; -2.057 ; writer:write_module|counter[2]  ; writer:write_module|state.c2   ; clk_50M      ; clk_50M     ; 1.000        ; -0.083     ; 2.972      ;
; -2.057 ; writer:write_module|counter[2]  ; writer:write_module|state.a6   ; clk_50M      ; clk_50M     ; 1.000        ; -0.083     ; 2.972      ;
; -2.057 ; writer:write_module|counter[2]  ; writer:write_module|state.a5   ; clk_50M      ; clk_50M     ; 1.000        ; -0.083     ; 2.972      ;
; -2.057 ; writer:write_module|counter[7]  ; writer:write_module|state.d0   ; clk_50M      ; clk_50M     ; 1.000        ; -0.088     ; 2.967      ;
; -2.056 ; writer:write_module|counter[8]  ; writer:write_module|counter[0] ; clk_50M      ; clk_50M     ; 1.000        ; -0.081     ; 2.973      ;
; -2.056 ; writer:write_module|counter[8]  ; writer:write_module|counter[1] ; clk_50M      ; clk_50M     ; 1.000        ; -0.081     ; 2.973      ;
; -2.056 ; writer:write_module|counter[8]  ; writer:write_module|counter[2] ; clk_50M      ; clk_50M     ; 1.000        ; -0.081     ; 2.973      ;
; -2.056 ; writer:write_module|counter[8]  ; writer:write_module|counter[9] ; clk_50M      ; clk_50M     ; 1.000        ; -0.081     ; 2.973      ;
; -2.056 ; writer:write_module|counter[8]  ; writer:write_module|counter[5] ; clk_50M      ; clk_50M     ; 1.000        ; -0.081     ; 2.973      ;
; -2.056 ; writer:write_module|counter[8]  ; writer:write_module|counter[6] ; clk_50M      ; clk_50M     ; 1.000        ; -0.081     ; 2.973      ;
; -2.056 ; writer:write_module|counter[8]  ; writer:write_module|counter[7] ; clk_50M      ; clk_50M     ; 1.000        ; -0.081     ; 2.973      ;
; -2.056 ; writer:write_module|counter[8]  ; writer:write_module|counter[8] ; clk_50M      ; clk_50M     ; 1.000        ; -0.081     ; 2.973      ;
; -2.053 ; writer:write_module|counter[4]  ; writer:write_module|state.d5   ; clk_50M      ; clk_50M     ; 1.000        ; -0.515     ; 2.536      ;
; -2.053 ; writer:write_module|counter[4]  ; writer:write_module|state.c6   ; clk_50M      ; clk_50M     ; 1.000        ; -0.515     ; 2.536      ;
; -2.053 ; writer:write_module|counter[4]  ; writer:write_module|state.c5   ; clk_50M      ; clk_50M     ; 1.000        ; -0.515     ; 2.536      ;
; -2.053 ; writer:write_module|counter[4]  ; writer:write_module|state.c4   ; clk_50M      ; clk_50M     ; 1.000        ; -0.515     ; 2.536      ;
; -2.053 ; writer:write_module|counter[4]  ; writer:write_module|state.c3   ; clk_50M      ; clk_50M     ; 1.000        ; -0.515     ; 2.536      ;
; -2.053 ; writer:write_module|counter[4]  ; writer:write_module|state.c2   ; clk_50M      ; clk_50M     ; 1.000        ; -0.515     ; 2.536      ;
; -2.053 ; writer:write_module|counter[4]  ; writer:write_module|state.a6   ; clk_50M      ; clk_50M     ; 1.000        ; -0.515     ; 2.536      ;
; -2.053 ; writer:write_module|counter[4]  ; writer:write_module|state.a5   ; clk_50M      ; clk_50M     ; 1.000        ; -0.515     ; 2.536      ;
; -2.049 ; writer:write_module|counter[1]  ; writer:write_module|state.d5   ; clk_50M      ; clk_50M     ; 1.000        ; -0.083     ; 2.964      ;
; -2.049 ; writer:write_module|counter[1]  ; writer:write_module|state.c6   ; clk_50M      ; clk_50M     ; 1.000        ; -0.083     ; 2.964      ;
; -2.049 ; writer:write_module|counter[1]  ; writer:write_module|state.c5   ; clk_50M      ; clk_50M     ; 1.000        ; -0.083     ; 2.964      ;
; -2.049 ; writer:write_module|counter[1]  ; writer:write_module|state.c4   ; clk_50M      ; clk_50M     ; 1.000        ; -0.083     ; 2.964      ;
; -2.049 ; writer:write_module|counter[1]  ; writer:write_module|state.c3   ; clk_50M      ; clk_50M     ; 1.000        ; -0.083     ; 2.964      ;
; -2.049 ; writer:write_module|counter[1]  ; writer:write_module|state.c2   ; clk_50M      ; clk_50M     ; 1.000        ; -0.083     ; 2.964      ;
; -2.049 ; writer:write_module|counter[1]  ; writer:write_module|state.a6   ; clk_50M      ; clk_50M     ; 1.000        ; -0.083     ; 2.964      ;
; -2.049 ; writer:write_module|counter[1]  ; writer:write_module|state.a5   ; clk_50M      ; clk_50M     ; 1.000        ; -0.083     ; 2.964      ;
; -2.049 ; writer:write_module|counter[10] ; writer:write_module|state.d0   ; clk_50M      ; clk_50M     ; 1.000        ; -0.520     ; 2.527      ;
; -2.034 ; writer:write_module|counter[8]  ; writer:write_module|state.d0   ; clk_50M      ; clk_50M     ; 1.000        ; -0.088     ; 2.944      ;
; -2.033 ; writer:write_module|counter[6]  ; writer:write_module|counter[0] ; clk_50M      ; clk_50M     ; 1.000        ; -0.081     ; 2.950      ;
; -2.033 ; writer:write_module|counter[6]  ; writer:write_module|counter[1] ; clk_50M      ; clk_50M     ; 1.000        ; -0.081     ; 2.950      ;
; -2.033 ; writer:write_module|counter[6]  ; writer:write_module|counter[2] ; clk_50M      ; clk_50M     ; 1.000        ; -0.081     ; 2.950      ;
; -2.033 ; writer:write_module|counter[6]  ; writer:write_module|counter[9] ; clk_50M      ; clk_50M     ; 1.000        ; -0.081     ; 2.950      ;
; -2.033 ; writer:write_module|counter[6]  ; writer:write_module|counter[5] ; clk_50M      ; clk_50M     ; 1.000        ; -0.081     ; 2.950      ;
; -2.033 ; writer:write_module|counter[6]  ; writer:write_module|counter[6] ; clk_50M      ; clk_50M     ; 1.000        ; -0.081     ; 2.950      ;
; -2.033 ; writer:write_module|counter[6]  ; writer:write_module|counter[7] ; clk_50M      ; clk_50M     ; 1.000        ; -0.081     ; 2.950      ;
; -2.033 ; writer:write_module|counter[6]  ; writer:write_module|counter[8] ; clk_50M      ; clk_50M     ; 1.000        ; -0.081     ; 2.950      ;
; -2.031 ; reader:read_module|counter[9]   ; reader:read_module|state.c7    ; clk_50M      ; clk_50M     ; 1.000        ; -0.513     ; 2.516      ;
; -2.031 ; reader:read_module|counter[9]   ; reader:read_module|state.c6    ; clk_50M      ; clk_50M     ; 1.000        ; -0.513     ; 2.516      ;
; -2.031 ; reader:read_module|counter[9]   ; reader:read_module|state.c5    ; clk_50M      ; clk_50M     ; 1.000        ; -0.513     ; 2.516      ;
; -2.031 ; reader:read_module|counter[9]   ; reader:read_module|state.c3    ; clk_50M      ; clk_50M     ; 1.000        ; -0.513     ; 2.516      ;
; -2.031 ; reader:read_module|counter[9]   ; reader:read_module|state.a2    ; clk_50M      ; clk_50M     ; 1.000        ; -0.513     ; 2.516      ;
; -2.031 ; reader:read_module|counter[9]   ; reader:read_module|state.a3    ; clk_50M      ; clk_50M     ; 1.000        ; -0.513     ; 2.516      ;
; -2.031 ; reader:read_module|counter[9]   ; reader:read_module|state.a4    ; clk_50M      ; clk_50M     ; 1.000        ; -0.513     ; 2.516      ;
+--------+---------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50M'                                                                                                                             ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.385 ; reader:read_module|state.a0              ; reader:read_module|state.a0              ; clk_50M      ; clk_50M     ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; reader:read_module|state.00000           ; reader:read_module|state.00000           ; clk_50M      ; clk_50M     ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; writer:write_module|state.a0             ; writer:write_module|state.a0             ; clk_50M      ; clk_50M     ; 0.000        ; 0.098      ; 0.669      ;
; 0.402 ; reader:read_module|read_data[7]          ; reader:read_module|read_data[7]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; reader:read_module|read_data[6]          ; reader:read_module|read_data[6]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; reader:read_module|read_data[5]          ; reader:read_module|read_data[5]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; reader:read_module|read_data[4]          ; reader:read_module|read_data[4]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; reader:read_module|read_data[3]          ; reader:read_module|read_data[3]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; reader:read_module|read_data[2]          ; reader:read_module|read_data[2]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; reader:read_module|read_data[1]          ; reader:read_module|read_data[1]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; reader:read_module|read_data[0]          ; reader:read_module|read_data[0]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; reader:read_module|state.cmd_complete    ; reader:read_module|state.cmd_complete    ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; reader:read_module|state.d0              ; reader:read_module|state.d0              ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; reader:read_module|state.addr_complete   ; reader:read_module|state.addr_complete   ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; writer:write_module|state.d0             ; writer:write_module|state.d0             ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; writer:write_module|state.addr_complete  ; writer:write_module|state.addr_complete  ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; writer:write_module|state.00000          ; writer:write_module|state.00000          ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; writer:write_module|state.cmd_complete   ; writer:write_module|state.cmd_complete   ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; send_cmd:command_send_module|state.0000  ; send_cmd:command_send_module|state.0000  ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.669      ;
; 0.428 ; send_cmd:command_send_module|state.0000  ; send_cmd:command_send_module|state.c1    ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; reader:read_module|read_data[0]          ; reader:read_module|read_data_o[0]        ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; reader:read_module|read_data[5]          ; reader:read_module|read_data_o[5]        ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.697      ;
; 0.434 ; writer:write_module|state.c4             ; writer:write_module|state.c5             ; clk_50M      ; clk_50M     ; 0.000        ; 0.082      ; 0.702      ;
; 0.436 ; writer:write_module|state.c5             ; writer:write_module|state.c6             ; clk_50M      ; clk_50M     ; 0.000        ; 0.082      ; 0.704      ;
; 0.437 ; send_cmd:command_send_module|state.c1    ; send_cmd:command_send_module|state.c2    ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; writer:write_module|state.a5             ; writer:write_module|state.a6             ; clk_50M      ; clk_50M     ; 0.000        ; 0.082      ; 0.705      ;
; 0.443 ; reader:read_module|state.d0              ; reader:read_module|read_data[7]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.710      ;
; 0.448 ; send_cmd:command_send_module|counter[10] ; send_cmd:command_send_module|counter[10] ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.715      ;
; 0.451 ; send_cmd:command_send_module|state.c6    ; send_cmd:command_send_module|state.c7    ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; writer:write_module|state.d1             ; writer:write_module|state.d2             ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.718      ;
; 0.452 ; writer:write_module|state.d7             ; writer:write_module|state.done           ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.719      ;
; 0.454 ; writer:write_module|state.d2             ; writer:write_module|state.d3             ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.721      ;
; 0.459 ; writer:write_module|state.00000          ; writer:write_module|state.c1             ; clk_50M      ; clk_50M     ; 0.000        ; 0.520      ; 1.165      ;
; 0.517 ; state.writing                            ; writer:write_module|state.a2             ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.784      ;
; 0.519 ; state.writing                            ; writer:write_module|state.a3             ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.786      ;
; 0.521 ; state.writing                            ; writer:write_module|state.d4             ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.788      ;
; 0.522 ; state.writing                            ; writer:write_module|state.a4             ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.789      ;
; 0.526 ; state.wren                               ; send_cmd:command_send_module|state.c3    ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.792      ;
; 0.526 ; state.wren                               ; send_cmd:command_send_module|state.c5    ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.792      ;
; 0.526 ; state.wren                               ; send_cmd:command_send_module|state.c6    ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.792      ;
; 0.527 ; state.wren                               ; send_cmd:command_send_module|state.c4    ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.793      ;
; 0.528 ; writer:write_module|counter[9]           ; writer:write_module|counter[10]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.513      ; 1.227      ;
; 0.560 ; reader:read_module|state.c6              ; reader:read_module|state.c7              ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.826      ;
; 0.560 ; writer:write_module|counter[2]           ; writer:write_module|counter[3]           ; clk_50M      ; clk_50M     ; 0.000        ; 0.513      ; 1.259      ;
; 0.565 ; writer:write_module|counter[2]           ; writer:write_module|counter[4]           ; clk_50M      ; clk_50M     ; 0.000        ; 0.513      ; 1.264      ;
; 0.571 ; state.writing                            ; writer:write_module|state.c1             ; clk_50M      ; clk_50M     ; 0.000        ; 0.514      ; 1.271      ;
; 0.574 ; writer:write_module|state.a1             ; writer:write_module|state.a2             ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.841      ;
; 0.575 ; writer:write_module|state.a3             ; writer:write_module|state.a4             ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.842      ;
; 0.575 ; send_cmd:command_send_module|state.c5    ; send_cmd:command_send_module|state.c6    ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.841      ;
; 0.577 ; reader:read_module|state.d1              ; reader:read_module|state.d2              ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.844      ;
; 0.577 ; send_cmd:command_send_module|state.c7    ; send_cmd:command_send_module|state.done  ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.843      ;
; 0.577 ; send_cmd:command_send_module|state.c4    ; send_cmd:command_send_module|state.c5    ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.843      ;
; 0.577 ; send_cmd:command_send_module|state.c3    ; send_cmd:command_send_module|state.c4    ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.843      ;
; 0.578 ; send_cmd:command_send_module|state.c2    ; send_cmd:command_send_module|state.c3    ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.844      ;
; 0.579 ; reader:read_module|counter[4]            ; reader:read_module|counter[5]            ; clk_50M      ; clk_50M     ; 0.000        ; 0.513      ; 1.278      ;
; 0.581 ; reader:read_module|state.d7              ; reader:read_module|state.done            ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.848      ;
; 0.582 ; reader:read_module|state.d3              ; reader:read_module|state.d4              ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.849      ;
; 0.594 ; writer:write_module|state.d6             ; writer:write_module|state.d7             ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.861      ;
; 0.607 ; writer:write_module|state.a6             ; writer:write_module|state.a7             ; clk_50M      ; clk_50M     ; 0.000        ; 0.082      ; 0.875      ;
; 0.609 ; reader:read_module|state.d6              ; reader:read_module|read_data[1]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.082      ; 0.877      ;
; 0.616 ; writer:write_module|state.a4             ; writer:write_module|state.a5             ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.883      ;
; 0.619 ; reader:read_module|state.cmd_complete    ; reader:read_module|state.a0              ; clk_50M      ; clk_50M     ; 0.000        ; 0.513      ; 1.318      ;
; 0.625 ; reader:read_module|counter[9]            ; reader:read_module|counter[9]            ; clk_50M      ; clk_50M     ; 0.000        ; 0.098      ; 0.909      ;
; 0.625 ; reader:read_module|state.a0              ; reader:read_module|state.a1              ; clk_50M      ; clk_50M     ; 0.000        ; 0.099      ; 0.910      ;
; 0.632 ; reader:read_module|state.d3              ; reader:read_module|read_data[4]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.082      ; 0.900      ;
; 0.641 ; writer:write_module|state.c2             ; writer:write_module|state.c3             ; clk_50M      ; clk_50M     ; 0.000        ; 0.082      ; 0.909      ;
; 0.641 ; reader:read_module|state.d1              ; reader:read_module|read_data[6]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.082      ; 0.909      ;
; 0.642 ; send_cmd:command_send_module|counter[9]  ; send_cmd:command_send_module|counter[9]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; writer:write_module|state.d5             ; writer:write_module|state.d6             ; clk_50M      ; clk_50M     ; 0.000        ; 0.082      ; 0.910      ;
; 0.642 ; writer:write_module|state.c6             ; writer:write_module|state.c7             ; clk_50M      ; clk_50M     ; 0.000        ; 0.082      ; 0.910      ;
; 0.643 ; reader:read_module|counter[6]            ; reader:read_module|counter[6]            ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; reader:read_module|counter[7]            ; reader:read_module|counter[7]            ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; writer:write_module|counter[9]           ; writer:write_module|counter[9]           ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; reader:read_module|state.a2              ; reader:read_module|state.a3              ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.910      ;
; 0.646 ; reader:read_module|state.c5              ; reader:read_module|state.c6              ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; writer:write_module|state.c3             ; writer:write_module|state.c4             ; clk_50M      ; clk_50M     ; 0.000        ; 0.082      ; 0.914      ;
; 0.646 ; writer:write_module|counter[3]           ; writer:write_module|counter[3]           ; clk_50M      ; clk_50M     ; 0.000        ; 0.098      ; 0.930      ;
; 0.647 ; writer:write_module|counter[6]           ; writer:write_module|counter[6]           ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.914      ;
; 0.648 ; send_cmd:command_send_module|counter[8]  ; send_cmd:command_send_module|counter[8]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.915      ;
; 0.648 ; send_cmd:command_send_module|counter[1]  ; send_cmd:command_send_module|counter[1]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.915      ;
; 0.648 ; send_cmd:command_send_module|counter[6]  ; send_cmd:command_send_module|counter[6]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.915      ;
; 0.649 ; reader:read_module|counter[7]            ; reader:read_module|counter[9]            ; clk_50M      ; clk_50M     ; 0.000        ; 0.513      ; 1.348      ;
; 0.649 ; reader:read_module|state.a3              ; reader:read_module|state.a4              ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.915      ;
; 0.649 ; send_cmd:command_send_module|counter[3]  ; send_cmd:command_send_module|counter[3]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.916      ;
; 0.652 ; state.reading                            ; read_complete~reg0                       ; clk_50M      ; clk_50M     ; 0.000        ; 0.515      ; 1.353      ;
; 0.655 ; send_cmd:command_send_module|counter[2]  ; send_cmd:command_send_module|counter[2]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.922      ;
; 0.658 ; send_cmd:command_send_module|counter[7]  ; send_cmd:command_send_module|counter[7]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; writer:write_module|counter[7]           ; writer:write_module|counter[7]           ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; writer:write_module|state.d3             ; writer:write_module|state.d4             ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.926      ;
; 0.663 ; reader:read_module|counter[1]            ; reader:read_module|counter[1]            ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.930      ;
; 0.664 ; reader:read_module|counter[6]            ; reader:read_module|counter[9]            ; clk_50M      ; clk_50M     ; 0.000        ; 0.513      ; 1.363      ;
; 0.665 ; reader:read_module|state.d4              ; reader:read_module|state.d5              ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.932      ;
; 0.665 ; reader:read_module|state.d5              ; reader:read_module|state.d6              ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.932      ;
; 0.665 ; writer:write_module|counter[1]           ; writer:write_module|counter[1]           ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.932      ;
; 0.665 ; writer:write_module|counter[2]           ; writer:write_module|counter[2]           ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.932      ;
; 0.666 ; reader:read_module|counter[3]            ; reader:read_module|counter[3]            ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.933      ;
; 0.666 ; send_cmd:command_send_module|counter[4]  ; send_cmd:command_send_module|counter[4]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.933      ;
; 0.666 ; writer:write_module|state.cmd_complete   ; writer:write_module|state.a0             ; clk_50M      ; clk_50M     ; 0.000        ; 0.514      ; 1.366      ;
; 0.667 ; writer:write_module|counter[5]           ; writer:write_module|counter[5]           ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.934      ;
; 0.668 ; reader:read_module|state.d6              ; reader:read_module|state.d7              ; clk_50M      ; clk_50M     ; 0.000        ; 0.081      ; 0.935      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 340.83 MHz ; 250.0 MHz       ; clk_50M    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; clk_50M ; -1.934 ; -173.350        ;
+---------+--------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; clk_50M ; 0.338 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; clk_50M ; -3.000 ; -161.055                      ;
+---------+--------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50M'                                                                                                            ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -1.934 ; writer:write_module|counter[3]  ; writer:write_module|state.d5    ; clk_50M      ; clk_50M     ; 1.000        ; -0.469     ; 2.464      ;
; -1.934 ; writer:write_module|counter[3]  ; writer:write_module|state.c6    ; clk_50M      ; clk_50M     ; 1.000        ; -0.469     ; 2.464      ;
; -1.934 ; writer:write_module|counter[3]  ; writer:write_module|state.c5    ; clk_50M      ; clk_50M     ; 1.000        ; -0.469     ; 2.464      ;
; -1.934 ; writer:write_module|counter[3]  ; writer:write_module|state.c4    ; clk_50M      ; clk_50M     ; 1.000        ; -0.469     ; 2.464      ;
; -1.934 ; writer:write_module|counter[3]  ; writer:write_module|state.c3    ; clk_50M      ; clk_50M     ; 1.000        ; -0.469     ; 2.464      ;
; -1.934 ; writer:write_module|counter[3]  ; writer:write_module|state.c2    ; clk_50M      ; clk_50M     ; 1.000        ; -0.469     ; 2.464      ;
; -1.934 ; writer:write_module|counter[3]  ; writer:write_module|state.a6    ; clk_50M      ; clk_50M     ; 1.000        ; -0.469     ; 2.464      ;
; -1.934 ; writer:write_module|counter[3]  ; writer:write_module|state.a5    ; clk_50M      ; clk_50M     ; 1.000        ; -0.469     ; 2.464      ;
; -1.869 ; writer:write_module|counter[3]  ; writer:write_module|counter[0]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.467     ; 2.401      ;
; -1.869 ; writer:write_module|counter[3]  ; writer:write_module|counter[1]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.467     ; 2.401      ;
; -1.869 ; writer:write_module|counter[3]  ; writer:write_module|counter[2]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.467     ; 2.401      ;
; -1.869 ; writer:write_module|counter[3]  ; writer:write_module|counter[9]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.467     ; 2.401      ;
; -1.869 ; writer:write_module|counter[3]  ; writer:write_module|counter[5]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.467     ; 2.401      ;
; -1.869 ; writer:write_module|counter[3]  ; writer:write_module|counter[6]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.467     ; 2.401      ;
; -1.869 ; writer:write_module|counter[3]  ; writer:write_module|counter[7]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.467     ; 2.401      ;
; -1.869 ; writer:write_module|counter[3]  ; writer:write_module|counter[8]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.467     ; 2.401      ;
; -1.859 ; writer:write_module|counter[10] ; writer:write_module|state.d5    ; clk_50M      ; clk_50M     ; 1.000        ; -0.469     ; 2.389      ;
; -1.859 ; writer:write_module|counter[10] ; writer:write_module|state.c6    ; clk_50M      ; clk_50M     ; 1.000        ; -0.469     ; 2.389      ;
; -1.859 ; writer:write_module|counter[10] ; writer:write_module|state.c5    ; clk_50M      ; clk_50M     ; 1.000        ; -0.469     ; 2.389      ;
; -1.859 ; writer:write_module|counter[10] ; writer:write_module|state.c4    ; clk_50M      ; clk_50M     ; 1.000        ; -0.469     ; 2.389      ;
; -1.859 ; writer:write_module|counter[10] ; writer:write_module|state.c3    ; clk_50M      ; clk_50M     ; 1.000        ; -0.469     ; 2.389      ;
; -1.859 ; writer:write_module|counter[10] ; writer:write_module|state.c2    ; clk_50M      ; clk_50M     ; 1.000        ; -0.469     ; 2.389      ;
; -1.859 ; writer:write_module|counter[10] ; writer:write_module|state.a6    ; clk_50M      ; clk_50M     ; 1.000        ; -0.469     ; 2.389      ;
; -1.859 ; writer:write_module|counter[10] ; writer:write_module|state.a5    ; clk_50M      ; clk_50M     ; 1.000        ; -0.469     ; 2.389      ;
; -1.852 ; writer:write_module|counter[10] ; writer:write_module|counter[0]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.467     ; 2.384      ;
; -1.852 ; writer:write_module|counter[10] ; writer:write_module|counter[1]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.467     ; 2.384      ;
; -1.852 ; writer:write_module|counter[10] ; writer:write_module|counter[2]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.467     ; 2.384      ;
; -1.852 ; writer:write_module|counter[10] ; writer:write_module|counter[9]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.467     ; 2.384      ;
; -1.852 ; writer:write_module|counter[10] ; writer:write_module|counter[5]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.467     ; 2.384      ;
; -1.852 ; writer:write_module|counter[10] ; writer:write_module|counter[6]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.467     ; 2.384      ;
; -1.852 ; writer:write_module|counter[10] ; writer:write_module|counter[7]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.467     ; 2.384      ;
; -1.852 ; writer:write_module|counter[10] ; writer:write_module|counter[8]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.467     ; 2.384      ;
; -1.841 ; writer:write_module|counter[3]  ; writer:write_module|state.d0    ; clk_50M      ; clk_50M     ; 1.000        ; -0.474     ; 2.366      ;
; -1.824 ; writer:write_module|counter[10] ; writer:write_module|state.d0    ; clk_50M      ; clk_50M     ; 1.000        ; -0.474     ; 2.349      ;
; -1.812 ; writer:write_module|counter[7]  ; writer:write_module|counter[0]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.073     ; 2.738      ;
; -1.812 ; writer:write_module|counter[7]  ; writer:write_module|counter[1]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.073     ; 2.738      ;
; -1.812 ; writer:write_module|counter[7]  ; writer:write_module|counter[2]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.073     ; 2.738      ;
; -1.812 ; writer:write_module|counter[7]  ; writer:write_module|counter[9]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.073     ; 2.738      ;
; -1.812 ; writer:write_module|counter[7]  ; writer:write_module|counter[5]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.073     ; 2.738      ;
; -1.812 ; writer:write_module|counter[7]  ; writer:write_module|counter[6]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.073     ; 2.738      ;
; -1.812 ; writer:write_module|counter[7]  ; writer:write_module|counter[7]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.073     ; 2.738      ;
; -1.812 ; writer:write_module|counter[7]  ; writer:write_module|counter[8]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.073     ; 2.738      ;
; -1.811 ; writer:write_module|counter[4]  ; writer:write_module|state.d5    ; clk_50M      ; clk_50M     ; 1.000        ; -0.469     ; 2.341      ;
; -1.811 ; writer:write_module|counter[4]  ; writer:write_module|state.c6    ; clk_50M      ; clk_50M     ; 1.000        ; -0.469     ; 2.341      ;
; -1.811 ; writer:write_module|counter[4]  ; writer:write_module|state.c5    ; clk_50M      ; clk_50M     ; 1.000        ; -0.469     ; 2.341      ;
; -1.811 ; writer:write_module|counter[4]  ; writer:write_module|state.c4    ; clk_50M      ; clk_50M     ; 1.000        ; -0.469     ; 2.341      ;
; -1.811 ; writer:write_module|counter[4]  ; writer:write_module|state.c3    ; clk_50M      ; clk_50M     ; 1.000        ; -0.469     ; 2.341      ;
; -1.811 ; writer:write_module|counter[4]  ; writer:write_module|state.c2    ; clk_50M      ; clk_50M     ; 1.000        ; -0.469     ; 2.341      ;
; -1.811 ; writer:write_module|counter[4]  ; writer:write_module|state.a6    ; clk_50M      ; clk_50M     ; 1.000        ; -0.469     ; 2.341      ;
; -1.811 ; writer:write_module|counter[4]  ; writer:write_module|state.a5    ; clk_50M      ; clk_50M     ; 1.000        ; -0.469     ; 2.341      ;
; -1.810 ; writer:write_module|counter[2]  ; writer:write_module|state.d5    ; clk_50M      ; clk_50M     ; 1.000        ; -0.075     ; 2.734      ;
; -1.810 ; writer:write_module|counter[2]  ; writer:write_module|state.c6    ; clk_50M      ; clk_50M     ; 1.000        ; -0.075     ; 2.734      ;
; -1.810 ; writer:write_module|counter[2]  ; writer:write_module|state.c5    ; clk_50M      ; clk_50M     ; 1.000        ; -0.075     ; 2.734      ;
; -1.810 ; writer:write_module|counter[2]  ; writer:write_module|state.c4    ; clk_50M      ; clk_50M     ; 1.000        ; -0.075     ; 2.734      ;
; -1.810 ; writer:write_module|counter[2]  ; writer:write_module|state.c3    ; clk_50M      ; clk_50M     ; 1.000        ; -0.075     ; 2.734      ;
; -1.810 ; writer:write_module|counter[2]  ; writer:write_module|state.c2    ; clk_50M      ; clk_50M     ; 1.000        ; -0.075     ; 2.734      ;
; -1.810 ; writer:write_module|counter[2]  ; writer:write_module|state.a6    ; clk_50M      ; clk_50M     ; 1.000        ; -0.075     ; 2.734      ;
; -1.810 ; writer:write_module|counter[2]  ; writer:write_module|state.a5    ; clk_50M      ; clk_50M     ; 1.000        ; -0.075     ; 2.734      ;
; -1.804 ; writer:write_module|counter[4]  ; writer:write_module|counter[0]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.467     ; 2.336      ;
; -1.804 ; writer:write_module|counter[4]  ; writer:write_module|counter[1]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.467     ; 2.336      ;
; -1.804 ; writer:write_module|counter[4]  ; writer:write_module|counter[2]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.467     ; 2.336      ;
; -1.804 ; writer:write_module|counter[4]  ; writer:write_module|counter[9]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.467     ; 2.336      ;
; -1.804 ; writer:write_module|counter[4]  ; writer:write_module|counter[5]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.467     ; 2.336      ;
; -1.804 ; writer:write_module|counter[4]  ; writer:write_module|counter[6]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.467     ; 2.336      ;
; -1.804 ; writer:write_module|counter[4]  ; writer:write_module|counter[7]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.467     ; 2.336      ;
; -1.804 ; writer:write_module|counter[4]  ; writer:write_module|counter[8]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.467     ; 2.336      ;
; -1.803 ; writer:write_module|counter[1]  ; writer:write_module|state.d5    ; clk_50M      ; clk_50M     ; 1.000        ; -0.075     ; 2.727      ;
; -1.803 ; writer:write_module|counter[1]  ; writer:write_module|state.c6    ; clk_50M      ; clk_50M     ; 1.000        ; -0.075     ; 2.727      ;
; -1.803 ; writer:write_module|counter[1]  ; writer:write_module|state.c5    ; clk_50M      ; clk_50M     ; 1.000        ; -0.075     ; 2.727      ;
; -1.803 ; writer:write_module|counter[1]  ; writer:write_module|state.c4    ; clk_50M      ; clk_50M     ; 1.000        ; -0.075     ; 2.727      ;
; -1.803 ; writer:write_module|counter[1]  ; writer:write_module|state.c3    ; clk_50M      ; clk_50M     ; 1.000        ; -0.075     ; 2.727      ;
; -1.803 ; writer:write_module|counter[1]  ; writer:write_module|state.c2    ; clk_50M      ; clk_50M     ; 1.000        ; -0.075     ; 2.727      ;
; -1.803 ; writer:write_module|counter[1]  ; writer:write_module|state.a6    ; clk_50M      ; clk_50M     ; 1.000        ; -0.075     ; 2.727      ;
; -1.803 ; writer:write_module|counter[1]  ; writer:write_module|state.a5    ; clk_50M      ; clk_50M     ; 1.000        ; -0.075     ; 2.727      ;
; -1.784 ; writer:write_module|counter[7]  ; writer:write_module|state.d0    ; clk_50M      ; clk_50M     ; 1.000        ; -0.080     ; 2.703      ;
; -1.776 ; writer:write_module|counter[4]  ; writer:write_module|state.d0    ; clk_50M      ; clk_50M     ; 1.000        ; -0.474     ; 2.301      ;
; -1.772 ; writer:write_module|counter[0]  ; writer:write_module|state.d5    ; clk_50M      ; clk_50M     ; 1.000        ; -0.075     ; 2.696      ;
; -1.772 ; writer:write_module|counter[0]  ; writer:write_module|state.c6    ; clk_50M      ; clk_50M     ; 1.000        ; -0.075     ; 2.696      ;
; -1.772 ; writer:write_module|counter[0]  ; writer:write_module|state.c5    ; clk_50M      ; clk_50M     ; 1.000        ; -0.075     ; 2.696      ;
; -1.772 ; writer:write_module|counter[0]  ; writer:write_module|state.c4    ; clk_50M      ; clk_50M     ; 1.000        ; -0.075     ; 2.696      ;
; -1.772 ; writer:write_module|counter[0]  ; writer:write_module|state.c3    ; clk_50M      ; clk_50M     ; 1.000        ; -0.075     ; 2.696      ;
; -1.772 ; writer:write_module|counter[0]  ; writer:write_module|state.c2    ; clk_50M      ; clk_50M     ; 1.000        ; -0.075     ; 2.696      ;
; -1.772 ; writer:write_module|counter[0]  ; writer:write_module|state.a6    ; clk_50M      ; clk_50M     ; 1.000        ; -0.075     ; 2.696      ;
; -1.772 ; writer:write_module|counter[0]  ; writer:write_module|state.a5    ; clk_50M      ; clk_50M     ; 1.000        ; -0.075     ; 2.696      ;
; -1.764 ; writer:write_module|counter[3]  ; writer:write_module|state.00000 ; clk_50M      ; clk_50M     ; 1.000        ; -0.474     ; 2.289      ;
; -1.762 ; writer:write_module|counter[3]  ; writer:write_module|state.d7    ; clk_50M      ; clk_50M     ; 1.000        ; -0.468     ; 2.293      ;
; -1.762 ; writer:write_module|counter[3]  ; writer:write_module|state.d6    ; clk_50M      ; clk_50M     ; 1.000        ; -0.468     ; 2.293      ;
; -1.762 ; writer:write_module|counter[3]  ; writer:write_module|state.d3    ; clk_50M      ; clk_50M     ; 1.000        ; -0.468     ; 2.293      ;
; -1.762 ; writer:write_module|counter[3]  ; writer:write_module|state.d2    ; clk_50M      ; clk_50M     ; 1.000        ; -0.468     ; 2.293      ;
; -1.762 ; writer:write_module|counter[3]  ; writer:write_module|state.d1    ; clk_50M      ; clk_50M     ; 1.000        ; -0.468     ; 2.293      ;
; -1.762 ; writer:write_module|counter[3]  ; writer:write_module|state.d4    ; clk_50M      ; clk_50M     ; 1.000        ; -0.468     ; 2.293      ;
; -1.762 ; writer:write_module|counter[3]  ; writer:write_module|state.c7    ; clk_50M      ; clk_50M     ; 1.000        ; -0.468     ; 2.293      ;
; -1.762 ; writer:write_module|counter[3]  ; writer:write_module|state.a7    ; clk_50M      ; clk_50M     ; 1.000        ; -0.468     ; 2.293      ;
; -1.762 ; writer:write_module|counter[3]  ; writer:write_module|state.a4    ; clk_50M      ; clk_50M     ; 1.000        ; -0.468     ; 2.293      ;
; -1.762 ; writer:write_module|counter[3]  ; writer:write_module|state.a3    ; clk_50M      ; clk_50M     ; 1.000        ; -0.468     ; 2.293      ;
; -1.762 ; writer:write_module|counter[3]  ; writer:write_module|state.a2    ; clk_50M      ; clk_50M     ; 1.000        ; -0.468     ; 2.293      ;
; -1.762 ; writer:write_module|counter[3]  ; writer:write_module|state.a1    ; clk_50M      ; clk_50M     ; 1.000        ; -0.468     ; 2.293      ;
; -1.760 ; writer:write_module|counter[8]  ; writer:write_module|counter[0]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.073     ; 2.686      ;
; -1.760 ; writer:write_module|counter[8]  ; writer:write_module|counter[1]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.073     ; 2.686      ;
; -1.760 ; writer:write_module|counter[8]  ; writer:write_module|counter[2]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.073     ; 2.686      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50M'                                                                                                                              ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.338 ; reader:read_module|state.a0              ; reader:read_module|state.a0              ; clk_50M      ; clk_50M     ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; reader:read_module|state.00000           ; reader:read_module|state.00000           ; clk_50M      ; clk_50M     ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; writer:write_module|state.a0             ; writer:write_module|state.a0             ; clk_50M      ; clk_50M     ; 0.000        ; 0.088      ; 0.597      ;
; 0.353 ; writer:write_module|state.addr_complete  ; writer:write_module|state.addr_complete  ; clk_50M      ; clk_50M     ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; writer:write_module|state.cmd_complete   ; writer:write_module|state.cmd_complete   ; clk_50M      ; clk_50M     ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; reader:read_module|read_data[7]          ; reader:read_module|read_data[7]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; reader:read_module|read_data[6]          ; reader:read_module|read_data[6]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; reader:read_module|read_data[5]          ; reader:read_module|read_data[5]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; reader:read_module|read_data[4]          ; reader:read_module|read_data[4]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; reader:read_module|read_data[3]          ; reader:read_module|read_data[3]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; reader:read_module|read_data[2]          ; reader:read_module|read_data[2]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; reader:read_module|read_data[1]          ; reader:read_module|read_data[1]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; reader:read_module|read_data[0]          ; reader:read_module|read_data[0]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; reader:read_module|state.cmd_complete    ; reader:read_module|state.cmd_complete    ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; reader:read_module|state.d0              ; reader:read_module|state.d0              ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; reader:read_module|state.addr_complete   ; reader:read_module|state.addr_complete   ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; send_cmd:command_send_module|state.0000  ; send_cmd:command_send_module|state.0000  ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; writer:write_module|state.d0             ; writer:write_module|state.d0             ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; writer:write_module|state.00000          ; writer:write_module|state.00000          ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.597      ;
; 0.387 ; send_cmd:command_send_module|state.0000  ; send_cmd:command_send_module|state.c1    ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.630      ;
; 0.396 ; reader:read_module|read_data[0]          ; reader:read_module|read_data_o[0]        ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; reader:read_module|read_data[5]          ; reader:read_module|read_data_o[5]        ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.640      ;
; 0.401 ; reader:read_module|state.d0              ; reader:read_module|read_data[7]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.644      ;
; 0.402 ; writer:write_module|state.c4             ; writer:write_module|state.c5             ; clk_50M      ; clk_50M     ; 0.000        ; 0.073      ; 0.646      ;
; 0.403 ; writer:write_module|state.c5             ; writer:write_module|state.c6             ; clk_50M      ; clk_50M     ; 0.000        ; 0.073      ; 0.647      ;
; 0.403 ; writer:write_module|state.a5             ; writer:write_module|state.a6             ; clk_50M      ; clk_50M     ; 0.000        ; 0.073      ; 0.647      ;
; 0.404 ; send_cmd:command_send_module|state.c1    ; send_cmd:command_send_module|state.c2    ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.647      ;
; 0.405 ; send_cmd:command_send_module|counter[10] ; send_cmd:command_send_module|counter[10] ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.648      ;
; 0.416 ; send_cmd:command_send_module|state.c6    ; send_cmd:command_send_module|state.c7    ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; writer:write_module|state.d1             ; writer:write_module|state.d2             ; clk_50M      ; clk_50M     ; 0.000        ; 0.073      ; 0.660      ;
; 0.417 ; writer:write_module|state.d7             ; writer:write_module|state.done           ; clk_50M      ; clk_50M     ; 0.000        ; 0.073      ; 0.661      ;
; 0.418 ; writer:write_module|state.d2             ; writer:write_module|state.d3             ; clk_50M      ; clk_50M     ; 0.000        ; 0.073      ; 0.662      ;
; 0.436 ; writer:write_module|state.00000          ; writer:write_module|state.c1             ; clk_50M      ; clk_50M     ; 0.000        ; 0.475      ; 1.082      ;
; 0.474 ; state.writing                            ; writer:write_module|state.a2             ; clk_50M      ; clk_50M     ; 0.000        ; 0.073      ; 0.718      ;
; 0.475 ; state.writing                            ; writer:write_module|state.a3             ; clk_50M      ; clk_50M     ; 0.000        ; 0.073      ; 0.719      ;
; 0.478 ; state.writing                            ; writer:write_module|state.d4             ; clk_50M      ; clk_50M     ; 0.000        ; 0.073      ; 0.722      ;
; 0.478 ; state.writing                            ; writer:write_module|state.a4             ; clk_50M      ; clk_50M     ; 0.000        ; 0.073      ; 0.722      ;
; 0.481 ; writer:write_module|counter[9]           ; writer:write_module|counter[10]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.467      ; 1.119      ;
; 0.482 ; state.wren                               ; send_cmd:command_send_module|state.c3    ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.725      ;
; 0.482 ; state.wren                               ; send_cmd:command_send_module|state.c5    ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.725      ;
; 0.482 ; state.wren                               ; send_cmd:command_send_module|state.c6    ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.725      ;
; 0.484 ; state.wren                               ; send_cmd:command_send_module|state.c4    ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.727      ;
; 0.501 ; writer:write_module|counter[2]           ; writer:write_module|counter[3]           ; clk_50M      ; clk_50M     ; 0.000        ; 0.467      ; 1.139      ;
; 0.512 ; writer:write_module|counter[2]           ; writer:write_module|counter[4]           ; clk_50M      ; clk_50M     ; 0.000        ; 0.467      ; 1.150      ;
; 0.514 ; reader:read_module|state.c6              ; reader:read_module|state.c7              ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.757      ;
; 0.517 ; reader:read_module|counter[4]            ; reader:read_module|counter[5]            ; clk_50M      ; clk_50M     ; 0.000        ; 0.467      ; 1.155      ;
; 0.526 ; writer:write_module|state.a1             ; writer:write_module|state.a2             ; clk_50M      ; clk_50M     ; 0.000        ; 0.073      ; 0.770      ;
; 0.527 ; writer:write_module|state.a3             ; writer:write_module|state.a4             ; clk_50M      ; clk_50M     ; 0.000        ; 0.073      ; 0.771      ;
; 0.527 ; send_cmd:command_send_module|state.c5    ; send_cmd:command_send_module|state.c6    ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.770      ;
; 0.528 ; send_cmd:command_send_module|state.c4    ; send_cmd:command_send_module|state.c5    ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.771      ;
; 0.529 ; send_cmd:command_send_module|state.c7    ; send_cmd:command_send_module|state.done  ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.772      ;
; 0.529 ; state.writing                            ; writer:write_module|state.c1             ; clk_50M      ; clk_50M     ; 0.000        ; 0.469      ; 1.169      ;
; 0.529 ; send_cmd:command_send_module|state.c3    ; send_cmd:command_send_module|state.c4    ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.772      ;
; 0.530 ; reader:read_module|state.d1              ; reader:read_module|state.d2              ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.773      ;
; 0.530 ; send_cmd:command_send_module|state.c2    ; send_cmd:command_send_module|state.c3    ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.773      ;
; 0.532 ; reader:read_module|state.d7              ; reader:read_module|state.done            ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.775      ;
; 0.534 ; reader:read_module|state.d3              ; reader:read_module|state.d4              ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.777      ;
; 0.552 ; writer:write_module|state.d6             ; writer:write_module|state.d7             ; clk_50M      ; clk_50M     ; 0.000        ; 0.073      ; 0.796      ;
; 0.564 ; writer:write_module|state.a6             ; writer:write_module|state.a7             ; clk_50M      ; clk_50M     ; 0.000        ; 0.074      ; 0.809      ;
; 0.565 ; reader:read_module|state.d6              ; reader:read_module|read_data[1]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.073      ; 0.809      ;
; 0.568 ; writer:write_module|state.a4             ; writer:write_module|state.a5             ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.811      ;
; 0.572 ; reader:read_module|counter[9]            ; reader:read_module|counter[9]            ; clk_50M      ; clk_50M     ; 0.000        ; 0.088      ; 0.831      ;
; 0.573 ; reader:read_module|state.a0              ; reader:read_module|state.a1              ; clk_50M      ; clk_50M     ; 0.000        ; 0.089      ; 0.833      ;
; 0.580 ; reader:read_module|counter[7]            ; reader:read_module|counter[9]            ; clk_50M      ; clk_50M     ; 0.000        ; 0.467      ; 1.218      ;
; 0.581 ; reader:read_module|state.cmd_complete    ; reader:read_module|state.a0              ; clk_50M      ; clk_50M     ; 0.000        ; 0.468      ; 1.220      ;
; 0.585 ; writer:write_module|state.c2             ; writer:write_module|state.c3             ; clk_50M      ; clk_50M     ; 0.000        ; 0.073      ; 0.829      ;
; 0.586 ; reader:read_module|state.d3              ; reader:read_module|read_data[4]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.073      ; 0.830      ;
; 0.587 ; reader:read_module|counter[6]            ; reader:read_module|counter[6]            ; clk_50M      ; clk_50M     ; 0.000        ; 0.073      ; 0.831      ;
; 0.588 ; reader:read_module|counter[7]            ; reader:read_module|counter[7]            ; clk_50M      ; clk_50M     ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; reader:read_module|state.a2              ; reader:read_module|state.a3              ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; send_cmd:command_send_module|counter[9]  ; send_cmd:command_send_module|counter[9]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; writer:write_module|counter[9]           ; writer:write_module|counter[9]           ; clk_50M      ; clk_50M     ; 0.000        ; 0.073      ; 0.832      ;
; 0.590 ; writer:write_module|state.c6             ; writer:write_module|state.c7             ; clk_50M      ; clk_50M     ; 0.000        ; 0.074      ; 0.835      ;
; 0.590 ; writer:write_module|counter[3]           ; writer:write_module|counter[3]           ; clk_50M      ; clk_50M     ; 0.000        ; 0.088      ; 0.849      ;
; 0.591 ; reader:read_module|state.c5              ; reader:read_module|state.c6              ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.834      ;
; 0.591 ; writer:write_module|state.d5             ; writer:write_module|state.d6             ; clk_50M      ; clk_50M     ; 0.000        ; 0.074      ; 0.836      ;
; 0.591 ; writer:write_module|state.c3             ; writer:write_module|state.c4             ; clk_50M      ; clk_50M     ; 0.000        ; 0.073      ; 0.835      ;
; 0.591 ; writer:write_module|counter[6]           ; writer:write_module|counter[6]           ; clk_50M      ; clk_50M     ; 0.000        ; 0.073      ; 0.835      ;
; 0.591 ; reader:read_module|counter[6]            ; reader:read_module|counter[9]            ; clk_50M      ; clk_50M     ; 0.000        ; 0.467      ; 1.229      ;
; 0.593 ; reader:read_module|state.a3              ; reader:read_module|state.a4              ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.836      ;
; 0.593 ; send_cmd:command_send_module|counter[8]  ; send_cmd:command_send_module|counter[8]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.836      ;
; 0.593 ; send_cmd:command_send_module|counter[1]  ; send_cmd:command_send_module|counter[1]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.836      ;
; 0.593 ; send_cmd:command_send_module|counter[6]  ; send_cmd:command_send_module|counter[6]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.836      ;
; 0.593 ; reader:read_module|state.d1              ; reader:read_module|read_data[6]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.073      ; 0.837      ;
; 0.594 ; send_cmd:command_send_module|counter[3]  ; send_cmd:command_send_module|counter[3]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.837      ;
; 0.599 ; send_cmd:command_send_module|counter[2]  ; send_cmd:command_send_module|counter[2]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; writer:write_module|counter[1]           ; writer:write_module|counter[3]           ; clk_50M      ; clk_50M     ; 0.000        ; 0.467      ; 1.238      ;
; 0.601 ; reader:read_module|counter[3]            ; reader:read_module|counter[5]            ; clk_50M      ; clk_50M     ; 0.000        ; 0.467      ; 1.239      ;
; 0.602 ; writer:write_module|counter[7]           ; writer:write_module|counter[7]           ; clk_50M      ; clk_50M     ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; writer:write_module|state.d3             ; writer:write_module|state.d4             ; clk_50M      ; clk_50M     ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; writer:write_module|counter[0]           ; writer:write_module|counter[3]           ; clk_50M      ; clk_50M     ; 0.000        ; 0.467      ; 1.241      ;
; 0.604 ; send_cmd:command_send_module|counter[7]  ; send_cmd:command_send_module|counter[7]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; writer:write_module|counter[7]           ; writer:write_module|counter[10]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.467      ; 1.243      ;
; 0.606 ; reader:read_module|counter[1]            ; reader:read_module|counter[1]            ; clk_50M      ; clk_50M     ; 0.000        ; 0.073      ; 0.850      ;
; 0.606 ; writer:write_module|counter[6]           ; writer:write_module|counter[10]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.467      ; 1.244      ;
; 0.607 ; state.reading                            ; read_complete~reg0                       ; clk_50M      ; clk_50M     ; 0.000        ; 0.470      ; 1.248      ;
; 0.607 ; writer:write_module|counter[2]           ; writer:write_module|counter[2]           ; clk_50M      ; clk_50M     ; 0.000        ; 0.073      ; 0.851      ;
; 0.608 ; reader:read_module|state.d4              ; reader:read_module|state.d5              ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.851      ;
; 0.608 ; reader:read_module|state.d5              ; reader:read_module|state.d6              ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.851      ;
; 0.608 ; writer:write_module|counter[1]           ; writer:write_module|counter[1]           ; clk_50M      ; clk_50M     ; 0.000        ; 0.073      ; 0.852      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; clk_50M ; -0.541 ; -38.356         ;
+---------+--------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; clk_50M ; 0.173 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; clk_50M ; -3.000 ; -134.064                      ;
+---------+--------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50M'                                                                                                            ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -0.541 ; writer:write_module|counter[7]  ; writer:write_module|state.d0    ; clk_50M      ; clk_50M     ; 1.000        ; -0.045     ; 1.483      ;
; -0.532 ; writer:write_module|counter[8]  ; writer:write_module|state.d0    ; clk_50M      ; clk_50M     ; 1.000        ; -0.045     ; 1.474      ;
; -0.527 ; writer:write_module|counter[10] ; writer:write_module|state.d0    ; clk_50M      ; clk_50M     ; 1.000        ; -0.248     ; 1.266      ;
; -0.526 ; writer:write_module|counter[4]  ; writer:write_module|state.d0    ; clk_50M      ; clk_50M     ; 1.000        ; -0.248     ; 1.265      ;
; -0.523 ; writer:write_module|counter[6]  ; writer:write_module|state.d0    ; clk_50M      ; clk_50M     ; 1.000        ; -0.045     ; 1.465      ;
; -0.508 ; writer:write_module|counter[3]  ; writer:write_module|state.d5    ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.250      ;
; -0.508 ; writer:write_module|counter[3]  ; writer:write_module|state.c6    ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.250      ;
; -0.508 ; writer:write_module|counter[3]  ; writer:write_module|state.c5    ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.250      ;
; -0.508 ; writer:write_module|counter[3]  ; writer:write_module|state.c4    ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.250      ;
; -0.508 ; writer:write_module|counter[3]  ; writer:write_module|state.c3    ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.250      ;
; -0.508 ; writer:write_module|counter[3]  ; writer:write_module|state.c2    ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.250      ;
; -0.508 ; writer:write_module|counter[3]  ; writer:write_module|state.a6    ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.250      ;
; -0.508 ; writer:write_module|counter[3]  ; writer:write_module|state.a5    ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.250      ;
; -0.500 ; writer:write_module|counter[7]  ; writer:write_module|state.00000 ; clk_50M      ; clk_50M     ; 1.000        ; -0.045     ; 1.442      ;
; -0.497 ; writer:write_module|counter[3]  ; writer:write_module|state.d0    ; clk_50M      ; clk_50M     ; 1.000        ; -0.248     ; 1.236      ;
; -0.491 ; writer:write_module|counter[8]  ; writer:write_module|state.00000 ; clk_50M      ; clk_50M     ; 1.000        ; -0.045     ; 1.433      ;
; -0.489 ; writer:write_module|counter[10] ; writer:write_module|state.d5    ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.231      ;
; -0.489 ; writer:write_module|counter[10] ; writer:write_module|state.c6    ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.231      ;
; -0.489 ; writer:write_module|counter[10] ; writer:write_module|state.c5    ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.231      ;
; -0.489 ; writer:write_module|counter[10] ; writer:write_module|state.c4    ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.231      ;
; -0.489 ; writer:write_module|counter[10] ; writer:write_module|state.c3    ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.231      ;
; -0.489 ; writer:write_module|counter[10] ; writer:write_module|state.c2    ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.231      ;
; -0.489 ; writer:write_module|counter[10] ; writer:write_module|state.a6    ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.231      ;
; -0.489 ; writer:write_module|counter[10] ; writer:write_module|state.a5    ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.231      ;
; -0.488 ; writer:write_module|counter[4]  ; writer:write_module|state.d5    ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.230      ;
; -0.488 ; writer:write_module|counter[4]  ; writer:write_module|state.c6    ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.230      ;
; -0.488 ; writer:write_module|counter[4]  ; writer:write_module|state.c5    ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.230      ;
; -0.488 ; writer:write_module|counter[4]  ; writer:write_module|state.c4    ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.230      ;
; -0.488 ; writer:write_module|counter[4]  ; writer:write_module|state.c3    ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.230      ;
; -0.488 ; writer:write_module|counter[4]  ; writer:write_module|state.c2    ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.230      ;
; -0.488 ; writer:write_module|counter[4]  ; writer:write_module|state.a6    ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.230      ;
; -0.488 ; writer:write_module|counter[4]  ; writer:write_module|state.a5    ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.230      ;
; -0.486 ; writer:write_module|counter[7]  ; writer:write_module|counter[0]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.431      ;
; -0.486 ; writer:write_module|counter[7]  ; writer:write_module|counter[1]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.431      ;
; -0.486 ; writer:write_module|counter[7]  ; writer:write_module|counter[2]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.431      ;
; -0.486 ; writer:write_module|counter[7]  ; writer:write_module|counter[9]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.431      ;
; -0.486 ; writer:write_module|counter[7]  ; writer:write_module|counter[5]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.431      ;
; -0.486 ; writer:write_module|counter[7]  ; writer:write_module|counter[6]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.431      ;
; -0.486 ; writer:write_module|counter[7]  ; writer:write_module|counter[7]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.431      ;
; -0.486 ; writer:write_module|counter[7]  ; writer:write_module|counter[8]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.431      ;
; -0.486 ; writer:write_module|counter[10] ; writer:write_module|state.00000 ; clk_50M      ; clk_50M     ; 1.000        ; -0.248     ; 1.225      ;
; -0.485 ; writer:write_module|counter[4]  ; writer:write_module|state.00000 ; clk_50M      ; clk_50M     ; 1.000        ; -0.248     ; 1.224      ;
; -0.482 ; writer:write_module|counter[6]  ; writer:write_module|state.00000 ; clk_50M      ; clk_50M     ; 1.000        ; -0.045     ; 1.424      ;
; -0.478 ; reader:read_module|counter[9]   ; reader:read_module|state.c7     ; clk_50M      ; clk_50M     ; 1.000        ; -0.246     ; 1.219      ;
; -0.478 ; reader:read_module|counter[9]   ; reader:read_module|state.c6     ; clk_50M      ; clk_50M     ; 1.000        ; -0.246     ; 1.219      ;
; -0.478 ; reader:read_module|counter[9]   ; reader:read_module|state.c5     ; clk_50M      ; clk_50M     ; 1.000        ; -0.246     ; 1.219      ;
; -0.478 ; reader:read_module|counter[9]   ; reader:read_module|state.c3     ; clk_50M      ; clk_50M     ; 1.000        ; -0.246     ; 1.219      ;
; -0.478 ; reader:read_module|counter[9]   ; reader:read_module|state.a2     ; clk_50M      ; clk_50M     ; 1.000        ; -0.246     ; 1.219      ;
; -0.478 ; reader:read_module|counter[9]   ; reader:read_module|state.a3     ; clk_50M      ; clk_50M     ; 1.000        ; -0.246     ; 1.219      ;
; -0.478 ; reader:read_module|counter[9]   ; reader:read_module|state.a4     ; clk_50M      ; clk_50M     ; 1.000        ; -0.246     ; 1.219      ;
; -0.478 ; reader:read_module|counter[9]   ; reader:read_module|state.a7     ; clk_50M      ; clk_50M     ; 1.000        ; -0.246     ; 1.219      ;
; -0.477 ; writer:write_module|counter[8]  ; writer:write_module|counter[0]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.422      ;
; -0.477 ; writer:write_module|counter[8]  ; writer:write_module|counter[1]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.422      ;
; -0.477 ; writer:write_module|counter[8]  ; writer:write_module|counter[2]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.422      ;
; -0.477 ; writer:write_module|counter[8]  ; writer:write_module|counter[9]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.422      ;
; -0.477 ; writer:write_module|counter[8]  ; writer:write_module|counter[5]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.422      ;
; -0.477 ; writer:write_module|counter[8]  ; writer:write_module|counter[6]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.422      ;
; -0.477 ; writer:write_module|counter[8]  ; writer:write_module|counter[7]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.422      ;
; -0.477 ; writer:write_module|counter[8]  ; writer:write_module|counter[8]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.422      ;
; -0.472 ; writer:write_module|counter[10] ; writer:write_module|counter[0]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.214      ;
; -0.472 ; writer:write_module|counter[10] ; writer:write_module|counter[1]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.214      ;
; -0.472 ; writer:write_module|counter[10] ; writer:write_module|counter[2]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.214      ;
; -0.472 ; writer:write_module|counter[10] ; writer:write_module|counter[9]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.214      ;
; -0.472 ; writer:write_module|counter[10] ; writer:write_module|counter[5]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.214      ;
; -0.472 ; writer:write_module|counter[10] ; writer:write_module|counter[6]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.214      ;
; -0.472 ; writer:write_module|counter[10] ; writer:write_module|counter[7]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.214      ;
; -0.472 ; writer:write_module|counter[10] ; writer:write_module|counter[8]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.214      ;
; -0.471 ; writer:write_module|counter[4]  ; writer:write_module|counter[0]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.213      ;
; -0.471 ; writer:write_module|counter[4]  ; writer:write_module|counter[1]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.213      ;
; -0.471 ; writer:write_module|counter[4]  ; writer:write_module|counter[2]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.213      ;
; -0.471 ; writer:write_module|counter[4]  ; writer:write_module|counter[9]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.213      ;
; -0.471 ; writer:write_module|counter[4]  ; writer:write_module|counter[5]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.213      ;
; -0.471 ; writer:write_module|counter[4]  ; writer:write_module|counter[6]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.213      ;
; -0.471 ; writer:write_module|counter[4]  ; writer:write_module|counter[7]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.213      ;
; -0.471 ; writer:write_module|counter[4]  ; writer:write_module|counter[8]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.245     ; 1.213      ;
; -0.468 ; writer:write_module|counter[6]  ; writer:write_module|counter[0]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.413      ;
; -0.468 ; writer:write_module|counter[6]  ; writer:write_module|counter[1]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.413      ;
; -0.468 ; writer:write_module|counter[6]  ; writer:write_module|counter[2]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.413      ;
; -0.468 ; writer:write_module|counter[6]  ; writer:write_module|counter[9]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.413      ;
; -0.468 ; writer:write_module|counter[6]  ; writer:write_module|counter[5]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.413      ;
; -0.468 ; writer:write_module|counter[6]  ; writer:write_module|counter[6]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.413      ;
; -0.468 ; writer:write_module|counter[6]  ; writer:write_module|counter[7]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.413      ;
; -0.468 ; writer:write_module|counter[6]  ; writer:write_module|counter[8]  ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.413      ;
; -0.456 ; writer:write_module|counter[3]  ; writer:write_module|state.00000 ; clk_50M      ; clk_50M     ; 1.000        ; -0.248     ; 1.195      ;
; -0.449 ; writer:write_module|counter[2]  ; writer:write_module|state.d5    ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.394      ;
; -0.449 ; writer:write_module|counter[1]  ; writer:write_module|state.d5    ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.394      ;
; -0.449 ; writer:write_module|counter[2]  ; writer:write_module|state.c6    ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.394      ;
; -0.449 ; writer:write_module|counter[1]  ; writer:write_module|state.c6    ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.394      ;
; -0.449 ; writer:write_module|counter[2]  ; writer:write_module|state.c5    ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.394      ;
; -0.449 ; writer:write_module|counter[1]  ; writer:write_module|state.c5    ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.394      ;
; -0.449 ; writer:write_module|counter[2]  ; writer:write_module|state.c4    ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.394      ;
; -0.449 ; writer:write_module|counter[1]  ; writer:write_module|state.c4    ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.394      ;
; -0.449 ; writer:write_module|counter[2]  ; writer:write_module|state.c3    ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.394      ;
; -0.449 ; writer:write_module|counter[1]  ; writer:write_module|state.c3    ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.394      ;
; -0.449 ; writer:write_module|counter[2]  ; writer:write_module|state.c2    ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.394      ;
; -0.449 ; writer:write_module|counter[1]  ; writer:write_module|state.c2    ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.394      ;
; -0.449 ; writer:write_module|counter[2]  ; writer:write_module|state.a6    ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.394      ;
; -0.449 ; writer:write_module|counter[1]  ; writer:write_module|state.a6    ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.394      ;
; -0.449 ; writer:write_module|counter[2]  ; writer:write_module|state.a5    ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.394      ;
; -0.449 ; writer:write_module|counter[1]  ; writer:write_module|state.a5    ; clk_50M      ; clk_50M     ; 1.000        ; -0.042     ; 1.394      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50M'                                                                                                                              ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.173 ; reader:read_module|state.a0              ; reader:read_module|state.a0              ; clk_50M      ; clk_50M     ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; reader:read_module|state.00000           ; reader:read_module|state.00000           ; clk_50M      ; clk_50M     ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; writer:write_module|state.a0             ; writer:write_module|state.a0             ; clk_50M      ; clk_50M     ; 0.000        ; 0.050      ; 0.307      ;
; 0.181 ; reader:read_module|read_data[7]          ; reader:read_module|read_data[7]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; reader:read_module|read_data[6]          ; reader:read_module|read_data[6]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; reader:read_module|read_data[5]          ; reader:read_module|read_data[5]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; reader:read_module|read_data[4]          ; reader:read_module|read_data[4]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; reader:read_module|read_data[3]          ; reader:read_module|read_data[3]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; reader:read_module|read_data[2]          ; reader:read_module|read_data[2]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; reader:read_module|read_data[1]          ; reader:read_module|read_data[1]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; reader:read_module|read_data[0]          ; reader:read_module|read_data[0]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; reader:read_module|state.cmd_complete    ; reader:read_module|state.cmd_complete    ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; reader:read_module|state.d0              ; reader:read_module|state.d0              ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; reader:read_module|state.addr_complete   ; reader:read_module|state.addr_complete   ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; send_cmd:command_send_module|state.0000  ; send_cmd:command_send_module|state.0000  ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; writer:write_module|state.d0             ; writer:write_module|state.d0             ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; writer:write_module|state.addr_complete  ; writer:write_module|state.addr_complete  ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; writer:write_module|state.00000          ; writer:write_module|state.00000          ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; writer:write_module|state.cmd_complete   ; writer:write_module|state.cmd_complete   ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.307      ;
; 0.189 ; reader:read_module|read_data[5]          ; reader:read_module|read_data_o[5]        ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; reader:read_module|read_data[0]          ; reader:read_module|read_data_o[0]        ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.315      ;
; 0.192 ; writer:write_module|state.c4             ; writer:write_module|state.c5             ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; send_cmd:command_send_module|state.c1    ; send_cmd:command_send_module|state.c2    ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; writer:write_module|state.a5             ; writer:write_module|state.a6             ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; writer:write_module|state.c5             ; writer:write_module|state.c6             ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.320      ;
; 0.196 ; send_cmd:command_send_module|state.0000  ; send_cmd:command_send_module|state.c1    ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.322      ;
; 0.199 ; send_cmd:command_send_module|state.c6    ; send_cmd:command_send_module|state.c7    ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; writer:write_module|state.d1             ; writer:write_module|state.d2             ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; reader:read_module|state.d0              ; reader:read_module|read_data[7]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; writer:write_module|state.d7             ; writer:write_module|state.done           ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.327      ;
; 0.202 ; writer:write_module|state.d2             ; writer:write_module|state.d3             ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.328      ;
; 0.203 ; send_cmd:command_send_module|counter[10] ; send_cmd:command_send_module|counter[10] ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.328      ;
; 0.212 ; writer:write_module|state.00000          ; writer:write_module|state.c1             ; clk_50M      ; clk_50M     ; 0.000        ; 0.248      ; 0.544      ;
; 0.235 ; state.writing                            ; writer:write_module|state.a2             ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.361      ;
; 0.237 ; state.writing                            ; writer:write_module|state.a3             ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.363      ;
; 0.239 ; state.writing                            ; writer:write_module|state.d4             ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.365      ;
; 0.239 ; state.writing                            ; writer:write_module|state.a4             ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.365      ;
; 0.239 ; writer:write_module|counter[9]           ; writer:write_module|counter[10]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.245      ; 0.568      ;
; 0.241 ; state.wren                               ; send_cmd:command_send_module|state.c3    ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.367      ;
; 0.241 ; state.wren                               ; send_cmd:command_send_module|state.c5    ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.367      ;
; 0.241 ; state.wren                               ; send_cmd:command_send_module|state.c6    ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.367      ;
; 0.242 ; state.wren                               ; send_cmd:command_send_module|state.c4    ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.368      ;
; 0.252 ; reader:read_module|state.c6              ; reader:read_module|state.c7              ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.378      ;
; 0.257 ; writer:write_module|state.d6             ; writer:write_module|state.d7             ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.383      ;
; 0.258 ; state.writing                            ; writer:write_module|state.c1             ; clk_50M      ; clk_50M     ; 0.000        ; 0.245      ; 0.587      ;
; 0.258 ; send_cmd:command_send_module|state.c5    ; send_cmd:command_send_module|state.c6    ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.384      ;
; 0.259 ; writer:write_module|state.a1             ; writer:write_module|state.a2             ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.385      ;
; 0.259 ; writer:write_module|state.a3             ; writer:write_module|state.a4             ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.385      ;
; 0.260 ; send_cmd:command_send_module|state.c7    ; send_cmd:command_send_module|state.done  ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.386      ;
; 0.260 ; writer:write_module|counter[2]           ; writer:write_module|counter[3]           ; clk_50M      ; clk_50M     ; 0.000        ; 0.245      ; 0.589      ;
; 0.260 ; send_cmd:command_send_module|state.c4    ; send_cmd:command_send_module|state.c5    ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.386      ;
; 0.261 ; reader:read_module|state.d1              ; reader:read_module|state.d2              ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; send_cmd:command_send_module|state.c2    ; send_cmd:command_send_module|state.c3    ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; send_cmd:command_send_module|state.c3    ; send_cmd:command_send_module|state.c4    ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.387      ;
; 0.263 ; reader:read_module|state.d7              ; reader:read_module|state.done            ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; writer:write_module|counter[2]           ; writer:write_module|counter[4]           ; clk_50M      ; clk_50M     ; 0.000        ; 0.245      ; 0.592      ;
; 0.264 ; reader:read_module|state.d3              ; reader:read_module|state.d4              ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.390      ;
; 0.266 ; writer:write_module|state.a6             ; writer:write_module|state.a7             ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; writer:write_module|state.a4             ; writer:write_module|state.a5             ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.392      ;
; 0.268 ; reader:read_module|counter[4]            ; reader:read_module|counter[5]            ; clk_50M      ; clk_50M     ; 0.000        ; 0.245      ; 0.597      ;
; 0.268 ; reader:read_module|state.a0              ; reader:read_module|state.a1              ; clk_50M      ; clk_50M     ; 0.000        ; 0.051      ; 0.403      ;
; 0.269 ; reader:read_module|state.d6              ; reader:read_module|read_data[1]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.395      ;
; 0.272 ; reader:read_module|state.cmd_complete    ; reader:read_module|state.a0              ; clk_50M      ; clk_50M     ; 0.000        ; 0.243      ; 0.599      ;
; 0.277 ; reader:read_module|state.d3              ; reader:read_module|read_data[4]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.403      ;
; 0.278 ; writer:write_module|state.d5             ; writer:write_module|state.d6             ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.404      ;
; 0.278 ; writer:write_module|state.c6             ; writer:write_module|state.c7             ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.404      ;
; 0.283 ; reader:read_module|state.d1              ; reader:read_module|read_data[6]          ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.409      ;
; 0.284 ; reader:read_module|counter[9]            ; reader:read_module|counter[9]            ; clk_50M      ; clk_50M     ; 0.000        ; 0.050      ; 0.418      ;
; 0.290 ; state.reading                            ; read_complete~reg0                       ; clk_50M      ; clk_50M     ; 0.000        ; 0.245      ; 0.619      ;
; 0.291 ; writer:write_module|state.c2             ; writer:write_module|state.c3             ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; writer:write_module|state.cmd_complete   ; writer:write_module|state.a0             ; clk_50M      ; clk_50M     ; 0.000        ; 0.246      ; 0.621      ;
; 0.292 ; reader:read_module|state.a2              ; reader:read_module|state.a3              ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; reader:read_module|counter[7]            ; reader:read_module|counter[7]            ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; reader:read_module|state.c5              ; reader:read_module|state.c6              ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; writer:write_module|counter[9]           ; writer:write_module|counter[9]           ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; writer:write_module|state.addr_complete  ; writer:write_module|state.d0             ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; reader:read_module|counter[6]            ; reader:read_module|counter[6]            ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; send_cmd:command_send_module|counter[6]  ; send_cmd:command_send_module|counter[6]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; send_cmd:command_send_module|counter[9]  ; send_cmd:command_send_module|counter[9]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; writer:write_module|counter[6]           ; writer:write_module|counter[6]           ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.421      ;
; 0.295 ; writer:write_module|counter[3]           ; writer:write_module|counter[3]           ; clk_50M      ; clk_50M     ; 0.000        ; 0.050      ; 0.429      ;
; 0.296 ; reader:read_module|state.a3              ; reader:read_module|state.a4              ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.422      ;
; 0.296 ; send_cmd:command_send_module|counter[8]  ; send_cmd:command_send_module|counter[8]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.421      ;
; 0.297 ; writer:write_module|state.c3             ; writer:write_module|state.c4             ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.423      ;
; 0.298 ; send_cmd:command_send_module|counter[1]  ; send_cmd:command_send_module|counter[1]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.423      ;
; 0.298 ; send_cmd:command_send_module|counter[3]  ; send_cmd:command_send_module|counter[3]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.423      ;
; 0.300 ; writer:write_module|state.d3             ; writer:write_module|state.d4             ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; send_cmd:command_send_module|counter[2]  ; send_cmd:command_send_module|counter[2]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; writer:write_module|counter[7]           ; writer:write_module|counter[7]           ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; send_cmd:command_send_module|counter[7]  ; send_cmd:command_send_module|counter[7]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; reader:read_module|counter[7]            ; reader:read_module|counter[9]            ; clk_50M      ; clk_50M     ; 0.000        ; 0.245      ; 0.631      ;
; 0.303 ; state.wren                               ; state.000                                ; clk_50M      ; clk_50M     ; 0.000        ; 0.247      ; 0.634      ;
; 0.303 ; reader:read_module|state.d4              ; reader:read_module|state.d5              ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.429      ;
; 0.304 ; reader:read_module|counter[1]            ; reader:read_module|counter[1]            ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.430      ;
; 0.304 ; reader:read_module|state.d5              ; reader:read_module|state.d6              ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.430      ;
; 0.305 ; reader:read_module|counter[3]            ; reader:read_module|counter[3]            ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.431      ;
; 0.305 ; writer:write_module|counter[1]           ; writer:write_module|counter[1]           ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.431      ;
; 0.305 ; writer:write_module|counter[2]           ; writer:write_module|counter[2]           ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.431      ;
; 0.305 ; writer:write_module|counter[5]           ; writer:write_module|counter[5]           ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.431      ;
; 0.306 ; reader:read_module|counter[2]            ; reader:read_module|counter[2]            ; clk_50M      ; clk_50M     ; 0.000        ; 0.042      ; 0.432      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.182   ; 0.173 ; N/A      ; N/A     ; -3.000              ;
;  clk_50M         ; -2.182   ; 0.173 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -201.604 ; 0.0   ; 0.0      ; 0.0     ; -161.055            ;
;  clk_50M         ; -201.604 ; 0.000 ; N/A      ; N/A     ; -161.055            ;
+------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; write_complete ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; read_complete  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; read_value[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; read_value[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; read_value[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; read_value[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; read_value[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; read_value[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; read_value[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; read_value[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_csn        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_sck        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_do         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; write_value[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; write_value[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; write_value[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; write_value[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; write_value[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; write_value[5]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; write_value[6]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; write_value[7]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50M                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset_n                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; write                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spi_di                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; write_complete ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; read_complete  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; read_value[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; read_value[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; read_value[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; read_value[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; read_value[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; read_value[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; read_value[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; read_value[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; spi_csn        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; spi_sck        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; spi_do         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; write_complete ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; read_complete  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; read_value[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; read_value[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; read_value[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; read_value[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; read_value[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; read_value[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; read_value[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; read_value[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; spi_csn        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; spi_sck        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; spi_do         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; write_complete ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; read_complete  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; read_value[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; read_value[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; read_value[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; read_value[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; read_value[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; read_value[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; read_value[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; read_value[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; spi_csn        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; spi_sck        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; spi_do         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_50M    ; clk_50M  ; 1698     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_50M    ; clk_50M  ; 1698     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 197   ; 197  ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 49    ; 49   ;
+---------------------------------+-------+------+


+----------------------------------------+
; Clock Status Summary                   ;
+---------+---------+------+-------------+
; Target  ; Clock   ; Type ; Status      ;
+---------+---------+------+-------------+
; clk_50M ; clk_50M ; Base ; Constrained ;
+---------+---------+------+-------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; read           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_di         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_value[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_value[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_value[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_value[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_value[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_value[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_value[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_value[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; read_complete  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_value[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_value[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_value[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_value[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_value[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_value[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_value[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_value[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_csn        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_do         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_sck        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_complete ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; read           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_di         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_value[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_value[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_value[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_value[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_value[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_value[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_value[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_value[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; read_complete  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_value[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_value[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_value[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_value[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_value[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_value[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_value[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_value[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_csn        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_do         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_sck        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_complete ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Apr 13 12:41:46 2022
Info: Command: quartus_sta hw2 -c hw2
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'hw2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_50M clk_50M
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.182
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.182            -201.604 clk_50M 
Info (332146): Worst-case hold slack is 0.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.385               0.000 clk_50M 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -161.055 clk_50M 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.934
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.934            -173.350 clk_50M 
Info (332146): Worst-case hold slack is 0.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.338               0.000 clk_50M 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -161.055 clk_50M 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.541
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.541             -38.356 clk_50M 
Info (332146): Worst-case hold slack is 0.173
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.173               0.000 clk_50M 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -134.064 clk_50M 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4979 megabytes
    Info: Processing ended: Wed Apr 13 12:41:48 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


