{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 10 01:57:47 2011 " "Info: Processing started: Sun Apr 10 01:57:47 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off alu -c alu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off alu -c alu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ALUCONT\[1\] RESULT\[1\] 17.472 ns Longest " "Info: Longest tpd from source pin \"ALUCONT\[1\]\" to destination pin \"RESULT\[1\]\" is 17.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns ALUCONT\[1\] 1 PIN PIN_R8 9 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R8; Fanout = 9; PIN Node = 'ALUCONT\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUCONT[1] } "NODE_NAME" } } { "../alu.vhd" "" { Text "G:/MC613/alu.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.248 ns) + CELL(0.521 ns) 7.633 ns ripple_n:alu_adder\|full_adder:\\adders:0:fulladders\|C_OUT~0 2 COMB LCCOMB_X6_Y18_N26 2 " "Info: 2: + IC(6.248 ns) + CELL(0.521 ns) = 7.633 ns; Loc. = LCCOMB_X6_Y18_N26; Fanout = 2; COMB Node = 'ripple_n:alu_adder\|full_adder:\\adders:0:fulladders\|C_OUT~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.769 ns" { ALUCONT[1] ripple_n:alu_adder|full_adder:\adders:0:fulladders|C_OUT~0 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "g:/mc613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.521 ns) 9.275 ns ripple_n:alu_adder\|full_adder:\\adders:1:fulladders\|OUTPUT 3 COMB LCCOMB_X5_Y13_N2 1 " "Info: 3: + IC(1.121 ns) + CELL(0.521 ns) = 9.275 ns; Loc. = LCCOMB_X5_Y13_N2; Fanout = 1; COMB Node = 'ripple_n:alu_adder\|full_adder:\\adders:1:fulladders\|OUTPUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { ripple_n:alu_adder|full_adder:\adders:0:fulladders|C_OUT~0 ripple_n:alu_adder|full_adder:\adders:1:fulladders|OUTPUT } "NODE_NAME" } } { "full_adder.vhd" "" { Text "g:/mc613/full_adder.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.521 ns) 10.087 ns RESULT~8 4 COMB LCCOMB_X5_Y13_N28 1 " "Info: 4: + IC(0.291 ns) + CELL(0.521 ns) = 10.087 ns; Loc. = LCCOMB_X5_Y13_N28; Fanout = 1; COMB Node = 'RESULT~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { ripple_n:alu_adder|full_adder:\adders:1:fulladders|OUTPUT RESULT~8 } "NODE_NAME" } } { "../alu.vhd" "" { Text "G:/MC613/alu.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.545 ns) + CELL(2.840 ns) 17.472 ns RESULT\[1\] 5 PIN PIN_N21 0 " "Info: 5: + IC(4.545 ns) + CELL(2.840 ns) = 17.472 ns; Loc. = PIN_N21; Fanout = 0; PIN Node = 'RESULT\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.385 ns" { RESULT~8 RESULT[1] } "NODE_NAME" } } { "../alu.vhd" "" { Text "G:/MC613/alu.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.267 ns ( 30.15 % ) " "Info: Total cell delay = 5.267 ns ( 30.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.205 ns ( 69.85 % ) " "Info: Total interconnect delay = 12.205 ns ( 69.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.472 ns" { ALUCONT[1] ripple_n:alu_adder|full_adder:\adders:0:fulladders|C_OUT~0 ripple_n:alu_adder|full_adder:\adders:1:fulladders|OUTPUT RESULT~8 RESULT[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.472 ns" { ALUCONT[1] {} ALUCONT[1]~combout {} ripple_n:alu_adder|full_adder:\adders:0:fulladders|C_OUT~0 {} ripple_n:alu_adder|full_adder:\adders:1:fulladders|OUTPUT {} RESULT~8 {} RESULT[1] {} } { 0.000ns 0.000ns 6.248ns 1.121ns 0.291ns 4.545ns } { 0.000ns 0.864ns 0.521ns 0.521ns 0.521ns 2.840ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "166 " "Info: Peak virtual memory: 166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 10 01:57:49 2011 " "Info: Processing ended: Sun Apr 10 01:57:49 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
