// Seed: 75764685
module module_0 ();
  tri1 id_1 = 1;
  assign module_3.id_1 = 0;
endmodule
module module_1 (
    output wand id_0,
    input  tri  id_1,
    output tri1 id_2
);
  module_0 modCall_1 ();
  supply1 id_4, id_5;
  assign id_2 = (id_4);
  wire id_6;
endmodule
module module_2;
  generate
    assign id_1[1] = 1;
  endgenerate
  module_0 modCall_1 ();
endmodule
module module_3 (
    input tri1 id_0,
    output wire id_1,
    input wire id_2,
    output supply0 id_3,
    input supply1 id_4
);
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
