[
 {
  "InstFile" : "C:/tm1638-verilog-master/test1/tm1638-verilog/src/basic.v",
  "InstLine" : 1,
  "InstName" : "top",
  "ModuleFile" : "C:/tm1638-verilog-master/test1/tm1638-verilog/src/basic.v",
  "ModuleLine" : 1,
  "ModuleName" : "top",
  "SubInsts" : [
   {
    "InstFile" : "C:/tm1638-verilog-master/test1/tm1638-verilog/src/basic.v",
    "InstLine" : 84,
    "InstName" : "u_tm1638",
    "ModuleFile" : "C:/tm1638-verilog-master/test1/tm1638-verilog/src/tm1638.v",
    "ModuleLine" : 1,
    "ModuleName" : "tm1638"
   }
  ]
 }
]