ISim log file
Running: C:\Users\kirti\Documents\verilog\MyTestingGround\andgate\testand_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/kirti/Documents/verilog/MyTestingGround/andgate/testand_isim_beh.wdb 
ISim P.28xd (signature 0xa0883be4)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
 a = 0 b = 0  out = 0
 a = 0 b = 1  out = 1
 a = 0 b = 0  out = 0
 a = 1 b = 0  out = 0
 a = 1 b = x  out = x
 a = 0 b = x  out = x
 a = 0 b = 1  out = 1
 a = 1 b = 1  out = 1
 a = 1 b = 0  out = 0
Stopped at time : 9 ns : File "C:/Users/kirti/Documents/verilog/MyTestingGround/andgate/testand.v" Line 41
The simulator has terminated in an unexpected manner.  Please review the ISim log (isim.log) for details.
