--------------------------------------------------------------------------------
Release 6.1.03i Trace G.26
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.

C:/Xilinx/bin/nt/trce.exe -intstyle ise -e 3 -l 3 -xml pub pub.ncd -o pub.twr
pub.pcf


Design file:              pub.ncd
Physical constraint file: pub.pcf
Device,speed:             xc2s100,-5 (PRODUCTION 1.27 2003-11-04)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK4M
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  |  Clock |
Source      | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
------------+------------+------------+------------------+--------+
RPCM<0>     |   -3.594(R)|    4.336(R)|N11257            |   0.000|
RPCM<1>     |   -3.431(R)|    4.173(R)|N11257            |   0.000|
SYNC4       |   -0.050(F)|    2.597(F)|N11257            |   0.000|
TPCM<0>     |   -2.574(R)|    3.316(R)|N11257            |   0.000|
TPCM<1>     |   -2.543(R)|    3.285(R)|N11257            |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock CLK8M
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  |  Clock |
Source      | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
------------+------------+------------+------------------+--------+
CRX         |   -0.296(R)|    2.624(R)|N11259            |   0.000|
CTX         |    0.521(R)|    3.217(R)|N11259            |   0.000|
EIRQn       |   -2.134(R)|    2.720(R)|N11259            |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock FCC
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  |  Clock |
Source      | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
------------+------------+------------+------------------+--------+
FCD         |    0.457(R)|    1.194(R)|N11231            |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock FCEn
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  |  Clock |
Source      | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
------------+------------+------------+------------------+--------+
SENSEn      |   -1.207(R)|    1.867(R)|N11235            |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock RDn
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  |  Clock |
Source      | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
------------+------------+------------+------------------+--------+
RESET       |    2.354(R)|   -1.439(R)|RDn_IBUF          |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock WRn
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  |  Clock |
Source      | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
------------+------------+------------+------------------+--------+
D<0>        |    0.457(R)|    2.352(R)|WRn_IBUF          |   0.000|
D<1>        |   -0.388(R)|    2.739(R)|WRn_IBUF          |   0.000|
D<2>        |    1.189(R)|    2.151(R)|WRn_IBUF          |   0.000|
D<3>        |    1.320(R)|    1.147(R)|WRn_IBUF          |   0.000|
D<4>        |   -0.025(R)|    2.490(R)|WRn_IBUF          |   0.000|
D<5>        |   -0.261(R)|    2.229(R)|WRn_IBUF          |   0.000|
D<6>        |   -1.986(R)|    2.646(R)|WRn_IBUF          |   0.000|
D<7>        |   -1.557(R)|    2.217(R)|WRn_IBUF          |   0.000|
------------+------------+------------+------------------+--------+

Clock A<0> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
D<0>        |   29.526(R)|TPCM1_RCLK        |   0.000|
            |   32.098(R)|TPCM0_RCLK        |   0.000|
            |   31.645(R)|RPCM1_RCLK        |   0.000|
            |   27.020(R)|RPCM0_RCLK        |   0.000|
D<1>        |   32.005(R)|RPCM1_RCLK        |   0.000|
            |   31.412(R)|TPCM0_RCLK        |   0.000|
            |   27.200(R)|TPCM1_RCLK        |   0.000|
            |   26.273(R)|RPCM0_RCLK        |   0.000|
D<2>        |   28.057(R)|TPCM1_RCLK        |   0.000|
            |   26.758(R)|RPCM0_RCLK        |   0.000|
            |   30.295(R)|RPCM1_RCLK        |   0.000|
            |   29.712(R)|TPCM0_RCLK        |   0.000|
D<3>        |   29.011(R)|RPCM1_RCLK        |   0.000|
            |   27.410(R)|RPCM0_RCLK        |   0.000|
            |   25.757(R)|TPCM1_RCLK        |   0.000|
            |   28.398(R)|TPCM0_RCLK        |   0.000|
D<4>        |   31.159(R)|RPCM1_RCLK        |   0.000|
            |   28.764(R)|RPCM0_RCLK        |   0.000|
            |   26.674(R)|TPCM1_RCLK        |   0.000|
            |   29.297(R)|TPCM0_RCLK        |   0.000|
D<5>        |   28.708(R)|TPCM1_RCLK        |   0.000|
            |   31.653(R)|TPCM0_RCLK        |   0.000|
            |   31.472(R)|RPCM1_RCLK        |   0.000|
            |   28.630(R)|RPCM0_RCLK        |   0.000|
D<6>        |   25.186(R)|TPCM1_RCLK        |   0.000|
            |   29.569(R)|TPCM0_RCLK        |   0.000|
            |   27.533(R)|RPCM0_RCLK        |   0.000|
            |   26.634(R)|RPCM1_RCLK        |   0.000|
D<7>        |   29.834(R)|TPCM0_RCLK        |   0.000|
            |   28.555(R)|RPCM0_RCLK        |   0.000|
            |   27.146(R)|TPCM1_RCLK        |   0.000|
            |   29.952(R)|RPCM1_RCLK        |   0.000|
------------+------------+------------------+--------+

Clock A<1> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
D<0>        |   28.454(R)|TPCM1_RCLK        |   0.000|
            |   29.975(R)|TPCM0_RCLK        |   0.000|
            |   29.138(R)|RPCM1_RCLK        |   0.000|
            |   25.557(R)|RPCM0_RCLK        |   0.000|
D<1>        |   29.498(R)|RPCM1_RCLK        |   0.000|
            |   29.289(R)|TPCM0_RCLK        |   0.000|
            |   26.128(R)|TPCM1_RCLK        |   0.000|
            |   24.810(R)|RPCM0_RCLK        |   0.000|
D<2>        |   26.985(R)|TPCM1_RCLK        |   0.000|
            |   25.295(R)|RPCM0_RCLK        |   0.000|
            |   27.788(R)|RPCM1_RCLK        |   0.000|
            |   27.589(R)|TPCM0_RCLK        |   0.000|
D<3>        |   26.504(R)|RPCM1_RCLK        |   0.000|
            |   25.947(R)|RPCM0_RCLK        |   0.000|
            |   24.685(R)|TPCM1_RCLK        |   0.000|
            |   26.275(R)|TPCM0_RCLK        |   0.000|
D<4>        |   28.652(R)|RPCM1_RCLK        |   0.000|
            |   27.301(R)|RPCM0_RCLK        |   0.000|
            |   25.602(R)|TPCM1_RCLK        |   0.000|
            |   27.174(R)|TPCM0_RCLK        |   0.000|
D<5>        |   27.636(R)|TPCM1_RCLK        |   0.000|
            |   29.530(R)|TPCM0_RCLK        |   0.000|
            |   28.965(R)|RPCM1_RCLK        |   0.000|
            |   27.167(R)|RPCM0_RCLK        |   0.000|
D<6>        |   24.114(R)|TPCM1_RCLK        |   0.000|
            |   27.446(R)|TPCM0_RCLK        |   0.000|
            |   26.070(R)|RPCM0_RCLK        |   0.000|
            |   24.127(R)|RPCM1_RCLK        |   0.000|
D<7>        |   27.711(R)|TPCM0_RCLK        |   0.000|
            |   27.092(R)|RPCM0_RCLK        |   0.000|
            |   26.074(R)|TPCM1_RCLK        |   0.000|
            |   27.445(R)|RPCM1_RCLK        |   0.000|
------------+------------+------------------+--------+

Clock A<2> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
D<0>        |   29.277(R)|TPCM1_RCLK        |   0.000|
            |   29.587(R)|TPCM0_RCLK        |   0.000|
            |   29.342(R)|RPCM1_RCLK        |   0.000|
            |   26.614(R)|RPCM0_RCLK        |   0.000|
D<1>        |   29.702(R)|RPCM1_RCLK        |   0.000|
            |   28.901(R)|TPCM0_RCLK        |   0.000|
            |   26.951(R)|TPCM1_RCLK        |   0.000|
            |   25.867(R)|RPCM0_RCLK        |   0.000|
D<2>        |   27.808(R)|TPCM1_RCLK        |   0.000|
            |   26.352(R)|RPCM0_RCLK        |   0.000|
            |   27.992(R)|RPCM1_RCLK        |   0.000|
            |   27.201(R)|TPCM0_RCLK        |   0.000|
D<3>        |   26.708(R)|RPCM1_RCLK        |   0.000|
            |   27.004(R)|RPCM0_RCLK        |   0.000|
            |   25.508(R)|TPCM1_RCLK        |   0.000|
            |   25.887(R)|TPCM0_RCLK        |   0.000|
D<4>        |   28.856(R)|RPCM1_RCLK        |   0.000|
            |   28.358(R)|RPCM0_RCLK        |   0.000|
            |   26.425(R)|TPCM1_RCLK        |   0.000|
            |   26.786(R)|TPCM0_RCLK        |   0.000|
D<5>        |   28.459(R)|TPCM1_RCLK        |   0.000|
            |   29.142(R)|TPCM0_RCLK        |   0.000|
            |   29.169(R)|RPCM1_RCLK        |   0.000|
            |   28.224(R)|RPCM0_RCLK        |   0.000|
D<6>        |   24.937(R)|TPCM1_RCLK        |   0.000|
            |   27.058(R)|TPCM0_RCLK        |   0.000|
            |   27.127(R)|RPCM0_RCLK        |   0.000|
            |   24.331(R)|RPCM1_RCLK        |   0.000|
D<7>        |   27.323(R)|TPCM0_RCLK        |   0.000|
            |   28.149(R)|RPCM0_RCLK        |   0.000|
            |   26.897(R)|TPCM1_RCLK        |   0.000|
            |   27.649(R)|RPCM1_RCLK        |   0.000|
------------+------------+------------------+--------+

Clock A<3> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
D<0>        |   29.534(R)|TPCM1_RCLK        |   0.000|
            |   32.106(R)|TPCM0_RCLK        |   0.000|
            |   31.653(R)|RPCM1_RCLK        |   0.000|
            |   27.028(R)|RPCM0_RCLK        |   0.000|
D<1>        |   32.013(R)|RPCM1_RCLK        |   0.000|
            |   31.420(R)|TPCM0_RCLK        |   0.000|
            |   27.208(R)|TPCM1_RCLK        |   0.000|
            |   26.281(R)|RPCM0_RCLK        |   0.000|
D<2>        |   28.065(R)|TPCM1_RCLK        |   0.000|
            |   26.766(R)|RPCM0_RCLK        |   0.000|
            |   30.303(R)|RPCM1_RCLK        |   0.000|
            |   29.720(R)|TPCM0_RCLK        |   0.000|
D<3>        |   29.019(R)|RPCM1_RCLK        |   0.000|
            |   27.418(R)|RPCM0_RCLK        |   0.000|
            |   25.765(R)|TPCM1_RCLK        |   0.000|
            |   28.406(R)|TPCM0_RCLK        |   0.000|
D<4>        |   31.167(R)|RPCM1_RCLK        |   0.000|
            |   28.772(R)|RPCM0_RCLK        |   0.000|
            |   26.682(R)|TPCM1_RCLK        |   0.000|
            |   29.305(R)|TPCM0_RCLK        |   0.000|
D<5>        |   28.716(R)|TPCM1_RCLK        |   0.000|
            |   31.661(R)|TPCM0_RCLK        |   0.000|
            |   31.480(R)|RPCM1_RCLK        |   0.000|
            |   28.638(R)|RPCM0_RCLK        |   0.000|
D<6>        |   25.194(R)|TPCM1_RCLK        |   0.000|
            |   29.577(R)|TPCM0_RCLK        |   0.000|
            |   27.541(R)|RPCM0_RCLK        |   0.000|
            |   26.642(R)|RPCM1_RCLK        |   0.000|
D<7>        |   29.842(R)|TPCM0_RCLK        |   0.000|
            |   28.563(R)|RPCM0_RCLK        |   0.000|
            |   27.154(R)|TPCM1_RCLK        |   0.000|
            |   29.960(R)|RPCM1_RCLK        |   0.000|
------------+------------+------------------+--------+

Clock A<4> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
D<0>        |   28.601(R)|TPCM1_RCLK        |   0.000|
            |   29.521(R)|TPCM0_RCLK        |   0.000|
            |   29.283(R)|RPCM1_RCLK        |   0.000|
            |   25.954(R)|RPCM0_RCLK        |   0.000|
D<1>        |   29.643(R)|RPCM1_RCLK        |   0.000|
            |   28.835(R)|TPCM0_RCLK        |   0.000|
            |   26.275(R)|TPCM1_RCLK        |   0.000|
            |   25.207(R)|RPCM0_RCLK        |   0.000|
D<2>        |   27.132(R)|TPCM1_RCLK        |   0.000|
            |   25.692(R)|RPCM0_RCLK        |   0.000|
            |   27.933(R)|RPCM1_RCLK        |   0.000|
            |   27.135(R)|TPCM0_RCLK        |   0.000|
D<3>        |   26.649(R)|RPCM1_RCLK        |   0.000|
            |   26.344(R)|RPCM0_RCLK        |   0.000|
            |   24.832(R)|TPCM1_RCLK        |   0.000|
            |   25.821(R)|TPCM0_RCLK        |   0.000|
D<4>        |   28.797(R)|RPCM1_RCLK        |   0.000|
            |   27.698(R)|RPCM0_RCLK        |   0.000|
            |   25.749(R)|TPCM1_RCLK        |   0.000|
            |   26.720(R)|TPCM0_RCLK        |   0.000|
D<5>        |   27.783(R)|TPCM1_RCLK        |   0.000|
            |   29.076(R)|TPCM0_RCLK        |   0.000|
            |   29.110(R)|RPCM1_RCLK        |   0.000|
            |   27.564(R)|RPCM0_RCLK        |   0.000|
D<6>        |   24.261(R)|TPCM1_RCLK        |   0.000|
            |   26.992(R)|TPCM0_RCLK        |   0.000|
            |   26.467(R)|RPCM0_RCLK        |   0.000|
            |   24.272(R)|RPCM1_RCLK        |   0.000|
D<7>        |   27.257(R)|TPCM0_RCLK        |   0.000|
            |   27.489(R)|RPCM0_RCLK        |   0.000|
            |   26.221(R)|TPCM1_RCLK        |   0.000|
            |   27.590(R)|RPCM1_RCLK        |   0.000|
------------+------------+------------------+--------+

Clock A<5> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
D<0>        |   28.603(R)|TPCM1_RCLK        |   0.000|
            |   31.175(R)|TPCM0_RCLK        |   0.000|
            |   30.722(R)|RPCM1_RCLK        |   0.000|
            |   26.097(R)|RPCM0_RCLK        |   0.000|
D<1>        |   31.082(R)|RPCM1_RCLK        |   0.000|
            |   30.489(R)|TPCM0_RCLK        |   0.000|
            |   26.277(R)|TPCM1_RCLK        |   0.000|
            |   25.350(R)|RPCM0_RCLK        |   0.000|
D<2>        |   27.134(R)|TPCM1_RCLK        |   0.000|
            |   25.835(R)|RPCM0_RCLK        |   0.000|
            |   29.372(R)|RPCM1_RCLK        |   0.000|
            |   28.789(R)|TPCM0_RCLK        |   0.000|
D<3>        |   28.088(R)|RPCM1_RCLK        |   0.000|
            |   26.487(R)|RPCM0_RCLK        |   0.000|
            |   24.834(R)|TPCM1_RCLK        |   0.000|
            |   27.475(R)|TPCM0_RCLK        |   0.000|
D<4>        |   30.236(R)|RPCM1_RCLK        |   0.000|
            |   27.841(R)|RPCM0_RCLK        |   0.000|
            |   25.751(R)|TPCM1_RCLK        |   0.000|
            |   28.374(R)|TPCM0_RCLK        |   0.000|
D<5>        |   27.785(R)|TPCM1_RCLK        |   0.000|
            |   30.730(R)|TPCM0_RCLK        |   0.000|
            |   30.549(R)|RPCM1_RCLK        |   0.000|
            |   27.707(R)|RPCM0_RCLK        |   0.000|
D<6>        |   24.263(R)|TPCM1_RCLK        |   0.000|
            |   28.646(R)|TPCM0_RCLK        |   0.000|
            |   26.610(R)|RPCM0_RCLK        |   0.000|
            |   25.711(R)|RPCM1_RCLK        |   0.000|
D<7>        |   28.911(R)|TPCM0_RCLK        |   0.000|
            |   27.632(R)|RPCM0_RCLK        |   0.000|
            |   26.223(R)|TPCM1_RCLK        |   0.000|
            |   29.029(R)|RPCM1_RCLK        |   0.000|
------------+------------+------------------+--------+

Clock CLK16M to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
CTX         |    5.260(R)|CLK16M_BUFGP      |   0.000|
D<5>        |   17.132(R)|CLK16M_BUFGP      |   0.000|
INTn        |   18.161(R)|CLK16M_BUFGP      |   0.000|
------------+------------+------------------+--------+

Clock CLK4M to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
D<4>        |   23.233(R)|N11257            |   0.000|
INTn        |   23.315(R)|N11257            |   0.000|
SYNC2       |    7.252(R)|N11257            |   0.000|
SYNC4       |    7.344(R)|N11257            |   0.000|
------------+------------+------------------+--------+

Clock CLK8M to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
D<0>        |   22.707(R)|N11259            |   0.000|
D<1>        |   22.284(R)|N11259            |   0.000|
D<2>        |   21.278(R)|N11259            |   0.000|
D<3>        |   21.281(R)|N11259            |   0.000|
D<4>        |   18.831(R)|N11259            |   0.000|
D<5>        |   20.657(R)|N11259            |   0.000|
D<6>        |   18.006(R)|N11259            |   0.000|
D<7>        |   20.529(R)|N11259            |   0.000|
INTn        |   23.012(R)|N11259            |   0.000|
------------+------------+------------------+--------+

Clock CSn to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
D<0>        |   28.372(R)|TPCM1_RCLK        |   0.000|
            |   29.837(R)|TPCM0_RCLK        |   0.000|
            |   30.182(R)|RPCM1_RCLK        |   0.000|
            |   25.198(R)|RPCM0_RCLK        |   0.000|
D<1>        |   30.542(R)|RPCM1_RCLK        |   0.000|
            |   29.151(R)|TPCM0_RCLK        |   0.000|
            |   26.046(R)|TPCM1_RCLK        |   0.000|
            |   24.451(R)|RPCM0_RCLK        |   0.000|
D<2>        |   26.903(R)|TPCM1_RCLK        |   0.000|
            |   24.936(R)|RPCM0_RCLK        |   0.000|
            |   28.832(R)|RPCM1_RCLK        |   0.000|
            |   27.451(R)|TPCM0_RCLK        |   0.000|
D<3>        |   27.548(R)|RPCM1_RCLK        |   0.000|
            |   25.588(R)|RPCM0_RCLK        |   0.000|
            |   24.603(R)|TPCM1_RCLK        |   0.000|
            |   26.137(R)|TPCM0_RCLK        |   0.000|
D<4>        |   29.696(R)|RPCM1_RCLK        |   0.000|
            |   26.942(R)|RPCM0_RCLK        |   0.000|
            |   25.520(R)|TPCM1_RCLK        |   0.000|
            |   27.036(R)|TPCM0_RCLK        |   0.000|
D<5>        |   27.554(R)|TPCM1_RCLK        |   0.000|
            |   29.392(R)|TPCM0_RCLK        |   0.000|
            |   30.009(R)|RPCM1_RCLK        |   0.000|
            |   26.808(R)|RPCM0_RCLK        |   0.000|
D<6>        |   24.032(R)|TPCM1_RCLK        |   0.000|
            |   27.308(R)|TPCM0_RCLK        |   0.000|
            |   25.711(R)|RPCM0_RCLK        |   0.000|
            |   25.171(R)|RPCM1_RCLK        |   0.000|
D<7>        |   27.573(R)|TPCM0_RCLK        |   0.000|
            |   26.733(R)|RPCM0_RCLK        |   0.000|
            |   25.992(R)|TPCM1_RCLK        |   0.000|
            |   28.489(R)|RPCM1_RCLK        |   0.000|
------------+------------+------------------+--------+

Clock FCEn to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
D<0>        |   20.188(R)|N11235            |   0.000|
D<1>        |   16.072(R)|N11235            |   0.000|
D<2>        |   14.411(R)|N11235            |   0.000|
D<3>        |   15.039(R)|N11235            |   0.000|
D<4>        |   14.615(R)|N11235            |   0.000|
D<5>        |   15.080(R)|N11235            |   0.000|
D<6>        |   17.063(R)|N11235            |   0.000|
D<7>        |   20.133(R)|N11235            |   0.000|
INTn        |   21.643(R)|N11235            |   0.000|
------------+------------+------------------+--------+

Clock RDn to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
D<0>        |   27.455(R)|TPCM1_RCLK        |   0.000|
            |   28.952(R)|TPCM0_RCLK        |   0.000|
            |   29.929(R)|RPCM1_RCLK        |   0.000|
            |   23.690(R)|RDn_IBUF          |   0.000|
            |   25.764(R)|RPCM0_RCLK        |   0.000|
D<1>        |   21.669(R)|RDn_IBUF          |   0.000|
            |   30.289(R)|RPCM1_RCLK        |   0.000|
            |   28.266(R)|TPCM0_RCLK        |   0.000|
            |   25.129(R)|TPCM1_RCLK        |   0.000|
            |   25.017(R)|RPCM0_RCLK        |   0.000|
D<2>        |   25.986(R)|TPCM1_RCLK        |   0.000|
            |   22.122(R)|RDn_IBUF          |   0.000|
            |   25.502(R)|RPCM0_RCLK        |   0.000|
            |   28.579(R)|RPCM1_RCLK        |   0.000|
            |   26.566(R)|TPCM0_RCLK        |   0.000|
D<3>        |   20.706(R)|RDn_IBUF          |   0.000|
            |   27.295(R)|RPCM1_RCLK        |   0.000|
            |   26.154(R)|RPCM0_RCLK        |   0.000|
            |   23.686(R)|TPCM1_RCLK        |   0.000|
            |   25.252(R)|TPCM0_RCLK        |   0.000|
D<4>        |   29.443(R)|RPCM1_RCLK        |   0.000|
            |   27.508(R)|RPCM0_RCLK        |   0.000|
            |   23.977(R)|RDn_IBUF          |   0.000|
            |   24.603(R)|TPCM1_RCLK        |   0.000|
            |   26.151(R)|TPCM0_RCLK        |   0.000|
D<5>        |   21.676(R)|RDn_IBUF          |   0.000|
            |   26.637(R)|TPCM1_RCLK        |   0.000|
            |   28.507(R)|TPCM0_RCLK        |   0.000|
            |   29.756(R)|RPCM1_RCLK        |   0.000|
            |   27.374(R)|RPCM0_RCLK        |   0.000|
D<6>        |   19.467(R)|RDn_IBUF          |   0.000|
            |   23.115(R)|TPCM1_RCLK        |   0.000|
            |   26.423(R)|TPCM0_RCLK        |   0.000|
            |   26.277(R)|RPCM0_RCLK        |   0.000|
            |   24.918(R)|RPCM1_RCLK        |   0.000|
D<7>        |   22.303(R)|RDn_IBUF          |   0.000|
            |   26.688(R)|TPCM0_RCLK        |   0.000|
            |   27.299(R)|RPCM0_RCLK        |   0.000|
            |   25.075(R)|TPCM1_RCLK        |   0.000|
            |   28.236(R)|RPCM1_RCLK        |   0.000|
INTn        |   24.059(R)|RDn_IBUF          |   0.000|
------------+------------+------------------+--------+

Clock WRn to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
CTX         |   13.814(R)|WRn_IBUF          |   0.000|
D<0>        |   16.617(R)|WRn_IBUF          |   0.000|
D<1>        |   16.751(R)|WRn_IBUF          |   0.000|
D<2>        |   15.280(R)|WRn_IBUF          |   0.000|
D<3>        |   16.185(R)|WRn_IBUF          |   0.000|
D<4>        |   17.442(R)|WRn_IBUF          |   0.000|
D<5>        |   19.344(R)|WRn_IBUF          |   0.000|
FCD         |   11.947(R)|WRn_IBUF          |   0.000|
INTn        |   20.373(R)|WRn_IBUF          |   0.000|
KA_IO<4>    |   16.142(R)|WRn_IBUF          |   0.000|
KA_IO<5>    |   15.596(R)|WRn_IBUF          |   0.000|
LED<1>      |   16.393(R)|WRn_IBUF          |   0.000|
LED<2>      |   16.687(R)|WRn_IBUF          |   0.000|
LED<3>      |   16.784(R)|WRn_IBUF          |   0.000|
SYNC2       |   11.947(R)|WRn_IBUF          |   0.000|
SYNC4       |   10.452(R)|WRn_IBUF          |   0.000|
TPCM<0>     |   14.461(R)|WRn_IBUF          |   0.000|
TPCM<1>     |   12.486(R)|WRn_IBUF          |   0.000|
TPCM<2>     |   14.461(R)|WRn_IBUF          |   0.000|
TPCM<3>     |   15.377(R)|WRn_IBUF          |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock A<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RDn            |    6.867|         |         |         |
WRn            |    6.506|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock A<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RDn            |    6.867|         |         |         |
WRn            |    6.506|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock A<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RDn            |    6.867|         |         |         |
WRn            |    6.506|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock A<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RDn            |    6.867|         |         |         |
WRn            |    6.506|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock A<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RDn            |    6.867|         |         |         |
WRn            |    6.506|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock A<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RDn            |    6.867|         |         |         |
WRn            |    6.506|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK16M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK16M         |   11.824|    8.292|         |    5.534|
WRn            |   14.036|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK4M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK16M         |         |   10.312|         |         |
CLK4M          |    4.587|    6.696|   11.338|    8.253|
WRn            |    5.939|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK8M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK8M          |   12.109|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CSn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RDn            |    6.867|         |         |         |
WRn            |    6.506|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock FCC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FCC            |    3.392|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock FCEn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FCC            |    5.602|         |         |         |
FCEn           |    6.354|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RDn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
A<0>           |    4.744|    4.744|         |         |
A<1>           |    3.567|    3.567|         |         |
A<2>           |    4.428|    4.428|         |         |
A<3>           |    4.975|    4.975|         |         |
A<4>           |    4.875|    4.875|         |         |
A<5>           |    4.048|    4.048|         |         |
CSn            |    4.393|    4.393|         |         |
RDn            |    6.867|         |         |         |
WRn            |    6.506|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock WRn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
A<0>           |    5.658|    5.658|         |         |
A<1>           |    5.147|    5.147|         |         |
A<2>           |    5.335|    5.335|         |         |
A<3>           |    5.436|    5.436|         |         |
A<4>           |    5.182|    5.182|         |         |
A<5>           |    4.902|    4.902|         |         |
CSn            |    2.272|    2.272|         |         |
WRn            |    5.189|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A<0>           |D<0>           |   21.842|
A<0>           |D<1>           |   21.285|
A<0>           |D<2>           |   19.696|
A<0>           |D<3>           |   19.816|
A<0>           |D<4>           |   20.710|
A<0>           |D<5>           |   20.771|
A<0>           |D<6>           |   16.037|
A<0>           |D<7>           |   18.888|
A<1>           |D<0>           |   20.034|
A<1>           |D<1>           |   18.778|
A<1>           |D<2>           |   18.004|
A<1>           |D<3>           |   17.309|
A<1>           |D<4>           |   18.203|
A<1>           |D<5>           |   19.406|
A<1>           |D<6>           |   13.850|
A<1>           |D<7>           |   17.332|
A<2>           |D<0>           |   20.857|
A<2>           |D<1>           |   18.982|
A<2>           |D<2>           |   19.128|
A<2>           |D<3>           |   17.583|
A<2>           |D<4>           |   18.407|
A<2>           |D<5>           |   20.229|
A<2>           |D<6>           |   14.986|
A<2>           |D<7>           |   18.155|
A<3>           |D<0>           |   21.850|
A<3>           |D<1>           |   21.293|
A<3>           |D<2>           |   19.704|
A<3>           |D<3>           |   19.824|
A<3>           |D<4>           |   20.718|
A<3>           |D<5>           |   20.779|
A<3>           |D<6>           |   16.045|
A<3>           |D<7>           |   18.896|
A<4>           |D<0>           |   20.181|
A<4>           |D<1>           |   18.923|
A<4>           |D<2>           |   19.575|
A<4>           |D<3>           |   17.454|
A<4>           |D<4>           |   18.348|
A<4>           |D<5>           |   19.553|
A<4>           |D<6>           |   14.800|
A<4>           |D<7>           |   17.951|
A<5>           |D<0>           |   20.919|
A<5>           |D<1>           |   20.362|
A<5>           |D<2>           |   18.773|
A<5>           |D<3>           |   18.893|
A<5>           |D<4>           |   19.787|
A<5>           |D<5>           |   19.848|
A<5>           |D<6>           |   15.114|
A<5>           |D<7>           |   17.965|
CSn            |D<0>           |   13.178|
CSn            |D<1>           |   13.455|
CSn            |D<2>           |   15.405|
CSn            |D<3>           |   15.550|
CSn            |D<4>           |   15.421|
CSn            |D<5>           |   13.741|
CSn            |D<6>           |   13.741|
CSn            |D<7>           |   14.462|
EIRQn          |D<1>           |   14.670|
FCC            |D<0>           |    8.123|
FCD            |D<1>           |    7.965|
FCEn           |D<2>           |    9.888|
HSSC           |Test           |   18.973|
KA_I<0>        |D<0>           |   13.708|
KA_I<1>        |D<1>           |   12.367|
KA_I<2>        |D<2>           |   13.463|
KA_I<3>        |D<3>           |   13.315|
KA_IO<4>       |D<4>           |   10.827|
KA_IO<5>       |D<5>           |   10.341|
PA<5>          |Test           |   18.361|
PA<6>          |Test           |   18.575|
PA<7>          |Test           |   15.362|
RDn            |D<0>           |   13.753|
RDn            |D<1>           |   14.030|
RDn            |D<2>           |   15.980|
RDn            |D<3>           |   16.125|
RDn            |D<4>           |   15.996|
RDn            |D<5>           |   14.316|
RDn            |D<6>           |   14.316|
RDn            |D<7>           |   15.037|
RESET          |INTn           |   11.633|
RESET          |LED<1>         |   15.988|
RESET          |LED<2>         |   15.328|
RESET          |LED<3>         |   15.956|
RPCM<2>        |Test           |   13.386|
RPCM<3>        |Test           |   13.568|
SENSEn         |D<3>           |   11.255|
TPCM<2>        |Test           |   12.247|
TPCM<3>        |Test           |   12.710|
TSYNC          |Test           |   12.609|
---------------+---------------+---------+

Analysis completed Sun Nov 26 05:49:17 2006
--------------------------------------------------------------------------------

Peak Memory Usage: 49 MB
