Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework1/ChampSim/ipc1_public/server_015.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 3519413 heartbeat IPC: 2.84138 cumulative IPC: 2.84138 (Simulation time: 0 hr 1 min 24 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7107112 heartbeat IPC: 2.7873 cumulative IPC: 2.81408 (Simulation time: 0 hr 3 min 7 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 10646088 heartbeat IPC: 2.82568 cumulative IPC: 2.81794 (Simulation time: 0 hr 4 min 57 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 14194129 heartbeat IPC: 2.81846 cumulative IPC: 2.81807 (Simulation time: 0 hr 6 min 52 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 17742389 heartbeat IPC: 2.81828 cumulative IPC: 2.81811 (Simulation time: 0 hr 8 min 50 sec) 

Warmup complete CPU 0 instructions: 50000002 cycles: 17742389 (Simulation time: 0 hr 8 min 50 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 24038219 heartbeat IPC: 1.58835 cumulative IPC: 1.58835 (Simulation time: 0 hr 10 min 51 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 30347184 heartbeat IPC: 1.58505 cumulative IPC: 1.5867 (Simulation time: 0 hr 12 min 51 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 36655742 heartbeat IPC: 1.58515 cumulative IPC: 1.58618 (Simulation time: 0 hr 14 min 49 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 42967210 heartbeat IPC: 1.58442 cumulative IPC: 1.58574 (Simulation time: 0 hr 16 min 19 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 49276189 heartbeat IPC: 1.58504 cumulative IPC: 1.5856 (Simulation time: 0 hr 17 min 5 sec) 
Finished CPU 0 instructions: 50000000 cycles: 31533800 cumulative IPC: 1.5856 (Simulation time: 0 hr 17 min 5 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.5856 instructions: 50000000 cycles: 31533800
L1D TOTAL     ACCESS:   21828973  HIT:   21812206  MISS:      16767
L1D LOAD      ACCESS:    6691587  HIT:    6691056  MISS:        531
L1D RFO       ACCESS:    8561414  HIT:    8561319  MISS:         95
L1D PREFETCH  ACCESS:    6575972  HIT:    6559831  MISS:      16141
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6691646  ISSUED:    6580369  USEFUL:         83  USELESS:      16055
L1D AVERAGE MISS LATENCY: 16.1289 cycles
L1I TOTAL     ACCESS:   20608248  HIT:   16385918  MISS:    4222330
L1I LOAD      ACCESS:    9790412  HIT:    9772328  MISS:      18084
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:   10817836  HIT:    6613590  MISS:    4204246
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   11367425  ISSUED:   11192548  USEFUL:    2866138  USELESS:    1338101
L1I AVERAGE MISS LATENCY: 14.3815 cycles
L2C TOTAL     ACCESS:    6046317  HIT:    6046042  MISS:        275
L2C LOAD      ACCESS:      15321  HIT:      15264  MISS:         57
L2C RFO       ACCESS:         94  HIT:         89  MISS:          5
L2C PREFETCH  ACCESS:    6030553  HIT:    6030342  MISS:        211
L2C WRITEBACK ACCESS:        349  HIT:        347  MISS:          2
L2C PREFETCH  REQUESTED:    4206620  ISSUED:    4206515  USEFUL:        129  USELESS:        137
L2C AVERAGE MISS LATENCY: 117.109 cycles
LLC TOTAL     ACCESS:     723087  HIT:     722534  MISS:        553
LLC LOAD      ACCESS:         57  HIT:         41  MISS:         16
LLC RFO       ACCESS:          5  HIT:          3  MISS:          2
LLC PREFETCH  ACCESS:     722940  HIT:     722408  MISS:        532
LLC WRITEBACK ACCESS:         85  HIT:         82  MISS:          3
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:         11  USELESS:        115
LLC AVERAGE MISS LATENCY: 280.481 cycles
Major fault: 0 Minor fault: 1892
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         98  ROW_BUFFER_MISS:        452
 DBUS_CONGESTED:        347
 WQ ROW_BUFFER_HIT:         62  ROW_BUFFER_MISS:        341  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.9085% MPKI: 0.15428 Average ROB Occupancy at Mispredict: 294.835

Branch types
NOT_BRANCH: 41573145 83.1463%
BRANCH_DIRECT_JUMP: 436254 0.872508%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 5395897 10.7918%
BRANCH_DIRECT_CALL: 1173391 2.34678%
BRANCH_INDIRECT_CALL: 123912 0.247824%
BRANCH_RETURN: 1297311 2.59462%
BRANCH_OTHER: 0 0%

