$date
	Sun Oct 23 05:49:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#604199
b11110 !
1"
#604202
b11110 &
b11110 %
1$
#604203
0"
#604206
b1111 &
b1111 %
#604210
b101110 &
b101110 %
#604214
b10111 &
b10111 %
#604218
b1000110 &
b1000110 %
#604222
b100011 &
b100011 %
#604226
b1101010 &
b1101010 %
#604230
b110101 &
b110101 %
#604234
b10100000 &
b10100000 %
#604238
b1010000 &
b1010000 %
#604242
b101000 &
b101000 %
#604246
b10100 &
b10100 %
#604250
b1010 &
b1010 %
#604254
b101 &
b101 %
#604258
b10000 &
b10000 %
#604262
b1000 &
b1000 %
#604266
b100 &
b100 %
#604270
b10 &
b10 %
#604274
b1 &
b1 %
1#
#604278
b0 &
0#
b0 %
0$
#1580999
b100 !
1"
#1581002
b100 &
b100 %
1$
#1581003
0"
#1581006
b10 &
b10 %
#1581010
b1 &
b1 %
1#
#1581014
b0 &
0#
b0 %
0$
#2647117
b10001 !
1"
#2647118
b10001 &
b10001 %
1$
#2647119
0"
#2647122
b110100 &
b110100 %
#2647126
b11010 &
b11010 %
#2647130
b1101 &
b1101 %
#2647134
b101000 &
b101000 %
#2647138
b10100 &
b10100 %
#2647142
b1010 &
b1010 %
#2647146
b101 &
b101 %
#2647150
b10000 &
b10000 %
#2647154
b1000 &
b1000 %
#2647158
b100 &
b100 %
#2647162
b10 &
b10 %
#2647166
b1 &
1#
b1 %
#2647170
b0 &
b0 %
0#
0$
#4500012
