

================================================================
== Vitis HLS Report for 'muls_Pipeline_VITIS_LOOP_101_2'
================================================================
* Date:           Mon Jun 12 16:50:37 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cemit_replaced
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_101_2  |        ?|        ?|         6|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.43>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%l_outCount = alloca i32 1"   --->   Operation 9 'alloca' 'l_outCount' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 10 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%l_aVal = alloca i32 1"   --->   Operation 11 'alloca' 'l_aVal' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_dataB_1, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_dataB_0, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %l_dataA_0, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_mul1, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %l_aVal"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %empty"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.41ns)   --->   "%store_ln0 = store i32 1024, i32 %l_outCount"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i.i39"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.21ns)   --->   "%p_Val2_s = read i34 @_ssdm_op_Read.ap_fifo.volatile.i34P0A, i34 %l_dataA_0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:103]   --->   Operation 20 'read' 'p_Val2_s' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 34> <Depth = 4> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i34 %p_Val2_s"   --->   Operation 21 'trunc' 'trunc_ln628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp5 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %p_Val2_s, i32 2, i32 33"   --->   Operation 22 'partselect' 'tmp5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %p_Val2_s, i32 1"   --->   Operation 23 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.21ns)   --->   "%p_Val2_3 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %l_dataB_0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:105]   --->   Operation 24 'read' 'p_Val2_3' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%l_val = trunc i64 %p_Val2_3"   --->   Operation 25 'trunc' 'l_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%l_val_7 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_3, i32 32, i32 63"   --->   Operation 26 'partselect' 'l_val_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.21ns)   --->   "%write_ln106 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %l_dataB_1, i64 %p_Val2_3" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:106]   --->   Operation 27 'write' 'write_ln106' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %trunc_ln628, void %for.body.i.for.body.i.i39_crit_edge, void %do.end.exitStub" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:136]   --->   Operation 28 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_load8 = load i32 %empty" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:121]   --->   Operation 29 'load' 'p_load8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%l_aVal_load = load i32 %l_aVal" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:121]   --->   Operation 30 'load' 'l_aVal_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%l_c_m_val = bitcast i32 %tmp5" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:745]   --->   Operation 31 'bitcast' 'l_c_m_val' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%bitcast_ln110 = bitcast i32 %l_val" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:110]   --->   Operation 32 'bitcast' 'bitcast_ln110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%bitcast_ln110_2 = bitcast i32 %l_val_7" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:110]   --->   Operation 33 'bitcast' 'bitcast_ln110_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [4/4] (2.32ns)   --->   "%DataIn_assign_5 = fmul i32 %l_aVal_load, i32 %bitcast_ln110" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:121]   --->   Operation 34 'fmul' 'DataIn_assign_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [4/4] (2.32ns)   --->   "%DataIn_assign_4 = fmul i32 %p_load8, i32 %bitcast_ln110_2" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:121]   --->   Operation 35 'fmul' 'DataIn_assign_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %l_c_m_val, i32 %l_aVal" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:136]   --->   Operation 36 'store' 'store_ln136' <Predicate = (!trunc_ln628)> <Delay = 0.38>
ST_2 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %l_aVal_load, i32 %empty" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:136]   --->   Operation 37 'store' 'store_ln136' <Predicate = (!trunc_ln628)> <Delay = 0.38>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln136 = br void %for.body.i.i39" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:136]   --->   Operation 38 'br' 'br_ln136' <Predicate = (!trunc_ln628)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 39 [3/4] (2.32ns)   --->   "%DataIn_assign_5 = fmul i32 %l_aVal_load, i32 %bitcast_ln110" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:121]   --->   Operation 39 'fmul' 'DataIn_assign_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [3/4] (2.32ns)   --->   "%DataIn_assign_4 = fmul i32 %p_load8, i32 %bitcast_ln110_2" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:121]   --->   Operation 40 'fmul' 'DataIn_assign_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 41 [2/4] (2.32ns)   --->   "%DataIn_assign_5 = fmul i32 %l_aVal_load, i32 %bitcast_ln110" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:121]   --->   Operation 41 'fmul' 'DataIn_assign_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [2/4] (2.32ns)   --->   "%DataIn_assign_4 = fmul i32 %p_load8, i32 %bitcast_ln110_2" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:121]   --->   Operation 42 'fmul' 'DataIn_assign_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%l_outCount_1 = load i32 %l_outCount" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:116]   --->   Operation 43 'load' 'l_outCount_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%l_flush_Array_addr = getelementptr i1 %l_flush_Array, i64 0, i64 1"   --->   Operation 44 'getelementptr' 'l_flush_Array_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.61ns)   --->   "%DataOut_4 = memshiftread i1 @_ssdm_op_MemShiftRead.[2 x i1]P0A, i1 %l_flush_Array_addr, i1 %p_Result_s, i1 1"   --->   Operation 45 'memshiftread' 'DataOut_4' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 1> <Depth = 2> <ShiftMem>
ST_5 : Operation 46 [1/1] (0.22ns)   --->   "%l_outCount_2 = select i1 %DataOut_4, i32 0, i32 %l_outCount_1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:116]   --->   Operation 46 'select' 'l_outCount_2' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 47 [1/4] (2.32ns)   --->   "%DataIn_assign_5 = fmul i32 %l_aVal_load, i32 %bitcast_ln110" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:121]   --->   Operation 47 'fmul' 'DataIn_assign_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/4] (2.32ns)   --->   "%DataIn_assign_4 = fmul i32 %p_load8, i32 %bitcast_ln110_2" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:121]   --->   Operation 48 'fmul' 'DataIn_assign_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %l_outCount_2, i32 10, i32 31" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:130]   --->   Operation 49 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.74ns)   --->   "%icmp_ln130 = icmp_eq  i22 %tmp, i22 0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:130]   --->   Operation 50 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln130 = br i1 %icmp_ln130, void %for.body.i.i39.for.body.i_crit_edge, void %if.then31" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:130]   --->   Operation 51 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.41ns)   --->   "%store_ln130 = store i32 %l_outCount_2, i32 %l_outCount" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:130]   --->   Operation 52 'store' 'store_ln130' <Predicate = (!icmp_ln130)> <Delay = 0.41>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln130 = br void %for.body.i" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:130]   --->   Operation 53 'br' 'br_ln130' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.88ns)   --->   "%l_outCount_3 = add i32 %l_outCount_2, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:132]   --->   Operation 54 'add' 'l_outCount_3' <Predicate = (icmp_ln130)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.41ns)   --->   "%store_ln133 = store i32 %l_outCount_3, i32 %l_outCount" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:133]   --->   Operation 55 'store' 'store_ln133' <Predicate = (icmp_ln130)> <Delay = 0.41>

State 6 <SV = 5> <Delay = 1.82>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%l_Tc_m_Sreg_Array_2_addr = getelementptr i32 %l_Tc_m_Sreg_Array_2, i64 0, i64 1"   --->   Operation 56 'getelementptr' 'l_Tc_m_Sreg_Array_2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%l_Tc_m_Sreg_Array_addr = getelementptr i32 %l_Tc_m_Sreg_Array, i64 0, i64 0"   --->   Operation 57 'getelementptr' 'l_Tc_m_Sreg_Array_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln102 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:102]   --->   Operation 58 'specpipeline' 'specpipeline_ln102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:96]   --->   Operation 59 'specloopname' 'specloopname_ln96' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.61ns)   --->   "%DataOut = memshiftread i32 @_ssdm_op_MemShiftRead.[2 x float]P0A, i1 %l_Tc_m_Sreg_Array_addr, i32 %DataIn_assign_4, i1 1"   --->   Operation 60 'memshiftread' 'DataOut' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 2> <ShiftMem>
ST_6 : Operation 61 [1/1] (0.61ns)   --->   "%DataOut_3 = memshiftread i32 @_ssdm_op_MemShiftRead.[2 x float]P0A, i1 %l_Tc_m_Sreg_Array_2_addr, i32 %DataIn_assign_5, i1 1"   --->   Operation 61 'memshiftread' 'DataOut_3' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 2> <ShiftMem>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%l_val_V_6 = bitcast i32 %DataOut_3" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:132]   --->   Operation 62 'bitcast' 'l_val_V_6' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%l_val_V_7 = bitcast i32 %DataOut" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:132]   --->   Operation 63 'bitcast' 'l_val_V_7' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %l_val_V_7, i32 %l_val_V_6"   --->   Operation 64 'bitconcatenate' 'p_Result_5' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (1.21ns)   --->   "%write_ln131 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %l_mul1, i64 %p_Result_5" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:131]   --->   Operation 65 'write' 'write_ln131' <Predicate = (icmp_ln130)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln133 = br void %for.body.i" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:133]   --->   Operation 66 'br' 'br_ln133' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = (trunc_ln628)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ l_Tc_m_Sreg_Array_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ l_Tc_m_Sreg_Array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ l_flush_Array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ l_dataA_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ l_dataB_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ l_dataB_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ l_mul1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
l_outCount               (alloca        ) [ 0111110]
empty                    (alloca        ) [ 0110000]
l_aVal                   (alloca        ) [ 0110000]
specinterface_ln0        (specinterface ) [ 0000000]
specinterface_ln0        (specinterface ) [ 0000000]
specinterface_ln0        (specinterface ) [ 0000000]
specinterface_ln0        (specinterface ) [ 0000000]
store_ln0                (store         ) [ 0000000]
store_ln0                (store         ) [ 0000000]
store_ln0                (store         ) [ 0000000]
br_ln0                   (br            ) [ 0000000]
p_Val2_s                 (read          ) [ 0000000]
trunc_ln628              (trunc         ) [ 0111111]
tmp5                     (partselect    ) [ 0110000]
p_Result_s               (bitselect     ) [ 0111110]
p_Val2_3                 (read          ) [ 0000000]
l_val                    (trunc         ) [ 0110000]
l_val_7                  (partselect    ) [ 0110000]
write_ln106              (write         ) [ 0000000]
br_ln136                 (br            ) [ 0000000]
p_load8                  (load          ) [ 0101110]
l_aVal_load              (load          ) [ 0101110]
l_c_m_val                (bitcast       ) [ 0000000]
bitcast_ln110            (bitcast       ) [ 0101110]
bitcast_ln110_2          (bitcast       ) [ 0101110]
store_ln136              (store         ) [ 0000000]
store_ln136              (store         ) [ 0000000]
br_ln136                 (br            ) [ 0000000]
l_outCount_1             (load          ) [ 0000000]
l_flush_Array_addr       (getelementptr ) [ 0000000]
DataOut_4                (memshiftread  ) [ 0000000]
l_outCount_2             (select        ) [ 0000000]
DataIn_assign_5          (fmul          ) [ 0100001]
DataIn_assign_4          (fmul          ) [ 0100001]
tmp                      (partselect    ) [ 0000000]
icmp_ln130               (icmp          ) [ 0100011]
br_ln130                 (br            ) [ 0000000]
store_ln130              (store         ) [ 0000000]
br_ln130                 (br            ) [ 0000000]
l_outCount_3             (add           ) [ 0000000]
store_ln133              (store         ) [ 0000000]
l_Tc_m_Sreg_Array_2_addr (getelementptr ) [ 0000000]
l_Tc_m_Sreg_Array_addr   (getelementptr ) [ 0000000]
specpipeline_ln102       (specpipeline  ) [ 0000000]
specloopname_ln96        (specloopname  ) [ 0000000]
DataOut                  (memshiftread  ) [ 0000000]
DataOut_3                (memshiftread  ) [ 0000000]
l_val_V_6                (bitcast       ) [ 0000000]
l_val_V_7                (bitcast       ) [ 0000000]
p_Result_5               (bitconcatenate) [ 0000000]
write_ln131              (write         ) [ 0000000]
br_ln133                 (br            ) [ 0000000]
ret_ln0                  (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="l_Tc_m_Sreg_Array_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_Tc_m_Sreg_Array_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="l_Tc_m_Sreg_Array">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_Tc_m_Sreg_Array"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="l_flush_Array">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_flush_Array"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="l_dataA_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_dataA_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="l_dataB_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_dataB_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="l_dataB_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_dataB_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="l_mul1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_mul1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i34P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i34.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[2 x i1]P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[2 x float]P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="l_outCount_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_outCount/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="empty_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="l_aVal_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_aVal/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_Val2_s_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="34" slack="0"/>
<pin id="90" dir="0" index="1" bw="34" slack="0"/>
<pin id="91" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_Val2_3_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln106_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="0" index="2" bw="64" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln106/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln131_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="0" index="2" bw="64" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln131/6 "/>
</bind>
</comp>

<comp id="115" class="1004" name="l_flush_Array_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="1" slack="0"/>
<pin id="119" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_flush_Array_addr/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="l_Tc_m_Sreg_Array_2_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="1" slack="0"/>
<pin id="127" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_Tc_m_Sreg_Array_2_addr/6 "/>
</bind>
</comp>

<comp id="131" class="1004" name="l_Tc_m_Sreg_Array_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="1" slack="0"/>
<pin id="135" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_Tc_m_Sreg_Array_addr/6 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="DataIn_assign_5/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="DataIn_assign_4/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln0_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln0_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln0_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="12" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="trunc_ln628_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="34" slack="0"/>
<pin id="164" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln628/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp5_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="34" slack="0"/>
<pin id="169" dir="0" index="2" bw="3" slack="0"/>
<pin id="170" dir="0" index="3" bw="7" slack="0"/>
<pin id="171" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp5/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_Result_s_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="34" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="l_val_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="l_val/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="l_val_7_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="0" index="2" bw="7" slack="0"/>
<pin id="192" dir="0" index="3" bw="7" slack="0"/>
<pin id="193" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="l_val_7/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_load8_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load8/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="l_aVal_load_load_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="l_aVal_load/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="l_c_m_val_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="l_c_m_val/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="bitcast_ln110_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln110/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="bitcast_ln110_2_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln110_2/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln136_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="1"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln136_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="1"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="l_outCount_1_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="4"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="l_outCount_1/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="DataOut_4_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="1" slack="4"/>
<pin id="234" dir="0" index="3" bw="1" slack="0"/>
<pin id="235" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_4/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="l_outCount_2_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="32" slack="0"/>
<pin id="243" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="l_outCount_2/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="22" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="0" index="2" bw="5" slack="0"/>
<pin id="251" dir="0" index="3" bw="6" slack="0"/>
<pin id="252" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln130_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="22" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln130_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="4"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="l_outCount_3_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l_outCount_3/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln133_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="4"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln133/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="DataOut_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="32" slack="1"/>
<pin id="283" dir="0" index="3" bw="1" slack="0"/>
<pin id="284" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut/6 "/>
</bind>
</comp>

<comp id="288" class="1004" name="DataOut_3_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="32" slack="1"/>
<pin id="292" dir="0" index="3" bw="1" slack="0"/>
<pin id="293" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_3/6 "/>
</bind>
</comp>

<comp id="297" class="1004" name="l_val_V_6_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="l_val_V_6/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="l_val_V_7_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="l_val_V_7/6 "/>
</bind>
</comp>

<comp id="305" class="1004" name="p_Result_5_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="0" index="2" bw="32" slack="0"/>
<pin id="309" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_5/6 "/>
</bind>
</comp>

<comp id="314" class="1005" name="l_outCount_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="l_outCount "/>
</bind>
</comp>

<comp id="322" class="1005" name="empty_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="329" class="1005" name="l_aVal_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="l_aVal "/>
</bind>
</comp>

<comp id="336" class="1005" name="trunc_ln628_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="1"/>
<pin id="338" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln628 "/>
</bind>
</comp>

<comp id="340" class="1005" name="tmp5_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="345" class="1005" name="p_Result_s_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="4"/>
<pin id="347" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="350" class="1005" name="l_val_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_val "/>
</bind>
</comp>

<comp id="355" class="1005" name="l_val_7_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_val_7 "/>
</bind>
</comp>

<comp id="360" class="1005" name="p_load8_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_load8 "/>
</bind>
</comp>

<comp id="365" class="1005" name="l_aVal_load_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_aVal_load "/>
</bind>
</comp>

<comp id="370" class="1005" name="bitcast_ln110_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln110 "/>
</bind>
</comp>

<comp id="375" class="1005" name="bitcast_ln110_2_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln110_2 "/>
</bind>
</comp>

<comp id="380" class="1005" name="DataIn_assign_5_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DataIn_assign_5 "/>
</bind>
</comp>

<comp id="385" class="1005" name="DataIn_assign_4_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DataIn_assign_4 "/>
</bind>
</comp>

<comp id="390" class="1005" name="icmp_ln130_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="1"/>
<pin id="392" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln130 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="30" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="40" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="48" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="94" pin="2"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="48" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="50" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="52" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="50" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="52" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="50" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="50" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="26" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="88" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="32" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="88" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="34" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="175"><net_src comp="36" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="181"><net_src comp="38" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="88" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="187"><net_src comp="94" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="42" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="94" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="196"><net_src comp="44" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="197"><net_src comp="46" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="201"><net_src comp="198" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="205"><net_src comp="202" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="212"><net_src comp="209" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="216"><net_src comp="213" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="221"><net_src comp="206" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="202" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="236"><net_src comp="54" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="115" pin="3"/><net_sink comp="230" pin=1"/></net>

<net id="238"><net_src comp="56" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="244"><net_src comp="230" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="20" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="227" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="253"><net_src comp="58" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="239" pin="3"/><net_sink comp="247" pin=1"/></net>

<net id="255"><net_src comp="60" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="256"><net_src comp="62" pin="0"/><net_sink comp="247" pin=3"/></net>

<net id="261"><net_src comp="247" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="64" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="239" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="239" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="14" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="285"><net_src comp="72" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="131" pin="3"/><net_sink comp="279" pin=1"/></net>

<net id="287"><net_src comp="56" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="294"><net_src comp="72" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="123" pin="3"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="56" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="300"><net_src comp="288" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="279" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="74" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="301" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="297" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="313"><net_src comp="305" pin="3"/><net_sink comp="108" pin=2"/></net>

<net id="317"><net_src comp="76" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="320"><net_src comp="314" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="321"><net_src comp="314" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="325"><net_src comp="80" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="328"><net_src comp="322" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="332"><net_src comp="84" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="335"><net_src comp="329" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="339"><net_src comp="162" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="166" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="348"><net_src comp="176" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="353"><net_src comp="184" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="358"><net_src comp="188" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="363"><net_src comp="198" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="368"><net_src comp="202" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="373"><net_src comp="209" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="378"><net_src comp="213" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="383"><net_src comp="139" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="388"><net_src comp="143" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="393"><net_src comp="257" pin="2"/><net_sink comp="390" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: l_Tc_m_Sreg_Array_2 | {6 }
	Port: l_Tc_m_Sreg_Array | {6 }
	Port: l_flush_Array | {5 }
	Port: l_dataB_1 | {1 }
	Port: l_mul1 | {6 }
 - Input state : 
	Port: muls_Pipeline_VITIS_LOOP_101_2 : l_Tc_m_Sreg_Array_2 | {6 }
	Port: muls_Pipeline_VITIS_LOOP_101_2 : l_Tc_m_Sreg_Array | {6 }
	Port: muls_Pipeline_VITIS_LOOP_101_2 : l_flush_Array | {5 }
	Port: muls_Pipeline_VITIS_LOOP_101_2 : l_dataA_0 | {1 }
	Port: muls_Pipeline_VITIS_LOOP_101_2 : l_dataB_0 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		br_ln136 : 1
	State 2
		DataIn_assign_5 : 1
		DataIn_assign_4 : 1
		store_ln136 : 1
		store_ln136 : 1
	State 3
	State 4
	State 5
		DataOut_4 : 1
		l_outCount_2 : 2
		tmp : 3
		icmp_ln130 : 4
		br_ln130 : 5
		store_ln130 : 3
		l_outCount_3 : 3
		store_ln133 : 4
	State 6
		DataOut : 1
		DataOut_3 : 1
		l_val_V_6 : 2
		l_val_V_7 : 2
		p_Result_5 : 3
		write_ln131 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   fmul   |        grp_fu_139        |    3    |   143   |    78   |
|          |        grp_fu_143        |    3    |   143   |    78   |
|----------|--------------------------|---------|---------|---------|
|    add   |    l_outCount_3_fu_268   |    0    |    0    |    39   |
|----------|--------------------------|---------|---------|---------|
|  select  |    l_outCount_2_fu_239   |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|   icmp   |     icmp_ln130_fu_257    |    0    |    0    |    15   |
|----------|--------------------------|---------|---------|---------|
|   read   |    p_Val2_s_read_fu_88   |    0    |    0    |    0    |
|          |    p_Val2_3_read_fu_94   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  | write_ln106_write_fu_100 |    0    |    0    |    0    |
|          | write_ln131_write_fu_108 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |    trunc_ln628_fu_162    |    0    |    0    |    0    |
|          |       l_val_fu_184       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        tmp5_fu_166       |    0    |    0    |    0    |
|partselect|      l_val_7_fu_188      |    0    |    0    |    0    |
|          |        tmp_fu_247        |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
| bitselect|     p_Result_s_fu_176    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     DataOut_4_fu_230     |    0    |    0    |    0    |
|memshiftread|      DataOut_fu_279      |    0    |    0    |    0    |
|          |     DataOut_3_fu_288     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|     p_Result_5_fu_305    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    6    |   286   |   242   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|DataIn_assign_4_reg_385|   32   |
|DataIn_assign_5_reg_380|   32   |
|bitcast_ln110_2_reg_375|   32   |
| bitcast_ln110_reg_370 |   32   |
|     empty_reg_322     |   32   |
|   icmp_ln130_reg_390  |    1   |
|  l_aVal_load_reg_365  |   32   |
|     l_aVal_reg_329    |   32   |
|   l_outCount_reg_314  |   32   |
|    l_val_7_reg_355    |   32   |
|     l_val_reg_350     |   32   |
|   p_Result_s_reg_345  |    1   |
|    p_load8_reg_360    |   32   |
|      tmp5_reg_340     |   32   |
|  trunc_ln628_reg_336  |    1   |
+-----------------------+--------+
|         Total         |   387  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_139 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_139 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_143 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_143 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   256  ||  1.548  ||    36   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   286  |   242  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   387  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    1   |   673  |   278  |
+-----------+--------+--------+--------+--------+
