Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Apr 15 22:47:50 2023
| Host         : Deez running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_control_sets -verbose -file simple_tx2_control_sets_placed.rpt
| Design       : simple_tx2
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              19 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+------------------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal      |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------+------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | tx/txd_i_1_n_0           | tx/SS[0]                     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                          |                              |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG | tx/E[0]                  | tx/SS[0]                     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | tx/tx_shifter[9]_i_2_n_0 | tx/SS[0]                     |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG |                          | tx/tx_sample_cntr[0]_i_1_n_0 |                4 |             16 |         4.00 |
+----------------+--------------------------+------------------------------+------------------+----------------+--------------+


