Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Thu Mar 29 15:43:04 2018
| Host         : xarez-Aspire-V3-372 running 64-bit elementary OS 0.4.1 Loki
| Command      : report_control_sets -verbose -file TopShell_control_sets_placed.rpt
| Design       : TopShell
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            2 |
| No           | No                    | Yes                    |               4 |            1 |
| No           | Yes                   | No                     |              27 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------+--------------------------------------+------------------+----------------+
|     Clock Signal     |   Enable Signal   |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------------+-------------------+--------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG       |                   |                                      |                1 |              1 |
|  clk_IBUF_BUFG       |                   | btnD_IBUF                            |                1 |              4 |
|  pulse_generator/CLK |                   |                                      |                1 |              4 |
|  pulse_generator/CLK | control_unit/E[0] | counter0/s_count[3]_i_2_n_0          |                1 |              4 |
|  clk_IBUF_BUFG       |                   | pulse_generator/s_counter[0]_i_1_n_0 |                7 |             27 |
+----------------------+-------------------+--------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     3 |
| 16+    |                     1 |
+--------+-----------------------+


