;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.3
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* IRQ */
IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
IRQ__INTC_MASK EQU 0x01
IRQ__INTC_NUMBER EQU 0
IRQ__INTC_PRIOR_NUM EQU 7
IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* SPIM */
SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB06_CTL
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB06_CTL
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB06_MSK
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB06_MSK
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB06_ST
SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB07_MSK
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB07_ST
SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
SPIM_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB06_A0
SPIM_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB06_A1
SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
SPIM_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB06_D0
SPIM_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB06_D1
SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
SPIM_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB06_F0
SPIM_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB06_F1
SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB06_MSK
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB06_ST
SPIM_RxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPIM_RxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPIM_RxInternalInterrupt__INTC_MASK EQU 0x02
SPIM_RxInternalInterrupt__INTC_NUMBER EQU 1
SPIM_RxInternalInterrupt__INTC_PRIOR_NUM EQU 7
SPIM_RxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
SPIM_RxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPIM_RxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBP */
USBP_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBP_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBP_arb_int__INTC_MASK EQU 0x400000
USBP_arb_int__INTC_NUMBER EQU 22
USBP_arb_int__INTC_PRIOR_NUM EQU 7
USBP_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBP_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBP_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBP_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBP_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBP_bus_reset__INTC_MASK EQU 0x800000
USBP_bus_reset__INTC_NUMBER EQU 23
USBP_bus_reset__INTC_PRIOR_NUM EQU 7
USBP_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBP_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBP_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBP_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBP_Dm__0__MASK EQU 0x80
USBP_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBP_Dm__0__PORT EQU 15
USBP_Dm__0__SHIFT EQU 7
USBP_Dm__AG EQU CYREG_PRT15_AG
USBP_Dm__AMUX EQU CYREG_PRT15_AMUX
USBP_Dm__BIE EQU CYREG_PRT15_BIE
USBP_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBP_Dm__BYP EQU CYREG_PRT15_BYP
USBP_Dm__CTL EQU CYREG_PRT15_CTL
USBP_Dm__DM0 EQU CYREG_PRT15_DM0
USBP_Dm__DM1 EQU CYREG_PRT15_DM1
USBP_Dm__DM2 EQU CYREG_PRT15_DM2
USBP_Dm__DR EQU CYREG_PRT15_DR
USBP_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBP_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBP_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBP_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBP_Dm__MASK EQU 0x80
USBP_Dm__PORT EQU 15
USBP_Dm__PRT EQU CYREG_PRT15_PRT
USBP_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBP_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBP_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBP_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBP_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBP_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBP_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBP_Dm__PS EQU CYREG_PRT15_PS
USBP_Dm__SHIFT EQU 7
USBP_Dm__SLW EQU CYREG_PRT15_SLW
USBP_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBP_Dp__0__MASK EQU 0x40
USBP_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBP_Dp__0__PORT EQU 15
USBP_Dp__0__SHIFT EQU 6
USBP_Dp__AG EQU CYREG_PRT15_AG
USBP_Dp__AMUX EQU CYREG_PRT15_AMUX
USBP_Dp__BIE EQU CYREG_PRT15_BIE
USBP_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBP_Dp__BYP EQU CYREG_PRT15_BYP
USBP_Dp__CTL EQU CYREG_PRT15_CTL
USBP_Dp__DM0 EQU CYREG_PRT15_DM0
USBP_Dp__DM1 EQU CYREG_PRT15_DM1
USBP_Dp__DM2 EQU CYREG_PRT15_DM2
USBP_Dp__DR EQU CYREG_PRT15_DR
USBP_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBP_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBP_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBP_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBP_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBP_Dp__MASK EQU 0x40
USBP_Dp__PORT EQU 15
USBP_Dp__PRT EQU CYREG_PRT15_PRT
USBP_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBP_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBP_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBP_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBP_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBP_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBP_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBP_Dp__PS EQU CYREG_PRT15_PS
USBP_Dp__SHIFT EQU 6
USBP_Dp__SLW EQU CYREG_PRT15_SLW
USBP_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USBP_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBP_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBP_dp_int__INTC_MASK EQU 0x1000
USBP_dp_int__INTC_NUMBER EQU 12
USBP_dp_int__INTC_PRIOR_NUM EQU 7
USBP_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBP_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBP_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBP_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBP_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBP_ep_0__INTC_MASK EQU 0x1000000
USBP_ep_0__INTC_NUMBER EQU 24
USBP_ep_0__INTC_PRIOR_NUM EQU 7
USBP_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBP_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBP_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBP_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBP_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBP_ep_1__INTC_MASK EQU 0x04
USBP_ep_1__INTC_NUMBER EQU 2
USBP_ep_1__INTC_PRIOR_NUM EQU 7
USBP_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBP_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBP_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBP_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBP_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBP_ep_2__INTC_MASK EQU 0x08
USBP_ep_2__INTC_NUMBER EQU 3
USBP_ep_2__INTC_PRIOR_NUM EQU 7
USBP_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBP_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBP_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBP_ord_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBP_ord_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBP_ord_int__INTC_MASK EQU 0x2000000
USBP_ord_int__INTC_NUMBER EQU 25
USBP_ord_int__INTC_PRIOR_NUM EQU 7
USBP_ord_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_25
USBP_ord_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBP_ord_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBP_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBP_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBP_sof_int__INTC_MASK EQU 0x200000
USBP_sof_int__INTC_NUMBER EQU 21
USBP_sof_int__INTC_PRIOR_NUM EQU 7
USBP_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBP_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBP_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBP_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBP_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBP_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBP_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBP_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBP_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBP_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBP_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBP_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBP_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBP_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBP_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBP_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBP_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBP_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBP_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBP_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBP_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBP_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBP_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBP_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBP_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBP_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBP_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBP_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBP_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBP_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBP_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBP_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBP_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBP_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBP_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBP_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBP_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBP_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBP_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBP_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBP_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBP_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBP_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBP_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBP_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBP_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBP_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBP_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBP_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBP_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBP_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBP_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBP_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBP_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBP_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBP_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBP_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBP_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBP_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBP_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBP_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBP_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBP_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBP_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBP_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBP_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBP_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBP_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBP_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBP_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBP_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBP_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBP_USB__CR0 EQU CYREG_USB_CR0
USBP_USB__CR1 EQU CYREG_USB_CR1
USBP_USB__CWA EQU CYREG_USB_CWA
USBP_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBP_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBP_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBP_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBP_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBP_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBP_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBP_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBP_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBP_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBP_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBP_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBP_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBP_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBP_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBP_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBP_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBP_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBP_USB__PM_ACT_MSK EQU 0x01
USBP_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBP_USB__PM_STBY_MSK EQU 0x01
USBP_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBP_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBP_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBP_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBP_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBP_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBP_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBP_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBP_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBP_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBP_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBP_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBP_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBP_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBP_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBP_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBP_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBP_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBP_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBP_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBP_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBP_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBP_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBP_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBP_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBP_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBP_USB__SOF0 EQU CYREG_USB_SOF0
USBP_USB__SOF1 EQU CYREG_USB_SOF1
USBP_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBP_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBP_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* Clock */
Clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock__CFG2_SRC_SEL_MASK EQU 0x07
Clock__INDEX EQU 0x00
Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock__PM_ACT_MSK EQU 0x01
Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock__PM_STBY_MSK EQU 0x01

/* LED_1 */
LED_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
LED_1__0__MASK EQU 0x10
LED_1__0__PC EQU CYREG_PRT1_PC4
LED_1__0__PORT EQU 1
LED_1__0__SHIFT EQU 4
LED_1__AG EQU CYREG_PRT1_AG
LED_1__AMUX EQU CYREG_PRT1_AMUX
LED_1__BIE EQU CYREG_PRT1_BIE
LED_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LED_1__BYP EQU CYREG_PRT1_BYP
LED_1__CTL EQU CYREG_PRT1_CTL
LED_1__DM0 EQU CYREG_PRT1_DM0
LED_1__DM1 EQU CYREG_PRT1_DM1
LED_1__DM2 EQU CYREG_PRT1_DM2
LED_1__DR EQU CYREG_PRT1_DR
LED_1__INP_DIS EQU CYREG_PRT1_INP_DIS
LED_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
LED_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LED_1__LCD_EN EQU CYREG_PRT1_LCD_EN
LED_1__MASK EQU 0x10
LED_1__PORT EQU 1
LED_1__PRT EQU CYREG_PRT1_PRT
LED_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LED_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LED_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LED_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LED_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LED_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LED_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LED_1__PS EQU CYREG_PRT1_PS
LED_1__SHIFT EQU 4
LED_1__SLW EQU CYREG_PRT1_SLW

/* LED_2 */
LED_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
LED_2__0__MASK EQU 0x20
LED_2__0__PC EQU CYREG_PRT1_PC5
LED_2__0__PORT EQU 1
LED_2__0__SHIFT EQU 5
LED_2__AG EQU CYREG_PRT1_AG
LED_2__AMUX EQU CYREG_PRT1_AMUX
LED_2__BIE EQU CYREG_PRT1_BIE
LED_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LED_2__BYP EQU CYREG_PRT1_BYP
LED_2__CTL EQU CYREG_PRT1_CTL
LED_2__DM0 EQU CYREG_PRT1_DM0
LED_2__DM1 EQU CYREG_PRT1_DM1
LED_2__DM2 EQU CYREG_PRT1_DM2
LED_2__DR EQU CYREG_PRT1_DR
LED_2__INP_DIS EQU CYREG_PRT1_INP_DIS
LED_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
LED_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LED_2__LCD_EN EQU CYREG_PRT1_LCD_EN
LED_2__MASK EQU 0x20
LED_2__PORT EQU 1
LED_2__PRT EQU CYREG_PRT1_PRT
LED_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LED_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LED_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LED_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LED_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LED_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LED_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LED_2__PS EQU CYREG_PRT1_PS
LED_2__SHIFT EQU 5
LED_2__SLW EQU CYREG_PRT1_SLW

/* LED_3 */
LED_3__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
LED_3__0__MASK EQU 0x40
LED_3__0__PC EQU CYREG_PRT1_PC6
LED_3__0__PORT EQU 1
LED_3__0__SHIFT EQU 6
LED_3__AG EQU CYREG_PRT1_AG
LED_3__AMUX EQU CYREG_PRT1_AMUX
LED_3__BIE EQU CYREG_PRT1_BIE
LED_3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LED_3__BYP EQU CYREG_PRT1_BYP
LED_3__CTL EQU CYREG_PRT1_CTL
LED_3__DM0 EQU CYREG_PRT1_DM0
LED_3__DM1 EQU CYREG_PRT1_DM1
LED_3__DM2 EQU CYREG_PRT1_DM2
LED_3__DR EQU CYREG_PRT1_DR
LED_3__INP_DIS EQU CYREG_PRT1_INP_DIS
LED_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
LED_3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LED_3__LCD_EN EQU CYREG_PRT1_LCD_EN
LED_3__MASK EQU 0x40
LED_3__PORT EQU 1
LED_3__PRT EQU CYREG_PRT1_PRT
LED_3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LED_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LED_3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LED_3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LED_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LED_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LED_3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LED_3__PS EQU CYREG_PRT1_PS
LED_3__SHIFT EQU 6
LED_3__SLW EQU CYREG_PRT1_SLW

/* LED_4 */
LED_4__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
LED_4__0__MASK EQU 0x80
LED_4__0__PC EQU CYREG_PRT1_PC7
LED_4__0__PORT EQU 1
LED_4__0__SHIFT EQU 7
LED_4__AG EQU CYREG_PRT1_AG
LED_4__AMUX EQU CYREG_PRT1_AMUX
LED_4__BIE EQU CYREG_PRT1_BIE
LED_4__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LED_4__BYP EQU CYREG_PRT1_BYP
LED_4__CTL EQU CYREG_PRT1_CTL
LED_4__DM0 EQU CYREG_PRT1_DM0
LED_4__DM1 EQU CYREG_PRT1_DM1
LED_4__DM2 EQU CYREG_PRT1_DM2
LED_4__DR EQU CYREG_PRT1_DR
LED_4__INP_DIS EQU CYREG_PRT1_INP_DIS
LED_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
LED_4__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LED_4__LCD_EN EQU CYREG_PRT1_LCD_EN
LED_4__MASK EQU 0x80
LED_4__PORT EQU 1
LED_4__PRT EQU CYREG_PRT1_PRT
LED_4__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LED_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LED_4__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LED_4__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LED_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LED_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LED_4__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LED_4__PS EQU CYREG_PRT1_PS
LED_4__SHIFT EQU 7
LED_4__SLW EQU CYREG_PRT1_SLW

/* pin_1 */
pin_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
pin_1__0__MASK EQU 0x10
pin_1__0__PC EQU CYREG_PRT2_PC4
pin_1__0__PORT EQU 2
pin_1__0__SHIFT EQU 4
pin_1__AG EQU CYREG_PRT2_AG
pin_1__AMUX EQU CYREG_PRT2_AMUX
pin_1__BIE EQU CYREG_PRT2_BIE
pin_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
pin_1__BYP EQU CYREG_PRT2_BYP
pin_1__CTL EQU CYREG_PRT2_CTL
pin_1__DM0 EQU CYREG_PRT2_DM0
pin_1__DM1 EQU CYREG_PRT2_DM1
pin_1__DM2 EQU CYREG_PRT2_DM2
pin_1__DR EQU CYREG_PRT2_DR
pin_1__INP_DIS EQU CYREG_PRT2_INP_DIS
pin_1__INTSTAT EQU CYREG_PICU2_INTSTAT
pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
pin_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
pin_1__LCD_EN EQU CYREG_PRT2_LCD_EN
pin_1__MASK EQU 0x10
pin_1__PORT EQU 2
pin_1__PRT EQU CYREG_PRT2_PRT
pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
pin_1__PS EQU CYREG_PRT2_PS
pin_1__SHIFT EQU 4
pin_1__SLW EQU CYREG_PRT2_SLW
pin_1__SNAP EQU CYREG_PICU2_SNAP

/* rst_in */
rst_in__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
rst_in__0__MASK EQU 0x04
rst_in__0__PC EQU CYREG_PRT1_PC2
rst_in__0__PORT EQU 1
rst_in__0__SHIFT EQU 2
rst_in__AG EQU CYREG_PRT1_AG
rst_in__AMUX EQU CYREG_PRT1_AMUX
rst_in__BIE EQU CYREG_PRT1_BIE
rst_in__BIT_MASK EQU CYREG_PRT1_BIT_MASK
rst_in__BYP EQU CYREG_PRT1_BYP
rst_in__CTL EQU CYREG_PRT1_CTL
rst_in__DM0 EQU CYREG_PRT1_DM0
rst_in__DM1 EQU CYREG_PRT1_DM1
rst_in__DM2 EQU CYREG_PRT1_DM2
rst_in__DR EQU CYREG_PRT1_DR
rst_in__INP_DIS EQU CYREG_PRT1_INP_DIS
rst_in__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
rst_in__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
rst_in__LCD_EN EQU CYREG_PRT1_LCD_EN
rst_in__MASK EQU 0x04
rst_in__PORT EQU 1
rst_in__PRT EQU CYREG_PRT1_PRT
rst_in__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
rst_in__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
rst_in__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
rst_in__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
rst_in__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
rst_in__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
rst_in__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
rst_in__PS EQU CYREG_PRT1_PS
rst_in__SHIFT EQU 2
rst_in__SLW EQU CYREG_PRT1_SLW

/* GPIOJ11 */
GPIOJ11__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
GPIOJ11__0__MASK EQU 0x80
GPIOJ11__0__PC EQU CYREG_PRT3_PC7
GPIOJ11__0__PORT EQU 3
GPIOJ11__0__SHIFT EQU 7
GPIOJ11__AG EQU CYREG_PRT3_AG
GPIOJ11__AMUX EQU CYREG_PRT3_AMUX
GPIOJ11__BIE EQU CYREG_PRT3_BIE
GPIOJ11__BIT_MASK EQU CYREG_PRT3_BIT_MASK
GPIOJ11__BYP EQU CYREG_PRT3_BYP
GPIOJ11__CTL EQU CYREG_PRT3_CTL
GPIOJ11__DM0 EQU CYREG_PRT3_DM0
GPIOJ11__DM1 EQU CYREG_PRT3_DM1
GPIOJ11__DM2 EQU CYREG_PRT3_DM2
GPIOJ11__DR EQU CYREG_PRT3_DR
GPIOJ11__INP_DIS EQU CYREG_PRT3_INP_DIS
GPIOJ11__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
GPIOJ11__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
GPIOJ11__LCD_EN EQU CYREG_PRT3_LCD_EN
GPIOJ11__MASK EQU 0x80
GPIOJ11__PORT EQU 3
GPIOJ11__PRT EQU CYREG_PRT3_PRT
GPIOJ11__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
GPIOJ11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
GPIOJ11__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
GPIOJ11__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
GPIOJ11__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
GPIOJ11__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
GPIOJ11__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
GPIOJ11__PS EQU CYREG_PRT3_PS
GPIOJ11__SHIFT EQU 7
GPIOJ11__SLW EQU CYREG_PRT3_SLW

/* GPIOJ12 */
GPIOJ12__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
GPIOJ12__0__MASK EQU 0x40
GPIOJ12__0__PC EQU CYREG_PRT3_PC6
GPIOJ12__0__PORT EQU 3
GPIOJ12__0__SHIFT EQU 6
GPIOJ12__AG EQU CYREG_PRT3_AG
GPIOJ12__AMUX EQU CYREG_PRT3_AMUX
GPIOJ12__BIE EQU CYREG_PRT3_BIE
GPIOJ12__BIT_MASK EQU CYREG_PRT3_BIT_MASK
GPIOJ12__BYP EQU CYREG_PRT3_BYP
GPIOJ12__CTL EQU CYREG_PRT3_CTL
GPIOJ12__DM0 EQU CYREG_PRT3_DM0
GPIOJ12__DM1 EQU CYREG_PRT3_DM1
GPIOJ12__DM2 EQU CYREG_PRT3_DM2
GPIOJ12__DR EQU CYREG_PRT3_DR
GPIOJ12__INP_DIS EQU CYREG_PRT3_INP_DIS
GPIOJ12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
GPIOJ12__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
GPIOJ12__LCD_EN EQU CYREG_PRT3_LCD_EN
GPIOJ12__MASK EQU 0x40
GPIOJ12__PORT EQU 3
GPIOJ12__PRT EQU CYREG_PRT3_PRT
GPIOJ12__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
GPIOJ12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
GPIOJ12__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
GPIOJ12__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
GPIOJ12__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
GPIOJ12__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
GPIOJ12__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
GPIOJ12__PS EQU CYREG_PRT3_PS
GPIOJ12__SHIFT EQU 6
GPIOJ12__SLW EQU CYREG_PRT3_SLW

/* GPIOJ13 */
GPIOJ13__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
GPIOJ13__0__MASK EQU 0x20
GPIOJ13__0__PC EQU CYREG_PRT3_PC5
GPIOJ13__0__PORT EQU 3
GPIOJ13__0__SHIFT EQU 5
GPIOJ13__AG EQU CYREG_PRT3_AG
GPIOJ13__AMUX EQU CYREG_PRT3_AMUX
GPIOJ13__BIE EQU CYREG_PRT3_BIE
GPIOJ13__BIT_MASK EQU CYREG_PRT3_BIT_MASK
GPIOJ13__BYP EQU CYREG_PRT3_BYP
GPIOJ13__CTL EQU CYREG_PRT3_CTL
GPIOJ13__DM0 EQU CYREG_PRT3_DM0
GPIOJ13__DM1 EQU CYREG_PRT3_DM1
GPIOJ13__DM2 EQU CYREG_PRT3_DM2
GPIOJ13__DR EQU CYREG_PRT3_DR
GPIOJ13__INP_DIS EQU CYREG_PRT3_INP_DIS
GPIOJ13__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
GPIOJ13__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
GPIOJ13__LCD_EN EQU CYREG_PRT3_LCD_EN
GPIOJ13__MASK EQU 0x20
GPIOJ13__PORT EQU 3
GPIOJ13__PRT EQU CYREG_PRT3_PRT
GPIOJ13__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
GPIOJ13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
GPIOJ13__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
GPIOJ13__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
GPIOJ13__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
GPIOJ13__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
GPIOJ13__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
GPIOJ13__PS EQU CYREG_PRT3_PS
GPIOJ13__SHIFT EQU 5
GPIOJ13__SLW EQU CYREG_PRT3_SLW

/* GPIOJ14 */
GPIOJ14__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
GPIOJ14__0__MASK EQU 0x10
GPIOJ14__0__PC EQU CYREG_PRT3_PC4
GPIOJ14__0__PORT EQU 3
GPIOJ14__0__SHIFT EQU 4
GPIOJ14__AG EQU CYREG_PRT3_AG
GPIOJ14__AMUX EQU CYREG_PRT3_AMUX
GPIOJ14__BIE EQU CYREG_PRT3_BIE
GPIOJ14__BIT_MASK EQU CYREG_PRT3_BIT_MASK
GPIOJ14__BYP EQU CYREG_PRT3_BYP
GPIOJ14__CTL EQU CYREG_PRT3_CTL
GPIOJ14__DM0 EQU CYREG_PRT3_DM0
GPIOJ14__DM1 EQU CYREG_PRT3_DM1
GPIOJ14__DM2 EQU CYREG_PRT3_DM2
GPIOJ14__DR EQU CYREG_PRT3_DR
GPIOJ14__INP_DIS EQU CYREG_PRT3_INP_DIS
GPIOJ14__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
GPIOJ14__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
GPIOJ14__LCD_EN EQU CYREG_PRT3_LCD_EN
GPIOJ14__MASK EQU 0x10
GPIOJ14__PORT EQU 3
GPIOJ14__PRT EQU CYREG_PRT3_PRT
GPIOJ14__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
GPIOJ14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
GPIOJ14__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
GPIOJ14__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
GPIOJ14__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
GPIOJ14__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
GPIOJ14__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
GPIOJ14__PS EQU CYREG_PRT3_PS
GPIOJ14__SHIFT EQU 4
GPIOJ14__SLW EQU CYREG_PRT3_SLW

/* GPIOJ15 */
GPIOJ15__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
GPIOJ15__0__MASK EQU 0x08
GPIOJ15__0__PC EQU CYREG_PRT3_PC3
GPIOJ15__0__PORT EQU 3
GPIOJ15__0__SHIFT EQU 3
GPIOJ15__AG EQU CYREG_PRT3_AG
GPIOJ15__AMUX EQU CYREG_PRT3_AMUX
GPIOJ15__BIE EQU CYREG_PRT3_BIE
GPIOJ15__BIT_MASK EQU CYREG_PRT3_BIT_MASK
GPIOJ15__BYP EQU CYREG_PRT3_BYP
GPIOJ15__CTL EQU CYREG_PRT3_CTL
GPIOJ15__DM0 EQU CYREG_PRT3_DM0
GPIOJ15__DM1 EQU CYREG_PRT3_DM1
GPIOJ15__DM2 EQU CYREG_PRT3_DM2
GPIOJ15__DR EQU CYREG_PRT3_DR
GPIOJ15__INP_DIS EQU CYREG_PRT3_INP_DIS
GPIOJ15__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
GPIOJ15__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
GPIOJ15__LCD_EN EQU CYREG_PRT3_LCD_EN
GPIOJ15__MASK EQU 0x08
GPIOJ15__PORT EQU 3
GPIOJ15__PRT EQU CYREG_PRT3_PRT
GPIOJ15__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
GPIOJ15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
GPIOJ15__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
GPIOJ15__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
GPIOJ15__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
GPIOJ15__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
GPIOJ15__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
GPIOJ15__PS EQU CYREG_PRT3_PS
GPIOJ15__SHIFT EQU 3
GPIOJ15__SLW EQU CYREG_PRT3_SLW

/* Timer_1 */
Timer_1_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_1_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_1_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_1_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_1_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_1_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_1_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_1_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_1_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_1_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_1_TimerHW__PM_ACT_MSK EQU 0x01
Timer_1_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_1_TimerHW__PM_STBY_MSK EQU 0x01
Timer_1_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_1_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_1_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* m_ss_pin */
m_ss_pin__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
m_ss_pin__0__MASK EQU 0x01
m_ss_pin__0__PC EQU CYREG_IO_PC_PRT15_PC0
m_ss_pin__0__PORT EQU 15
m_ss_pin__0__SHIFT EQU 0
m_ss_pin__AG EQU CYREG_PRT15_AG
m_ss_pin__AMUX EQU CYREG_PRT15_AMUX
m_ss_pin__BIE EQU CYREG_PRT15_BIE
m_ss_pin__BIT_MASK EQU CYREG_PRT15_BIT_MASK
m_ss_pin__BYP EQU CYREG_PRT15_BYP
m_ss_pin__CTL EQU CYREG_PRT15_CTL
m_ss_pin__DM0 EQU CYREG_PRT15_DM0
m_ss_pin__DM1 EQU CYREG_PRT15_DM1
m_ss_pin__DM2 EQU CYREG_PRT15_DM2
m_ss_pin__DR EQU CYREG_PRT15_DR
m_ss_pin__INP_DIS EQU CYREG_PRT15_INP_DIS
m_ss_pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
m_ss_pin__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
m_ss_pin__LCD_EN EQU CYREG_PRT15_LCD_EN
m_ss_pin__MASK EQU 0x01
m_ss_pin__PORT EQU 15
m_ss_pin__PRT EQU CYREG_PRT15_PRT
m_ss_pin__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
m_ss_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
m_ss_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
m_ss_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
m_ss_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
m_ss_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
m_ss_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
m_ss_pin__PS EQU CYREG_PRT15_PS
m_ss_pin__SHIFT EQU 0
m_ss_pin__SLW EQU CYREG_PRT15_SLW

/* m_miso_pin */
m_miso_pin__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
m_miso_pin__0__MASK EQU 0x04
m_miso_pin__0__PC EQU CYREG_IO_PC_PRT15_PC2
m_miso_pin__0__PORT EQU 15
m_miso_pin__0__SHIFT EQU 2
m_miso_pin__AG EQU CYREG_PRT15_AG
m_miso_pin__AMUX EQU CYREG_PRT15_AMUX
m_miso_pin__BIE EQU CYREG_PRT15_BIE
m_miso_pin__BIT_MASK EQU CYREG_PRT15_BIT_MASK
m_miso_pin__BYP EQU CYREG_PRT15_BYP
m_miso_pin__CTL EQU CYREG_PRT15_CTL
m_miso_pin__DM0 EQU CYREG_PRT15_DM0
m_miso_pin__DM1 EQU CYREG_PRT15_DM1
m_miso_pin__DM2 EQU CYREG_PRT15_DM2
m_miso_pin__DR EQU CYREG_PRT15_DR
m_miso_pin__INP_DIS EQU CYREG_PRT15_INP_DIS
m_miso_pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
m_miso_pin__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
m_miso_pin__LCD_EN EQU CYREG_PRT15_LCD_EN
m_miso_pin__MASK EQU 0x04
m_miso_pin__PORT EQU 15
m_miso_pin__PRT EQU CYREG_PRT15_PRT
m_miso_pin__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
m_miso_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
m_miso_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
m_miso_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
m_miso_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
m_miso_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
m_miso_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
m_miso_pin__PS EQU CYREG_PRT15_PS
m_miso_pin__SHIFT EQU 2
m_miso_pin__SLW EQU CYREG_PRT15_SLW

/* m_mosi_pin */
m_mosi_pin__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
m_mosi_pin__0__MASK EQU 0x02
m_mosi_pin__0__PC EQU CYREG_IO_PC_PRT15_PC1
m_mosi_pin__0__PORT EQU 15
m_mosi_pin__0__SHIFT EQU 1
m_mosi_pin__AG EQU CYREG_PRT15_AG
m_mosi_pin__AMUX EQU CYREG_PRT15_AMUX
m_mosi_pin__BIE EQU CYREG_PRT15_BIE
m_mosi_pin__BIT_MASK EQU CYREG_PRT15_BIT_MASK
m_mosi_pin__BYP EQU CYREG_PRT15_BYP
m_mosi_pin__CTL EQU CYREG_PRT15_CTL
m_mosi_pin__DM0 EQU CYREG_PRT15_DM0
m_mosi_pin__DM1 EQU CYREG_PRT15_DM1
m_mosi_pin__DM2 EQU CYREG_PRT15_DM2
m_mosi_pin__DR EQU CYREG_PRT15_DR
m_mosi_pin__INP_DIS EQU CYREG_PRT15_INP_DIS
m_mosi_pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
m_mosi_pin__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
m_mosi_pin__LCD_EN EQU CYREG_PRT15_LCD_EN
m_mosi_pin__MASK EQU 0x02
m_mosi_pin__PORT EQU 15
m_mosi_pin__PRT EQU CYREG_PRT15_PRT
m_mosi_pin__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
m_mosi_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
m_mosi_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
m_mosi_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
m_mosi_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
m_mosi_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
m_mosi_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
m_mosi_pin__PS EQU CYREG_PRT15_PS
m_mosi_pin__SHIFT EQU 1
m_mosi_pin__SLW EQU CYREG_PRT15_SLW

/* m_sclk_pin */
m_sclk_pin__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
m_sclk_pin__0__MASK EQU 0x08
m_sclk_pin__0__PC EQU CYREG_IO_PC_PRT15_PC3
m_sclk_pin__0__PORT EQU 15
m_sclk_pin__0__SHIFT EQU 3
m_sclk_pin__AG EQU CYREG_PRT15_AG
m_sclk_pin__AMUX EQU CYREG_PRT15_AMUX
m_sclk_pin__BIE EQU CYREG_PRT15_BIE
m_sclk_pin__BIT_MASK EQU CYREG_PRT15_BIT_MASK
m_sclk_pin__BYP EQU CYREG_PRT15_BYP
m_sclk_pin__CTL EQU CYREG_PRT15_CTL
m_sclk_pin__DM0 EQU CYREG_PRT15_DM0
m_sclk_pin__DM1 EQU CYREG_PRT15_DM1
m_sclk_pin__DM2 EQU CYREG_PRT15_DM2
m_sclk_pin__DR EQU CYREG_PRT15_DR
m_sclk_pin__INP_DIS EQU CYREG_PRT15_INP_DIS
m_sclk_pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
m_sclk_pin__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
m_sclk_pin__LCD_EN EQU CYREG_PRT15_LCD_EN
m_sclk_pin__MASK EQU 0x08
m_sclk_pin__PORT EQU 15
m_sclk_pin__PRT EQU CYREG_PRT15_PRT
m_sclk_pin__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
m_sclk_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
m_sclk_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
m_sclk_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
m_sclk_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
m_sclk_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
m_sclk_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
m_sclk_pin__PS EQU CYREG_PRT15_PS
m_sclk_pin__SHIFT EQU 3
m_sclk_pin__SLW EQU CYREG_PRT15_SLW

/* timer_clock */
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x01
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x02
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x02

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 24
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 24
CYDEV_CHIP_MEMBER_4AA EQU 23
CYDEV_CHIP_MEMBER_4AB EQU 28
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4D EQU 18
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 25
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 22
CYDEV_CHIP_MEMBER_4I EQU 30
CYDEV_CHIP_MEMBER_4J EQU 19
CYDEV_CHIP_MEMBER_4K EQU 20
CYDEV_CHIP_MEMBER_4L EQU 29
CYDEV_CHIP_MEMBER_4M EQU 27
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 26
CYDEV_CHIP_MEMBER_4Q EQU 15
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 21
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 16
CYDEV_CHIP_MEMBER_4Z EQU 17
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 31
CYDEV_CHIP_MEMBER_FM3 EQU 35
CYDEV_CHIP_MEMBER_FM4 EQU 36
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 33
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 34
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
