vendor_name = ModelSim
source_file = 1, C:/Users/Danijel/Desktop/DS-2017-18-G1/DS1.vhd
source_file = 1, C:/Users/Danijel/Desktop/DS-2017-18-G1/DS_tb.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Danijel/Desktop/DS-2017-18-G1/db/DS1.cbx.xml
design_name = hard_block
design_name = DS1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, DS1, 1
instance = comp, \oQ[0]~output\, oQ[0]~output, DS1, 1
instance = comp, \oQ[1]~output\, oQ[1]~output, DS1, 1
instance = comp, \oQ[2]~output\, oQ[2]~output, DS1, 1
instance = comp, \oQ[3]~output\, oQ[3]~output, DS1, 1
instance = comp, \oQ[4]~output\, oQ[4]~output, DS1, 1
instance = comp, \iCLK~input\, iCLK~input, DS1, 1
instance = comp, \iCLK~inputclkctrl\, iCLK~inputclkctrl, DS1, 1
instance = comp, \iSEL[2]~input\, iSEL[2]~input, DS1, 1
instance = comp, \inRESET~input\, inRESET~input, DS1, 1
instance = comp, \iD[0]~input\, iD[0]~input, DS1, 1
instance = comp, \sR0~0\, sR0~0, DS1, 1
instance = comp, \iSEL[1]~input\, iSEL[1]~input, DS1, 1
instance = comp, \iWE~input\, iWE~input, DS1, 1
instance = comp, \iSEL[0]~input\, iSEL[0]~input, DS1, 1
instance = comp, \sR1[3]~0\, sR1[3]~0, DS1, 1
instance = comp, \sR1[0]\, sR1[0], DS1, 1
instance = comp, \sR3[0]~feeder\, sR3[0]~feeder, DS1, 1
instance = comp, \sR3[3]~0\, sR3[3]~0, DS1, 1
instance = comp, \sR3[0]\, sR3[0], DS1, 1
instance = comp, \iSEL[3]~input\, iSEL[3]~input, DS1, 1
instance = comp, \sR2[0]~feeder\, sR2[0]~feeder, DS1, 1
instance = comp, \sR2[3]~0\, sR2[3]~0, DS1, 1
instance = comp, \sR2[0]\, sR2[0], DS1, 1
instance = comp, \sR0[3]~1\, sR0[3]~1, DS1, 1
instance = comp, \sR0[0]\, sR0[0], DS1, 1
instance = comp, \sA[0]~0\, sA[0]~0, DS1, 1
instance = comp, \sA[0]~1\, sA[0]~1, DS1, 1
instance = comp, \iSEL[4]~input\, iSEL[4]~input, DS1, 1
instance = comp, \iSEL[5]~input\, iSEL[5]~input, DS1, 1
instance = comp, \sB[0]~0\, sB[0]~0, DS1, 1
instance = comp, \sB[0]~1\, sB[0]~1, DS1, 1
instance = comp, \sREG_OUT[0]~5\, sREG_OUT[0]~5, DS1, 1
instance = comp, \sREG_OUT[0]\, sREG_OUT[0], DS1, 1
instance = comp, \iD[1]~input\, iD[1]~input, DS1, 1
instance = comp, \sR0~2\, sR0~2, DS1, 1
instance = comp, \sR2[1]\, sR2[1], DS1, 1
instance = comp, \sR3[1]\, sR3[1], DS1, 1
instance = comp, \sR0[1]~feeder\, sR0[1]~feeder, DS1, 1
instance = comp, \sR0[1]\, sR0[1], DS1, 1
instance = comp, \sR1[1]~feeder\, sR1[1]~feeder, DS1, 1
instance = comp, \sR1[1]\, sR1[1], DS1, 1
instance = comp, \sB[1]~2\, sB[1]~2, DS1, 1
instance = comp, \sB[1]~3\, sB[1]~3, DS1, 1
instance = comp, \sA[1]~2\, sA[1]~2, DS1, 1
instance = comp, \sA[1]~3\, sA[1]~3, DS1, 1
instance = comp, \sREG_OUT[1]~7\, sREG_OUT[1]~7, DS1, 1
instance = comp, \sREG_OUT[1]\, sREG_OUT[1], DS1, 1
instance = comp, \iD[2]~input\, iD[2]~input, DS1, 1
instance = comp, \sR0~3\, sR0~3, DS1, 1
instance = comp, \sR1[2]~feeder\, sR1[2]~feeder, DS1, 1
instance = comp, \sR1[2]\, sR1[2], DS1, 1
instance = comp, \sR3[2]\, sR3[2], DS1, 1
instance = comp, \sR0[2]~feeder\, sR0[2]~feeder, DS1, 1
instance = comp, \sR0[2]\, sR0[2], DS1, 1
instance = comp, \sR2[2]\, sR2[2], DS1, 1
instance = comp, \sB[2]~4\, sB[2]~4, DS1, 1
instance = comp, \sB[2]~5\, sB[2]~5, DS1, 1
instance = comp, \sA[2]~4\, sA[2]~4, DS1, 1
instance = comp, \sA[2]~5\, sA[2]~5, DS1, 1
instance = comp, \sREG_OUT[2]~9\, sREG_OUT[2]~9, DS1, 1
instance = comp, \sREG_OUT[2]\, sREG_OUT[2], DS1, 1
instance = comp, \iD[3]~input\, iD[3]~input, DS1, 1
instance = comp, \sR0~4\, sR0~4, DS1, 1
instance = comp, \sR3[3]\, sR3[3], DS1, 1
instance = comp, \sR2[3]\, sR2[3], DS1, 1
instance = comp, \sR1[3]~feeder\, sR1[3]~feeder, DS1, 1
instance = comp, \sR1[3]\, sR1[3], DS1, 1
instance = comp, \sR0[3]~feeder\, sR0[3]~feeder, DS1, 1
instance = comp, \sR0[3]\, sR0[3], DS1, 1
instance = comp, \sB[3]~6\, sB[3]~6, DS1, 1
instance = comp, \sB[3]~7\, sB[3]~7, DS1, 1
instance = comp, \sA[3]~6\, sA[3]~6, DS1, 1
instance = comp, \sA[3]~7\, sA[3]~7, DS1, 1
instance = comp, \sREG_OUT[3]~11\, sREG_OUT[3]~11, DS1, 1
instance = comp, \sREG_OUT[3]\, sREG_OUT[3], DS1, 1
instance = comp, \sREG_OUT[4]~13\, sREG_OUT[4]~13, DS1, 1
instance = comp, \sREG_OUT[4]\, sREG_OUT[4], DS1, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, DS1, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, DS1, 1
