-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity edge_canny_detector_xFSuppression3x3_2_0_0_720_1280_3_0_0_1_5_1_1_1280_3840_3840_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    magnitude_mat_data_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    magnitude_mat_data_empty_n : IN STD_LOGIC;
    magnitude_mat_data_read : OUT STD_LOGIC;
    phase_mat_data_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    phase_mat_data_empty_n : IN STD_LOGIC;
    phase_mat_data_read : OUT STD_LOGIC;
    nms_mat_data_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    nms_mat_data_full_n : IN STD_LOGIC;
    nms_mat_data_write : OUT STD_LOGIC;
    lowthreshold_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    lowthreshold_empty_n : IN STD_LOGIC;
    lowthreshold_read : OUT STD_LOGIC;
    highthreshold_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    highthreshold_empty_n : IN STD_LOGIC;
    highthreshold_read : OUT STD_LOGIC );
end;


architecture behav of edge_canny_detector_xFSuppression3x3_2_0_0_720_1280_3_0_0_1_5_1_1_1280_3840_3840_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv13_2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_500 : STD_LOGIC_VECTOR (10 downto 0) := "10100000000";
    constant ap_const_lv10_2D1 : STD_LOGIC_VECTOR (9 downto 0) := "1011010001";
    constant ap_const_lv10_2D0 : STD_LOGIC_VECTOR (9 downto 0) := "1011010000";
    constant ap_const_lv13_3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000011";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal magnitude_mat_data_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln878_reg_847 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal icmp_ln878_1_reg_907 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i147_i_i_i_reg_885 : STD_LOGIC_VECTOR (0 downto 0);
    signal phase_mat_data_blk_n : STD_LOGIC;
    signal nms_mat_data_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp1_iter6 : STD_LOGIC := '0';
    signal icmp_ln870_4_reg_932 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln870_4_reg_932_pp1_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal lowthreshold_blk_n : STD_LOGIC;
    signal highthreshold_blk_n : STD_LOGIC;
    signal col_V_reg_342 : STD_LOGIC_VECTOR (10 downto 0);
    signal col_V_2_reg_401 : STD_LOGIC_VECTOR (10 downto 0);
    signal col_V_2_reg_401_pp1_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_state6_pp1_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op118_read_state7 : BOOLEAN;
    signal ap_predicate_op129_read_state7 : BOOLEAN;
    signal ap_block_state7_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state8_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_state9_pp1_stage0_iter3 : BOOLEAN;
    signal ap_block_state10_pp1_stage0_iter4 : BOOLEAN;
    signal ap_block_state11_pp1_stage0_iter5 : BOOLEAN;
    signal ap_block_state12_pp1_stage0_iter6 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal agg_tmp31_i_i_0_i_i_reg_413 : STD_LOGIC_VECTOR (7 downto 0);
    signal agg_tmp23_i_i_0_i_i_reg_425 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_tmp23_i_i_0_i_i_reg_425_pp1_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_tmp20_i_i_0_i_i_reg_437 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_tmp12_i_i_0_i_i_reg_450 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_tmp12_i_i_0_i_i_reg_450_pp1_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_tmp9_i_i_0_i_i_reg_462 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_tmp2_i_i_0_i_i_reg_475 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_tmp2_i_i_0_i_i_reg_475_pp1_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_tmp109_0_i_i_reg_487 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_xFFindmax3x3_3_0_0_s_fu_500_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_555 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp1_iter5 : STD_LOGIC := '0';
    signal icmp_ln878_1_reg_907_pp1_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal lowthreshold_read_reg_832 : STD_LOGIC_VECTOR (7 downto 0);
    signal highthreshold_read_reg_837 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_V_1_fu_560_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln878_fu_566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln534_fu_572_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln534_reg_851 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln334_fu_577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal cmp_i_i147_i_i_i_fu_658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln187_fu_664_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln187_reg_889 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln188_fu_668_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln188_reg_893 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln204_fu_672_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln204_reg_897 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_V_3_fu_676_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal col_V_3_reg_902 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal icmp_ln878_1_fu_682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_1_reg_907_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_1_reg_907_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_1_reg_907_pp1_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln195_fu_706_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln195_reg_911 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln870_4_fu_713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln870_4_reg_932_pp1_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln870_4_reg_932_pp1_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal l00_buf_V_2_xfExtractPixels_1_5_3_s_fu_526_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal l00_buf_V_2_reg_936 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp1_iter3 : STD_LOGIC := '0';
    signal l10_buf_V_2_xfExtractPixels_1_5_3_s_fu_531_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal l10_buf_V_2_reg_942 : STD_LOGIC_VECTOR (15 downto 0);
    signal l20_buf_V_2_xfExtractPixels_1_5_3_s_fu_536_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal l20_buf_V_2_reg_948 : STD_LOGIC_VECTOR (15 downto 0);
    signal angle_buf_V_2_xfExtractPixels_1_1_0_s_fu_541_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal angle_buf_V_2_reg_964 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp1_iter4 : STD_LOGIC := '0';
    signal row_V_1_fu_766_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal row_V_1_reg_969 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal row_ind_V_2_fu_796_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_2_reg_974 : STD_LOGIC_VECTOR (12 downto 0);
    signal read_ind_V_2_fu_810_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal read_ind_V_2_reg_979 : STD_LOGIC_VECTOR (12 downto 0);
    signal write_ind_V_2_fu_824_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal write_ind_V_2_reg_984 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_flush_enable : STD_LOGIC;
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal ap_condition_pp1_exit_iter3_state9 : STD_LOGIC;
    signal angle_V_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal angle_V_0_ce0 : STD_LOGIC;
    signal angle_V_0_we0 : STD_LOGIC;
    signal angle_V_0_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal angle_V_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal angle_V_0_ce1 : STD_LOGIC;
    signal angle_V_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal angle_V_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal angle_V_1_ce0 : STD_LOGIC;
    signal angle_V_1_we0 : STD_LOGIC;
    signal angle_V_1_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal angle_V_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal angle_V_1_ce1 : STD_LOGIC;
    signal angle_V_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_V_0_ce0 : STD_LOGIC;
    signal buf_V_0_we0 : STD_LOGIC;
    signal buf_V_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_V_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_V_0_ce1 : STD_LOGIC;
    signal buf_V_0_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_V_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_V_1_ce0 : STD_LOGIC;
    signal buf_V_1_we0 : STD_LOGIC;
    signal buf_V_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_V_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_V_1_ce1 : STD_LOGIC;
    signal buf_V_1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_V_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_V_2_ce0 : STD_LOGIC;
    signal buf_V_2_we0 : STD_LOGIC;
    signal buf_V_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_V_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_V_2_ce1 : STD_LOGIC;
    signal buf_V_2_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_xFFindmax3x3_3_0_0_s_fu_500_p_i00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_xFFindmax3x3_3_0_0_s_fu_500_p_i02 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_xFFindmax3x3_3_0_0_s_fu_500_p_i10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_xFFindmax3x3_3_0_0_s_fu_500_p_i12 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_xFFindmax3x3_3_0_0_s_fu_500_p_i20 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_xFFindmax3x3_3_0_0_s_fu_500_p_i22 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_xFFindmax3x3_3_0_0_s_fu_500_angle : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFFindmax3x3_3_0_0_s_fu_500_ap_ce : STD_LOGIC;
    signal ap_block_state6_pp1_stage0_iter0_ignore_call22 : BOOLEAN;
    signal ap_block_state7_pp1_stage0_iter1_ignore_call22 : BOOLEAN;
    signal ap_block_state8_pp1_stage0_iter2_ignore_call22 : BOOLEAN;
    signal ap_block_state9_pp1_stage0_iter3_ignore_call22 : BOOLEAN;
    signal ap_block_state10_pp1_stage0_iter4_ignore_call22 : BOOLEAN;
    signal ap_block_state11_pp1_stage0_iter5_ignore_call22 : BOOLEAN;
    signal ap_block_state12_pp1_stage0_iter6_ignore_call22 : BOOLEAN;
    signal ap_block_pp1_stage0_11001_ignoreCallOp172 : BOOLEAN;
    signal l00_buf_V_2_xfExtractPixels_1_5_3_s_fu_526_ap_ready : STD_LOGIC;
    signal l10_buf_V_2_xfExtractPixels_1_5_3_s_fu_531_ap_ready : STD_LOGIC;
    signal l20_buf_V_2_xfExtractPixels_1_5_3_s_fu_536_ap_ready : STD_LOGIC;
    signal angle_buf_V_2_xfExtractPixels_1_1_0_s_fu_541_ap_ready : STD_LOGIC;
    signal angle_buf_V_2_xfExtractPixels_1_1_0_s_fu_541_p_read1 : STD_LOGIC_VECTOR (7 downto 0);
    signal row_V_reg_353 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal write_ind_V_reg_365 : STD_LOGIC_VECTOR (12 downto 0);
    signal read_ind_V_reg_377 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_mux_row_ind_V_phi_fu_393_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_reg_389 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_mux_col_V_2_phi_fu_405_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_mux_agg_tmp31_i_i_0_i_i_phi_fu_417_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_agg_tmp20_i_i_0_i_i_phi_fu_441_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_agg_tmp9_i_i_0_i_i_phi_fu_466_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_agg_tmp109_0_i_i_phi_fu_491_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf0_V_fu_719_p5 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf1_V_fu_732_p5 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf2_V_fu_745_p5 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln534_2_fu_688_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln534_1_fu_697_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bottom_fu_118 : STD_LOGIC_VECTOR (1 downto 0);
    signal bottom_1_fu_619_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal mid_fu_122 : STD_LOGIC_VECTOR (1 downto 0);
    signal mid_1_fu_627_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal top_fu_126 : STD_LOGIC_VECTOR (1 downto 0);
    signal top_1_fu_635_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp1_stage0_01001 : BOOLEAN;
    signal icmp_ln870_fu_613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_ind_V_1_fu_772_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln870_1_fu_790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_ind_V_1_fu_778_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln870_2_fu_804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal write_ind_V_1_fu_784_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln870_3_fu_818_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_condition_775 : BOOLEAN;
    signal ap_condition_780 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component edge_canny_detector_xFFindmax3x3_3_0_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        p_i00 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_i01 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_i02 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_i10 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_i11 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_i12 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_i20 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_i21 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_i22 : IN STD_LOGIC_VECTOR (15 downto 0);
        angle : IN STD_LOGIC_VECTOR (7 downto 0);
        p_low_threshold : IN STD_LOGIC_VECTOR (7 downto 0);
        p_high_threshold : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component edge_canny_detector_xfExtractPixels_1_5_3_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component edge_canny_detector_xfExtractPixels_1_1_0_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        p_read1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component edge_canny_detector_mux_32_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component edge_canny_detector_xFSuppression3x3_2_0_0_720_1280_3_0_0_1_5_1_1_1280_3840_3840_s_angle_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component edge_canny_detector_xFSuppression3x3_2_0_0_720_1280_3_0_0_1_5_1_1_1280_3840_3840_s_buf_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    angle_V_0_U : component edge_canny_detector_xFSuppression3x3_2_0_0_720_1280_3_0_0_1_5_1_1_1280_3840_3840_s_angle_V_0
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => angle_V_0_address0,
        ce0 => angle_V_0_ce0,
        we0 => angle_V_0_we0,
        d0 => angle_V_0_d0,
        address1 => angle_V_0_address1,
        ce1 => angle_V_0_ce1,
        q1 => angle_V_0_q1);

    angle_V_1_U : component edge_canny_detector_xFSuppression3x3_2_0_0_720_1280_3_0_0_1_5_1_1_1280_3840_3840_s_angle_V_0
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => angle_V_1_address0,
        ce0 => angle_V_1_ce0,
        we0 => angle_V_1_we0,
        d0 => angle_V_1_d0,
        address1 => angle_V_1_address1,
        ce1 => angle_V_1_ce1,
        q1 => angle_V_1_q1);

    buf_V_0_U : component edge_canny_detector_xFSuppression3x3_2_0_0_720_1280_3_0_0_1_5_1_1_1280_3840_3840_s_buf_V_0
    generic map (
        DataWidth => 16,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_0_address0,
        ce0 => buf_V_0_ce0,
        we0 => buf_V_0_we0,
        d0 => buf_V_0_d0,
        address1 => buf_V_0_address1,
        ce1 => buf_V_0_ce1,
        q1 => buf_V_0_q1);

    buf_V_1_U : component edge_canny_detector_xFSuppression3x3_2_0_0_720_1280_3_0_0_1_5_1_1_1280_3840_3840_s_buf_V_0
    generic map (
        DataWidth => 16,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_1_address0,
        ce0 => buf_V_1_ce0,
        we0 => buf_V_1_we0,
        d0 => buf_V_1_d0,
        address1 => buf_V_1_address1,
        ce1 => buf_V_1_ce1,
        q1 => buf_V_1_q1);

    buf_V_2_U : component edge_canny_detector_xFSuppression3x3_2_0_0_720_1280_3_0_0_1_5_1_1_1280_3840_3840_s_buf_V_0
    generic map (
        DataWidth => 16,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_2_address0,
        ce0 => buf_V_2_ce0,
        we0 => buf_V_2_we0,
        d0 => buf_V_2_d0,
        address1 => buf_V_2_address1,
        ce1 => buf_V_2_ce1,
        q1 => buf_V_2_q1);

    grp_xFFindmax3x3_3_0_0_s_fu_500 : component edge_canny_detector_xFFindmax3x3_3_0_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p_i00 => grp_xFFindmax3x3_3_0_0_s_fu_500_p_i00,
        p_i01 => agg_tmp2_i_i_0_i_i_reg_475,
        p_i02 => grp_xFFindmax3x3_3_0_0_s_fu_500_p_i02,
        p_i10 => grp_xFFindmax3x3_3_0_0_s_fu_500_p_i10,
        p_i11 => agg_tmp12_i_i_0_i_i_reg_450,
        p_i12 => grp_xFFindmax3x3_3_0_0_s_fu_500_p_i12,
        p_i20 => grp_xFFindmax3x3_3_0_0_s_fu_500_p_i20,
        p_i21 => agg_tmp23_i_i_0_i_i_reg_425,
        p_i22 => grp_xFFindmax3x3_3_0_0_s_fu_500_p_i22,
        angle => grp_xFFindmax3x3_3_0_0_s_fu_500_angle,
        p_low_threshold => lowthreshold_read_reg_832,
        p_high_threshold => highthreshold_read_reg_837,
        ap_return => grp_xFFindmax3x3_3_0_0_s_fu_500_ap_return,
        ap_ce => grp_xFFindmax3x3_3_0_0_s_fu_500_ap_ce);

    l00_buf_V_2_xfExtractPixels_1_5_3_s_fu_526 : component edge_canny_detector_xfExtractPixels_1_5_3_s
    port map (
        ap_ready => l00_buf_V_2_xfExtractPixels_1_5_3_s_fu_526_ap_ready,
        p_read1 => buf0_V_fu_719_p5,
        ap_return => l00_buf_V_2_xfExtractPixels_1_5_3_s_fu_526_ap_return);

    l10_buf_V_2_xfExtractPixels_1_5_3_s_fu_531 : component edge_canny_detector_xfExtractPixels_1_5_3_s
    port map (
        ap_ready => l10_buf_V_2_xfExtractPixels_1_5_3_s_fu_531_ap_ready,
        p_read1 => buf1_V_fu_732_p5,
        ap_return => l10_buf_V_2_xfExtractPixels_1_5_3_s_fu_531_ap_return);

    l20_buf_V_2_xfExtractPixels_1_5_3_s_fu_536 : component edge_canny_detector_xfExtractPixels_1_5_3_s
    port map (
        ap_ready => l20_buf_V_2_xfExtractPixels_1_5_3_s_fu_536_ap_ready,
        p_read1 => buf2_V_fu_745_p5,
        ap_return => l20_buf_V_2_xfExtractPixels_1_5_3_s_fu_536_ap_return);

    angle_buf_V_2_xfExtractPixels_1_1_0_s_fu_541 : component edge_canny_detector_xfExtractPixels_1_1_0_s
    port map (
        ap_ready => angle_buf_V_2_xfExtractPixels_1_1_0_s_fu_541_ap_ready,
        p_read1 => angle_buf_V_2_xfExtractPixels_1_1_0_s_fu_541_p_read1,
        ap_return => angle_buf_V_2_xfExtractPixels_1_1_0_s_fu_541_ap_return);

    mux_32_16_1_1_U80 : component edge_canny_detector_mux_32_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => buf_V_0_q1,
        din1 => buf_V_1_q1,
        din2 => buf_V_2_q1,
        din3 => top_fu_126,
        dout => buf0_V_fu_719_p5);

    mux_32_16_1_1_U81 : component edge_canny_detector_mux_32_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => buf_V_0_q1,
        din1 => buf_V_1_q1,
        din2 => buf_V_2_q1,
        din3 => mid_fu_122,
        dout => buf1_V_fu_732_p5);

    mux_32_16_1_1_U82 : component edge_canny_detector_mux_32_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => buf_V_0_q1,
        din1 => buf_V_1_q1,
        din2 => buf_V_2_q1,
        din3 => bottom_fu_118,
        dout => buf2_V_fu_745_p5);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln334_fu_577_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((highthreshold_empty_n = ap_const_logic_0) or (lowthreshold_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((not(((highthreshold_empty_n = ap_const_logic_0) or (lowthreshold_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_pp1_flush_enable)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln334_fu_577_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp1_exit_iter3_state9)) then 
                        ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter2;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
                elsif (((icmp_ln334_fu_577_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    ap_enable_reg_pp1_iter6 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    agg_tmp109_0_i_i_reg_487_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln878_1_reg_907_pp1_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1))) then 
                agg_tmp109_0_i_i_reg_487 <= agg_tmp2_i_i_0_i_i_reg_475_pp1_iter4_reg;
            elsif (((icmp_ln334_fu_577_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                agg_tmp109_0_i_i_reg_487 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    agg_tmp12_i_i_0_i_i_reg_450_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (icmp_ln878_1_reg_907_pp1_iter3_reg = ap_const_lv1_0))) then 
                agg_tmp12_i_i_0_i_i_reg_450 <= l10_buf_V_2_reg_942;
            elsif (((icmp_ln334_fu_577_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                agg_tmp12_i_i_0_i_i_reg_450 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    agg_tmp20_i_i_0_i_i_reg_437_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln878_1_reg_907_pp1_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1))) then 
                agg_tmp20_i_i_0_i_i_reg_437 <= agg_tmp23_i_i_0_i_i_reg_425_pp1_iter4_reg;
            elsif (((icmp_ln334_fu_577_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                agg_tmp20_i_i_0_i_i_reg_437 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    agg_tmp23_i_i_0_i_i_reg_425_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (icmp_ln878_1_reg_907_pp1_iter3_reg = ap_const_lv1_0))) then 
                agg_tmp23_i_i_0_i_i_reg_425 <= l20_buf_V_2_reg_948;
            elsif (((icmp_ln334_fu_577_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                agg_tmp23_i_i_0_i_i_reg_425 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    agg_tmp2_i_i_0_i_i_reg_475_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (icmp_ln878_1_reg_907_pp1_iter3_reg = ap_const_lv1_0))) then 
                agg_tmp2_i_i_0_i_i_reg_475 <= l00_buf_V_2_reg_936;
            elsif (((icmp_ln334_fu_577_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                agg_tmp2_i_i_0_i_i_reg_475 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    agg_tmp31_i_i_0_i_i_reg_413_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln878_1_reg_907_pp1_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1))) then 
                agg_tmp31_i_i_0_i_i_reg_413 <= angle_buf_V_2_reg_964;
            elsif (((icmp_ln334_fu_577_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                agg_tmp31_i_i_0_i_i_reg_413 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    agg_tmp9_i_i_0_i_i_reg_462_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln878_1_reg_907_pp1_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1))) then 
                agg_tmp9_i_i_0_i_i_reg_462 <= agg_tmp12_i_i_0_i_i_reg_450_pp1_iter4_reg;
            elsif (((icmp_ln334_fu_577_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                agg_tmp9_i_i_0_i_i_reg_462 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    bottom_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln334_fu_577_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                if ((not((ap_phi_mux_row_ind_V_phi_fu_393_p4 = ap_const_lv13_2)) and not((ap_phi_mux_row_ind_V_phi_fu_393_p4 = ap_const_lv13_0)))) then 
                    bottom_fu_118 <= bottom_1_fu_619_p3;
                elsif ((ap_phi_mux_row_ind_V_phi_fu_393_p4 = ap_const_lv13_2)) then 
                    bottom_fu_118 <= ap_const_lv2_2;
                elsif ((ap_phi_mux_row_ind_V_phi_fu_393_p4 = ap_const_lv13_0)) then 
                    bottom_fu_118 <= ap_const_lv2_0;
                end if;
            end if; 
        end if;
    end process;

    col_V_2_reg_401_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                col_V_2_reg_401 <= col_V_3_reg_902;
            elsif (((icmp_ln334_fu_577_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_V_2_reg_401 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    col_V_reg_342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln878_fu_566_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                col_V_reg_342 <= col_V_1_fu_560_p2;
            elsif ((not(((highthreshold_empty_n = ap_const_logic_0) or (lowthreshold_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_V_reg_342 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    mid_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln334_fu_577_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                if ((not((ap_phi_mux_row_ind_V_phi_fu_393_p4 = ap_const_lv13_2)) and not((ap_phi_mux_row_ind_V_phi_fu_393_p4 = ap_const_lv13_0)))) then 
                    mid_fu_122 <= mid_1_fu_627_p3;
                elsif ((ap_phi_mux_row_ind_V_phi_fu_393_p4 = ap_const_lv13_2)) then 
                    mid_fu_122 <= ap_const_lv2_1;
                elsif ((ap_phi_mux_row_ind_V_phi_fu_393_p4 = ap_const_lv13_0)) then 
                    mid_fu_122 <= ap_const_lv2_2;
                end if;
            end if; 
        end if;
    end process;

    read_ind_V_reg_377_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                read_ind_V_reg_377 <= ap_const_lv13_1;
            elsif (((nms_mat_data_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                read_ind_V_reg_377 <= read_ind_V_2_reg_979;
            end if; 
        end if;
    end process;

    row_V_reg_353_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                row_V_reg_353 <= ap_const_lv10_1;
            elsif (((nms_mat_data_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                row_V_reg_353 <= row_V_1_reg_969;
            end if; 
        end if;
    end process;

    row_ind_V_reg_389_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                row_ind_V_reg_389 <= ap_const_lv13_2;
            elsif (((nms_mat_data_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                row_ind_V_reg_389 <= row_ind_V_2_reg_974;
            end if; 
        end if;
    end process;

    top_fu_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln334_fu_577_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                if ((not((ap_phi_mux_row_ind_V_phi_fu_393_p4 = ap_const_lv13_2)) and not((ap_phi_mux_row_ind_V_phi_fu_393_p4 = ap_const_lv13_0)))) then 
                    top_fu_126 <= top_1_fu_635_p3;
                elsif ((ap_phi_mux_row_ind_V_phi_fu_393_p4 = ap_const_lv13_2)) then 
                    top_fu_126 <= ap_const_lv2_0;
                elsif ((ap_phi_mux_row_ind_V_phi_fu_393_p4 = ap_const_lv13_0)) then 
                    top_fu_126 <= ap_const_lv2_1;
                end if;
            end if; 
        end if;
    end process;

    write_ind_V_reg_365_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                write_ind_V_reg_365 <= ap_const_lv13_0;
            elsif (((nms_mat_data_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                write_ind_V_reg_365 <= write_ind_V_2_reg_984;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp1_stage0_11001)) then
                agg_tmp12_i_i_0_i_i_reg_450_pp1_iter4_reg <= agg_tmp12_i_i_0_i_i_reg_450;
                agg_tmp23_i_i_0_i_i_reg_425_pp1_iter4_reg <= agg_tmp23_i_i_0_i_i_reg_425;
                agg_tmp2_i_i_0_i_i_reg_475_pp1_iter4_reg <= agg_tmp2_i_i_0_i_i_reg_475;
                icmp_ln870_4_reg_932_pp1_iter3_reg <= icmp_ln870_4_reg_932;
                icmp_ln870_4_reg_932_pp1_iter4_reg <= icmp_ln870_4_reg_932_pp1_iter3_reg;
                icmp_ln870_4_reg_932_pp1_iter5_reg <= icmp_ln870_4_reg_932_pp1_iter4_reg;
                icmp_ln878_1_reg_907_pp1_iter2_reg <= icmp_ln878_1_reg_907_pp1_iter1_reg;
                icmp_ln878_1_reg_907_pp1_iter3_reg <= icmp_ln878_1_reg_907_pp1_iter2_reg;
                icmp_ln878_1_reg_907_pp1_iter4_reg <= icmp_ln878_1_reg_907_pp1_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (icmp_ln878_1_reg_907_pp1_iter3_reg = ap_const_lv1_0))) then
                angle_buf_V_2_reg_964 <= angle_buf_V_2_xfExtractPixels_1_1_0_s_fu_541_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln334_fu_577_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                cmp_i_i147_i_i_i_reg_885 <= cmp_i_i147_i_i_i_fu_658_p2;
                trunc_ln187_reg_889 <= trunc_ln187_fu_664_p1;
                trunc_ln188_reg_893 <= trunc_ln188_fu_668_p1;
                trunc_ln204_reg_897 <= trunc_ln204_fu_672_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                col_V_2_reg_401_pp1_iter1_reg <= col_V_2_reg_401;
                icmp_ln878_1_reg_907 <= icmp_ln878_1_fu_682_p2;
                icmp_ln878_1_reg_907_pp1_iter1_reg <= icmp_ln878_1_reg_907;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                col_V_3_reg_902 <= col_V_3_fu_676_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                highthreshold_read_reg_837 <= highthreshold_dout;
                lowthreshold_read_reg_832 <= lowthreshold_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln878_1_reg_907_pp1_iter1_reg = ap_const_lv1_0))) then
                icmp_ln870_4_reg_932 <= icmp_ln870_4_fu_713_p2;
                    zext_ln195_reg_911(10 downto 0) <= zext_ln195_fu_706_p1(10 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln878_reg_847 <= icmp_ln878_fu_566_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (icmp_ln878_1_reg_907_pp1_iter2_reg = ap_const_lv1_0))) then
                l00_buf_V_2_reg_936 <= l00_buf_V_2_xfExtractPixels_1_5_3_s_fu_526_ap_return;
                l10_buf_V_2_reg_942 <= l10_buf_V_2_xfExtractPixels_1_5_3_s_fu_531_ap_return;
                l20_buf_V_2_reg_948 <= l20_buf_V_2_xfExtractPixels_1_5_3_s_fu_536_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                read_ind_V_2_reg_979 <= read_ind_V_2_fu_810_p3;
                row_V_1_reg_969 <= row_V_1_fu_766_p2;
                row_ind_V_2_reg_974 <= row_ind_V_2_fu_796_p3;
                write_ind_V_2_reg_984 <= write_ind_V_2_fu_824_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln878_1_reg_907_pp1_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1)))) then
                reg_555 <= grp_xFFindmax3x3_3_0_0_s_fu_500_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln878_fu_566_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    zext_ln534_reg_851(10 downto 0) <= zext_ln534_fu_572_p1(10 downto 0);
            end if;
        end if;
    end process;
    zext_ln534_reg_851(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";
    zext_ln195_reg_911(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, nms_mat_data_full_n, lowthreshold_empty_n, highthreshold_empty_n, ap_enable_reg_pp1_iter6, ap_CS_fsm_state15, ap_enable_reg_pp1_iter5, ap_enable_reg_pp0_iter0, icmp_ln878_fu_566_p2, icmp_ln334_fu_577_p2, ap_CS_fsm_state5, ap_enable_reg_pp1_iter3, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0_subdone, ap_block_pp1_stage0_subdone, ap_enable_reg_pp1_iter2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((highthreshold_empty_n = ap_const_logic_0) or (lowthreshold_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln878_fu_566_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln878_fu_566_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln334_fu_577_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) and not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter5 = ap_const_logic_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif ((((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter5 = ap_const_logic_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((nms_mat_data_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;

    angle_V_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln878_1_reg_907, cmp_i_i147_i_i_i_reg_885, zext_ln534_reg_851, trunc_ln188_reg_893, zext_ln534_2_fu_688_p1, zext_ln534_1_fu_697_p1)
    begin
        if (((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_1) and (icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (trunc_ln188_reg_893 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            angle_V_0_address0 <= zext_ln534_1_fu_697_p1(11 - 1 downto 0);
        elsif (((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_0) and (icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (trunc_ln188_reg_893 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            angle_V_0_address0 <= zext_ln534_2_fu_688_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            angle_V_0_address0 <= zext_ln534_reg_851(11 - 1 downto 0);
        else 
            angle_V_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    angle_V_0_address1 <= zext_ln195_reg_911(11 - 1 downto 0);

    angle_V_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln878_1_reg_907, cmp_i_i147_i_i_i_reg_885, ap_block_pp1_stage0_11001, ap_block_pp0_stage0_11001, trunc_ln188_reg_893)
    begin
        if ((((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_1) and (icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (trunc_ln188_reg_893 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_0) and (icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (trunc_ln188_reg_893 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            angle_V_0_ce0 <= ap_const_logic_1;
        else 
            angle_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    angle_V_0_ce1_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            angle_V_0_ce1 <= ap_const_logic_1;
        else 
            angle_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    angle_V_0_d0_assign_proc : process(phase_mat_data_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln878_1_reg_907, cmp_i_i147_i_i_i_reg_885, trunc_ln188_reg_893)
    begin
        if (((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_0) and (icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (trunc_ln188_reg_893 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            angle_V_0_d0 <= ap_const_lv8_0;
        elsif ((((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_1) and (icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (trunc_ln188_reg_893 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            angle_V_0_d0 <= phase_mat_data_dout;
        else 
            angle_V_0_d0 <= "XXXXXXXX";
        end if; 
    end process;


    angle_V_0_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln878_reg_847, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln878_1_reg_907, cmp_i_i147_i_i_i_reg_885, ap_block_pp1_stage0_11001, ap_block_pp0_stage0_11001, trunc_ln188_reg_893)
    begin
        if ((((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_1) and (icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (trunc_ln188_reg_893 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln878_reg_847 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_0) and (icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (trunc_ln188_reg_893 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            angle_V_0_we0 <= ap_const_logic_1;
        else 
            angle_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    angle_V_1_address0_assign_proc : process(cmp_i_i147_i_i_i_reg_885, zext_ln534_2_fu_688_p1, zext_ln534_1_fu_697_p1, ap_condition_775)
    begin
        if ((ap_const_boolean_1 = ap_condition_775)) then
            if ((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_1)) then 
                angle_V_1_address0 <= zext_ln534_1_fu_697_p1(11 - 1 downto 0);
            elsif ((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_0)) then 
                angle_V_1_address0 <= zext_ln534_2_fu_688_p1(11 - 1 downto 0);
            else 
                angle_V_1_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            angle_V_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    angle_V_1_address1 <= zext_ln195_reg_911(11 - 1 downto 0);

    angle_V_1_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln878_1_reg_907, cmp_i_i147_i_i_i_reg_885, ap_block_pp1_stage0_11001, trunc_ln188_reg_893)
    begin
        if ((((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_1) and (icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (trunc_ln188_reg_893 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_0) and (icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (trunc_ln188_reg_893 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            angle_V_1_ce0 <= ap_const_logic_1;
        else 
            angle_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    angle_V_1_ce1_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            angle_V_1_ce1 <= ap_const_logic_1;
        else 
            angle_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    angle_V_1_d0_assign_proc : process(phase_mat_data_dout, cmp_i_i147_i_i_i_reg_885, ap_condition_775)
    begin
        if ((ap_const_boolean_1 = ap_condition_775)) then
            if ((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_1)) then 
                angle_V_1_d0 <= phase_mat_data_dout;
            elsif ((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_0)) then 
                angle_V_1_d0 <= ap_const_lv8_0;
            else 
                angle_V_1_d0 <= "XXXXXXXX";
            end if;
        else 
            angle_V_1_d0 <= "XXXXXXXX";
        end if; 
    end process;


    angle_V_1_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln878_1_reg_907, cmp_i_i147_i_i_i_reg_885, ap_block_pp1_stage0_11001, trunc_ln188_reg_893)
    begin
        if ((((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_1) and (icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (trunc_ln188_reg_893 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_0) and (icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (trunc_ln188_reg_893 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            angle_V_1_we0 <= ap_const_logic_1;
        else 
            angle_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    angle_buf_V_2_xfExtractPixels_1_1_0_s_fu_541_p_read1 <= 
        angle_V_1_q1 when (trunc_ln204_reg_897(0) = '1') else 
        angle_V_0_q1;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(4);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state13 <= ap_CS_fsm(5);
    ap_CS_fsm_state14 <= ap_CS_fsm(6);
    ap_CS_fsm_state15 <= ap_CS_fsm(7);
    ap_CS_fsm_state4 <= ap_CS_fsm(2);
    ap_CS_fsm_state5 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(magnitude_mat_data_empty_n, phase_mat_data_empty_n, ap_enable_reg_pp0_iter1, icmp_ln878_reg_847)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((icmp_ln878_reg_847 = ap_const_lv1_0) and (phase_mat_data_empty_n = ap_const_logic_0)) or ((icmp_ln878_reg_847 = ap_const_lv1_0) and (magnitude_mat_data_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(magnitude_mat_data_empty_n, phase_mat_data_empty_n, ap_enable_reg_pp0_iter1, icmp_ln878_reg_847)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((icmp_ln878_reg_847 = ap_const_lv1_0) and (phase_mat_data_empty_n = ap_const_logic_0)) or ((icmp_ln878_reg_847 = ap_const_lv1_0) and (magnitude_mat_data_empty_n = ap_const_logic_0))));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_01001_assign_proc : process(magnitude_mat_data_empty_n, phase_mat_data_empty_n, nms_mat_data_full_n, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter6, icmp_ln870_4_reg_932_pp1_iter5_reg, ap_predicate_op118_read_state7, ap_predicate_op129_read_state7)
    begin
                ap_block_pp1_stage0_01001 <= (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (((phase_mat_data_empty_n = ap_const_logic_0) and (ap_predicate_op129_read_state7 = ap_const_boolean_1)) or ((magnitude_mat_data_empty_n = ap_const_logic_0) and (ap_predicate_op118_read_state7 = ap_const_boolean_1)))) or ((nms_mat_data_full_n = ap_const_logic_0) and (icmp_ln870_4_reg_932_pp1_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1)));
    end process;


    ap_block_pp1_stage0_11001_assign_proc : process(magnitude_mat_data_empty_n, phase_mat_data_empty_n, nms_mat_data_full_n, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter6, icmp_ln870_4_reg_932_pp1_iter5_reg, ap_predicate_op118_read_state7, ap_predicate_op129_read_state7)
    begin
                ap_block_pp1_stage0_11001 <= (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (((phase_mat_data_empty_n = ap_const_logic_0) and (ap_predicate_op129_read_state7 = ap_const_boolean_1)) or ((magnitude_mat_data_empty_n = ap_const_logic_0) and (ap_predicate_op118_read_state7 = ap_const_boolean_1)))) or ((nms_mat_data_full_n = ap_const_logic_0) and (icmp_ln870_4_reg_932_pp1_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1)));
    end process;


    ap_block_pp1_stage0_11001_ignoreCallOp172_assign_proc : process(magnitude_mat_data_empty_n, phase_mat_data_empty_n, nms_mat_data_full_n, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter6, icmp_ln870_4_reg_932_pp1_iter5_reg, ap_predicate_op118_read_state7, ap_predicate_op129_read_state7)
    begin
                ap_block_pp1_stage0_11001_ignoreCallOp172 <= (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (((phase_mat_data_empty_n = ap_const_logic_0) and (ap_predicate_op129_read_state7 = ap_const_boolean_1)) or ((magnitude_mat_data_empty_n = ap_const_logic_0) and (ap_predicate_op118_read_state7 = ap_const_boolean_1)))) or ((nms_mat_data_full_n = ap_const_logic_0) and (icmp_ln870_4_reg_932_pp1_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1)));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(magnitude_mat_data_empty_n, phase_mat_data_empty_n, nms_mat_data_full_n, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter6, icmp_ln870_4_reg_932_pp1_iter5_reg, ap_predicate_op118_read_state7, ap_predicate_op129_read_state7)
    begin
                ap_block_pp1_stage0_subdone <= (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (((phase_mat_data_empty_n = ap_const_logic_0) and (ap_predicate_op129_read_state7 = ap_const_boolean_1)) or ((magnitude_mat_data_empty_n = ap_const_logic_0) and (ap_predicate_op118_read_state7 = ap_const_boolean_1)))) or ((nms_mat_data_full_n = ap_const_logic_0) and (icmp_ln870_4_reg_932_pp1_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1)));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg, lowthreshold_empty_n, highthreshold_empty_n)
    begin
                ap_block_state1 <= ((highthreshold_empty_n = ap_const_logic_0) or (lowthreshold_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;

        ap_block_state10_pp1_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp1_stage0_iter4_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp1_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp1_stage0_iter5_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state12_pp1_stage0_iter6_assign_proc : process(nms_mat_data_full_n, icmp_ln870_4_reg_932_pp1_iter5_reg)
    begin
                ap_block_state12_pp1_stage0_iter6 <= ((nms_mat_data_full_n = ap_const_logic_0) and (icmp_ln870_4_reg_932_pp1_iter5_reg = ap_const_lv1_0));
    end process;


    ap_block_state12_pp1_stage0_iter6_ignore_call22_assign_proc : process(nms_mat_data_full_n, icmp_ln870_4_reg_932_pp1_iter5_reg)
    begin
                ap_block_state12_pp1_stage0_iter6_ignore_call22 <= ((nms_mat_data_full_n = ap_const_logic_0) and (icmp_ln870_4_reg_932_pp1_iter5_reg = ap_const_lv1_0));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter1_assign_proc : process(magnitude_mat_data_empty_n, phase_mat_data_empty_n, icmp_ln878_reg_847)
    begin
                ap_block_state3_pp0_stage0_iter1 <= (((icmp_ln878_reg_847 = ap_const_lv1_0) and (phase_mat_data_empty_n = ap_const_logic_0)) or ((icmp_ln878_reg_847 = ap_const_lv1_0) and (magnitude_mat_data_empty_n = ap_const_logic_0)));
    end process;

        ap_block_state6_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp1_stage0_iter0_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_pp1_stage0_iter1_assign_proc : process(magnitude_mat_data_empty_n, phase_mat_data_empty_n, ap_predicate_op118_read_state7, ap_predicate_op129_read_state7)
    begin
                ap_block_state7_pp1_stage0_iter1 <= (((phase_mat_data_empty_n = ap_const_logic_0) and (ap_predicate_op129_read_state7 = ap_const_boolean_1)) or ((magnitude_mat_data_empty_n = ap_const_logic_0) and (ap_predicate_op118_read_state7 = ap_const_boolean_1)));
    end process;


    ap_block_state7_pp1_stage0_iter1_ignore_call22_assign_proc : process(magnitude_mat_data_empty_n, phase_mat_data_empty_n, ap_predicate_op118_read_state7, ap_predicate_op129_read_state7)
    begin
                ap_block_state7_pp1_stage0_iter1_ignore_call22 <= (((phase_mat_data_empty_n = ap_const_logic_0) and (ap_predicate_op129_read_state7 = ap_const_boolean_1)) or ((magnitude_mat_data_empty_n = ap_const_logic_0) and (ap_predicate_op118_read_state7 = ap_const_boolean_1)));
    end process;

        ap_block_state8_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp1_stage0_iter2_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp1_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp1_stage0_iter3_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_775_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln878_1_reg_907, trunc_ln188_reg_893)
    begin
                ap_condition_775 <= ((icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (trunc_ln188_reg_893 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_780_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln878_1_reg_907, trunc_ln187_reg_889)
    begin
                ap_condition_780 <= (not((trunc_ln187_reg_889 = ap_const_lv2_1)) and not((trunc_ln187_reg_889 = ap_const_lv2_0)) and (icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln878_fu_566_p2)
    begin
        if ((icmp_ln878_fu_566_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter3_state9_assign_proc : process(ap_enable_reg_pp1_iter3, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            ap_condition_pp1_exit_iter3_state9 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter3_state9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_flush_enable_assign_proc : process(ap_CS_fsm_pp1_stage0, icmp_ln878_1_fu_682_p2, ap_block_pp1_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (icmp_ln878_1_fu_682_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_condition_pp1_flush_enable <= ap_const_logic_1;
        else 
            ap_condition_pp1_flush_enable <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, icmp_ln334_fu_577_p2, ap_CS_fsm_state5)
    begin
        if (((icmp_ln334_fu_577_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (real_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter6, ap_enable_reg_pp1_iter5, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter3, ap_enable_reg_pp1_iter4, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_agg_tmp109_0_i_i_phi_fu_491_p4_assign_proc : process(ap_block_pp1_stage0, agg_tmp2_i_i_0_i_i_reg_475_pp1_iter4_reg, agg_tmp109_0_i_i_reg_487, ap_enable_reg_pp1_iter5, icmp_ln878_1_reg_907_pp1_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (icmp_ln878_1_reg_907_pp1_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_agg_tmp109_0_i_i_phi_fu_491_p4 <= agg_tmp2_i_i_0_i_i_reg_475_pp1_iter4_reg;
        else 
            ap_phi_mux_agg_tmp109_0_i_i_phi_fu_491_p4 <= agg_tmp109_0_i_i_reg_487;
        end if; 
    end process;


    ap_phi_mux_agg_tmp20_i_i_0_i_i_phi_fu_441_p4_assign_proc : process(ap_block_pp1_stage0, agg_tmp23_i_i_0_i_i_reg_425_pp1_iter4_reg, agg_tmp20_i_i_0_i_i_reg_437, ap_enable_reg_pp1_iter5, icmp_ln878_1_reg_907_pp1_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (icmp_ln878_1_reg_907_pp1_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_agg_tmp20_i_i_0_i_i_phi_fu_441_p4 <= agg_tmp23_i_i_0_i_i_reg_425_pp1_iter4_reg;
        else 
            ap_phi_mux_agg_tmp20_i_i_0_i_i_phi_fu_441_p4 <= agg_tmp20_i_i_0_i_i_reg_437;
        end if; 
    end process;


    ap_phi_mux_agg_tmp31_i_i_0_i_i_phi_fu_417_p4_assign_proc : process(ap_block_pp1_stage0, agg_tmp31_i_i_0_i_i_reg_413, ap_enable_reg_pp1_iter5, icmp_ln878_1_reg_907_pp1_iter4_reg, angle_buf_V_2_reg_964)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (icmp_ln878_1_reg_907_pp1_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_agg_tmp31_i_i_0_i_i_phi_fu_417_p4 <= angle_buf_V_2_reg_964;
        else 
            ap_phi_mux_agg_tmp31_i_i_0_i_i_phi_fu_417_p4 <= agg_tmp31_i_i_0_i_i_reg_413;
        end if; 
    end process;


    ap_phi_mux_agg_tmp9_i_i_0_i_i_phi_fu_466_p4_assign_proc : process(ap_block_pp1_stage0, agg_tmp12_i_i_0_i_i_reg_450_pp1_iter4_reg, agg_tmp9_i_i_0_i_i_reg_462, ap_enable_reg_pp1_iter5, icmp_ln878_1_reg_907_pp1_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (icmp_ln878_1_reg_907_pp1_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_agg_tmp9_i_i_0_i_i_phi_fu_466_p4 <= agg_tmp12_i_i_0_i_i_reg_450_pp1_iter4_reg;
        else 
            ap_phi_mux_agg_tmp9_i_i_0_i_i_phi_fu_466_p4 <= agg_tmp9_i_i_0_i_i_reg_462;
        end if; 
    end process;


    ap_phi_mux_col_V_2_phi_fu_405_p4_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln878_1_reg_907, col_V_2_reg_401, col_V_3_reg_902)
    begin
        if (((icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_col_V_2_phi_fu_405_p4 <= col_V_3_reg_902;
        else 
            ap_phi_mux_col_V_2_phi_fu_405_p4 <= col_V_2_reg_401;
        end if; 
    end process;

    ap_phi_mux_row_ind_V_phi_fu_393_p4 <= row_ind_V_reg_389;

    ap_predicate_op118_read_state7_assign_proc : process(icmp_ln878_1_reg_907, cmp_i_i147_i_i_i_reg_885)
    begin
                ap_predicate_op118_read_state7 <= ((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_1) and (icmp_ln878_1_reg_907 = ap_const_lv1_0));
    end process;


    ap_predicate_op129_read_state7_assign_proc : process(icmp_ln878_1_reg_907, cmp_i_i147_i_i_i_reg_885)
    begin
                ap_predicate_op129_read_state7 <= ((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_1) and (icmp_ln878_1_reg_907 = ap_const_lv1_0));
    end process;

    ap_ready <= internal_ap_ready;
    bottom_1_fu_619_p3 <= 
        ap_const_lv2_1 when (icmp_ln870_fu_613_p2(0) = '1') else 
        bottom_fu_118;

    buf_V_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln878_1_reg_907, cmp_i_i147_i_i_i_reg_885, ap_enable_reg_pp0_iter0, zext_ln534_fu_572_p1, trunc_ln187_reg_889, zext_ln534_2_fu_688_p1, zext_ln534_1_fu_697_p1)
    begin
        if (((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_1) and (icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (trunc_ln187_reg_889 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            buf_V_0_address0 <= zext_ln534_1_fu_697_p1(11 - 1 downto 0);
        elsif (((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_0) and (icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (trunc_ln187_reg_889 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            buf_V_0_address0 <= zext_ln534_2_fu_688_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            buf_V_0_address0 <= zext_ln534_fu_572_p1(11 - 1 downto 0);
        else 
            buf_V_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    buf_V_0_address1 <= zext_ln195_fu_706_p1(11 - 1 downto 0);

    buf_V_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln878_1_reg_907, cmp_i_i147_i_i_i_reg_885, ap_block_pp1_stage0_11001, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001, trunc_ln187_reg_889)
    begin
        if ((((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_1) and (icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (trunc_ln187_reg_889 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_0) and (icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (trunc_ln187_reg_889 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            buf_V_0_ce0 <= ap_const_logic_1;
        else 
            buf_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_0_ce1_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            buf_V_0_ce1 <= ap_const_logic_1;
        else 
            buf_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_0_d0_assign_proc : process(magnitude_mat_data_dout, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln878_1_reg_907, cmp_i_i147_i_i_i_reg_885, ap_enable_reg_pp0_iter0, trunc_ln187_reg_889)
    begin
        if (((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_1) and (icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (trunc_ln187_reg_889 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            buf_V_0_d0 <= magnitude_mat_data_dout;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_0) and (icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (trunc_ln187_reg_889 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_V_0_d0 <= ap_const_lv16_0;
        else 
            buf_V_0_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_V_0_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln878_1_reg_907, cmp_i_i147_i_i_i_reg_885, ap_block_pp1_stage0_11001, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001, icmp_ln878_fu_566_p2, trunc_ln187_reg_889)
    begin
        if ((((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_1) and (icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (trunc_ln187_reg_889 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_0) and (icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (trunc_ln187_reg_889 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln878_fu_566_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            buf_V_0_we0 <= ap_const_logic_1;
        else 
            buf_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln878_1_reg_907, cmp_i_i147_i_i_i_reg_885, zext_ln534_reg_851, trunc_ln187_reg_889, zext_ln534_2_fu_688_p1, zext_ln534_1_fu_697_p1)
    begin
        if (((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_1) and (icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (trunc_ln187_reg_889 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            buf_V_1_address0 <= zext_ln534_1_fu_697_p1(11 - 1 downto 0);
        elsif (((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_0) and (icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (trunc_ln187_reg_889 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            buf_V_1_address0 <= zext_ln534_2_fu_688_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            buf_V_1_address0 <= zext_ln534_reg_851(11 - 1 downto 0);
        else 
            buf_V_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    buf_V_1_address1 <= zext_ln195_fu_706_p1(11 - 1 downto 0);

    buf_V_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln878_1_reg_907, cmp_i_i147_i_i_i_reg_885, ap_block_pp1_stage0_11001, ap_block_pp0_stage0_11001, trunc_ln187_reg_889)
    begin
        if ((((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_1) and (icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (trunc_ln187_reg_889 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_0) and (icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (trunc_ln187_reg_889 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buf_V_1_ce0 <= ap_const_logic_1;
        else 
            buf_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_ce1_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            buf_V_1_ce1 <= ap_const_logic_1;
        else 
            buf_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_d0_assign_proc : process(magnitude_mat_data_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln878_1_reg_907, cmp_i_i147_i_i_i_reg_885, trunc_ln187_reg_889)
    begin
        if (((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_0) and (icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (trunc_ln187_reg_889 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            buf_V_1_d0 <= ap_const_lv16_0;
        elsif ((((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_1) and (icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (trunc_ln187_reg_889 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buf_V_1_d0 <= magnitude_mat_data_dout;
        else 
            buf_V_1_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_V_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln878_reg_847, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln878_1_reg_907, cmp_i_i147_i_i_i_reg_885, ap_block_pp1_stage0_11001, ap_block_pp0_stage0_11001, trunc_ln187_reg_889)
    begin
        if ((((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_1) and (icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (trunc_ln187_reg_889 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln878_reg_847 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_0) and (icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (trunc_ln187_reg_889 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_V_1_we0 <= ap_const_logic_1;
        else 
            buf_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_2_address0_assign_proc : process(cmp_i_i147_i_i_i_reg_885, zext_ln534_2_fu_688_p1, zext_ln534_1_fu_697_p1, ap_condition_780)
    begin
        if ((ap_const_boolean_1 = ap_condition_780)) then
            if ((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_1)) then 
                buf_V_2_address0 <= zext_ln534_1_fu_697_p1(11 - 1 downto 0);
            elsif ((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_0)) then 
                buf_V_2_address0 <= zext_ln534_2_fu_688_p1(11 - 1 downto 0);
            else 
                buf_V_2_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            buf_V_2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    buf_V_2_address1 <= zext_ln195_fu_706_p1(11 - 1 downto 0);

    buf_V_2_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln878_1_reg_907, cmp_i_i147_i_i_i_reg_885, ap_block_pp1_stage0_11001, trunc_ln187_reg_889)
    begin
        if (((not((trunc_ln187_reg_889 = ap_const_lv2_1)) and not((trunc_ln187_reg_889 = ap_const_lv2_0)) and (cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_1) and (icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or (not((trunc_ln187_reg_889 = ap_const_lv2_1)) and not((trunc_ln187_reg_889 = ap_const_lv2_0)) and (cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_0) and (icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_V_2_ce0 <= ap_const_logic_1;
        else 
            buf_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_2_ce1_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            buf_V_2_ce1 <= ap_const_logic_1;
        else 
            buf_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_2_d0_assign_proc : process(magnitude_mat_data_dout, cmp_i_i147_i_i_i_reg_885, ap_condition_780)
    begin
        if ((ap_const_boolean_1 = ap_condition_780)) then
            if ((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_1)) then 
                buf_V_2_d0 <= magnitude_mat_data_dout;
            elsif ((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_0)) then 
                buf_V_2_d0 <= ap_const_lv16_0;
            else 
                buf_V_2_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            buf_V_2_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_V_2_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln878_1_reg_907, cmp_i_i147_i_i_i_reg_885, ap_block_pp1_stage0_11001, trunc_ln187_reg_889)
    begin
        if (((not((trunc_ln187_reg_889 = ap_const_lv2_1)) and not((trunc_ln187_reg_889 = ap_const_lv2_0)) and (cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_1) and (icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or (not((trunc_ln187_reg_889 = ap_const_lv2_1)) and not((trunc_ln187_reg_889 = ap_const_lv2_0)) and (cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_0) and (icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_V_2_we0 <= ap_const_logic_1;
        else 
            buf_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cmp_i_i147_i_i_i_fu_658_p2 <= "1" when (unsigned(row_V_reg_353) < unsigned(ap_const_lv10_2D0)) else "0";
    col_V_1_fu_560_p2 <= std_logic_vector(unsigned(col_V_reg_342) + unsigned(ap_const_lv11_1));
    col_V_3_fu_676_p2 <= std_logic_vector(unsigned(ap_phi_mux_col_V_2_phi_fu_405_p4) + unsigned(ap_const_lv11_1));

    grp_xFFindmax3x3_3_0_0_s_fu_500_angle_assign_proc : process(ap_block_pp1_stage0, agg_tmp31_i_i_0_i_i_reg_413, icmp_ln878_1_reg_907_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_CS_fsm_state13, ap_phi_mux_agg_tmp31_i_i_0_i_i_phi_fu_417_p4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_xFFindmax3x3_3_0_0_s_fu_500_angle <= agg_tmp31_i_i_0_i_i_reg_413;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (icmp_ln878_1_reg_907_pp1_iter3_reg = ap_const_lv1_0))) then 
            grp_xFFindmax3x3_3_0_0_s_fu_500_angle <= ap_phi_mux_agg_tmp31_i_i_0_i_i_phi_fu_417_p4;
        else 
            grp_xFFindmax3x3_3_0_0_s_fu_500_angle <= "XXXXXXXX";
        end if; 
    end process;


    grp_xFFindmax3x3_3_0_0_s_fu_500_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_CS_fsm_state14, ap_CS_fsm_state13, ap_block_pp1_stage0_11001_ignoreCallOp172)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001_ignoreCallOp172) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            grp_xFFindmax3x3_3_0_0_s_fu_500_ap_ce <= ap_const_logic_1;
        else 
            grp_xFFindmax3x3_3_0_0_s_fu_500_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_xFFindmax3x3_3_0_0_s_fu_500_p_i00_assign_proc : process(ap_block_pp1_stage0, agg_tmp109_0_i_i_reg_487, icmp_ln878_1_reg_907_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_CS_fsm_state13, ap_phi_mux_agg_tmp109_0_i_i_phi_fu_491_p4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_xFFindmax3x3_3_0_0_s_fu_500_p_i00 <= agg_tmp109_0_i_i_reg_487;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (icmp_ln878_1_reg_907_pp1_iter3_reg = ap_const_lv1_0))) then 
            grp_xFFindmax3x3_3_0_0_s_fu_500_p_i00 <= ap_phi_mux_agg_tmp109_0_i_i_phi_fu_491_p4;
        else 
            grp_xFFindmax3x3_3_0_0_s_fu_500_p_i00 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xFFindmax3x3_3_0_0_s_fu_500_p_i02_assign_proc : process(ap_block_pp1_stage0, icmp_ln878_1_reg_907_pp1_iter3_reg, l00_buf_V_2_reg_936, ap_enable_reg_pp1_iter4, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_xFFindmax3x3_3_0_0_s_fu_500_p_i02 <= ap_const_lv16_0;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (icmp_ln878_1_reg_907_pp1_iter3_reg = ap_const_lv1_0))) then 
            grp_xFFindmax3x3_3_0_0_s_fu_500_p_i02 <= l00_buf_V_2_reg_936;
        else 
            grp_xFFindmax3x3_3_0_0_s_fu_500_p_i02 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xFFindmax3x3_3_0_0_s_fu_500_p_i10_assign_proc : process(ap_block_pp1_stage0, agg_tmp9_i_i_0_i_i_reg_462, icmp_ln878_1_reg_907_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_CS_fsm_state13, ap_phi_mux_agg_tmp9_i_i_0_i_i_phi_fu_466_p4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_xFFindmax3x3_3_0_0_s_fu_500_p_i10 <= agg_tmp9_i_i_0_i_i_reg_462;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (icmp_ln878_1_reg_907_pp1_iter3_reg = ap_const_lv1_0))) then 
            grp_xFFindmax3x3_3_0_0_s_fu_500_p_i10 <= ap_phi_mux_agg_tmp9_i_i_0_i_i_phi_fu_466_p4;
        else 
            grp_xFFindmax3x3_3_0_0_s_fu_500_p_i10 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xFFindmax3x3_3_0_0_s_fu_500_p_i12_assign_proc : process(ap_block_pp1_stage0, icmp_ln878_1_reg_907_pp1_iter3_reg, l10_buf_V_2_reg_942, ap_enable_reg_pp1_iter4, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_xFFindmax3x3_3_0_0_s_fu_500_p_i12 <= ap_const_lv16_0;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (icmp_ln878_1_reg_907_pp1_iter3_reg = ap_const_lv1_0))) then 
            grp_xFFindmax3x3_3_0_0_s_fu_500_p_i12 <= l10_buf_V_2_reg_942;
        else 
            grp_xFFindmax3x3_3_0_0_s_fu_500_p_i12 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xFFindmax3x3_3_0_0_s_fu_500_p_i20_assign_proc : process(ap_block_pp1_stage0, agg_tmp20_i_i_0_i_i_reg_437, icmp_ln878_1_reg_907_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_CS_fsm_state13, ap_phi_mux_agg_tmp20_i_i_0_i_i_phi_fu_441_p4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_xFFindmax3x3_3_0_0_s_fu_500_p_i20 <= agg_tmp20_i_i_0_i_i_reg_437;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (icmp_ln878_1_reg_907_pp1_iter3_reg = ap_const_lv1_0))) then 
            grp_xFFindmax3x3_3_0_0_s_fu_500_p_i20 <= ap_phi_mux_agg_tmp20_i_i_0_i_i_phi_fu_441_p4;
        else 
            grp_xFFindmax3x3_3_0_0_s_fu_500_p_i20 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xFFindmax3x3_3_0_0_s_fu_500_p_i22_assign_proc : process(ap_block_pp1_stage0, icmp_ln878_1_reg_907_pp1_iter3_reg, l20_buf_V_2_reg_948, ap_enable_reg_pp1_iter4, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_xFFindmax3x3_3_0_0_s_fu_500_p_i22 <= ap_const_lv16_0;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (icmp_ln878_1_reg_907_pp1_iter3_reg = ap_const_lv1_0))) then 
            grp_xFFindmax3x3_3_0_0_s_fu_500_p_i22 <= l20_buf_V_2_reg_948;
        else 
            grp_xFFindmax3x3_3_0_0_s_fu_500_p_i22 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    highthreshold_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, highthreshold_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            highthreshold_blk_n <= highthreshold_empty_n;
        else 
            highthreshold_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    highthreshold_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, lowthreshold_empty_n, highthreshold_empty_n)
    begin
        if ((not(((highthreshold_empty_n = ap_const_logic_0) or (lowthreshold_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            highthreshold_read <= ap_const_logic_1;
        else 
            highthreshold_read <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln334_fu_577_p2 <= "1" when (row_V_reg_353 = ap_const_lv10_2D1) else "0";
    icmp_ln870_1_fu_790_p2 <= "1" when (row_ind_V_1_fu_772_p2 = ap_const_lv13_3) else "0";
    icmp_ln870_2_fu_804_p2 <= "1" when (read_ind_V_1_fu_778_p2 = ap_const_lv13_2) else "0";
    icmp_ln870_3_fu_818_p2 <= "1" when (write_ind_V_1_fu_784_p2 = ap_const_lv13_2) else "0";
    icmp_ln870_4_fu_713_p2 <= "1" when (col_V_2_reg_401_pp1_iter1_reg = ap_const_lv11_0) else "0";
    icmp_ln870_fu_613_p2 <= "1" when (row_ind_V_reg_389 = ap_const_lv13_1) else "0";
    icmp_ln878_1_fu_682_p2 <= "1" when (ap_phi_mux_col_V_2_phi_fu_405_p4 = ap_const_lv11_500) else "0";
    icmp_ln878_fu_566_p2 <= "1" when (col_V_reg_342 = ap_const_lv11_500) else "0";

    internal_ap_ready_assign_proc : process(icmp_ln334_fu_577_p2, ap_CS_fsm_state5)
    begin
        if (((icmp_ln334_fu_577_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    lowthreshold_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, lowthreshold_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            lowthreshold_blk_n <= lowthreshold_empty_n;
        else 
            lowthreshold_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    lowthreshold_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, lowthreshold_empty_n, highthreshold_empty_n)
    begin
        if ((not(((highthreshold_empty_n = ap_const_logic_0) or (lowthreshold_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            lowthreshold_read <= ap_const_logic_1;
        else 
            lowthreshold_read <= ap_const_logic_0;
        end if; 
    end process;


    magnitude_mat_data_blk_n_assign_proc : process(magnitude_mat_data_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln878_reg_847, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln878_1_reg_907, cmp_i_i147_i_i_i_reg_885)
    begin
        if ((((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_1) and (icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln878_reg_847 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            magnitude_mat_data_blk_n <= magnitude_mat_data_empty_n;
        else 
            magnitude_mat_data_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    magnitude_mat_data_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln878_reg_847, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_predicate_op118_read_state7, ap_block_pp1_stage0_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_predicate_op118_read_state7 = ap_const_boolean_1)) or ((icmp_ln878_reg_847 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            magnitude_mat_data_read <= ap_const_logic_1;
        else 
            magnitude_mat_data_read <= ap_const_logic_0;
        end if; 
    end process;

    mid_1_fu_627_p3 <= 
        ap_const_lv2_0 when (icmp_ln870_fu_613_p2(0) = '1') else 
        mid_fu_122;

    nms_mat_data_blk_n_assign_proc : process(nms_mat_data_full_n, ap_block_pp1_stage0, ap_enable_reg_pp1_iter6, icmp_ln870_4_reg_932_pp1_iter5_reg, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (icmp_ln870_4_reg_932_pp1_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1)))) then 
            nms_mat_data_blk_n <= nms_mat_data_full_n;
        else 
            nms_mat_data_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    nms_mat_data_din <= reg_555;

    nms_mat_data_write_assign_proc : process(nms_mat_data_full_n, ap_enable_reg_pp1_iter6, icmp_ln870_4_reg_932_pp1_iter5_reg, ap_CS_fsm_state15, ap_block_pp1_stage0_11001)
    begin
        if ((((nms_mat_data_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln870_4_reg_932_pp1_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1)))) then 
            nms_mat_data_write <= ap_const_logic_1;
        else 
            nms_mat_data_write <= ap_const_logic_0;
        end if; 
    end process;


    phase_mat_data_blk_n_assign_proc : process(phase_mat_data_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln878_reg_847, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln878_1_reg_907, cmp_i_i147_i_i_i_reg_885)
    begin
        if ((((cmp_i_i147_i_i_i_reg_885 = ap_const_lv1_1) and (icmp_ln878_1_reg_907 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln878_reg_847 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            phase_mat_data_blk_n <= phase_mat_data_empty_n;
        else 
            phase_mat_data_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    phase_mat_data_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln878_reg_847, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_predicate_op129_read_state7, ap_block_pp1_stage0_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_predicate_op129_read_state7 = ap_const_boolean_1)) or ((icmp_ln878_reg_847 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            phase_mat_data_read <= ap_const_logic_1;
        else 
            phase_mat_data_read <= ap_const_logic_0;
        end if; 
    end process;

    read_ind_V_1_fu_778_p2 <= std_logic_vector(unsigned(read_ind_V_reg_377) + unsigned(ap_const_lv13_1));
    read_ind_V_2_fu_810_p3 <= 
        ap_const_lv13_0 when (icmp_ln870_2_fu_804_p2(0) = '1') else 
        read_ind_V_1_fu_778_p2;

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    row_V_1_fu_766_p2 <= std_logic_vector(unsigned(row_V_reg_353) + unsigned(ap_const_lv10_1));
    row_ind_V_1_fu_772_p2 <= std_logic_vector(unsigned(row_ind_V_reg_389) + unsigned(ap_const_lv13_1));
    row_ind_V_2_fu_796_p3 <= 
        ap_const_lv13_0 when (icmp_ln870_1_fu_790_p2(0) = '1') else 
        row_ind_V_1_fu_772_p2;
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    top_1_fu_635_p3 <= 
        ap_const_lv2_2 when (icmp_ln870_fu_613_p2(0) = '1') else 
        top_fu_126;
    trunc_ln187_fu_664_p1 <= row_ind_V_reg_389(2 - 1 downto 0);
    trunc_ln188_fu_668_p1 <= read_ind_V_reg_377(1 - 1 downto 0);
    trunc_ln204_fu_672_p1 <= write_ind_V_reg_365(1 - 1 downto 0);
    write_ind_V_1_fu_784_p2 <= std_logic_vector(unsigned(write_ind_V_reg_365) + unsigned(ap_const_lv13_1));
    write_ind_V_2_fu_824_p3 <= 
        ap_const_lv13_0 when (icmp_ln870_3_fu_818_p2(0) = '1') else 
        write_ind_V_1_fu_784_p2;
    zext_ln195_fu_706_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_V_2_reg_401_pp1_iter1_reg),64));
    zext_ln534_1_fu_697_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_V_2_reg_401),64));
    zext_ln534_2_fu_688_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_V_2_reg_401),64));
    zext_ln534_fu_572_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_V_reg_342),64));
end behav;
