
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003157    0.011187    0.001621    1.001621 v rst (in)
                                                         rst (net)
                      0.011187    0.000000    1.001621 v input1/A (sg13g2_buf_1)
     2    0.019606    0.046649    0.064576    1.066197 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046737    0.001541    1.067739 v fanout78/A (sg13g2_buf_8)
     8    0.038307    0.020700    0.062730    1.130469 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021446    0.003134    1.133602 v _288_/A (sg13g2_inv_1)
     1    0.007713    0.026020    0.028161    1.161764 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.026041    0.000589    1.162352 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.162352   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015053    0.020627    0.008864    5.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    5.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    5.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016969    0.001009    5.056968 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022240    0.016398    0.045406    5.102374 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016403    0.000533    5.102908 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.852908   clock uncertainty
                                  0.000000    4.852908   clock reconvergence pessimism
                                 -0.082674    4.770233   library recovery time
                                              4.770233   data required time
---------------------------------------------------------------------------------------------
                                              4.770233   data required time
                                             -1.162352   data arrival time
---------------------------------------------------------------------------------------------
                                              3.607881   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    0.056411 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    0.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016456    0.000763    0.102606 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107263    0.209869 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.209954 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.470933 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.471695 v fanout75/A (sg13g2_buf_8)
     5    0.039871    0.020650    0.059523    0.531218 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022171    0.004172    0.535390 v fanout74/A (sg13g2_buf_8)
     5    0.031811    0.018237    0.052498    0.587888 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018258    0.000850    0.588738 v fanout73/A (sg13g2_buf_8)
     8    0.040781    0.020129    0.052777    0.641515 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020565    0.002255    0.643770 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017599    0.132549    0.121243    0.765013 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.132564    0.001136    0.766149 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007614    0.056758    0.082475    0.848624 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.056758    0.000235    0.848859 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003875    0.053219    0.069687    0.918546 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.053219    0.000155    0.918701 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.006035    0.044431    0.055483    0.974184 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.044433    0.000632    0.974817 v _273_/A (sg13g2_nor2_1)
     1    0.005831    0.046634    0.052339    1.027156 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.046635    0.000243    1.027400 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.008544    0.057121    0.058141    1.085541 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.057142    0.000873    1.086414 v output15/A (sg13g2_buf_1)
     1    0.013749    0.035649    0.069798    1.156212 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.035690    0.001073    1.157285 v sine_out[1] (out)
                                              1.157285   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.157285   data arrival time
---------------------------------------------------------------------------------------------
                                              2.592715   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
