Running: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Madhavan/Desktop/CZ3001_total/CZ3001-ACA/test_bench_5_stage_pipeline_isim_beh.exe -prj C:/Users/Madhavan/Desktop/CZ3001_total/CZ3001-ACA/test_bench_5_stage_pipeline_beh.prj work.test_bench_5_stage_pipeline work.glbl 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Madhavan/Desktop/CZ3001_total/CZ3001-ACA/regfile.v" into library work
Analyzing Verilog file "C:/Users/Madhavan/Desktop/CZ3001_total/CZ3001-ACA/pip_stage4.v" into library work
Analyzing Verilog file "C:/Users/Madhavan/Desktop/CZ3001_total/CZ3001-ACA/Pipeline_WB_Stage.v" into library work
Analyzing Verilog file "C:/Users/Madhavan/Desktop/CZ3001_total/CZ3001-ACA/PC.v" into library work
Analyzing Verilog file "C:/Users/Madhavan/Desktop/CZ3001_total/CZ3001-ACA/memory.v" into library work
Analyzing Verilog file "C:/Users/Madhavan/Desktop/CZ3001_total/CZ3001-ACA/ID_EXEstage.v" into library work
Analyzing Verilog file "C:/Users/Madhavan/Desktop/CZ3001_total/CZ3001-ACA/DummyReg.v" into library work
Analyzing Verilog file "C:/Users/Madhavan/Desktop/CZ3001_total/CZ3001-ACA/control.v" into library work
Analyzing Verilog file "C:/Users/Madhavan/Desktop/CZ3001_total/CZ3001-ACA/alu.v" into library work
Analyzing Verilog file "C:/Users/Madhavan/Desktop/CZ3001_total/CZ3001-ACA/pipelined_regfile_3stage.v" into library work
WARNING:HDLCompiler:370 - "C:/Users/Madhavan/Desktop/CZ3001_total/CZ3001-ACA/pipelined_regfile_3stage.v" Line 7: Empty port in module declaration
Analyzing Verilog file "C:/Users/Madhavan/Desktop/CZ3001_total/CZ3001-ACA/test_bench_3_stage_pipeline.v" into library work
Analyzing Verilog file "E:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/Madhavan/Desktop/CZ3001_total/CZ3001-ACA/test_bench_3_stage_pipeline.v" Line 49: Port jump is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/Madhavan/Desktop/CZ3001_total/CZ3001-ACA/pipelined_regfile_3stage.v" Line 87: Port jal is not connected to this instance
Completed static elaboration
Compiling module PC1
Compiling module memory
Compiling module control
Compiling module regfile
Compiling module ID_EXE_stage
Compiling module alu
Compiling module pip_stage4
Compiling module DummyReg
Compiling module Pipeline_WB_Stage
Compiling module pipelined_regfile_3stage
Compiling module test_bench_5_stage_pipeline
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable C:/Users/Madhavan/Desktop/CZ3001_total/CZ3001-ACA/test_bench_5_stage_pipeline_isim_beh.exe
Fuse Memory Usage: 28232 KB
Fuse CPU Usage: 718 ms
