// Seed: 1484754756
module module_0 ();
  initial id_1 = #id_2 1'b0 > 1;
  wand id_3;
  id_4(
      id_3, "" == 1
  );
  assign id_1 = 1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge id_4 or posedge id_6#(.id_14(id_5 < id_9)
  ))
  begin : LABEL_0
    if (1'h0) id_1 <= 1;
  end
  module_0 modCall_1 ();
endmodule
