{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685131105211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685131105221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 26 22:58:25 2023 " "Processing started: Fri May 26 22:58:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685131105221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685131105221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off radix2 -c radix2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off radix2 -c radix2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685131105221 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685131105566 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685131105566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_radix2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t_radix2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T_RADIX-TEST " "Found design unit 1: T_RADIX-TEST" {  } { { "t_radix2.vhd" "" { Text "E:/VHDL/version-2.1/t_radix2.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685131114123 ""} { "Info" "ISGN_ENTITY_NAME" "1 T_RADIX " "Found entity 1: T_RADIX" {  } { { "t_radix2.vhd" "" { Text "E:/VHDL/version-2.1/t_radix2.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685131114123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685131114123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radix2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file radix2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX-RTL " "Found design unit 1: RADIX-RTL" {  } { { "radix2.vhd" "" { Text "E:/VHDL/version-2.1/radix2.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685131114123 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX " "Found entity 1: RADIX" {  } { { "radix2.vhd" "" { Text "E:/VHDL/version-2.1/radix2.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685131114123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685131114123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "queue.vhd 2 1 " "Found 2 design units, including 1 entities, in source file queue.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QUEUE-RTL " "Found design unit 1: QUEUE-RTL" {  } { { "queue.vhd" "" { Text "E:/VHDL/version-2.1/queue.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685131114123 ""} { "Info" "ISGN_ENTITY_NAME" "1 QUEUE " "Found entity 1: QUEUE" {  } { { "queue.vhd" "" { Text "E:/VHDL/version-2.1/queue.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685131114123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685131114123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier-Behavioral " "Found design unit 1: multiplier-Behavioral" {  } { { "multiplier.vhd" "" { Text "E:/VHDL/version-2.1/multiplier.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685131114123 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.vhd" "" { Text "E:/VHDL/version-2.1/multiplier.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685131114123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685131114123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_ready_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input_ready_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 READY-RTL " "Found design unit 1: READY-RTL" {  } { { "input_ready_ff.vhd" "" { Text "E:/VHDL/version-2.1/input_ready_ff.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685131114123 ""} { "Info" "ISGN_ENTITY_NAME" "1 READY " "Found entity 1: READY" {  } { { "input_ready_ff.vhd" "" { Text "E:/VHDL/version-2.1/input_ready_ff.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685131114123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685131114123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complex_multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file complex_multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MULTI-RTL " "Found design unit 1: MULTI-RTL" {  } { { "complex_multi.vhd" "" { Text "E:/VHDL/version-2.1/complex_multi.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685131114123 ""} { "Info" "ISGN_ENTITY_NAME" "1 MULTI " "Found entity 1: MULTI" {  } { { "complex_multi.vhd" "" { Text "E:/VHDL/version-2.1/complex_multi.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685131114123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685131114123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complex_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file complex_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMPLEX_ADDER-RTL " "Found design unit 1: COMPLEX_ADDER-RTL" {  } { { "complex_adder.vhd" "" { Text "E:/VHDL/version-2.1/complex_adder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685131114123 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMPLEX_ADDER " "Found entity 1: COMPLEX_ADDER" {  } { { "complex_adder.vhd" "" { Text "E:/VHDL/version-2.1/complex_adder.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685131114123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685131114123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-RTL " "Found design unit 1: adder-RTL" {  } { { "adder.vhd" "" { Text "E:/VHDL/version-2.1/adder.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685131114123 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "E:/VHDL/version-2.1/adder.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685131114123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685131114123 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "fixed_pkg IEEE complex_multi.vhd(25) " "VHDL Use Clause error at complex_multi.vhd(25): design library \"IEEE\" does not contain primary unit \"fixed_pkg\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "complex_multi.vhd" "" { Text "E:/VHDL/version-2.1/complex_multi.vhd" 25 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1685131114123 ""}
{ "Error" "EVRFX_VHDL_2031_UNCONVERTED" "complex_multi.vhd(25) " "VHDL error at complex_multi.vhd(25): selected name in use clause is not an expanded name" {  } { { "complex_multi.vhd" "" { Text "E:/VHDL/version-2.1/complex_multi.vhd" 25 0 0 } }  } 0 10800 "VHDL error at %1!s!: selected name in use clause is not an expanded name" 0 0 "Analysis & Synthesis" 0 -1 1685131114139 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685131114234 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 26 22:58:34 2023 " "Processing ended: Fri May 26 22:58:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685131114234 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685131114234 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685131114234 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685131114234 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685131114849 ""}
