# Week 2: Designing a PLL
This directory is dedicated to explaining/reporting my design of RISC-V core using TL-Verilog.

## Table of Contents
* [Day 3: Digital Logic with TL-Verilog in Makerchip IDE]()
  - [Logic Gates]
  - Makerchip Platform
  - [ombinational Logic
  - [equential Logic
  - [ipelined Logic
  - [tate]
* [Day 4: Coding a RISC-V CPU subset]()
* [Day 5: Pipelining and completing your CPU]()
