
../compcert-repos/dvidelabs-flatcc-3b39ef7/src/compiler/CMakeFiles/flatcc.dir/codegen_c_verifier.c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__flatcc_fb_gen_c_verifier>:
       0:	push	{fp, lr}
       4:	mov	fp, sp
       8:	sub	sp, sp, #32
       c:	str	r0, [fp, #-4]
      10:	ldr	r0, [fp, #-4]
      14:	bl	7c <gen_verifier_pretext>
      18:	ldr	lr, [fp, #-4]
      1c:	str	r0, [fp, #-8]
      20:	mov	r0, lr
      24:	bl	1b4 <gen_verifier_prototypes>
      28:	ldr	lr, [fp, #-4]
      2c:	str	r0, [fp, #-12]
      30:	mov	r0, lr
      34:	bl	270 <gen_union_verifiers>
      38:	ldr	lr, [fp, #-4]
      3c:	str	r0, [sp, #16]
      40:	mov	r0, lr
      44:	bl	2e4 <gen_struct_verifiers>
      48:	ldr	lr, [fp, #-4]
      4c:	str	r0, [sp, #12]
      50:	mov	r0, lr
      54:	bl	358 <gen_table_verifiers>
      58:	ldr	lr, [fp, #-4]
      5c:	str	r0, [sp, #8]
      60:	mov	r0, lr
      64:	bl	3cc <gen_verifier_footer>
      68:	movw	lr, #0
      6c:	str	r0, [sp, #4]
      70:	mov	r0, lr
      74:	mov	sp, fp
      78:	pop	{fp, pc}

0000007c <gen_verifier_pretext>:
      7c:	push	{fp, lr}
      80:	mov	fp, sp
      84:	sub	sp, sp, #40	; 0x28
      88:	str	r0, [fp, #-4]
      8c:	ldr	r0, [fp, #-4]
      90:	ldr	r0, [r0, #204]	; 0xcc
      94:	ldr	r1, [fp, #-4]
      98:	ldr	r1, [r1, #208]	; 0xd0
      9c:	ldr	r2, [r1, #164]	; 0xa4
      a0:	ldr	r1, [fp, #-4]
      a4:	ldr	r1, [r1, #208]	; 0xd0
      a8:	ldr	r3, [r1, #164]	; 0xa4
      ac:	movw	r1, #0
      b0:	movt	r1, #0
      b4:	bl	0 <fprintf>
      b8:	ldr	r1, [fp, #-4]
      bc:	ldr	r1, [r1, #204]	; 0xcc
      c0:	str	r0, [fp, #-8]
      c4:	mov	r0, r1
      c8:	movw	r1, #0
      cc:	movt	r1, #0
      d0:	bl	0 <fprintf>
      d4:	ldr	r1, [fp, #-4]
      d8:	ldr	r1, [r1, #204]	; 0xcc
      dc:	ldr	r2, [fp, #-4]
      e0:	ldr	r2, [r2, #208]	; 0xd0
      e4:	ldr	r2, [r2, #164]	; 0xa4
      e8:	str	r0, [fp, #-12]
      ec:	mov	r0, r1
      f0:	movw	r1, #0
      f4:	movt	r1, #0
      f8:	bl	0 <fprintf>
      fc:	ldr	r1, [fp, #-4]
     100:	ldr	r1, [r1, #204]	; 0xcc
     104:	ldr	r2, [fp, #-4]
     108:	ldr	r2, [r2, #208]	; 0xd0
     10c:	ldr	r2, [r2, #160]	; 0xa0
     110:	str	r0, [fp, #-16]
     114:	mov	r0, r1
     118:	movw	r1, #0
     11c:	movt	r1, #0
     120:	bl	0 <fprintf>
     124:	ldr	r1, [fp, #-4]
     128:	ldr	r1, [r1, #204]	; 0xcc
     12c:	str	r0, [sp, #20]
     130:	mov	r0, r1
     134:	movw	r1, #0
     138:	movt	r1, #0
     13c:	bl	0 <fprintf>
     140:	ldr	r1, [fp, #-4]
     144:	ldr	r1, [r1, #204]	; 0xcc
     148:	str	r0, [sp, #16]
     14c:	mov	r0, r1
     150:	movw	r1, #0
     154:	movt	r1, #0
     158:	bl	0 <fprintf>
     15c:	ldr	r1, [fp, #-4]
     160:	str	r0, [sp, #12]
     164:	mov	r0, r1
     168:	movw	r1, #0
     16c:	movt	r1, #0
     170:	movw	r2, #0
     174:	movt	r2, #0
     178:	bl	0 <__flatcc_fb_gen_c_includes>
     17c:	ldr	r0, [fp, #-4]
     180:	bl	420 <gen_prologue>
     184:	ldr	r1, [fp, #-4]
     188:	ldr	r1, [r1, #204]	; 0xcc
     18c:	str	r0, [sp, #8]
     190:	mov	r0, r1
     194:	movw	r1, #0
     198:	movt	r1, #0
     19c:	bl	0 <fprintf>
     1a0:	movw	r1, #0
     1a4:	str	r0, [sp, #4]
     1a8:	mov	r0, r1
     1ac:	mov	sp, fp
     1b0:	pop	{fp, pc}

000001b4 <gen_verifier_prototypes>:
     1b4:	push	{r4, r5, fp, lr}
     1b8:	add	fp, sp, #8
     1bc:	sub	sp, sp, #240	; 0xf0
     1c0:	str	r0, [fp, #-12]
     1c4:	add	r0, sp, #12
     1c8:	movw	r1, #0
     1cc:	and	r1, r1, #255	; 0xff
     1d0:	movw	r2, #220	; 0xdc
     1d4:	bl	0 <memset>
     1d8:	ldr	r0, [fp, #-12]
     1dc:	ldr	r0, [r0, #208]	; 0xd0
     1e0:	ldr	r0, [r0, #40]	; 0x28
     1e4:	str	r0, [fp, #-16]
     1e8:	ldr	r0, [fp, #-16]
     1ec:	movw	r1, #0
     1f0:	cmp	r0, r1
     1f4:	beq	248 <gen_verifier_prototypes+0x94>
     1f8:	ldr	r0, [fp, #-16]
     1fc:	ldrh	r0, [r0, #8]
     200:	cmp	r0, #0
     204:	bne	234 <gen_verifier_prototypes+0x80>
     208:	b	20c <gen_verifier_prototypes+0x58>
     20c:	ldr	r0, [fp, #-16]
     210:	add	r1, sp, #12
     214:	bl	468 <fb_compound_name>
     218:	add	r2, sp, #12
     21c:	ldr	r0, [fp, #-12]
     220:	ldr	r0, [r0, #204]	; 0xcc
     224:	movw	r1, #0
     228:	movt	r1, #0
     22c:	bl	0 <fprintf>
     230:	str	r0, [sp, #8]
     234:	b	238 <gen_verifier_prototypes+0x84>
     238:	ldr	r0, [fp, #-16]
     23c:	ldr	r0, [r0]
     240:	str	r0, [fp, #-16]
     244:	b	1e8 <gen_verifier_prototypes+0x34>
     248:	ldr	r0, [fp, #-12]
     24c:	ldr	r0, [r0, #204]	; 0xcc
     250:	movw	r1, #0
     254:	movt	r1, #0
     258:	bl	0 <fprintf>
     25c:	movw	r1, #0
     260:	str	r0, [sp, #4]
     264:	mov	r0, r1
     268:	sub	sp, fp, #8
     26c:	pop	{r4, r5, fp, pc}

00000270 <gen_union_verifiers>:
     270:	push	{fp, lr}
     274:	mov	fp, sp
     278:	sub	sp, sp, #16
     27c:	str	r0, [fp, #-4]
     280:	ldr	r0, [fp, #-4]
     284:	ldr	r0, [r0, #208]	; 0xd0
     288:	ldr	r0, [r0, #40]	; 0x28
     28c:	str	r0, [sp, #8]
     290:	ldr	r0, [sp, #8]
     294:	movw	r1, #0
     298:	cmp	r0, r1
     29c:	beq	2d8 <gen_union_verifiers+0x68>
     2a0:	ldr	r0, [sp, #8]
     2a4:	ldrh	r0, [r0, #8]
     2a8:	cmp	r0, #4
     2ac:	bne	2c4 <gen_union_verifiers+0x54>
     2b0:	b	2b4 <gen_union_verifiers+0x44>
     2b4:	ldr	r0, [fp, #-4]
     2b8:	ldr	r1, [sp, #8]
     2bc:	bl	498 <gen_union_verifier>
     2c0:	str	r0, [sp, #4]
     2c4:	b	2c8 <gen_union_verifiers+0x58>
     2c8:	ldr	r0, [sp, #8]
     2cc:	ldr	r0, [r0]
     2d0:	str	r0, [sp, #8]
     2d4:	b	290 <gen_union_verifiers+0x20>
     2d8:	movw	r0, #0
     2dc:	mov	sp, fp
     2e0:	pop	{fp, pc}

000002e4 <gen_struct_verifiers>:
     2e4:	push	{fp, lr}
     2e8:	mov	fp, sp
     2ec:	sub	sp, sp, #16
     2f0:	str	r0, [fp, #-4]
     2f4:	ldr	r0, [fp, #-4]
     2f8:	ldr	r0, [r0, #208]	; 0xd0
     2fc:	ldr	r0, [r0, #40]	; 0x28
     300:	str	r0, [sp, #8]
     304:	ldr	r0, [sp, #8]
     308:	movw	r1, #0
     30c:	cmp	r0, r1
     310:	beq	34c <gen_struct_verifiers+0x68>
     314:	ldr	r0, [sp, #8]
     318:	ldrh	r0, [r0, #8]
     31c:	cmp	r0, #1
     320:	bne	338 <gen_struct_verifiers+0x54>
     324:	b	328 <gen_struct_verifiers+0x44>
     328:	ldr	r0, [fp, #-4]
     32c:	ldr	r1, [sp, #8]
     330:	bl	7fc <gen_struct_verifier>
     334:	str	r0, [sp, #4]
     338:	b	33c <gen_struct_verifiers+0x58>
     33c:	ldr	r0, [sp, #8]
     340:	ldr	r0, [r0]
     344:	str	r0, [sp, #8]
     348:	b	304 <gen_struct_verifiers+0x20>
     34c:	movw	r0, #0
     350:	mov	sp, fp
     354:	pop	{fp, pc}

00000358 <gen_table_verifiers>:
     358:	push	{fp, lr}
     35c:	mov	fp, sp
     360:	sub	sp, sp, #16
     364:	str	r0, [fp, #-4]
     368:	ldr	r0, [fp, #-4]
     36c:	ldr	r0, [r0, #208]	; 0xd0
     370:	ldr	r0, [r0, #40]	; 0x28
     374:	str	r0, [sp, #8]
     378:	ldr	r0, [sp, #8]
     37c:	movw	r1, #0
     380:	cmp	r0, r1
     384:	beq	3c0 <gen_table_verifiers+0x68>
     388:	ldr	r0, [sp, #8]
     38c:	ldrh	r0, [r0, #8]
     390:	cmp	r0, #0
     394:	bne	3ac <gen_table_verifiers+0x54>
     398:	b	39c <gen_table_verifiers+0x44>
     39c:	ldr	r0, [fp, #-4]
     3a0:	ldr	r1, [sp, #8]
     3a4:	bl	964 <gen_table_verifier>
     3a8:	str	r0, [sp, #4]
     3ac:	b	3b0 <gen_table_verifiers+0x58>
     3b0:	ldr	r0, [sp, #8]
     3b4:	ldr	r0, [r0]
     3b8:	str	r0, [sp, #8]
     3bc:	b	378 <gen_table_verifiers+0x20>
     3c0:	movw	r0, #0
     3c4:	mov	sp, fp
     3c8:	pop	{fp, pc}

000003cc <gen_verifier_footer>:
     3cc:	push	{fp, lr}
     3d0:	mov	fp, sp
     3d4:	sub	sp, sp, #16
     3d8:	str	r0, [fp, #-4]
     3dc:	ldr	r0, [fp, #-4]
     3e0:	bl	12e8 <gen_epilogue>
     3e4:	ldr	lr, [fp, #-4]
     3e8:	ldr	lr, [lr, #204]	; 0xcc
     3ec:	ldr	r1, [fp, #-4]
     3f0:	ldr	r1, [r1, #208]	; 0xd0
     3f4:	ldr	r2, [r1, #164]	; 0xa4
     3f8:	str	r0, [sp, #8]
     3fc:	mov	r0, lr
     400:	movw	r1, #0
     404:	movt	r1, #0
     408:	bl	0 <fprintf>
     40c:	movw	r1, #0
     410:	str	r0, [sp, #4]
     414:	mov	r0, r1
     418:	mov	sp, fp
     41c:	pop	{fp, pc}

00000420 <gen_prologue>:
     420:	push	{fp, lr}
     424:	mov	fp, sp
     428:	sub	sp, sp, #8
     42c:	str	r0, [sp, #4]
     430:	ldr	r0, [sp, #4]
     434:	ldr	r0, [r0, #212]	; 0xd4
     438:	ldr	r0, [r0, #140]	; 0x8c
     43c:	cmp	r0, #0
     440:	beq	45c <gen_prologue+0x3c>
     444:	ldr	r0, [sp, #4]
     448:	ldr	r0, [r0, #204]	; 0xcc
     44c:	movw	r1, #0
     450:	movt	r1, #0
     454:	bl	0 <fprintf>
     458:	str	r0, [sp]
     45c:	movw	r0, #0
     460:	mov	sp, fp
     464:	pop	{fp, pc}

00000468 <fb_compound_name>:
     468:	push	{fp, lr}
     46c:	mov	fp, sp
     470:	sub	sp, sp, #8
     474:	str	r0, [sp, #4]
     478:	str	r1, [sp]
     47c:	ldr	r0, [sp, #4]
     480:	ldr	r0, [r0, #12]
     484:	ldr	r1, [sp, #4]
     488:	ldr	r2, [sp]
     48c:	bl	0 <__flatcc_fb_scoped_symbol_name>
     490:	mov	sp, fp
     494:	pop	{fp, pc}

00000498 <gen_union_verifier>:
     498:	push	{r4, r5, r6, r7, fp, lr}
     49c:	add	fp, sp, #16
     4a0:	sub	sp, sp, #544	; 0x220
     4a4:	str	r0, [fp, #-20]	; 0xffffffec
     4a8:	str	r1, [fp, #-24]	; 0xffffffe8
     4ac:	sub	r0, fp, #252	; 0xfc
     4b0:	mov	r1, r0
     4b4:	str	r0, [sp, #76]	; 0x4c
     4b8:	mov	r0, r1
     4bc:	movw	r1, #0
     4c0:	and	r2, r1, #255	; 0xff
     4c4:	str	r1, [sp, #72]	; 0x48
     4c8:	mov	r1, r2
     4cc:	movw	r2, #220	; 0xdc
     4d0:	str	r2, [sp, #68]	; 0x44
     4d4:	bl	0 <memset>
     4d8:	add	r0, sp, #88	; 0x58
     4dc:	ldr	r1, [sp, #72]	; 0x48
     4e0:	and	r1, r1, #255	; 0xff
     4e4:	ldr	r2, [sp, #68]	; 0x44
     4e8:	bl	0 <memset>
     4ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
     4f0:	ldr	r1, [sp, #76]	; 0x4c
     4f4:	bl	468 <fb_compound_name>
     4f8:	sub	r2, fp, #252	; 0xfc
     4fc:	ldr	r0, [fp, #-20]	; 0xffffffec
     500:	ldr	r0, [r0, #204]	; 0xcc
     504:	movw	r1, #0
     508:	movt	r1, #0
     50c:	bl	0 <fprintf>
     510:	ldr	r1, [fp, #-24]	; 0xffffffe8
     514:	ldr	r1, [r1, #20]
     518:	str	r1, [fp, #-28]	; 0xffffffe4
     51c:	str	r0, [sp, #64]	; 0x40
     520:	ldr	r0, [fp, #-28]	; 0xffffffe4
     524:	movw	r1, #0
     528:	cmp	r0, r1
     52c:	beq	768 <gen_union_verifier+0x2d0>
     530:	ldr	r0, [fp, #-28]	; 0xffffffe4
     534:	str	r0, [fp, #-32]	; 0xffffffe0
     538:	ldr	r0, [fp, #-28]	; 0xffffffe4
     53c:	add	r1, sp, #84	; 0x54
     540:	add	r2, sp, #80	; 0x50
     544:	bl	790 <symbol_name>
     548:	ldr	r0, [fp, #-32]	; 0xffffffe0
     54c:	ldrh	r0, [r0, #24]
     550:	cmp	r0, #0
     554:	str	r0, [sp, #60]	; 0x3c
     558:	beq	580 <gen_union_verifier+0xe8>
     55c:	b	560 <gen_union_verifier+0xc8>
     560:	ldr	r0, [sp, #60]	; 0x3c
     564:	cmp	r0, #10
     568:	beq	6c4 <gen_union_verifier+0x22c>
     56c:	b	570 <gen_union_verifier+0xd8>
     570:	ldr	r0, [sp, #60]	; 0x3c
     574:	cmp	r0, #14
     578:	beq	584 <gen_union_verifier+0xec>
     57c:	b	700 <gen_union_verifier+0x268>
     580:	b	758 <gen_union_verifier+0x2c0>
     584:	ldr	r0, [fp, #-32]	; 0xffffffe0
     588:	ldr	r0, [r0, #16]
     58c:	add	r1, sp, #88	; 0x58
     590:	bl	468 <fb_compound_name>
     594:	ldr	r0, [fp, #-32]	; 0xffffffe0
     598:	ldr	r0, [r0, #16]
     59c:	ldrh	r0, [r0, #8]
     5a0:	cmp	r0, #0
     5a4:	str	r0, [sp, #56]	; 0x38
     5a8:	beq	5c0 <gen_union_verifier+0x128>
     5ac:	b	5b0 <gen_union_verifier+0x118>
     5b0:	ldr	r0, [sp, #56]	; 0x38
     5b4:	cmp	r0, #1
     5b8:	beq	604 <gen_union_verifier+0x16c>
     5bc:	b	66c <gen_union_verifier+0x1d4>
     5c0:	add	r3, sp, #88	; 0x58
     5c4:	ldr	r0, [fp, #-20]	; 0xffffffec
     5c8:	ldr	r0, [r0, #204]	; 0xcc
     5cc:	ldr	r1, [fp, #-32]	; 0xffffffe0
     5d0:	ldr	r2, [r1, #48]	; 0x30
     5d4:	ldr	r1, [sp, #84]	; 0x54
     5d8:	ldr	ip, [sp, #80]	; 0x50
     5dc:	movw	lr, #0
     5e0:	movt	lr, #0
     5e4:	str	r1, [sp, #52]	; 0x34
     5e8:	mov	r1, lr
     5ec:	ldr	lr, [sp, #52]	; 0x34
     5f0:	str	lr, [sp]
     5f4:	str	ip, [sp, #4]
     5f8:	bl	0 <fprintf>
     5fc:	str	r0, [sp, #48]	; 0x30
     600:	b	758 <gen_union_verifier+0x2c0>
     604:	ldr	r0, [fp, #-20]	; 0xffffffec
     608:	ldr	r0, [r0, #204]	; 0xcc
     60c:	ldr	r1, [fp, #-32]	; 0xffffffe0
     610:	ldr	r2, [r1, #16]
     614:	ldr	r1, [r1, #48]	; 0x30
     618:	ldr	r3, [r2, #112]	; 0x70
     61c:	ldr	r2, [r2, #116]	; 0x74
     620:	ldr	ip, [fp, #-32]	; 0xffffffe0
     624:	ldr	ip, [ip, #16]
     628:	ldrh	ip, [ip, #104]	; 0x68
     62c:	ldr	lr, [sp, #84]	; 0x54
     630:	ldr	r4, [sp, #80]	; 0x50
     634:	mov	r5, sp
     638:	str	r4, [r5, #16]
     63c:	str	lr, [r5, #12]
     640:	str	ip, [r5, #8]
     644:	str	r2, [r5, #4]
     648:	str	r3, [r5]
     64c:	movw	r2, #0
     650:	movt	r2, #0
     654:	str	r1, [sp, #44]	; 0x2c
     658:	mov	r1, r2
     65c:	ldr	r2, [sp, #44]	; 0x2c
     660:	bl	0 <fprintf>
     664:	str	r0, [sp, #40]	; 0x28
     668:	b	758 <gen_union_verifier+0x2c0>
     66c:	movw	r0, #0
     670:	movt	r0, #0
     674:	ldr	r0, [r0]
     678:	movw	r1, #0
     67c:	movt	r1, #0
     680:	movw	r2, #0
     684:	movt	r2, #0
     688:	movw	r3, #74	; 0x4a
     68c:	movw	ip, #0
     690:	movt	ip, #0
     694:	str	ip, [sp]
     698:	bl	0 <fprintf>
     69c:	movw	r1, #0
     6a0:	movt	r1, #0
     6a4:	str	r0, [sp, #36]	; 0x24
     6a8:	mov	r0, r1
     6ac:	movw	r1, #0
     6b0:	movt	r1, #0
     6b4:	movw	r2, #74	; 0x4a
     6b8:	movw	r3, #0
     6bc:	movt	r3, #0
     6c0:	bl	0 <__assert_fail>
     6c4:	ldr	r0, [fp, #-20]	; 0xffffffec
     6c8:	ldr	r0, [r0, #204]	; 0xcc
     6cc:	ldr	r1, [fp, #-32]	; 0xffffffe0
     6d0:	ldr	r2, [r1, #48]	; 0x30
     6d4:	ldr	r3, [sp, #84]	; 0x54
     6d8:	ldr	r1, [sp, #80]	; 0x50
     6dc:	movw	ip, #0
     6e0:	movt	ip, #0
     6e4:	str	r1, [sp, #32]
     6e8:	mov	r1, ip
     6ec:	ldr	ip, [sp, #32]
     6f0:	str	ip, [sp]
     6f4:	bl	0 <fprintf>
     6f8:	str	r0, [sp, #28]
     6fc:	b	758 <gen_union_verifier+0x2c0>
     700:	movw	r0, #0
     704:	movt	r0, #0
     708:	ldr	r0, [r0]
     70c:	movw	r1, #0
     710:	movt	r1, #0
     714:	movw	r2, #0
     718:	movt	r2, #0
     71c:	movw	r3, #83	; 0x53
     720:	movw	ip, #0
     724:	movt	ip, #0
     728:	str	ip, [sp]
     72c:	bl	0 <fprintf>
     730:	movw	r1, #0
     734:	movt	r1, #0
     738:	str	r0, [sp, #24]
     73c:	mov	r0, r1
     740:	movw	r1, #0
     744:	movt	r1, #0
     748:	movw	r2, #83	; 0x53
     74c:	movw	r3, #0
     750:	movt	r3, #0
     754:	bl	0 <__assert_fail>
     758:	ldr	r0, [fp, #-28]	; 0xffffffe4
     75c:	ldr	r0, [r0]
     760:	str	r0, [fp, #-28]	; 0xffffffe4
     764:	b	520 <gen_union_verifier+0x88>
     768:	ldr	r0, [fp, #-20]	; 0xffffffec
     76c:	ldr	r0, [r0, #204]	; 0xcc
     770:	movw	r1, #0
     774:	movt	r1, #0
     778:	bl	0 <fprintf>
     77c:	movw	r1, #0
     780:	str	r0, [sp, #20]
     784:	mov	r0, r1
     788:	sub	sp, fp, #16
     78c:	pop	{r4, r5, r6, r7, fp, pc}

00000790 <symbol_name>:
     790:	push	{fp, lr}
     794:	mov	fp, sp
     798:	sub	sp, sp, #16
     79c:	str	r0, [fp, #-4]
     7a0:	str	r1, [sp, #8]
     7a4:	str	r2, [sp, #4]
     7a8:	ldr	r0, [fp, #-4]
     7ac:	ldr	r0, [r0, #4]
     7b0:	ldr	r1, [sp, #8]
     7b4:	ldr	r2, [sp, #4]
     7b8:	bl	7c4 <token_name>
     7bc:	mov	sp, fp
     7c0:	pop	{fp, pc}

000007c4 <token_name>:
     7c4:	sub	sp, sp, #12
     7c8:	str	r0, [sp, #8]
     7cc:	str	r1, [sp, #4]
     7d0:	str	r2, [sp]
     7d4:	ldr	r0, [sp, #8]
     7d8:	ldr	r0, [r0, #4]
     7dc:	ldr	r1, [sp, #4]
     7e0:	str	r0, [r1]
     7e4:	ldr	r0, [sp, #8]
     7e8:	ldr	r0, [r0]
     7ec:	ldr	r1, [sp]
     7f0:	str	r0, [r1]
     7f4:	add	sp, sp, #12
     7f8:	bx	lr

000007fc <gen_struct_verifier>:
     7fc:	push	{r4, sl, fp, lr}
     800:	add	fp, sp, #8
     804:	sub	sp, sp, #272	; 0x110
     808:	str	r0, [fp, #-12]
     80c:	str	r1, [fp, #-16]
     810:	add	r0, sp, #44	; 0x2c
     814:	mov	r1, #0
     818:	mov	r2, #220	; 0xdc
     81c:	str	r0, [sp, #40]	; 0x28
     820:	bl	0 <memset>
     824:	ldr	r1, [fp, #-16]
     828:	str	r0, [sp, #36]	; 0x24
     82c:	mov	r0, r1
     830:	ldr	r1, [sp, #40]	; 0x28
     834:	bl	468 <fb_compound_name>
     838:	ldr	r0, [fp, #-12]
     83c:	ldr	r0, [r0, #204]	; 0xcc
     840:	ldr	r1, [fp, #-16]
     844:	ldr	r2, [r1, #112]	; 0x70
     848:	ldr	lr, [r1, #116]	; 0x74
     84c:	ldrh	r1, [r1, #104]	; 0x68
     850:	mov	r3, sp
     854:	str	r1, [r3, #8]
     858:	str	lr, [r3, #4]
     85c:	str	r2, [r3]
     860:	movw	r1, #0
     864:	movt	r1, #0
     868:	ldr	r2, [sp, #40]	; 0x28
     86c:	ldr	r3, [sp, #40]	; 0x28
     870:	bl	0 <fprintf>
     874:	ldr	r1, [fp, #-12]
     878:	ldr	r1, [r1, #204]	; 0xcc
     87c:	ldr	r2, [fp, #-16]
     880:	ldr	r3, [r2, #112]	; 0x70
     884:	ldr	lr, [r2, #116]	; 0x74
     888:	ldrh	r2, [r2, #104]	; 0x68
     88c:	mov	ip, sp
     890:	str	r2, [ip, #8]
     894:	str	lr, [ip, #4]
     898:	str	r3, [ip]
     89c:	movw	r2, #0
     8a0:	movt	r2, #0
     8a4:	str	r0, [sp, #32]
     8a8:	mov	r0, r1
     8ac:	mov	r1, r2
     8b0:	ldr	r2, [sp, #40]	; 0x28
     8b4:	ldr	r3, [sp, #40]	; 0x28
     8b8:	bl	0 <fprintf>
     8bc:	ldr	r1, [fp, #-12]
     8c0:	ldr	r2, [r1, #204]	; 0xcc
     8c4:	ldr	r3, [fp, #-16]
     8c8:	ldr	ip, [r3, #112]	; 0x70
     8cc:	ldr	lr, [r3, #116]	; 0x74
     8d0:	ldrh	r3, [r3, #104]	; 0x68
     8d4:	mov	r4, sp
     8d8:	str	r3, [r4, #8]
     8dc:	str	lr, [r4, #4]
     8e0:	str	ip, [r4]
     8e4:	movw	r3, #0
     8e8:	movt	r3, #0
     8ec:	str	r0, [sp, #28]
     8f0:	mov	r0, r2
     8f4:	str	r1, [sp, #24]
     8f8:	mov	r1, r3
     8fc:	ldr	r2, [sp, #40]	; 0x28
     900:	ldr	r3, [sp, #24]
     904:	bl	0 <fprintf>
     908:	ldr	r1, [fp, #-12]
     90c:	ldr	r1, [r1, #204]	; 0xcc
     910:	ldr	r2, [fp, #-16]
     914:	ldr	r3, [r2, #112]	; 0x70
     918:	ldr	r2, [r2, #116]	; 0x74
     91c:	ldr	ip, [fp, #-16]
     920:	ldrh	ip, [ip, #104]	; 0x68
     924:	mov	lr, sp
     928:	str	ip, [lr, #8]
     92c:	str	r2, [lr, #4]
     930:	str	r3, [lr]
     934:	movw	r2, #0
     938:	movt	r2, #0
     93c:	str	r0, [sp, #20]
     940:	mov	r0, r1
     944:	mov	r1, r2
     948:	ldr	r2, [sp, #40]	; 0x28
     94c:	bl	0 <fprintf>
     950:	movw	r1, #0
     954:	str	r0, [sp, #16]
     958:	mov	r0, r1
     95c:	sub	sp, fp, #8
     960:	pop	{r4, sl, fp, pc}

00000964 <gen_table_verifier>:
     964:	push	{r4, r5, r6, r7, fp, lr}
     968:	add	fp, sp, #16
     96c:	sub	sp, sp, #784	; 0x310
     970:	str	r0, [fp, #-20]	; 0xffffffec
     974:	str	r1, [fp, #-24]	; 0xffffffe8
     978:	movw	r0, #1
     97c:	str	r0, [sp, #320]	; 0x140
     980:	ldr	r0, [fp, #-20]	; 0xffffffec
     984:	str	r0, [sp, #316]	; 0x13c
     988:	sub	r0, fp, #252	; 0xfc
     98c:	mov	r1, r0
     990:	str	r0, [sp, #312]	; 0x138
     994:	mov	r0, r1
     998:	movw	r1, #0
     99c:	and	r2, r1, #255	; 0xff
     9a0:	str	r1, [sp, #308]	; 0x134
     9a4:	mov	r1, r2
     9a8:	movw	r2, #220	; 0xdc
     9ac:	str	r2, [sp, #304]	; 0x130
     9b0:	bl	0 <memset>
     9b4:	add	r0, sp, #328	; 0x148
     9b8:	ldr	r1, [sp, #308]	; 0x134
     9bc:	and	r1, r1, #255	; 0xff
     9c0:	ldr	r2, [sp, #304]	; 0x130
     9c4:	bl	0 <memset>
     9c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
     9cc:	ldr	r1, [sp, #312]	; 0x138
     9d0:	bl	468 <fb_compound_name>
     9d4:	sub	r2, fp, #252	; 0xfc
     9d8:	ldr	r0, [fp, #-20]	; 0xffffffec
     9dc:	ldr	r0, [r0, #204]	; 0xcc
     9e0:	movw	r1, #0
     9e4:	movt	r1, #0
     9e8:	bl	0 <fprintf>
     9ec:	ldr	r1, [fp, #-24]	; 0xffffffe8
     9f0:	ldr	r1, [r1, #20]
     9f4:	str	r1, [fp, #-28]	; 0xffffffe4
     9f8:	str	r0, [sp, #300]	; 0x12c
     9fc:	ldr	r0, [fp, #-28]	; 0xffffffe4
     a00:	movw	r1, #0
     a04:	cmp	r0, r1
     a08:	beq	11a8 <gen_table_verifier+0x844>
     a0c:	ldr	r0, [fp, #-28]	; 0xffffffe4
     a10:	str	r0, [fp, #-32]	; 0xffffffe0
     a14:	ldr	r0, [fp, #-32]	; 0xffffffe0
     a18:	ldrh	r0, [r0, #72]	; 0x48
     a1c:	and	r0, r0, #4
     a20:	cmp	r0, #0
     a24:	beq	a2c <gen_table_verifier+0xc8>
     a28:	b	1198 <gen_table_verifier+0x834>
     a2c:	ldr	r0, [sp, #320]	; 0x140
     a30:	cmp	r0, #0
     a34:	beq	a54 <gen_table_verifier+0xf0>
     a38:	ldr	r0, [fp, #-20]	; 0xffffffec
     a3c:	ldr	r0, [r0, #204]	; 0xcc
     a40:	movw	r1, #0
     a44:	movt	r1, #0
     a48:	bl	0 <fprintf>
     a4c:	str	r0, [sp, #296]	; 0x128
     a50:	b	a6c <gen_table_verifier+0x108>
     a54:	ldr	r0, [fp, #-20]	; 0xffffffec
     a58:	ldr	r0, [r0, #204]	; 0xcc
     a5c:	movw	r1, #0
     a60:	movt	r1, #0
     a64:	bl	0 <fprintf>
     a68:	str	r0, [sp, #292]	; 0x124
     a6c:	mov	r0, #0
     a70:	str	r0, [sp, #320]	; 0x140
     a74:	ldr	r0, [fp, #-32]	; 0xffffffe0
     a78:	ldrh	r0, [r0, #72]	; 0x48
     a7c:	ubfx	r0, r0, #8, #1
     a80:	str	r0, [sp, #324]	; 0x144
     a84:	ldr	r0, [fp, #-32]	; 0xffffffe0
     a88:	ldrh	r0, [r0, #24]
     a8c:	sub	r0, r0, #7
     a90:	cmp	r0, #8
     a94:	str	r0, [sp, #288]	; 0x120
     a98:	bhi	1168 <gen_table_verifier+0x804>
     a9c:	add	r0, pc, #8
     aa0:	ldr	r1, [sp, #288]	; 0x120
     aa4:	ldr	r0, [r0, r1, lsl #2]
     aa8:	mov	pc, r0
     aac:	.word	0x00000b28
     ab0:	.word	0x00000ad0
     ab4:	.word	0x00000d48
     ab8:	.word	0x00000d14
     abc:	.word	0x00001168
     ac0:	.word	0x00001168
     ac4:	.word	0x00001168
     ac8:	.word	0x00000d7c
     acc:	.word	0x00000f24
     ad0:	ldr	r0, [fp, #-20]	; 0xffffffec
     ad4:	ldr	r0, [r0, #204]	; 0xcc
     ad8:	ldr	r1, [fp, #-32]	; 0xffffffe0
     adc:	ldr	r2, [r1, #88]	; 0x58
     ae0:	ldr	r3, [r1, #92]	; 0x5c
     ae4:	ldr	ip, [r1, #96]	; 0x60
     ae8:	ldr	r1, [r1, #100]	; 0x64
     aec:	ldr	lr, [fp, #-32]	; 0xffffffe0
     af0:	ldrh	lr, [lr, #74]	; 0x4a
     af4:	mov	r4, sp
     af8:	str	lr, [r4, #8]
     afc:	str	r3, [r4, #4]
     b00:	str	r2, [r4]
     b04:	movw	r2, #0
     b08:	movt	r2, #0
     b0c:	str	r1, [sp, #284]	; 0x11c
     b10:	mov	r1, r2
     b14:	mov	r2, ip
     b18:	ldr	r3, [sp, #284]	; 0x11c
     b1c:	bl	0 <fprintf>
     b20:	str	r0, [sp, #280]	; 0x118
     b24:	b	1168 <gen_table_verifier+0x804>
     b28:	ldr	r0, [fp, #-32]	; 0xffffffe0
     b2c:	ldr	r0, [r0, #104]	; 0x68
     b30:	movw	r1, #0
     b34:	cmp	r0, r1
     b38:	beq	c20 <gen_table_verifier+0x2bc>
     b3c:	ldr	r0, [fp, #-32]	; 0xffffffe0
     b40:	ldr	r0, [r0, #104]	; 0x68
     b44:	add	r1, sp, #328	; 0x148
     b48:	bl	468 <fb_compound_name>
     b4c:	ldr	r0, [fp, #-32]	; 0xffffffe0
     b50:	ldr	r0, [r0, #104]	; 0x68
     b54:	ldrh	r0, [r0, #8]
     b58:	cmp	r0, #0
     b5c:	bne	bc0 <gen_table_verifier+0x25c>
     b60:	add	r0, sp, #328	; 0x148
     b64:	ldr	r1, [fp, #-20]	; 0xffffffec
     b68:	ldr	r1, [r1, #204]	; 0xcc
     b6c:	ldr	r2, [fp, #-32]	; 0xffffffe0
     b70:	ldr	r3, [r2, #96]	; 0x60
     b74:	ldr	r2, [r2, #100]	; 0x64
     b78:	ldr	ip, [sp, #324]	; 0x144
     b7c:	ldr	lr, [fp, #-32]	; 0xffffffe0
     b80:	ldrh	lr, [lr, #74]	; 0x4a
     b84:	mov	r4, sp
     b88:	str	r0, [r4, #8]
     b8c:	str	lr, [r4, #4]
     b90:	str	ip, [r4]
     b94:	movw	r0, #0
     b98:	movt	r0, #0
     b9c:	str	r0, [sp, #276]	; 0x114
     ba0:	mov	r0, r1
     ba4:	ldr	r1, [sp, #276]	; 0x114
     ba8:	str	r2, [sp, #272]	; 0x110
     bac:	mov	r2, r3
     bb0:	ldr	r3, [sp, #272]	; 0x110
     bb4:	bl	0 <fprintf>
     bb8:	str	r0, [sp, #268]	; 0x10c
     bbc:	b	c1c <gen_table_verifier+0x2b8>
     bc0:	ldr	r0, [fp, #-20]	; 0xffffffec
     bc4:	ldr	r0, [r0, #204]	; 0xcc
     bc8:	ldr	r1, [fp, #-32]	; 0xffffffe0
     bcc:	ldr	r2, [r1, #88]	; 0x58
     bd0:	ldr	r3, [r1, #92]	; 0x5c
     bd4:	ldr	ip, [r1, #96]	; 0x60
     bd8:	ldr	r1, [r1, #100]	; 0x64
     bdc:	ldr	lr, [sp, #324]	; 0x144
     be0:	ldr	r4, [fp, #-32]	; 0xffffffe0
     be4:	ldrh	r4, [r4, #74]	; 0x4a
     be8:	mov	r5, sp
     bec:	str	r4, [r5, #16]
     bf0:	str	r3, [r5, #12]
     bf4:	str	r2, [r5, #8]
     bf8:	str	lr, [r5]
     bfc:	movw	r2, #0
     c00:	movt	r2, #0
     c04:	str	r1, [sp, #264]	; 0x108
     c08:	mov	r1, r2
     c0c:	mov	r2, ip
     c10:	ldr	r3, [sp, #264]	; 0x108
     c14:	bl	0 <fprintf>
     c18:	str	r0, [sp, #260]	; 0x104
     c1c:	b	d10 <gen_table_verifier+0x3ac>
     c20:	ldr	r0, [fp, #-20]	; 0xffffffec
     c24:	ldr	r0, [r0, #204]	; 0xcc
     c28:	ldr	r1, [fp, #-32]	; 0xffffffe0
     c2c:	ldr	r2, [r1, #88]	; 0x58
     c30:	ldr	r3, [r1, #92]	; 0x5c
     c34:	ldr	ip, [r1, #96]	; 0x60
     c38:	ldr	lr, [r1, #100]	; 0x64
     c3c:	ldr	r4, [sp, #324]	; 0x144
     c40:	ldrh	r1, [r1, #74]	; 0x4a
     c44:	orr	r5, r2, r3
     c48:	cmp	r5, #0
     c4c:	str	r0, [sp, #256]	; 0x100
     c50:	str	r4, [sp, #252]	; 0xfc
     c54:	str	r2, [sp, #248]	; 0xf8
     c58:	str	r3, [sp, #244]	; 0xf4
     c5c:	str	ip, [sp, #240]	; 0xf0
     c60:	str	lr, [sp, #236]	; 0xec
     c64:	str	r1, [sp, #232]	; 0xe8
     c68:	bne	c84 <gen_table_verifier+0x320>
     c6c:	b	c70 <gen_table_verifier+0x30c>
     c70:	mov	r0, #0
     c74:	mov	r1, #1
     c78:	str	r1, [sp, #228]	; 0xe4
     c7c:	str	r0, [sp, #224]	; 0xe0
     c80:	b	c9c <gen_table_verifier+0x338>
     c84:	ldr	r0, [fp, #-32]	; 0xffffffe0
     c88:	ldr	r1, [r0, #88]	; 0x58
     c8c:	ldr	r0, [r0, #92]	; 0x5c
     c90:	str	r1, [sp, #228]	; 0xe4
     c94:	str	r0, [sp, #224]	; 0xe0
     c98:	b	c9c <gen_table_verifier+0x338>
     c9c:	ldr	r0, [sp, #224]	; 0xe0
     ca0:	ldr	r1, [sp, #228]	; 0xe4
     ca4:	mvn	r2, #0
     ca8:	mov	r3, #0
     cac:	str	r0, [sp, #220]	; 0xdc
     cb0:	mov	r0, r2
     cb4:	str	r1, [sp, #216]	; 0xd8
     cb8:	mov	r1, r3
     cbc:	ldr	r2, [sp, #216]	; 0xd8
     cc0:	ldr	r3, [sp, #220]	; 0xdc
     cc4:	bl	0 <__aeabi_uldivmod>
     cc8:	mov	r2, sp
     ccc:	str	r1, [r2, #28]
     cd0:	str	r0, [r2, #24]
     cd4:	ldr	r0, [sp, #232]	; 0xe8
     cd8:	str	r0, [r2, #16]
     cdc:	ldr	r1, [sp, #244]	; 0xf4
     ce0:	str	r1, [r2, #12]
     ce4:	ldr	r3, [sp, #248]	; 0xf8
     ce8:	str	r3, [r2, #8]
     cec:	ldr	lr, [sp, #252]	; 0xfc
     cf0:	str	lr, [r2]
     cf4:	movw	r1, #0
     cf8:	movt	r1, #0
     cfc:	ldr	r0, [sp, #256]	; 0x100
     d00:	ldr	r2, [sp, #240]	; 0xf0
     d04:	ldr	r3, [sp, #236]	; 0xec
     d08:	bl	0 <fprintf>
     d0c:	str	r0, [sp, #212]	; 0xd4
     d10:	b	1168 <gen_table_verifier+0x804>
     d14:	ldr	r0, [fp, #-20]	; 0xffffffec
     d18:	ldr	r0, [r0, #204]	; 0xcc
     d1c:	ldr	r1, [fp, #-32]	; 0xffffffe0
     d20:	ldr	r2, [r1, #96]	; 0x60
     d24:	ldr	r3, [r1, #100]	; 0x64
     d28:	ldr	r1, [sp, #324]	; 0x144
     d2c:	mov	ip, sp
     d30:	str	r1, [ip]
     d34:	movw	r1, #0
     d38:	movt	r1, #0
     d3c:	bl	0 <fprintf>
     d40:	str	r0, [sp, #208]	; 0xd0
     d44:	b	1168 <gen_table_verifier+0x804>
     d48:	ldr	r0, [fp, #-20]	; 0xffffffec
     d4c:	ldr	r0, [r0, #204]	; 0xcc
     d50:	ldr	r1, [fp, #-32]	; 0xffffffe0
     d54:	ldr	r2, [r1, #96]	; 0x60
     d58:	ldr	r3, [r1, #100]	; 0x64
     d5c:	ldr	r1, [sp, #324]	; 0x144
     d60:	mov	ip, sp
     d64:	str	r1, [ip]
     d68:	movw	r1, #0
     d6c:	movt	r1, #0
     d70:	bl	0 <fprintf>
     d74:	str	r0, [sp, #204]	; 0xcc
     d78:	b	1168 <gen_table_verifier+0x804>
     d7c:	ldr	r0, [fp, #-32]	; 0xffffffe0
     d80:	ldr	r0, [r0, #16]
     d84:	add	r1, sp, #328	; 0x148
     d88:	bl	468 <fb_compound_name>
     d8c:	ldr	r0, [fp, #-32]	; 0xffffffe0
     d90:	ldr	r0, [r0, #16]
     d94:	ldrh	r0, [r0, #8]
     d98:	cmp	r0, #4
     d9c:	str	r0, [sp, #200]	; 0xc8
     da0:	bhi	ec8 <gen_table_verifier+0x564>
     da4:	add	r0, pc, #8
     da8:	ldr	r1, [sp, #200]	; 0xc8
     dac:	ldr	r0, [r0, r1, lsl #2]
     db0:	mov	pc, r0
     db4:	.word	0x00000e20
     db8:	.word	0x00000dc8
     dbc:	.word	0x00000ec8
     dc0:	.word	0x00000dc8
     dc4:	.word	0x00000e74
     dc8:	ldr	r0, [fp, #-20]	; 0xffffffec
     dcc:	ldr	r0, [r0, #204]	; 0xcc
     dd0:	ldr	r1, [fp, #-32]	; 0xffffffe0
     dd4:	ldr	r2, [r1, #88]	; 0x58
     dd8:	ldr	r3, [r1, #92]	; 0x5c
     ddc:	ldr	ip, [r1, #96]	; 0x60
     de0:	ldr	r1, [r1, #100]	; 0x64
     de4:	ldr	lr, [fp, #-32]	; 0xffffffe0
     de8:	ldrh	lr, [lr, #74]	; 0x4a
     dec:	mov	r4, sp
     df0:	str	lr, [r4, #8]
     df4:	str	r3, [r4, #4]
     df8:	str	r2, [r4]
     dfc:	movw	r2, #0
     e00:	movt	r2, #0
     e04:	str	r1, [sp, #196]	; 0xc4
     e08:	mov	r1, r2
     e0c:	mov	r2, ip
     e10:	ldr	r3, [sp, #196]	; 0xc4
     e14:	bl	0 <fprintf>
     e18:	str	r0, [sp, #192]	; 0xc0
     e1c:	b	f20 <gen_table_verifier+0x5bc>
     e20:	add	r0, sp, #328	; 0x148
     e24:	ldr	r1, [fp, #-20]	; 0xffffffec
     e28:	ldr	r1, [r1, #204]	; 0xcc
     e2c:	ldr	r2, [fp, #-32]	; 0xffffffe0
     e30:	ldr	r3, [r2, #96]	; 0x60
     e34:	ldr	r2, [r2, #100]	; 0x64
     e38:	ldr	ip, [sp, #324]	; 0x144
     e3c:	mov	lr, sp
     e40:	str	r0, [lr, #4]
     e44:	str	ip, [lr]
     e48:	movw	r0, #0
     e4c:	movt	r0, #0
     e50:	str	r0, [sp, #188]	; 0xbc
     e54:	mov	r0, r1
     e58:	ldr	r1, [sp, #188]	; 0xbc
     e5c:	str	r2, [sp, #184]	; 0xb8
     e60:	mov	r2, r3
     e64:	ldr	r3, [sp, #184]	; 0xb8
     e68:	bl	0 <fprintf>
     e6c:	str	r0, [sp, #180]	; 0xb4
     e70:	b	f20 <gen_table_verifier+0x5bc>
     e74:	add	r0, sp, #328	; 0x148
     e78:	ldr	r1, [fp, #-20]	; 0xffffffec
     e7c:	ldr	r1, [r1, #204]	; 0xcc
     e80:	ldr	r2, [fp, #-32]	; 0xffffffe0
     e84:	ldr	r3, [r2, #96]	; 0x60
     e88:	ldr	r2, [r2, #100]	; 0x64
     e8c:	ldr	ip, [sp, #324]	; 0x144
     e90:	mov	lr, sp
     e94:	str	r0, [lr, #4]
     e98:	str	ip, [lr]
     e9c:	movw	r0, #0
     ea0:	movt	r0, #0
     ea4:	str	r0, [sp, #176]	; 0xb0
     ea8:	mov	r0, r1
     eac:	ldr	r1, [sp, #176]	; 0xb0
     eb0:	str	r2, [sp, #172]	; 0xac
     eb4:	mov	r2, r3
     eb8:	ldr	r3, [sp, #172]	; 0xac
     ebc:	bl	0 <fprintf>
     ec0:	str	r0, [sp, #168]	; 0xa8
     ec4:	b	f20 <gen_table_verifier+0x5bc>
     ec8:	movw	r0, #0
     ecc:	movt	r0, #0
     ed0:	ldr	r0, [r0]
     ed4:	movw	r1, #0
     ed8:	movt	r1, #0
     edc:	movw	r2, #0
     ee0:	movt	r2, #0
     ee4:	movw	r3, #178	; 0xb2
     ee8:	movw	ip, #0
     eec:	movt	ip, #0
     ef0:	str	ip, [sp]
     ef4:	bl	0 <fprintf>
     ef8:	movw	r1, #0
     efc:	movt	r1, #0
     f00:	str	r0, [sp, #164]	; 0xa4
     f04:	mov	r0, r1
     f08:	movw	r1, #0
     f0c:	movt	r1, #0
     f10:	movw	r2, #178	; 0xb2
     f14:	movw	r3, #0
     f18:	movt	r3, #0
     f1c:	bl	0 <__assert_fail>
     f20:	b	1168 <gen_table_verifier+0x804>
     f24:	ldr	r0, [fp, #-32]	; 0xffffffe0
     f28:	ldr	r0, [r0, #16]
     f2c:	add	r1, sp, #328	; 0x148
     f30:	bl	468 <fb_compound_name>
     f34:	ldr	r0, [fp, #-32]	; 0xffffffe0
     f38:	ldr	r0, [r0, #16]
     f3c:	ldrh	r0, [r0, #8]
     f40:	cmp	r0, #4
     f44:	str	r0, [sp, #160]	; 0xa0
     f48:	bhi	110c <gen_table_verifier+0x7a8>
     f4c:	add	r0, pc, #8
     f50:	ldr	r1, [sp, #160]	; 0xa0
     f54:	ldr	r0, [r0, r1, lsl #2]
     f58:	mov	pc, r0
     f5c:	.word	0x00000f70
     f60:	.word	0x00000fc4
     f64:	.word	0x0000110c
     f68:	.word	0x00000fc4
     f6c:	.word	0x000010b8
     f70:	add	r0, sp, #328	; 0x148
     f74:	ldr	r1, [fp, #-20]	; 0xffffffec
     f78:	ldr	r1, [r1, #204]	; 0xcc
     f7c:	ldr	r2, [fp, #-32]	; 0xffffffe0
     f80:	ldr	r3, [r2, #96]	; 0x60
     f84:	ldr	r2, [r2, #100]	; 0x64
     f88:	ldr	ip, [sp, #324]	; 0x144
     f8c:	mov	lr, sp
     f90:	str	r0, [lr, #4]
     f94:	str	ip, [lr]
     f98:	movw	r0, #0
     f9c:	movt	r0, #0
     fa0:	str	r0, [sp, #156]	; 0x9c
     fa4:	mov	r0, r1
     fa8:	ldr	r1, [sp, #156]	; 0x9c
     fac:	str	r2, [sp, #152]	; 0x98
     fb0:	mov	r2, r3
     fb4:	ldr	r3, [sp, #152]	; 0x98
     fb8:	bl	0 <fprintf>
     fbc:	str	r0, [sp, #148]	; 0x94
     fc0:	b	1164 <gen_table_verifier+0x800>
     fc4:	ldr	r0, [fp, #-20]	; 0xffffffec
     fc8:	ldr	r0, [r0, #204]	; 0xcc
     fcc:	ldr	r1, [fp, #-32]	; 0xffffffe0
     fd0:	ldr	r2, [r1, #88]	; 0x58
     fd4:	ldr	r3, [r1, #92]	; 0x5c
     fd8:	ldr	ip, [r1, #96]	; 0x60
     fdc:	ldr	lr, [r1, #100]	; 0x64
     fe0:	ldr	r4, [sp, #324]	; 0x144
     fe4:	ldrh	r1, [r1, #74]	; 0x4a
     fe8:	orr	r5, r2, r3
     fec:	cmp	r5, #0
     ff0:	str	r0, [sp, #144]	; 0x90
     ff4:	str	r4, [sp, #140]	; 0x8c
     ff8:	str	r2, [sp, #136]	; 0x88
     ffc:	str	r3, [sp, #132]	; 0x84
    1000:	str	ip, [sp, #128]	; 0x80
    1004:	str	lr, [sp, #124]	; 0x7c
    1008:	str	r1, [sp, #120]	; 0x78
    100c:	bne	1028 <gen_table_verifier+0x6c4>
    1010:	b	1014 <gen_table_verifier+0x6b0>
    1014:	mov	r0, #0
    1018:	mov	r1, #1
    101c:	str	r1, [sp, #116]	; 0x74
    1020:	str	r0, [sp, #112]	; 0x70
    1024:	b	1040 <gen_table_verifier+0x6dc>
    1028:	ldr	r0, [fp, #-32]	; 0xffffffe0
    102c:	ldr	r1, [r0, #88]	; 0x58
    1030:	ldr	r0, [r0, #92]	; 0x5c
    1034:	str	r1, [sp, #116]	; 0x74
    1038:	str	r0, [sp, #112]	; 0x70
    103c:	b	1040 <gen_table_verifier+0x6dc>
    1040:	ldr	r0, [sp, #112]	; 0x70
    1044:	ldr	r1, [sp, #116]	; 0x74
    1048:	mvn	r2, #0
    104c:	mov	r3, #0
    1050:	str	r0, [sp, #108]	; 0x6c
    1054:	mov	r0, r2
    1058:	str	r1, [sp, #104]	; 0x68
    105c:	mov	r1, r3
    1060:	ldr	r2, [sp, #104]	; 0x68
    1064:	ldr	r3, [sp, #108]	; 0x6c
    1068:	bl	0 <__aeabi_uldivmod>
    106c:	mov	r2, sp
    1070:	str	r1, [r2, #28]
    1074:	str	r0, [r2, #24]
    1078:	ldr	r0, [sp, #120]	; 0x78
    107c:	str	r0, [r2, #16]
    1080:	ldr	r1, [sp, #132]	; 0x84
    1084:	str	r1, [r2, #12]
    1088:	ldr	r3, [sp, #136]	; 0x88
    108c:	str	r3, [r2, #8]
    1090:	ldr	lr, [sp, #140]	; 0x8c
    1094:	str	lr, [r2]
    1098:	movw	r1, #0
    109c:	movt	r1, #0
    10a0:	ldr	r0, [sp, #144]	; 0x90
    10a4:	ldr	r2, [sp, #128]	; 0x80
    10a8:	ldr	r3, [sp, #124]	; 0x7c
    10ac:	bl	0 <fprintf>
    10b0:	str	r0, [sp, #100]	; 0x64
    10b4:	b	1164 <gen_table_verifier+0x800>
    10b8:	add	r0, sp, #328	; 0x148
    10bc:	ldr	r1, [fp, #-20]	; 0xffffffec
    10c0:	ldr	r1, [r1, #204]	; 0xcc
    10c4:	ldr	r2, [fp, #-32]	; 0xffffffe0
    10c8:	ldr	r3, [r2, #96]	; 0x60
    10cc:	ldr	r2, [r2, #100]	; 0x64
    10d0:	ldr	ip, [sp, #324]	; 0x144
    10d4:	mov	lr, sp
    10d8:	str	r0, [lr, #4]
    10dc:	str	ip, [lr]
    10e0:	movw	r0, #0
    10e4:	movt	r0, #0
    10e8:	str	r0, [sp, #96]	; 0x60
    10ec:	mov	r0, r1
    10f0:	ldr	r1, [sp, #96]	; 0x60
    10f4:	str	r2, [sp, #92]	; 0x5c
    10f8:	mov	r2, r3
    10fc:	ldr	r3, [sp, #92]	; 0x5c
    1100:	bl	0 <fprintf>
    1104:	str	r0, [sp, #88]	; 0x58
    1108:	b	1164 <gen_table_verifier+0x800>
    110c:	movw	r0, #0
    1110:	movt	r0, #0
    1114:	ldr	r0, [r0]
    1118:	movw	r1, #0
    111c:	movt	r1, #0
    1120:	movw	r2, #0
    1124:	movt	r2, #0
    1128:	movw	r3, #202	; 0xca
    112c:	movw	ip, #0
    1130:	movt	ip, #0
    1134:	str	ip, [sp]
    1138:	bl	0 <fprintf>
    113c:	movw	r1, #0
    1140:	movt	r1, #0
    1144:	str	r0, [sp, #84]	; 0x54
    1148:	mov	r0, r1
    114c:	movw	r1, #0
    1150:	movt	r1, #0
    1154:	movw	r2, #202	; 0xca
    1158:	movw	r3, #0
    115c:	movt	r3, #0
    1160:	bl	0 <__assert_fail>
    1164:	b	1168 <gen_table_verifier+0x804>
    1168:	ldr	r0, [fp, #-20]	; 0xffffffec
    116c:	ldr	r0, [r0, #204]	; 0xcc
    1170:	ldr	r1, [fp, #-28]	; 0xffffffe4
    1174:	ldr	r1, [r1, #4]
    1178:	ldr	r2, [r1, #4]
    117c:	ldr	r1, [fp, #-28]	; 0xffffffe4
    1180:	ldr	r1, [r1, #4]
    1184:	ldr	r3, [r1]
    1188:	movw	r1, #0
    118c:	movt	r1, #0
    1190:	bl	0 <fprintf>
    1194:	str	r0, [sp, #80]	; 0x50
    1198:	ldr	r0, [fp, #-28]	; 0xffffffe4
    119c:	ldr	r0, [r0]
    11a0:	str	r0, [fp, #-28]	; 0xffffffe4
    11a4:	b	9fc <gen_table_verifier+0x98>
    11a8:	ldr	r0, [sp, #320]	; 0x140
    11ac:	cmp	r0, #0
    11b0:	bne	11cc <gen_table_verifier+0x868>
    11b4:	ldr	r0, [fp, #-20]	; 0xffffffec
    11b8:	ldr	r0, [r0, #204]	; 0xcc
    11bc:	movw	r1, #0
    11c0:	movt	r1, #0
    11c4:	bl	0 <fprintf>
    11c8:	str	r0, [sp, #76]	; 0x4c
    11cc:	ldr	r0, [fp, #-20]	; 0xffffffec
    11d0:	ldr	r0, [r0, #204]	; 0xcc
    11d4:	movw	r1, #0
    11d8:	movt	r1, #0
    11dc:	bl	0 <fprintf>
    11e0:	ldr	r1, [fp, #-20]	; 0xffffffec
    11e4:	ldr	r1, [r1, #204]	; 0xcc
    11e8:	str	r0, [sp, #72]	; 0x48
    11ec:	mov	r0, r1
    11f0:	movw	r1, #0
    11f4:	movt	r1, #0
    11f8:	bl	0 <fprintf>
    11fc:	sub	r1, fp, #252	; 0xfc
    1200:	ldr	lr, [fp, #-20]	; 0xffffffec
    1204:	ldr	lr, [lr, #204]	; 0xcc
    1208:	str	r0, [sp, #68]	; 0x44
    120c:	mov	r0, lr
    1210:	movw	lr, #0
    1214:	movt	lr, #0
    1218:	str	r1, [sp, #64]	; 0x40
    121c:	mov	r1, lr
    1220:	ldr	r2, [sp, #64]	; 0x40
    1224:	ldr	r3, [sp, #64]	; 0x40
    1228:	ldr	lr, [sp, #64]	; 0x40
    122c:	str	lr, [sp]
    1230:	bl	0 <fprintf>
    1234:	sub	r1, fp, #252	; 0xfc
    1238:	ldr	r2, [fp, #-20]	; 0xffffffec
    123c:	ldr	r2, [r2, #204]	; 0xcc
    1240:	str	r0, [sp, #60]	; 0x3c
    1244:	mov	r0, r2
    1248:	movw	r2, #0
    124c:	movt	r2, #0
    1250:	str	r1, [sp, #56]	; 0x38
    1254:	mov	r1, r2
    1258:	ldr	r2, [sp, #56]	; 0x38
    125c:	ldr	r3, [sp, #56]	; 0x38
    1260:	ldr	lr, [sp, #56]	; 0x38
    1264:	str	lr, [sp]
    1268:	bl	0 <fprintf>
    126c:	sub	r1, fp, #252	; 0xfc
    1270:	ldr	r2, [fp, #-20]	; 0xffffffec
    1274:	ldr	r2, [r2, #204]	; 0xcc
    1278:	str	r0, [sp, #52]	; 0x34
    127c:	mov	r0, r2
    1280:	movw	r2, #0
    1284:	movt	r2, #0
    1288:	str	r1, [sp, #48]	; 0x30
    128c:	mov	r1, r2
    1290:	ldr	r2, [sp, #48]	; 0x30
    1294:	ldr	r3, [sp, #48]	; 0x30
    1298:	bl	0 <fprintf>
    129c:	sub	r1, fp, #252	; 0xfc
    12a0:	ldr	r2, [fp, #-20]	; 0xffffffec
    12a4:	ldr	r2, [r2, #204]	; 0xcc
    12a8:	ldr	r3, [sp, #316]	; 0x13c
    12ac:	str	r0, [sp, #44]	; 0x2c
    12b0:	mov	r0, r2
    12b4:	movw	r2, #0
    12b8:	movt	r2, #0
    12bc:	str	r1, [sp, #40]	; 0x28
    12c0:	mov	r1, r2
    12c4:	ldr	r2, [sp, #40]	; 0x28
    12c8:	ldr	lr, [sp, #40]	; 0x28
    12cc:	str	lr, [sp]
    12d0:	bl	0 <fprintf>
    12d4:	movw	r1, #0
    12d8:	str	r0, [sp, #36]	; 0x24
    12dc:	mov	r0, r1
    12e0:	sub	sp, fp, #16
    12e4:	pop	{r4, r5, r6, r7, fp, pc}

000012e8 <gen_epilogue>:
    12e8:	push	{fp, lr}
    12ec:	mov	fp, sp
    12f0:	sub	sp, sp, #8
    12f4:	str	r0, [sp, #4]
    12f8:	ldr	r0, [sp, #4]
    12fc:	ldr	r0, [r0, #212]	; 0xd4
    1300:	ldr	r0, [r0, #140]	; 0x8c
    1304:	cmp	r0, #0
    1308:	beq	1324 <gen_epilogue+0x3c>
    130c:	ldr	r0, [sp, #4]
    1310:	ldr	r0, [r0, #204]	; 0xcc
    1314:	movw	r1, #0
    1318:	movt	r1, #0
    131c:	bl	0 <fprintf>
    1320:	str	r0, [sp]
    1324:	movw	r0, #0
    1328:	mov	sp, fp
    132c:	pop	{fp, pc}
