SCHM0103

HEADER
{
 FREEID 102801
 VARIABLES
 {
  #ARCHITECTURE="struct"
  #BLOCKTABLE_FILE="#BR.bde"
  #BLOCKTABLE_INCLUDED="1"
  #ENTITY="plb_powerlink"
  #LANGUAGE="VHDL"
  AUTHOR="Unknown"
  COMPANY="Unknown"
  CREATIONDATE="9/13/2011"
  PAGECOUNT="16"
  TITLE="plb_powerlink"
 }
 SYMBOL "plbv46_master_burst_v1_01_a" "plbv46_master_burst" "plbv46_master_burst"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #GENERIC0="C_MPLB_AWIDTH:INTEGER range 32 to 36:=32"
    #GENERIC1="C_MPLB_DWIDTH:INTEGER range 32 to 128:=32"
    #GENERIC2="C_MPLB_NATIVE_DWIDTH:INTEGER range 32 to 128:=32"
    #GENERIC3="C_MPLB_SMALLEST_SLAVE:INTEGER range 32 to 128:=32"
    #GENERIC4="C_INHIBIT_CC_BLE_INCLUSION:INTEGER range 0 to 1:=0"
    #GENERIC5="C_FAMILY:STRING:=\"virtex5\""
    #HDL_ENTRIES=
"library STD,IEEE;\n"+
"use STD.STANDARD.all,ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1315919447"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,840,1320)
    FREEID 126
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,820,1320)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,117,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (731,30,815,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,119,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (723,70,815,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,163,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (692,110,815,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,179,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (715,150,815,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,183,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (741,190,815,214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,230,159,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (522,230,815,254)
     ALIGN 6
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,270,140,294)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (696,270,815,294)
     ALIGN 6
     MARGINS (1,1)
     PARENT 28
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,310,140,334)
     ALIGN 4
     MARGINS (1,1)
     PARENT 30
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (714,310,815,334)
     ALIGN 6
     MARGINS (1,1)
     PARENT 32
    }
    TEXT  35, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,350,373,374)
     ALIGN 4
     MARGINS (1,1)
     PARENT 34
    }
    TEXT  37, 0, 0
    {
     TEXT "$#NAME"
     RECT (712,350,815,374)
     ALIGN 6
     MARGINS (1,1)
     PARENT 36
    }
    TEXT  39, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,390,161,414)
     ALIGN 4
     MARGINS (1,1)
     PARENT 38
    }
    TEXT  41, 0, 0
    {
     TEXT "$#NAME"
     RECT (691,390,815,414)
     ALIGN 6
     MARGINS (1,1)
     PARENT 40
    }
    TEXT  43, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,430,173,454)
     ALIGN 4
     MARGINS (1,1)
     PARENT 42
    }
    TEXT  45, 0, 0
    {
     TEXT "$#NAME"
     RECT (724,430,815,454)
     ALIGN 6
     MARGINS (1,1)
     PARENT 44
    }
    TEXT  47, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,470,161,494)
     ALIGN 4
     MARGINS (1,1)
     PARENT 46
    }
    TEXT  49, 0, 0
    {
     TEXT "$#NAME"
     RECT (726,470,815,494)
     ALIGN 6
     MARGINS (1,1)
     PARENT 48
    }
    TEXT  51, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,510,173,534)
     ALIGN 4
     MARGINS (1,1)
     PARENT 50
    }
    TEXT  53, 0, 0
    {
     TEXT "$#NAME"
     RECT (510,510,815,534)
     ALIGN 6
     MARGINS (1,1)
     PARENT 52
    }
    TEXT  55, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,550,132,574)
     ALIGN 4
     MARGINS (1,1)
     PARENT 54
    }
    TEXT  57, 0, 0
    {
     TEXT "$#NAME"
     RECT (655,550,815,574)
     ALIGN 6
     MARGINS (1,1)
     PARENT 56
    }
    TEXT  59, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,590,125,614)
     ALIGN 4
     MARGINS (1,1)
     PARENT 58
    }
    TEXT  61, 0, 0
    {
     TEXT "$#NAME"
     RECT (728,590,815,614)
     ALIGN 6
     MARGINS (1,1)
     PARENT 60
    }
    TEXT  63, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,630,225,654)
     ALIGN 4
     MARGINS (1,1)
     PARENT 62
    }
    TEXT  65, 0, 0
    {
     TEXT "$#NAME"
     RECT (744,630,815,654)
     ALIGN 6
     MARGINS (1,1)
     PARENT 64
    }
    TEXT  67, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,670,203,694)
     ALIGN 4
     MARGINS (1,1)
     PARENT 66
    }
    TEXT  69, 0, 0
    {
     TEXT "$#NAME"
     RECT (678,670,815,694)
     ALIGN 6
     MARGINS (1,1)
     PARENT 68
    }
    TEXT  71, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,710,203,734)
     ALIGN 4
     MARGINS (1,1)
     PARENT 70
    }
    TEXT  73, 0, 0
    {
     TEXT "$#NAME"
     RECT (625,710,815,734)
     ALIGN 6
     MARGINS (1,1)
     PARENT 72
    }
    TEXT  75, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,750,393,774)
     ALIGN 4
     MARGINS (1,1)
     PARENT 74
    }
    TEXT  77, 0, 0
    {
     TEXT "$#NAME"
     RECT (648,750,815,774)
     ALIGN 6
     MARGINS (1,1)
     PARENT 76
    }
    TEXT  79, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,790,250,814)
     ALIGN 4
     MARGINS (1,1)
     PARENT 78
    }
    TEXT  81, 0, 0
    {
     TEXT "$#NAME"
     RECT (656,790,815,814)
     ALIGN 6
     MARGINS (1,1)
     PARENT 80
    }
    TEXT  83, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,830,488,854)
     ALIGN 4
     MARGINS (1,1)
     PARENT 82
    }
    TEXT  85, 0, 0
    {
     TEXT "$#NAME"
     RECT (605,830,815,854)
     ALIGN 6
     MARGINS (1,1)
     PARENT 84
    }
    TEXT  87, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,870,185,894)
     ALIGN 4
     MARGINS (1,1)
     PARENT 86
    }
    TEXT  89, 0, 0
    {
     TEXT "$#NAME"
     RECT (577,870,815,894)
     ALIGN 6
     MARGINS (1,1)
     PARENT 88
    }
    TEXT  91, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,910,183,934)
     ALIGN 4
     MARGINS (1,1)
     PARENT 90
    }
    TEXT  93, 0, 0
    {
     TEXT "$#NAME"
     RECT (370,910,815,934)
     ALIGN 6
     MARGINS (1,1)
     PARENT 92
    }
    TEXT  95, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,950,193,974)
     ALIGN 4
     MARGINS (1,1)
     PARENT 94
    }
    TEXT  97, 0, 0
    {
     TEXT "$#NAME"
     RECT (320,950,815,974)
     ALIGN 6
     MARGINS (1,1)
     PARENT 96
    }
    TEXT  99, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,990,251,1014)
     ALIGN 4
     MARGINS (1,1)
     PARENT 98
    }
    TEXT  101, 0, 0
    {
     TEXT "$#NAME"
     RECT (625,990,815,1014)
     ALIGN 6
     MARGINS (1,1)
     PARENT 100
    }
    TEXT  103, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1030,256,1054)
     ALIGN 4
     MARGINS (1,1)
     PARENT 102
    }
    TEXT  105, 0, 0
    {
     TEXT "$#NAME"
     RECT (624,1030,815,1054)
     ALIGN 6
     MARGINS (1,1)
     PARENT 104
    }
    TEXT  107, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1070,470,1094)
     ALIGN 4
     MARGINS (1,1)
     PARENT 106
    }
    TEXT  109, 0, 0
    {
     TEXT "$#NAME"
     RECT (589,1070,815,1094)
     ALIGN 6
     MARGINS (1,1)
     PARENT 108
    }
    TEXT  111, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1110,520,1134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 110
    }
    TEXT  113, 0, 0
    {
     TEXT "$#NAME"
     RECT (584,1110,815,1134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 112
    }
    TEXT  115, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1150,215,1174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 114
    }
    TEXT  117, 0, 0
    {
     TEXT "$#NAME"
     RECT (589,1150,815,1174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 116
    }
    TEXT  119, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1190,216,1214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 118
    }
    TEXT  121, 0, 0
    {
     TEXT "$#NAME"
     RECT (584,1190,815,1214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 120
    }
    TEXT  123, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1230,251,1254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 122
    }
    TEXT  125, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1270,256,1294)
     ALIGN 4
     MARGINS (1,1)
     PARENT 124
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MPLB_Clk"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (840,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MD_Error"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MPLB_Rst"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (840,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="M_request"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_MAddrAck"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (840,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="M_priority(0:1)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_MSSize(0:1)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (840,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="M_busLock"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_MRearbitrate"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (840,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="M_RNW"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_MTimeout"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (840,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="M_BE(0:(C_MPLB_DWIDTH/8)-1)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_MRdErr"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (840,280)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="M_MSize(0:1)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (0,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_MWrErr"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (840,320)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="M_size(0:3)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  34, 0, 0
    {
     COORD (0,360)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_MRdDBus(0:C_MPLB_DWIDTH-1)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  36, 0, 0
    {
     COORD (840,360)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="M_type(0:2)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  38, 0, 0
    {
     COORD (0,400)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_MRdDAck"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  40, 0, 0
    {
     COORD (840,400)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="M_ABus(0:31)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  42, 0, 0
    {
     COORD (0,440)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_MRdBTerm"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  44, 0, 0
    {
     COORD (840,440)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="M_wrBurst"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  46, 0, 0
    {
     COORD (0,480)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_MWrDAck"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  48, 0, 0
    {
     COORD (840,480)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="M_rdBurst"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  50, 0, 0
    {
     COORD (0,520)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_MWrBTerm"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  52, 0, 0
    {
     COORD (840,520)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="M_wrDBus(0:C_MPLB_DWIDTH-1)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  54, 0, 0
    {
     COORD (0,560)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_MBusy"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  56, 0, 0
    {
     COORD (840,560)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="M_TAttribute(0:15)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  58, 0, 0
    {
     COORD (0,600)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_MIRQ"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  60, 0, 0
    {
     COORD (840,600)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="M_lockErr"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  62, 0, 0
    {
     COORD (0,640)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_MRdWdAddr(0:3)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  64, 0, 0
    {
     COORD (840,640)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="M_abort"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  66, 0, 0
    {
     COORD (0,680)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="IP2Bus_MstRd_Req"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  68, 0, 0
    {
     COORD (840,680)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="M_UABus(0:31)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  70, 0, 0
    {
     COORD (0,720)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="IP2Bus_MstWr_Req"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  72, 0, 0
    {
     COORD (840,720)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2IP_Mst_CmdAck"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  74, 0, 0
    {
     COORD (0,760)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="IP2Bus_Mst_Addr(0:C_MPLB_AWIDTH-1)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  76, 0, 0
    {
     COORD (840,760)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2IP_Mst_Cmplt"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  78, 0, 0
    {
     COORD (0,800)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="IP2Bus_Mst_Length(0:11)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  80, 0, 0
    {
     COORD (840,800)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2IP_Mst_Error"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  82, 0, 0
    {
     COORD (0,840)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="IP2Bus_Mst_BE(0:(C_MPLB_NATIVE_DWIDTH/8)-1)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  84, 0, 0
    {
     COORD (840,840)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2IP_Mst_Rearbitrate"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  86, 0, 0
    {
     COORD (0,880)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="IP2Bus_Mst_Type"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  88, 0, 0
    {
     COORD (840,880)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2IP_Mst_Cmd_Timeout"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  90, 0, 0
    {
     COORD (0,920)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="IP2Bus_Mst_Lock"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  92, 0, 0
    {
     COORD (840,920)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2IP_MstRd_d(0:C_MPLB_NATIVE_DWIDTH-1)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  94, 0, 0
    {
     COORD (0,960)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="IP2Bus_Mst_Reset"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  96, 0, 0
    {
     COORD (840,960)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2IP_MstRd_rem(0:(C_MPLB_NATIVE_DWIDTH/8)-1)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  98, 0, 0
    {
     COORD (0,1000)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="IP2Bus_MstRd_dst_rdy_n"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  100, 0, 0
    {
     COORD (840,1000)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2IP_MstRd_sof_n"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  102, 0, 0
    {
     COORD (0,1040)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="IP2Bus_MstRd_dst_dsc_n"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  104, 0, 0
    {
     COORD (840,1040)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2IP_MstRd_eof_n"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  106, 0, 0
    {
     COORD (0,1080)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="IP2Bus_MstWr_d(0:C_MPLB_NATIVE_DWIDTH-1)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  108, 0, 0
    {
     COORD (840,1080)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2IP_MstRd_src_rdy_n"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  110, 0, 0
    {
     COORD (0,1120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="IP2Bus_MstWr_rem(0:(C_MPLB_NATIVE_DWIDTH/8)-1)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  112, 0, 0
    {
     COORD (840,1120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2IP_MstRd_src_dsc_n"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  114, 0, 0
    {
     COORD (0,1160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="IP2Bus_MstWr_sof_n"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  116, 0, 0
    {
     COORD (840,1160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2IP_MstWr_dst_rdy_n"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  118, 0, 0
    {
     COORD (0,1200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="IP2Bus_MstWr_eof_n"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  120, 0, 0
    {
     COORD (840,1200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2IP_MstWr_dst_dsc_n"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  122, 0, 0
    {
     COORD (0,1240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="IP2Bus_MstWr_src_rdy_n"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  124, 0, 0
    {
     COORD (0,1280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="IP2Bus_MstWr_src_dsc_n"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "plbv46_slave_single_v1_01_a" "plbv46_slave_single" "plbv46_slave_single"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #GENERIC0="C_ARD_ADDR_RANGE_ARRAY:SLV64_ARRAY_TYPE:=(X\"0000_0000_7000_0000\",X\"0000_0000_7000_00FF\",X\"0000_0000_7000_0100\",X\"0000_0000_7000_01FF\")"
    #GENERIC1="C_ARD_NUM_CE_ARRAY:INTEGER_ARRAY_TYPE:=(1,8)"
    #GENERIC10="C_FAMILY:STRING:=\"virtex4\""
    #GENERIC2="C_SPLB_P2P:INTEGER range 0 to 1:=0"
    #GENERIC3="C_BUS2CORE_CLK_RATIO:INTEGER range 1 to 2:=1"
    #GENERIC4="C_INCLUDE_DPHASE_TIMER:INTEGER range 0 to 1:=1"
    #GENERIC5="C_SPLB_MID_WIDTH:INTEGER range 1 to 4:=2"
    #GENERIC6="C_SPLB_NUM_MASTERS:INTEGER range 1 to 16:=8"
    #GENERIC7="C_SPLB_AWIDTH:INTEGER range 32 to 32:=32"
    #GENERIC8="C_SPLB_DWIDTH:INTEGER range 32 to 128:=32"
    #GENERIC9="C_SIPIF_DWIDTH:INTEGER range 32 to 32:=32"
    #HDL_ENTRIES=
"library PROC_COMMON_V3_00_A,STD,IEEE;\n"+
"use proc_common_v3_00_a.ipif_pkg.all,STD.STANDARD.all,ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1315914037"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,840,1240)
    FREEID 112
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,820,1240)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,115,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (715,30,815,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,117,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (696,70,815,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,171,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (753,110,815,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,184,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (700,150,815,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,143,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (720,190,815,214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,230,143,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (714,230,815,254)
     ALIGN 6
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,270,131,294)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (708,270,815,294)
     ALIGN 6
     MARGINS (1,1)
     PARENT 28
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,310,133,334)
     ALIGN 4
     MARGINS (1,1)
     PARENT 30
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (512,310,815,334)
     ALIGN 6
     MARGINS (1,1)
     PARENT 32
    }
    TEXT  35, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,350,394,374)
     ALIGN 4
     MARGINS (1,1)
     PARENT 34
    }
    TEXT  37, 0, 0
    {
     TEXT "$#NAME"
     RECT (658,350,815,374)
     ALIGN 6
     MARGINS (1,1)
     PARENT 36
    }
    TEXT  39, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,390,118,414)
     ALIGN 4
     MARGINS (1,1)
     PARENT 38
    }
    TEXT  41, 0, 0
    {
     TEXT "$#NAME"
     RECT (722,390,815,414)
     ALIGN 6
     MARGINS (1,1)
     PARENT 40
    }
    TEXT  43, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,430,147,454)
     ALIGN 4
     MARGINS (1,1)
     PARENT 42
    }
    TEXT  45, 0, 0
    {
     TEXT "$#NAME"
     RECT (716,430,815,454)
     ALIGN 6
     MARGINS (1,1)
     PARENT 44
    }
    TEXT  47, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,470,121,494)
     ALIGN 4
     MARGINS (1,1)
     PARENT 46
    }
    TEXT  49, 0, 0
    {
     TEXT "$#NAME"
     RECT (710,470,815,494)
     ALIGN 6
     MARGINS (1,1)
     PARENT 48
    }
    TEXT  51, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,510,338,534)
     ALIGN 4
     MARGINS (1,1)
     PARENT 50
    }
    TEXT  53, 0, 0
    {
     TEXT "$#NAME"
     RECT (452,510,815,534)
     ALIGN 6
     MARGINS (1,1)
     PARENT 52
    }
    TEXT  55, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,550,166,574)
     ALIGN 4
     MARGINS (1,1)
     PARENT 54
    }
    TEXT  57, 0, 0
    {
     TEXT "$#NAME"
     RECT (444,550,815,574)
     ALIGN 6
     MARGINS (1,1)
     PARENT 56
    }
    TEXT  59, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,590,148,614)
     ALIGN 4
     MARGINS (1,1)
     PARENT 58
    }
    TEXT  61, 0, 0
    {
     TEXT "$#NAME"
     RECT (444,590,815,614)
     ALIGN 6
     MARGINS (1,1)
     PARENT 60
    }
    TEXT  63, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,630,150,654)
     ALIGN 4
     MARGINS (1,1)
     PARENT 62
    }
    TEXT  65, 0, 0
    {
     TEXT "$#NAME"
     RECT (459,630,815,654)
     ALIGN 6
     MARGINS (1,1)
     PARENT 64
    }
    TEXT  67, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,670,134,694)
     ALIGN 4
     MARGINS (1,1)
     PARENT 66
    }
    TEXT  69, 0, 0
    {
     TEXT "$#NAME"
     RECT (712,670,815,694)
     ALIGN 6
     MARGINS (1,1)
     PARENT 68
    }
    TEXT  71, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,710,350,734)
     ALIGN 4
     MARGINS (1,1)
     PARENT 70
    }
    TEXT  73, 0, 0
    {
     TEXT "$#NAME"
     RECT (688,710,815,734)
     ALIGN 6
     MARGINS (1,1)
     PARENT 72
    }
    TEXT  75, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,750,138,774)
     ALIGN 4
     MARGINS (1,1)
     PARENT 74
    }
    TEXT  77, 0, 0
    {
     TEXT "$#NAME"
     RECT (490,750,815,774)
     ALIGN 6
     MARGINS (1,1)
     PARENT 76
    }
    TEXT  79, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,790,136,814)
     ALIGN 4
     MARGINS (1,1)
     PARENT 78
    }
    TEXT  81, 0, 0
    {
     TEXT "$#NAME"
     RECT (491,790,815,814)
     ALIGN 6
     MARGINS (1,1)
     PARENT 80
    }
    TEXT  83, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,830,175,854)
     ALIGN 4
     MARGINS (1,1)
     PARENT 82
    }
    TEXT  85, 0, 0
    {
     TEXT "$#NAME"
     RECT (693,830,815,854)
     ALIGN 6
     MARGINS (1,1)
     PARENT 84
    }
    TEXT  87, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,870,173,894)
     ALIGN 4
     MARGINS (1,1)
     PARENT 86
    }
    TEXT  89, 0, 0
    {
     TEXT "$#NAME"
     RECT (476,870,815,894)
     ALIGN 6
     MARGINS (1,1)
     PARENT 88
    }
    TEXT  91, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,910,201,934)
     ALIGN 4
     MARGINS (1,1)
     PARENT 90
    }
    TEXT  93, 0, 0
    {
     TEXT "$#NAME"
     RECT (258,910,815,934)
     ALIGN 6
     MARGINS (1,1)
     PARENT 92
    }
    TEXT  95, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,950,199,974)
     ALIGN 4
     MARGINS (1,1)
     PARENT 94
    }
    TEXT  97, 0, 0
    {
     TEXT "$#NAME"
     RECT (284,950,815,974)
     ALIGN 6
     MARGINS (1,1)
     PARENT 96
    }
    TEXT  99, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,990,165,1014)
     ALIGN 4
     MARGINS (1,1)
     PARENT 98
    }
    TEXT  101, 0, 0
    {
     TEXT "$#NAME"
     RECT (284,990,815,1014)
     ALIGN 6
     MARGINS (1,1)
     PARENT 100
    }
    TEXT  103, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1030,207,1054)
     ALIGN 4
     MARGINS (1,1)
     PARENT 102
    }
    TEXT  105, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1070,349,1094)
     ALIGN 4
     MARGINS (1,1)
     PARENT 104
    }
    TEXT  107, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1110,158,1134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 106
    }
    TEXT  109, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1150,158,1174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 108
    }
    TEXT  111, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1190,143,1214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 110
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="SPLB_Clk"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (840,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Sl_addrAck"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="SPLB_Rst"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (840,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Sl_SSize(0:1)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_ABus(0:31)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (840,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Sl_wait"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_UABus(0:31)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (840,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Sl_rearbitrate"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_PAValid"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (840,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Sl_wrDAck"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_SAValid"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (840,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Sl_wrComp"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_rdPrim"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (840,280)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Sl_wrBTerm"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (0,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_wrPrim"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (840,320)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Sl_rdDBus(0:C_SPLB_DWIDTH-1)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  34, 0, 0
    {
     COORD (0,360)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_masterID(0:C_SPLB_MID_WIDTH-1)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  36, 0, 0
    {
     COORD (840,360)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Sl_rdWdAddr(0:3)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  38, 0, 0
    {
     COORD (0,400)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_abort"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  40, 0, 0
    {
     COORD (840,400)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Sl_rdDAck"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  42, 0, 0
    {
     COORD (0,440)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_busLock"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  44, 0, 0
    {
     COORD (840,440)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Sl_rdComp"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  46, 0, 0
    {
     COORD (0,480)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_RNW"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  48, 0, 0
    {
     COORD (840,480)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Sl_rdBTerm"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  50, 0, 0
    {
     COORD (0,520)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_BE(0:(C_SPLB_DWIDTH/8)-1)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  52, 0, 0
    {
     COORD (840,520)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Sl_MBusy(0:C_SPLB_NUM_MASTERS-1)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  54, 0, 0
    {
     COORD (0,560)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_MSize(0:1)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  56, 0, 0
    {
     COORD (840,560)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Sl_MWrErr(0:C_SPLB_NUM_MASTERS-1)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  58, 0, 0
    {
     COORD (0,600)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_size(0:3)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  60, 0, 0
    {
     COORD (840,600)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Sl_MRdErr(0:C_SPLB_NUM_MASTERS-1)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  62, 0, 0
    {
     COORD (0,640)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_type(0:2)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  64, 0, 0
    {
     COORD (840,640)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Sl_MIRQ(0:C_SPLB_NUM_MASTERS-1)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  66, 0, 0
    {
     COORD (0,680)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_lockErr"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  68, 0, 0
    {
     COORD (840,680)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2IP_Clk"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  70, 0, 0
    {
     COORD (0,720)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_wrDBus(0:C_SPLB_DWIDTH-1)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  72, 0, 0
    {
     COORD (840,720)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2IP_Reset"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  74, 0, 0
    {
     COORD (0,760)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_wrBurst"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  76, 0, 0
    {
     COORD (840,760)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2IP_Addr(0:C_SPLB_AWIDTH-1)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  78, 0, 0
    {
     COORD (0,800)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_rdBurst"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  80, 0, 0
    {
     COORD (840,800)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2IP_Data(0:C_SIPIF_DWIDTH-1)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  82, 0, 0
    {
     COORD (0,840)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_wrPendReq"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  84, 0, 0
    {
     COORD (840,840)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2IP_RNW"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  86, 0, 0
    {
     COORD (0,880)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_rdPendReq"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  88, 0, 0
    {
     COORD (840,880)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2IP_BE(0:(C_SIPIF_DWIDTH/8)-1)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  90, 0, 0
    {
     COORD (0,920)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_wrPendPri(0:1)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  92, 0, 0
    {
     COORD (840,920)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2IP_CS(0:((C_ARD_ADDR_RANGE_ARRAY'LENGTH)/2)-1)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  94, 0, 0
    {
     COORD (0,960)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_rdPendPri(0:1)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  96, 0, 0
    {
     COORD (840,960)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2IP_RdCE(0:calc_num_ce(C_ARD_NUM_CE_ARRAY)-1)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  98, 0, 0
    {
     COORD (0,1000)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_reqPri(0:1)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  100, 0, 0
    {
     COORD (840,1000)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2IP_WrCE(0:calc_num_ce(C_ARD_NUM_CE_ARRAY)-1)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  102, 0, 0
    {
     COORD (0,1040)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PLB_TAttribute(0:15)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  104, 0, 0
    {
     COORD (0,1080)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="IP2Bus_Data(0:C_SIPIF_DWIDTH-1)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  106, 0, 0
    {
     COORD (0,1120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="IP2Bus_WrAck"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  108, 0, 0
    {
     COORD (0,1160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="IP2Bus_RdAck"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  110, 0, 0
    {
     COORD (0,1200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="IP2Bus_Error"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "powerlink" "powerlink"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #GENERIC0="endian_g:STRING:=\"little\""
    #GENERIC1="genOnePdiClkDomain_g:BOOLEAN:=false"
    #GENERIC10="useIntPacketBuf_g:BOOLEAN:=true"
    #GENERIC11="useRxIntPacketBuf_g:BOOLEAN:=true"
    #GENERIC12="use2ndCmpTimer_g:BOOLEAN:=true"
    #GENERIC13="use2ndPhy_g:BOOLEAN:=true"
    #GENERIC14="useHwAcc_g:BOOLEAN:=false"
    #GENERIC15="m_burstcount_width_g:INTEGER:=4"
    #GENERIC16="m_burstcount_const_g:BOOLEAN:=true"
    #GENERIC17="m_tx_burst_size_g:INTEGER:=16"
    #GENERIC18="m_rx_burst_size_g:INTEGER:=16"
    #GENERIC19="m_tx_fifo_size_g:INTEGER:=16"
    #GENERIC2="genPdi_g:BOOLEAN:=true"
    #GENERIC20="m_rx_fifo_size_g:INTEGER:=16"
    #GENERIC21="m_data_width_g:INTEGER:=16"
    #GENERIC22="genSmiIO:BOOLEAN:=true"
    #GENERIC23="iRpdos_g:INTEGER:=3"
    #GENERIC24="iTpdos_g:INTEGER:=1"
    #GENERIC25="genABuf1_g:BOOLEAN:=true"
    #GENERIC26="genABuf2_g:BOOLEAN:=true"
    #GENERIC27="genLedGadget_g:BOOLEAN:=false"
    #GENERIC28="genTimeSync_g:BOOLEAN:=false"
    #GENERIC29="iTpdoBufSize_g:INTEGER:=100"
    #GENERIC3="genInternalAp_g:BOOLEAN:=true"
    #GENERIC30="iRpdo0BufSize_g:INTEGER:=100"
    #GENERIC31="iRpdo1BufSize_g:INTEGER:=100"
    #GENERIC32="iRpdo2BufSize_g:INTEGER:=100"
    #GENERIC33="iAsyBuf1Size_g:INTEGER:=100"
    #GENERIC34="iAsyBuf2Size_g:INTEGER:=100"
    #GENERIC35="iPdiRev_g:INTEGER:=21930"
    #GENERIC36="papDataWidth_g:INTEGER:=8"
    #GENERIC37="papLowAct_g:BOOLEAN:=false"
    #GENERIC38="papBigEnd_g:BOOLEAN:=false"
    #GENERIC39="spiCPOL_g:BOOLEAN:=false"
    #GENERIC4="genSimpleIO_g:BOOLEAN:=false"
    #GENERIC40="spiCPHA_g:BOOLEAN:=false"
    #GENERIC41="spiBigEnd_g:BOOLEAN:=false"
    #GENERIC42="pioValLen_g:INTEGER:=50"
    #GENERIC5="genSpiAp_g:BOOLEAN:=false"
    #GENERIC6="Simulate:BOOLEAN:=false"
    #GENERIC7="iBufSize_g:INTEGER:=1024"
    #GENERIC8="iBufSizeLOG2_g:INTEGER:=10"
    #GENERIC9="useRmii_g:BOOLEAN:=true"
    #HDL_ENTRIES=
"library STD,IEEE;\n"+
"use STD.STANDARD.all,ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1322547550"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,2000,1620)
    FREEID 282
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,20,1980,1600)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (406,25,430,72)
     ALIGN 1
     MARGINS (1,1)
     PARENT 2
     ORIENTATION 5
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,330,198,354)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 2
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (366,25,390,48)
     ALIGN 1
     MARGINS (1,1)
     PARENT 6
     ORIENTATION 5
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,370,170,394)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
     ORIENTATION 2
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (326,25,350,78)
     ALIGN 1
     MARGINS (1,1)
     PARENT 10
     ORIENTATION 5
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,410,95,434)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
     ORIENTATION 2
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (286,25,310,77)
     ALIGN 1
     MARGINS (1,1)
     PARENT 14
     ORIENTATION 5
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,710,188,734)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
     ORIENTATION 2
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (246,25,270,86)
     ALIGN 1
     MARGINS (1,1)
     PARENT 18
     ORIENTATION 5
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,750,160,774)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
     ORIENTATION 2
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (206,25,230,84)
     ALIGN 1
     MARGINS (1,1)
     PARENT 22
     ORIENTATION 5
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,790,85,814)
     ALIGN 4
     MARGINS (1,1)
     PARENT 24
     ORIENTATION 2
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (166,25,190,74)
     ALIGN 1
     MARGINS (1,1)
     PARENT 26
     ORIENTATION 5
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1090,195,1114)
     ALIGN 4
     MARGINS (1,1)
     PARENT 28
     ORIENTATION 2
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (126,25,150,82)
     ALIGN 1
     MARGINS (1,1)
     PARENT 30
     ORIENTATION 5
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1130,167,1154)
     ALIGN 4
     MARGINS (1,1)
     PARENT 32
     ORIENTATION 2
    }
    TEXT  35, 0, 0
    {
     TEXT "$#NAME"
     RECT (86,25,110,72)
     ALIGN 1
     MARGINS (1,1)
     PARENT 34
     ORIENTATION 5
    }
    TEXT  37, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1310,92,1334)
     ALIGN 4
     MARGINS (1,1)
     PARENT 36
     ORIENTATION 2
    }
    TEXT  39, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,90,160,114)
     ALIGN 4
     MARGINS (1,1)
     PARENT 38
    }
    TEXT  41, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1350,93,1374)
     ALIGN 4
     MARGINS (1,1)
     PARENT 40
     ORIENTATION 2
    }
    TEXT  43, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,130,112,154)
     ALIGN 4
     MARGINS (1,1)
     PARENT 42
    }
    TEXT  45, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1390,347,1414)
     ALIGN 4
     MARGINS (1,1)
     PARENT 44
     ORIENTATION 2
    }
    TEXT  47, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,170,113,194)
     ALIGN 4
     MARGINS (1,1)
     PARENT 46
    }
    TEXT  49, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1430,173,1454)
     ALIGN 4
     MARGINS (1,1)
     PARENT 48
     ORIENTATION 2
    }
    TEXT  51, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,210,206,234)
     ALIGN 4
     MARGINS (1,1)
     PARENT 50
    }
    TEXT  53, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1470,313,1494)
     ALIGN 4
     MARGINS (1,1)
     PARENT 52
     ORIENTATION 2
    }
    TEXT  55, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,250,193,274)
     ALIGN 4
     MARGINS (1,1)
     PARENT 54
    }
    TEXT  57, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1510,378,1534)
     ALIGN 4
     MARGINS (1,1)
     PARENT 56
     ORIENTATION 2
    }
    TEXT  59, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,290,199,314)
     ALIGN 4
     MARGINS (1,1)
     PARENT 58
    }
    TEXT  61, 0, 0
    {
     TEXT "$#NAME"
     RECT (650,1426,674,1595)
     ALIGN 9
     MARGINS (1,1)
     PARENT 60
     ORIENTATION 7
    }
    TEXT  63, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,470,150,494)
     ALIGN 4
     MARGINS (1,1)
     PARENT 62
    }
    TEXT  65, 0, 0
    {
     TEXT "$#NAME"
     RECT (1920,430,1975,454)
     ALIGN 6
     MARGINS (1,1)
     PARENT 64
    }
    TEXT  67, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,510,102,534)
     ALIGN 4
     MARGINS (1,1)
     PARENT 66
    }
    TEXT  69, 0, 0
    {
     TEXT "$#NAME"
     RECT (1899,470,1975,494)
     ALIGN 6
     MARGINS (1,1)
     PARENT 68
    }
    TEXT  71, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,550,103,574)
     ALIGN 4
     MARGINS (1,1)
     PARENT 70
    }
    TEXT  73, 0, 0
    {
     TEXT "$#NAME"
     RECT (1869,510,1975,534)
     ALIGN 6
     MARGINS (1,1)
     PARENT 72
    }
    TEXT  75, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,590,196,614)
     ALIGN 4
     MARGINS (1,1)
     PARENT 74
    }
    TEXT  77, 0, 0
    {
     TEXT "$#NAME"
     RECT (1848,550,1975,574)
     ALIGN 6
     MARGINS (1,1)
     PARENT 76
    }
    TEXT  79, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,630,172,654)
     ALIGN 4
     MARGINS (1,1)
     PARENT 78
    }
    TEXT  81, 0, 0
    {
     TEXT "$#NAME"
     RECT (950,1437,974,1595)
     ALIGN 9
     MARGINS (1,1)
     PARENT 80
     ORIENTATION 7
    }
    TEXT  83, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,670,189,694)
     ALIGN 4
     MARGINS (1,1)
     PARENT 82
    }
    TEXT  85, 0, 0
    {
     TEXT "$#NAME"
     RECT (1707,1370,1975,1394)
     ALIGN 6
     MARGINS (1,1)
     PARENT 84
    }
    TEXT  87, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,850,157,874)
     ALIGN 4
     MARGINS (1,1)
     PARENT 86
    }
    TEXT  89, 0, 0
    {
     TEXT "$#NAME"
     RECT (1901,1410,1975,1434)
     ALIGN 6
     MARGINS (1,1)
     PARENT 88
    }
    TEXT  91, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,890,109,914)
     ALIGN 4
     MARGINS (1,1)
     PARENT 90
    }
    TEXT  93, 0, 0
    {
     TEXT "$#NAME"
     RECT (1880,1450,1975,1474)
     ALIGN 6
     MARGINS (1,1)
     PARENT 92
    }
    TEXT  95, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,930,110,954)
     ALIGN 4
     MARGINS (1,1)
     PARENT 94
    }
    TEXT  97, 0, 0
    {
     TEXT "$#NAME"
     RECT (1854,1490,1975,1514)
     ALIGN 6
     MARGINS (1,1)
     PARENT 96
    }
    TEXT  99, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,970,203,994)
     ALIGN 4
     MARGINS (1,1)
     PARENT 98
    }
    TEXT  101, 0, 0
    {
     TEXT "$#NAME"
     RECT (1896,830,1975,854)
     ALIGN 6
     MARGINS (1,1)
     PARENT 100
    }
    TEXT  103, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1010,309,1034)
     ALIGN 4
     MARGINS (1,1)
     PARENT 102
    }
    TEXT  105, 0, 0
    {
     TEXT "$#NAME"
     RECT (1210,1421,1234,1595)
     ALIGN 9
     MARGINS (1,1)
     PARENT 104
     ORIENTATION 7
    }
    TEXT  107, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1050,196,1074)
     ALIGN 4
     MARGINS (1,1)
     PARENT 106
    }
    TEXT  109, 0, 0
    {
     TEXT "$#NAME"
     RECT (1792,690,1975,714)
     ALIGN 6
     MARGINS (1,1)
     PARENT 108
    }
    TEXT  111, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1190,312,1214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 110
    }
    TEXT  113, 0, 0
    {
     TEXT "$#NAME"
     RECT (1838,730,1975,754)
     ALIGN 6
     MARGINS (1,1)
     PARENT 112
    }
    TEXT  115, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1230,150,1254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 114
    }
    TEXT  117, 0, 0
    {
     TEXT "$#NAME"
     RECT (1843,770,1975,794)
     ALIGN 6
     MARGINS (1,1)
     PARENT 116
    }
    TEXT  119, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1270,166,1294)
     ALIGN 4
     MARGINS (1,1)
     PARENT 118
    }
    TEXT  121, 0, 0
    {
     TEXT "$#NAME"
     RECT (806,25,830,168)
     ALIGN 1
     MARGINS (1,1)
     PARENT 120
     ORIENTATION 6
    }
    TEXT  123, 0, 0
    {
     TEXT "$#NAME"
     RECT (410,1464,434,1595)
     ALIGN 9
     MARGINS (1,1)
     PARENT 122
     ORIENTATION 8
    }
    TEXT  125, 0, 0
    {
     TEXT "$#NAME"
     RECT (846,25,870,123)
     ALIGN 1
     MARGINS (1,1)
     PARENT 124
     ORIENTATION 6
    }
    TEXT  127, 0, 0
    {
     TEXT "$#NAME"
     RECT (450,1512,474,1595)
     ALIGN 9
     MARGINS (1,1)
     PARENT 126
     ORIENTATION 8
    }
    TEXT  129, 0, 0
    {
     TEXT "$#NAME"
     RECT (466,25,490,140)
     ALIGN 1
     MARGINS (1,1)
     PARENT 128
     ORIENTATION 6
    }
    TEXT  131, 0, 0
    {
     TEXT "$#NAME"
     RECT (490,1511,514,1595)
     ALIGN 9
     MARGINS (1,1)
     PARENT 130
     ORIENTATION 8
    }
    TEXT  133, 0, 0
    {
     TEXT "$#NAME"
     RECT (506,25,530,142)
     ALIGN 1
     MARGINS (1,1)
     PARENT 132
     ORIENTATION 6
    }
    TEXT  135, 0, 0
    {
     TEXT "$#NAME"
     RECT (530,1418,554,1595)
     ALIGN 9
     MARGINS (1,1)
     PARENT 134
     ORIENTATION 8
    }
    TEXT  137, 0, 0
    {
     TEXT "$#NAME"
     RECT (546,25,570,129)
     ALIGN 1
     MARGINS (1,1)
     PARENT 136
     ORIENTATION 6
    }
    TEXT  139, 0, 0
    {
     TEXT "$#NAME"
     RECT (570,1431,594,1595)
     ALIGN 9
     MARGINS (1,1)
     PARENT 138
     ORIENTATION 8
    }
    TEXT  141, 0, 0
    {
     TEXT "$#NAME"
     RECT (1346,25,1370,168)
     ALIGN 1
     MARGINS (1,1)
     PARENT 140
     ORIENTATION 6
    }
    TEXT  143, 0, 0
    {
     TEXT "$#NAME"
     RECT (610,1425,634,1595)
     ALIGN 9
     MARGINS (1,1)
     PARENT 142
     ORIENTATION 8
    }
    TEXT  145, 0, 0
    {
     TEXT "$#NAME"
     RECT (1386,25,1410,123)
     ALIGN 1
     MARGINS (1,1)
     PARENT 144
     ORIENTATION 6
    }
    TEXT  147, 0, 0
    {
     TEXT "$#NAME"
     RECT (710,1475,734,1595)
     ALIGN 9
     MARGINS (1,1)
     PARENT 146
     ORIENTATION 8
    }
    TEXT  149, 0, 0
    {
     TEXT "$#NAME"
     RECT (626,25,650,140)
     ALIGN 1
     MARGINS (1,1)
     PARENT 148
     ORIENTATION 6
    }
    TEXT  151, 0, 0
    {
     TEXT "$#NAME"
     RECT (750,1523,774,1595)
     ALIGN 9
     MARGINS (1,1)
     PARENT 150
     ORIENTATION 8
    }
    TEXT  153, 0, 0
    {
     TEXT "$#NAME"
     RECT (666,25,690,142)
     ALIGN 1
     MARGINS (1,1)
     PARENT 152
     ORIENTATION 6
    }
    TEXT  155, 0, 0
    {
     TEXT "$#NAME"
     RECT (790,1522,814,1595)
     ALIGN 9
     MARGINS (1,1)
     PARENT 154
     ORIENTATION 8
    }
    TEXT  157, 0, 0
    {
     TEXT "$#NAME"
     RECT (706,25,730,129)
     ALIGN 1
     MARGINS (1,1)
     PARENT 156
     ORIENTATION 6
    }
    TEXT  159, 0, 0
    {
     TEXT "$#NAME"
     RECT (830,1429,854,1595)
     ALIGN 9
     MARGINS (1,1)
     PARENT 158
     ORIENTATION 8
    }
    TEXT  161, 0, 0
    {
     TEXT "$#NAME"
     RECT (1006,25,1030,191)
     ALIGN 1
     MARGINS (1,1)
     PARENT 160
     ORIENTATION 6
    }
    TEXT  163, 0, 0
    {
     TEXT "$#NAME"
     RECT (870,1442,894,1595)
     ALIGN 9
     MARGINS (1,1)
     PARENT 162
     ORIENTATION 8
    }
    TEXT  165, 0, 0
    {
     TEXT "$#NAME"
     RECT (1046,25,1070,146)
     ALIGN 1
     MARGINS (1,1)
     PARENT 164
     ORIENTATION 6
    }
    TEXT  167, 0, 0
    {
     TEXT "$#NAME"
     RECT (910,1436,934,1595)
     ALIGN 9
     MARGINS (1,1)
     PARENT 166
     ORIENTATION 8
    }
    TEXT  169, 0, 0
    {
     TEXT "$#NAME"
     RECT (1086,25,1110,142)
     ALIGN 1
     MARGINS (1,1)
     PARENT 168
     ORIENTATION 6
    }
    TEXT  171, 0, 0
    {
     TEXT "$#NAME"
     RECT (1910,1330,1975,1354)
     ALIGN 6
     MARGINS (1,1)
     PARENT 170
     ORIENTATION 2
    }
    TEXT  173, 0, 0
    {
     TEXT "$#NAME"
     RECT (1546,25,1570,191)
     ALIGN 1
     MARGINS (1,1)
     PARENT 172
     ORIENTATION 6
    }
    TEXT  175, 0, 0
    {
     TEXT "$#NAME"
     RECT (1913,1290,1975,1314)
     ALIGN 6
     MARGINS (1,1)
     PARENT 174
     ORIENTATION 2
    }
    TEXT  177, 0, 0
    {
     TEXT "$#NAME"
     RECT (1586,25,1610,146)
     ALIGN 1
     MARGINS (1,1)
     PARENT 176
     ORIENTATION 6
    }
    TEXT  179, 0, 0
    {
     TEXT "$#NAME"
     RECT (1911,1250,1975,1274)
     ALIGN 6
     MARGINS (1,1)
     PARENT 178
     ORIENTATION 2
    }
    TEXT  181, 0, 0
    {
     TEXT "$#NAME"
     RECT (1626,25,1650,142)
     ALIGN 1
     MARGINS (1,1)
     PARENT 180
     ORIENTATION 6
    }
    TEXT  183, 0, 0
    {
     TEXT "$#NAME"
     RECT (1705,1210,1975,1234)
     ALIGN 6
     MARGINS (1,1)
     PARENT 182
     ORIENTATION 2
    }
    TEXT  185, 0, 0
    {
     TEXT "$#NAME"
     RECT (1896,170,1975,194)
     ALIGN 6
     MARGINS (1,1)
     PARENT 184
    }
    TEXT  187, 0, 0
    {
     TEXT "$#NAME"
     RECT (1889,1170,1975,1194)
     ALIGN 6
     MARGINS (1,1)
     PARENT 186
     ORIENTATION 2
    }
    TEXT  189, 0, 0
    {
     TEXT "$#NAME"
     RECT (1886,210,1975,234)
     ALIGN 6
     MARGINS (1,1)
     PARENT 188
    }
    TEXT  191, 0, 0
    {
     TEXT "$#NAME"
     RECT (1892,1130,1975,1154)
     ALIGN 6
     MARGINS (1,1)
     PARENT 190
     ORIENTATION 2
    }
    TEXT  193, 0, 0
    {
     TEXT "$#NAME"
     RECT (1833,250,1975,274)
     ALIGN 6
     MARGINS (1,1)
     PARENT 192
    }
    TEXT  195, 0, 0
    {
     TEXT "$#NAME"
     RECT (1890,1090,1975,1114)
     ALIGN 6
     MARGINS (1,1)
     PARENT 194
     ORIENTATION 2
    }
    TEXT  197, 0, 0
    {
     TEXT "$#NAME"
     RECT (1839,290,1975,314)
     ALIGN 6
     MARGINS (1,1)
     PARENT 196
    }
    TEXT  199, 0, 0
    {
     TEXT "$#NAME"
     RECT (1684,1050,1975,1074)
     ALIGN 6
     MARGINS (1,1)
     PARENT 198
     ORIENTATION 2
    }
    TEXT  201, 0, 0
    {
     TEXT "$#NAME"
     RECT (1870,330,1975,354)
     ALIGN 6
     MARGINS (1,1)
     PARENT 200
    }
    TEXT  203, 0, 0
    {
     TEXT "$#NAME"
     RECT (1842,1010,1975,1034)
     ALIGN 6
     MARGINS (1,1)
     PARENT 202
     ORIENTATION 2
    }
    TEXT  205, 0, 0
    {
     TEXT "$#NAME"
     RECT (1864,370,1975,394)
     ALIGN 6
     MARGINS (1,1)
     PARENT 204
    }
    TEXT  207, 0, 0
    {
     TEXT "$#NAME"
     RECT (1914,950,1975,974)
     ALIGN 6
     MARGINS (1,1)
     PARENT 206
     ORIENTATION 2
    }
    TEXT  209, 0, 0
    {
     TEXT "$#NAME"
     RECT (1891,910,1975,934)
     ALIGN 6
     MARGINS (1,1)
     PARENT 208
     ORIENTATION 2
    }
    TEXT  211, 0, 0
    {
     TEXT "$#NAME"
     RECT (1896,870,1975,894)
     ALIGN 6
     MARGINS (1,1)
     PARENT 210
     ORIENTATION 2
    }
    TEXT  213, 0, 0
    {
     TEXT "$#NAME"
     RECT (1010,1476,1034,1595)
     ALIGN 9
     MARGINS (1,1)
     PARENT 212
     ORIENTATION 8
    }
    TEXT  215, 0, 0
    {
     TEXT "$#NAME"
     RECT (1050,1507,1074,1595)
     ALIGN 9
     MARGINS (1,1)
     PARENT 214
     ORIENTATION 8
    }
    TEXT  217, 0, 0
    {
     TEXT "$#NAME"
     RECT (1090,1506,1114,1595)
     ALIGN 9
     MARGINS (1,1)
     PARENT 216
     ORIENTATION 8
    }
    TEXT  219, 0, 0
    {
     TEXT "$#NAME"
     RECT (1130,1420,1154,1595)
     ALIGN 9
     MARGINS (1,1)
     PARENT 218
     ORIENTATION 8
    }
    TEXT  221, 0, 0
    {
     TEXT "$#NAME"
     RECT (1170,1413,1194,1595)
     ALIGN 9
     MARGINS (1,1)
     PARENT 220
     ORIENTATION 8
    }
    TEXT  223, 0, 0
    {
     TEXT "$#NAME"
     RECT (1834,650,1975,674)
     ALIGN 6
     MARGINS (1,1)
     PARENT 222
     ORIENTATION 2
    }
    TEXT  225, 0, 0
    {
     TEXT "$#NAME"
     RECT (1802,610,1975,634)
     ALIGN 6
     MARGINS (1,1)
     PARENT 224
     ORIENTATION 2
    }
    TEXT  227, 0, 0
    {
     TEXT "$#NAME"
     RECT (966,25,990,170)
     ALIGN 1
     MARGINS (1,1)
     PARENT 226
     ORIENTATION 5
    }
    TEXT  229, 0, 0
    {
     TEXT "$#NAME"
     RECT (926,25,950,125)
     ALIGN 1
     MARGINS (1,1)
     PARENT 228
     ORIENTATION 5
    }
    TEXT  231, 0, 0
    {
     TEXT "$#NAME"
     RECT (886,25,910,127)
     ALIGN 1
     MARGINS (1,1)
     PARENT 230
     ORIENTATION 5
    }
    TEXT  233, 0, 0
    {
     TEXT "$#NAME"
     RECT (586,25,610,106)
     ALIGN 1
     MARGINS (1,1)
     PARENT 232
     ORIENTATION 5
    }
    TEXT  235, 0, 0
    {
     TEXT "$#NAME"
     RECT (1506,25,1530,170)
     ALIGN 1
     MARGINS (1,1)
     PARENT 234
     ORIENTATION 5
    }
    TEXT  237, 0, 0
    {
     TEXT "$#NAME"
     RECT (1466,25,1490,125)
     ALIGN 1
     MARGINS (1,1)
     PARENT 236
     ORIENTATION 5
    }
    TEXT  239, 0, 0
    {
     TEXT "$#NAME"
     RECT (1426,25,1450,127)
     ALIGN 1
     MARGINS (1,1)
     PARENT 238
     ORIENTATION 5
    }
    TEXT  241, 0, 0
    {
     TEXT "$#NAME"
     RECT (746,25,770,106)
     ALIGN 1
     MARGINS (1,1)
     PARENT 240
     ORIENTATION 5
    }
    TEXT  243, 0, 0
    {
     TEXT "$#NAME"
     RECT (1286,25,1310,152)
     ALIGN 1
     MARGINS (1,1)
     PARENT 242
     ORIENTATION 5
    }
    TEXT  245, 0, 0
    {
     TEXT "$#NAME"
     RECT (1246,25,1270,193)
     ALIGN 1
     MARGINS (1,1)
     PARENT 244
     ORIENTATION 5
    }
    TEXT  247, 0, 0
    {
     TEXT "$#NAME"
     RECT (1206,25,1230,148)
     ALIGN 1
     MARGINS (1,1)
     PARENT 246
     ORIENTATION 5
    }
    TEXT  249, 0, 0
    {
     TEXT "$#NAME"
     RECT (1166,25,1190,144)
     ALIGN 1
     MARGINS (1,1)
     PARENT 248
     ORIENTATION 5
    }
    TEXT  251, 0, 0
    {
     TEXT "$#NAME"
     RECT (1126,25,1150,150)
     ALIGN 1
     MARGINS (1,1)
     PARENT 250
     ORIENTATION 5
    }
    TEXT  253, 0, 0
    {
     TEXT "$#NAME"
     RECT (1826,25,1850,152)
     ALIGN 1
     MARGINS (1,1)
     PARENT 252
     ORIENTATION 5
    }
    TEXT  255, 0, 0
    {
     TEXT "$#NAME"
     RECT (1786,25,1810,193)
     ALIGN 1
     MARGINS (1,1)
     PARENT 254
     ORIENTATION 5
    }
    TEXT  257, 0, 0
    {
     TEXT "$#NAME"
     RECT (1746,25,1770,148)
     ALIGN 1
     MARGINS (1,1)
     PARENT 256
     ORIENTATION 5
    }
    TEXT  259, 0, 0
    {
     TEXT "$#NAME"
     RECT (1706,25,1730,144)
     ALIGN 1
     MARGINS (1,1)
     PARENT 258
     ORIENTATION 5
    }
    TEXT  261, 0, 0
    {
     TEXT "$#NAME"
     RECT (1666,25,1690,150)
     ALIGN 1
     MARGINS (1,1)
     PARENT 260
     ORIENTATION 5
    }
    TEXT  263, 0, 0
    {
     TEXT "$#NAME"
     RECT (1328,1459,1352,1593)
     ALIGN 9
     MARGINS (1,1)
     PARENT 262
     ORIENTATION 5
    }
    TEXT  265, 0, 0
    {
     TEXT "$#NAME"
     RECT (1468,1459,1492,1593)
     ALIGN 9
     MARGINS (1,1)
     PARENT 264
     ORIENTATION 5
    }
    TEXT  267, 0, 0
    {
     TEXT "$#NAME"
     RECT (1368,1454,1392,1597)
     ALIGN 9
     MARGINS (1,1)
     PARENT 266
     ORIENTATION 8
    }
    TEXT  269, 0, 0
    {
     TEXT "$#NAME"
     RECT (1408,1457,1432,1597)
     ALIGN 9
     MARGINS (1,1)
     PARENT 268
     ORIENTATION 8
    }
    TEXT  271, 0, 0
    {
     TEXT "$#NAME"
     RECT (1508,1454,1532,1597)
     ALIGN 9
     MARGINS (1,1)
     PARENT 270
     ORIENTATION 8
    }
    TEXT  273, 0, 0
    {
     TEXT "$#NAME"
     RECT (1548,1457,1572,1597)
     ALIGN 9
     MARGINS (1,1)
     PARENT 272
     ORIENTATION 8
    }
    TEXT  275, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1550,395,1574)
     ALIGN 4
     MARGINS (1,1)
     PARENT 274
     ORIENTATION 2
    }
    TEXT  277, 0, 0
    {
     TEXT "$#NAME"
     RECT (1588,1456,1612,1597)
     ALIGN 9
     MARGINS (1,1)
     PARENT 276
     ORIENTATION 8
    }
    TEXT  279, 0, 0
    {
     TEXT "$#NAME"
     RECT (1628,1467,1652,1597)
     ALIGN 9
     MARGINS (1,1)
     PARENT 278
     ORIENTATION 8
    }
    TEXT  281, 0, 0
    {
     TEXT "$#NAME"
     RECT (1668,1451,1692,1597)
     ALIGN 9
     MARGINS (1,1)
     PARENT 280
     ORIENTATION 8
    }
    PIN  2, 0, 0
    {
     COORD (420,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="clk50"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,340)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mac_readdata(15:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (380,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rst"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,380)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mac_waitrequest"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (340,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="clkEth"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,420)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mac_irq"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (300,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_clk"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,720)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="tcp_readdata(31:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (260,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pkt_clk"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (0,760)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="tcp_waitrequest"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (220,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="clkPcp"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (0,800)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="tcp_irq"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (180,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="clkAp"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (0,1100)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mbf_readdata(31:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (140,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rstPcp"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (0,1140)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mbf_waitrequest"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  34, 0, 0
    {
     COORD (100,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rstAp"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  36, 0, 0
    {
     COORD (0,1320)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_read"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  38, 0, 0
    {
     COORD (0,100)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mac_chipselect"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  40, 0, 0
    {
     COORD (0,1360)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_write"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  42, 0, 0
    {
     COORD (0,140)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mac_read"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  44, 0, 0
    {
     COORD (0,1400)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_byteenable(m_data_width_g/8-1:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  46, 0, 0
    {
     COORD (0,180)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mac_write"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  48, 0, 0
    {
     COORD (0,1440)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_address(29:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  50, 0, 0
    {
     COORD (0,220)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mac_byteenable(1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  52, 0, 0
    {
     COORD (0,1480)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_writedata(m_data_width_g-1:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  54, 0, 0
    {
     COORD (0,260)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mac_address(11:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  56, 0, 0
    {
     COORD (0,1520)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_burstcount(m_burstcount_width_g-1:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  58, 0, 0
    {
     COORD (0,300)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mac_writedata(15:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  60, 0, 0
    {
     COORD (660,1620)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pcp_readdata(31:0)"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,-20), (0,0) )
     }
    }
    PIN  62, 0, 0
    {
     COORD (0,480)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="tcp_chipselect"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  64, 0, 0
    {
     COORD (2000,440)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ap_irq"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  66, 0, 0
    {
     COORD (0,520)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="tcp_read"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  68, 0, 0
    {
     COORD (2000,480)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ap_irq_n"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  70, 0, 0
    {
     COORD (0,560)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="tcp_write"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  72, 0, 0
    {
     COORD (2000,520)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ap_asyncIrq"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  74, 0, 0
    {
     COORD (0,600)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="tcp_byteenable(3:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  76, 0, 0
    {
     COORD (2000,560)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ap_asyncIrq_n"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  78, 0, 0
    {
     COORD (0,640)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="tcp_address(1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  80, 0, 0
    {
     COORD (960,1620)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ap_readdata(31:0)"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,-20), (0,0) )
     }
    }
    PIN  82, 0, 0
    {
     COORD (0,680)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="tcp_writedata(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  84, 0, 0
    {
     COORD (2000,1380)
     VARIABLES
     {
      #DIRECTION="INOUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pap_data(papDataWidth_g-1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  86, 0, 0
    {
     COORD (0,860)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mbf_chipselect"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  88, 0, 0
    {
     COORD (2000,1420)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pap_ack"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  90, 0, 0
    {
     COORD (0,900)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mbf_read"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  92, 0, 0
    {
     COORD (2000,1460)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pap_ack_n"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  94, 0, 0
    {
     COORD (0,940)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mbf_write"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  96, 0, 0
    {
     COORD (2000,1500)
     VARIABLES
     {
      #DIRECTION="INOUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pap_gpio(1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  98, 0, 0
    {
     COORD (0,980)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mbf_byteenable(3:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  100, 0, 0
    {
     COORD (2000,840)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="spi_miso"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  102, 0, 0
    {
     COORD (0,1020)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mbf_address(ibufsizelog2_g-3:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  104, 0, 0
    {
     COORD (1220,1620)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="smp_readdata(31:0)"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,-20), (0,0) )
     }
    }
    PIN  106, 0, 0
    {
     COORD (0,1060)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mbf_writedata(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  108, 0, 0
    {
     COORD (2000,700)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pio_portOutValid(3:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  110, 0, 0
    {
     COORD (0,1200)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_readdata(m_data_width_g-1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  112, 0, 0
    {
     COORD (2000,740)
     VARIABLES
     {
      #DIRECTION="INOUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pio_portio(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  114, 0, 0
    {
     COORD (0,1240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_waitrequest"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  116, 0, 0
    {
     COORD (2000,780)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pio_operational"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  118, 0, 0
    {
     COORD (0,1280)
     VARIABLES
     {
      #DIRECTION="IN"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_readdatavalid"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  120, 0, 0
    {
     COORD (820,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy0_TxDat(1:0)"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,20), (0,0) )
     }
    }
    PIN  122, 0, 0
    {
     COORD (420,1620)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pcp_chipselect"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  124, 0, 0
    {
     COORD (860,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy0_TxEn"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,20), (0,0) )
     }
    }
    PIN  126, 0, 0
    {
     COORD (460,1620)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pcp_read"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  128, 0, 0
    {
     COORD (480,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy0_SMIClk"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,20), (0,0) )
     }
    }
    PIN  130, 0, 0
    {
     COORD (500,1620)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pcp_write"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  132, 0, 0
    {
     COORD (520,0)
     VARIABLES
     {
      #DIRECTION="INOUT"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy0_SMIDat"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,20), (0,0) )
     }
    }
    PIN  134, 0, 0
    {
     COORD (540,1620)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pcp_byteenable(3:0)"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  136, 0, 0
    {
     COORD (560,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy0_Rst_n"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,20), (0,0) )
     }
    }
    PIN  138, 0, 0
    {
     COORD (580,1620)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pcp_address(12:0)"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  140, 0, 0
    {
     COORD (1360,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy1_TxDat(1:0)"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,20), (0,0) )
     }
    }
    PIN  142, 0, 0
    {
     COORD (620,1620)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pcp_writedata(31:0)"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  144, 0, 0
    {
     COORD (1400,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy1_TxEn"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,20), (0,0) )
     }
    }
    PIN  146, 0, 0
    {
     COORD (720,1620)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ap_chipselect"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  148, 0, 0
    {
     COORD (640,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy1_SMIClk"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,20), (0,0) )
     }
    }
    PIN  150, 0, 0
    {
     COORD (760,1620)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ap_read"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  152, 0, 0
    {
     COORD (680,0)
     VARIABLES
     {
      #DIRECTION="INOUT"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy1_SMIDat"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,20), (0,0) )
     }
    }
    PIN  154, 0, 0
    {
     COORD (800,1620)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ap_write"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  156, 0, 0
    {
     COORD (720,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy1_Rst_n"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,20), (0,0) )
     }
    }
    PIN  158, 0, 0
    {
     COORD (840,1620)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ap_byteenable(3:0)"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  160, 0, 0
    {
     COORD (1020,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phyMii0_TxDat(3:0)"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,20), (0,0) )
     }
    }
    PIN  162, 0, 0
    {
     COORD (880,1620)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ap_address(12:0)"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  164, 0, 0
    {
     COORD (1060,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phyMii0_TxEn"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,20), (0,0) )
     }
    }
    PIN  166, 0, 0
    {
     COORD (920,1620)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ap_writedata(31:0)"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  168, 0, 0
    {
     COORD (1100,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phyMii0_TxEr"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,20), (0,0) )
     }
    }
    PIN  170, 0, 0
    {
     COORD (2000,1340)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pap_cs"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  172, 0, 0
    {
     COORD (1560,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phyMii1_TxDat(3:0)"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,20), (0,0) )
     }
    }
    PIN  174, 0, 0
    {
     COORD (2000,1300)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pap_rd"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  176, 0, 0
    {
     COORD (1600,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phyMii1_TxEn"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,20), (0,0) )
     }
    }
    PIN  178, 0, 0
    {
     COORD (2000,1260)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pap_wr"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  180, 0, 0
    {
     COORD (1640,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phyMii1_TxEr"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,20), (0,0) )
     }
    }
    PIN  182, 0, 0
    {
     COORD (2000,1220)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pap_be(papDataWidth_g/8-1:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  184, 0, 0
    {
     COORD (2000,180)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="led_error"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  186, 0, 0
    {
     COORD (2000,1180)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pap_cs_n"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  188, 0, 0
    {
     COORD (2000,220)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="led_status"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  190, 0, 0
    {
     COORD (2000,1140)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pap_rd_n"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  192, 0, 0
    {
     COORD (2000,260)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="led_phyLink(1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  194, 0, 0
    {
     COORD (2000,1100)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pap_wr_n"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  196, 0, 0
    {
     COORD (2000,300)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="led_phyAct(1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  198, 0, 0
    {
     COORD (2000,1060)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pap_be_n(papDataWidth_g/8-1:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  200, 0, 0
    {
     COORD (2000,340)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="led_opt(1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  202, 0, 0
    {
     COORD (2000,1020)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pap_addr(15:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  204, 0, 0
    {
     COORD (2000,380)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="led_gpo(7:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  206, 0, 0
    {
     COORD (2000,960)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="spi_clk"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  208, 0, 0
    {
     COORD (2000,920)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="spi_sel_n"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  210, 0, 0
    {
     COORD (2000,880)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="spi_mosi"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  212, 0, 0
    {
     COORD (1020,1620)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="smp_address"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  214, 0, 0
    {
     COORD (1060,1620)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="smp_read"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  216, 0, 0
    {
     COORD (1100,1620)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="smp_write"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  218, 0, 0
    {
     COORD (1140,1620)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="smp_writedata(31:0)"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  220, 0, 0
    {
     COORD (1180,1620)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="smp_byteenable(3:0)"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  222, 0, 0
    {
     COORD (2000,660)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pio_pconfig(3:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  224, 0, 0
    {
     COORD (2000,620)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pio_portInLatch(3:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  226, 0, 0
    {
     COORD (980,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy0_RxDat(1:0)"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  228, 0, 0
    {
     COORD (940,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy0_RxDv"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  230, 0, 0
    {
     COORD (900,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy0_RxErr"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  232, 0, 0
    {
     COORD (600,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy0_link"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  234, 0, 0
    {
     COORD (1520,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy1_RxDat(1:0)"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  236, 0, 0
    {
     COORD (1480,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy1_RxDv"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  238, 0, 0
    {
     COORD (1440,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy1_RxErr"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  240, 0, 0
    {
     COORD (760,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy1_link"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  242, 0, 0
    {
     COORD (1300,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phyMii0_RxClk"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  244, 0, 0
    {
     COORD (1260,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phyMii0_RxDat(3:0)"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  246, 0, 0
    {
     COORD (1220,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phyMii0_RxDv"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  248, 0, 0
    {
     COORD (1180,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phyMii0_RxEr"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  250, 0, 0
    {
     COORD (1140,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phyMii0_TxClk"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  252, 0, 0
    {
     COORD (1840,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phyMii1_RxClk"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  254, 0, 0
    {
     COORD (1800,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phyMii1_RxDat(3:0)"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  256, 0, 0
    {
     COORD (1760,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phyMii1_RxDv"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  258, 0, 0
    {
     COORD (1720,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phyMii1_RxEr"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  260, 0, 0
    {
     COORD (1680,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phyMii1_TxClk"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  262, 0, 0
    {
     COORD (1340,1620)
     VARIABLES
     {
      #DIRECTION="IN"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy0_SMIDat_I"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  264, 0, 0
    {
     COORD (1480,1620)
     VARIABLES
     {
      #DIRECTION="IN"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy1_SMIDat_I"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  266, 0, 0
    {
     COORD (1380,1620)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy0_SMIDat_O"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  268, 0, 0
    {
     COORD (1420,1620)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy0_SMIDat_T"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  270, 0, 0
    {
     COORD (1520,1620)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy1_SMIDat_O"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  272, 0, 0
    {
     COORD (1560,1620)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy1_SMIDat_T"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  274, 0, 0
    {
     COORD (0,1560)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_burstcounter(m_burstcount_width_g-1:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  276, 0, 0
    {
     COORD (1600,1620)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pcp_waitrequest"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  278, 0, 0
    {
     COORD (1640,1620)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ap_waitrequest"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  280, 0, 0
    {
     COORD (1680,1620)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="smp_waitrequest"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "plb_master_handler" "plb_master_handler"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #GENERIC0="gen_rx_fifo_g:BOOLEAN:=true"
    #GENERIC1="gen_tx_fifo_g:BOOLEAN:=true"
    #GENERIC2="dma_highadr_g:INTEGER:=31"
    #GENERIC3="C_MAC_DMA_PLB_NATIVE_DWIDTH:INTEGER:=32"
    #GENERIC4="C_MAC_DMA_PLB_AWIDTH:INTEGER:=32"
    #GENERIC5="m_burstcount_width_g:INTEGER:=4"
    #LANGUAGE="VHDL"
    #MODIFIED="1320821464"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,1160,1140)
    FREEID 482
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,-1,1140,1120)
    }
    TEXT  243, 0, 0
    {
     TEXT "$#NAME"
     RECT (872,108,1126,132)
     ALIGN 6
     MARGINS (1,1)
     PARENT 242
    }
    TEXT  249, 0, 0
    {
     TEXT "$#NAME"
     RECT (872,148,1126,172)
     ALIGN 6
     MARGINS (1,1)
     PARENT 248
    }
    TEXT  255, 0, 0
    {
     TEXT "$#NAME"
     RECT (890,188,1126,212)
     ALIGN 6
     MARGINS (1,1)
     PARENT 254
    }
    TEXT  261, 0, 0
    {
     TEXT "$#NAME"
     RECT (591,228,1126,252)
     ALIGN 6
     MARGINS (1,1)
     PARENT 260
    }
    TEXT  267, 0, 0
    {
     TEXT "$#NAME"
     RECT (825,268,1126,292)
     ALIGN 6
     MARGINS (1,1)
     PARENT 266
    }
    TEXT  273, 0, 0
    {
     TEXT "$#NAME"
     RECT (508,308,1126,332)
     ALIGN 6
     MARGINS (1,1)
     PARENT 272
    }
    TEXT  279, 0, 0
    {
     TEXT "$#NAME"
     RECT (892,348,1126,372)
     ALIGN 6
     MARGINS (1,1)
     PARENT 278
    }
    TEXT  285, 0, 0
    {
     TEXT "$#NAME"
     RECT (882,388,1126,412)
     ALIGN 6
     MARGINS (1,1)
     PARENT 284
    }
    TEXT  291, 0, 0
    {
     TEXT "$#NAME"
     RECT (824,468,1126,492)
     ALIGN 6
     MARGINS (1,1)
     PARENT 290
    }
    TEXT  297, 0, 0
    {
     TEXT "$#NAME"
     RECT (819,508,1126,532)
     ALIGN 6
     MARGINS (1,1)
     PARENT 296
    }
    TEXT  303, 0, 0
    {
     TEXT "$#NAME"
     RECT (514,608,1126,632)
     ALIGN 6
     MARGINS (1,1)
     PARENT 302
    }
    TEXT  309, 0, 0
    {
     TEXT "$#NAME"
     RECT (476,648,1126,672)
     ALIGN 6
     MARGINS (1,1)
     PARENT 308
    }
    TEXT  315, 0, 0
    {
     TEXT "$#NAME"
     RECT (860,688,1126,712)
     ALIGN 6
     MARGINS (1,1)
     PARENT 314
    }
    TEXT  321, 0, 0
    {
     TEXT "$#NAME"
     RECT (859,728,1126,752)
     ALIGN 6
     MARGINS (1,1)
     PARENT 320
    }
    TEXT  327, 0, 0
    {
     TEXT "$#NAME"
     RECT (824,768,1126,792)
     ALIGN 6
     MARGINS (1,1)
     PARENT 326
    }
    TEXT  333, 0, 0
    {
     TEXT "$#NAME"
     RECT (819,808,1126,832)
     ALIGN 6
     MARGINS (1,1)
     PARENT 332
    }
    TEXT  339, 0, 0
    {
     TEXT "$#NAME"
     RECT (973,968,1126,992)
     ALIGN 6
     MARGINS (1,1)
     PARENT 338
    }
    TEXT  345, 0, 0
    {
     TEXT "$#NAME"
     RECT (1001,1008,1126,1032)
     ALIGN 6
     MARGINS (1,1)
     PARENT 344
    }
    TEXT  351, 0, 0
    {
     TEXT "$#NAME"
     RECT (985,1048,1126,1072)
     ALIGN 6
     MARGINS (1,1)
     PARENT 350
    }
    TEXT  357, 0, 0
    {
     TEXT "$#NAME"
     RECT (1074,28,1126,52)
     ALIGN 6
     MARGINS (1,1)
     PARENT 356
    }
    TEXT  363, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,28,180,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 362
    }
    TEXT  369, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,108,300,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 368
    }
    TEXT  375, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,148,277,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 374
    }
    TEXT  381, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,188,269,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 380
    }
    TEXT  387, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,228,320,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 386
    }
    TEXT  393, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,268,348,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 392
    }
    TEXT  399, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,348,646,372)
     ALIGN 4
     MARGINS (1,1)
     PARENT 398
    }
    TEXT  405, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,388,684,412)
     ALIGN 4
     MARGINS (1,1)
     PARENT 404
    }
    TEXT  411, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,428,300,452)
     ALIGN 4
     MARGINS (1,1)
     PARENT 410
    }
    TEXT  417, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,468,301,492)
     ALIGN 4
     MARGINS (1,1)
     PARENT 416
    }
    TEXT  423, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,508,336,532)
     ALIGN 4
     MARGINS (1,1)
     PARENT 422
    }
    TEXT  429, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,548,341,572)
     ALIGN 4
     MARGINS (1,1)
     PARENT 428
    }
    TEXT  435, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,588,336,612)
     ALIGN 4
     MARGINS (1,1)
     PARENT 434
    }
    TEXT  441, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,628,341,652)
     ALIGN 4
     MARGINS (1,1)
     PARENT 440
    }
    TEXT  447, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,828,101,852)
     ALIGN 4
     MARGINS (1,1)
     PARENT 446
    }
    TEXT  453, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,868,102,892)
     ALIGN 4
     MARGINS (1,1)
     PARENT 452
    }
    TEXT  459, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,908,195,932)
     ALIGN 4
     MARGINS (1,1)
     PARENT 458
    }
    TEXT  465, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,948,292,972)
     ALIGN 4
     MARGINS (1,1)
     PARENT 464
    }
    TEXT  471, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,988,188,1012)
     ALIGN 4
     MARGINS (1,1)
     PARENT 470
    }
    TEXT  477, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,1028,387,1052)
     ALIGN 4
     MARGINS (1,1)
     PARENT 476
    }
    TEXT  479, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,162,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 478
    }
    TEXT  481, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1070,395,1094)
     ALIGN 4
     MARGINS (1,1)
     PARENT 480
    }
    PIN  242, 0, 0
    {
     COORD (1160,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAC_DMA2Bus_MstRd_Req"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  248, 0, 0
    {
     COORD (1160,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAC_DMA2Bus_MstWr_Req"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  254, 0, 0
    {
     COORD (1160,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAC_DMA2Bus_Mst_Type"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  260, 0, 0
    {
     COORD (1160,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAC_DMA2Bus_Mst_Addr(C_MAC_DMA_PLB_AWIDTH-1:0)"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  266, 0, 0
    {
     COORD (1160,280)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAC_DMA2Bus_Mst_Length(11:0)"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  272, 0, 0
    {
     COORD (1160,320)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAC_DMA2Bus_Mst_BE(C_MAC_DMA_PLB_NATIVE_DWIDTH/8-1:0)"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  278, 0, 0
    {
     COORD (1160,360)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAC_DMA2Bus_Mst_Lock"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  284, 0, 0
    {
     COORD (1160,400)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAC_DMA2Bus_Mst_Reset"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  290, 0, 0
    {
     COORD (1160,480)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAC_DMA2Bus_MstRd_dst_rdy_n"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  296, 0, 0
    {
     COORD (1160,520)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAC_DMA2Bus_MstRd_dst_dsc_n"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  302, 0, 0
    {
     COORD (1160,620)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAC_DMA2Bus_MstWr_d(C_MAC_DMA_PLB_NATIVE_DWIDTH-1:0)"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  308, 0, 0
    {
     COORD (1160,660)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAC_DMA2Bus_MstWr_rem(C_MAC_DMA_PLB_NATIVE_DWIDTH/8-1:0)"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  314, 0, 0
    {
     COORD (1160,700)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAC_DMA2Bus_MstWr_sof_n"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  320, 0, 0
    {
     COORD (1160,740)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAC_DMA2Bus_MstWr_eof_n"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  326, 0, 0
    {
     COORD (1160,780)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAC_DMA2Bus_MstWr_src_rdy_n"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  332, 0, 0
    {
     COORD (1160,820)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAC_DMA2Bus_MstWr_src_dsc_n"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  338, 0, 0
    {
     COORD (1160,980)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_readdata(31:0)"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  344, 0, 0
    {
     COORD (1160,1020)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_waitrequest"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  350, 0, 0
    {
     COORD (1160,1060)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_readdatavalid"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  356, 0, 0
    {
     COORD (1160,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_clk"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  362, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAC_DMA_CLK"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  368, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2MAC_DMA_Mst_CmdAck"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  374, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2MAC_DMA_Mst_Cmplt"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  380, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2MAC_DMA_Mst_Error"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  386, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2MAC_DMA_Mst_Rearbitrate"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  392, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2MAC_DMA_Mst_Cmd_Timeout"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  398, 0, 0
    {
     COORD (0,360)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2MAC_DMA_MstRd_d(C_MAC_DMA_PLB_NATIVE_DWIDTH-1:0)"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  404, 0, 0
    {
     COORD (0,400)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2MAC_DMA_MstRd_rem(C_MAC_DMA_PLB_NATIVE_DWIDTH/8-1:0)"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  410, 0, 0
    {
     COORD (0,440)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2MAC_DMA_MstRd_sof_n"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  416, 0, 0
    {
     COORD (0,480)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2MAC_DMA_MstRd_eof_n"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  422, 0, 0
    {
     COORD (0,520)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2MAC_DMA_MstRd_src_rdy_n"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  428, 0, 0
    {
     COORD (0,560)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2MAC_DMA_MstRd_src_dsc_n"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  434, 0, 0
    {
     COORD (0,600)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2MAC_DMA_MstWr_dst_rdy_n"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  440, 0, 0
    {
     COORD (0,640)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2MAC_DMA_MstWr_dst_dsc_n"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  446, 0, 0
    {
     COORD (0,840)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_read"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  452, 0, 0
    {
     COORD (0,880)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_write"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  458, 0, 0
    {
     COORD (0,920)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_byteenable(3:0)"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  464, 0, 0
    {
     COORD (0,960)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_address(dma_highadr_g:0)"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  470, 0, 0
    {
     COORD (0,1000)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_writedata(31:0)"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  476, 0, 0
    {
     COORD (0,1040)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_burstcount(m_burstcount_width_g-1:0)"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  478, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAC_DMA_Rst"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  480, 0, 0
    {
     COORD (0,1080)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_burstcounter(m_burstcount_width_g-1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "openMAC_16to32conv" "openMAC_16to32conv"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #GENERIC0="bus_address_width:INTEGER:=10"
    #HDL_ENTRIES=
"library STD,IEEE;\n"+
"use STD.STANDARD.all,ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1318247868"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,600,460)
    FREEID 43
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,580,440)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,50,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (407,30,575,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,48,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,120,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (466,90,575,114)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,108,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (513,130,575,154)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,107,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (514,170,575,194)
     ALIGN 6
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,230,201,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (273,210,575,234)
     ALIGN 6
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,270,194,294)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (420,250,575,274)
     ALIGN 6
     MARGINS (1,1)
     PARENT 28
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,310,348,334)
     ALIGN 4
     MARGINS (1,1)
     PARENT 30
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (427,290,575,314)
     ALIGN 6
     MARGINS (1,1)
     PARENT 32
    }
    TEXT  35, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,350,144,374)
     ALIGN 4
     MARGINS (1,1)
     PARENT 34
    }
    TEXT  37, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,390,172,414)
     ALIGN 4
     MARGINS (1,1)
     PARENT 36
    }
    TEXT  39, 0, 0
    {
     TEXT "$#NAME"
     RECT (472,350,575,374)
     ALIGN 6
     MARGINS (1,1)
     PARENT 38
    }
    TEXT  41, 0, 0
    {
     TEXT "$#NAME"
     RECT (474,390,575,414)
     ALIGN 6
     MARGINS (1,1)
     PARENT 40
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="clk"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (600,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bus_readdata(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rst"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bus_select"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (600,100)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="s_chipselect"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bus_write"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (600,140)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="s_write"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bus_read"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (600,180)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="s_read"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bus_byteenable(3:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (600,220)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="s_address(bus_address_width-1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bus_writedata(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (600,260)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="s_byteenable(1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (0,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bus_address(bus_address_width-1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (600,300)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="s_writedata(15:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  34, 0, 0
    {
     COORD (0,360)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="s_waitrequest"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  36, 0, 0
    {
     COORD (0,400)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="s_readdata(15:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  38, 0, 0
    {
     COORD (600,360)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bus_ack_wr"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  40, 0, 0
    {
     COORD (600,400)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bus_ack_rd"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
}

PAGE "header"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_VISIBLE="1"
  }
 }
 
 BODY
 {
  VHDLDESIGNUNITHDR  219, 0, 0
  {
   LABEL "Design Unit Header"
   TEXT 
"--\n"+
"-- This is the toplevel file for using the POWERLINK IP-Core\n"+
"-- with Xilinx PLB V4.6.\n"+
"--\n"+
"-------------------------------------------------------------------------------\n"+
"--\n"+
"-- 2011-09-13  \tV0.01\tzelenkaj    First version\n"+
"-- 2011-11-24 \tV0.02\tmairt    \t\tadded slave interface for pdi pcp and pdi ap\n"+
"-- 2011-11-26 \tV0.03\tmairt    \t\tadded slave interface for simpleIO\n"+
"--\n"+
"-------------------------------------------------------------------------------\n"+
"\n"+
"LIBRARY ieee;\n"+
"USE ieee.std_logic_1164.ALL;\n"+
"USE ieee.std_logic_arith.ALL;\n"+
"USE ieee.std_logic_unsigned.ALL;\n"+
"USE ieee.math_real.log2;\n"+
"USE ieee.math_real.ceil;\n"+
"\n"+
"library proc_common_v3_00_a;\n"+
"use proc_common_v3_00_a.proc_common_pkg.all;\n"+
"use proc_common_v3_00_a.ipif_pkg.all;\n"+
"\n"+
"library plbv46_slave_single_v1_01_a;\n"+
"use plbv46_slave_single_v1_01_a.plbv46_slave_single;"
   RECT (280,240,2000,1120)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  ARCHITECTUREDECLARATIONS  6763, 0, 0
  {
   LABEL "Architecture declarations"
   TEXT 
"--\n"+
"constant C_FAMILY : string := \"spartan6\";\n"+
"constant C_ADDR_PAD_ZERO : std_logic_vector(31 downto 0) := (others => '0');\n"+
"-- openMAC REG PLB Slave\n"+
"constant C_MAC_REG_BASE : std_logic_vector(63 downto 0) := C_ADDR_PAD_ZERO & C_MAC_REG_BASEADDR;\n"+
"constant C_MAC_REG_HIGH : std_logic_vector(63 downto 0) := C_ADDR_PAD_ZERO & C_MAC_REG_HIGHADDR;\n"+
"-- openMAC CMP PLB Slave\n"+
"constant C_MAC_CMP_BASE : std_logic_vector(63 downto 0) := C_ADDR_PAD_ZERO & C_MAC_CMP_BASEADDR;\n"+
"constant C_MAC_CMP_HIGH : std_logic_vector(63 downto 0) := C_ADDR_PAD_ZERO & C_MAC_CMP_HIGHADDR;\n"+
"-- openMAC PKT PLB Slave\n"+
"constant C_MAC_PKT_BASE : std_logic_vector(63 downto 0) := C_ADDR_PAD_ZERO & C_MAC_PKT_BASEADDR;\n"+
"constant C_MAC_PKT_HIGH : std_logic_vector(63 downto 0) := C_ADDR_PAD_ZERO & C_MAC_PKT_HIGHADDR;\n"+
"constant C_MAC_PKT_SIZE : integer := conv_integer(C_MAC_PKT_HIGHADDR - C_MAC_PKT_BASEADDR + 1);\n"+
"constant C_MAC_PKT_SIZE_LOG2 : integer := integer(ceil(log2(real(C_MAC_PKT_SIZE))));\n"+
"-- SimpleIO Slave\n"+
"constant C_SMP_PCP_BASE : std_logic_vector(63 downto 0) := C_ADDR_PAD_ZERO & C_SMP_PCP_BASEADDR;\n"+
"constant C_SMP_PCP_HIGH : std_logic_vector(63 downto 0) := C_ADDR_PAD_ZERO & C_SMP_PCP_HIGHADDR;\n"+
"-- PDI PCP Slave\n"+
"constant C_PDI_PCP_BASE : std_logic_vector(63 downto 0) := C_ADDR_PAD_ZERO & C_PDI_PCP_BASEADDR;\n"+
"constant C_PDI_PCP_HIGH : std_logic_vector(63 downto 0) := C_ADDR_PAD_ZERO & C_PDI_PCP_HIGHADDR;\n"+
"-- AP PCP Slave\n"+
"constant C_PDI_AP_BASE : std_logic_vector(63 downto 0) := C_ADDR_PAD_ZERO & C_PDI_AP_BASEADDR;\n"+
"constant C_PDI_AP_HIGH : std_logic_vector(63 downto 0) := C_ADDR_PAD_ZERO & C_PDI_AP_HIGHADDR;\n"+
"-- POWERLINK IP-core\n"+
"constant C_MAC_PKT_EN : boolean := C_TX_INT_PKT or C_RX_INT_PKT;\n"+
"constant C_MAC_PKT_RX_EN : boolean := C_RX_INT_PKT;\n"+
"constant C_DMA_EN : boolean := not C_TX_INT_PKT or not C_RX_INT_PKT;\n"+
"constant C_PKT_BUF_EN : boolean := C_MAC_PKT_EN;\n"+
"constant C_M_BURSTCOUNT_WIDTH : integer := integer(ceil(log2(real(C_MAC_DMA_BURST_SIZE/4)))) + 1; --in dwords\n"+
"constant C_M_FIFO_SIZE : integer := C_MAC_DMA_FIFO_SIZE/4; --in dwords"
   RECT (280,1160,2000,2140)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
 }
 
}

PAGE "MAC_DMA_PLB"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  GENERIC  495, 0, 0
  {
   LABEL "Generics"
   TEXT 
"-- openMAC DMA PLB Master\n"+
"C_MAC_DMA_PLB_AWIDTH : INTEGER := 32;\n"+
"C_MAC_DMA_PLB_DWIDTH : INTEGER := 32;\n"+
"C_MAC_DMA_PLB_NATIVE_DWIDTH : INTEGER := 32;\n"+
"C_MAC_DMA_BURST_SIZE : INTEGER := 8;--in bytes\n"+
"C_MAC_DMA_FIFO_SIZE : INTEGER := 32;--in bytes\n"+
""
   RECT (220,240,1040,480)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  INSTANCE  9006, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="plbv46_master_burst"
    #GENERIC0="C_MPLB_DWIDTH : INTEGER range 32 to 128 := C_MAC_DMA_PLB_DWIDTH"
    #GENERIC1="C_FAMILY : STRING := C_FAMILY"
    #GENERIC2="C_INHIBIT_CC_BLE_INCLUSION : INTEGER range 0 to 1 := 1"
    #GENERIC3="C_MPLB_SMALLEST_SLAVE : INTEGER range 32 to 128 := 32"
    #GENERIC4="C_MPLB_AWIDTH : INTEGER range 32 to 36 := C_MAC_DMA_PLB_AWIDTH"
    #GENERIC5="C_MPLB_NATIVE_DWIDTH : INTEGER range 32 to 128 := C_MAC_DMA_PLB_NATIVE_DWIDTH"
    #LIBRARY="plbv46_master_burst_v1_01_a"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="MAC_DMA_PLB_BURST_MASTER"
    #SYMBOL="plbv46_master_burst"
   }
   COORD (1220,500)
   VERTEXES ( (2,11753), (6,11757), (10,11761), (14,11765), (18,11769), (22,11773), (26,11777), (30,11781), (34,11785), (38,11789), (42,11793), (46,11797), (50,11801), (54,11805), (58,11809), (62,11813), (66,11817), (70,11821), (74,11825), (78,11829), (82,11833), (86,11837), (90,11841), (94,11845), (98,11849), (102,11853), (106,11857), (110,11861), (114,11865), (118,11869), (122,11873), (124,11875), (4,11755), (8,11759), (12,11763), (16,11767), (20,11771), (24,11775), (28,11779), (32,11783), (36,11787), (40,11791), (44,11795), (48,11799), (52,11803), (56,11807), (60,11811), (64,11815), (68,11819), (72,11823), (76,11827), (80,11831), (84,11835), (88,11839), (92,11843), (96,11847), (100,11851), (104,11855), (108,11859), (112,11863), (116,11867), (120,11871) )
   PINPROP 124,"#PIN_STATE","0"
  }
  TEXT  9007, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1420,525,1885,560)
   ALIGN 8
   MARGINS (1,1)
   PARENT 9006
  }
  TEXT  9011, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1280,1820,1553,1855)
   MARGINS (1,1)
   PARENT 9006
  }
  TEXT  9015, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1220,1856,2143,2054)
   PARENT 9006
  }
  INSTANCE  9329, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_DMA_Clk"
    #SYMBOL="Input"
   }
   COORD (1080,540)
   VERTEXES ( (2,11752) )
  }
  TEXT  9330, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (827,523,1029,558)
   ALIGN 6
   MARGINS (1,1)
   PARENT 9329
  }
  INSTANCE  9334, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_DMA_error"
    #SYMBOL="Output"
   }
   COORD (2180,540)
   VERTEXES ( (2,11754) )
  }
  TEXT  9335, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2232,523,2454,558)
   ALIGN 4
   MARGINS (1,1)
   PARENT 9334
  }
  INSTANCE  9339, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_DMA_Rst"
    #SYMBOL="Input"
   }
   COORD (1080,580)
   VERTEXES ( (2,11756) )
  }
  TEXT  9340, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (825,563,1029,598)
   ALIGN 6
   MARGINS (1,1)
   PARENT 9339
  }
  INSTANCE  9344, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_DMA_request"
    #SYMBOL="Output"
   }
   COORD (2180,580)
   VERTEXES ( (2,11758) )
  }
  TEXT  9345, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2232,563,2489,598)
   ALIGN 4
   MARGINS (1,1)
   PARENT 9344
  }
  INSTANCE  9349, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_DMA_MAddrAck"
    #SYMBOL="Input"
   }
   COORD (1080,620)
   VERTEXES ( (2,11760) )
  }
  TEXT  9350, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (737,603,1029,638)
   ALIGN 6
   MARGINS (1,1)
   PARENT 9349
  }
  INSTANCE  9354, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_DMA_priority(0:1)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2180,620)
   VERTEXES ( (2,11762) )
  }
  TEXT  9355, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2232,603,2539,638)
   ALIGN 4
   MARGINS (1,1)
   PARENT 9354
  }
  INSTANCE  9359, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_DMA_MSSize(0:1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1080,660)
   VERTEXES ( (2,11764) )
  }
  TEXT  9360, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (711,643,1029,678)
   ALIGN 6
   MARGINS (1,1)
   PARENT 9359
  }
  INSTANCE  9364, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_DMA_busLock"
    #SYMBOL="Output"
   }
   COORD (2180,660)
   VERTEXES ( (2,11766) )
  }
  TEXT  9365, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2232,643,2500,678)
   ALIGN 4
   MARGINS (1,1)
   PARENT 9364
  }
  INSTANCE  9369, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_DMA_MRearbitrate"
    #SYMBOL="Input"
   }
   COORD (1080,700)
   VERTEXES ( (2,11768) )
  }
  TEXT  9370, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (702,683,1029,718)
   ALIGN 6
   MARGINS (1,1)
   PARENT 9369
  }
  INSTANCE  9374, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_DMA_RNW"
    #SYMBOL="Output"
   }
   COORD (2180,700)
   VERTEXES ( (2,11770) )
  }
  TEXT  9375, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2232,683,2464,718)
   ALIGN 4
   MARGINS (1,1)
   PARENT 9374
  }
  INSTANCE  9379, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_DMA_MTimeout"
    #SYMBOL="Input"
   }
   COORD (1080,740)
   VERTEXES ( (2,11772) )
  }
  TEXT  9380, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (739,723,1029,758)
   ALIGN 6
   MARGINS (1,1)
   PARENT 9379
  }
  INSTANCE  9384, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_DMA_BE(0:(C_MAC_DMA_PLB_DWIDTH/8)-1)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2180,740)
   VERTEXES ( (2,11774) )
  }
  TEXT  9385, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2232,723,2928,758)
   ALIGN 4
   MARGINS (1,1)
   PARENT 9384
  }
  INSTANCE  9389, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_DMA_MRdErr"
    #SYMBOL="Input"
   }
   COORD (1080,780)
   VERTEXES ( (2,11776) )
  }
  TEXT  9390, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (770,763,1029,798)
   ALIGN 6
   MARGINS (1,1)
   PARENT 9389
  }
  INSTANCE  9394, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_DMA_MSize(0:1)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2180,780)
   VERTEXES ( (2,11778) )
  }
  TEXT  9395, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2232,763,2531,798)
   ALIGN 4
   MARGINS (1,1)
   PARENT 9394
  }
  INSTANCE  9399, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_DMA_MWrErr"
    #SYMBOL="Input"
   }
   COORD (1080,820)
   VERTEXES ( (2,11780) )
  }
  TEXT  9400, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (767,803,1029,838)
   ALIGN 6
   MARGINS (1,1)
   PARENT 9399
  }
  INSTANCE  9404, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_DMA_size(0:3)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2180,820)
   VERTEXES ( (2,11782) )
  }
  TEXT  9405, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2232,803,2504,838)
   ALIGN 4
   MARGINS (1,1)
   PARENT 9404
  }
  INSTANCE  9409, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_DMA_MRdDBus(0:C_MAC_DMA_PLB_DWIDTH-1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1080,860)
   VERTEXES ( (2,11784) )
  }
  TEXT  9410, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (284,843,1029,878)
   ALIGN 6
   MARGINS (1,1)
   PARENT 9409
  }
  INSTANCE  9414, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_DMA_type(0:2)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2180,860)
   VERTEXES ( (2,11786) )
  }
  TEXT  9415, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2232,843,2505,878)
   ALIGN 4
   MARGINS (1,1)
   PARENT 9414
  }
  INSTANCE  9419, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_DMA_MRdDAck"
    #SYMBOL="Input"
   }
   COORD (1080,900)
   VERTEXES ( (2,11788) )
  }
  TEXT  9420, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (740,883,1029,918)
   ALIGN 6
   MARGINS (1,1)
   PARENT 9419
  }
  INSTANCE  9424, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_DMA_ABus(0:31)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2180,900)
   VERTEXES ( (2,11790) )
  }
  TEXT  9425, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2232,883,2537,918)
   ALIGN 4
   MARGINS (1,1)
   PARENT 9424
  }
  INSTANCE  9429, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_DMA_MRdBTerm"
    #SYMBOL="Input"
   }
   COORD (1080,940)
   VERTEXES ( (2,11792) )
  }
  TEXT  9430, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (720,923,1029,958)
   ALIGN 6
   MARGINS (1,1)
   PARENT 9429
  }
  INSTANCE  9434, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_DMA_wrBurst"
    #SYMBOL="Output"
   }
   COORD (2180,940)
   VERTEXES ( (2,11794) )
  }
  TEXT  9435, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2232,923,2491,958)
   ALIGN 4
   MARGINS (1,1)
   PARENT 9434
  }
  INSTANCE  9439, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_DMA_MWrDAck"
    #SYMBOL="Input"
   }
   COORD (1080,980)
   VERTEXES ( (2,11796) )
  }
  TEXT  9440, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (737,963,1029,998)
   ALIGN 6
   MARGINS (1,1)
   PARENT 9439
  }
  INSTANCE  9444, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_DMA_rdBurst"
    #SYMBOL="Output"
   }
   COORD (2180,980)
   VERTEXES ( (2,11798) )
  }
  TEXT  9445, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2232,963,2486,998)
   ALIGN 4
   MARGINS (1,1)
   PARENT 9444
  }
  INSTANCE  9449, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_DMA_MWrBTerm"
    #SYMBOL="Input"
   }
   COORD (1080,1020)
   VERTEXES ( (2,11800) )
  }
  TEXT  9450, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (717,1003,1029,1038)
   ALIGN 6
   MARGINS (1,1)
   PARENT 9449
  }
  INSTANCE  9454, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_DMA_wrDBus(0:C_MAC_DMA_PLB_DWIDTH-1)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2180,1020)
   VERTEXES ( (2,11802) )
  }
  TEXT  9455, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2232,1003,2948,1038)
   ALIGN 4
   MARGINS (1,1)
   PARENT 9454
  }
  INSTANCE  9459, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_DMA_MBusy"
    #SYMBOL="Input"
   }
   COORD (1080,1060)
   VERTEXES ( (2,11804) )
  }
  TEXT  9460, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (783,1043,1029,1078)
   ALIGN 6
   MARGINS (1,1)
   PARENT 9459
  }
  INSTANCE  9464, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_DMA_TAttribute(0:15)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2180,1060)
   VERTEXES ( (2,11806) )
  }
  TEXT  9465, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2232,1043,2595,1078)
   ALIGN 4
   MARGINS (1,1)
   PARENT 9464
  }
  INSTANCE  9469, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_DMA_MIRQ"
    #SYMBOL="Input"
   }
   COORD (1080,1100)
   VERTEXES ( (2,11808) )
  }
  TEXT  9470, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (795,1083,1029,1118)
   ALIGN 6
   MARGINS (1,1)
   PARENT 9469
  }
  INSTANCE  9474, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_DMA_lockErr"
    #SYMBOL="Output"
   }
   COORD (2180,1100)
   VERTEXES ( (2,11810) )
  }
  TEXT  9475, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2232,1083,2483,1118)
   ALIGN 4
   MARGINS (1,1)
   PARENT 9474
  }
  INSTANCE  9479, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_DMA_MRdWdAddr(0:3)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1080,1140)
   VERTEXES ( (2,11812) )
  }
  TEXT  9480, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (642,1123,1029,1158)
   ALIGN 6
   MARGINS (1,1)
   PARENT 9479
  }
  INSTANCE  9484, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_DMA_abort"
    #SYMBOL="Output"
   }
   COORD (2180,1140)
   VERTEXES ( (2,11814) )
  }
  TEXT  9485, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2232,1123,2458,1158)
   ALIGN 4
   MARGINS (1,1)
   PARENT 9484
  }
  INSTANCE  9494, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_DMA_UABus(0:31)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2180,1180)
   VERTEXES ( (2,11818) )
  }
  TEXT  9495, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2232,1163,2558,1198)
   ALIGN 4
   MARGINS (1,1)
   PARENT 9494
  }
  NET WIRE  9639, 0, 0
  NET WIRE  9643, 0, 0
  NET WIRE  9647, 0, 0
  NET WIRE  9655, 0, 0
  NET WIRE  9659, 0, 0
  NET WIRE  9663, 0, 0
  NET WIRE  9667, 0, 0
  NET WIRE  9675, 0, 0
  NET WIRE  9679, 0, 0
  NET WIRE  9683, 0, 0
  NET WIRE  9687, 0, 0
  NET WIRE  9691, 0, 0
  NET WIRE  9695, 0, 0
  NET BUS  9703, 0, 0
  NET BUS  9704, 0, 0
  NET BUS  9705, 0, 0
  NET WIRE  9994, 0, 0
  NET WIRE  9998, 0, 0
  NET WIRE  10006, 0, 0
  NET WIRE  10010, 0, 0
  NET WIRE  10034, 0, 0
  NET WIRE  10038, 0, 0
  NET WIRE  10050, 0, 0
  NET WIRE  10054, 0, 0
  NET BUS  10062, 0, 0
  NET BUS  10063, 0, 0
  NET BUS  10064, 0, 0
  NET BUS  10065, 0, 0
  NET BUS  10066, 0, 0
  NET BUS  10067, 0, 0
  NET BUS  10068, 0, 0
  NET BUS  10069, 0, 0
  NET BUS  10070, 0, 0
  TEXT  10590, 0, 0
  {
   TEXT "$#NAME"
   RECT (735,1170,1046,1199)
   ALIGN 10
   MARGINS (1,1)
   PARENT 11908
  }
  TEXT  10594, 0, 0
  {
   TEXT "$#NAME"
   RECT (735,1210,1046,1239)
   ALIGN 10
   MARGINS (1,1)
   PARENT 11910
  }
  TEXT  10598, 0, 0
  {
   TEXT "$#NAME"
   RECT (2207,1210,2533,1239)
   ALIGN 8
   MARGINS (1,1)
   PARENT 11911
  }
  TEXT  10602, 0, 0
  {
   TEXT "$#NAME"
   RECT (384,1250,1036,1279)
   ALIGN 10
   MARGINS (1,1)
   PARENT 11912
  }
  TEXT  10606, 0, 0
  {
   TEXT "$#NAME"
   RECT (2200,1250,2500,1279)
   ALIGN 8
   MARGINS (1,1)
   PARENT 11913
  }
  TEXT  10610, 0, 0
  {
   TEXT "$#NAME"
   RECT (664,1290,1037,1319)
   ALIGN 10
   MARGINS (1,1)
   PARENT 11914
  }
  TEXT  10614, 0, 0
  {
   TEXT "$#NAME"
   RECT (2206,1290,2495,1319)
   ALIGN 8
   MARGINS (1,1)
   PARENT 11915
  }
  TEXT  10618, 0, 0
  {
   TEXT "$#NAME"
   RECT (267,1330,1034,1359)
   ALIGN 10
   MARGINS (1,1)
   PARENT 11916
  }
  TEXT  10622, 0, 0
  {
   TEXT "$#NAME"
   RECT (2193,1330,2547,1359)
   ALIGN 8
   MARGINS (1,1)
   PARENT 11917
  }
  TEXT  10626, 0, 0
  {
   TEXT "$#NAME"
   RECT (746,1370,1035,1399)
   ALIGN 10
   MARGINS (1,1)
   PARENT 11918
  }
  TEXT  10630, 0, 0
  {
   TEXT "$#NAME"
   RECT (2197,1370,2583,1399)
   ALIGN 8
   MARGINS (1,1)
   PARENT 11919
  }
  TEXT  10634, 0, 0
  {
   TEXT "$#NAME"
   RECT (747,1410,1033,1439)
   ALIGN 10
   MARGINS (1,1)
   PARENT 11920
  }
  TEXT  10638, 0, 0
  {
   TEXT "$#NAME"
   RECT (2198,1410,2942,1439)
   ALIGN 8
   MARGINS (1,1)
   PARENT 11921
  }
  TEXT  10642, 0, 0
  {
   TEXT "$#NAME"
   RECT (741,1450,1039,1479)
   ALIGN 10
   MARGINS (1,1)
   PARENT 11922
  }
  TEXT  10646, 0, 0
  {
   TEXT "$#NAME"
   RECT (2207,1450,3014,1479)
   ALIGN 8
   MARGINS (1,1)
   PARENT 11923
  }
  TEXT  10650, 0, 0
  {
   TEXT "$#NAME"
   RECT (663,1490,1037,1519)
   ALIGN 10
   MARGINS (1,1)
   PARENT 11924
  }
  TEXT  10654, 0, 0
  {
   TEXT "$#NAME"
   RECT (2207,1490,2533,1519)
   ALIGN 8
   MARGINS (1,1)
   PARENT 11925
  }
  TEXT  10658, 0, 0
  {
   TEXT "$#NAME"
   RECT (661,1530,1039,1559)
   ALIGN 10
   MARGINS (1,1)
   PARENT 11926
  }
  TEXT  10662, 0, 0
  {
   TEXT "$#NAME"
   RECT (2207,1530,2534,1559)
   ALIGN 8
   MARGINS (1,1)
   PARENT 11927
  }
  TEXT  10666, 0, 0
  {
   TEXT "$#NAME"
   RECT (298,1570,1042,1599)
   ALIGN 10
   MARGINS (1,1)
   PARENT 11928
  }
  TEXT  10670, 0, 0
  {
   TEXT "$#NAME"
   RECT (2204,1570,2577,1599)
   ALIGN 8
   MARGINS (1,1)
   PARENT 11929
  }
  TEXT  10674, 0, 0
  {
   TEXT "$#NAME"
   RECT (227,1610,1034,1639)
   ALIGN 10
   MARGINS (1,1)
   PARENT 11930
  }
  TEXT  10678, 0, 0
  {
   TEXT "$#NAME"
   RECT (2202,1610,2579,1639)
   ALIGN 8
   MARGINS (1,1)
   PARENT 11931
  }
  TEXT  10682, 0, 0
  {
   TEXT "$#NAME"
   RECT (707,1650,1033,1679)
   ALIGN 10
   MARGINS (1,1)
   PARENT 11932
  }
  TEXT  10686, 0, 0
  {
   TEXT "$#NAME"
   RECT (2203,1650,2577,1679)
   ALIGN 8
   MARGINS (1,1)
   PARENT 11933
  }
  TEXT  10690, 0, 0
  {
   TEXT "$#NAME"
   RECT (707,1690,1034,1719)
   ALIGN 10
   MARGINS (1,1)
   PARENT 11934
  }
  TEXT  10694, 0, 0
  {
   TEXT "$#NAME"
   RECT (2191,1691,2569,1720)
   ALIGN 8
   MARGINS (1,1)
   PARENT 11935
  }
  TEXT  10698, 0, 0
  {
   TEXT "$#NAME"
   RECT (664,1730,1037,1759)
   ALIGN 10
   MARGINS (1,1)
   PARENT 11936
  }
  TEXT  10702, 0, 0
  {
   TEXT "$#NAME"
   RECT (662,1770,1039,1799)
   ALIGN 10
   MARGINS (1,1)
   PARENT 11937
  }
  NET WIRE  11351, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2Bus_MstRd_Req"
   }
  }
  NET WIRE  11352, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2Bus_MstWr_Req"
   }
  }
  NET BUS  11353, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="0"
    #NAME="MAC_DMA2Bus_Mst_Addr(0:C_MAC_DMA_PLB_AWIDTH-1)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  11354, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="0"
    #NAME="MAC_DMA2Bus_Mst_BE(0:(C_MAC_DMA_PLB_NATIVE_DWIDTH/8)-1)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  11355, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2Bus_Mst_Type"
   }
  }
  NET WIRE  11356, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2Bus_Mst_Lock"
   }
  }
  NET WIRE  11357, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2Bus_Mst_Reset"
   }
  }
  NET WIRE  11358, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2Bus_MstRd_dst_rdy_n"
   }
  }
  NET WIRE  11359, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2Bus_MstRd_dst_dsc_n"
   }
  }
  NET BUS  11360, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="0"
    #NAME="MAC_DMA2Bus_MstWr_d(0:C_MAC_DMA_PLB_NATIVE_DWIDTH-1)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  11361, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="0"
    #NAME="MAC_DMA2Bus_MstWr_rem(0:(C_MAC_DMA_PLB_NATIVE_DWIDTH/8)-1)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  11362, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2Bus_MstWr_sof_n"
   }
  }
  NET WIRE  11363, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2Bus_MstWr_eof_n"
   }
  }
  NET WIRE  11364, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2Bus_MstWr_src_rdy_n"
   }
  }
  NET WIRE  11365, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2Bus_MstWr_src_dsc_n"
   }
  }
  NET WIRE  11366, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_DMA_Mst_CmdAck"
   }
  }
  NET WIRE  11367, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_DMA_Mst_Cmplt"
   }
  }
  NET WIRE  11368, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_DMA_Mst_Error"
   }
  }
  NET WIRE  11369, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_DMA_Mst_Rearbitrate"
   }
  }
  NET WIRE  11370, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_DMA_Mst_Cmd_Timeout"
   }
  }
  NET BUS  11371, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="0"
    #NAME="Bus2MAC_DMA_MstRd_d(0:C_MAC_DMA_PLB_NATIVE_DWIDTH-1)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  11372, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="0"
    #NAME="Bus2MAC_DMA_MstRd_rem(0:(C_MAC_DMA_PLB_NATIVE_DWIDTH/8)-1)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  11373, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_DMA_MstRd_sof_n"
   }
  }
  NET WIRE  11374, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_DMA_MstRd_eof_n"
   }
  }
  NET WIRE  11375, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_DMA_MstRd_src_rdy_n"
   }
  }
  NET WIRE  11376, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_DMA_MstRd_src_dsc_n"
   }
  }
  NET WIRE  11377, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_DMA_MstWr_dst_rdy_n"
   }
  }
  NET WIRE  11378, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_DMA_MstWr_dst_dsc_n"
   }
  }
  NET BUS  11379, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="0"
    #NAME="MAC_DMA2Bus_Mst_Length(0:11)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  VTX  11752, 0, 0
  {
   COORD (1080,540)
  }
  VTX  11753, 0, 0
  {
   COORD (1220,540)
  }
  VTX  11754, 0, 0
  {
   COORD (2180,540)
  }
  VTX  11755, 0, 0
  {
   COORD (2060,540)
  }
  VTX  11756, 0, 0
  {
   COORD (1080,580)
  }
  VTX  11757, 0, 0
  {
   COORD (1220,580)
  }
  VTX  11758, 0, 0
  {
   COORD (2180,580)
  }
  VTX  11759, 0, 0
  {
   COORD (2060,580)
  }
  VTX  11760, 0, 0
  {
   COORD (1080,620)
  }
  VTX  11761, 0, 0
  {
   COORD (1220,620)
  }
  VTX  11762, 0, 0
  {
   COORD (2180,620)
  }
  VTX  11763, 0, 0
  {
   COORD (2060,620)
  }
  VTX  11764, 0, 0
  {
   COORD (1080,660)
  }
  VTX  11765, 0, 0
  {
   COORD (1220,660)
  }
  VTX  11766, 0, 0
  {
   COORD (2180,660)
  }
  VTX  11767, 0, 0
  {
   COORD (2060,660)
  }
  VTX  11768, 0, 0
  {
   COORD (1080,700)
  }
  VTX  11769, 0, 0
  {
   COORD (1220,700)
  }
  VTX  11770, 0, 0
  {
   COORD (2180,700)
  }
  VTX  11771, 0, 0
  {
   COORD (2060,700)
  }
  VTX  11772, 0, 0
  {
   COORD (1080,740)
  }
  VTX  11773, 0, 0
  {
   COORD (1220,740)
  }
  VTX  11774, 0, 0
  {
   COORD (2180,740)
  }
  VTX  11775, 0, 0
  {
   COORD (2060,740)
  }
  VTX  11776, 0, 0
  {
   COORD (1080,780)
  }
  VTX  11777, 0, 0
  {
   COORD (1220,780)
  }
  VTX  11778, 0, 0
  {
   COORD (2180,780)
  }
  VTX  11779, 0, 0
  {
   COORD (2060,780)
  }
  VTX  11780, 0, 0
  {
   COORD (1080,820)
  }
  VTX  11781, 0, 0
  {
   COORD (1220,820)
  }
  VTX  11782, 0, 0
  {
   COORD (2180,820)
  }
  VTX  11783, 0, 0
  {
   COORD (2060,820)
  }
  VTX  11784, 0, 0
  {
   COORD (1080,860)
  }
  VTX  11785, 0, 0
  {
   COORD (1220,860)
  }
  VTX  11786, 0, 0
  {
   COORD (2180,860)
  }
  VTX  11787, 0, 0
  {
   COORD (2060,860)
  }
  VTX  11788, 0, 0
  {
   COORD (1080,900)
  }
  VTX  11789, 0, 0
  {
   COORD (1220,900)
  }
  VTX  11790, 0, 0
  {
   COORD (2180,900)
  }
  VTX  11791, 0, 0
  {
   COORD (2060,900)
  }
  VTX  11792, 0, 0
  {
   COORD (1080,940)
  }
  VTX  11793, 0, 0
  {
   COORD (1220,940)
  }
  VTX  11794, 0, 0
  {
   COORD (2180,940)
  }
  VTX  11795, 0, 0
  {
   COORD (2060,940)
  }
  VTX  11796, 0, 0
  {
   COORD (1080,980)
  }
  VTX  11797, 0, 0
  {
   COORD (1220,980)
  }
  VTX  11798, 0, 0
  {
   COORD (2180,980)
  }
  VTX  11799, 0, 0
  {
   COORD (2060,980)
  }
  VTX  11800, 0, 0
  {
   COORD (1080,1020)
  }
  VTX  11801, 0, 0
  {
   COORD (1220,1020)
  }
  VTX  11802, 0, 0
  {
   COORD (2180,1020)
  }
  VTX  11803, 0, 0
  {
   COORD (2060,1020)
  }
  VTX  11804, 0, 0
  {
   COORD (1080,1060)
  }
  VTX  11805, 0, 0
  {
   COORD (1220,1060)
  }
  VTX  11806, 0, 0
  {
   COORD (2180,1060)
  }
  VTX  11807, 0, 0
  {
   COORD (2060,1060)
  }
  VTX  11808, 0, 0
  {
   COORD (1080,1100)
  }
  VTX  11809, 0, 0
  {
   COORD (1220,1100)
  }
  VTX  11810, 0, 0
  {
   COORD (2180,1100)
  }
  VTX  11811, 0, 0
  {
   COORD (2060,1100)
  }
  VTX  11812, 0, 0
  {
   COORD (1080,1140)
  }
  VTX  11813, 0, 0
  {
   COORD (1220,1140)
  }
  VTX  11814, 0, 0
  {
   COORD (2180,1140)
  }
  VTX  11815, 0, 0
  {
   COORD (2060,1140)
  }
  VTX  11816, 0, 0
  {
   COORD (1060,1180)
  }
  VTX  11817, 0, 0
  {
   COORD (1220,1180)
  }
  VTX  11818, 0, 0
  {
   COORD (2180,1180)
  }
  VTX  11819, 0, 0
  {
   COORD (2060,1180)
  }
  VTX  11820, 0, 0
  {
   COORD (1060,1220)
  }
  VTX  11821, 0, 0
  {
   COORD (1220,1220)
  }
  VTX  11822, 0, 0
  {
   COORD (2180,1220)
  }
  VTX  11823, 0, 0
  {
   COORD (2060,1220)
  }
  VTX  11824, 0, 0
  {
   COORD (1060,1260)
  }
  VTX  11825, 0, 0
  {
   COORD (1220,1260)
  }
  VTX  11826, 0, 0
  {
   COORD (2180,1260)
  }
  VTX  11827, 0, 0
  {
   COORD (2060,1260)
  }
  VTX  11828, 0, 0
  {
   COORD (1060,1300)
  }
  VTX  11829, 0, 0
  {
   COORD (1220,1300)
  }
  VTX  11830, 0, 0
  {
   COORD (2180,1300)
  }
  VTX  11831, 0, 0
  {
   COORD (2060,1300)
  }
  VTX  11832, 0, 0
  {
   COORD (1060,1340)
  }
  VTX  11833, 0, 0
  {
   COORD (1220,1340)
  }
  VTX  11834, 0, 0
  {
   COORD (2180,1340)
  }
  VTX  11835, 0, 0
  {
   COORD (2060,1340)
  }
  VTX  11836, 0, 0
  {
   COORD (1060,1380)
  }
  VTX  11837, 0, 0
  {
   COORD (1220,1380)
  }
  VTX  11838, 0, 0
  {
   COORD (2180,1380)
  }
  VTX  11839, 0, 0
  {
   COORD (2060,1380)
  }
  VTX  11840, 0, 0
  {
   COORD (1060,1420)
  }
  VTX  11841, 0, 0
  {
   COORD (1220,1420)
  }
  VTX  11842, 0, 0
  {
   COORD (2180,1420)
  }
  VTX  11843, 0, 0
  {
   COORD (2060,1420)
  }
  VTX  11844, 0, 0
  {
   COORD (1060,1460)
  }
  VTX  11845, 0, 0
  {
   COORD (1220,1460)
  }
  VTX  11846, 0, 0
  {
   COORD (2180,1460)
  }
  VTX  11847, 0, 0
  {
   COORD (2060,1460)
  }
  VTX  11848, 0, 0
  {
   COORD (1060,1500)
  }
  VTX  11849, 0, 0
  {
   COORD (1220,1500)
  }
  VTX  11850, 0, 0
  {
   COORD (2180,1500)
  }
  VTX  11851, 0, 0
  {
   COORD (2060,1500)
  }
  VTX  11852, 0, 0
  {
   COORD (1060,1540)
  }
  VTX  11853, 0, 0
  {
   COORD (1220,1540)
  }
  VTX  11854, 0, 0
  {
   COORD (2180,1540)
  }
  VTX  11855, 0, 0
  {
   COORD (2060,1540)
  }
  VTX  11856, 0, 0
  {
   COORD (1060,1580)
  }
  VTX  11857, 0, 0
  {
   COORD (1220,1580)
  }
  VTX  11858, 0, 0
  {
   COORD (2180,1580)
  }
  VTX  11859, 0, 0
  {
   COORD (2060,1580)
  }
  VTX  11860, 0, 0
  {
   COORD (1060,1620)
  }
  VTX  11861, 0, 0
  {
   COORD (1220,1620)
  }
  VTX  11862, 0, 0
  {
   COORD (2180,1620)
  }
  VTX  11863, 0, 0
  {
   COORD (2060,1620)
  }
  VTX  11864, 0, 0
  {
   COORD (1060,1660)
  }
  VTX  11865, 0, 0
  {
   COORD (1220,1660)
  }
  VTX  11866, 0, 0
  {
   COORD (2180,1660)
  }
  VTX  11867, 0, 0
  {
   COORD (2060,1660)
  }
  VTX  11868, 0, 0
  {
   COORD (1060,1700)
  }
  VTX  11869, 0, 0
  {
   COORD (1220,1700)
  }
  VTX  11870, 0, 0
  {
   COORD (2180,1700)
  }
  VTX  11871, 0, 0
  {
   COORD (2060,1700)
  }
  VTX  11872, 0, 0
  {
   COORD (1060,1740)
  }
  VTX  11873, 0, 0
  {
   COORD (1220,1740)
  }
  VTX  11874, 0, 0
  {
   COORD (1060,1780)
  }
  VTX  11875, 0, 0
  {
   COORD (1220,1780)
  }
  WIRE  11876, 0, 0
  {
   NET 9639
   VTX 11752, 11753
  }
  WIRE  11877, 0, 0
  {
   NET 9994
   VTX 11754, 11755
  }
  WIRE  11878, 0, 0
  {
   NET 9643
   VTX 11756, 11757
  }
  WIRE  11879, 0, 0
  {
   NET 9998
   VTX 11758, 11759
  }
  WIRE  11880, 0, 0
  {
   NET 9647
   VTX 11760, 11761
  }
  BUS  11881, 0, 0
  {
   NET 10062
   VTX 11762, 11763
  }
  BUS  11882, 0, 0
  {
   NET 9704
   VTX 11764, 11765
  }
  WIRE  11883, 0, 0
  {
   NET 10006
   VTX 11766, 11767
  }
  WIRE  11884, 0, 0
  {
   NET 9655
   VTX 11768, 11769
  }
  WIRE  11885, 0, 0
  {
   NET 10010
   VTX 11770, 11771
  }
  WIRE  11886, 0, 0
  {
   NET 9659
   VTX 11772, 11773
  }
  BUS  11887, 0, 0
  {
   NET 10066
   VTX 11774, 11775
  }
  WIRE  11888, 0, 0
  {
   NET 9663
   VTX 11776, 11777
  }
  BUS  11889, 0, 0
  {
   NET 10067
   VTX 11778, 11779
  }
  WIRE  11890, 0, 0
  {
   NET 9667
   VTX 11780, 11781
  }
  BUS  11891, 0, 0
  {
   NET 10069
   VTX 11782, 11783
  }
  BUS  11892, 0, 0
  {
   NET 9703
   VTX 11784, 11785
  }
  BUS  11893, 0, 0
  {
   NET 10063
   VTX 11786, 11787
  }
  WIRE  11894, 0, 0
  {
   NET 9675
   VTX 11788, 11789
  }
  BUS  11895, 0, 0
  {
   NET 10064
   VTX 11790, 11791
  }
  WIRE  11896, 0, 0
  {
   NET 9679
   VTX 11792, 11793
  }
  WIRE  11897, 0, 0
  {
   NET 10034
   VTX 11794, 11795
  }
  WIRE  11898, 0, 0
  {
   NET 9683
   VTX 11796, 11797
  }
  WIRE  11899, 0, 0
  {
   NET 10038
   VTX 11798, 11799
  }
  WIRE  11900, 0, 0
  {
   NET 9687
   VTX 11800, 11801
  }
  BUS  11901, 0, 0
  {
   NET 10068
   VTX 11802, 11803
  }
  WIRE  11902, 0, 0
  {
   NET 9691
   VTX 11804, 11805
  }
  BUS  11903, 0, 0
  {
   NET 10070
   VTX 11806, 11807
  }
  WIRE  11904, 0, 0
  {
   NET 9695
   VTX 11808, 11809
  }
  WIRE  11905, 0, 0
  {
   NET 10050
   VTX 11810, 11811
  }
  BUS  11906, 0, 0
  {
   NET 9705
   VTX 11812, 11813
  }
  WIRE  11907, 0, 0
  {
   NET 10054
   VTX 11814, 11815
  }
  WIRE  11908, 0, 0
  {
   NET 11351
   VTX 11816, 11817
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  11909, 0, 0
  {
   NET 10065
   VTX 11818, 11819
  }
  WIRE  11910, 0, 0
  {
   NET 11352
   VTX 11820, 11821
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  11911, 0, 0
  {
   NET 11366
   VTX 11822, 11823
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  11912, 0, 0
  {
   NET 11353
   VTX 11824, 11825
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  11913, 0, 0
  {
   NET 11367
   VTX 11826, 11827
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  11914, 0, 0
  {
   NET 11379
   VTX 11828, 11829
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  11915, 0, 0
  {
   NET 11368
   VTX 11830, 11831
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  11916, 0, 0
  {
   NET 11354
   VTX 11832, 11833
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  11917, 0, 0
  {
   NET 11369
   VTX 11834, 11835
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  11918, 0, 0
  {
   NET 11355
   VTX 11836, 11837
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  11919, 0, 0
  {
   NET 11370
   VTX 11838, 11839
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  11920, 0, 0
  {
   NET 11356
   VTX 11840, 11841
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  11921, 0, 0
  {
   NET 11371
   VTX 11842, 11843
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  11922, 0, 0
  {
   NET 11357
   VTX 11844, 11845
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  11923, 0, 0
  {
   NET 11372
   VTX 11846, 11847
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  11924, 0, 0
  {
   NET 11358
   VTX 11848, 11849
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  11925, 0, 0
  {
   NET 11373
   VTX 11850, 11851
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  11926, 0, 0
  {
   NET 11359
   VTX 11852, 11853
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  11927, 0, 0
  {
   NET 11374
   VTX 11854, 11855
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  11928, 0, 0
  {
   NET 11360
   VTX 11856, 11857
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  11929, 0, 0
  {
   NET 11375
   VTX 11858, 11859
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  11930, 0, 0
  {
   NET 11361
   VTX 11860, 11861
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  11931, 0, 0
  {
   NET 11376
   VTX 11862, 11863
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  11932, 0, 0
  {
   NET 11362
   VTX 11864, 11865
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  11933, 0, 0
  {
   NET 11377
   VTX 11866, 11867
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  11934, 0, 0
  {
   NET 11363
   VTX 11868, 11869
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  11935, 0, 0
  {
   NET 11378
   VTX 11870, 11871
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  11936, 0, 0
  {
   NET 11364
   VTX 11872, 11873
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  11937, 0, 0
  {
   NET 11365
   VTX 11874, 11875
   VARIABLES
   {
    #NAMED="1"
   }
  }
  GENERATE  57952, 0, 0
  {
   VARIABLES
   {
    #CONDITION="C_DMA_EN = TRUE"
    #GENERATE_KIND="IF"
    #LABEL="g0"
   }
   AREA (1120,480,2140,2080)
   INSTANCES 9006
  }
  TEXT  57953, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (1120,444,1640,479)
   ALIGN 8
   MARGINS (1,1)
   PARENT 57952
  }
 }
 
}

PAGE "MAC_REG_PLB"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2538)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  GENERIC  337, 0, 0
  {
   LABEL "Generics"
   TEXT 
"-- openMAC REG PLB Slave\n"+
"C_MAC_REG_BASEADDR : std_logic_vector := X\"00000000\";\n"+
"C_MAC_REG_HIGHADDR : std_logic_vector := X\"0000FFFF\";\n"+
"C_MAC_CMP_BASEADDR : std_logic_vector := X\"00000000\";\n"+
"C_MAC_CMP_HIGHADDR : std_logic_vector := X\"0000FFFF\";\n"+
"C_MAC_REG_NUM_MASTERS : INTEGER := 1;\n"+
"C_MAC_REG_PLB_AWIDTH : INTEGER := 32;\n"+
"C_MAC_REG_PLB_DWIDTH : INTEGER := 32;\n"+
"C_MAC_REG_PLB_MID_WIDTH : INTEGER := 1;\n"+
"C_MAC_REG_PLB_P2P : INTEGER := 0;\n"+
"C_MAC_REG_PLB_NUM_MASTERS : INTEGER := 1;\n"+
"C_MAC_REG_PLB_NATIVE_DWIDTH : INTEGER := 32;\n"+
"C_MAC_REG_PLB_SUPPORT_BURSTS : INTEGER := 0;\n"+
""
   RECT (200,220,1200,700)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  INSTANCE  557, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_REG_abort"
    #SYMBOL="Input"
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (1140,1180)
   VERTEXES ( (2,94740) )
  }
  TEXT  558, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (864,1164,1088,1197)
   ALIGN 6
   PARENT 557
  }
  INSTANCE  559, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_REG_ABus(0:31)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1140,900)
   VERTEXES ( (2,94726) )
  }
  TEXT  560, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (785,884,1088,917)
   ALIGN 6
   PARENT 559
  }
  INSTANCE  563, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_REG_BE(0:(C_MAC_REG_PLB_DWIDTH / 8) - 1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1140,1300)
   VERTEXES ( (2,94728) )
  }
  TEXT  564, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (362,1284,1088,1317)
   ALIGN 6
   PARENT 563
  }
  INSTANCE  565, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_REG_busLock"
    #SYMBOL="Input"
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (1140,1220)
   VERTEXES ( (2,94742) )
  }
  TEXT  566, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (822,1204,1088,1237)
   ALIGN 6
   PARENT 565
  }
  INSTANCE  567, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_REG_Clk"
    #SYMBOL="Input"
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (1140,820)
   VERTEXES ( (2,94722) )
  }
  TEXT  568, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (888,804,1088,837)
   ALIGN 6
   PARENT 567
  }
  INSTANCE  573, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_REG_lockErr"
    #SYMBOL="Input"
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (1140,1460)
   VERTEXES ( (2,94752) )
  }
  TEXT  574, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (839,1444,1088,1477)
   ALIGN 6
   PARENT 573
  }
  INSTANCE  575, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_REG_masterID(0:C_MAC_REG_PLB_MID_WIDTH - 1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1140,1140)
   VERTEXES ( (2,94738) )
  }
  TEXT  576, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (296,1124,1088,1157)
   ALIGN 6
   PARENT 575
  }
  INSTANCE  581, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_REG_MSize(0:1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1140,1340)
   VERTEXES ( (2,94746) )
  }
  TEXT  582, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (791,1324,1088,1357)
   ALIGN 6
   PARENT 581
  }
  INSTANCE  585, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_REG_PAValid"
    #SYMBOL="Input"
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (1140,980)
   VERTEXES ( (2,94730) )
  }
  TEXT  586, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (827,964,1088,997)
   ALIGN 6
   PARENT 585
  }
  INSTANCE  593, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_REG_rdBurst"
    #SYMBOL="Input"
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (1140,1580)
   VERTEXES ( (2,94758) )
  }
  TEXT  594, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (836,1564,1088,1597)
   ALIGN 6
   PARENT 593
  }
  INSTANCE  601, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_REG_rdPrim"
    #SYMBOL="Input"
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (1140,1060)
   VERTEXES ( (2,94734) )
  }
  TEXT  602, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (843,1044,1088,1077)
   ALIGN 6
   PARENT 601
  }
  INSTANCE  607, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_REG_reqPri(0:1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1140,1780)
   VERTEXES ( (2,94760) )
  }
  TEXT  608, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (792,1764,1088,1797)
   ALIGN 6
   PARENT 607
  }
  INSTANCE  609, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_REG_RNW"
    #SYMBOL="Input"
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (1140,1260)
   VERTEXES ( (2,94744) )
  }
  TEXT  610, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (858,1244,1088,1277)
   ALIGN 6
   PARENT 609
  }
  INSTANCE  611, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_REG_Rst"
    #SYMBOL="Input"
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (1140,860)
   VERTEXES ( (2,94724) )
  }
  TEXT  612, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (886,844,1088,877)
   ALIGN 6
   PARENT 611
  }
  INSTANCE  613, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_REG_SAValid"
    #SYMBOL="Input"
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (1140,1020)
   VERTEXES ( (2,94732) )
  }
  TEXT  614, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (827,1004,1088,1037)
   ALIGN 6
   PARENT 613
  }
  INSTANCE  615, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_REG_size(0:3)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1140,1380)
   VERTEXES ( (2,94748) )
  }
  TEXT  616, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (818,1364,1088,1397)
   ALIGN 6
   PARENT 615
  }
  INSTANCE  619, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_REG_type(0:2)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1140,1420)
   VERTEXES ( (2,94750) )
  }
  TEXT  620, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (817,1404,1088,1437)
   ALIGN 6
   PARENT 619
  }
  INSTANCE  625, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_REG_wrBurst"
    #SYMBOL="Input"
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (1140,1540)
   VERTEXES ( (2,94756) )
  }
  TEXT  626, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (831,1524,1088,1557)
   ALIGN 6
   PARENT 625
  }
  INSTANCE  631, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_REG_wrDBus(0:C_MAC_REG_PLB_DWIDTH - 1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1140,1500)
   VERTEXES ( (2,94754) )
  }
  TEXT  632, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (358,1484,1088,1517)
   ALIGN 6
   PARENT 631
  }
  INSTANCE  633, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_REG_wrPrim"
    #SYMBOL="Input"
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (1140,1100)
   VERTEXES ( (2,94736) )
  }
  TEXT  634, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (838,1084,1088,1117)
   ALIGN 6
   PARENT 633
  }
  INSTANCE  731, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="plbv46_slave_single"
    #GENERIC0="C_SIPIF_DWIDTH : INTEGER range 32 to 32 := C_MAC_REG_PLB_DWIDTH"
    #GENERIC1="C_SPLB_DWIDTH : INTEGER range 32 to 128 := C_MAC_REG_PLB_DWIDTH"
    #GENERIC10="C_FAMILY : STRING := C_FAMILY"
    #GENERIC2="C_SPLB_AWIDTH : INTEGER range 32 to 32 := C_MAC_REG_PLB_AWIDTH"
    #GENERIC3="C_SPLB_NUM_MASTERS : INTEGER range 1 to 16 := C_MAC_REG_PLB_NUM_MASTERS"
    #GENERIC4="C_SPLB_P2P : INTEGER range 0 to 1 := C_MAC_REG_PLB_P2P"
    #GENERIC5="C_ARD_NUM_CE_ARRAY : INTEGER_ARRAY_TYPE := (1, 1)"
    #GENERIC6="C_ARD_ADDR_RANGE_ARRAY : SLV64_ARRAY_TYPE := (C_MAC_REG_BASE,C_MAC_REG_HIGH,C_MAC_CMP_BASE,C_MAC_CMP_HIGH)"
    #GENERIC7="C_BUS2CORE_CLK_RATIO : INTEGER range 1 to 2 := 1"
    #GENERIC8="C_SPLB_MID_WIDTH : INTEGER range 1 to 4 := C_MAC_REG_PLB_MID_WIDTH"
    #GENERIC9="C_INCLUDE_DPHASE_TIMER : INTEGER range 0 to 1 := 0"
    #LIBRARY="plbv46_slave_single_v1_01_a"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="MAC_REG_PLB_SINGLE_SLAVE"
    #SYMBOL="plbv46_slave_single"
   }
   COORD (1280,780)
   VERTEXES ( (2,94723), (6,94725), (10,94727), (14,94773), (18,94731), (22,94733), (26,94735), (30,94737), (34,94739), (38,94741), (42,94743), (46,94745), (50,94729), (54,94747), (58,94749), (62,94751), (66,94753), (70,94755), (74,94757), (78,94759), (82,94763), (86,94765), (90,94767), (94,94769), (98,94761), (102,94771), (104,94820), (106,94823), (108,94825), (110,94827), (4,94774), (8,94776), (12,94778), (16,94780), (20,94782), (24,94784), (28,94786), (32,94788), (36,94790), (40,94792), (44,94794), (48,94796), (52,94798), (56,94800), (60,94802), (64,94804), (68,94819), (72,94806), (76,94808), (80,94810), (84,94812), (88,94814), (92,94816) )
   PINPROP 110,"#PIN_STATE","0"
  }
  TEXT  732, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1300,725,1743,760)
   ALIGN 8
   MARGINS (1,1)
   PARENT 731
  }
  TEXT  736, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1580,2040,1842,2075)
   MARGINS (1,1)
   PARENT 731
  }
  TEXT  740, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1380,340,2980,703)
   PARENT 731
  }
  NET WIRE  746, 0, 0
  NET WIRE  750, 0, 0
  NET BUS  758, 0, 0
  NET BUS  763, 0, 0
  NET WIRE  764, 0, 0
  NET WIRE  768, 0, 0
  NET WIRE  772, 0, 0
  NET WIRE  776, 0, 0
  NET BUS  784, 0, 0
  NET WIRE  785, 0, 0
  NET WIRE  789, 0, 0
  NET WIRE  793, 0, 0
  NET BUS  801, 0, 0
  NET BUS  806, 0, 0
  NET BUS  811, 0, 0
  NET WIRE  812, 0, 0
  NET BUS  820, 0, 0
  NET WIRE  821, 0, 0
  NET WIRE  825, 0, 0
  NET BUS  833, 0, 0
  INSTANCE  834, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_REG_wrPendReq"
    #SYMBOL="Input"
   }
   COORD (1140,1620)
   VERTEXES ( (2,94762) )
  }
  TEXT  835, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (778,1603,1089,1638)
   ALIGN 6
   MARGINS (1,1)
   PARENT 834
  }
  NET WIRE  839, 0, 0
  INSTANCE  843, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_REG_rdPendReq"
    #SYMBOL="Input"
   }
   COORD (1140,1660)
   VERTEXES ( (2,94764) )
  }
  TEXT  844, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (783,1643,1089,1678)
   ALIGN 6
   MARGINS (1,1)
   PARENT 843
  }
  NET WIRE  848, 0, 0
  INSTANCE  879, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_REG_wrPendPri(0:1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1140,1700)
   VERTEXES ( (2,94766) )
  }
  TEXT  880, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (735,1683,1089,1718)
   ALIGN 6
   MARGINS (1,1)
   PARENT 879
  }
  NET BUS  888, 0, 0
  INSTANCE  889, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_REG_rdPendPri(0:1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1140,1740)
   VERTEXES ( (2,94768) )
  }
  TEXT  890, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (740,1723,1089,1758)
   ALIGN 6
   MARGINS (1,1)
   PARENT 889
  }
  NET BUS  898, 0, 0
  INSTANCE  899, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_REG_TAttribute(0:15)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1140,1820)
   VERTEXES ( (2,94770) )
  }
  TEXT  900, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (726,1803,1089,1838)
   ALIGN 6
   MARGINS (1,1)
   PARENT 899
  }
  NET BUS  908, 0, 0
  INSTANCE  909, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_REG_UABus(0:31)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1140,940)
   VERTEXES ( (2,94772) )
  }
  TEXT  910, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (763,923,1089,958)
   ALIGN 6
   MARGINS (1,1)
   PARENT 909
  }
  NET BUS  918, 0, 0
  INSTANCE  2756, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_REG_addrAck"
    #SYMBOL="Output"
   }
   COORD (2280,820)
   VERTEXES ( (2,94775) )
  }
  TEXT  2757, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2332,803,2598,838)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2756
  }
  INSTANCE  2761, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_REG_SSize(0:1)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2280,860)
   VERTEXES ( (2,94777) )
  }
  TEXT  2762, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2332,843,2627,878)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2761
  }
  INSTANCE  2766, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_REG_wait"
    #SYMBOL="Output"
   }
   COORD (2280,900)
   VERTEXES ( (2,94779) )
  }
  TEXT  2767, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2332,883,2544,918)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2766
  }
  INSTANCE  2771, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_REG_rearbitrate"
    #SYMBOL="Output"
   }
   COORD (2280,940)
   VERTEXES ( (2,94781) )
  }
  TEXT  2772, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2332,923,2625,958)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2771
  }
  INSTANCE  2776, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_REG_wrDAck"
    #SYMBOL="Output"
   }
   COORD (2280,980)
   VERTEXES ( (2,94783) )
  }
  TEXT  2777, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2332,963,2592,998)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2776
  }
  INSTANCE  2781, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_REG_wrComp"
    #SYMBOL="Output"
   }
   COORD (2280,1020)
   VERTEXES ( (2,94785) )
  }
  TEXT  2782, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2332,1003,2601,1038)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2781
  }
  INSTANCE  2786, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_REG_wrBTerm"
    #SYMBOL="Output"
   }
   COORD (2280,1060)
   VERTEXES ( (2,94787) )
  }
  TEXT  2787, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2332,1043,2612,1078)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2786
  }
  INSTANCE  2791, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_REG_rdDBus(0:C_MAC_REG_PLB_DWIDTH-1)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2280,1100)
   VERTEXES ( (2,94789) )
  }
  TEXT  2792, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2332,1083,3043,1118)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2791
  }
  INSTANCE  2796, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_REG_rdWdAddr(0:3)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2280,1140)
   VERTEXES ( (2,94791) )
  }
  TEXT  2797, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2332,1123,2685,1158)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2796
  }
  INSTANCE  2801, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_REG_rdDAck"
    #SYMBOL="Output"
   }
   COORD (2280,1180)
   VERTEXES ( (2,94793) )
  }
  TEXT  2802, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2332,1163,2587,1198)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2801
  }
  INSTANCE  2806, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_REG_rdComp"
    #SYMBOL="Output"
   }
   COORD (2280,1220)
   VERTEXES ( (2,94795) )
  }
  TEXT  2807, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2332,1203,2596,1238)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2806
  }
  INSTANCE  2811, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_REG_rdBTerm"
    #SYMBOL="Output"
   }
   COORD (2280,1260)
   VERTEXES ( (2,94797) )
  }
  TEXT  2812, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2332,1243,2607,1278)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2811
  }
  INSTANCE  2816, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_REG_MBusy(0:C_MAC_REG_NUM_MASTERS-1)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2280,1300)
   VERTEXES ( (2,94799) )
  }
  TEXT  2817, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2332,1283,3063,1318)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2816
  }
  INSTANCE  2821, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_REG_MWrErr(0:C_MAC_REG_NUM_MASTERS-1)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2280,1340)
   VERTEXES ( (2,94801) )
  }
  TEXT  2822, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2332,1323,3079,1358)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2821
  }
  INSTANCE  2826, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_REG_MRdErr(0:C_MAC_REG_NUM_MASTERS-1)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2280,1380)
   VERTEXES ( (2,94803) )
  }
  TEXT  2827, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2332,1363,3076,1398)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2826
  }
  INSTANCE  2831, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_REG_MIRQ(0:C_MAC_REG_NUM_MASTERS-1)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2280,1420)
   VERTEXES ( (2,94805) )
  }
  TEXT  2832, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2332,1403,3051,1438)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2831
  }
  NET WIRE  2969, 0, 0
  NET WIRE  2977, 0, 0
  NET WIRE  2981, 0, 0
  NET WIRE  2985, 0, 0
  NET WIRE  2989, 0, 0
  NET WIRE  2993, 0, 0
  NET WIRE  3005, 0, 0
  NET WIRE  3009, 0, 0
  NET WIRE  3013, 0, 0
  NET BUS  3033, 0, 0
  NET BUS  3034, 0, 0
  NET BUS  3035, 0, 0
  NET BUS  3036, 0, 0
  NET BUS  3037, 0, 0
  NET BUS  3038, 0, 0
  NET BUS  3039, 0, 0
  TEXT  4177, 0, 0
  {
   TEXT "$#NAME"
   RECT (2310,1451,2531,1480)
   ALIGN 9
   MARGINS (1,1)
   PARENT 94876
  }
  TEXT  4181, 0, 0
  {
   TEXT "$#NAME"
   RECT (2316,1491,2564,1520)
   ALIGN 9
   MARGINS (1,1)
   PARENT 94870
  }
  TEXT  4185, 0, 0
  {
   TEXT "$#NAME"
   RECT (2319,1531,2922,1560)
   ALIGN 9
   MARGINS (1,1)
   PARENT 94871
  }
  TEXT  4189, 0, 0
  {
   TEXT "$#NAME"
   RECT (2318,1571,2922,1600)
   ALIGN 9
   MARGINS (1,1)
   PARENT 94872
  }
  TEXT  4193, 0, 0
  {
   TEXT "$#NAME"
   RECT (2319,1611,2562,1640)
   ALIGN 9
   MARGINS (1,1)
   PARENT 94873
  }
  TEXT  4197, 0, 0
  {
   TEXT "$#NAME"
   RECT (2309,1651,2931,1680)
   ALIGN 9
   MARGINS (1,1)
   PARENT 94874
  }
  TEXT  4201, 0, 0
  {
   TEXT "$#NAME"
   RECT (2306,1691,2574,1720)
   ALIGN 9
   MARGINS (1,1)
   PARENT 94875
  }
  NET WIRE  6063, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_REG_Reset"
   }
  }
  NET WIRE  6066, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_REG_RNW"
   }
  }
  NET BUS  7369, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2MAC_REG_Addr(C_MAC_REG_PLB_AWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  7371, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2MAC_REG_BE((C_MAC_REG_PLB_DWIDTH/8)-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  7372, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2MAC_REG_Data(C_MAC_REG_PLB_DWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  93547, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_REG_Clk"
   }
  }
  NET WIRE  94463, 0, 0
  {
   VARIABLES
   {
    #NAME="IP2Bus_WrAck_s"
   }
  }
  TEXT  94464, 0, 0
  {
   TEXT "$#NAME"
   RECT (427,1871,614,1900)
   ALIGN 9
   MARGINS (1,1)
   PARENT 94878
  }
  NET WIRE  94468, 0, 0
  {
   VARIABLES
   {
    #NAME="IP2Bus_RrAck_s"
   }
  }
  TEXT  94469, 0, 0
  {
   TEXT "$#NAME"
   RECT (430,1911,611,1940)
   ALIGN 9
   MARGINS (1,1)
   PARENT 94879
  }
  NET WIRE  94473, 0, 0
  {
   VARIABLES
   {
    #NAME="IP2Bus_Error_s"
   }
  }
  TEXT  94474, 0, 0
  {
   TEXT "$#NAME"
   RECT (455,1951,625,1980)
   ALIGN 9
   MARGINS (1,1)
   PARENT 94880
  }
  NET BUS  94478, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="IP2Bus_Data_s(C_MAC_REG_PLB_DWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  TEXT  94479, 0, 0
  {
   TEXT "$#NAME"
   RECT (113,1831,648,1860)
   ALIGN 9
   MARGINS (1,1)
   PARENT 94877
  }
  VTX  94722, 0, 0
  {
   COORD (1140,820)
  }
  VTX  94723, 0, 0
  {
   COORD (1280,820)
  }
  VTX  94724, 0, 0
  {
   COORD (1140,860)
  }
  VTX  94725, 0, 0
  {
   COORD (1280,860)
  }
  VTX  94726, 0, 0
  {
   COORD (1140,900)
  }
  VTX  94727, 0, 0
  {
   COORD (1280,900)
  }
  VTX  94728, 0, 0
  {
   COORD (1140,1300)
  }
  VTX  94729, 0, 0
  {
   COORD (1280,1300)
  }
  VTX  94730, 0, 0
  {
   COORD (1140,980)
  }
  VTX  94731, 0, 0
  {
   COORD (1280,980)
  }
  VTX  94732, 0, 0
  {
   COORD (1140,1020)
  }
  VTX  94733, 0, 0
  {
   COORD (1280,1020)
  }
  VTX  94734, 0, 0
  {
   COORD (1140,1060)
  }
  VTX  94735, 0, 0
  {
   COORD (1280,1060)
  }
  VTX  94736, 0, 0
  {
   COORD (1140,1100)
  }
  VTX  94737, 0, 0
  {
   COORD (1280,1100)
  }
  VTX  94738, 0, 0
  {
   COORD (1140,1140)
  }
  VTX  94739, 0, 0
  {
   COORD (1280,1140)
  }
  VTX  94740, 0, 0
  {
   COORD (1140,1180)
  }
  VTX  94741, 0, 0
  {
   COORD (1280,1180)
  }
  VTX  94742, 0, 0
  {
   COORD (1140,1220)
  }
  VTX  94743, 0, 0
  {
   COORD (1280,1220)
  }
  VTX  94744, 0, 0
  {
   COORD (1140,1260)
  }
  VTX  94745, 0, 0
  {
   COORD (1280,1260)
  }
  VTX  94746, 0, 0
  {
   COORD (1140,1340)
  }
  VTX  94747, 0, 0
  {
   COORD (1280,1340)
  }
  VTX  94748, 0, 0
  {
   COORD (1140,1380)
  }
  VTX  94749, 0, 0
  {
   COORD (1280,1380)
  }
  VTX  94750, 0, 0
  {
   COORD (1140,1420)
  }
  VTX  94751, 0, 0
  {
   COORD (1280,1420)
  }
  VTX  94752, 0, 0
  {
   COORD (1140,1460)
  }
  VTX  94753, 0, 0
  {
   COORD (1280,1460)
  }
  VTX  94754, 0, 0
  {
   COORD (1140,1500)
  }
  VTX  94755, 0, 0
  {
   COORD (1280,1500)
  }
  VTX  94756, 0, 0
  {
   COORD (1140,1540)
  }
  VTX  94757, 0, 0
  {
   COORD (1280,1540)
  }
  VTX  94758, 0, 0
  {
   COORD (1140,1580)
  }
  VTX  94759, 0, 0
  {
   COORD (1280,1580)
  }
  VTX  94760, 0, 0
  {
   COORD (1140,1780)
  }
  VTX  94761, 0, 0
  {
   COORD (1280,1780)
  }
  VTX  94762, 0, 0
  {
   COORD (1140,1620)
  }
  VTX  94763, 0, 0
  {
   COORD (1280,1620)
  }
  VTX  94764, 0, 0
  {
   COORD (1140,1660)
  }
  VTX  94765, 0, 0
  {
   COORD (1280,1660)
  }
  VTX  94766, 0, 0
  {
   COORD (1140,1700)
  }
  VTX  94767, 0, 0
  {
   COORD (1280,1700)
  }
  VTX  94768, 0, 0
  {
   COORD (1140,1740)
  }
  VTX  94769, 0, 0
  {
   COORD (1280,1740)
  }
  VTX  94770, 0, 0
  {
   COORD (1140,1820)
  }
  VTX  94771, 0, 0
  {
   COORD (1280,1820)
  }
  VTX  94772, 0, 0
  {
   COORD (1140,940)
  }
  VTX  94773, 0, 0
  {
   COORD (1280,940)
  }
  VTX  94774, 0, 0
  {
   COORD (2120,820)
  }
  VTX  94775, 0, 0
  {
   COORD (2280,820)
  }
  VTX  94776, 0, 0
  {
   COORD (2120,860)
  }
  VTX  94777, 0, 0
  {
   COORD (2280,860)
  }
  VTX  94778, 0, 0
  {
   COORD (2120,900)
  }
  VTX  94779, 0, 0
  {
   COORD (2280,900)
  }
  VTX  94780, 0, 0
  {
   COORD (2120,940)
  }
  VTX  94781, 0, 0
  {
   COORD (2280,940)
  }
  VTX  94782, 0, 0
  {
   COORD (2120,980)
  }
  VTX  94783, 0, 0
  {
   COORD (2280,980)
  }
  VTX  94784, 0, 0
  {
   COORD (2120,1020)
  }
  VTX  94785, 0, 0
  {
   COORD (2280,1020)
  }
  VTX  94786, 0, 0
  {
   COORD (2120,1060)
  }
  VTX  94787, 0, 0
  {
   COORD (2280,1060)
  }
  VTX  94788, 0, 0
  {
   COORD (2120,1100)
  }
  VTX  94789, 0, 0
  {
   COORD (2280,1100)
  }
  VTX  94790, 0, 0
  {
   COORD (2120,1140)
  }
  VTX  94791, 0, 0
  {
   COORD (2280,1140)
  }
  VTX  94792, 0, 0
  {
   COORD (2120,1180)
  }
  VTX  94793, 0, 0
  {
   COORD (2280,1180)
  }
  VTX  94794, 0, 0
  {
   COORD (2120,1220)
  }
  VTX  94795, 0, 0
  {
   COORD (2280,1220)
  }
  VTX  94796, 0, 0
  {
   COORD (2120,1260)
  }
  VTX  94797, 0, 0
  {
   COORD (2280,1260)
  }
  VTX  94798, 0, 0
  {
   COORD (2120,1300)
  }
  VTX  94799, 0, 0
  {
   COORD (2280,1300)
  }
  VTX  94800, 0, 0
  {
   COORD (2120,1340)
  }
  VTX  94801, 0, 0
  {
   COORD (2280,1340)
  }
  VTX  94802, 0, 0
  {
   COORD (2120,1380)
  }
  VTX  94803, 0, 0
  {
   COORD (2280,1380)
  }
  VTX  94804, 0, 0
  {
   COORD (2120,1420)
  }
  VTX  94805, 0, 0
  {
   COORD (2280,1420)
  }
  VTX  94806, 0, 0
  {
   COORD (2120,1500)
  }
  VTX  94807, 0, 0
  {
   COORD (2300,1500)
  }
  VTX  94808, 0, 0
  {
   COORD (2120,1540)
  }
  VTX  94809, 0, 0
  {
   COORD (2300,1540)
  }
  VTX  94810, 0, 0
  {
   COORD (2120,1580)
  }
  VTX  94811, 0, 0
  {
   COORD (2300,1580)
  }
  VTX  94812, 0, 0
  {
   COORD (2120,1620)
  }
  VTX  94813, 0, 0
  {
   COORD (2300,1620)
  }
  VTX  94814, 0, 0
  {
   COORD (2120,1660)
  }
  VTX  94815, 0, 0
  {
   COORD (2300,1660)
  }
  VTX  94816, 0, 0
  {
   COORD (2120,1700)
  }
  VTX  94817, 0, 0
  {
   COORD (2300,1700)
  }
  VTX  94818, 0, 0
  {
   COORD (2300,1460)
  }
  VTX  94819, 0, 0
  {
   COORD (2120,1460)
  }
  VTX  94820, 0, 0
  {
   COORD (1280,1860)
  }
  VTX  94821, 0, 0
  {
   COORD (660,1860)
  }
  VTX  94822, 0, 0
  {
   COORD (640,1900)
  }
  VTX  94823, 0, 0
  {
   COORD (1280,1900)
  }
  VTX  94824, 0, 0
  {
   COORD (640,1940)
  }
  VTX  94825, 0, 0
  {
   COORD (1280,1940)
  }
  VTX  94826, 0, 0
  {
   COORD (640,1980)
  }
  VTX  94827, 0, 0
  {
   COORD (1280,1980)
  }
  WIRE  94828, 0, 0
  {
   NET 746
   VTX 94722, 94723
  }
  WIRE  94829, 0, 0
  {
   NET 750
   VTX 94724, 94725
  }
  BUS  94830, 0, 0
  {
   NET 758
   VTX 94726, 94727
  }
  BUS  94831, 0, 0
  {
   NET 763
   VTX 94728, 94729
  }
  WIRE  94832, 0, 0
  {
   NET 764
   VTX 94730, 94731
  }
  WIRE  94833, 0, 0
  {
   NET 768
   VTX 94732, 94733
  }
  WIRE  94834, 0, 0
  {
   NET 772
   VTX 94734, 94735
  }
  WIRE  94835, 0, 0
  {
   NET 776
   VTX 94736, 94737
  }
  BUS  94836, 0, 0
  {
   NET 784
   VTX 94738, 94739
  }
  WIRE  94837, 0, 0
  {
   NET 785
   VTX 94740, 94741
  }
  WIRE  94838, 0, 0
  {
   NET 789
   VTX 94742, 94743
  }
  WIRE  94839, 0, 0
  {
   NET 793
   VTX 94744, 94745
  }
  BUS  94840, 0, 0
  {
   NET 801
   VTX 94746, 94747
  }
  BUS  94841, 0, 0
  {
   NET 806
   VTX 94748, 94749
  }
  BUS  94842, 0, 0
  {
   NET 811
   VTX 94750, 94751
  }
  WIRE  94843, 0, 0
  {
   NET 812
   VTX 94752, 94753
  }
  BUS  94844, 0, 0
  {
   NET 820
   VTX 94754, 94755
  }
  WIRE  94845, 0, 0
  {
   NET 821
   VTX 94756, 94757
  }
  WIRE  94846, 0, 0
  {
   NET 825
   VTX 94758, 94759
  }
  BUS  94847, 0, 0
  {
   NET 833
   VTX 94760, 94761
  }
  WIRE  94848, 0, 0
  {
   NET 839
   VTX 94762, 94763
  }
  WIRE  94849, 0, 0
  {
   NET 848
   VTX 94764, 94765
  }
  BUS  94850, 0, 0
  {
   NET 888
   VTX 94766, 94767
  }
  BUS  94851, 0, 0
  {
   NET 898
   VTX 94768, 94769
  }
  BUS  94852, 0, 0
  {
   NET 908
   VTX 94770, 94771
  }
  BUS  94853, 0, 0
  {
   NET 918
   VTX 94772, 94773
  }
  WIRE  94854, 0, 0
  {
   NET 2969
   VTX 94774, 94775
  }
  BUS  94855, 0, 0
  {
   NET 3034
   VTX 94776, 94777
  }
  WIRE  94856, 0, 0
  {
   NET 2977
   VTX 94778, 94779
  }
  WIRE  94857, 0, 0
  {
   NET 2981
   VTX 94780, 94781
  }
  WIRE  94858, 0, 0
  {
   NET 2985
   VTX 94782, 94783
  }
  WIRE  94859, 0, 0
  {
   NET 2989
   VTX 94784, 94785
  }
  WIRE  94860, 0, 0
  {
   NET 2993
   VTX 94786, 94787
  }
  BUS  94861, 0, 0
  {
   NET 3035
   VTX 94788, 94789
  }
  BUS  94862, 0, 0
  {
   NET 3037
   VTX 94790, 94791
  }
  WIRE  94863, 0, 0
  {
   NET 3005
   VTX 94792, 94793
  }
  WIRE  94864, 0, 0
  {
   NET 3009
   VTX 94794, 94795
  }
  WIRE  94865, 0, 0
  {
   NET 3013
   VTX 94796, 94797
  }
  BUS  94866, 0, 0
  {
   NET 3033
   VTX 94798, 94799
  }
  BUS  94867, 0, 0
  {
   NET 3036
   VTX 94800, 94801
  }
  BUS  94868, 0, 0
  {
   NET 3038
   VTX 94802, 94803
  }
  BUS  94869, 0, 0
  {
   NET 3039
   VTX 94804, 94805
  }
  WIRE  94870, 0, 0
  {
   NET 6063
   VTX 94806, 94807
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  94871, 0, 0
  {
   NET 7369
   VTX 94808, 94809
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  94872, 0, 0
  {
   NET 7372
   VTX 94810, 94811
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  94873, 0, 0
  {
   NET 6066
   VTX 94812, 94813
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  94874, 0, 0
  {
   NET 7371
   VTX 94814, 94815
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  94875, 0, 0
  {
   NET 98562
   VTX 94816, 94817
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  94876, 0, 0
  {
   NET 93547
   VTX 94818, 94819
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  94877, 0, 0
  {
   NET 94478
   VTX 94820, 94821
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  94878, 0, 0
  {
   NET 94463
   VTX 94822, 94823
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  94879, 0, 0
  {
   NET 94468
   VTX 94824, 94825
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  94880, 0, 0
  {
   NET 94473
   VTX 94826, 94827
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  98562, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2MAC_REG_CS(1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
 }
 
}

PAGE "POWERLINK IP-CORE"
{
 PAGEHEADER
 {
  PAGESIZE (6000,3400)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  INSTANCE  11989, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="powerlink"
    #GENERIC0="genSmiIO : BOOLEAN := false"
    #GENERIC1="m_data_width_g : INTEGER := 32"
    #GENERIC10="genLedGadget_g : BOOLEAN := C_PDI_GEN_LED"
    #GENERIC11="genABuf2_g : BOOLEAN := C_PDI_GEN_ASYNC_BUF_1"
    #GENERIC12="genABuf1_g : BOOLEAN := C_PDI_GEN_ASYNC_BUF_0"
    #GENERIC13="iTpdos_g : INTEGER := C_PDI_NUM_TPDO"
    #GENERIC14="iRpdos_g : INTEGER := C_PDI_NUM_RPDO"
    #GENERIC15="useRmii_g : BOOLEAN := C_USE_RMII"
    #GENERIC16="iBufSizeLOG2_g : INTEGER := C_MAC_PKT_SIZE_LOG2"
    #GENERIC17="iBufSize_g : INTEGER := C_MAC_PKT_SIZE"
    #GENERIC18="Simulate : BOOLEAN := false"
    #GENERIC19="genSpiAp_g : BOOLEAN := C_GEN_SPI_IF"
    #GENERIC2="m_rx_fifo_size_g : INTEGER := C_M_FIFO_SIZE"
    #GENERIC20="pioValLen_g : INTEGER := C_PIO_VAL_LENGTH"
    #GENERIC21="spiBigEnd_g : BOOLEAN := C_SPI_BIG_END"
    #GENERIC22="spiCPHA_g : BOOLEAN := C_SPI_CPHA"
    #GENERIC23="genSimpleIO_g : BOOLEAN := C_GEN_SIMPLE_IO"
    #GENERIC24="spiCPOL_g : BOOLEAN := C_SPI_CPOL"
    #GENERIC25="papBigEnd_g : BOOLEAN := C_PAP_BIG_END"
    #GENERIC26="papLowAct_g : BOOLEAN := C_PAP_LOW_ACT"
    #GENERIC27="papDataWidth_g : INTEGER := C_PAP_DATA_WIDTH"
    #GENERIC28="iPdiRev_g : INTEGER := 21930"
    #GENERIC29="iAsyBuf2Size_g : INTEGER := C_PDI_ASYNC_BUF_1"
    #GENERIC3="genPdi_g : BOOLEAN := C_GEN_PDI"
    #GENERIC30="iAsyBuf1Size_g : INTEGER := C_PDI_ASYNC_BUF_0"
    #GENERIC31="iRpdo2BufSize_g : INTEGER := C_PDI_RPDO_BUF_SIZE"
    #GENERIC32="iRpdo1BufSize_g : INTEGER := C_PDI_RPDO_BUF_SIZE"
    #GENERIC33="iRpdo0BufSize_g : INTEGER := C_PDI_RPDO_BUF_SIZE"
    #GENERIC34="genInternalAp_g : BOOLEAN := C_GEN_PLB_BUS_IF"
    #GENERIC35="endian_g : STRING := \"big\""
    #GENERIC36="m_burstcount_const_g : BOOLEAN := true"
    #GENERIC37="m_burstcount_width_g : INTEGER := C_M_BURSTCOUNT_WIDTH"
    #GENERIC38="useHwAcc_g : BOOLEAN := false"
    #GENERIC39="use2ndPhy_g : BOOLEAN := C_USE_2ND_PHY"
    #GENERIC4="m_tx_fifo_size_g : INTEGER := C_M_FIFO_SIZE"
    #GENERIC40="use2ndCmpTimer_g : BOOLEAN := C_PDI_GEN_SECOND_TIMER"
    #GENERIC41="useRxIntPacketBuf_g : BOOLEAN := C_MAC_PKT_RX_EN"
    #GENERIC42="useIntPacketBuf_g : BOOLEAN := C_MAC_PKT_EN"
    #GENERIC5="m_rx_burst_size_g : INTEGER := C_MAC_DMA_BURST_SIZE/4"
    #GENERIC6="m_tx_burst_size_g : INTEGER := C_MAC_DMA_BURST_SIZE/4"
    #GENERIC7="genOnePdiClkDomain_g : BOOLEAN := false"
    #GENERIC8="iTpdoBufSize_g : INTEGER := C_PDI_TPDO_BUF_SIZE"
    #GENERIC9="genTimeSync_g : BOOLEAN := C_PDI_GEN_TIME_SYNC"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="THE_POWERLINK_IP_CORE"
    #SYMBOL="powerlink"
   }
   COORD (1420,840)
   VERTEXES ( (38,102027), (42,102031), (46,102035), (50,102232), (54,102041), (58,102045), (4,102013), (8,102015), (12,102152), (62,102047), (66,102049), (70,102051), (74,102053), (78,102055), (82,102057), (16,102017), (20,102019), (24,102154), (86,102059), (90,102061), (94,102063), (98,102065), (102,102067), (106,102069), (28,102021), (32,102023), (110,102071), (114,102073), (118,102075), (36,102025), (40,102029), (44,102033), (48,102037), (52,102039), (56,102043), (274,102185), (34,102090), (30,102088), (26,102086), (22,102084), (18,102082), (14,102080), (10,102166), (6,102078), (2,102076), (122,102186), (126,102188), (128,102168), (130,102190), (134,102192), (136,102092), (138,102194), (232,102096), (142,102196), (148,102170), (60,102198), (156,102094), (146,102200), (240,102098), (150,102202), (154,102204), (120,102100), (158,102206), (124,102120), (162,102208), (230,102108), (166,102210), (228,102110), (80,102212), (226,102104), (160,102102), (212,102214), (164,102122), (214,102216), (168,102124), (216,102218), (250,102112), (218,102220), (248,102114), (220,102222), (246,102116), (104,102224), (244,102106), (242,102118), (262,102172), (140,102126), (266,102174), (144,102146), (268,102176), (238,102134), (236,102136), (264,102178), (234,102130), (270,102180), (172,102128), (272,102182), (176,102148), (276,102228), (180,102150), (278,102226), (260,102138), (280,102230), (258,102140), (256,102142), (254,102132), (252,102144), (184,101972), (188,101974), (192,101976), (196,101978), (200,101980), (204,101982), (64,101948), (68,101950), (72,101952), (76,101954), (224,101984), (222,101986), (108,101966), (112,101968), (116,101970), (100,101964), (210,102008), (208,102006), (206,102004), (202,102002), (194,101998), (190,101996), (186,101994), (178,101990), (174,101988), (170,102010), (84,101956), (88,101958), (92,101960), (96,101962), (198,102656), (182,102661) )
   PINPROP 182,"#PIN_STATE","0"
  }
  TEXT  11994, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1420,2460,1545,2495)
   MARGINS (1,1)
   PARENT 11989
  }
  TEXT  11998, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (4200,860,4937,2279)
   PARENT 11989
  }
  NET WIRE  12178, 0, 0
  {
   VARIABLES
   {
    #NAME="ap_irq"
   }
  }
  NET WIRE  12188, 0, 0
  {
   VARIABLES
   {
    #NAME="ap_irq_n"
   }
  }
  NET WIRE  12198, 0, 0
  {
   VARIABLES
   {
    #NAME="ap_asyncIrq"
   }
  }
  NET WIRE  12208, 0, 0
  {
   VARIABLES
   {
    #NAME="ap_asyncIrq_n"
   }
  }
  NET WIRE  12238, 0, 0
  {
   VARIABLES
   {
    #NAME="pap_ack"
   }
  }
  NET WIRE  12248, 0, 0
  {
   VARIABLES
   {
    #NAME="pap_ack_n"
   }
  }
  NET BUS  12258, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="pap_gpio(1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  12268, 0, 0
  {
   VARIABLES
   {
    #NAME="spi_miso"
   }
  }
  NET BUS  12288, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="pio_portOutValid(3:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  12298, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="pio_portio(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  12308, 0, 0
  {
   VARIABLES
   {
    #NAME="pio_operational"
   }
  }
  NET WIRE  12478, 0, 0
  {
   VARIABLES
   {
    #NAME="led_error"
   }
  }
  NET WIRE  12488, 0, 0
  {
   VARIABLES
   {
    #NAME="led_status"
   }
  }
  NET BUS  12498, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="led_phyLink(1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  12508, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="led_phyAct(1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  12518, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="led_opt(1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  12528, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="led_gpo(7:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  INSTANCE  12824, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="ap_irq"
    #SYMBOL="Output"
   }
   COORD (3560,1280)
   VERTEXES ( (2,101949) )
  }
  TEXT  12825, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3641,1263,3724,1298)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12824
  }
  INSTANCE  12834, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="ap_irq_n"
    #SYMBOL="Output"
   }
   COORD (3560,1320)
   VERTEXES ( (2,101951) )
  }
  TEXT  12835, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3641,1303,3756,1338)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12834
  }
  INSTANCE  12844, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="ap_asyncIrq"
    #SYMBOL="Output"
   }
   COORD (3560,1360)
   VERTEXES ( (2,101953) )
  }
  TEXT  12845, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3641,1343,3799,1378)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12844
  }
  INSTANCE  12854, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="ap_asyncIrq_n"
    #SYMBOL="Output"
   }
   COORD (3560,1400)
   VERTEXES ( (2,101955) )
  }
  TEXT  12855, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3641,1383,3831,1418)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12854
  }
  INSTANCE  12874, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusBidirectional"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="pap_data(C_PAP_DATA_WIDTH-1:0)"
    #SYMBOL="BusBidirectional"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3560,2220)
   VERTEXES ( (2,101957) )
  }
  TEXT  12875, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3641,2203,4135,2238)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12874
  }
  INSTANCE  12884, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="pap_ack"
    #SYMBOL="Output"
   }
   COORD (3560,2260)
   VERTEXES ( (2,101959) )
  }
  TEXT  12885, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3641,2243,3752,2278)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12884
  }
  INSTANCE  12894, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="pap_ack_n"
    #SYMBOL="Output"
   }
   COORD (3560,2300)
   VERTEXES ( (2,101961) )
  }
  TEXT  12895, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3641,2283,3784,2318)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12894
  }
  INSTANCE  12904, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusBidirectional"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="pap_gpio(1:0)"
    #SYMBOL="BusBidirectional"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3560,2340)
   VERTEXES ( (2,101963) )
  }
  TEXT  12905, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3641,2323,3822,2358)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12904
  }
  INSTANCE  12914, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="spi_miso"
    #SYMBOL="Output"
   }
   COORD (3560,1680)
   VERTEXES ( (2,101965) )
  }
  TEXT  12915, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3641,1663,3760,1698)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12914
  }
  INSTANCE  12934, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="pio_portOutValid(3:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3560,1540)
   VERTEXES ( (2,101967) )
  }
  TEXT  12935, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3641,1523,3920,1558)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12934
  }
  INSTANCE  12944, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusBidirectional"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="pio_portio(31:0)"
    #SYMBOL="BusBidirectional"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3560,1580)
   VERTEXES ( (2,101969) )
  }
  TEXT  12945, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3641,1563,3847,1598)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12944
  }
  INSTANCE  12954, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="pio_operational"
    #SYMBOL="Output"
   }
   COORD (3560,1620)
   VERTEXES ( (2,101971) )
  }
  TEXT  12955, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3641,1603,3842,1638)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12954
  }
  INSTANCE  13124, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="led_error"
    #SYMBOL="Output"
   }
   COORD (3560,1020)
   VERTEXES ( (2,101973) )
  }
  TEXT  13125, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3641,1003,3760,1038)
   ALIGN 4
   MARGINS (1,1)
   PARENT 13124
  }
  INSTANCE  13134, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="led_status"
    #SYMBOL="Output"
   }
   COORD (3560,1060)
   VERTEXES ( (2,101975) )
  }
  TEXT  13135, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3641,1043,3776,1078)
   ALIGN 4
   MARGINS (1,1)
   PARENT 13134
  }
  INSTANCE  13144, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="led_phyLink(1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3560,1100)
   VERTEXES ( (2,101977) )
  }
  TEXT  13145, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3641,1083,3856,1118)
   ALIGN 4
   MARGINS (1,1)
   PARENT 13144
  }
  INSTANCE  13154, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="led_phyAct(1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3560,1140)
   VERTEXES ( (2,101979) )
  }
  TEXT  13155, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3641,1123,3845,1158)
   ALIGN 4
   MARGINS (1,1)
   PARENT 13154
  }
  INSTANCE  13164, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="led_opt(1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3560,1180)
   VERTEXES ( (2,101981) )
  }
  TEXT  13165, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3641,1163,3798,1198)
   ALIGN 4
   MARGINS (1,1)
   PARENT 13164
  }
  INSTANCE  13174, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="led_gpo(7:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3560,1220)
   VERTEXES ( (2,101983) )
  }
  TEXT  13175, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3641,1203,3806,1238)
   ALIGN 4
   MARGINS (1,1)
   PARENT 13174
  }
  NET WIRE  13683, 0, 0
  {
   VARIABLES
   {
    #NAME="pap_cs"
   }
  }
  NET WIRE  13693, 0, 0
  {
   VARIABLES
   {
    #NAME="pap_rd"
   }
  }
  NET WIRE  13703, 0, 0
  {
   VARIABLES
   {
    #NAME="pap_wr"
   }
  }
  NET WIRE  13718, 0, 0
  {
   VARIABLES
   {
    #NAME="pap_cs_n"
   }
  }
  NET WIRE  13723, 0, 0
  {
   VARIABLES
   {
    #NAME="pap_rd_n"
   }
  }
  NET WIRE  13728, 0, 0
  {
   VARIABLES
   {
    #NAME="pap_wr_n"
   }
  }
  NET BUS  13738, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="pap_addr(15:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  13743, 0, 0
  {
   VARIABLES
   {
    #NAME="spi_clk"
   }
  }
  NET WIRE  13748, 0, 0
  {
   VARIABLES
   {
    #NAME="spi_sel_n"
   }
  }
  NET WIRE  13753, 0, 0
  {
   VARIABLES
   {
    #NAME="spi_mosi"
   }
  }
  NET BUS  13783, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="pio_pconfig(3:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  13788, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="pio_portInLatch(3:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  INSTANCE  14239, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="pap_cs"
    #SYMBOL="Input"
   }
   COORD (3570,2180)
   ORIENTATION 2
   VERTEXES ( (2,102011) )
  }
  TEXT  14240, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3641,2163,3737,2198)
   ALIGN 4
   MARGINS (1,1)
   PARENT 14239
   ORIENTATION 2
  }
  INSTANCE  14249, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="pap_rd"
    #SYMBOL="Input"
   }
   COORD (3570,2140)
   ORIENTATION 2
   VERTEXES ( (2,101989) )
  }
  TEXT  14250, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3641,2123,3733,2158)
   ALIGN 4
   MARGINS (1,1)
   PARENT 14249
   ORIENTATION 2
  }
  INSTANCE  14259, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="pap_wr"
    #SYMBOL="Input"
   }
   COORD (3570,2100)
   ORIENTATION 2
   VERTEXES ( (2,101991) )
  }
  TEXT  14260, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3641,2083,3738,2118)
   ALIGN 4
   MARGINS (1,1)
   PARENT 14259
   ORIENTATION 2
  }
  INSTANCE  14269, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="pap_be(C_PAP_DATA_WIDTH/8-1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3570,2060)
   ORIENTATION 2
   VERTEXES ( (2,102660) )
  }
  TEXT  14270, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3641,2043,4135,2078)
   ALIGN 4
   MARGINS (1,1)
   PARENT 14269
   ORIENTATION 2
  }
  INSTANCE  14274, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="pap_cs_n"
    #SYMBOL="Input"
   }
   COORD (3570,2020)
   ORIENTATION 2
   VERTEXES ( (2,101995) )
  }
  TEXT  14275, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3641,2003,3769,2038)
   ALIGN 4
   MARGINS (1,1)
   PARENT 14274
   ORIENTATION 2
  }
  INSTANCE  14279, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="pap_rd_n"
    #SYMBOL="Input"
   }
   COORD (3570,1980)
   ORIENTATION 2
   VERTEXES ( (2,101997) )
  }
  TEXT  14280, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3641,1963,3765,1998)
   ALIGN 4
   MARGINS (1,1)
   PARENT 14279
   ORIENTATION 2
  }
  INSTANCE  14284, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="pap_wr_n"
    #SYMBOL="Input"
   }
   COORD (3570,1940)
   ORIENTATION 2
   VERTEXES ( (2,101999) )
  }
  TEXT  14285, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3641,1923,3770,1958)
   ALIGN 4
   MARGINS (1,1)
   PARENT 14284
   ORIENTATION 2
  }
  INSTANCE  14289, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="pap_be_n(C_PAP_DATA_WIDTH/8-1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3570,1900)
   ORIENTATION 2
   VERTEXES ( (2,102655) )
  }
  TEXT  14290, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3641,1883,4167,1918)
   ALIGN 4
   MARGINS (1,1)
   PARENT 14289
   ORIENTATION 2
  }
  INSTANCE  14294, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="pap_addr(15:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3570,1860)
   ORIENTATION 2
   VERTEXES ( (2,102003) )
  }
  TEXT  14295, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3641,1843,3841,1878)
   ALIGN 4
   MARGINS (1,1)
   PARENT 14294
   ORIENTATION 2
  }
  INSTANCE  14299, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="spi_clk"
    #SYMBOL="Input"
   }
   COORD (3570,1800)
   ORIENTATION 2
   VERTEXES ( (2,102005) )
  }
  TEXT  14300, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3641,1783,3733,1818)
   ALIGN 4
   MARGINS (1,1)
   PARENT 14299
   ORIENTATION 2
  }
  INSTANCE  14304, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="spi_sel_n"
    #SYMBOL="Input"
   }
   COORD (3570,1760)
   ORIENTATION 2
   VERTEXES ( (2,102007) )
  }
  TEXT  14305, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3641,1743,3767,1778)
   ALIGN 4
   MARGINS (1,1)
   PARENT 14304
   ORIENTATION 2
  }
  INSTANCE  14309, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="spi_mosi"
    #SYMBOL="Input"
   }
   COORD (3570,1720)
   ORIENTATION 2
   VERTEXES ( (2,102009) )
  }
  TEXT  14310, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3641,1703,3760,1738)
   ALIGN 4
   MARGINS (1,1)
   PARENT 14309
   ORIENTATION 2
  }
  INSTANCE  14339, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="pio_pconfig(3:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3550,1500)
   ORIENTATION 2
   VERTEXES ( (2,101987) )
  }
  TEXT  14340, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3641,1483,3852,1518)
   ALIGN 4
   MARGINS (1,1)
   PARENT 14339
   ORIENTATION 2
  }
  INSTANCE  14344, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="pio_portInLatch(3:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3550,1460)
   ORIENTATION 2
   VERTEXES ( (2,101985) )
  }
  TEXT  14345, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3641,1443,3902,1478)
   ALIGN 4
   MARGINS (1,1)
   PARENT 14344
   ORIENTATION 2
  }
  NET BUS  15989, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="mac_readdata(15:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  15999, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_waitrequest"
   }
  }
  NET BUS  16019, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="tcp_readdata(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  16029, 0, 0
  {
   VARIABLES
   {
    #NAME="tcp_waitrequest"
   }
  }
  NET BUS  16049, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="mbf_readdata(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  16059, 0, 0
  {
   VARIABLES
   {
    #NAME="mbf_waitrequest"
   }
  }
  NET WIRE  16069, 0, 0
  {
   VARIABLES
   {
    #NAME="m_read"
   }
  }
  NET WIRE  16074, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_chipselect"
   }
  }
  NET WIRE  16079, 0, 0
  {
   VARIABLES
   {
    #NAME="m_write"
   }
  }
  NET WIRE  16084, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_read"
   }
  }
  NET WIRE  16094, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_write"
   }
  }
  NET BUS  16099, 0, 0
  {
   VARIABLES
   {
    #DECLARATION="(31:0)"
    #DOWNTO="1"
    #INITIAL_VALUE="(others => '0')"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="m_address(29:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  16104, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="mac_byteenable(1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  16114, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="mac_address(11:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  16124, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="mac_writedata(15:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  16129, 0, 0
  {
   VARIABLES
   {
    #NAME="tcp_chipselect"
   }
  }
  NET WIRE  16134, 0, 0
  {
   VARIABLES
   {
    #NAME="tcp_read"
   }
  }
  NET WIRE  16139, 0, 0
  {
   VARIABLES
   {
    #NAME="tcp_write"
   }
  }
  NET BUS  16144, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="tcp_byteenable(3:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  16149, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="tcp_address(1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  16154, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="tcp_writedata(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  16159, 0, 0
  {
   VARIABLES
   {
    #NAME="mbf_chipselect"
   }
  }
  NET WIRE  16164, 0, 0
  {
   VARIABLES
   {
    #NAME="mbf_read"
   }
  }
  NET WIRE  16169, 0, 0
  {
   VARIABLES
   {
    #NAME="mbf_write"
   }
  }
  NET BUS  16174, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="mbf_byteenable(3:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  16184, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="mbf_writedata(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  16194, 0, 0
  {
   VARIABLES
   {
    #NAME="m_waitrequest"
   }
  }
  NET WIRE  16199, 0, 0
  {
   VARIABLES
   {
    #NAME="m_readdatavalid"
   }
  }
  TEXT  16374, 0, 0
  {
   TEXT "$#NAME"
   RECT (944,1150,1161,1179)
   ALIGN 8
   MARGINS (1,1)
   PARENT 102266
  }
  TEXT  16382, 0, 0
  {
   TEXT "$#NAME"
   RECT (944,1190,1127,1219)
   ALIGN 8
   MARGINS (1,1)
   PARENT 102267
  }
  TEXT  16398, 0, 0
  {
   TEXT "$#NAME"
   RECT (944,1530,1149,1559)
   ALIGN 8
   MARGINS (1,1)
   PARENT 102268
  }
  TEXT  16406, 0, 0
  {
   TEXT "$#NAME"
   RECT (944,1570,1115,1599)
   ALIGN 8
   MARGINS (1,1)
   PARENT 102269
  }
  TEXT  16422, 0, 0
  {
   TEXT "$#NAME"
   RECT (944,1910,1157,1939)
   ALIGN 8
   MARGINS (1,1)
   PARENT 102270
  }
  TEXT  16430, 0, 0
  {
   TEXT "$#NAME"
   RECT (944,1950,1123,1979)
   ALIGN 8
   MARGINS (1,1)
   PARENT 102271
  }
  TEXT  16438, 0, 0
  {
   TEXT "$#NAME"
   RECT (944,2130,1027,2159)
   ALIGN 8
   MARGINS (1,1)
   PARENT 102272
  }
  TEXT  16442, 0, 0
  {
   TEXT "$#NAME"
   RECT (944,910,1112,939)
   ALIGN 8
   MARGINS (1,1)
   PARENT 102273
  }
  TEXT  16446, 0, 0
  {
   TEXT "$#NAME"
   RECT (944,2170,1029,2199)
   ALIGN 8
   MARGINS (1,1)
   PARENT 102274
  }
  TEXT  16450, 0, 0
  {
   TEXT "$#NAME"
   RECT (944,950,1052,979)
   ALIGN 8
   MARGINS (1,1)
   PARENT 102275
  }
  TEXT  16454, 0, 0
  {
   TEXT "$#NAME"
   RECT (944,2210,1147,2239)
   ALIGN 8
   MARGINS (1,1)
   PARENT 102276
  }
  TEXT  16458, 0, 0
  {
   TEXT "$#NAME"
   RECT (944,990,1054,1019)
   ALIGN 8
   MARGINS (1,1)
   PARENT 102277
  }
  TEXT  16462, 0, 0
  {
   TEXT "$#NAME"
   RECT (944,2250,1127,2279)
   ALIGN 8
   MARGINS (1,1)
   PARENT 102278
  }
  TEXT  16466, 0, 0
  {
   TEXT "$#NAME"
   RECT (943,1030,1171,1059)
   ALIGN 8
   MARGINS (1,1)
   PARENT 102376
  }
  TEXT  16470, 0, 0
  {
   TEXT "$#NAME"
   RECT (944,2290,1138,2319)
   ALIGN 8
   MARGINS (1,1)
   PARENT 102279
  }
  TEXT  16474, 0, 0
  {
   TEXT "$#NAME"
   RECT (944,1070,1152,1099)
   ALIGN 8
   MARGINS (1,1)
   PARENT 102280
  }
  TEXT  16478, 0, 0
  {
   TEXT "$#NAME"
   RECT (884,2330,1407,2359)
   ALIGN 8
   MARGINS (1,1)
   PARENT 102281
  }
  TEXT  16482, 0, 0
  {
   TEXT "$#NAME"
   RECT (944,1110,1163,1139)
   ALIGN 8
   MARGINS (1,1)
   PARENT 102282
  }
  TEXT  16486, 0, 0
  {
   TEXT "$#NAME"
   RECT (944,1290,1100,1319)
   ALIGN 8
   MARGINS (1,1)
   PARENT 102283
  }
  TEXT  16490, 0, 0
  {
   TEXT "$#NAME"
   RECT (944,1330,1040,1359)
   ALIGN 8
   MARGINS (1,1)
   PARENT 102284
  }
  TEXT  16494, 0, 0
  {
   TEXT "$#NAME"
   RECT (944,1370,1042,1399)
   ALIGN 8
   MARGINS (1,1)
   PARENT 102285
  }
  TEXT  16498, 0, 0
  {
   TEXT "$#NAME"
   RECT (944,1410,1160,1439)
   ALIGN 8
   MARGINS (1,1)
   PARENT 102286
  }
  TEXT  16502, 0, 0
  {
   TEXT "$#NAME"
   RECT (944,1450,1127,1479)
   ALIGN 8
   MARGINS (1,1)
   PARENT 102287
  }
  TEXT  16506, 0, 0
  {
   TEXT "$#NAME"
   RECT (944,1490,1151,1519)
   ALIGN 8
   MARGINS (1,1)
   PARENT 102288
  }
  TEXT  16510, 0, 0
  {
   TEXT "$#NAME"
   RECT (944,1670,1108,1699)
   ALIGN 8
   MARGINS (1,1)
   PARENT 102289
  }
  TEXT  16514, 0, 0
  {
   TEXT "$#NAME"
   RECT (944,1710,1048,1739)
   ALIGN 8
   MARGINS (1,1)
   PARENT 102290
  }
  TEXT  16518, 0, 0
  {
   TEXT "$#NAME"
   RECT (944,1750,1050,1779)
   ALIGN 8
   MARGINS (1,1)
   PARENT 102291
  }
  TEXT  16522, 0, 0
  {
   TEXT "$#NAME"
   RECT (944,1790,1168,1819)
   ALIGN 8
   MARGINS (1,1)
   PARENT 102292
  }
  TEXT  16526, 0, 0
  {
   TEXT "$#NAME"
   RECT (944,1830,1426,1859)
   ALIGN 8
   MARGINS (1,1)
   PARENT 102293
  }
  TEXT  16530, 0, 0
  {
   TEXT "$#NAME"
   RECT (944,1870,1159,1899)
   ALIGN 8
   MARGINS (1,1)
   PARENT 102294
  }
  TEXT  16534, 0, 0
  {
   TEXT "$#NAME"
   RECT (944,2010,1136,2039)
   ALIGN 8
   MARGINS (1,1)
   PARENT 102295
  }
  TEXT  16538, 0, 0
  {
   TEXT "$#NAME"
   RECT (944,2050,1102,2079)
   ALIGN 8
   MARGINS (1,1)
   PARENT 102296
  }
  TEXT  16542, 0, 0
  {
   TEXT "$#NAME"
   RECT (944,2090,1123,2119)
   ALIGN 8
   MARGINS (1,1)
   PARENT 102297
  }
  NET WIRE  19765, 0, 0
  {
   VARIABLES
   {
    #NAME="clk50"
   }
  }
  NET WIRE  19770, 0, 0
  {
   VARIABLES
   {
    #NAME="rst"
   }
  }
  NET WIRE  19780, 0, 0
  {
   VARIABLES
   {
    #NAME="m_clk"
   }
  }
  NET WIRE  19785, 0, 0
  {
   VARIABLES
   {
    #NAME="pkt_clk"
   }
  }
  NET WIRE  19790, 0, 0
  {
   VARIABLES
   {
    #NAME="clkPcp"
   }
  }
  NET WIRE  19795, 0, 0
  {
   VARIABLES
   {
    #NAME="clkAp"
   }
  }
  NET WIRE  19800, 0, 0
  {
   VARIABLES
   {
    #NAME="rstPcp"
   }
  }
  NET WIRE  19805, 0, 0
  {
   VARIABLES
   {
    #NAME="rstAp"
   }
  }
  TEXT  20076, 0, 0
  {
   TEXT "$#NAME"
   RECT (1826,633,1855,691)
   ALIGN 1
   MARGINS (1,1)
   PARENT 102298
   ORIENTATION 5
  }
  TEXT  20080, 0, 0
  {
   TEXT "$#NAME"
   RECT (1786,662,1815,691)
   ALIGN 1
   MARGINS (1,1)
   PARENT 102299
   ORIENTATION 5
  }
  TEXT  20088, 0, 0
  {
   TEXT "$#NAME"
   RECT (1706,626,1735,691)
   ALIGN 1
   MARGINS (1,1)
   PARENT 102300
   ORIENTATION 5
  }
  TEXT  20092, 0, 0
  {
   TEXT "$#NAME"
   RECT (1666,613,1695,691)
   ALIGN 1
   MARGINS (1,1)
   PARENT 102301
   ORIENTATION 5
  }
  TEXT  20096, 0, 0
  {
   TEXT "$#NAME"
   RECT (1626,617,1655,691)
   ALIGN 1
   MARGINS (1,1)
   PARENT 102302
   ORIENTATION 5
  }
  TEXT  20100, 0, 0
  {
   TEXT "$#NAME"
   RECT (1586,630,1615,691)
   ALIGN 1
   MARGINS (1,1)
   PARENT 102303
   ORIENTATION 5
  }
  TEXT  20104, 0, 0
  {
   TEXT "$#NAME"
   RECT (1546,620,1575,691)
   ALIGN 1
   MARGINS (1,1)
   PARENT 102304
   ORIENTATION 5
  }
  TEXT  20108, 0, 0
  {
   TEXT "$#NAME"
   RECT (1506,633,1535,691)
   ALIGN 1
   MARGINS (1,1)
   PARENT 102305
   ORIENTATION 5
  }
  INSTANCE  22660, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phy0_SMIClk"
    #SYMBOL="Output"
   }
   COORD (1900,740)
   ORIENTATION 8
   VERTEXES ( (2,102169) )
  }
  TEXT  22661, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1883,518,1918,688)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22660
   ORIENTATION 8
  }
  INSTANCE  22665, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phy0_Rst_n"
    #SYMBOL="Output"
   }
   COORD (1980,740)
   ORIENTATION 8
   VERTEXES ( (2,102093) )
  }
  TEXT  22666, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1963,533,1998,688)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22665
   ORIENTATION 8
  }
  INSTANCE  22667, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phy1_SMIClk"
    #SYMBOL="Output"
   }
   COORD (2060,740)
   ORIENTATION 8
   VERTEXES ( (2,102171) )
  }
  TEXT  22668, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2043,518,2078,688)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22667
   ORIENTATION 8
  }
  INSTANCE  22669, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phy1_Rst_n"
    #SYMBOL="Output"
   }
   COORD (2140,740)
   ORIENTATION 8
   VERTEXES ( (2,102095) )
  }
  TEXT  22670, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2123,533,2158,688)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22669
   ORIENTATION 8
  }
  NET WIRE  22775, 0, 0
  NET WIRE  22783, 0, 0
  INSTANCE  22847, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phy0_link"
    #SYMBOL="Input"
   }
   COORD (2020,740)
   ORIENTATION 5
   VERTEXES ( (2,102097) )
  }
  TEXT  22848, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2002,566,2037,689)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22847
   ORIENTATION 5
  }
  INSTANCE  22852, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phy1_link"
    #SYMBOL="Input"
   }
   COORD (2180,740)
   ORIENTATION 5
   VERTEXES ( (2,102099) )
  }
  TEXT  22853, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2162,566,2197,689)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22852
   ORIENTATION 5
  }
  NET WIRE  22854, 0, 0
  NET WIRE  22858, 0, 0
  INSTANCE  22949, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="phy0_TxDat(1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2240,740)
   ORIENTATION 8
   VERTEXES ( (2,102101) )
  }
  TEXT  22950, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2223,472,2258,688)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22949
   ORIENTATION 8
  }
  INSTANCE  22954, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="phyMii0_TxDat(3:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2440,740)
   ORIENTATION 8
   VERTEXES ( (2,102103) )
  }
  TEXT  22955, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2423,435,2458,688)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22954
   ORIENTATION 8
  }
  INSTANCE  22956, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="phy0_RxDat(1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2400,740)
   ORIENTATION 5
   VERTEXES ( (2,102105) )
  }
  TEXT  22957, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2382,471,2417,689)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22956
   ORIENTATION 5
  }
  INSTANCE  22961, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="phyMii0_RxDat(3:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2680,740)
   ORIENTATION 5
   VERTEXES ( (2,102107) )
  }
  TEXT  22962, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2662,434,2697,689)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22961
   ORIENTATION 5
  }
  INSTANCE  22963, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phy0_RxErr"
    #SYMBOL="Input"
   }
   COORD (2320,740)
   ORIENTATION 5
   VERTEXES ( (2,102109) )
  }
  TEXT  22964, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2302,537,2337,689)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22963
   ORIENTATION 5
  }
  INSTANCE  22968, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phy0_RxDv"
    #SYMBOL="Input"
   }
   COORD (2360,740)
   ORIENTATION 5
   VERTEXES ( (2,102111) )
  }
  TEXT  22969, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2342,542,2377,689)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22968
   ORIENTATION 5
  }
  INSTANCE  22970, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phyMii0_TxClk"
    #SYMBOL="Input"
   }
   COORD (2560,740)
   ORIENTATION 5
   VERTEXES ( (2,102113) )
  }
  TEXT  22971, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2542,499,2577,689)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22970
   ORIENTATION 5
  }
  INSTANCE  22972, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phyMii0_RxEr"
    #SYMBOL="Input"
   }
   COORD (2600,740)
   ORIENTATION 5
   VERTEXES ( (2,102115) )
  }
  TEXT  22973, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2582,510,2617,689)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22972
   ORIENTATION 5
  }
  INSTANCE  22974, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phyMii0_RxDv"
    #SYMBOL="Input"
   }
   COORD (2640,740)
   ORIENTATION 5
   VERTEXES ( (2,102117) )
  }
  TEXT  22975, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2622,505,2657,689)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22974
   ORIENTATION 5
  }
  INSTANCE  22976, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phyMii0_RxClk"
    #SYMBOL="Input"
   }
   COORD (2720,740)
   ORIENTATION 5
   VERTEXES ( (2,102119) )
  }
  TEXT  22977, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2702,497,2737,689)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22976
   ORIENTATION 5
  }
  INSTANCE  22978, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phy0_TxEn"
    #SYMBOL="Output"
   }
   COORD (2280,740)
   ORIENTATION 8
   VERTEXES ( (2,102121) )
  }
  TEXT  22979, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2263,542,2298,688)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22978
   ORIENTATION 8
  }
  INSTANCE  22983, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phyMii0_TxEn"
    #SYMBOL="Output"
   }
   COORD (2480,740)
   ORIENTATION 8
   VERTEXES ( (2,102123) )
  }
  TEXT  22984, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2463,505,2498,688)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22983
   ORIENTATION 8
  }
  INSTANCE  22985, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phyMii0_TxEr"
    #SYMBOL="Output"
   }
   COORD (2520,740)
   ORIENTATION 8
   VERTEXES ( (2,102125) )
  }
  TEXT  22986, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2503,511,2538,688)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22985
   ORIENTATION 8
  }
  NET WIRE  23003, 0, 0
  NET WIRE  23007, 0, 0
  NET WIRE  23011, 0, 0
  NET WIRE  23015, 0, 0
  NET WIRE  23019, 0, 0
  NET WIRE  23023, 0, 0
  NET WIRE  23027, 0, 0
  NET WIRE  23031, 0, 0
  NET WIRE  23035, 0, 0
  NET BUS  23039, 0, 0
  NET BUS  23040, 0, 0
  NET BUS  23041, 0, 0
  NET BUS  23042, 0, 0
  INSTANCE  23238, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="phy1_TxDat(1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2780,740)
   ORIENTATION 8
   VERTEXES ( (2,102127) )
  }
  TEXT  23239, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2763,472,2798,688)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23238
   ORIENTATION 8
  }
  INSTANCE  23240, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="phyMii1_TxDat(3:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2980,740)
   ORIENTATION 8
   VERTEXES ( (2,102129) )
  }
  TEXT  23241, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2963,435,2998,688)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23240
   ORIENTATION 8
  }
  INSTANCE  23242, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="phy1_RxDat(1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2940,740)
   ORIENTATION 5
   VERTEXES ( (2,102131) )
  }
  TEXT  23243, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2922,471,2957,689)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23242
   ORIENTATION 5
  }
  INSTANCE  23244, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="phyMii1_RxDat(3:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3220,740)
   ORIENTATION 5
   VERTEXES ( (2,102133) )
  }
  TEXT  23245, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3202,434,3237,689)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23244
   ORIENTATION 5
  }
  INSTANCE  23246, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phy1_RxErr"
    #SYMBOL="Input"
   }
   COORD (2860,740)
   ORIENTATION 5
   VERTEXES ( (2,102135) )
  }
  TEXT  23247, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2842,537,2877,689)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23246
   ORIENTATION 5
  }
  INSTANCE  23248, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phy1_RxDv"
    #SYMBOL="Input"
   }
   COORD (2900,740)
   ORIENTATION 5
   VERTEXES ( (2,102137) )
  }
  TEXT  23249, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2882,542,2917,689)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23248
   ORIENTATION 5
  }
  INSTANCE  23250, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phyMii1_TxClk"
    #SYMBOL="Input"
   }
   COORD (3100,740)
   ORIENTATION 5
   VERTEXES ( (2,102139) )
  }
  TEXT  23251, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3082,499,3117,689)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23250
   ORIENTATION 5
  }
  INSTANCE  23252, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phyMii1_RxEr"
    #SYMBOL="Input"
   }
   COORD (3140,740)
   ORIENTATION 5
   VERTEXES ( (2,102141) )
  }
  TEXT  23253, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3122,510,3157,689)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23252
   ORIENTATION 5
  }
  INSTANCE  23254, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phyMii1_RxDv"
    #SYMBOL="Input"
   }
   COORD (3180,740)
   ORIENTATION 5
   VERTEXES ( (2,102143) )
  }
  TEXT  23255, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3162,505,3197,689)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23254
   ORIENTATION 5
  }
  INSTANCE  23256, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phyMii1_RxClk"
    #SYMBOL="Input"
   }
   COORD (3260,740)
   ORIENTATION 5
   VERTEXES ( (2,102145) )
  }
  TEXT  23257, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3242,497,3277,689)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23256
   ORIENTATION 5
  }
  INSTANCE  23258, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phy1_TxEn"
    #SYMBOL="Output"
   }
   COORD (2820,740)
   ORIENTATION 8
   VERTEXES ( (2,102147) )
  }
  TEXT  23259, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2803,542,2838,688)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23258
   ORIENTATION 8
  }
  INSTANCE  23260, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phyMii1_TxEn"
    #SYMBOL="Output"
   }
   COORD (3020,740)
   ORIENTATION 8
   VERTEXES ( (2,102149) )
  }
  TEXT  23261, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3003,505,3038,688)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23260
   ORIENTATION 8
  }
  INSTANCE  23262, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phyMii1_TxEr"
    #SYMBOL="Output"
   }
   COORD (3060,740)
   ORIENTATION 8
   VERTEXES ( (2,102151) )
  }
  TEXT  23263, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3043,511,3078,688)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23262
   ORIENTATION 8
  }
  NET WIRE  23280, 0, 0
  NET WIRE  23284, 0, 0
  NET WIRE  23288, 0, 0
  NET WIRE  23292, 0, 0
  NET WIRE  23296, 0, 0
  NET WIRE  23300, 0, 0
  NET WIRE  23304, 0, 0
  NET WIRE  23308, 0, 0
  NET WIRE  23312, 0, 0
  NET BUS  23316, 0, 0
  NET BUS  23317, 0, 0
  NET BUS  23318, 0, 0
  NET BUS  23319, 0, 0
  TEXT  23628, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2300,1627,2692,1660)
   ALIGN 8
   PARENT 11989
  }
  INSTANCE  23649, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="mac_irq"
    #SYMBOL="Output"
   }
   COORD (960,1260)
   ORIENTATION 4
   VERTEXES ( (2,102153) )
  }
  TEXT  23650, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (801,1242,908,1277)
   ALIGN 6
   MARGINS (1,1)
   PARENT 23649
   ORIENTATION 4
  }
  INSTANCE  23727, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="tcp_irq"
    #SYMBOL="Output"
   }
   COORD (960,1640)
   ORIENTATION 4
   VERTEXES ( (2,102155) )
  }
  TEXT  23728, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (818,1622,908,1657)
   ALIGN 6
   MARGINS (1,1)
   PARENT 23727
   ORIENTATION 4
  }
  NET BUS  38327, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="mbf_address(C_MAC_PKT_SIZE_LOG2-3:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  TEXT  39052, 0, 0
  {
   TEXT "$#NAME"
   RECT (556,2871,804,2900)
   ALIGN 9
   MARGINS (1,1)
   PARENT 102338
   ORIENTATION 2
  }
  NET WIRE  39054, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_CMP_Reset"
   }
  }
  TEXT  39055, 0, 0
  {
   TEXT "$#NAME"
   RECT (562,2791,804,2820)
   ALIGN 9
   MARGINS (1,1)
   PARENT 102339
   ORIENTATION 2
  }
  NET WIRE  39057, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_PKT_Reset"
   }
  }
  TEXT  39058, 0, 0
  {
   TEXT "$#NAME"
   RECT (556,2911,804,2940)
   ALIGN 9
   MARGINS (1,1)
   PARENT 102341
   ORIENTATION 2
  }
  NET WIRE  39060, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_REG_Reset"
   }
  }
  TEXT  39067, 0, 0
  {
   TEXT "$#NAME"
   RECT (627,2831,804,2860)
   ALIGN 9
   MARGINS (1,1)
   PARENT 102340
   ORIENTATION 2
  }
  NET WIRE  39070, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA_RST"
   }
  }
  TEXT  39091, 0, 0
  {
   TEXT "$#NAME"
   RECT (1309,2845,1338,2874)
   ALIGN 6
   MARGINS (1,1)
   PARENT 102342
   ORIENTATION 2
  }
  INSTANCE  39201, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="or4"
    #LIBRARY="#builtin"
    #REFERENCE="U12"
    #SYMBOL="or4"
   }
   COORD (1000,2780)
   VERTEXES ( (10,102158), (8,102160), (6,102156), (2,102163), (4,102164) )
  }
  INSTANCE  39284, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="clk100"
    #SYMBOL="Input"
   }
   COORD (1760,740)
   ORIENTATION 5
   VERTEXES ( (2,102167) )
  }
  TEXT  39285, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1742,603,1777,689)
   ALIGN 9
   MARGINS (1,1)
   PARENT 39284
   ORIENTATION 5
  }
  NET WIRE  39289, 0, 0
  NET WIRE  61356, 0, 0
  NET WIRE  61358, 0, 0
  NET WIRE  64610, 0, 0
  {
   VARIABLES
   {
    #NAME="phy0_SMIDat_I"
   }
  }
  NET WIRE  64615, 0, 0
  {
   VARIABLES
   {
    #NAME="phy0_SMIDat_O"
   }
  }
  NET WIRE  64620, 0, 0
  {
   VARIABLES
   {
    #NAME="phy0_SMIDat_T"
   }
  }
  INSTANCE  64621, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phy0_SMIDat_I"
    #SYMBOL="Input"
   }
   COORD (2760,2580)
   ORIENTATION 8
   VERTEXES ( (2,102173) )
  }
  TEXT  64622, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2743,2631,2778,2827)
   ALIGN 1
   MARGINS (1,1)
   PARENT 64621
   ORIENTATION 8
  }
  INSTANCE  64626, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phy0_SMIDat_O"
    #SYMBOL="Output"
   }
   COORD (2800,2580)
   ORIENTATION 5
   VERTEXES ( (2,102175) )
  }
  TEXT  64627, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2782,2632,2817,2844)
   ALIGN 1
   MARGINS (1,1)
   PARENT 64626
   ORIENTATION 5
  }
  INSTANCE  64631, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phy0_SMIDat_T"
    #SYMBOL="Output"
   }
   COORD (2840,2580)
   ORIENTATION 5
   VERTEXES ( (2,102177) )
  }
  TEXT  64632, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2822,2632,2857,2840)
   ALIGN 1
   MARGINS (1,1)
   PARENT 64631
   ORIENTATION 5
  }
  NET WIRE  64730, 0, 0
  {
   VARIABLES
   {
    #NAME="phy1_SMIDat_I"
   }
  }
  NET WIRE  64735, 0, 0
  {
   VARIABLES
   {
    #NAME="phy1_SMIDat_O"
   }
  }
  NET WIRE  64740, 0, 0
  {
   VARIABLES
   {
    #NAME="phy1_SMIDat_T"
   }
  }
  INSTANCE  64741, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phy1_SMIDat_I"
    #SYMBOL="Input"
   }
   COORD (2900,2580)
   ORIENTATION 8
   VERTEXES ( (2,102179) )
  }
  TEXT  64742, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2883,2631,2918,2827)
   ALIGN 1
   MARGINS (1,1)
   PARENT 64741
   ORIENTATION 8
  }
  INSTANCE  64746, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phy1_SMIDat_O"
    #SYMBOL="Output"
   }
   COORD (2940,2580)
   ORIENTATION 5
   VERTEXES ( (2,102181) )
  }
  TEXT  64747, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2922,2632,2957,2844)
   ALIGN 1
   MARGINS (1,1)
   PARENT 64746
   ORIENTATION 5
  }
  INSTANCE  64751, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phy1_SMIDat_T"
    #SYMBOL="Output"
   }
   COORD (2980,2580)
   ORIENTATION 5
   VERTEXES ( (2,102183) )
  }
  TEXT  64752, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2962,2632,2997,2840)
   ALIGN 1
   MARGINS (1,1)
   PARENT 64751
   ORIENTATION 5
  }
  NET WIRE  64902, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_irq_s"
   }
  }
  TEXT  64903, 0, 0
  {
   TEXT "$#NAME"
   RECT (1134,1230,1246,1259)
   ALIGN 9
   MARGINS (1,1)
   PARENT 102336
  }
  NET WIRE  64907, 0, 0
  {
   VARIABLES
   {
    #NAME="tcp_irq_s"
   }
  }
  TEXT  64908, 0, 0
  {
   TEXT "$#NAME"
   RECT (1140,1610,1240,1639)
   ALIGN 9
   MARGINS (1,1)
   PARENT 102337
  }
  NET BUS  79099, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="m_burstcount(C_M_BURSTCOUNT_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  83143, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="m_readdata(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  83144, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="m_writedata(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  83145, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="m_byteenable(3:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  TEXT  83820, 0, 0
  {
   TEXT "$#NAME"
   RECT (884,2370,1428,2399)
   ALIGN 8
   MARGINS (1,1)
   PARENT 102352
  }
  NET BUS  83827, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="m_burstcounter(C_M_BURSTCOUNT_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  96306, 0, 0
  {
   VARIABLES
   {
    #NAME="pcp_chipselect"
   }
  }
  TEXT  96307, 0, 0
  {
   TEXT "$#NAME"
   RECT (1846,2460,1875,2623)
   ALIGN 1
   MARGINS (1,1)
   PARENT 102353
   ORIENTATION 5
  }
  NET WIRE  96311, 0, 0
  {
   VARIABLES
   {
    #NAME="pcp_read"
   }
  }
  TEXT  96312, 0, 0
  {
   TEXT "$#NAME"
   RECT (1886,2460,1915,2563)
   ALIGN 1
   MARGINS (1,1)
   PARENT 102354
   ORIENTATION 5
  }
  NET WIRE  96316, 0, 0
  {
   VARIABLES
   {
    #NAME="pcp_write"
   }
  }
  TEXT  96317, 0, 0
  {
   TEXT "$#NAME"
   RECT (1926,2460,1955,2565)
   ALIGN 1
   MARGINS (1,1)
   PARENT 102355
   ORIENTATION 5
  }
  NET BUS  96341, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="pcp_byteenable(3:0)"
   }
  }
  TEXT  96342, 0, 0
  {
   TEXT "$#NAME"
   RECT (1966,2460,1995,2683)
   ALIGN 1
   MARGINS (1,1)
   PARENT 102356
   ORIENTATION 5
  }
  NET BUS  96367, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="pcp_address(12:0)"
   }
  }
  TEXT  96368, 0, 0
  {
   TEXT "$#NAME"
   RECT (2006,2460,2035,2663)
   ALIGN 1
   MARGINS (1,1)
   PARENT 102357
   ORIENTATION 5
  }
  NET BUS  96372, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="pcp_writedata(31:0)"
   }
  }
  TEXT  96373, 0, 0
  {
   TEXT "$#NAME"
   RECT (2046,2460,2075,2674)
   ALIGN 1
   MARGINS (1,1)
   PARENT 102358
   ORIENTATION 5
  }
  NET BUS  96377, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="pcp_readdata(31:0)"
   }
  }
  TEXT  96378, 0, 0
  {
   TEXT "$#NAME"
   RECT (2086,2460,2115,2672)
   ALIGN 1
   MARGINS (1,1)
   PARENT 102359
   ORIENTATION 5
  }
  TEXT  96493, 0, 0
  {
   TEXT "$#NAME"
   RECT (2146,2460,2175,2610)
   ALIGN 1
   MARGINS (1,1)
   PARENT 102360
   ORIENTATION 5
  }
  TEXT  96495, 0, 0
  {
   TEXT "$#NAME"
   RECT (2186,2460,2215,2550)
   ALIGN 1
   MARGINS (1,1)
   PARENT 102361
   ORIENTATION 5
  }
  TEXT  96497, 0, 0
  {
   TEXT "$#NAME"
   RECT (2226,2460,2255,2552)
   ALIGN 1
   MARGINS (1,1)
   PARENT 102362
   ORIENTATION 5
  }
  TEXT  96499, 0, 0
  {
   TEXT "$#NAME"
   RECT (2266,2460,2295,2670)
   ALIGN 1
   MARGINS (1,1)
   PARENT 102363
   ORIENTATION 5
  }
  TEXT  96518, 0, 0
  {
   TEXT "$#NAME"
   RECT (2306,2460,2335,2650)
   ALIGN 1
   MARGINS (1,1)
   PARENT 102364
   ORIENTATION 5
  }
  TEXT  96519, 0, 0
  {
   TEXT "$#NAME"
   RECT (2346,2460,2375,2661)
   ALIGN 1
   MARGINS (1,1)
   PARENT 102365
   ORIENTATION 5
  }
  TEXT  96520, 0, 0
  {
   TEXT "$#NAME"
   RECT (2386,2460,2415,2659)
   ALIGN 1
   MARGINS (1,1)
   PARENT 102366
   ORIENTATION 5
  }
  NET WIRE  96542, 0, 0
  {
   VARIABLES
   {
    #NAME="ap_chipselect"
   }
  }
  NET WIRE  96543, 0, 0
  {
   VARIABLES
   {
    #NAME="ap_read"
   }
  }
  NET WIRE  96544, 0, 0
  {
   VARIABLES
   {
    #NAME="ap_write"
   }
  }
  NET BUS  96545, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ap_byteenable(3:0)"
   }
  }
  NET BUS  96546, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ap_address(12:0)"
   }
  }
  NET BUS  96547, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ap_writedata(31:0)"
   }
  }
  NET BUS  96548, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ap_readdata(31:0)"
   }
  }
  NET WIRE  97872, 0, 0
  {
   VARIABLES
   {
    #NAME="ap_waitrequest"
   }
  }
  TEXT  97873, 0, 0
  {
   TEXT "$#NAME"
   RECT (3066,2460,3095,2625)
   ALIGN 1
   MARGINS (1,1)
   PARENT 102373
   ORIENTATION 5
  }
  NET WIRE  97877, 0, 0
  {
   VARIABLES
   {
    #NAME="pcp_waitrequest"
   }
  }
  TEXT  97878, 0, 0
  {
   TEXT "$#NAME"
   RECT (3026,2460,3055,2638)
   ALIGN 1
   MARGINS (1,1)
   PARENT 102374
   ORIENTATION 5
  }
  NET WIRE  97934, 0, 0
  {
   VARIABLES
   {
    #NAME="smp_address"
   }
  }
  TEXT  97935, 0, 0
  {
   TEXT "$#NAME"
   RECT (2446,2460,2475,2607)
   ALIGN 1
   MARGINS (1,1)
   PARENT 102367
   ORIENTATION 5
  }
  NET WIRE  97939, 0, 0
  {
   VARIABLES
   {
    #NAME="smp_read"
   }
  }
  TEXT  97940, 0, 0
  {
   TEXT "$#NAME"
   RECT (2486,2460,2515,2569)
   ALIGN 1
   MARGINS (1,1)
   PARENT 102368
   ORIENTATION 5
  }
  NET WIRE  97944, 0, 0
  {
   VARIABLES
   {
    #NAME="smp_write"
   }
  }
  TEXT  97945, 0, 0
  {
   TEXT "$#NAME"
   RECT (2526,2460,2555,2571)
   ALIGN 1
   MARGINS (1,1)
   PARENT 102369
   ORIENTATION 5
  }
  NET BUS  97949, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="smp_writedata(31:0)"
   }
  }
  TEXT  97950, 0, 0
  {
   TEXT "$#NAME"
   RECT (2566,2460,2595,2680)
   ALIGN 1
   MARGINS (1,1)
   PARENT 102370
   ORIENTATION 5
  }
  NET BUS  97954, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="smp_byteenable(3:0)"
   }
  }
  TEXT  97955, 0, 0
  {
   TEXT "$#NAME"
   RECT (2606,2460,2635,2689)
   ALIGN 1
   MARGINS (1,1)
   PARENT 102371
   ORIENTATION 5
  }
  NET BUS  97959, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="smp_readdata(31:0)"
   }
  }
  TEXT  97960, 0, 0
  {
   TEXT "$#NAME"
   RECT (2646,2460,2675,2678)
   ALIGN 1
   MARGINS (1,1)
   PARENT 102372
   ORIENTATION 5
  }
  NET WIRE  99384, 0, 0
  {
   VARIABLES
   {
    #NAME="smp_waitrequest"
   }
  }
  TEXT  99385, 0, 0
  {
   TEXT "$#NAME"
   RECT (3106,2460,3135,2644)
   ALIGN 1
   MARGINS (1,1)
   PARENT 102375
   ORIENTATION 5
  }
  GENERIC  101514, 0, 0
  {
   LABEL "Generic_1"
   TEXT 
"-- general\n"+
"C_GEN_PDI : boolean := false;\n"+
"C_GEN_PAR_IF : boolean := false;\n"+
"C_GEN_SPI_IF : boolean := false;\n"+
"C_GEN_PLB_BUS_IF : boolean := false;\n"+
"C_GEN_SIMPLE_IO : boolean := false;\n"+
"-- openMAC\n"+
"C_USE_RMII : boolean := false;\n"+
"C_TX_INT_PKT : boolean := false;\n"+
"C_RX_INT_PKT : boolean := false;\n"+
"C_USE_2ND_PHY : boolean := true;\n"+
"--pdi \n"+
"C_PDI_NUM_RPDO : integer := 3;\n"+
"C_PDI_RPDO_BUF_SIZE : integer := 100;\n"+
"C_PDI_NUM_TPDO : integer := 1;\n"+
"C_PDI_TPDO_BUF_SIZE : integer := 100;\n"+
"C_PDI_GEN_ASYNC_BUF_0 : boolean := true;\n"+
"C_PDI_ASYNC_BUF_0 : integer := 50;\n"+
"C_PDI_GEN_ASYNC_BUF_1 : boolean := true;\n"+
"C_PDI_ASYNC_BUF_1 : integer := 50;\n"+
"C_PDI_GEN_LED : boolean := false;\n"+
"C_PDI_GEN_TIME_SYNC : boolean := true;\n"+
"C_PDI_GEN_SECOND_TIMER : boolean := false;\n"+
"-- pap\n"+
"C_PAP_DATA_WIDTH : integer := 16;\n"+
"C_PAP_BIG_END : boolean := false;\n"+
"C_PAP_LOW_ACT : boolean := false;\n"+
"-- spi\n"+
"C_SPI_CPOL : boolean := false;\n"+
"C_SPI_CPHA : boolean := false;\n"+
"C_SPI_BIG_END : boolean := false;\n"+
"-- simpleIO\n"+
"C_PIO_VAL_LENGTH : integer := 50;\n"+
""
   RECT (80,200,780,1340)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  VTX  101948, 0, 0
  {
   COORD (3420,1280)
  }
  VTX  101949, 0, 0
  {
   COORD (3560,1280)
  }
  VTX  101950, 0, 0
  {
   COORD (3420,1320)
  }
  VTX  101951, 0, 0
  {
   COORD (3560,1320)
  }
  VTX  101952, 0, 0
  {
   COORD (3420,1360)
  }
  VTX  101953, 0, 0
  {
   COORD (3560,1360)
  }
  VTX  101954, 0, 0
  {
   COORD (3420,1400)
  }
  VTX  101955, 0, 0
  {
   COORD (3560,1400)
  }
  VTX  101956, 0, 0
  {
   COORD (3420,2220)
  }
  VTX  101957, 0, 0
  {
   COORD (3560,2220)
  }
  VTX  101958, 0, 0
  {
   COORD (3420,2260)
  }
  VTX  101959, 0, 0
  {
   COORD (3560,2260)
  }
  VTX  101960, 0, 0
  {
   COORD (3420,2300)
  }
  VTX  101961, 0, 0
  {
   COORD (3560,2300)
  }
  VTX  101962, 0, 0
  {
   COORD (3420,2340)
  }
  VTX  101963, 0, 0
  {
   COORD (3560,2340)
  }
  VTX  101964, 0, 0
  {
   COORD (3420,1680)
  }
  VTX  101965, 0, 0
  {
   COORD (3560,1680)
  }
  VTX  101966, 0, 0
  {
   COORD (3420,1540)
  }
  VTX  101967, 0, 0
  {
   COORD (3560,1540)
  }
  VTX  101968, 0, 0
  {
   COORD (3420,1580)
  }
  VTX  101969, 0, 0
  {
   COORD (3560,1580)
  }
  VTX  101970, 0, 0
  {
   COORD (3420,1620)
  }
  VTX  101971, 0, 0
  {
   COORD (3560,1620)
  }
  VTX  101972, 0, 0
  {
   COORD (3420,1020)
  }
  VTX  101973, 0, 0
  {
   COORD (3560,1020)
  }
  VTX  101974, 0, 0
  {
   COORD (3420,1060)
  }
  VTX  101975, 0, 0
  {
   COORD (3560,1060)
  }
  VTX  101976, 0, 0
  {
   COORD (3420,1100)
  }
  VTX  101977, 0, 0
  {
   COORD (3560,1100)
  }
  VTX  101978, 0, 0
  {
   COORD (3420,1140)
  }
  VTX  101979, 0, 0
  {
   COORD (3560,1140)
  }
  VTX  101980, 0, 0
  {
   COORD (3420,1180)
  }
  VTX  101981, 0, 0
  {
   COORD (3560,1180)
  }
  VTX  101982, 0, 0
  {
   COORD (3420,1220)
  }
  VTX  101983, 0, 0
  {
   COORD (3560,1220)
  }
  VTX  101984, 0, 0
  {
   COORD (3420,1460)
  }
  VTX  101985, 0, 0
  {
   COORD (3550,1460)
  }
  VTX  101986, 0, 0
  {
   COORD (3420,1500)
  }
  VTX  101987, 0, 0
  {
   COORD (3550,1500)
  }
  VTX  101988, 0, 0
  {
   COORD (3420,2140)
  }
  VTX  101989, 0, 0
  {
   COORD (3570,2140)
  }
  VTX  101990, 0, 0
  {
   COORD (3420,2100)
  }
  VTX  101991, 0, 0
  {
   COORD (3570,2100)
  }
  VTX  101994, 0, 0
  {
   COORD (3420,2020)
  }
  VTX  101995, 0, 0
  {
   COORD (3570,2020)
  }
  VTX  101996, 0, 0
  {
   COORD (3420,1980)
  }
  VTX  101997, 0, 0
  {
   COORD (3570,1980)
  }
  VTX  101998, 0, 0
  {
   COORD (3420,1940)
  }
  VTX  101999, 0, 0
  {
   COORD (3570,1940)
  }
  VTX  102002, 0, 0
  {
   COORD (3420,1860)
  }
  VTX  102003, 0, 0
  {
   COORD (3570,1860)
  }
  VTX  102004, 0, 0
  {
   COORD (3420,1800)
  }
  VTX  102005, 0, 0
  {
   COORD (3570,1800)
  }
  VTX  102006, 0, 0
  {
   COORD (3420,1760)
  }
  VTX  102007, 0, 0
  {
   COORD (3570,1760)
  }
  VTX  102008, 0, 0
  {
   COORD (3420,1720)
  }
  VTX  102009, 0, 0
  {
   COORD (3570,1720)
  }
  VTX  102010, 0, 0
  {
   COORD (3420,2180)
  }
  VTX  102011, 0, 0
  {
   COORD (3570,2180)
  }
  VTX  102012, 0, 0
  {
   COORD (920,1180)
  }
  VTX  102013, 0, 0
  {
   COORD (1420,1180)
  }
  VTX  102014, 0, 0
  {
   COORD (920,1220)
  }
  VTX  102015, 0, 0
  {
   COORD (1420,1220)
  }
  VTX  102016, 0, 0
  {
   COORD (920,1560)
  }
  VTX  102017, 0, 0
  {
   COORD (1420,1560)
  }
  VTX  102018, 0, 0
  {
   COORD (920,1600)
  }
  VTX  102019, 0, 0
  {
   COORD (1420,1600)
  }
  VTX  102020, 0, 0
  {
   COORD (920,1940)
  }
  VTX  102021, 0, 0
  {
   COORD (1420,1940)
  }
  VTX  102022, 0, 0
  {
   COORD (920,1980)
  }
  VTX  102023, 0, 0
  {
   COORD (1420,1980)
  }
  VTX  102024, 0, 0
  {
   COORD (920,2160)
  }
  VTX  102025, 0, 0
  {
   COORD (1420,2160)
  }
  VTX  102026, 0, 0
  {
   COORD (920,940)
  }
  VTX  102027, 0, 0
  {
   COORD (1420,940)
  }
  VTX  102028, 0, 0
  {
   COORD (920,2200)
  }
  VTX  102029, 0, 0
  {
   COORD (1420,2200)
  }
  VTX  102030, 0, 0
  {
   COORD (920,980)
  }
  VTX  102031, 0, 0
  {
   COORD (1420,980)
  }
  VTX  102032, 0, 0
  {
   COORD (920,2240)
  }
  VTX  102033, 0, 0
  {
   COORD (1420,2240)
  }
  VTX  102034, 0, 0
  {
   COORD (920,1020)
  }
  VTX  102035, 0, 0
  {
   COORD (1420,1020)
  }
  VTX  102036, 0, 0
  {
   COORD (920,2280)
  }
  VTX  102037, 0, 0
  {
   COORD (1420,2280)
  }
  VTX  102038, 0, 0
  {
   COORD (920,2320)
  }
  VTX  102039, 0, 0
  {
   COORD (1420,2320)
  }
  VTX  102040, 0, 0
  {
   COORD (920,1100)
  }
  VTX  102041, 0, 0
  {
   COORD (1420,1100)
  }
  VTX  102042, 0, 0
  {
   COORD (920,2360)
  }
  VTX  102043, 0, 0
  {
   COORD (1420,2360)
  }
  VTX  102044, 0, 0
  {
   COORD (920,1140)
  }
  VTX  102045, 0, 0
  {
   COORD (1420,1140)
  }
  VTX  102046, 0, 0
  {
   COORD (920,1320)
  }
  VTX  102047, 0, 0
  {
   COORD (1420,1320)
  }
  VTX  102048, 0, 0
  {
   COORD (920,1360)
  }
  VTX  102049, 0, 0
  {
   COORD (1420,1360)
  }
  VTX  102050, 0, 0
  {
   COORD (920,1400)
  }
  VTX  102051, 0, 0
  {
   COORD (1420,1400)
  }
  VTX  102052, 0, 0
  {
   COORD (920,1440)
  }
  VTX  102053, 0, 0
  {
   COORD (1420,1440)
  }
  VTX  102054, 0, 0
  {
   COORD (920,1480)
  }
  VTX  102055, 0, 0
  {
   COORD (1420,1480)
  }
  VTX  102056, 0, 0
  {
   COORD (920,1520)
  }
  VTX  102057, 0, 0
  {
   COORD (1420,1520)
  }
  VTX  102058, 0, 0
  {
   COORD (920,1700)
  }
  VTX  102059, 0, 0
  {
   COORD (1420,1700)
  }
  VTX  102060, 0, 0
  {
   COORD (920,1740)
  }
  VTX  102061, 0, 0
  {
   COORD (1420,1740)
  }
  VTX  102062, 0, 0
  {
   COORD (920,1780)
  }
  VTX  102063, 0, 0
  {
   COORD (1420,1780)
  }
  VTX  102064, 0, 0
  {
   COORD (920,1820)
  }
  VTX  102065, 0, 0
  {
   COORD (1420,1820)
  }
  VTX  102066, 0, 0
  {
   COORD (920,1860)
  }
  VTX  102067, 0, 0
  {
   COORD (1420,1860)
  }
  VTX  102068, 0, 0
  {
   COORD (920,1900)
  }
  VTX  102069, 0, 0
  {
   COORD (1420,1900)
  }
  VTX  102070, 0, 0
  {
   COORD (920,2040)
  }
  VTX  102071, 0, 0
  {
   COORD (1420,2040)
  }
  VTX  102072, 0, 0
  {
   COORD (920,2080)
  }
  VTX  102073, 0, 0
  {
   COORD (1420,2080)
  }
  VTX  102074, 0, 0
  {
   COORD (920,2120)
  }
  VTX  102075, 0, 0
  {
   COORD (1420,2120)
  }
  VTX  102076, 0, 0
  {
   COORD (1840,840)
  }
  VTX  102077, 0, 0
  {
   COORD (1840,700)
  }
  VTX  102078, 0, 0
  {
   COORD (1800,840)
  }
  VTX  102079, 0, 0
  {
   COORD (1800,700)
  }
  VTX  102080, 0, 0
  {
   COORD (1720,840)
  }
  VTX  102081, 0, 0
  {
   COORD (1720,700)
  }
  VTX  102082, 0, 0
  {
   COORD (1680,840)
  }
  VTX  102083, 0, 0
  {
   COORD (1680,700)
  }
  VTX  102084, 0, 0
  {
   COORD (1640,840)
  }
  VTX  102085, 0, 0
  {
   COORD (1640,700)
  }
  VTX  102086, 0, 0
  {
   COORD (1600,840)
  }
  VTX  102087, 0, 0
  {
   COORD (1600,700)
  }
  VTX  102088, 0, 0
  {
   COORD (1560,840)
  }
  VTX  102089, 0, 0
  {
   COORD (1560,700)
  }
  VTX  102090, 0, 0
  {
   COORD (1520,840)
  }
  VTX  102091, 0, 0
  {
   COORD (1520,700)
  }
  VTX  102092, 0, 0
  {
   COORD (1980,840)
  }
  VTX  102093, 0, 0
  {
   COORD (1980,740)
  }
  VTX  102094, 0, 0
  {
   COORD (2140,840)
  }
  VTX  102095, 0, 0
  {
   COORD (2140,740)
  }
  VTX  102096, 0, 0
  {
   COORD (2020,840)
  }
  VTX  102097, 0, 0
  {
   COORD (2020,740)
  }
  VTX  102098, 0, 0
  {
   COORD (2180,840)
  }
  VTX  102099, 0, 0
  {
   COORD (2180,740)
  }
  VTX  102100, 0, 0
  {
   COORD (2240,840)
  }
  VTX  102101, 0, 0
  {
   COORD (2240,740)
  }
  VTX  102102, 0, 0
  {
   COORD (2440,840)
  }
  VTX  102103, 0, 0
  {
   COORD (2440,740)
  }
  VTX  102104, 0, 0
  {
   COORD (2400,840)
  }
  VTX  102105, 0, 0
  {
   COORD (2400,740)
  }
  VTX  102106, 0, 0
  {
   COORD (2680,840)
  }
  VTX  102107, 0, 0
  {
   COORD (2680,740)
  }
  VTX  102108, 0, 0
  {
   COORD (2320,840)
  }
  VTX  102109, 0, 0
  {
   COORD (2320,740)
  }
  VTX  102110, 0, 0
  {
   COORD (2360,840)
  }
  VTX  102111, 0, 0
  {
   COORD (2360,740)
  }
  VTX  102112, 0, 0
  {
   COORD (2560,840)
  }
  VTX  102113, 0, 0
  {
   COORD (2560,740)
  }
  VTX  102114, 0, 0
  {
   COORD (2600,840)
  }
  VTX  102115, 0, 0
  {
   COORD (2600,740)
  }
  VTX  102116, 0, 0
  {
   COORD (2640,840)
  }
  VTX  102117, 0, 0
  {
   COORD (2640,740)
  }
  VTX  102118, 0, 0
  {
   COORD (2720,840)
  }
  VTX  102119, 0, 0
  {
   COORD (2720,740)
  }
  VTX  102120, 0, 0
  {
   COORD (2280,840)
  }
  VTX  102121, 0, 0
  {
   COORD (2280,740)
  }
  VTX  102122, 0, 0
  {
   COORD (2480,840)
  }
  VTX  102123, 0, 0
  {
   COORD (2480,740)
  }
  VTX  102124, 0, 0
  {
   COORD (2520,840)
  }
  VTX  102125, 0, 0
  {
   COORD (2520,740)
  }
  VTX  102126, 0, 0
  {
   COORD (2780,840)
  }
  VTX  102127, 0, 0
  {
   COORD (2780,740)
  }
  VTX  102128, 0, 0
  {
   COORD (2980,840)
  }
  VTX  102129, 0, 0
  {
   COORD (2980,740)
  }
  VTX  102130, 0, 0
  {
   COORD (2940,840)
  }
  VTX  102131, 0, 0
  {
   COORD (2940,740)
  }
  VTX  102132, 0, 0
  {
   COORD (3220,840)
  }
  VTX  102133, 0, 0
  {
   COORD (3220,740)
  }
  VTX  102134, 0, 0
  {
   COORD (2860,840)
  }
  VTX  102135, 0, 0
  {
   COORD (2860,740)
  }
  VTX  102136, 0, 0
  {
   COORD (2900,840)
  }
  VTX  102137, 0, 0
  {
   COORD (2900,740)
  }
  VTX  102138, 0, 0
  {
   COORD (3100,840)
  }
  VTX  102139, 0, 0
  {
   COORD (3100,740)
  }
  VTX  102140, 0, 0
  {
   COORD (3140,840)
  }
  VTX  102141, 0, 0
  {
   COORD (3140,740)
  }
  VTX  102142, 0, 0
  {
   COORD (3180,840)
  }
  VTX  102143, 0, 0
  {
   COORD (3180,740)
  }
  VTX  102144, 0, 0
  {
   COORD (3260,840)
  }
  VTX  102145, 0, 0
  {
   COORD (3260,740)
  }
  VTX  102146, 0, 0
  {
   COORD (2820,840)
  }
  VTX  102147, 0, 0
  {
   COORD (2820,740)
  }
  VTX  102148, 0, 0
  {
   COORD (3020,840)
  }
  VTX  102149, 0, 0
  {
   COORD (3020,740)
  }
  VTX  102150, 0, 0
  {
   COORD (3060,840)
  }
  VTX  102151, 0, 0
  {
   COORD (3060,740)
  }
  VTX  102152, 0, 0
  {
   COORD (1420,1260)
  }
  VTX  102153, 0, 0
  {
   COORD (960,1260)
  }
  VTX  102154, 0, 0
  {
   COORD (1420,1640)
  }
  VTX  102155, 0, 0
  {
   COORD (960,1640)
  }
  VTX  102156, 0, 0
  {
   COORD (1000,2880)
  }
  VTX  102157, 0, 0
  {
   COORD (820,2880)
  }
  VTX  102158, 0, 0
  {
   COORD (1000,2800)
  }
  VTX  102159, 0, 0
  {
   COORD (820,2800)
  }
  VTX  102160, 0, 0
  {
   COORD (1000,2840)
  }
  VTX  102161, 0, 0
  {
   COORD (820,2840)
  }
  VTX  102162, 0, 0
  {
   COORD (820,2920)
  }
  VTX  102163, 0, 0
  {
   COORD (1000,2920)
  }
  VTX  102164, 0, 0
  {
   COORD (1160,2860)
  }
  VTX  102165, 0, 0
  {
   COORD (1300,2860)
  }
  VTX  102166, 0, 0
  {
   COORD (1760,840)
  }
  VTX  102167, 0, 0
  {
   COORD (1760,740)
  }
  VTX  102168, 0, 0
  {
   COORD (1900,840)
  }
  VTX  102169, 0, 0
  {
   COORD (1900,740)
  }
  VTX  102170, 0, 0
  {
   COORD (2060,840)
  }
  VTX  102171, 0, 0
  {
   COORD (2060,740)
  }
  VTX  102172, 0, 0
  {
   COORD (2760,2460)
  }
  VTX  102173, 0, 0
  {
   COORD (2760,2580)
  }
  VTX  102174, 0, 0
  {
   COORD (2800,2460)
  }
  VTX  102175, 0, 0
  {
   COORD (2800,2580)
  }
  VTX  102176, 0, 0
  {
   COORD (2840,2460)
  }
  VTX  102177, 0, 0
  {
   COORD (2840,2580)
  }
  VTX  102178, 0, 0
  {
   COORD (2900,2460)
  }
  VTX  102179, 0, 0
  {
   COORD (2900,2580)
  }
  VTX  102180, 0, 0
  {
   COORD (2940,2460)
  }
  VTX  102181, 0, 0
  {
   COORD (2940,2580)
  }
  VTX  102182, 0, 0
  {
   COORD (2980,2460)
  }
  VTX  102183, 0, 0
  {
   COORD (2980,2580)
  }
  VTX  102184, 0, 0
  {
   COORD (920,2400)
  }
  VTX  102185, 0, 0
  {
   COORD (1420,2400)
  }
  VTX  102186, 0, 0
  {
   COORD (1840,2460)
  }
  VTX  102187, 0, 0
  {
   COORD (1840,2700)
  }
  VTX  102188, 0, 0
  {
   COORD (1880,2460)
  }
  VTX  102189, 0, 0
  {
   COORD (1880,2700)
  }
  VTX  102190, 0, 0
  {
   COORD (1920,2460)
  }
  VTX  102191, 0, 0
  {
   COORD (1920,2700)
  }
  VTX  102192, 0, 0
  {
   COORD (1960,2460)
  }
  VTX  102193, 0, 0
  {
   COORD (1960,2700)
  }
  VTX  102194, 0, 0
  {
   COORD (2000,2460)
  }
  VTX  102195, 0, 0
  {
   COORD (2000,2700)
  }
  VTX  102196, 0, 0
  {
   COORD (2040,2460)
  }
  VTX  102197, 0, 0
  {
   COORD (2040,2700)
  }
  VTX  102198, 0, 0
  {
   COORD (2080,2460)
  }
  VTX  102199, 0, 0
  {
   COORD (2080,2700)
  }
  VTX  102200, 0, 0
  {
   COORD (2140,2460)
  }
  VTX  102201, 0, 0
  {
   COORD (2140,2700)
  }
  VTX  102202, 0, 0
  {
   COORD (2180,2460)
  }
  VTX  102203, 0, 0
  {
   COORD (2180,2700)
  }
  VTX  102204, 0, 0
  {
   COORD (2220,2460)
  }
  VTX  102205, 0, 0
  {
   COORD (2220,2700)
  }
  VTX  102206, 0, 0
  {
   COORD (2260,2460)
  }
  VTX  102207, 0, 0
  {
   COORD (2260,2700)
  }
  VTX  102208, 0, 0
  {
   COORD (2300,2460)
  }
  VTX  102209, 0, 0
  {
   COORD (2300,2700)
  }
  VTX  102210, 0, 0
  {
   COORD (2340,2460)
  }
  VTX  102211, 0, 0
  {
   COORD (2340,2700)
  }
  VTX  102212, 0, 0
  {
   COORD (2380,2460)
  }
  VTX  102213, 0, 0
  {
   COORD (2380,2700)
  }
  VTX  102214, 0, 0
  {
   COORD (2440,2460)
  }
  VTX  102215, 0, 0
  {
   COORD (2440,2700)
  }
  VTX  102216, 0, 0
  {
   COORD (2480,2460)
  }
  VTX  102217, 0, 0
  {
   COORD (2480,2700)
  }
  VTX  102218, 0, 0
  {
   COORD (2520,2460)
  }
  VTX  102219, 0, 0
  {
   COORD (2520,2700)
  }
  VTX  102220, 0, 0
  {
   COORD (2560,2460)
  }
  VTX  102221, 0, 0
  {
   COORD (2560,2700)
  }
  VTX  102222, 0, 0
  {
   COORD (2600,2460)
  }
  VTX  102223, 0, 0
  {
   COORD (2600,2700)
  }
  VTX  102224, 0, 0
  {
   COORD (2640,2460)
  }
  VTX  102225, 0, 0
  {
   COORD (2640,2700)
  }
  VTX  102226, 0, 0
  {
   COORD (3060,2460)
  }
  VTX  102227, 0, 0
  {
   COORD (3060,2700)
  }
  VTX  102228, 0, 0
  {
   COORD (3020,2460)
  }
  VTX  102229, 0, 0
  {
   COORD (3020,2700)
  }
  VTX  102230, 0, 0
  {
   COORD (3100,2460)
  }
  VTX  102231, 0, 0
  {
   COORD (3100,2700)
  }
  VTX  102232, 0, 0
  {
   COORD (1420,1060)
  }
  VTX  102233, 0, 0
  {
   COORD (920,1060)
  }
  WIRE  102234, 0, 0
  {
   NET 12178
   VTX 101948, 101949
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102235, 0, 0
  {
   NET 12188
   VTX 101950, 101951
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102236, 0, 0
  {
   NET 12198
   VTX 101952, 101953
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102237, 0, 0
  {
   NET 12208
   VTX 101954, 101955
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102238, 0, 0
  {
   NET 102654
   VTX 101956, 101957
  }
  WIRE  102239, 0, 0
  {
   NET 12238
   VTX 101958, 101959
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102240, 0, 0
  {
   NET 12248
   VTX 101960, 101961
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102241, 0, 0
  {
   NET 12258
   VTX 101962, 101963
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102242, 0, 0
  {
   NET 12268
   VTX 101964, 101965
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102243, 0, 0
  {
   NET 12288
   VTX 101966, 101967
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102244, 0, 0
  {
   NET 12298
   VTX 101968, 101969
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102245, 0, 0
  {
   NET 12308
   VTX 101970, 101971
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102246, 0, 0
  {
   NET 12478
   VTX 101972, 101973
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102247, 0, 0
  {
   NET 12488
   VTX 101974, 101975
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102248, 0, 0
  {
   NET 12498
   VTX 101976, 101977
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102249, 0, 0
  {
   NET 12508
   VTX 101978, 101979
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102250, 0, 0
  {
   NET 12518
   VTX 101980, 101981
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102251, 0, 0
  {
   NET 12528
   VTX 101982, 101983
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102252, 0, 0
  {
   NET 13788
   VTX 101984, 101985
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102253, 0, 0
  {
   NET 13783
   VTX 101986, 101987
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102254, 0, 0
  {
   NET 13693
   VTX 101988, 101989
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102255, 0, 0
  {
   NET 13703
   VTX 101990, 101991
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102257, 0, 0
  {
   NET 13718
   VTX 101994, 101995
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102258, 0, 0
  {
   NET 13723
   VTX 101996, 101997
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102259, 0, 0
  {
   NET 13728
   VTX 101998, 101999
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102261, 0, 0
  {
   NET 13738
   VTX 102002, 102003
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102262, 0, 0
  {
   NET 13743
   VTX 102004, 102005
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102263, 0, 0
  {
   NET 13748
   VTX 102006, 102007
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102264, 0, 0
  {
   NET 13753
   VTX 102008, 102009
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102265, 0, 0
  {
   NET 13683
   VTX 102010, 102011
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102266, 0, 0
  {
   NET 15989
   VTX 102012, 102013
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102267, 0, 0
  {
   NET 15999
   VTX 102014, 102015
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102268, 0, 0
  {
   NET 16019
   VTX 102016, 102017
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102269, 0, 0
  {
   NET 16029
   VTX 102018, 102019
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102270, 0, 0
  {
   NET 16049
   VTX 102020, 102021
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102271, 0, 0
  {
   NET 16059
   VTX 102022, 102023
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102272, 0, 0
  {
   NET 16069
   VTX 102024, 102025
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102273, 0, 0
  {
   NET 16074
   VTX 102026, 102027
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102274, 0, 0
  {
   NET 16079
   VTX 102028, 102029
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102275, 0, 0
  {
   NET 16084
   VTX 102030, 102031
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102276, 0, 0
  {
   NET 83145
   VTX 102032, 102033
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102277, 0, 0
  {
   NET 16094
   VTX 102034, 102035
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102278, 0, 0
  {
   NET 16099
   VTX 102036, 102037
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102279, 0, 0
  {
   NET 83144
   VTX 102038, 102039
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102280, 0, 0
  {
   NET 16114
   VTX 102040, 102041
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102281, 0, 0
  {
   NET 79099
   VTX 102042, 102043
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102282, 0, 0
  {
   NET 16124
   VTX 102044, 102045
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102283, 0, 0
  {
   NET 16129
   VTX 102046, 102047
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102284, 0, 0
  {
   NET 16134
   VTX 102048, 102049
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102285, 0, 0
  {
   NET 16139
   VTX 102050, 102051
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102286, 0, 0
  {
   NET 16144
   VTX 102052, 102053
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102287, 0, 0
  {
   NET 16149
   VTX 102054, 102055
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102288, 0, 0
  {
   NET 16154
   VTX 102056, 102057
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102289, 0, 0
  {
   NET 16159
   VTX 102058, 102059
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102290, 0, 0
  {
   NET 16164
   VTX 102060, 102061
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102291, 0, 0
  {
   NET 16169
   VTX 102062, 102063
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102292, 0, 0
  {
   NET 16174
   VTX 102064, 102065
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102293, 0, 0
  {
   NET 38327
   VTX 102066, 102067
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102294, 0, 0
  {
   NET 16184
   VTX 102068, 102069
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102295, 0, 0
  {
   NET 83143
   VTX 102070, 102071
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102296, 0, 0
  {
   NET 16194
   VTX 102072, 102073
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102297, 0, 0
  {
   NET 16199
   VTX 102074, 102075
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102298, 0, 0
  {
   NET 19765
   VTX 102076, 102077
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102299, 0, 0
  {
   NET 19770
   VTX 102078, 102079
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102300, 0, 0
  {
   NET 19780
   VTX 102080, 102081
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102301, 0, 0
  {
   NET 19785
   VTX 102082, 102083
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102302, 0, 0
  {
   NET 19790
   VTX 102084, 102085
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102303, 0, 0
  {
   NET 19795
   VTX 102086, 102087
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102304, 0, 0
  {
   NET 19800
   VTX 102088, 102089
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102305, 0, 0
  {
   NET 19805
   VTX 102090, 102091
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102306, 0, 0
  {
   NET 22775
   VTX 102092, 102093
  }
  WIRE  102307, 0, 0
  {
   NET 22783
   VTX 102094, 102095
  }
  WIRE  102308, 0, 0
  {
   NET 22854
   VTX 102096, 102097
  }
  WIRE  102309, 0, 0
  {
   NET 22858
   VTX 102098, 102099
  }
  BUS  102310, 0, 0
  {
   NET 23040
   VTX 102100, 102101
  }
  BUS  102311, 0, 0
  {
   NET 23041
   VTX 102102, 102103
  }
  BUS  102312, 0, 0
  {
   NET 23042
   VTX 102104, 102105
  }
  BUS  102313, 0, 0
  {
   NET 23039
   VTX 102106, 102107
  }
  WIRE  102314, 0, 0
  {
   NET 23003
   VTX 102108, 102109
  }
  WIRE  102315, 0, 0
  {
   NET 23007
   VTX 102110, 102111
  }
  WIRE  102316, 0, 0
  {
   NET 23011
   VTX 102112, 102113
  }
  WIRE  102317, 0, 0
  {
   NET 23015
   VTX 102114, 102115
  }
  WIRE  102318, 0, 0
  {
   NET 23019
   VTX 102116, 102117
  }
  WIRE  102319, 0, 0
  {
   NET 23023
   VTX 102118, 102119
  }
  WIRE  102320, 0, 0
  {
   NET 23027
   VTX 102120, 102121
  }
  WIRE  102321, 0, 0
  {
   NET 23031
   VTX 102122, 102123
  }
  WIRE  102322, 0, 0
  {
   NET 23035
   VTX 102124, 102125
  }
  BUS  102323, 0, 0
  {
   NET 23317
   VTX 102126, 102127
  }
  BUS  102324, 0, 0
  {
   NET 23318
   VTX 102128, 102129
  }
  BUS  102325, 0, 0
  {
   NET 23319
   VTX 102130, 102131
  }
  BUS  102326, 0, 0
  {
   NET 23316
   VTX 102132, 102133
  }
  WIRE  102327, 0, 0
  {
   NET 23280
   VTX 102134, 102135
  }
  WIRE  102328, 0, 0
  {
   NET 23284
   VTX 102136, 102137
  }
  WIRE  102329, 0, 0
  {
   NET 23288
   VTX 102138, 102139
  }
  WIRE  102330, 0, 0
  {
   NET 23292
   VTX 102140, 102141
  }
  WIRE  102331, 0, 0
  {
   NET 23296
   VTX 102142, 102143
  }
  WIRE  102332, 0, 0
  {
   NET 23300
   VTX 102144, 102145
  }
  WIRE  102333, 0, 0
  {
   NET 23304
   VTX 102146, 102147
  }
  WIRE  102334, 0, 0
  {
   NET 23308
   VTX 102148, 102149
  }
  WIRE  102335, 0, 0
  {
   NET 23312
   VTX 102150, 102151
  }
  WIRE  102336, 0, 0
  {
   NET 64902
   VTX 102152, 102153
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102337, 0, 0
  {
   NET 64907
   VTX 102154, 102155
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102338, 0, 0
  {
   NET 39054
   VTX 102156, 102157
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102339, 0, 0
  {
   NET 39057
   VTX 102158, 102159
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102340, 0, 0
  {
   NET 39070
   VTX 102160, 102161
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102341, 0, 0
  {
   NET 39060
   VTX 102162, 102163
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102342, 0, 0
  {
   NET 19770
   VTX 102164, 102165
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102343, 0, 0
  {
   NET 39289
   VTX 102166, 102167
  }
  WIRE  102344, 0, 0
  {
   NET 61356
   VTX 102168, 102169
  }
  WIRE  102345, 0, 0
  {
   NET 61358
   VTX 102170, 102171
  }
  WIRE  102346, 0, 0
  {
   NET 64610
   VTX 102172, 102173
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102347, 0, 0
  {
   NET 64615
   VTX 102174, 102175
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102348, 0, 0
  {
   NET 64620
   VTX 102176, 102177
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102349, 0, 0
  {
   NET 64730
   VTX 102178, 102179
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102350, 0, 0
  {
   NET 64735
   VTX 102180, 102181
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102351, 0, 0
  {
   NET 64740
   VTX 102182, 102183
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102352, 0, 0
  {
   NET 83827
   VTX 102184, 102185
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102353, 0, 0
  {
   NET 96306
   VTX 102186, 102187
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102354, 0, 0
  {
   NET 96311
   VTX 102188, 102189
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102355, 0, 0
  {
   NET 96316
   VTX 102190, 102191
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102356, 0, 0
  {
   NET 96341
   VTX 102192, 102193
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102357, 0, 0
  {
   NET 96367
   VTX 102194, 102195
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102358, 0, 0
  {
   NET 96372
   VTX 102196, 102197
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102359, 0, 0
  {
   NET 96377
   VTX 102198, 102199
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102360, 0, 0
  {
   NET 96542
   VTX 102200, 102201
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102361, 0, 0
  {
   NET 96543
   VTX 102202, 102203
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102362, 0, 0
  {
   NET 96544
   VTX 102204, 102205
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102363, 0, 0
  {
   NET 96545
   VTX 102206, 102207
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102364, 0, 0
  {
   NET 96546
   VTX 102208, 102209
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102365, 0, 0
  {
   NET 96547
   VTX 102210, 102211
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102366, 0, 0
  {
   NET 96548
   VTX 102212, 102213
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102367, 0, 0
  {
   NET 97934
   VTX 102214, 102215
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102368, 0, 0
  {
   NET 97939
   VTX 102216, 102217
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102369, 0, 0
  {
   NET 97944
   VTX 102218, 102219
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102370, 0, 0
  {
   NET 97949
   VTX 102220, 102221
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102371, 0, 0
  {
   NET 97954
   VTX 102222, 102223
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102372, 0, 0
  {
   NET 97959
   VTX 102224, 102225
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102373, 0, 0
  {
   NET 97872
   VTX 102226, 102227
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102374, 0, 0
  {
   NET 97877
   VTX 102228, 102229
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  102375, 0, 0
  {
   NET 99384
   VTX 102230, 102231
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  102376, 0, 0
  {
   NET 16104
   VTX 102232, 102233
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  102654, 0, 0
  VTX  102655, 0, 0
  {
   COORD (3570,1900)
  }
  VTX  102656, 0, 0
  {
   COORD (3420,1900)
  }
  BUS  102658, 0, 0
  {
   NET 102659
   VTX 102655, 102656
  }
  NET BUS  102659, 0, 0
  VTX  102660, 0, 0
  {
   COORD (3570,2060)
  }
  VTX  102661, 0, 0
  {
   COORD (3420,2060)
  }
  BUS  102663, 0, 0
  {
   NET 102664
   VTX 102660, 102661
  }
  NET BUS  102664, 0, 0
 }
 
}

PAGE "MAC_DMA"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  TEXT  26539, 0, 0
  {
   TEXT "$#NAME"
   RECT (2314,450,2625,479)
   ALIGN 8
   MARGINS (1,1)
   PARENT 80220
   ORIENTATION 2
  }
  TEXT  26541, 0, 0
  {
   TEXT "$#NAME"
   RECT (2314,490,2625,519)
   ALIGN 8
   MARGINS (1,1)
   PARENT 80221
   ORIENTATION 2
  }
  TEXT  26543, 0, 0
  {
   TEXT "$#NAME"
   RECT (2324,570,2976,599)
   ALIGN 8
   MARGINS (1,1)
   PARENT 80226
   ORIENTATION 2
  }
  TEXT  26545, 0, 0
  {
   TEXT "$#NAME"
   RECT (2323,610,2696,639)
   ALIGN 8
   MARGINS (1,1)
   PARENT 80227
   ORIENTATION 2
  }
  TEXT  26547, 0, 0
  {
   TEXT "$#NAME"
   RECT (2326,650,3093,679)
   ALIGN 8
   MARGINS (1,1)
   PARENT 80228
   ORIENTATION 2
  }
  TEXT  26549, 0, 0
  {
   TEXT "$#NAME"
   RECT (2325,530,2614,559)
   ALIGN 8
   MARGINS (1,1)
   PARENT 80229
   ORIENTATION 2
  }
  TEXT  26551, 0, 0
  {
   TEXT "$#NAME"
   RECT (2327,690,2613,719)
   ALIGN 8
   MARGINS (1,1)
   PARENT 80222
   ORIENTATION 2
  }
  TEXT  26553, 0, 0
  {
   TEXT "$#NAME"
   RECT (2321,730,2619,759)
   ALIGN 8
   MARGINS (1,1)
   PARENT 80223
   ORIENTATION 2
  }
  TEXT  26555, 0, 0
  {
   TEXT "$#NAME"
   RECT (2323,810,2697,839)
   ALIGN 8
   MARGINS (1,1)
   PARENT 80224
   ORIENTATION 2
  }
  TEXT  26557, 0, 0
  {
   TEXT "$#NAME"
   RECT (2321,850,2699,879)
   ALIGN 8
   MARGINS (1,1)
   PARENT 80225
   ORIENTATION 2
  }
  TEXT  26559, 0, 0
  {
   TEXT "$#NAME"
   RECT (2318,950,3062,979)
   ALIGN 8
   MARGINS (1,1)
   PARENT 80230
   ORIENTATION 2
  }
  TEXT  26561, 0, 0
  {
   TEXT "$#NAME"
   RECT (2326,990,3133,1019)
   ALIGN 8
   MARGINS (1,1)
   PARENT 80231
   ORIENTATION 2
  }
  TEXT  26563, 0, 0
  {
   TEXT "$#NAME"
   RECT (2327,1030,2653,1059)
   ALIGN 8
   MARGINS (1,1)
   PARENT 80232
   ORIENTATION 2
  }
  TEXT  26565, 0, 0
  {
   TEXT "$#NAME"
   RECT (2326,1070,2653,1099)
   ALIGN 8
   MARGINS (1,1)
   PARENT 80233
   ORIENTATION 2
  }
  TEXT  26567, 0, 0
  {
   TEXT "$#NAME"
   RECT (2323,1110,2696,1139)
   ALIGN 8
   MARGINS (1,1)
   PARENT 80234
   ORIENTATION 2
  }
  TEXT  26569, 0, 0
  {
   TEXT "$#NAME"
   RECT (2321,1150,2698,1179)
   ALIGN 8
   MARGINS (1,1)
   PARENT 80235
   ORIENTATION 2
  }
  NET WIRE  26571, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2Bus_MstRd_Req"
   }
  }
  NET WIRE  26572, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2Bus_MstWr_Req"
   }
  }
  NET BUS  26573, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="0"
    #NAME="MAC_DMA2Bus_Mst_Addr(0:C_MAC_DMA_PLB_AWIDTH-1)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  26574, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="0"
    #NAME="MAC_DMA2Bus_Mst_BE(0:(C_MAC_DMA_PLB_NATIVE_DWIDTH/8)-1)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  26575, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2Bus_Mst_Type"
   }
  }
  NET WIRE  26576, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2Bus_Mst_Lock"
   }
  }
  NET WIRE  26577, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2Bus_Mst_Reset"
   }
  }
  NET WIRE  26578, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2Bus_MstRd_dst_rdy_n"
   }
  }
  NET WIRE  26579, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2Bus_MstRd_dst_dsc_n"
   }
  }
  NET BUS  26580, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="0"
    #NAME="MAC_DMA2Bus_MstWr_d(0:C_MAC_DMA_PLB_NATIVE_DWIDTH-1)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  26581, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="0"
    #NAME="MAC_DMA2Bus_MstWr_rem(0:(C_MAC_DMA_PLB_NATIVE_DWIDTH/8)-1)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  26582, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2Bus_MstWr_sof_n"
   }
  }
  NET WIRE  26583, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2Bus_MstWr_eof_n"
   }
  }
  NET WIRE  26584, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2Bus_MstWr_src_rdy_n"
   }
  }
  NET WIRE  26585, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2Bus_MstWr_src_dsc_n"
   }
  }
  NET BUS  26586, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="0"
    #NAME="MAC_DMA2Bus_Mst_Length(0:11)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  TEXT  26667, 0, 0
  {
   TEXT "$#NAME"
   RECT (567,450,893,479)
   ALIGN 10
   MARGINS (1,1)
   PARENT 80251
   ORIENTATION 2
  }
  TEXT  26669, 0, 0
  {
   TEXT "$#NAME"
   RECT (600,490,900,519)
   ALIGN 10
   MARGINS (1,1)
   PARENT 80252
   ORIENTATION 2
  }
  TEXT  26671, 0, 0
  {
   TEXT "$#NAME"
   RECT (605,530,894,559)
   ALIGN 10
   MARGINS (1,1)
   PARENT 80253
   ORIENTATION 2
  }
  TEXT  26673, 0, 0
  {
   TEXT "$#NAME"
   RECT (553,570,907,599)
   ALIGN 10
   MARGINS (1,1)
   PARENT 80254
   ORIENTATION 2
  }
  TEXT  26675, 0, 0
  {
   TEXT "$#NAME"
   RECT (517,610,903,639)
   ALIGN 10
   MARGINS (1,1)
   PARENT 80255
   ORIENTATION 2
  }
  TEXT  26677, 0, 0
  {
   TEXT "$#NAME"
   RECT (158,690,902,719)
   ALIGN 10
   MARGINS (1,1)
   PARENT 80245
   ORIENTATION 2
  }
  TEXT  26679, 0, 0
  {
   TEXT "$#NAME"
   RECT (86,730,893,759)
   ALIGN 10
   MARGINS (1,1)
   PARENT 80246
   ORIENTATION 2
  }
  TEXT  26681, 0, 0
  {
   TEXT "$#NAME"
   RECT (567,770,893,799)
   ALIGN 10
   MARGINS (1,1)
   PARENT 80247
   ORIENTATION 2
  }
  TEXT  26683, 0, 0
  {
   TEXT "$#NAME"
   RECT (566,810,893,839)
   ALIGN 10
   MARGINS (1,1)
   PARENT 80248
   ORIENTATION 2
  }
  TEXT  26685, 0, 0
  {
   TEXT "$#NAME"
   RECT (523,850,896,879)
   ALIGN 10
   MARGINS (1,1)
   PARENT 80249
   ORIENTATION 2
  }
  TEXT  26687, 0, 0
  {
   TEXT "$#NAME"
   RECT (521,890,898,919)
   ALIGN 10
   MARGINS (1,1)
   PARENT 80250
   ORIENTATION 2
  }
  TEXT  26689, 0, 0
  {
   TEXT "$#NAME"
   RECT (523,930,897,959)
   ALIGN 10
   MARGINS (1,1)
   PARENT 80256
   ORIENTATION 2
  }
  TEXT  26691, 0, 0
  {
   TEXT "$#NAME"
   RECT (531,971,909,1000)
   ALIGN 10
   MARGINS (1,1)
   PARENT 80257
   ORIENTATION 2
  }
  NET WIRE  26693, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_DMA_Mst_CmdAck"
   }
  }
  NET WIRE  26694, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_DMA_Mst_Cmplt"
   }
  }
  NET WIRE  26695, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_DMA_Mst_Error"
   }
  }
  NET WIRE  26696, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_DMA_Mst_Rearbitrate"
   }
  }
  NET WIRE  26697, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_DMA_Mst_Cmd_Timeout"
   }
  }
  NET BUS  26698, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="0"
    #NAME="Bus2MAC_DMA_MstRd_d(0:C_MAC_DMA_PLB_NATIVE_DWIDTH-1)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  26699, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="0"
    #NAME="Bus2MAC_DMA_MstRd_rem(0:(C_MAC_DMA_PLB_NATIVE_DWIDTH/8)-1)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  26700, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_DMA_MstRd_sof_n"
   }
  }
  NET WIRE  26701, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_DMA_MstRd_eof_n"
   }
  }
  NET WIRE  26702, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_DMA_MstRd_src_rdy_n"
   }
  }
  NET WIRE  26703, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_DMA_MstRd_src_dsc_n"
   }
  }
  NET WIRE  26704, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_DMA_MstWr_dst_rdy_n"
   }
  }
  NET WIRE  26705, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_DMA_MstWr_dst_dsc_n"
   }
  }
  NET WIRE  26771, 0, 0
  {
   VARIABLES
   {
    #NAME="m_read"
   }
  }
  NET WIRE  26773, 0, 0
  {
   VARIABLES
   {
    #NAME="m_write"
   }
  }
  NET WIRE  26785, 0, 0
  {
   VARIABLES
   {
    #NAME="m_waitrequest"
   }
  }
  NET WIRE  26787, 0, 0
  {
   VARIABLES
   {
    #NAME="m_readdatavalid"
   }
  }
  TEXT  26789, 0, 0
  {
   TEXT "$#NAME"
   RECT (813,1170,896,1199)
   ALIGN 8
   MARGINS (1,1)
   PARENT 80239
  }
  TEXT  26790, 0, 0
  {
   TEXT "$#NAME"
   RECT (811,1210,896,1239)
   ALIGN 8
   MARGINS (1,1)
   PARENT 80240
  }
  TEXT  26791, 0, 0
  {
   TEXT "$#NAME"
   RECT (693,1250,896,1279)
   ALIGN 8
   MARGINS (1,1)
   PARENT 80241
  }
  TEXT  26792, 0, 0
  {
   TEXT "$#NAME"
   RECT (713,1290,896,1319)
   ALIGN 8
   MARGINS (1,1)
   PARENT 80242
  }
  TEXT  26793, 0, 0
  {
   TEXT "$#NAME"
   RECT (702,1330,896,1359)
   ALIGN 8
   MARGINS (1,1)
   PARENT 80243
  }
  TEXT  26794, 0, 0
  {
   TEXT "$#NAME"
   RECT (384,1370,907,1399)
   ALIGN 8
   MARGINS (1,1)
   PARENT 80244
  }
  TEXT  26795, 0, 0
  {
   TEXT "$#NAME"
   RECT (2324,1310,2516,1339)
   ALIGN 10
   MARGINS (1,1)
   PARENT 80238
   ORIENTATION 2
  }
  TEXT  26796, 0, 0
  {
   TEXT "$#NAME"
   RECT (2324,1350,2482,1379)
   ALIGN 10
   MARGINS (1,1)
   PARENT 80236
   ORIENTATION 2
  }
  TEXT  26797, 0, 0
  {
   TEXT "$#NAME"
   RECT (2324,1390,2503,1419)
   ALIGN 10
   MARGINS (1,1)
   PARENT 80237
   ORIENTATION 2
  }
  NET WIRE  38651, 0, 0
  {
   VARIABLES
   {
    #NAME="m_clk"
   }
  }
  TEXT  38653, 0, 0
  {
   TEXT "$#NAME"
   RECT (2309,365,2374,394)
   ALIGN 6
   MARGINS (1,1)
   PARENT 80219
   ORIENTATION 2
  }
  TEXT  39024, 0, 0
  {
   TEXT "$#NAME"
   RECT (691,371,867,400)
   ALIGN 9
   MARGINS (1,1)
   PARENT 80258
   ORIENTATION 2
  }
  NET WIRE  39031, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA_CLK"
   }
  }
  INSTANCE  73742, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="plb_master_handler"
    #GENERIC0="dma_highadr_g : INTEGER := m_address'high"
    #GENERIC1="gen_rx_fifo_g : BOOLEAN := not C_TX_INT_PKT"
    #GENERIC2="m_burstcount_width_g : INTEGER := C_M_BURSTCOUNT_WIDTH"
    #GENERIC3="C_MAC_DMA_PLB_AWIDTH : INTEGER := C_MAC_DMA_PLB_AWIDTH"
    #GENERIC4="C_MAC_DMA_PLB_NATIVE_DWIDTH : INTEGER := C_MAC_DMA_PLB_NATIVE_DWIDTH"
    #GENERIC5="gen_tx_fifo_g : BOOLEAN := not C_RX_INT_PKT"
    #IMPL="plb_master_handler"
    #LIBRARY="#default"
    #PRAGMED_GENERICS=""
    #REFERENCE="THE_PLB_MASTER_HANDLER"
    #SYMBOL="plb_master_handler"
   }
   COORD (1040,340)
   VERTEXES ( (242,80141), (248,80143), (254,80159), (260,80153), (266,80155), (272,80157), (278,80145), (284,80147), (290,80149), (296,80151), (302,80161), (308,80163), (314,80165), (320,80167), (326,80169), (332,80171), (338,80177), (344,80173), (350,80175), (356,80139), (362,80218), (368,80204), (374,80206), (380,80208), (386,80210), (392,80212), (398,80192), (404,80194), (410,80196), (416,80198), (422,80200), (428,80202), (434,80214), (440,80216), (446,80180), (452,80182), (458,80184), (464,80186), (470,80188), (476,80190), (478,80971), (480,83855) )
   PINPROP 480,"#PIN_STATE","0"
  }
  TEXT  73743, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1040,1480,1300,1515)
   MARGINS (1,1)
   PARENT 73742
  }
  TEXT  73747, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1040,284,1461,319)
   ALIGN 8
   MARGINS (1,1)
   PARENT 73742
  }
  NET BUS  79117, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="m_burstcount(C_M_BURSTCOUNT_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  TEXT  79118, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1080,1540,2138,1738)
   PARENT 73742
  }
  VTX  80139, 0, 0
  {
   COORD (2200,380)
  }
  VTX  80140, 0, 0
  {
   COORD (2300,380)
  }
  VTX  80141, 0, 0
  {
   COORD (2200,460)
  }
  VTX  80142, 0, 0
  {
   COORD (2300,460)
  }
  VTX  80143, 0, 0
  {
   COORD (2200,500)
  }
  VTX  80144, 0, 0
  {
   COORD (2300,500)
  }
  VTX  80145, 0, 0
  {
   COORD (2200,700)
  }
  VTX  80146, 0, 0
  {
   COORD (2300,700)
  }
  VTX  80147, 0, 0
  {
   COORD (2200,740)
  }
  VTX  80148, 0, 0
  {
   COORD (2300,740)
  }
  VTX  80149, 0, 0
  {
   COORD (2200,820)
  }
  VTX  80150, 0, 0
  {
   COORD (2300,820)
  }
  VTX  80151, 0, 0
  {
   COORD (2200,860)
  }
  VTX  80152, 0, 0
  {
   COORD (2300,860)
  }
  VTX  80153, 0, 0
  {
   COORD (2200,580)
  }
  VTX  80154, 0, 0
  {
   COORD (2300,580)
  }
  VTX  80155, 0, 0
  {
   COORD (2200,620)
  }
  VTX  80156, 0, 0
  {
   COORD (2300,620)
  }
  VTX  80157, 0, 0
  {
   COORD (2200,660)
  }
  VTX  80158, 0, 0
  {
   COORD (2300,660)
  }
  VTX  80159, 0, 0
  {
   COORD (2200,540)
  }
  VTX  80160, 0, 0
  {
   COORD (2300,540)
  }
  VTX  80161, 0, 0
  {
   COORD (2200,960)
  }
  VTX  80162, 0, 0
  {
   COORD (2300,960)
  }
  VTX  80163, 0, 0
  {
   COORD (2200,1000)
  }
  VTX  80164, 0, 0
  {
   COORD (2300,1000)
  }
  VTX  80165, 0, 0
  {
   COORD (2200,1040)
  }
  VTX  80166, 0, 0
  {
   COORD (2300,1040)
  }
  VTX  80167, 0, 0
  {
   COORD (2200,1080)
  }
  VTX  80168, 0, 0
  {
   COORD (2300,1080)
  }
  VTX  80169, 0, 0
  {
   COORD (2200,1120)
  }
  VTX  80170, 0, 0
  {
   COORD (2300,1120)
  }
  VTX  80171, 0, 0
  {
   COORD (2200,1160)
  }
  VTX  80172, 0, 0
  {
   COORD (2300,1160)
  }
  VTX  80173, 0, 0
  {
   COORD (2200,1360)
  }
  VTX  80174, 0, 0
  {
   COORD (2300,1360)
  }
  VTX  80175, 0, 0
  {
   COORD (2200,1400)
  }
  VTX  80176, 0, 0
  {
   COORD (2300,1400)
  }
  VTX  80177, 0, 0
  {
   COORD (2200,1320)
  }
  VTX  80178, 0, 0
  {
   COORD (2300,1320)
  }
  VTX  80179, 0, 0
  {
   COORD (920,1180)
  }
  VTX  80180, 0, 0
  {
   COORD (1040,1180)
  }
  VTX  80181, 0, 0
  {
   COORD (920,1220)
  }
  VTX  80182, 0, 0
  {
   COORD (1040,1220)
  }
  VTX  80183, 0, 0
  {
   COORD (920,1260)
  }
  VTX  80184, 0, 0
  {
   COORD (1040,1260)
  }
  VTX  80185, 0, 0
  {
   COORD (920,1300)
  }
  VTX  80186, 0, 0
  {
   COORD (1040,1300)
  }
  VTX  80187, 0, 0
  {
   COORD (920,1340)
  }
  VTX  80188, 0, 0
  {
   COORD (1040,1340)
  }
  VTX  80189, 0, 0
  {
   COORD (920,1380)
  }
  VTX  80190, 0, 0
  {
   COORD (1040,1380)
  }
  VTX  80191, 0, 0
  {
   COORD (920,700)
  }
  VTX  80192, 0, 0
  {
   COORD (1040,700)
  }
  VTX  80193, 0, 0
  {
   COORD (920,740)
  }
  VTX  80194, 0, 0
  {
   COORD (1040,740)
  }
  VTX  80195, 0, 0
  {
   COORD (920,780)
  }
  VTX  80196, 0, 0
  {
   COORD (1040,780)
  }
  VTX  80197, 0, 0
  {
   COORD (920,820)
  }
  VTX  80198, 0, 0
  {
   COORD (1040,820)
  }
  VTX  80199, 0, 0
  {
   COORD (920,860)
  }
  VTX  80200, 0, 0
  {
   COORD (1040,860)
  }
  VTX  80201, 0, 0
  {
   COORD (920,900)
  }
  VTX  80202, 0, 0
  {
   COORD (1040,900)
  }
  VTX  80203, 0, 0
  {
   COORD (920,460)
  }
  VTX  80204, 0, 0
  {
   COORD (1040,460)
  }
  VTX  80205, 0, 0
  {
   COORD (920,500)
  }
  VTX  80206, 0, 0
  {
   COORD (1040,500)
  }
  VTX  80207, 0, 0
  {
   COORD (920,540)
  }
  VTX  80208, 0, 0
  {
   COORD (1040,540)
  }
  VTX  80209, 0, 0
  {
   COORD (920,580)
  }
  VTX  80210, 0, 0
  {
   COORD (1040,580)
  }
  VTX  80211, 0, 0
  {
   COORD (920,620)
  }
  VTX  80212, 0, 0
  {
   COORD (1040,620)
  }
  VTX  80213, 0, 0
  {
   COORD (920,940)
  }
  VTX  80214, 0, 0
  {
   COORD (1040,940)
  }
  VTX  80215, 0, 0
  {
   COORD (920,980)
  }
  VTX  80216, 0, 0
  {
   COORD (1040,980)
  }
  VTX  80217, 0, 0
  {
   COORD (920,380)
  }
  VTX  80218, 0, 0
  {
   COORD (1040,380)
  }
  WIRE  80219, 0, 0
  {
   NET 38651
   VTX 80139, 80140
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  80220, 0, 0
  {
   NET 26571
   VTX 80141, 80142
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  80221, 0, 0
  {
   NET 26572
   VTX 80143, 80144
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  80222, 0, 0
  {
   NET 26576
   VTX 80145, 80146
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  80223, 0, 0
  {
   NET 26577
   VTX 80147, 80148
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  80224, 0, 0
  {
   NET 26578
   VTX 80149, 80150
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  80225, 0, 0
  {
   NET 26579
   VTX 80151, 80152
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  80226, 0, 0
  {
   NET 26573
   VTX 80153, 80154
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  80227, 0, 0
  {
   NET 26586
   VTX 80155, 80156
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  80228, 0, 0
  {
   NET 26574
   VTX 80157, 80158
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  80229, 0, 0
  {
   NET 26575
   VTX 80159, 80160
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  80230, 0, 0
  {
   NET 26580
   VTX 80161, 80162
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  80231, 0, 0
  {
   NET 26581
   VTX 80163, 80164
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  80232, 0, 0
  {
   NET 26582
   VTX 80165, 80166
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  80233, 0, 0
  {
   NET 26583
   VTX 80167, 80168
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  80234, 0, 0
  {
   NET 26584
   VTX 80169, 80170
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  80235, 0, 0
  {
   NET 26585
   VTX 80171, 80172
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  80236, 0, 0
  {
   NET 26785
   VTX 80173, 80174
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  80237, 0, 0
  {
   NET 26787
   VTX 80175, 80176
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  80238, 0, 0
  {
   NET 83142
   VTX 80177, 80178
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  80239, 0, 0
  {
   NET 26771
   VTX 80179, 80180
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  80240, 0, 0
  {
   NET 26773
   VTX 80181, 80182
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  80241, 0, 0
  {
   NET 83140
   VTX 80183, 80184
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  80242, 0, 0
  {
   NET 82431
   VTX 80185, 80186
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  80243, 0, 0
  {
   NET 83141
   VTX 80187, 80188
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  80244, 0, 0
  {
   NET 79117
   VTX 80189, 80190
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  80245, 0, 0
  {
   NET 26698
   VTX 80191, 80192
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  80246, 0, 0
  {
   NET 26699
   VTX 80193, 80194
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  80247, 0, 0
  {
   NET 26700
   VTX 80195, 80196
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  80248, 0, 0
  {
   NET 26701
   VTX 80197, 80198
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  80249, 0, 0
  {
   NET 26702
   VTX 80199, 80200
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  80250, 0, 0
  {
   NET 26703
   VTX 80201, 80202
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  80251, 0, 0
  {
   NET 26693
   VTX 80203, 80204
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  80252, 0, 0
  {
   NET 26694
   VTX 80205, 80206
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  80253, 0, 0
  {
   NET 26695
   VTX 80207, 80208
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  80254, 0, 0
  {
   NET 26696
   VTX 80209, 80210
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  80255, 0, 0
  {
   NET 26697
   VTX 80211, 80212
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  80256, 0, 0
  {
   NET 26704
   VTX 80213, 80214
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  80257, 0, 0
  {
   NET 26705
   VTX 80215, 80216
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  80258, 0, 0
  {
   NET 39031
   VTX 80217, 80218
   VARIABLES
   {
    #NAMED="1"
   }
  }
  GENERATE  80259, 0, 0
  {
   VARIABLES
   {
    #CONDITION="C_DMA_EN = TRUE"
    #GENERATE_KIND="IF"
    #LABEL="g2"
   }
   AREA (1000,260,2220,1820)
   INSTANCES 73742
  }
  TEXT  80260, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (1000,224,1520,259)
   ALIGN 8
   MARGINS (1,1)
   PARENT 80259
  }
  VTX  80971, 0, 0
  {
   COORD (1040,420)
  }
  VTX  80972, 0, 0
  {
   COORD (920,420)
  }
  WIRE  80974, 0, 0
  {
   NET 80976
   VTX 80971, 80972
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  80976, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA_Rst"
   }
  }
  TEXT  80977, 0, 0
  {
   TEXT "$#NAME"
   RECT (697,410,863,439)
   ALIGN 9
   MARGINS (1,1)
   PARENT 80974
  }
  NET BUS  82431, 0, 0
  {
   VARIABLES
   {
    #DECLARATION="(31:0)"
    #DOWNTO="1"
    #INITIAL_VALUE="(others => '0')"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="m_address(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  83140, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="m_byteenable(3:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  83141, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="m_writedata(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  83142, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="m_readdata(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  TEXT  83850, 0, 0
  {
   TEXT "$#NAME"
   RECT (364,1410,908,1439)
   ALIGN 8
   MARGINS (1,1)
   PARENT 83856
  }
  VTX  83854, 0, 0
  {
   COORD (920,1420)
  }
  VTX  83855, 0, 0
  {
   COORD (1040,1420)
  }
  BUS  83856, 0, 0
  {
   NET 83857
   VTX 83854, 83855
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  83857, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="m_burstcounter(C_M_BURSTCOUNT_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  SIGNALASSIGN  85212, 0, 0
  {
   LABEL "testPort"
   TEXT 
"--test_port\n"+
"test_port(255 downto 251) <= m_read & m_write & m_waitrequest & m_readdatavalid & MAC_DMA2Bus_Mst_Type;\n"+
"\n"+
"test_port(244 downto 240) <= MAC_DMA2Bus_MstWr_Req & MAC_DMA2Bus_MstWr_sof_n & MAC_DMA2Bus_MstWr_eof_n & MAC_DMA2Bus_MstWr_src_rdy_n & Bus2MAC_DMA_MstWr_dst_rdy_n;\n"+
"test_port(234 downto 230) <= MAC_DMA2Bus_MstRd_Req & Bus2MAC_DMA_MstRd_sof_n & Bus2MAC_DMA_MstRd_eof_n & Bus2MAC_DMA_MstRd_src_rdy_n & MAC_DMA2Bus_MstRd_dst_rdy_n;\n"+
"\n"+
"test_port(142 downto 140) <= Bus2MAC_DMA_Mst_Cmplt & Bus2MAC_DMA_Mst_Error & Bus2MAC_DMA_Mst_Cmd_Timeout;\n"+
"\n"+
"test_port(MAC_DMA2Bus_Mst_Length'length+120-1 downto 120) <= MAC_DMA2Bus_Mst_Length;\n"+
"\n"+
"test_port(m_burstcount'length+110-1 downto 110) <= m_burstcount;\n"+
"test_port(m_burstcounter'length+96-1 downto 96) <= m_burstcounter;\n"+
"test_port(95 downto 64) <= m_address;\n"+
"test_port(63 downto 32) <= m_writedata;\n"+
"test_port(31 downto 0) <= m_readdata;"
   RECT (220,1860,1740,2120)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   UPDATE 0
   CORNER 10
  }
  INSTANCE  85213, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DECLARATION="(255:0)"
    #DOWNTO="1"
    #INITIAL_VALUE="(others => '0')"
    #LIBRARY="#terminals"
    #REFERENCE="test_port(255:0)"
    #SYMBOL="BusOutput"
   }
   COORD (1900,2000)
   VERTEXES ( (2,85275) )
  }
  TEXT  85215, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1952,1983,2159,2018)
   ALIGN 4
   MARGINS (1,1)
   PARENT 85213
  }
  NET BUS  85216, 0, 0
  VTX  85274, 0, 0
  {
   COORD (1820,2000)
  }
  VTX  85275, 0, 0
  {
   COORD (1900,2000)
  }
  BUS  85276, 0, 0
  {
   NET 85216
   VTX 85274, 85275
  }
 }
 
}

PAGE "MAC_REG"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  INSTANCE  23887, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="openMAC_16to32conv"
    #GENERIC0="bus_address_width : INTEGER := C_MAC_REG_PLB_AWIDTH"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="MAC_REG_16to32"
    #SYMBOL="openMAC_16to32conv"
   }
   COORD (1440,420)
   VERTEXES ( (2,66284), (6,66285), (10,66251), (14,66278), (18,66276), (22,66247), (26,66249), (30,66281), (34,66261), (36,66259), (4,66253), (12,66262), (16,66266), (20,66268), (24,66270), (28,66272), (32,66264), (38,66257), (40,66255) )
   PINPROP 6,"#PIN_STATE","0"
  }
  TEXT  23888, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1440,364,1688,399)
   ALIGN 8
   MARGINS (1,1)
   PARENT 23887
  }
  TEXT  23892, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1440,880,1733,915)
   MARGINS (1,1)
   PARENT 23887
  }
  TEXT  23896, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1440,916,2123,949)
   PARENT 23887
  }
  TEXT  23900, 0, 0
  {
   TEXT "$#NAME"
   RECT (905,451,1126,480)
   ALIGN 9
   MARGINS (1,1)
   PARENT 66316
   ORIENTATION 2
  }
  TEXT  23906, 0, 0
  {
   TEXT "$#NAME"
   RECT (502,691,1106,720)
   ALIGN 9
   MARGINS (1,1)
   PARENT 66296
   ORIENTATION 2
  }
  TEXT  23908, 0, 0
  {
   TEXT "$#NAME"
   RECT (598,611,841,640)
   ALIGN 9
   MARGINS (1,1)
   PARENT 66309
   ORIENTATION 2
  }
  TEXT  23910, 0, 0
  {
   TEXT "$#NAME"
   RECT (472,651,1119,680)
   ALIGN 9
   MARGINS (1,1)
   PARENT 66295
   ORIENTATION 2
  }
  TEXT  23912, 0, 0
  {
   TEXT "$#NAME"
   RECT (858,531,1126,560)
   ALIGN 9
   MARGINS (1,1)
   PARENT 66297
   ORIENTATION 2
  }
  NET WIRE  23914, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_REG_Clk"
   }
  }
  NET WIRE  23916, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_REG_RNW"
   }
  }
  INSTANCE  24001, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="inv"
    #LIBRARY="#builtin"
    #REFERENCE="U2"
    #SYMBOL="inv"
   }
   COORD (980,560)
   VERTEXES ( (2,66277), (4,66279) )
  }
  TEXT  24165, 0, 0
  {
   TEXT "$#NAME"
   RECT (2239,451,2843,480)
   ALIGN 9
   MARGINS (1,1)
   PARENT 66298
   ORIENTATION 2
  }
  TEXT  24167, 0, 0
  {
   TEXT "$#NAME"
   RECT (2239,771,2495,800)
   ALIGN 9
   MARGINS (1,1)
   PARENT 66300
   ORIENTATION 2
  }
  TEXT  24169, 0, 0
  {
   TEXT "$#NAME"
   RECT (2239,811,2495,840)
   ALIGN 9
   MARGINS (1,1)
   PARENT 66299
   ORIENTATION 2
  }
  TEXT  24171, 0, 0
  {
   TEXT "$#NAME"
   RECT (1980,1031,2219,1060)
   ALIGN 9
   MARGINS (1,1)
   PARENT 66294
   ORIENTATION 2
  }
  NET WIRE  24173, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_REG2Bus_WrAck"
   }
  }
  NET WIRE  24174, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_REG2Bus_RdAck"
   }
  }
  NET WIRE  24175, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_REG2Bus_Error"
   }
  }
  INSTANCE  24215, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Ground"
    #LIBRARY="#connectors"
    #REFERENCE="GND"
    #SYMBOL="Ground"
   }
   COORD (1760,1040)
   ORIENTATION 2
   VERTEXES ( (2,66245) )
  }
  TEXT  24216, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1671,1053,1738,1088)
   ALIGN 6
   MARGINS (1,1)
   PARENT 24215
  }
  NET WIRE  24334, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_chipselect"
   }
  }
  NET WIRE  24336, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_read"
   }
  }
  NET WIRE  24338, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_write"
   }
  }
  NET BUS  24340, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="mac_byteenable(1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  TEXT  24346, 0, 0
  {
   TEXT "$#NAME"
   RECT (909,810,1126,839)
   ALIGN 8
   MARGINS (1,1)
   PARENT 66301
  }
  TEXT  24347, 0, 0
  {
   TEXT "$#NAME"
   RECT (2239,510,2407,539)
   ALIGN 10
   MARGINS (1,1)
   PARENT 66303
   ORIENTATION 2
  }
  TEXT  24348, 0, 0
  {
   TEXT "$#NAME"
   RECT (2239,590,2347,619)
   ALIGN 10
   MARGINS (1,1)
   PARENT 66306
   ORIENTATION 2
  }
  TEXT  24349, 0, 0
  {
   TEXT "$#NAME"
   RECT (2239,550,2349,579)
   ALIGN 10
   MARGINS (1,1)
   PARENT 66305
   ORIENTATION 2
  }
  TEXT  24350, 0, 0
  {
   TEXT "$#NAME"
   RECT (2239,670,2467,699)
   ALIGN 10
   MARGINS (1,1)
   PARENT 66308
   ORIENTATION 2
  }
  TEXT  24351, 0, 0
  {
   TEXT "$#NAME"
   RECT (2239,630,2751,659)
   ALIGN 10
   MARGINS (1,1)
   PARENT 66307
   ORIENTATION 2
  }
  TEXT  24352, 0, 0
  {
   TEXT "$#NAME"
   RECT (2239,710,2458,739)
   ALIGN 10
   MARGINS (1,1)
   PARENT 66304
   ORIENTATION 2
  }
  NET WIRE  24367, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_waitrequest"
   }
  }
  TEXT  24369, 0, 0
  {
   TEXT "$#NAME"
   RECT (943,770,1126,799)
   ALIGN 8
   MARGINS (1,1)
   PARENT 66302
  }
  TEXT  35956, 0, 0
  {
   TEXT "$#NAME"
   RECT (1135,550,1405,579)
   ALIGN 9
   MARGINS (1,1)
   PARENT 66314
  }
  NET WIRE  35977, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_REG_RNW_n"
   }
  }
  TEXT  36015, 0, 0
  {
   TEXT "$#NAME"
   RECT (523,731,1126,760)
   ALIGN 9
   MARGINS (1,1)
   PARENT 66315
   ORIENTATION 2
  }
  NET BUS  36018, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2MAC_REG_Addr(C_MAC_REG_PLB_AWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  36600, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="mac_address(C_MAC_REG_PLB_AWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  38736, 0, 0
  {
   VARIABLES
   {
    #NAME="clk50"
   }
  }
  TEXT  38738, 0, 0
  {
   TEXT "$#NAME"
   RECT (1629,305,1687,334)
   ALIGN 6
   MARGINS (1,1)
   PARENT 66319
   ORIENTATION 2
  }
  INSTANCE  38793, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #LIBRARY="#builtin"
    #REFERENCE="U1"
    #SYMBOL="buf"
   }
   COORD (1360,300)
   VERTEXES ( (2,66289), (4,66287) )
   PINPROP 4,"#PIN_STATE","0"
  }
  NET WIRE  39245, 0, 0
  {
   VARIABLES
   {
    #NAME="rst"
   }
  }
  TEXT  39246, 0, 0
  {
   TEXT "$#NAME"
   RECT (1097,490,1126,519)
   ALIGN 9
   MARGINS (1,1)
   PARENT 66318
  }
  NET BUS  58035, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="mac_writedata(15:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  58036, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="mac_readdata(15:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  58592, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2MAC_REG_BE_s((C_MAC_REG_PLB_DWIDTH/8)-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  TEXT  58593, 0, 0
  {
   TEXT "$#NAME"
   RECT (384,1211,1006,1240)
   ALIGN 9
   MARGINS (1,1)
   PARENT 66324
   ORIENTATION 2
  }
  TEXT  58600, 0, 0
  {
   TEXT "$#NAME"
   RECT (2201,1211,2848,1240)
   ALIGN 9
   MARGINS (1,1)
   PARENT 66323
  }
  NET BUS  58613, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2MAC_REG_BE((C_MAC_REG_PLB_DWIDTH/8)-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  SIGNALASSIGN  58617, 0, 0
  {
   LABEL "SignalAssignments_1"
   TEXT "Bus2MAC_REG_BE_s <= Bus2MAC_REG_BE;"
   RECT (1200,1140,2000,1320)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
   VTX (  66290, 66293 )
  }
  NET BUS  65189, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2MAC_REG_Data(C_MAC_REG_PLB_DWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  65190, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="MAC_REG2Bus_Data(C_MAC_REG_PLB_DWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  VTX  66244, 0, 0
  {
   COORD (1940,1040)
  }
  VTX  66245, 0, 0
  {
   COORD (1760,1040)
  }
  VTX  66246, 0, 0
  {
   COORD (1140,660)
  }
  VTX  66247, 0, 0
  {
   COORD (1440,660)
  }
  VTX  66248, 0, 0
  {
   COORD (1140,700)
  }
  VTX  66249, 0, 0
  {
   COORD (1440,700)
  }
  VTX  66250, 0, 0
  {
   COORD (1140,540)
  }
  VTX  66251, 0, 0
  {
   COORD (1440,540)
  }
  VTX  66252, 0, 0
  {
   COORD (2220,460)
  }
  VTX  66253, 0, 0
  {
   COORD (2040,460)
  }
  VTX  66254, 0, 0
  {
   COORD (2220,820)
  }
  VTX  66255, 0, 0
  {
   COORD (2040,820)
  }
  VTX  66256, 0, 0
  {
   COORD (2220,780)
  }
  VTX  66257, 0, 0
  {
   COORD (2040,780)
  }
  VTX  66258, 0, 0
  {
   COORD (1140,820)
  }
  VTX  66259, 0, 0
  {
   COORD (1440,820)
  }
  VTX  66260, 0, 0
  {
   COORD (1140,780)
  }
  VTX  66261, 0, 0
  {
   COORD (1440,780)
  }
  VTX  66262, 0, 0
  {
   COORD (2040,520)
  }
  VTX  66263, 0, 0
  {
   COORD (2220,520)
  }
  VTX  66264, 0, 0
  {
   COORD (2040,720)
  }
  VTX  66265, 0, 0
  {
   COORD (2220,720)
  }
  VTX  66266, 0, 0
  {
   COORD (2040,560)
  }
  VTX  66267, 0, 0
  {
   COORD (2220,560)
  }
  VTX  66268, 0, 0
  {
   COORD (2040,600)
  }
  VTX  66269, 0, 0
  {
   COORD (2220,600)
  }
  VTX  66270, 0, 0
  {
   COORD (2040,640)
  }
  VTX  66271, 0, 0
  {
   COORD (2220,640)
  }
  VTX  66272, 0, 0
  {
   COORD (2040,680)
  }
  VTX  66273, 0, 0
  {
   COORD (2220,680)
  }
  VTX  66274, 0, 0
  {
   COORD (860,620)
  }
  VTX  66275, 0, 0
  {
   COORD (960,620)
  }
  VTX  66276, 0, 0
  {
   COORD (1440,620)
  }
  VTX  66277, 0, 0
  {
   COORD (980,580)
  }
  VTX  66278, 0, 0
  {
   COORD (1440,580)
  }
  VTX  66279, 0, 0
  {
   COORD (1100,580)
  }
  VTX  66280, 0, 0
  {
   COORD (1140,740)
  }
  VTX  66281, 0, 0
  {
   COORD (1440,740)
  }
  VTX  66282, 0, 0
  {
   COORD (1140,460)
  }
  VTX  66283, 0, 0
  {
   COORD (1240,460)
  }
  VTX  66284, 0, 0
  {
   COORD (1440,460)
  }
  VTX  66285, 0, 0
  {
   COORD (1440,500)
  }
  VTX  66286, 0, 0
  {
   COORD (1140,500)
  }
  VTX  66287, 0, 0
  {
   COORD (1480,320)
  }
  VTX  66288, 0, 0
  {
   COORD (1620,320)
  }
  VTX  66289, 0, 0
  {
   COORD (1360,320)
  }
  VTX  66290, 0, 0
  {
   COORD (2000,1220)
  }
  VTX  66291, 0, 0
  {
   COORD (2180,1220)
  }
  VTX  66292, 0, 0
  {
   COORD (1040,1220)
  }
  VTX  66293, 0, 0
  {
   COORD (1200,1220)
  }
  WIRE  66294, 0, 0
  {
   NET 24175
   VTX 66244, 66245
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  66295, 0, 0
  {
   NET 58592
   VTX 66246, 66247
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  66296, 0, 0
  {
   NET 65189
   VTX 66248, 66249
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  66297, 0, 0
  {
   NET 95108
   VTX 66250, 66251
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  66298, 0, 0
  {
   NET 65190
   VTX 66252, 66253
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  66299, 0, 0
  {
   NET 24174
   VTX 66254, 66255
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  66300, 0, 0
  {
   NET 24173
   VTX 66256, 66257
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  66301, 0, 0
  {
   NET 58036
   VTX 66258, 66259
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  66302, 0, 0
  {
   NET 24367
   VTX 66260, 66261
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  66303, 0, 0
  {
   NET 24334
   VTX 66262, 66263
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  66304, 0, 0
  {
   NET 58035
   VTX 66264, 66265
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  66305, 0, 0
  {
   NET 24338
   VTX 66266, 66267
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  66306, 0, 0
  {
   NET 24336
   VTX 66268, 66269
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  66307, 0, 0
  {
   NET 36600
   VTX 66270, 66271
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  66308, 0, 0
  {
   NET 24340
   VTX 66272, 66273
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  66309, 0, 0
  {
   NET 23916
   VTX 66274, 66275
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  66310, 0, 0
  {
   NET 23916
   VTX 66276, 66275
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  66311, 0, 0
  {
   COORD (960,580)
  }
  WIRE  66312, 0, 0
  {
   NET 23916
   VTX 66275, 66311
  }
  WIRE  66313, 0, 0
  {
   NET 23916
   VTX 66311, 66277
  }
  WIRE  66314, 0, 0
  {
   NET 35977
   VTX 66278, 66279
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  66315, 0, 0
  {
   NET 36018
   VTX 66280, 66281
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  66316, 0, 0
  {
   NET 23914
   VTX 66282, 66283
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  66317, 0, 0
  {
   NET 23914
   VTX 66283, 66284
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  66318, 0, 0
  {
   NET 39245
   VTX 66285, 66286
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  66319, 0, 0
  {
   NET 38736
   VTX 66287, 66288
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  66320, 0, 0
  {
   COORD (1240,320)
  }
  WIRE  66321, 0, 0
  {
   NET 23914
   VTX 66283, 66320
  }
  WIRE  66322, 0, 0
  {
   NET 23914
   VTX 66320, 66289
  }
  BUS  66323, 0, 0
  {
   NET 58592
   VTX 66290, 66291
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  66324, 0, 0
  {
   NET 58613
   VTX 66292, 66293
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  95108, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2MAC_REG_CS(1:1)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
 }
 
}

PAGE "MAC_CMP"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  NET BUS  24971, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="tcp_readdata(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  24973, 0, 0
  {
   VARIABLES
   {
    #NAME="tcp_waitrequest"
   }
  }
  NET WIRE  24975, 0, 0
  {
   VARIABLES
   {
    #NAME="tcp_chipselect"
   }
  }
  NET WIRE  24977, 0, 0
  {
   VARIABLES
   {
    #NAME="tcp_read"
   }
  }
  NET WIRE  24979, 0, 0
  {
   VARIABLES
   {
    #NAME="tcp_write"
   }
  }
  NET BUS  24981, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="tcp_byteenable(3:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  24983, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="tcp_address(1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  24985, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="tcp_writedata(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  TEXT  24987, 0, 0
  {
   TEXT "$#NAME"
   RECT (631,870,836,899)
   ALIGN 8
   MARGINS (1,1)
   PARENT 50977
  }
  TEXT  24988, 0, 0
  {
   TEXT "$#NAME"
   RECT (665,1110,836,1139)
   ALIGN 8
   MARGINS (1,1)
   PARENT 51252
  }
  TEXT  24989, 0, 0
  {
   TEXT "$#NAME"
   RECT (2498,750,2654,779)
   ALIGN 10
   MARGINS (1,1)
   PARENT 51633
   ORIENTATION 2
  }
  TEXT  24990, 0, 0
  {
   TEXT "$#NAME"
   RECT (2498,670,2594,699)
   ALIGN 10
   MARGINS (1,1)
   PARENT 51635
   ORIENTATION 2
  }
  TEXT  24991, 0, 0
  {
   TEXT "$#NAME"
   RECT (2498,710,2596,739)
   ALIGN 10
   MARGINS (1,1)
   PARENT 51634
   ORIENTATION 2
  }
  TEXT  24992, 0, 0
  {
   TEXT "$#NAME"
   RECT (2498,790,2714,819)
   ALIGN 10
   MARGINS (1,1)
   PARENT 51637
   ORIENTATION 2
  }
  TEXT  24993, 0, 0
  {
   TEXT "$#NAME"
   RECT (2498,830,2681,859)
   ALIGN 10
   MARGINS (1,1)
   PARENT 51760
   ORIENTATION 2
  }
  TEXT  24994, 0, 0
  {
   TEXT "$#NAME"
   RECT (2498,630,2705,659)
   ALIGN 10
   MARGINS (1,1)
   PARENT 51636
   ORIENTATION 2
  }
  TEXT  25011, 0, 0
  {
   TEXT "$#NAME"
   RECT (2498,871,3102,900)
   ALIGN 9
   MARGINS (1,1)
   PARENT 51661
   ORIENTATION 2
  }
  TEXT  25013, 0, 0
  {
   TEXT "$#NAME"
   RECT (2498,1031,2754,1060)
   ALIGN 9
   MARGINS (1,1)
   PARENT 51999
   ORIENTATION 2
  }
  TEXT  25015, 0, 0
  {
   TEXT "$#NAME"
   RECT (2498,991,2754,1020)
   ALIGN 9
   MARGINS (1,1)
   PARENT 51998
   ORIENTATION 2
  }
  TEXT  25017, 0, 0
  {
   TEXT "$#NAME"
   RECT (2498,1071,2737,1100)
   ALIGN 9
   MARGINS (1,1)
   PARENT 52000
   ORIENTATION 2
  }
  NET WIRE  25023, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_CMP2Bus_WrAck"
   }
  }
  NET WIRE  25026, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_CMP2Bus_RdAck"
   }
  }
  NET WIRE  25029, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_CMP2Bus_Error"
   }
  }
  TEXT  25035, 0, 0
  {
   TEXT "$#NAME"
   RECT (233,831,836,860)
   ALIGN 9
   MARGINS (1,1)
   PARENT 50983
   ORIENTATION 2
  }
  TEXT  25037, 0, 0
  {
   TEXT "$#NAME"
   RECT (232,631,836,660)
   ALIGN 9
   MARGINS (1,1)
   PARENT 50432
   ORIENTATION 2
  }
  TEXT  25039, 0, 0
  {
   TEXT "$#NAME"
   RECT (593,671,836,700)
   ALIGN 9
   MARGINS (1,1)
   PARENT 50599
   ORIENTATION 2
  }
  TEXT  25041, 0, 0
  {
   TEXT "$#NAME"
   RECT (569,791,836,820)
   ALIGN 9
   MARGINS (1,1)
   PARENT 50982
   ORIENTATION 2
  }
  TEXT  25043, 0, 0
  {
   TEXT "$#NAME"
   RECT (568,751,836,780)
   ALIGN 9
   MARGINS (1,1)
   PARENT 50598
   ORIENTATION 2
  }
  TEXT  26114, 0, 0
  {
   TEXT "$#NAME"
   RECT (740,1030,836,1059)
   ALIGN 8
   MARGINS (1,1)
   PARENT 51250
  }
  TEXT  26116, 0, 0
  {
   TEXT "$#NAME"
   RECT (738,1070,836,1099)
   ALIGN 8
   MARGINS (1,1)
   PARENT 51253
  }
  TEXT  41198, 0, 0
  {
   TEXT "$#NAME"
   RECT (680,990,836,1019)
   ALIGN 8
   MARGINS (1,1)
   PARENT 51251
  }
  TEXT  49923, 0, 0
  {
   TEXT "$#NAME"
   RECT (615,591,836,620)
   ALIGN 9
   MARGINS (1,1)
   PARENT 50215
   ORIENTATION 2
  }
  SIGNALASSIGN  49986, 0, 0
  {
   LABEL "mac_cmp_to_bus"
   TEXT 
"--mac_cmp assignments\n"+
"---cmp_clk <= Bus2MAC_CMP_Clk;\n"+
"tcp_writedata <= Bus2MAC_REG_Data;\n"+
"tcp_read <= Bus2MAC_REG_RNW;\n"+
"tcp_write <= not Bus2MAC_REG_RNW;\n"+
"tcp_chipselect <= Bus2MAC_REG_CS(0);\n"+
"tcp_byteenable <= Bus2MAC_REG_BE;\n"+
"tcp_address <= Bus2MAC_REG_Addr(3 downto 2);\n"+
"\n"+
"MAC_CMP2Bus_Data <= tcp_readdata;\n"+
"MAC_CMP2Bus_RdAck <= tcp_chipselect and tcp_read and not tcp_waitrequest;\n"+
"MAC_CMP2Bus_WrAck <= tcp_chipselect and tcp_write and not tcp_waitrequest;\n"+
"MAC_CMP2Bus_Error <= '0';"
   RECT (960,540,2340,1160)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   UPDATE 0
   CORNER 10
   VTX (  50172, 50431, 50595, 50597, 50974, 50979, 50981, 51243, 51245, 51247, 51249, 51623, 51625, 51627, 51629, 51631, 51659, 51758, 51992, 51994, 51996 )
  }
  VTX  50171, 0, 0
  {
   COORD (840,600)
  }
  VTX  50172, 0, 0
  {
   COORD (960,600)
  }
  WIRE  50215, 0, 0
  {
   NET 93566
   VTX 50171, 50172
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  50430, 0, 0
  {
   COORD (840,640)
  }
  VTX  50431, 0, 0
  {
   COORD (960,640)
  }
  BUS  50432, 0, 0
  {
   NET 93568
   VTX 50430, 50431
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  50594, 0, 0
  {
   COORD (840,760)
  }
  VTX  50595, 0, 0
  {
   COORD (960,760)
  }
  VTX  50596, 0, 0
  {
   COORD (840,680)
  }
  VTX  50597, 0, 0
  {
   COORD (960,680)
  }
  BUS  50598, 0, 0
  {
   NET 99361
   VTX 50594, 50595
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  50599, 0, 0
  {
   NET 93569
   VTX 50596, 50597
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  50973, 0, 0
  {
   COORD (840,880)
  }
  VTX  50974, 0, 0
  {
   COORD (960,880)
  }
  BUS  50977, 0, 0
  {
   NET 24971
   VTX 50973, 50974
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  50978, 0, 0
  {
   COORD (840,800)
  }
  VTX  50979, 0, 0
  {
   COORD (960,800)
  }
  VTX  50980, 0, 0
  {
   COORD (840,840)
  }
  VTX  50981, 0, 0
  {
   COORD (960,840)
  }
  BUS  50982, 0, 0
  {
   NET 93609
   VTX 50978, 50979
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  50983, 0, 0
  {
   NET 93598
   VTX 50980, 50981
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  51242, 0, 0
  {
   COORD (840,1040)
  }
  VTX  51243, 0, 0
  {
   COORD (960,1040)
  }
  VTX  51244, 0, 0
  {
   COORD (834,1000)
  }
  VTX  51245, 0, 0
  {
   COORD (960,1000)
  }
  VTX  51246, 0, 0
  {
   COORD (840,1120)
  }
  VTX  51247, 0, 0
  {
   COORD (960,1120)
  }
  VTX  51248, 0, 0
  {
   COORD (840,1080)
  }
  VTX  51249, 0, 0
  {
   COORD (960,1080)
  }
  WIRE  51250, 0, 0
  {
   NET 24977
   VTX 51242, 51243
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  51251, 0, 0
  {
   NET 24975
   VTX 51244, 51245
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  51252, 0, 0
  {
   NET 24973
   VTX 51246, 51247
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  51253, 0, 0
  {
   NET 24979
   VTX 51248, 51249
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  51623, 0, 0
  {
   COORD (2340,760)
  }
  VTX  51624, 0, 0
  {
   COORD (2480,760)
  }
  VTX  51625, 0, 0
  {
   COORD (2340,720)
  }
  VTX  51626, 0, 0
  {
   COORD (2480,720)
  }
  VTX  51627, 0, 0
  {
   COORD (2340,680)
  }
  VTX  51628, 0, 0
  {
   COORD (2480,680)
  }
  VTX  51629, 0, 0
  {
   COORD (2340,640)
  }
  VTX  51630, 0, 0
  {
   COORD (2480,640)
  }
  VTX  51631, 0, 0
  {
   COORD (2340,800)
  }
  VTX  51632, 0, 0
  {
   COORD (2480,800)
  }
  WIRE  51633, 0, 0
  {
   NET 24975
   VTX 51623, 51624
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  51634, 0, 0
  {
   NET 24979
   VTX 51625, 51626
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  51635, 0, 0
  {
   NET 24977
   VTX 51627, 51628
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  51636, 0, 0
  {
   NET 24985
   VTX 51629, 51630
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  51637, 0, 0
  {
   NET 24981
   VTX 51631, 51632
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  51659, 0, 0
  {
   COORD (2340,880)
  }
  VTX  51660, 0, 0
  {
   COORD (2480,880)
  }
  BUS  51661, 0, 0
  {
   NET 94626
   VTX 51659, 51660
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  51758, 0, 0
  {
   COORD (2340,840)
  }
  VTX  51759, 0, 0
  {
   COORD (2480,840)
  }
  BUS  51760, 0, 0
  {
   NET 24983
   VTX 51758, 51759
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  51992, 0, 0
  {
   COORD (2340,1000)
  }
  VTX  51993, 0, 0
  {
   COORD (2480,1000)
  }
  VTX  51994, 0, 0
  {
   COORD (2340,1040)
  }
  VTX  51995, 0, 0
  {
   COORD (2480,1040)
  }
  VTX  51996, 0, 0
  {
   COORD (2340,1080)
  }
  VTX  51997, 0, 0
  {
   COORD (2480,1080)
  }
  WIRE  51998, 0, 0
  {
   NET 25026
   VTX 51992, 51993
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  51999, 0, 0
  {
   NET 25023
   VTX 51994, 51995
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  52000, 0, 0
  {
   NET 25029
   VTX 51996, 51997
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  93566, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_REG_Clk"
   }
  }
  NET BUS  93568, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2MAC_REG_Data(C_MAC_REG_PLB_DWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  93569, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_REG_RNW"
   }
  }
  NET BUS  93598, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2MAC_REG_Addr(C_MAC_REG_PLB_AWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  93609, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2MAC_REG_BE(3:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  94626, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="MAC_CMP2Bus_Data(C_MAC_REG_PLB_DWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  SIGNALASSIGN  95144, 0, 0
  {
   LABEL "MacCmpRegtoBus"
   TEXT 
"-- connect mac reg with mac cmp or reg output signals\n"+
"with Bus2MAC_REG_CS select \n"+
"\tIP2Bus_Data_s(C_MAC_REG_PLB_DWIDTH-1 downto 0) <= MAC_REG2Bus_Data(C_MAC_REG_PLB_DWIDTH-1 downto 0) when \"10\",\n"+
"\t\tMAC_CMP2Bus_Data(C_MAC_REG_PLB_DWIDTH-1 downto 0) \t\t\t\t\t\t\t\t\t\t\t\twhen \"01\",\n"+
"\t\t(others => '0') \t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\twhen others;\n"+
"\t\t\n"+
"with Bus2MAC_REG_CS select \n"+
"\tIP2Bus_WrAck_s <= MAC_REG2Bus_WrAck \t\t\t\twhen \"10\",\n"+
"\t\t\t\t\t\tMAC_CMP2Bus_WrAck \t\t\t\t\twhen \"01\",\n"+
"\t\t\t\t\t\t'0'\t\t\t\t\t\t\t\t\t\twhen others;\t\n"+
"\n"+
"with Bus2MAC_REG_CS select \n"+
"\tIP2Bus_RrAck_s <= MAC_REG2Bus_RdAck \t\t\t\twhen \"10\",\n"+
"\t\t\t\t\t\tMAC_CMP2Bus_RdAck \t\t\t\t\twhen \"01\",\n"+
"\t\t\t\t\t\t'0'\t\t\t\t\t\t\t\t\t\twhen others;\t\n"+
"\n"+
"with Bus2MAC_REG_CS select \n"+
"\tIP2Bus_Error_s <= MAC_REG2Bus_Error \t\t\t\twhen \"10\",\n"+
"\t\t\t\t\t\tMAC_CMP2Bus_Error \t\t\t\t\twhen \"01\",\n"+
"\t\t\t\t\t\t'0'\t\t\t\t\t\t\t\t\t\twhen others;"
   RECT (280,1340,2160,2080)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  NET BUS  99361, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2MAC_REG_CS(1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
 }
 
}

PAGE "MAC_PKT_PLB"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  GENERIC  37634, 0, 0
  {
   LABEL "Generics"
   TEXT 
"-- openMAC CMP PLB Slave\n"+
"C_MAC_PKT_BASEADDR : std_logic_vector := X\"00000000\";\n"+
"C_MAC_PKT_HIGHADDR : std_logic_vector := X\"000FFFFF\";\n"+
"C_MAC_PKT_NUM_MASTERS : INTEGER := 1;\n"+
"C_MAC_PKT_PLB_AWIDTH : INTEGER := 32;\n"+
"C_MAC_PKT_PLB_DWIDTH : INTEGER := 32;\n"+
"C_MAC_PKT_PLB_MID_WIDTH : INTEGER := 1;\n"+
"C_MAC_PKT_PLB_P2P : INTEGER := 0;\n"+
"C_MAC_PKT_PLB_NUM_MASTERS : INTEGER := 1;\n"+
"C_MAC_PKT_PLB_NATIVE_DWIDTH : INTEGER := 32;\n"+
"C_MAC_PKT_PLB_SUPPORT_BURSTS : INTEGER := 0;\n"+
""
   RECT (240,240,1280,720)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  INSTANCE  37635, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="plbv46_slave_single"
    #GENERIC0="C_ARD_NUM_CE_ARRAY : INTEGER_ARRAY_TYPE := (0 => 1)"
    #GENERIC1="C_ARD_ADDR_RANGE_ARRAY : SLV64_ARRAY_TYPE := (C_MAC_PKT_BASE,C_MAC_PKT_HIGH)"
    #GENERIC10="C_SIPIF_DWIDTH : INTEGER range 32 to 32 := C_MAC_PKT_PLB_DWIDTH"
    #GENERIC2="C_SPLB_DWIDTH : INTEGER range 32 to 128 := C_MAC_PKT_PLB_DWIDTH"
    #GENERIC3="C_SPLB_AWIDTH : INTEGER range 32 to 32 := C_MAC_PKT_PLB_AWIDTH"
    #GENERIC4="C_SPLB_NUM_MASTERS : INTEGER range 1 to 16 := C_MAC_PKT_PLB_NUM_MASTERS"
    #GENERIC5="C_BUS2CORE_CLK_RATIO : INTEGER range 1 to 2 := 1"
    #GENERIC6="C_SPLB_P2P : INTEGER range 0 to 1 := C_MAC_PKT_PLB_P2P"
    #GENERIC7="C_FAMILY : STRING := C_FAMILY"
    #GENERIC8="C_SPLB_MID_WIDTH : INTEGER range 1 to 4 := C_MAC_PKT_PLB_MID_WIDTH"
    #GENERIC9="C_INCLUDE_DPHASE_TIMER : INTEGER range 0 to 1 := 0"
    #LIBRARY="plbv46_slave_single_v1_01_a"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="MAC_PKT_PLB_SINGLE_SLAVE"
    #SYMBOL="plbv46_slave_single"
   }
   COORD (1280,760)
   VERTEXES ( (2,37947), (6,37949), (10,37993), (14,37995), (18,37951), (22,37953), (26,37955), (30,37957), (34,37975), (38,37959), (42,37961), (46,37963), (50,37985), (54,37987), (58,37989), (62,37991), (66,37965), (70,37997), (74,37967), (78,37969), (82,37971), (86,37973), (90,37977), (94,37979), (98,37981), (102,37983), (104,38014), (106,38016), (108,38018), (110,38020), (4,38021), (8,38041), (12,38023), (16,38025), (20,38027), (24,38029), (28,38031), (32,38043), (36,38047), (40,38033), (44,38035), (48,38037), (52,38039), (56,38045), (60,38049), (64,38051), (68,37999), (72,38001), (76,38003), (80,38005), (84,38007), (88,38009), (92,38011) )
   PINPROP 64,"#PIN_STATE","0"
  }
  TEXT  37689, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1280,724,1717,759)
   ALIGN 8
   MARGINS (1,1)
   PARENT 37635
  }
  TEXT  37690, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1280,2000,1542,2035)
   MARGINS (1,1)
   PARENT 37635
  }
  TEXT  37691, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1400,260,2434,623)
   PARENT 37635
  }
  INSTANCE  37692, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_PKT_Clk"
    #SYMBOL="Input"
   }
   COORD (1120,800)
   VERTEXES ( (2,37948) )
  }
  TEXT  37694, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (873,783,1069,818)
   ALIGN 6
   MARGINS (1,1)
   PARENT 37692
  }
  INSTANCE  37695, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_PKT_addrAck"
    #SYMBOL="Output"
   }
   COORD (2260,800)
   VERTEXES ( (2,38022) )
  }
  TEXT  37697, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2312,783,2572,818)
   ALIGN 4
   MARGINS (1,1)
   PARENT 37695
  }
  INSTANCE  37698, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_PKT_Rst"
    #SYMBOL="Input"
   }
   COORD (1120,840)
   VERTEXES ( (2,37950) )
  }
  TEXT  37700, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (871,823,1069,858)
   ALIGN 6
   MARGINS (1,1)
   PARENT 37698
  }
  INSTANCE  37701, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_PKT_SSize(0:1)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2260,840)
   VERTEXES ( (2,38042) )
  }
  TEXT  37703, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2312,823,2601,858)
   ALIGN 4
   MARGINS (1,1)
   PARENT 37701
  }
  INSTANCE  37704, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_PKT_ABus(0:31)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1120,880)
   VERTEXES ( (2,37994) )
  }
  TEXT  37706, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (770,863,1069,898)
   ALIGN 6
   MARGINS (1,1)
   PARENT 37704
  }
  INSTANCE  37707, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_PKT_wait"
    #SYMBOL="Output"
   }
   COORD (2260,880)
   VERTEXES ( (2,38024) )
  }
  TEXT  37709, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2312,863,2518,898)
   ALIGN 4
   MARGINS (1,1)
   PARENT 37707
  }
  INSTANCE  37710, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_PKT_UABus(0:31)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1120,920)
   VERTEXES ( (2,37996) )
  }
  TEXT  37712, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (749,903,1069,938)
   ALIGN 6
   MARGINS (1,1)
   PARENT 37710
  }
  INSTANCE  37713, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_PKT_rearbitrate"
    #SYMBOL="Output"
   }
   COORD (2260,920)
   VERTEXES ( (2,38026) )
  }
  TEXT  37715, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2312,903,2599,938)
   ALIGN 4
   MARGINS (1,1)
   PARENT 37713
  }
  INSTANCE  37716, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_PKT_PAValid"
    #SYMBOL="Input"
   }
   COORD (1120,960)
   VERTEXES ( (2,37952) )
  }
  TEXT  37718, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (812,943,1069,978)
   ALIGN 6
   MARGINS (1,1)
   PARENT 37716
  }
  INSTANCE  37719, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_PKT_wrDAck"
    #SYMBOL="Output"
   }
   COORD (2260,960)
   VERTEXES ( (2,38028) )
  }
  TEXT  37721, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2312,943,2566,978)
   ALIGN 4
   MARGINS (1,1)
   PARENT 37719
  }
  INSTANCE  37722, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_PKT_SAValid"
    #SYMBOL="Input"
   }
   COORD (1120,1000)
   VERTEXES ( (2,37954) )
  }
  TEXT  37724, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (812,983,1069,1018)
   ALIGN 6
   MARGINS (1,1)
   PARENT 37722
  }
  INSTANCE  37725, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_PKT_wrComp"
    #SYMBOL="Output"
   }
   COORD (2260,1000)
   VERTEXES ( (2,38030) )
  }
  TEXT  37727, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2312,983,2575,1018)
   ALIGN 4
   MARGINS (1,1)
   PARENT 37725
  }
  INSTANCE  37728, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_PKT_rdPrim"
    #SYMBOL="Input"
   }
   COORD (1120,1040)
   VERTEXES ( (2,37956) )
  }
  TEXT  37730, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (828,1023,1069,1058)
   ALIGN 6
   MARGINS (1,1)
   PARENT 37728
  }
  INSTANCE  37731, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_PKT_wrBTerm"
    #SYMBOL="Output"
   }
   COORD (2260,1040)
   VERTEXES ( (2,38032) )
  }
  TEXT  37733, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2312,1023,2586,1058)
   ALIGN 4
   MARGINS (1,1)
   PARENT 37731
  }
  INSTANCE  37734, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_PKT_wrPrim"
    #SYMBOL="Input"
   }
   COORD (1120,1080)
   VERTEXES ( (2,37958) )
  }
  TEXT  37736, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (823,1063,1069,1098)
   ALIGN 6
   MARGINS (1,1)
   PARENT 37734
  }
  INSTANCE  37737, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_PKT_rdDBus(0:C_MAC_PKT_PLB_DWIDTH-1)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2260,1080)
   VERTEXES ( (2,38044) )
  }
  TEXT  37739, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2312,1063,3011,1098)
   ALIGN 4
   MARGINS (1,1)
   PARENT 37737
  }
  INSTANCE  37740, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_PKT_masterID(0:C_MAC_PKT_PLB_MID_WIDTH-1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1120,1120)
   VERTEXES ( (2,37976) )
  }
  TEXT  37742, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (303,1103,1069,1138)
   ALIGN 6
   MARGINS (1,1)
   PARENT 37740
  }
  INSTANCE  37743, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_PKT_rdWdAddr(0:3)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2260,1120)
   VERTEXES ( (2,38048) )
  }
  TEXT  37745, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2312,1103,2659,1138)
   ALIGN 4
   MARGINS (1,1)
   PARENT 37743
  }
  INSTANCE  37746, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_PKT_abort"
    #SYMBOL="Input"
   }
   COORD (1120,1160)
   VERTEXES ( (2,37960) )
  }
  TEXT  37748, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (849,1143,1069,1178)
   ALIGN 6
   MARGINS (1,1)
   PARENT 37746
  }
  INSTANCE  37749, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_PKT_rdDAck"
    #SYMBOL="Output"
   }
   COORD (2260,1160)
   VERTEXES ( (2,38034) )
  }
  TEXT  37751, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2312,1143,2561,1178)
   ALIGN 4
   MARGINS (1,1)
   PARENT 37749
  }
  INSTANCE  37752, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_PKT_busLock"
    #SYMBOL="Input"
   }
   COORD (1120,1200)
   VERTEXES ( (2,37962) )
  }
  TEXT  37754, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (807,1183,1069,1218)
   ALIGN 6
   MARGINS (1,1)
   PARENT 37752
  }
  INSTANCE  37755, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_PKT_rdComp"
    #SYMBOL="Output"
   }
   COORD (2260,1200)
   VERTEXES ( (2,38036) )
  }
  TEXT  37757, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2312,1183,2570,1218)
   ALIGN 4
   MARGINS (1,1)
   PARENT 37755
  }
  INSTANCE  37758, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_PKT_RNW"
    #SYMBOL="Input"
   }
   COORD (1120,1240)
   VERTEXES ( (2,37964) )
  }
  TEXT  37760, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (843,1223,1069,1258)
   ALIGN 6
   MARGINS (1,1)
   PARENT 37758
  }
  INSTANCE  37761, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_PKT_rdBTerm"
    #SYMBOL="Output"
   }
   COORD (2260,1240)
   VERTEXES ( (2,38038) )
  }
  TEXT  37763, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2312,1223,2581,1258)
   ALIGN 4
   MARGINS (1,1)
   PARENT 37761
  }
  INSTANCE  37764, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_PKT_BE(0:(C_MAC_PKT_PLB_DWIDTH/8)-1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1120,1280)
   VERTEXES ( (2,37986) )
  }
  TEXT  37766, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (385,1263,1069,1298)
   ALIGN 6
   MARGINS (1,1)
   PARENT 37764
  }
  INSTANCE  37767, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_PKT_MBusy(0:C_MAC_PKT_NUM_MASTERS-1)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2260,1280)
   VERTEXES ( (2,38040) )
  }
  TEXT  37769, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2312,1263,3031,1298)
   ALIGN 4
   MARGINS (1,1)
   PARENT 37767
  }
  INSTANCE  37770, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_PKT_MSize(0:1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1120,1320)
   VERTEXES ( (2,37988) )
  }
  TEXT  37772, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (776,1303,1069,1338)
   ALIGN 6
   MARGINS (1,1)
   PARENT 37770
  }
  INSTANCE  37773, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_PKT_MWrErr(0:C_MAC_PKT_NUM_MASTERS-1)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2260,1320)
   VERTEXES ( (2,38046) )
  }
  TEXT  37775, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2312,1303,3047,1338)
   ALIGN 4
   MARGINS (1,1)
   PARENT 37773
  }
  INSTANCE  37776, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_PKT_size(0:3)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1120,1360)
   VERTEXES ( (2,37990) )
  }
  TEXT  37778, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (803,1343,1069,1378)
   ALIGN 6
   MARGINS (1,1)
   PARENT 37776
  }
  INSTANCE  37779, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_PKT_MRdErr(0:C_MAC_PKT_NUM_MASTERS-1)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2260,1360)
   VERTEXES ( (2,38050) )
  }
  TEXT  37781, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2312,1343,3044,1378)
   ALIGN 4
   MARGINS (1,1)
   PARENT 37779
  }
  INSTANCE  37782, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_PKT_type(0:2)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1120,1400)
   VERTEXES ( (2,37992) )
  }
  TEXT  37784, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (802,1383,1069,1418)
   ALIGN 6
   MARGINS (1,1)
   PARENT 37782
  }
  INSTANCE  37785, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_PKT_MIRQ(0:C_MAC_PKT_NUM_MASTERS-1)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2260,1400)
   VERTEXES ( (2,38052) )
  }
  TEXT  37787, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2312,1383,3019,1418)
   ALIGN 4
   MARGINS (1,1)
   PARENT 37785
  }
  INSTANCE  37788, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_PKT_lockErr"
    #SYMBOL="Input"
   }
   COORD (1120,1440)
   VERTEXES ( (2,37966) )
  }
  TEXT  37790, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (824,1423,1069,1458)
   ALIGN 6
   MARGINS (1,1)
   PARENT 37788
  }
  INSTANCE  37791, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_PKT_wrDBus(0:C_MAC_PKT_PLB_DWIDTH-1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1120,1480)
   VERTEXES ( (2,37998) )
  }
  TEXT  37793, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (365,1463,1069,1498)
   ALIGN 6
   MARGINS (1,1)
   PARENT 37791
  }
  INSTANCE  37794, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_PKT_wrBurst"
    #SYMBOL="Input"
   }
   COORD (1120,1520)
   VERTEXES ( (2,37968) )
  }
  TEXT  37796, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (816,1503,1069,1538)
   ALIGN 6
   MARGINS (1,1)
   PARENT 37794
  }
  INSTANCE  37797, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_PKT_rdBurst"
    #SYMBOL="Input"
   }
   COORD (1120,1560)
   VERTEXES ( (2,37970) )
  }
  TEXT  37799, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (821,1543,1069,1578)
   ALIGN 6
   MARGINS (1,1)
   PARENT 37797
  }
  INSTANCE  37800, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_PKT_wrPendReq"
    #SYMBOL="Input"
   }
   COORD (1120,1600)
   VERTEXES ( (2,37972) )
  }
  TEXT  37802, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (764,1583,1069,1618)
   ALIGN 6
   MARGINS (1,1)
   PARENT 37800
  }
  INSTANCE  37803, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_PKT_rdPendReq"
    #SYMBOL="Input"
   }
   COORD (1120,1640)
   VERTEXES ( (2,37974) )
  }
  TEXT  37805, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (769,1623,1069,1658)
   ALIGN 6
   MARGINS (1,1)
   PARENT 37803
  }
  INSTANCE  37806, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_PKT_wrPendPri(0:1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1120,1680)
   VERTEXES ( (2,37978) )
  }
  TEXT  37808, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (721,1663,1069,1698)
   ALIGN 6
   MARGINS (1,1)
   PARENT 37806
  }
  INSTANCE  37809, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_PKT_rdPendPri(0:1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1120,1720)
   VERTEXES ( (2,37980) )
  }
  TEXT  37811, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (726,1703,1069,1738)
   ALIGN 6
   MARGINS (1,1)
   PARENT 37809
  }
  INSTANCE  37812, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_PKT_reqPri(0:1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1120,1760)
   VERTEXES ( (2,37982) )
  }
  TEXT  37814, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (777,1743,1069,1778)
   ALIGN 6
   MARGINS (1,1)
   PARENT 37812
  }
  INSTANCE  37815, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_PKT_TAttribute(0:15)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1120,1800)
   VERTEXES ( (2,37984) )
  }
  TEXT  37817, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (712,1783,1069,1818)
   ALIGN 6
   MARGINS (1,1)
   PARENT 37815
  }
  NET WIRE  37818, 0, 0
  NET WIRE  37820, 0, 0
  NET WIRE  37822, 0, 0
  NET WIRE  37824, 0, 0
  NET WIRE  37826, 0, 0
  NET WIRE  37828, 0, 0
  NET WIRE  37830, 0, 0
  NET WIRE  37832, 0, 0
  NET WIRE  37834, 0, 0
  NET WIRE  37836, 0, 0
  NET WIRE  37838, 0, 0
  NET WIRE  37840, 0, 0
  NET WIRE  37842, 0, 0
  NET WIRE  37844, 0, 0
  NET BUS  37846, 0, 0
  NET BUS  37848, 0, 0
  NET BUS  37850, 0, 0
  NET BUS  37852, 0, 0
  NET BUS  37854, 0, 0
  NET BUS  37856, 0, 0
  NET BUS  37858, 0, 0
  NET BUS  37860, 0, 0
  NET BUS  37862, 0, 0
  NET BUS  37864, 0, 0
  NET BUS  37866, 0, 0
  NET BUS  37868, 0, 0
  TEXT  37871, 0, 0
  {
   TEXT "$#NAME"
   RECT (2313,1431,2528,1460)
   ALIGN 9
   MARGINS (1,1)
   PARENT 38079
  }
  TEXT  37873, 0, 0
  {
   TEXT "$#NAME"
   RECT (2319,1471,2561,1500)
   ALIGN 9
   MARGINS (1,1)
   PARENT 38080
  }
  TEXT  37875, 0, 0
  {
   TEXT "$#NAME"
   RECT (2325,1511,2916,1540)
   ALIGN 9
   MARGINS (1,1)
   PARENT 38081
  }
  TEXT  37877, 0, 0
  {
   TEXT "$#NAME"
   RECT (2324,1551,2916,1580)
   ALIGN 9
   MARGINS (1,1)
   PARENT 38082
  }
  TEXT  37879, 0, 0
  {
   TEXT "$#NAME"
   RECT (2322,1591,2559,1620)
   ALIGN 9
   MARGINS (1,1)
   PARENT 38083
  }
  TEXT  37881, 0, 0
  {
   TEXT "$#NAME"
   RECT (2315,1631,2925,1660)
   ALIGN 9
   MARGINS (1,1)
   PARENT 38084
  }
  TEXT  37883, 0, 0
  {
   TEXT "$#NAME"
   RECT (2309,1671,2571,1700)
   ALIGN 9
   MARGINS (1,1)
   PARENT 38085
  }
  TEXT  37885, 0, 0
  {
   TEXT "$#NAME"
   RECT (484,1831,1076,1860)
   ALIGN 9
   MARGINS (1,1)
   PARENT 38086
  }
  TEXT  37887, 0, 0
  {
   TEXT "$#NAME"
   RECT (815,1871,1065,1900)
   ALIGN 9
   MARGINS (1,1)
   PARENT 38087
  }
  TEXT  37889, 0, 0
  {
   TEXT "$#NAME"
   RECT (815,1911,1065,1940)
   ALIGN 9
   MARGINS (1,1)
   PARENT 38088
  }
  TEXT  37891, 0, 0
  {
   TEXT "$#NAME"
   RECT (824,1951,1057,1980)
   ALIGN 9
   MARGINS (1,1)
   PARENT 38089
  }
  NET WIRE  37915, 0, 0
  NET WIRE  37917, 0, 0
  NET WIRE  37919, 0, 0
  NET WIRE  37921, 0, 0
  NET WIRE  37923, 0, 0
  NET WIRE  37925, 0, 0
  NET WIRE  37927, 0, 0
  NET WIRE  37929, 0, 0
  NET WIRE  37931, 0, 0
  NET BUS  37933, 0, 0
  NET BUS  37935, 0, 0
  NET BUS  37937, 0, 0
  NET BUS  37939, 0, 0
  NET BUS  37941, 0, 0
  NET BUS  37943, 0, 0
  NET BUS  37945, 0, 0
  VTX  37947, 0, 0
  {
   COORD (1280,800)
  }
  VTX  37948, 0, 0
  {
   COORD (1120,800)
  }
  VTX  37949, 0, 0
  {
   COORD (1280,840)
  }
  VTX  37950, 0, 0
  {
   COORD (1120,840)
  }
  VTX  37951, 0, 0
  {
   COORD (1280,960)
  }
  VTX  37952, 0, 0
  {
   COORD (1120,960)
  }
  VTX  37953, 0, 0
  {
   COORD (1280,1000)
  }
  VTX  37954, 0, 0
  {
   COORD (1120,1000)
  }
  VTX  37955, 0, 0
  {
   COORD (1280,1040)
  }
  VTX  37956, 0, 0
  {
   COORD (1120,1040)
  }
  VTX  37957, 0, 0
  {
   COORD (1280,1080)
  }
  VTX  37958, 0, 0
  {
   COORD (1120,1080)
  }
  VTX  37959, 0, 0
  {
   COORD (1280,1160)
  }
  VTX  37960, 0, 0
  {
   COORD (1120,1160)
  }
  VTX  37961, 0, 0
  {
   COORD (1280,1200)
  }
  VTX  37962, 0, 0
  {
   COORD (1120,1200)
  }
  VTX  37963, 0, 0
  {
   COORD (1280,1240)
  }
  VTX  37964, 0, 0
  {
   COORD (1120,1240)
  }
  VTX  37965, 0, 0
  {
   COORD (1280,1440)
  }
  VTX  37966, 0, 0
  {
   COORD (1120,1440)
  }
  VTX  37967, 0, 0
  {
   COORD (1280,1520)
  }
  VTX  37968, 0, 0
  {
   COORD (1120,1520)
  }
  VTX  37969, 0, 0
  {
   COORD (1280,1560)
  }
  VTX  37970, 0, 0
  {
   COORD (1120,1560)
  }
  VTX  37971, 0, 0
  {
   COORD (1280,1600)
  }
  VTX  37972, 0, 0
  {
   COORD (1120,1600)
  }
  VTX  37973, 0, 0
  {
   COORD (1280,1640)
  }
  VTX  37974, 0, 0
  {
   COORD (1120,1640)
  }
  VTX  37975, 0, 0
  {
   COORD (1280,1120)
  }
  VTX  37976, 0, 0
  {
   COORD (1120,1120)
  }
  VTX  37977, 0, 0
  {
   COORD (1280,1680)
  }
  VTX  37978, 0, 0
  {
   COORD (1120,1680)
  }
  VTX  37979, 0, 0
  {
   COORD (1280,1720)
  }
  VTX  37980, 0, 0
  {
   COORD (1120,1720)
  }
  VTX  37981, 0, 0
  {
   COORD (1280,1760)
  }
  VTX  37982, 0, 0
  {
   COORD (1120,1760)
  }
  VTX  37983, 0, 0
  {
   COORD (1280,1800)
  }
  VTX  37984, 0, 0
  {
   COORD (1120,1800)
  }
  VTX  37985, 0, 0
  {
   COORD (1280,1280)
  }
  VTX  37986, 0, 0
  {
   COORD (1120,1280)
  }
  VTX  37987, 0, 0
  {
   COORD (1280,1320)
  }
  VTX  37988, 0, 0
  {
   COORD (1120,1320)
  }
  VTX  37989, 0, 0
  {
   COORD (1280,1360)
  }
  VTX  37990, 0, 0
  {
   COORD (1120,1360)
  }
  VTX  37991, 0, 0
  {
   COORD (1280,1400)
  }
  VTX  37992, 0, 0
  {
   COORD (1120,1400)
  }
  VTX  37993, 0, 0
  {
   COORD (1280,880)
  }
  VTX  37994, 0, 0
  {
   COORD (1120,880)
  }
  VTX  37995, 0, 0
  {
   COORD (1280,920)
  }
  VTX  37996, 0, 0
  {
   COORD (1120,920)
  }
  VTX  37997, 0, 0
  {
   COORD (1280,1480)
  }
  VTX  37998, 0, 0
  {
   COORD (1120,1480)
  }
  VTX  37999, 0, 0
  {
   COORD (2120,1440)
  }
  VTX  38000, 0, 0
  {
   COORD (2300,1440)
  }
  VTX  38001, 0, 0
  {
   COORD (2120,1480)
  }
  VTX  38002, 0, 0
  {
   COORD (2300,1480)
  }
  VTX  38003, 0, 0
  {
   COORD (2120,1520)
  }
  VTX  38004, 0, 0
  {
   COORD (2300,1520)
  }
  VTX  38005, 0, 0
  {
   COORD (2120,1560)
  }
  VTX  38006, 0, 0
  {
   COORD (2300,1560)
  }
  VTX  38007, 0, 0
  {
   COORD (2120,1600)
  }
  VTX  38008, 0, 0
  {
   COORD (2300,1600)
  }
  VTX  38009, 0, 0
  {
   COORD (2120,1640)
  }
  VTX  38010, 0, 0
  {
   COORD (2300,1640)
  }
  VTX  38011, 0, 0
  {
   COORD (2120,1680)
  }
  VTX  38012, 0, 0
  {
   COORD (2300,1680)
  }
  VTX  38013, 0, 0
  {
   COORD (1100,1840)
  }
  VTX  38014, 0, 0
  {
   COORD (1280,1840)
  }
  VTX  38015, 0, 0
  {
   COORD (1100,1880)
  }
  VTX  38016, 0, 0
  {
   COORD (1280,1880)
  }
  VTX  38017, 0, 0
  {
   COORD (1100,1920)
  }
  VTX  38018, 0, 0
  {
   COORD (1280,1920)
  }
  VTX  38019, 0, 0
  {
   COORD (1100,1960)
  }
  VTX  38020, 0, 0
  {
   COORD (1280,1960)
  }
  VTX  38021, 0, 0
  {
   COORD (2120,800)
  }
  VTX  38022, 0, 0
  {
   COORD (2260,800)
  }
  VTX  38023, 0, 0
  {
   COORD (2120,880)
  }
  VTX  38024, 0, 0
  {
   COORD (2260,880)
  }
  VTX  38025, 0, 0
  {
   COORD (2120,920)
  }
  VTX  38026, 0, 0
  {
   COORD (2260,920)
  }
  VTX  38027, 0, 0
  {
   COORD (2120,960)
  }
  VTX  38028, 0, 0
  {
   COORD (2260,960)
  }
  VTX  38029, 0, 0
  {
   COORD (2120,1000)
  }
  VTX  38030, 0, 0
  {
   COORD (2260,1000)
  }
  VTX  38031, 0, 0
  {
   COORD (2120,1040)
  }
  VTX  38032, 0, 0
  {
   COORD (2260,1040)
  }
  VTX  38033, 0, 0
  {
   COORD (2120,1160)
  }
  VTX  38034, 0, 0
  {
   COORD (2260,1160)
  }
  VTX  38035, 0, 0
  {
   COORD (2120,1200)
  }
  VTX  38036, 0, 0
  {
   COORD (2260,1200)
  }
  VTX  38037, 0, 0
  {
   COORD (2120,1240)
  }
  VTX  38038, 0, 0
  {
   COORD (2260,1240)
  }
  VTX  38039, 0, 0
  {
   COORD (2120,1280)
  }
  VTX  38040, 0, 0
  {
   COORD (2260,1280)
  }
  VTX  38041, 0, 0
  {
   COORD (2120,840)
  }
  VTX  38042, 0, 0
  {
   COORD (2260,840)
  }
  VTX  38043, 0, 0
  {
   COORD (2120,1080)
  }
  VTX  38044, 0, 0
  {
   COORD (2260,1080)
  }
  VTX  38045, 0, 0
  {
   COORD (2120,1320)
  }
  VTX  38046, 0, 0
  {
   COORD (2260,1320)
  }
  VTX  38047, 0, 0
  {
   COORD (2120,1120)
  }
  VTX  38048, 0, 0
  {
   COORD (2260,1120)
  }
  VTX  38049, 0, 0
  {
   COORD (2120,1360)
  }
  VTX  38050, 0, 0
  {
   COORD (2260,1360)
  }
  VTX  38051, 0, 0
  {
   COORD (2120,1400)
  }
  VTX  38052, 0, 0
  {
   COORD (2260,1400)
  }
  WIRE  38053, 0, 0
  {
   NET 37818
   VTX 37947, 37948
  }
  WIRE  38054, 0, 0
  {
   NET 37820
   VTX 37949, 37950
  }
  WIRE  38055, 0, 0
  {
   NET 37822
   VTX 37951, 37952
  }
  WIRE  38056, 0, 0
  {
   NET 37824
   VTX 37953, 37954
  }
  WIRE  38057, 0, 0
  {
   NET 37826
   VTX 37955, 37956
  }
  WIRE  38058, 0, 0
  {
   NET 37828
   VTX 37957, 37958
  }
  WIRE  38059, 0, 0
  {
   NET 37830
   VTX 37959, 37960
  }
  WIRE  38060, 0, 0
  {
   NET 37832
   VTX 37961, 37962
  }
  WIRE  38061, 0, 0
  {
   NET 37834
   VTX 37963, 37964
  }
  WIRE  38062, 0, 0
  {
   NET 37836
   VTX 37965, 37966
  }
  WIRE  38063, 0, 0
  {
   NET 37838
   VTX 37967, 37968
  }
  WIRE  38064, 0, 0
  {
   NET 37840
   VTX 37969, 37970
  }
  WIRE  38065, 0, 0
  {
   NET 37842
   VTX 37971, 37972
  }
  WIRE  38066, 0, 0
  {
   NET 37844
   VTX 37973, 37974
  }
  BUS  38067, 0, 0
  {
   NET 37846
   VTX 37975, 37976
  }
  BUS  38068, 0, 0
  {
   NET 37848
   VTX 37977, 37978
  }
  BUS  38069, 0, 0
  {
   NET 37850
   VTX 37979, 37980
  }
  BUS  38070, 0, 0
  {
   NET 37852
   VTX 37981, 37982
  }
  BUS  38071, 0, 0
  {
   NET 37854
   VTX 37983, 37984
  }
  BUS  38072, 0, 0
  {
   NET 37856
   VTX 37985, 37986
  }
  BUS  38073, 0, 0
  {
   NET 37858
   VTX 37987, 37988
  }
  BUS  38074, 0, 0
  {
   NET 37860
   VTX 37989, 37990
  }
  BUS  38075, 0, 0
  {
   NET 37862
   VTX 37991, 37992
  }
  BUS  38076, 0, 0
  {
   NET 37864
   VTX 37993, 37994
  }
  BUS  38077, 0, 0
  {
   NET 37866
   VTX 37995, 37996
  }
  BUS  38078, 0, 0
  {
   NET 37868
   VTX 37997, 37998
  }
  WIRE  38079, 0, 0
  {
   NET 38178
   VTX 37999, 38000
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  38080, 0, 0
  {
   NET 38179
   VTX 38001, 38002
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  38081, 0, 0
  {
   NET 38290
   VTX 38003, 38004
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  38082, 0, 0
  {
   NET 38291
   VTX 38005, 38006
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  38083, 0, 0
  {
   NET 38182
   VTX 38007, 38008
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  38084, 0, 0
  {
   NET 38292
   VTX 38009, 38010
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  38085, 0, 0
  {
   NET 38184
   VTX 38011, 38012
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  38086, 0, 0
  {
   NET 40305
   VTX 38013, 38014
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  38087, 0, 0
  {
   NET 38175
   VTX 38015, 38016
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  38088, 0, 0
  {
   NET 38176
   VTX 38017, 38018
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  38089, 0, 0
  {
   NET 38177
   VTX 38019, 38020
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  38090, 0, 0
  {
   NET 37915
   VTX 38021, 38022
  }
  WIRE  38091, 0, 0
  {
   NET 37917
   VTX 38023, 38024
  }
  WIRE  38092, 0, 0
  {
   NET 37919
   VTX 38025, 38026
  }
  WIRE  38093, 0, 0
  {
   NET 37921
   VTX 38027, 38028
  }
  WIRE  38094, 0, 0
  {
   NET 37923
   VTX 38029, 38030
  }
  WIRE  38095, 0, 0
  {
   NET 37925
   VTX 38031, 38032
  }
  WIRE  38096, 0, 0
  {
   NET 37927
   VTX 38033, 38034
  }
  WIRE  38097, 0, 0
  {
   NET 37929
   VTX 38035, 38036
  }
  WIRE  38098, 0, 0
  {
   NET 37931
   VTX 38037, 38038
  }
  BUS  38099, 0, 0
  {
   NET 37933
   VTX 38039, 38040
  }
  BUS  38100, 0, 0
  {
   NET 37935
   VTX 38041, 38042
  }
  BUS  38101, 0, 0
  {
   NET 37937
   VTX 38043, 38044
  }
  BUS  38102, 0, 0
  {
   NET 37939
   VTX 38045, 38046
  }
  BUS  38103, 0, 0
  {
   NET 37941
   VTX 38047, 38048
  }
  BUS  38104, 0, 0
  {
   NET 37943
   VTX 38049, 38050
  }
  BUS  38105, 0, 0
  {
   NET 37945
   VTX 38051, 38052
  }
  NET WIRE  38175, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_PKT2Bus_WrAck"
   }
  }
  NET WIRE  38176, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_PKT2Bus_RdAck"
   }
  }
  NET WIRE  38177, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_PKT2Bus_Error"
   }
  }
  NET WIRE  38178, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_PKT_Clk"
   }
  }
  NET WIRE  38179, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_PKT_Reset"
   }
  }
  NET WIRE  38182, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_PKT_RNW"
   }
  }
  NET BUS  38184, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2MAC_PKT_CS(0:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  38290, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2MAC_PKT_Addr(C_MAC_PKT_PLB_AWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  38291, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2MAC_PKT_Data(C_MAC_PKT_PLB_DWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  38292, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2MAC_PKT_BE((C_MAC_PKT_PLB_DWIDTH/8)-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  40305, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="MAC_PKT2Bus_Data(C_MAC_PKT_PLB_DWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  GENERATE  67745, 0, 0
  {
   VARIABLES
   {
    #CONDITION="C_PKT_BUF_EN"
    #GENERATE_KIND="IF"
    #LABEL="g1"
   }
   AREA (1220,700,2200,2100)
   INSTANCES 37635
  }
  TEXT  67746, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (1220,664,1695,699)
   ALIGN 8
   MARGINS (1,1)
   PARENT 67745
  }
 }
 
}

PAGE "MAC_PKT"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  TEXT  38396, 0, 0
  {
   TEXT "$#NAME"
   RECT (638,651,853,680)
   ALIGN 9
   MARGINS (1,1)
   PARENT 49829
   ORIENTATION 2
  }
  TEXT  38400, 0, 0
  {
   TEXT "$#NAME"
   RECT (262,891,853,920)
   ALIGN 9
   MARGINS (1,1)
   PARENT 49834
   ORIENTATION 2
  }
  TEXT  38402, 0, 0
  {
   TEXT "$#NAME"
   RECT (261,691,853,720)
   ALIGN 9
   MARGINS (1,1)
   PARENT 49830
   ORIENTATION 2
  }
  TEXT  38404, 0, 0
  {
   TEXT "$#NAME"
   RECT (616,731,853,760)
   ALIGN 9
   MARGINS (1,1)
   PARENT 49831
   ORIENTATION 2
  }
  TEXT  38406, 0, 0
  {
   TEXT "$#NAME"
   RECT (243,851,853,880)
   ALIGN 9
   MARGINS (1,1)
   PARENT 49833
   ORIENTATION 2
  }
  TEXT  38408, 0, 0
  {
   TEXT "$#NAME"
   RECT (591,811,853,840)
   ALIGN 9
   MARGINS (1,1)
   PARENT 49832
   ORIENTATION 2
  }
  TEXT  38410, 0, 0
  {
   TEXT "$#NAME"
   RECT (2509,931,3101,960)
   ALIGN 9
   MARGINS (1,1)
   PARENT 49902
   ORIENTATION 2
  }
  TEXT  38416, 0, 0
  {
   TEXT "$#NAME"
   RECT (2509,1131,2742,1160)
   ALIGN 9
   MARGINS (1,1)
   PARENT 49905
   ORIENTATION 2
  }
  NET WIRE  38419, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_PKT_Clk"
   }
  }
  NET BUS  38428, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2MAC_PKT_Data(C_MAC_PKT_PLB_DWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  38431, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_PKT_RNW"
   }
  }
  NET BUS  38434, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2MAC_PKT_BE((C_MAC_PKT_PLB_DWIDTH/8)-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  38437, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2MAC_PKT_CS(0:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  38443, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_PKT2Bus_WrAck"
   }
  }
  NET WIRE  38446, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_PKT2Bus_RdAck"
   }
  }
  NET WIRE  38449, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_PKT2Bus_Error"
   }
  }
  NET BUS  38550, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="mbf_readdata(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  38552, 0, 0
  {
   VARIABLES
   {
    #NAME="mbf_waitrequest"
   }
  }
  NET WIRE  38554, 0, 0
  {
   VARIABLES
   {
    #NAME="mbf_chipselect"
   }
  }
  NET WIRE  38556, 0, 0
  {
   VARIABLES
   {
    #NAME="mbf_read"
   }
  }
  NET WIRE  38558, 0, 0
  {
   VARIABLES
   {
    #NAME="mbf_write"
   }
  }
  NET BUS  38560, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="mbf_byteenable(3:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  38562, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="mbf_writedata(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  TEXT  38564, 0, 0
  {
   TEXT "$#NAME"
   RECT (640,930,853,959)
   ALIGN 8
   MARGINS (1,1)
   PARENT 49835
  }
  TEXT  38566, 0, 0
  {
   TEXT "$#NAME"
   RECT (2509,811,2673,840)
   ALIGN 10
   MARGINS (1,1)
   PARENT 49899
   ORIENTATION 2
  }
  TEXT  38567, 0, 0
  {
   TEXT "$#NAME"
   RECT (2509,731,2613,760)
   ALIGN 10
   MARGINS (1,1)
   PARENT 49897
   ORIENTATION 2
  }
  TEXT  38568, 0, 0
  {
   TEXT "$#NAME"
   RECT (2509,771,2615,800)
   ALIGN 10
   MARGINS (1,1)
   PARENT 49898
   ORIENTATION 2
  }
  TEXT  38569, 0, 0
  {
   TEXT "$#NAME"
   RECT (2509,851,2733,880)
   ALIGN 10
   MARGINS (1,1)
   PARENT 49900
   ORIENTATION 2
  }
  TEXT  38570, 0, 0
  {
   TEXT "$#NAME"
   RECT (2509,890,2991,919)
   ALIGN 10
   MARGINS (1,1)
   PARENT 49901
   ORIENTATION 2
  }
  TEXT  38572, 0, 0
  {
   TEXT "$#NAME"
   RECT (2509,691,2724,720)
   ALIGN 10
   MARGINS (1,1)
   PARENT 49896
   ORIENTATION 2
  }
  NET BUS  38586, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="mbf_address(C_MAC_PKT_SIZE_LOG2-3:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  38622, 0, 0
  {
   VARIABLES
   {
    #NAME="pkt_clk"
   }
  }
  TEXT  38624, 0, 0
  {
   TEXT "$#NAME"
   RECT (2509,645,2587,674)
   ALIGN 6
   MARGINS (1,1)
   PARENT 49895
   ORIENTATION 2
  }
  NET BUS  40143, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="MAC_PKT2Bus_Data(C_MAC_PKT_PLB_DWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  TEXT  41350, 0, 0
  {
   TEXT "$#NAME"
   RECT (674,1170,853,1199)
   ALIGN 8
   MARGINS (1,1)
   PARENT 49839
  }
  TEXT  41351, 0, 0
  {
   TEXT "$#NAME"
   RECT (2509,1091,2759,1120)
   ALIGN 9
   MARGINS (1,1)
   PARENT 49904
   ORIENTATION 2
  }
  TEXT  41353, 0, 0
  {
   TEXT "$#NAME"
   RECT (2509,1051,2759,1080)
   ALIGN 9
   MARGINS (1,1)
   PARENT 49903
   ORIENTATION 2
  }
  TEXT  41357, 0, 0
  {
   TEXT "$#NAME"
   RECT (749,1090,853,1119)
   ALIGN 8
   MARGINS (1,1)
   PARENT 49837
  }
  TEXT  41358, 0, 0
  {
   TEXT "$#NAME"
   RECT (747,1130,853,1159)
   ALIGN 8
   MARGINS (1,1)
   PARENT 49838
  }
  TEXT  41371, 0, 0
  {
   TEXT "$#NAME"
   RECT (689,1050,853,1079)
   ALIGN 8
   MARGINS (1,1)
   PARENT 49836
  }
  NET BUS  46995, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2MAC_PKT_Addr(C_MAC_PKT_PLB_AWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  SIGNALASSIGN  49773, 0, 0
  {
   LABEL "mac_pkt_to_bus"
   TEXT 
"--mac_pkt assignments\n"+
"pkt_clk <= Bus2MAC_PKT_Clk;\n"+
"mbf_writedata <= Bus2MAC_PKT_Data;\n"+
"--\tBus2MAC_PKT_Data(7 downto 0) & Bus2MAC_PKT_Data(15 downto 8) &\n"+
"--\tBus2MAC_PKT_Data(23 downto 16) & Bus2MAC_PKT_Data(31 downto 24);\n"+
"mbf_read <= Bus2MAC_PKT_RNW;\n"+
"mbf_write <= not Bus2MAC_PKT_RNW;\n"+
"mbf_chipselect <= Bus2MAC_PKT_CS(0);\n"+
"mbf_byteenable <= Bus2MAC_PKT_BE;\n"+
"mbf_address <= Bus2MAC_PKT_Addr(C_MAC_PKT_SIZE_LOG2-1 downto 2);\n"+
"\n"+
"MAC_PKT2Bus_Data <= mbf_readdata;\n"+
"--\tmbf_readdata(7 downto 0) & mbf_readdata(15 downto 8) &\n"+
"--\tmbf_readdata(23 downto 16) & mbf_readdata(31 downto 24);\n"+
"MAC_PKT2Bus_RdAck <= mbf_chipselect and mbf_read and not mbf_waitrequest;\n"+
"MAC_PKT2Bus_WrAck <= mbf_chipselect and mbf_write and not mbf_waitrequest;\n"+
"MAC_PKT2Bus_Error <= '0';"
   RECT (980,600,2360,1220)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   UPDATE 0
   CORNER 10
   VTX (  49808, 49810, 49812, 49814, 49816, 49818, 49820, 49822, 49824, 49826, 49828, 49873, 49875, 49877, 49879, 49881, 49883, 49885, 49887, 49889, 49891, 49893 )
  }
  VTX  49807, 0, 0
  {
   COORD (860,660)
  }
  VTX  49808, 0, 0
  {
   COORD (980,660)
  }
  VTX  49809, 0, 0
  {
   COORD (860,700)
  }
  VTX  49810, 0, 0
  {
   COORD (980,700)
  }
  VTX  49811, 0, 0
  {
   COORD (860,740)
  }
  VTX  49812, 0, 0
  {
   COORD (980,740)
  }
  VTX  49813, 0, 0
  {
   COORD (860,820)
  }
  VTX  49814, 0, 0
  {
   COORD (980,820)
  }
  VTX  49815, 0, 0
  {
   COORD (860,860)
  }
  VTX  49816, 0, 0
  {
   COORD (980,860)
  }
  VTX  49817, 0, 0
  {
   COORD (860,900)
  }
  VTX  49818, 0, 0
  {
   COORD (980,900)
  }
  VTX  49819, 0, 0
  {
   COORD (860,940)
  }
  VTX  49820, 0, 0
  {
   COORD (980,940)
  }
  VTX  49821, 0, 0
  {
   COORD (854,1060)
  }
  VTX  49822, 0, 0
  {
   COORD (980,1060)
  }
  VTX  49823, 0, 0
  {
   COORD (860,1100)
  }
  VTX  49824, 0, 0
  {
   COORD (980,1100)
  }
  VTX  49825, 0, 0
  {
   COORD (860,1140)
  }
  VTX  49826, 0, 0
  {
   COORD (980,1140)
  }
  VTX  49827, 0, 0
  {
   COORD (860,1180)
  }
  VTX  49828, 0, 0
  {
   COORD (980,1180)
  }
  WIRE  49829, 0, 0
  {
   NET 38419
   VTX 49807, 49808
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  49830, 0, 0
  {
   NET 38428
   VTX 49809, 49810
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  49831, 0, 0
  {
   NET 38431
   VTX 49811, 49812
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  49832, 0, 0
  {
   NET 38437
   VTX 49813, 49814
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  49833, 0, 0
  {
   NET 38434
   VTX 49815, 49816
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  49834, 0, 0
  {
   NET 46995
   VTX 49817, 49818
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  49835, 0, 0
  {
   NET 38550
   VTX 49819, 49820
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  49836, 0, 0
  {
   NET 38554
   VTX 49821, 49822
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  49837, 0, 0
  {
   NET 38556
   VTX 49823, 49824
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  49838, 0, 0
  {
   NET 38558
   VTX 49825, 49826
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  49839, 0, 0
  {
   NET 38552
   VTX 49827, 49828
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  49873, 0, 0
  {
   COORD (2360,660)
  }
  VTX  49874, 0, 0
  {
   COORD (2500,660)
  }
  VTX  49875, 0, 0
  {
   COORD (2360,700)
  }
  VTX  49876, 0, 0
  {
   COORD (2500,700)
  }
  VTX  49877, 0, 0
  {
   COORD (2360,740)
  }
  VTX  49878, 0, 0
  {
   COORD (2500,740)
  }
  VTX  49879, 0, 0
  {
   COORD (2360,780)
  }
  VTX  49880, 0, 0
  {
   COORD (2500,780)
  }
  VTX  49881, 0, 0
  {
   COORD (2360,820)
  }
  VTX  49882, 0, 0
  {
   COORD (2500,820)
  }
  VTX  49883, 0, 0
  {
   COORD (2360,860)
  }
  VTX  49884, 0, 0
  {
   COORD (2500,860)
  }
  VTX  49885, 0, 0
  {
   COORD (2360,900)
  }
  VTX  49886, 0, 0
  {
   COORD (2500,900)
  }
  VTX  49887, 0, 0
  {
   COORD (2360,940)
  }
  VTX  49888, 0, 0
  {
   COORD (2500,940)
  }
  VTX  49889, 0, 0
  {
   COORD (2360,1060)
  }
  VTX  49890, 0, 0
  {
   COORD (2500,1060)
  }
  VTX  49891, 0, 0
  {
   COORD (2360,1100)
  }
  VTX  49892, 0, 0
  {
   COORD (2500,1100)
  }
  VTX  49893, 0, 0
  {
   COORD (2360,1140)
  }
  VTX  49894, 0, 0
  {
   COORD (2500,1140)
  }
  WIRE  49895, 0, 0
  {
   NET 38622
   VTX 49873, 49874
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  49896, 0, 0
  {
   NET 38562
   VTX 49875, 49876
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  49897, 0, 0
  {
   NET 38556
   VTX 49877, 49878
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  49898, 0, 0
  {
   NET 38558
   VTX 49879, 49880
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  49899, 0, 0
  {
   NET 38554
   VTX 49881, 49882
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  49900, 0, 0
  {
   NET 38560
   VTX 49883, 49884
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  49901, 0, 0
  {
   NET 38586
   VTX 49885, 49886
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  49902, 0, 0
  {
   NET 40143
   VTX 49887, 49888
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  49903, 0, 0
  {
   NET 38446
   VTX 49889, 49890
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  49904, 0, 0
  {
   NET 38443
   VTX 49891, 49892
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  49905, 0, 0
  {
   NET 38449
   VTX 49893, 49894
   VARIABLES
   {
    #NAMED="1"
   }
  }
 }
 
}

PAGE "PDI_PCP_PLB"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  INSTANCE  95179, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="plbv46_slave_single"
    #GENERIC0="C_SPLB_P2P : INTEGER range 0 to 1 := C_PDI_PCP_PLB_P2P"
    #GENERIC1="C_BUS2CORE_CLK_RATIO : INTEGER range 1 to 2 := 1"
    #GENERIC10="C_ARD_ADDR_RANGE_ARRAY : SLV64_ARRAY_TYPE := (C_PDI_PCP_BASE,C_PDI_PCP_HIGH)"
    #GENERIC2="C_INCLUDE_DPHASE_TIMER : INTEGER range 0 to 1 := 0"
    #GENERIC3="C_SPLB_MID_WIDTH : INTEGER range 1 to 4 := C_PDI_PCP_PLB_MID_WIDTH"
    #GENERIC4="C_SPLB_NUM_MASTERS : INTEGER range 1 to 16 := C_PDI_PCP_PLB_NUM_MASTERS"
    #GENERIC5="C_SPLB_AWIDTH : INTEGER range 32 to 32 := C_PDI_PCP_PLB_AWIDTH"
    #GENERIC6="C_SPLB_DWIDTH : INTEGER range 32 to 128 := C_PDI_PCP_PLB_DWIDTH"
    #GENERIC7="C_SIPIF_DWIDTH : INTEGER range 32 to 32 := C_PDI_PCP_PLB_DWIDTH"
    #GENERIC8="C_ARD_NUM_CE_ARRAY : INTEGER_ARRAY_TYPE := (0 => 1)"
    #GENERIC9="C_FAMILY : STRING := C_FAMILY"
    #LIBRARY="plbv46_slave_single_v1_01_a"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="U3"
    #SYMBOL="plbv46_slave_single"
   }
   COORD (1180,640)
   VERTEXES ( (2,95821), (6,95823), (10,95867), (14,95869), (18,95825), (22,95827), (26,95829), (30,95831), (34,95849), (38,95833), (42,95835), (46,95837), (50,95859), (54,95861), (58,95863), (62,95865), (66,95839), (70,95871), (74,95841), (78,95843), (82,95845), (86,95847), (90,95851), (94,95853), (98,95855), (102,95857), (4,95873), (8,95893), (12,95875), (16,95877), (20,95879), (24,95881), (28,95883), (32,95895), (36,95899), (40,95885), (44,95887), (48,95889), (52,95891), (56,95897), (60,95901), (64,95903), (68,95982), (72,95984), (76,95986), (80,95988), (84,95990), (88,95992), (92,95994), (104,96033), (106,96035), (108,96037), (110,96039) )
   PINPROP 110,"#PIN_STATE","0"
  }
  TEXT  95180, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1180,604,1219,639)
   ALIGN 8
   MARGINS (1,1)
   PARENT 95179
  }
  TEXT  95181, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1180,1880,1442,1915)
   MARGINS (1,1)
   PARENT 95179
  }
  TEXT  95182, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1240,160,2246,523)
   PARENT 95179
  }
  INSTANCE  95183, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_PCP_Clk"
    #SYMBOL="Input"
   }
   COORD (1020,680)
   VERTEXES ( (2,95822) )
  }
  TEXT  95185, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (787,663,969,698)
   ALIGN 6
   MARGINS (1,1)
   PARENT 95183
  }
  INSTANCE  95186, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_PCP_Rst"
    #SYMBOL="Input"
   }
   COORD (1020,720)
   VERTEXES ( (2,95824) )
  }
  TEXT  95188, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (785,703,969,738)
   ALIGN 6
   MARGINS (1,1)
   PARENT 95186
  }
  INSTANCE  95189, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_PCP_ABus(0:31)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1020,760)
   VERTEXES ( (2,95868) )
  }
  TEXT  95191, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (684,743,969,778)
   ALIGN 6
   MARGINS (1,1)
   PARENT 95189
  }
  INSTANCE  95192, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_PCP_UABus(0:31)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1020,800)
   VERTEXES ( (2,95870) )
  }
  TEXT  95194, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (663,783,969,818)
   ALIGN 6
   MARGINS (1,1)
   PARENT 95192
  }
  INSTANCE  95195, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_PCP_PAValid"
    #SYMBOL="Input"
   }
   COORD (1020,840)
   VERTEXES ( (2,95826) )
  }
  TEXT  95197, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (726,823,969,858)
   ALIGN 6
   MARGINS (1,1)
   PARENT 95195
  }
  INSTANCE  95198, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_PCP_SAValid"
    #SYMBOL="Input"
   }
   COORD (1020,880)
   VERTEXES ( (2,95828) )
  }
  TEXT  95200, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (726,863,969,898)
   ALIGN 6
   MARGINS (1,1)
   PARENT 95198
  }
  INSTANCE  95201, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_PCP_rdPrim"
    #SYMBOL="Input"
   }
   COORD (1020,920)
   VERTEXES ( (2,95830) )
  }
  TEXT  95203, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (742,903,969,938)
   ALIGN 6
   MARGINS (1,1)
   PARENT 95201
  }
  INSTANCE  95204, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_PCP_wrPrim"
    #SYMBOL="Input"
   }
   COORD (1020,960)
   VERTEXES ( (2,95832) )
  }
  TEXT  95206, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (737,943,969,978)
   ALIGN 6
   MARGINS (1,1)
   PARENT 95204
  }
  INSTANCE  95207, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_PCP_masterID(0:C_PDI_PCP_PLB_MID_WIDTH-1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1020,1000)
   VERTEXES ( (2,95850) )
  }
  TEXT  95209, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (231,983,969,1018)
   ALIGN 6
   MARGINS (1,1)
   PARENT 95207
  }
  INSTANCE  95210, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_PCP_abort"
    #SYMBOL="Input"
   }
   COORD (1020,1040)
   VERTEXES ( (2,95834) )
  }
  TEXT  95212, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (763,1023,969,1058)
   ALIGN 6
   MARGINS (1,1)
   PARENT 95210
  }
  INSTANCE  95213, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_PCP_busLock"
    #SYMBOL="Input"
   }
   COORD (1020,1080)
   VERTEXES ( (2,95836) )
  }
  TEXT  95215, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (721,1063,969,1098)
   ALIGN 6
   MARGINS (1,1)
   PARENT 95213
  }
  INSTANCE  95216, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_PCP_RNW"
    #SYMBOL="Input"
   }
   COORD (1020,1120)
   VERTEXES ( (2,95838) )
  }
  TEXT  95218, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (757,1103,969,1138)
   ALIGN 6
   MARGINS (1,1)
   PARENT 95216
  }
  INSTANCE  95219, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_PCP_BE(0:(C_PDI_PCP_PLB_DWIDTH/8)-1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1020,1160)
   VERTEXES ( (2,95860) )
  }
  TEXT  95221, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (313,1143,969,1178)
   ALIGN 6
   MARGINS (1,1)
   PARENT 95219
  }
  INSTANCE  95222, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_PCP_MSize(0:1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1020,1200)
   VERTEXES ( (2,95862) )
  }
  TEXT  95224, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (690,1183,969,1218)
   ALIGN 6
   MARGINS (1,1)
   PARENT 95222
  }
  INSTANCE  95225, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_PCP_size(0:3)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1020,1240)
   VERTEXES ( (2,95864) )
  }
  TEXT  95227, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (717,1223,969,1258)
   ALIGN 6
   MARGINS (1,1)
   PARENT 95225
  }
  INSTANCE  95228, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_PCP_type(0:2)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1020,1280)
   VERTEXES ( (2,95866) )
  }
  TEXT  95230, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (716,1263,969,1298)
   ALIGN 6
   MARGINS (1,1)
   PARENT 95228
  }
  INSTANCE  95231, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_PCP_lockErr"
    #SYMBOL="Input"
   }
   COORD (1020,1320)
   VERTEXES ( (2,95840) )
  }
  TEXT  95233, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (738,1303,969,1338)
   ALIGN 6
   MARGINS (1,1)
   PARENT 95231
  }
  INSTANCE  95234, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_PCP_wrDBus(0:C_PDI_PCP_PLB_DWIDTH-1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1020,1360)
   VERTEXES ( (2,95872) )
  }
  TEXT  95236, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (293,1343,969,1378)
   ALIGN 6
   MARGINS (1,1)
   PARENT 95234
  }
  INSTANCE  95237, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_PCP_wrBurst"
    #SYMBOL="Input"
   }
   COORD (1020,1400)
   VERTEXES ( (2,95842) )
  }
  TEXT  95239, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (730,1383,969,1418)
   ALIGN 6
   MARGINS (1,1)
   PARENT 95237
  }
  INSTANCE  95240, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_PCP_rdBurst"
    #SYMBOL="Input"
   }
   COORD (1020,1440)
   VERTEXES ( (2,95844) )
  }
  TEXT  95242, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (735,1423,969,1458)
   ALIGN 6
   MARGINS (1,1)
   PARENT 95240
  }
  INSTANCE  95243, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_PCP_wrPendReq"
    #SYMBOL="Input"
   }
   COORD (1020,1480)
   VERTEXES ( (2,95846) )
  }
  TEXT  95245, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (678,1463,969,1498)
   ALIGN 6
   MARGINS (1,1)
   PARENT 95243
  }
  INSTANCE  95246, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_PCP_rdPendReq"
    #SYMBOL="Input"
   }
   COORD (1020,1520)
   VERTEXES ( (2,95848) )
  }
  TEXT  95248, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (683,1503,969,1538)
   ALIGN 6
   MARGINS (1,1)
   PARENT 95246
  }
  INSTANCE  95249, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_PCP_wrPendPri(0:1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1020,1560)
   VERTEXES ( (2,95852) )
  }
  TEXT  95251, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (635,1543,969,1578)
   ALIGN 6
   MARGINS (1,1)
   PARENT 95249
  }
  INSTANCE  95252, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_PCP_rdPendPri(0:1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1020,1600)
   VERTEXES ( (2,95854) )
  }
  TEXT  95254, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (640,1583,969,1618)
   ALIGN 6
   MARGINS (1,1)
   PARENT 95252
  }
  INSTANCE  95255, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_PCP_reqPri(0:1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1020,1640)
   VERTEXES ( (2,95856) )
  }
  TEXT  95257, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (691,1623,969,1658)
   ALIGN 6
   MARGINS (1,1)
   PARENT 95255
  }
  INSTANCE  95258, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_PCP_TAttribute(0:15)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1020,1680)
   VERTEXES ( (2,95858) )
  }
  TEXT  95260, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (626,1663,969,1698)
   ALIGN 6
   MARGINS (1,1)
   PARENT 95258
  }
  NET WIRE  95261, 0, 0
  NET WIRE  95263, 0, 0
  NET WIRE  95265, 0, 0
  NET WIRE  95267, 0, 0
  NET WIRE  95269, 0, 0
  NET WIRE  95271, 0, 0
  NET WIRE  95273, 0, 0
  NET WIRE  95275, 0, 0
  NET WIRE  95277, 0, 0
  NET WIRE  95279, 0, 0
  NET WIRE  95281, 0, 0
  NET WIRE  95283, 0, 0
  NET WIRE  95285, 0, 0
  NET WIRE  95287, 0, 0
  NET BUS  95289, 0, 0
  NET BUS  95291, 0, 0
  NET BUS  95293, 0, 0
  NET BUS  95295, 0, 0
  NET BUS  95297, 0, 0
  NET BUS  95299, 0, 0
  NET BUS  95301, 0, 0
  NET BUS  95303, 0, 0
  NET BUS  95305, 0, 0
  NET BUS  95307, 0, 0
  NET BUS  95309, 0, 0
  NET BUS  95311, 0, 0
  INSTANCE  95418, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_PCP_addrAck"
    #SYMBOL="Output"
   }
   COORD (2160,680)
   VERTEXES ( (2,95874) )
  }
  TEXT  95420, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,663,2458,698)
   ALIGN 4
   MARGINS (1,1)
   PARENT 95418
  }
  INSTANCE  95421, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_PCP_SSize(0:1)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2160,720)
   VERTEXES ( (2,95894) )
  }
  TEXT  95423, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,703,2487,738)
   ALIGN 4
   MARGINS (1,1)
   PARENT 95421
  }
  INSTANCE  95424, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_PCP_wait"
    #SYMBOL="Output"
   }
   COORD (2160,760)
   VERTEXES ( (2,95876) )
  }
  TEXT  95426, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,743,2404,778)
   ALIGN 4
   MARGINS (1,1)
   PARENT 95424
  }
  INSTANCE  95427, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_PCP_rearbitrate"
    #SYMBOL="Output"
   }
   COORD (2160,800)
   VERTEXES ( (2,95878) )
  }
  TEXT  95429, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,783,2485,818)
   ALIGN 4
   MARGINS (1,1)
   PARENT 95427
  }
  INSTANCE  95430, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_PCP_wrDAck"
    #SYMBOL="Output"
   }
   COORD (2160,840)
   VERTEXES ( (2,95880) )
  }
  TEXT  95432, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,823,2452,858)
   ALIGN 4
   MARGINS (1,1)
   PARENT 95430
  }
  INSTANCE  95433, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_PCP_wrComp"
    #SYMBOL="Output"
   }
   COORD (2160,880)
   VERTEXES ( (2,95882) )
  }
  TEXT  95435, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,863,2461,898)
   ALIGN 4
   MARGINS (1,1)
   PARENT 95433
  }
  INSTANCE  95436, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_PCP_wrBTerm"
    #SYMBOL="Output"
   }
   COORD (2160,920)
   VERTEXES ( (2,95884) )
  }
  TEXT  95438, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,903,2472,938)
   ALIGN 4
   MARGINS (1,1)
   PARENT 95436
  }
  INSTANCE  95439, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_PCP_rdDBus(0:C_PDI_PCP_PLB_DWIDTH-1)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2160,960)
   VERTEXES ( (2,95896) )
  }
  TEXT  95441, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,943,2883,978)
   ALIGN 4
   MARGINS (1,1)
   PARENT 95439
  }
  INSTANCE  95442, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_PCP_rdWdAddr(0:3)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2160,1000)
   VERTEXES ( (2,95900) )
  }
  TEXT  95444, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,983,2545,1018)
   ALIGN 4
   MARGINS (1,1)
   PARENT 95442
  }
  INSTANCE  95445, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_PCP_rdDAck"
    #SYMBOL="Output"
   }
   COORD (2160,1040)
   VERTEXES ( (2,95886) )
  }
  TEXT  95447, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,1023,2447,1058)
   ALIGN 4
   MARGINS (1,1)
   PARENT 95445
  }
  INSTANCE  95448, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_PCP_rdComp"
    #SYMBOL="Output"
   }
   COORD (2160,1080)
   VERTEXES ( (2,95888) )
  }
  TEXT  95450, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,1063,2456,1098)
   ALIGN 4
   MARGINS (1,1)
   PARENT 95448
  }
  INSTANCE  95451, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_PCP_rdBTerm"
    #SYMBOL="Output"
   }
   COORD (2160,1120)
   VERTEXES ( (2,95890) )
  }
  TEXT  95453, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,1103,2467,1138)
   ALIGN 4
   MARGINS (1,1)
   PARENT 95451
  }
  INSTANCE  95454, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_PCP_MBusy(0:C_PDI_PCP_NUM_MASTERS-1)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2160,1160)
   VERTEXES ( (2,95892) )
  }
  TEXT  95456, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,1143,2903,1178)
   ALIGN 4
   MARGINS (1,1)
   PARENT 95454
  }
  INSTANCE  95457, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_PCP_MWrErr(0:C_PDI_PCP_NUM_MASTERS-1)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2160,1200)
   VERTEXES ( (2,95898) )
  }
  TEXT  95459, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,1183,2919,1218)
   ALIGN 4
   MARGINS (1,1)
   PARENT 95457
  }
  INSTANCE  95460, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_PCP_MRdErr(0:C_PDI_PCP_NUM_MASTERS-1)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2160,1240)
   VERTEXES ( (2,95902) )
  }
  TEXT  95462, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,1223,2916,1258)
   ALIGN 4
   MARGINS (1,1)
   PARENT 95460
  }
  INSTANCE  95463, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_PCP_MIRQ(0:C_PDI_PCP_NUM_MASTERS-1)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2160,1280)
   VERTEXES ( (2,95904) )
  }
  TEXT  95465, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,1263,2891,1298)
   ALIGN 4
   MARGINS (1,1)
   PARENT 95463
  }
  NET WIRE  95466, 0, 0
  NET WIRE  95468, 0, 0
  NET WIRE  95470, 0, 0
  NET WIRE  95472, 0, 0
  NET WIRE  95474, 0, 0
  NET WIRE  95476, 0, 0
  NET WIRE  95478, 0, 0
  NET WIRE  95480, 0, 0
  NET WIRE  95482, 0, 0
  NET BUS  95484, 0, 0
  NET BUS  95486, 0, 0
  NET BUS  95488, 0, 0
  NET BUS  95490, 0, 0
  NET BUS  95492, 0, 0
  NET BUS  95494, 0, 0
  NET BUS  95496, 0, 0
  GENERIC  95689, 0, 0
  {
   LABEL "Generics"
   TEXT 
"-- PDI PCP PLB Slave\n"+
"C_PDI_PCP_BASEADDR : std_logic_vector := X\"00000000\";\n"+
"C_PDI_PCP_HIGHADDR : std_logic_vector := X\"000FFFFF\";\n"+
"C_PDI_PCP_NUM_MASTERS : INTEGER := 1;\n"+
"C_PDI_PCP_PLB_AWIDTH : INTEGER := 32;\n"+
"C_PDI_PCP_PLB_DWIDTH : INTEGER := 32;\n"+
"C_PDI_PCP_PLB_MID_WIDTH : INTEGER := 1;\n"+
"C_PDI_PCP_PLB_P2P : INTEGER := 0;\n"+
"C_PDI_PCP_PLB_NUM_MASTERS : INTEGER := 1;\n"+
"C_PDI_PCP_PLB_NATIVE_DWIDTH : INTEGER := 32;\n"+
"C_PDI_PCP_PLB_SUPPORT_BURSTS : INTEGER := 0;\n"+
""
   RECT (80,100,1120,540)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  GENERATE  95690, 0, 0
  {
   VARIABLES
   {
    #CONDITION="(C_GEN_PDI)"
    #GENERATE_KIND="IF"
    #LABEL="g3"
   }
   AREA (1120,600,2080,1940)
   INSTANCES 95179
  }
  TEXT  95691, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (1120,564,1554,599)
   ALIGN 8
   MARGINS (1,1)
   PARENT 95690
  }
  VTX  95821, 0, 0
  {
   COORD (1180,680)
  }
  VTX  95822, 0, 0
  {
   COORD (1020,680)
  }
  VTX  95823, 0, 0
  {
   COORD (1180,720)
  }
  VTX  95824, 0, 0
  {
   COORD (1020,720)
  }
  VTX  95825, 0, 0
  {
   COORD (1180,840)
  }
  VTX  95826, 0, 0
  {
   COORD (1020,840)
  }
  VTX  95827, 0, 0
  {
   COORD (1180,880)
  }
  VTX  95828, 0, 0
  {
   COORD (1020,880)
  }
  VTX  95829, 0, 0
  {
   COORD (1180,920)
  }
  VTX  95830, 0, 0
  {
   COORD (1020,920)
  }
  VTX  95831, 0, 0
  {
   COORD (1180,960)
  }
  VTX  95832, 0, 0
  {
   COORD (1020,960)
  }
  VTX  95833, 0, 0
  {
   COORD (1180,1040)
  }
  VTX  95834, 0, 0
  {
   COORD (1020,1040)
  }
  VTX  95835, 0, 0
  {
   COORD (1180,1080)
  }
  VTX  95836, 0, 0
  {
   COORD (1020,1080)
  }
  VTX  95837, 0, 0
  {
   COORD (1180,1120)
  }
  VTX  95838, 0, 0
  {
   COORD (1020,1120)
  }
  VTX  95839, 0, 0
  {
   COORD (1180,1320)
  }
  VTX  95840, 0, 0
  {
   COORD (1020,1320)
  }
  VTX  95841, 0, 0
  {
   COORD (1180,1400)
  }
  VTX  95842, 0, 0
  {
   COORD (1020,1400)
  }
  VTX  95843, 0, 0
  {
   COORD (1180,1440)
  }
  VTX  95844, 0, 0
  {
   COORD (1020,1440)
  }
  VTX  95845, 0, 0
  {
   COORD (1180,1480)
  }
  VTX  95846, 0, 0
  {
   COORD (1020,1480)
  }
  VTX  95847, 0, 0
  {
   COORD (1180,1520)
  }
  VTX  95848, 0, 0
  {
   COORD (1020,1520)
  }
  VTX  95849, 0, 0
  {
   COORD (1180,1000)
  }
  VTX  95850, 0, 0
  {
   COORD (1020,1000)
  }
  VTX  95851, 0, 0
  {
   COORD (1180,1560)
  }
  VTX  95852, 0, 0
  {
   COORD (1020,1560)
  }
  VTX  95853, 0, 0
  {
   COORD (1180,1600)
  }
  VTX  95854, 0, 0
  {
   COORD (1020,1600)
  }
  VTX  95855, 0, 0
  {
   COORD (1180,1640)
  }
  VTX  95856, 0, 0
  {
   COORD (1020,1640)
  }
  VTX  95857, 0, 0
  {
   COORD (1180,1680)
  }
  VTX  95858, 0, 0
  {
   COORD (1020,1680)
  }
  VTX  95859, 0, 0
  {
   COORD (1180,1160)
  }
  VTX  95860, 0, 0
  {
   COORD (1020,1160)
  }
  VTX  95861, 0, 0
  {
   COORD (1180,1200)
  }
  VTX  95862, 0, 0
  {
   COORD (1020,1200)
  }
  VTX  95863, 0, 0
  {
   COORD (1180,1240)
  }
  VTX  95864, 0, 0
  {
   COORD (1020,1240)
  }
  VTX  95865, 0, 0
  {
   COORD (1180,1280)
  }
  VTX  95866, 0, 0
  {
   COORD (1020,1280)
  }
  VTX  95867, 0, 0
  {
   COORD (1180,760)
  }
  VTX  95868, 0, 0
  {
   COORD (1020,760)
  }
  VTX  95869, 0, 0
  {
   COORD (1180,800)
  }
  VTX  95870, 0, 0
  {
   COORD (1020,800)
  }
  VTX  95871, 0, 0
  {
   COORD (1180,1360)
  }
  VTX  95872, 0, 0
  {
   COORD (1020,1360)
  }
  VTX  95873, 0, 0
  {
   COORD (2020,680)
  }
  VTX  95874, 0, 0
  {
   COORD (2160,680)
  }
  VTX  95875, 0, 0
  {
   COORD (2020,760)
  }
  VTX  95876, 0, 0
  {
   COORD (2160,760)
  }
  VTX  95877, 0, 0
  {
   COORD (2020,800)
  }
  VTX  95878, 0, 0
  {
   COORD (2160,800)
  }
  VTX  95879, 0, 0
  {
   COORD (2020,840)
  }
  VTX  95880, 0, 0
  {
   COORD (2160,840)
  }
  VTX  95881, 0, 0
  {
   COORD (2020,880)
  }
  VTX  95882, 0, 0
  {
   COORD (2160,880)
  }
  VTX  95883, 0, 0
  {
   COORD (2020,920)
  }
  VTX  95884, 0, 0
  {
   COORD (2160,920)
  }
  VTX  95885, 0, 0
  {
   COORD (2020,1040)
  }
  VTX  95886, 0, 0
  {
   COORD (2160,1040)
  }
  VTX  95887, 0, 0
  {
   COORD (2020,1080)
  }
  VTX  95888, 0, 0
  {
   COORD (2160,1080)
  }
  VTX  95889, 0, 0
  {
   COORD (2020,1120)
  }
  VTX  95890, 0, 0
  {
   COORD (2160,1120)
  }
  VTX  95891, 0, 0
  {
   COORD (2020,1160)
  }
  VTX  95892, 0, 0
  {
   COORD (2160,1160)
  }
  VTX  95893, 0, 0
  {
   COORD (2020,720)
  }
  VTX  95894, 0, 0
  {
   COORD (2160,720)
  }
  VTX  95895, 0, 0
  {
   COORD (2020,960)
  }
  VTX  95896, 0, 0
  {
   COORD (2160,960)
  }
  VTX  95897, 0, 0
  {
   COORD (2020,1200)
  }
  VTX  95898, 0, 0
  {
   COORD (2160,1200)
  }
  VTX  95899, 0, 0
  {
   COORD (2020,1000)
  }
  VTX  95900, 0, 0
  {
   COORD (2160,1000)
  }
  VTX  95901, 0, 0
  {
   COORD (2020,1240)
  }
  VTX  95902, 0, 0
  {
   COORD (2160,1240)
  }
  VTX  95903, 0, 0
  {
   COORD (2020,1280)
  }
  VTX  95904, 0, 0
  {
   COORD (2160,1280)
  }
  WIRE  95905, 0, 0
  {
   NET 95261
   VTX 95821, 95822
  }
  WIRE  95906, 0, 0
  {
   NET 95263
   VTX 95823, 95824
  }
  WIRE  95907, 0, 0
  {
   NET 95265
   VTX 95825, 95826
  }
  WIRE  95908, 0, 0
  {
   NET 95267
   VTX 95827, 95828
  }
  WIRE  95909, 0, 0
  {
   NET 95269
   VTX 95829, 95830
  }
  WIRE  95910, 0, 0
  {
   NET 95271
   VTX 95831, 95832
  }
  WIRE  95911, 0, 0
  {
   NET 95273
   VTX 95833, 95834
  }
  WIRE  95912, 0, 0
  {
   NET 95275
   VTX 95835, 95836
  }
  WIRE  95913, 0, 0
  {
   NET 95277
   VTX 95837, 95838
  }
  WIRE  95914, 0, 0
  {
   NET 95279
   VTX 95839, 95840
  }
  WIRE  95915, 0, 0
  {
   NET 95281
   VTX 95841, 95842
  }
  WIRE  95916, 0, 0
  {
   NET 95283
   VTX 95843, 95844
  }
  WIRE  95917, 0, 0
  {
   NET 95285
   VTX 95845, 95846
  }
  WIRE  95918, 0, 0
  {
   NET 95287
   VTX 95847, 95848
  }
  BUS  95919, 0, 0
  {
   NET 95289
   VTX 95849, 95850
  }
  BUS  95920, 0, 0
  {
   NET 95291
   VTX 95851, 95852
  }
  BUS  95921, 0, 0
  {
   NET 95293
   VTX 95853, 95854
  }
  BUS  95922, 0, 0
  {
   NET 95295
   VTX 95855, 95856
  }
  BUS  95923, 0, 0
  {
   NET 95297
   VTX 95857, 95858
  }
  BUS  95924, 0, 0
  {
   NET 95299
   VTX 95859, 95860
  }
  BUS  95925, 0, 0
  {
   NET 95301
   VTX 95861, 95862
  }
  BUS  95926, 0, 0
  {
   NET 95303
   VTX 95863, 95864
  }
  BUS  95927, 0, 0
  {
   NET 95305
   VTX 95865, 95866
  }
  BUS  95928, 0, 0
  {
   NET 95307
   VTX 95867, 95868
  }
  BUS  95929, 0, 0
  {
   NET 95309
   VTX 95869, 95870
  }
  BUS  95930, 0, 0
  {
   NET 95311
   VTX 95871, 95872
  }
  WIRE  95931, 0, 0
  {
   NET 95466
   VTX 95873, 95874
  }
  WIRE  95932, 0, 0
  {
   NET 95468
   VTX 95875, 95876
  }
  WIRE  95933, 0, 0
  {
   NET 95470
   VTX 95877, 95878
  }
  WIRE  95934, 0, 0
  {
   NET 95472
   VTX 95879, 95880
  }
  WIRE  95935, 0, 0
  {
   NET 95474
   VTX 95881, 95882
  }
  WIRE  95936, 0, 0
  {
   NET 95476
   VTX 95883, 95884
  }
  WIRE  95937, 0, 0
  {
   NET 95478
   VTX 95885, 95886
  }
  WIRE  95938, 0, 0
  {
   NET 95480
   VTX 95887, 95888
  }
  WIRE  95939, 0, 0
  {
   NET 95482
   VTX 95889, 95890
  }
  BUS  95940, 0, 0
  {
   NET 95484
   VTX 95891, 95892
  }
  BUS  95941, 0, 0
  {
   NET 95486
   VTX 95893, 95894
  }
  BUS  95942, 0, 0
  {
   NET 95488
   VTX 95895, 95896
  }
  BUS  95943, 0, 0
  {
   NET 95490
   VTX 95897, 95898
  }
  BUS  95944, 0, 0
  {
   NET 95492
   VTX 95899, 95900
  }
  BUS  95945, 0, 0
  {
   NET 95494
   VTX 95901, 95902
  }
  BUS  95946, 0, 0
  {
   NET 95496
   VTX 95903, 95904
  }
  TEXT  95947, 0, 0
  {
   TEXT "$#NAME"
   RECT (2217,1311,2423,1340)
   ALIGN 9
   MARGINS (1,1)
   PARENT 95996
  }
  TEXT  95949, 0, 0
  {
   TEXT "$#NAME"
   RECT (2224,1351,2457,1380)
   ALIGN 9
   MARGINS (1,1)
   PARENT 95997
  }
  TEXT  95951, 0, 0
  {
   TEXT "$#NAME"
   RECT (2234,1391,2807,1420)
   ALIGN 9
   MARGINS (1,1)
   PARENT 95998
  }
  TEXT  95953, 0, 0
  {
   TEXT "$#NAME"
   RECT (2233,1431,2807,1460)
   ALIGN 9
   MARGINS (1,1)
   PARENT 95999
  }
  TEXT  95955, 0, 0
  {
   TEXT "$#NAME"
   RECT (2226,1471,2454,1500)
   ALIGN 9
   MARGINS (1,1)
   PARENT 96000
  }
  TEXT  95957, 0, 0
  {
   TEXT "$#NAME"
   RECT (2224,1511,2816,1540)
   ALIGN 9
   MARGINS (1,1)
   PARENT 96001
  }
  TEXT  95959, 0, 0
  {
   TEXT "$#NAME"
   RECT (2214,1551,2467,1580)
   ALIGN 9
   MARGINS (1,1)
   PARENT 96002
  }
  VTX  95982, 0, 0
  {
   COORD (2020,1320)
  }
  VTX  95983, 0, 0
  {
   COORD (2200,1320)
  }
  VTX  95984, 0, 0
  {
   COORD (2020,1360)
  }
  VTX  95985, 0, 0
  {
   COORD (2200,1360)
  }
  VTX  95986, 0, 0
  {
   COORD (2020,1400)
  }
  VTX  95987, 0, 0
  {
   COORD (2200,1400)
  }
  VTX  95988, 0, 0
  {
   COORD (2020,1440)
  }
  VTX  95989, 0, 0
  {
   COORD (2200,1440)
  }
  VTX  95990, 0, 0
  {
   COORD (2020,1480)
  }
  VTX  95991, 0, 0
  {
   COORD (2200,1480)
  }
  VTX  95992, 0, 0
  {
   COORD (2020,1520)
  }
  VTX  95993, 0, 0
  {
   COORD (2200,1520)
  }
  VTX  95994, 0, 0
  {
   COORD (2020,1560)
  }
  VTX  95995, 0, 0
  {
   COORD (2200,1560)
  }
  WIRE  95996, 0, 0
  {
   NET 96003
   VTX 95982, 95983
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  95997, 0, 0
  {
   NET 96004
   VTX 95984, 95985
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  95998, 0, 0
  {
   NET 96007
   VTX 95986, 95987
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  95999, 0, 0
  {
   NET 96008
   VTX 95988, 95989
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  96000, 0, 0
  {
   NET 96009
   VTX 95990, 95991
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  96001, 0, 0
  {
   NET 96010
   VTX 95992, 95993
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  96002, 0, 0
  {
   NET 96011
   VTX 95994, 95995
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  96003, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2PDI_PCP_Clk"
   }
  }
  NET WIRE  96004, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2PDI_PCP_Reset"
   }
  }
  NET BUS  96007, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2PDI_PCP_Addr(C_PDI_PCP_PLB_AWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  96008, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2PDI_PCP_Data(C_PDI_PCP_PLB_DWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  96009, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2PDI_PCP_RNW"
   }
  }
  NET BUS  96010, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2PDI_PCP_BE((C_PDI_PCP_PLB_DWIDTH/8)-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  96011, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2PDI_PCP_CS(0:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  TEXT  96012, 0, 0
  {
   TEXT "$#NAME"
   RECT (393,1711,967,1740)
   ALIGN 9
   MARGINS (1,1)
   PARENT 96040
  }
  TEXT  96014, 0, 0
  {
   TEXT "$#NAME"
   RECT (720,1751,961,1780)
   ALIGN 9
   MARGINS (1,1)
   PARENT 96041
  }
  TEXT  96016, 0, 0
  {
   TEXT "$#NAME"
   RECT (720,1791,961,1820)
   ALIGN 9
   MARGINS (1,1)
   PARENT 96042
  }
  TEXT  96018, 0, 0
  {
   TEXT "$#NAME"
   RECT (728,1831,952,1860)
   ALIGN 9
   MARGINS (1,1)
   PARENT 96043
  }
  VTX  96032, 0, 0
  {
   COORD (1000,1720)
  }
  VTX  96033, 0, 0
  {
   COORD (1180,1720)
  }
  VTX  96034, 0, 0
  {
   COORD (1000,1760)
  }
  VTX  96035, 0, 0
  {
   COORD (1180,1760)
  }
  VTX  96036, 0, 0
  {
   COORD (1000,1800)
  }
  VTX  96037, 0, 0
  {
   COORD (1180,1800)
  }
  VTX  96038, 0, 0
  {
   COORD (1000,1840)
  }
  VTX  96039, 0, 0
  {
   COORD (1180,1840)
  }
  BUS  96040, 0, 0
  {
   NET 96044
   VTX 96032, 96033
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  96041, 0, 0
  {
   NET 96045
   VTX 96034, 96035
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  96042, 0, 0
  {
   NET 96046
   VTX 96036, 96037
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  96043, 0, 0
  {
   NET 96047
   VTX 96038, 96039
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  96044, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="PDI_PCP2Bus_Data(C_PDI_PCP_PLB_DWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  96045, 0, 0
  {
   VARIABLES
   {
    #NAME="PDI_PCP2Bus_WrAck"
   }
  }
  NET WIRE  96046, 0, 0
  {
   VARIABLES
   {
    #NAME="PDI_PCP2Bus_RdAck"
   }
  }
  NET WIRE  96047, 0, 0
  {
   VARIABLES
   {
    #NAME="PDI_PCP2Bus_Error"
   }
  }
 }
 
}

PAGE "PDI_PCP"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  TEXT  96065, 0, 0
  {
   TEXT "$#NAME"
   RECT (642,631,848,660)
   ALIGN 9
   MARGINS (1,1)
   PARENT 96436
   ORIENTATION 2
  }
  TEXT  96067, 0, 0
  {
   TEXT "$#NAME"
   RECT (271,871,844,900)
   ALIGN 9
   MARGINS (1,1)
   PARENT 96437
   ORIENTATION 2
  }
  TEXT  96069, 0, 0
  {
   TEXT "$#NAME"
   RECT (270,671,844,700)
   ALIGN 9
   MARGINS (1,1)
   PARENT 96438
   ORIENTATION 2
  }
  TEXT  96071, 0, 0
  {
   TEXT "$#NAME"
   RECT (620,711,848,740)
   ALIGN 9
   MARGINS (1,1)
   PARENT 96439
   ORIENTATION 2
  }
  TEXT  96073, 0, 0
  {
   TEXT "$#NAME"
   RECT (252,831,844,860)
   ALIGN 9
   MARGINS (1,1)
   PARENT 96440
   ORIENTATION 2
  }
  TEXT  96075, 0, 0
  {
   TEXT "$#NAME"
   RECT (596,791,849,820)
   ALIGN 9
   MARGINS (1,1)
   PARENT 96441
   ORIENTATION 2
  }
  TEXT  96077, 0, 0
  {
   TEXT "$#NAME"
   RECT (2518,911,3092,940)
   ALIGN 9
   MARGINS (1,1)
   PARENT 96442
   ORIENTATION 2
  }
  TEXT  96079, 0, 0
  {
   TEXT "$#NAME"
   RECT (2513,1111,2737,1140)
   ALIGN 9
   MARGINS (1,1)
   PARENT 96443
   ORIENTATION 2
  }
  TEXT  96108, 0, 0
  {
   TEXT "$#NAME"
   RECT (640,910,852,939)
   ALIGN 8
   MARGINS (1,1)
   PARENT 96446
  }
  TEXT  96109, 0, 0
  {
   TEXT "$#NAME"
   RECT (2510,791,2673,820)
   ALIGN 10
   MARGINS (1,1)
   PARENT 96449
   ORIENTATION 2
  }
  TEXT  96110, 0, 0
  {
   TEXT "$#NAME"
   RECT (2510,711,2613,740)
   ALIGN 10
   MARGINS (1,1)
   PARENT 96451
   ORIENTATION 2
  }
  TEXT  96111, 0, 0
  {
   TEXT "$#NAME"
   RECT (2510,751,2615,780)
   ALIGN 10
   MARGINS (1,1)
   PARENT 96453
   ORIENTATION 2
  }
  TEXT  96112, 0, 0
  {
   TEXT "$#NAME"
   RECT (2510,831,2733,860)
   ALIGN 10
   MARGINS (1,1)
   PARENT 96454
   ORIENTATION 2
  }
  TEXT  96113, 0, 0
  {
   TEXT "$#NAME"
   RECT (2517,871,2720,900)
   ALIGN 10
   MARGINS (1,1)
   PARENT 96456
   ORIENTATION 2
  }
  TEXT  96115, 0, 0
  {
   TEXT "$#NAME"
   RECT (2510,671,2724,700)
   ALIGN 10
   MARGINS (1,1)
   PARENT 96455
   ORIENTATION 2
  }
  TEXT  96119, 0, 0
  {
   TEXT "$#NAME"
   RECT (2513,625,2587,654)
   ALIGN 6
   MARGINS (1,1)
   PARENT 96457
   ORIENTATION 2
  }
  TEXT  96121, 0, 0
  {
   TEXT "$#NAME"
   RECT (674,1150,852,1179)
   ALIGN 8
   MARGINS (1,1)
   PARENT 96447
  }
  TEXT  96122, 0, 0
  {
   TEXT "$#NAME"
   RECT (2514,1071,2755,1100)
   ALIGN 9
   MARGINS (1,1)
   PARENT 96444
   ORIENTATION 2
  }
  TEXT  96123, 0, 0
  {
   TEXT "$#NAME"
   RECT (2514,1031,2755,1060)
   ALIGN 9
   MARGINS (1,1)
   PARENT 96445
   ORIENTATION 2
  }
  TEXT  96124, 0, 0
  {
   TEXT "$#NAME"
   RECT (749,1070,852,1099)
   ALIGN 8
   MARGINS (1,1)
   PARENT 96450
  }
  TEXT  96125, 0, 0
  {
   TEXT "$#NAME"
   RECT (747,1110,852,1139)
   ALIGN 8
   MARGINS (1,1)
   PARENT 96452
  }
  TEXT  96126, 0, 0
  {
   TEXT "$#NAME"
   RECT (689,1030,852,1059)
   ALIGN 8
   MARGINS (1,1)
   PARENT 96448
  }
  SIGNALASSIGN  96128, 0, 0
  {
   LABEL "pdi_pcp_to_bus"
   TEXT 
"--pdi_pcp assignments\n"+
"clkPcp <= Bus2PDI_PCP_Clk;\n"+
"pcp_writedata <= Bus2PDI_PCP_Data;\n"+
"--\tBus2MAC_PKT_Data(7 downto 0) & Bus2MAC_PKT_Data(15 downto 8) &\n"+
"--\tBus2MAC_PKT_Data(23 downto 16) & Bus2MAC_PKT_Data(31 downto 24);\n"+
"pcp_read <= Bus2PDI_PCP_RNW;\n"+
"pcp_write <= not Bus2PDI_PCP_RNW;\n"+
"pcp_chipselect <= Bus2PDI_PCP_CS(0);\n"+
"pcp_byteenable <= Bus2PDI_PCP_BE;\n"+
"pcp_address <= Bus2PDI_PCP_Addr(12 downto 0);\n"+
"\n"+
"PDI_PCP2Bus_Data <= pcp_readdata;\n"+
"--\tmbf_readdata(7 downto 0) & mbf_readdata(15 downto 8) &\n"+
"--\tmbf_readdata(23 downto 16) & mbf_readdata(31 downto 24);\n"+
"PDI_PCP2Bus_RdAck <= pcp_chipselect and pcp_read and not pcp_waitrequest;\n"+
"PDI_PCP2Bus_WrAck <= pcp_chipselect and pcp_write and not pcp_waitrequest;\n"+
"PDI_PCP2Bus_Error <= '0';"
   RECT (980,580,2360,1200)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   UPDATE 0
   CORNER 10
   VTX (  96393, 96395, 96397, 96399, 96401, 96403, 96404, 96406, 96408, 96410, 96413, 96415, 96417, 96418, 96421, 96422, 96425, 96426, 96428, 96430, 96432, 96434 )
  }
  NET WIRE  96240, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2PDI_PCP_Clk"
   }
  }
  NET BUS  96242, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2PDI_PCP_Data(C_PDI_PCP_PLB_DWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  96243, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2PDI_PCP_RNW"
   }
  }
  NET BUS  96244, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2PDI_PCP_CS(0:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  96246, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2PDI_PCP_BE((C_PDI_PCP_PLB_DWIDTH/8)-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  96248, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2PDI_PCP_Addr(C_PDI_PCP_PLB_AWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  96249, 0, 0
  {
   VARIABLES
   {
    #NAME="PDI_PCP2Bus_RdAck"
   }
  }
  NET WIRE  96250, 0, 0
  {
   VARIABLES
   {
    #NAME="PDI_PCP2Bus_WrAck"
   }
  }
  NET WIRE  96251, 0, 0
  {
   VARIABLES
   {
    #NAME="PDI_PCP2Bus_Error"
   }
  }
  NET BUS  96253, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="PDI_PCP2Bus_Data(C_PDI_PCP_PLB_DWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  96382, 0, 0
  {
   VARIABLES
   {
    #NAME="clkPcp"
   }
  }
  NET BUS  96383, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="pcp_writedata(31:0)"
   }
  }
  NET WIRE  96384, 0, 0
  {
   VARIABLES
   {
    #NAME="pcp_read"
   }
  }
  NET WIRE  96385, 0, 0
  {
   VARIABLES
   {
    #NAME="pcp_write"
   }
  }
  NET WIRE  96386, 0, 0
  {
   VARIABLES
   {
    #NAME="pcp_chipselect"
   }
  }
  NET BUS  96387, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="pcp_byteenable(3:0)"
   }
  }
  NET BUS  96390, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="pcp_readdata(31:0)"
   }
  }
  NET WIRE  96391, 0, 0
  {
   VARIABLES
   {
    #NAME="pcp_waitrequest"
   }
  }
  VTX  96392, 0, 0
  {
   COORD (860,640)
  }
  VTX  96393, 0, 0
  {
   COORD (980,640)
  }
  VTX  96394, 0, 0
  {
   COORD (860,880)
  }
  VTX  96395, 0, 0
  {
   COORD (980,880)
  }
  VTX  96396, 0, 0
  {
   COORD (860,680)
  }
  VTX  96397, 0, 0
  {
   COORD (980,680)
  }
  VTX  96398, 0, 0
  {
   COORD (860,720)
  }
  VTX  96399, 0, 0
  {
   COORD (980,720)
  }
  VTX  96400, 0, 0
  {
   COORD (860,840)
  }
  VTX  96401, 0, 0
  {
   COORD (980,840)
  }
  VTX  96402, 0, 0
  {
   COORD (860,800)
  }
  VTX  96403, 0, 0
  {
   COORD (980,800)
  }
  VTX  96404, 0, 0
  {
   COORD (2360,920)
  }
  VTX  96405, 0, 0
  {
   COORD (2500,920)
  }
  VTX  96406, 0, 0
  {
   COORD (2360,1120)
  }
  VTX  96407, 0, 0
  {
   COORD (2500,1120)
  }
  VTX  96408, 0, 0
  {
   COORD (2360,1080)
  }
  VTX  96409, 0, 0
  {
   COORD (2500,1080)
  }
  VTX  96410, 0, 0
  {
   COORD (2360,1040)
  }
  VTX  96411, 0, 0
  {
   COORD (2500,1040)
  }
  VTX  96412, 0, 0
  {
   COORD (860,920)
  }
  VTX  96413, 0, 0
  {
   COORD (980,920)
  }
  VTX  96414, 0, 0
  {
   COORD (860,1160)
  }
  VTX  96415, 0, 0
  {
   COORD (980,1160)
  }
  VTX  96416, 0, 0
  {
   COORD (854,1040)
  }
  VTX  96417, 0, 0
  {
   COORD (980,1040)
  }
  VTX  96418, 0, 0
  {
   COORD (2360,800)
  }
  VTX  96419, 0, 0
  {
   COORD (2500,800)
  }
  VTX  96420, 0, 0
  {
   COORD (860,1080)
  }
  VTX  96421, 0, 0
  {
   COORD (980,1080)
  }
  VTX  96422, 0, 0
  {
   COORD (2360,720)
  }
  VTX  96423, 0, 0
  {
   COORD (2500,720)
  }
  VTX  96424, 0, 0
  {
   COORD (860,1120)
  }
  VTX  96425, 0, 0
  {
   COORD (980,1120)
  }
  VTX  96426, 0, 0
  {
   COORD (2360,760)
  }
  VTX  96427, 0, 0
  {
   COORD (2500,760)
  }
  VTX  96428, 0, 0
  {
   COORD (2360,840)
  }
  VTX  96429, 0, 0
  {
   COORD (2500,840)
  }
  VTX  96430, 0, 0
  {
   COORD (2360,680)
  }
  VTX  96431, 0, 0
  {
   COORD (2500,680)
  }
  VTX  96432, 0, 0
  {
   COORD (2360,880)
  }
  VTX  96433, 0, 0
  {
   COORD (2500,880)
  }
  VTX  96434, 0, 0
  {
   COORD (2360,640)
  }
  VTX  96435, 0, 0
  {
   COORD (2500,640)
  }
  WIRE  96436, 0, 0
  {
   NET 96240
   VTX 96392, 96393
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  96437, 0, 0
  {
   NET 96248
   VTX 96394, 96395
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  96438, 0, 0
  {
   NET 96242
   VTX 96396, 96397
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  96439, 0, 0
  {
   NET 96243
   VTX 96398, 96399
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  96440, 0, 0
  {
   NET 96246
   VTX 96400, 96401
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  96441, 0, 0
  {
   NET 96244
   VTX 96402, 96403
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  96442, 0, 0
  {
   NET 96253
   VTX 96404, 96405
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  96443, 0, 0
  {
   NET 96251
   VTX 96406, 96407
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  96444, 0, 0
  {
   NET 96250
   VTX 96408, 96409
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  96445, 0, 0
  {
   NET 96249
   VTX 96410, 96411
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  96446, 0, 0
  {
   NET 96390
   VTX 96412, 96413
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  96447, 0, 0
  {
   NET 96391
   VTX 96414, 96415
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  96448, 0, 0
  {
   NET 96386
   VTX 96416, 96417
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  96449, 0, 0
  {
   NET 96386
   VTX 96418, 96419
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  96450, 0, 0
  {
   NET 96384
   VTX 96420, 96421
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  96451, 0, 0
  {
   NET 96384
   VTX 96422, 96423
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  96452, 0, 0
  {
   NET 96385
   VTX 96424, 96425
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  96453, 0, 0
  {
   NET 96385
   VTX 96426, 96427
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  96454, 0, 0
  {
   NET 96387
   VTX 96428, 96429
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  96455, 0, 0
  {
   NET 96383
   VTX 96430, 96431
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  96456, 0, 0
  {
   NET 96475
   VTX 96432, 96433
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  96457, 0, 0
  {
   NET 96382
   VTX 96434, 96435
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  96475, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="pcp_address(12:0)"
   }
  }
 }
 
}

PAGE "AP_PDI_PLB"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  INSTANCE  96583, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="plbv46_slave_single"
    #GENERIC0="C_FAMILY : STRING := C_FAMILY"
    #GENERIC1="C_ARD_NUM_CE_ARRAY : INTEGER_ARRAY_TYPE := (0 => 1)"
    #GENERIC10="C_SIPIF_DWIDTH : INTEGER range 32 to 32 := C_PDI_AP_PLB_DWIDTH"
    #GENERIC2="C_SPLB_NUM_MASTERS : INTEGER range 1 to 16 := C_PDI_AP_PLB_NUM_MASTERS"
    #GENERIC3="C_SPLB_MID_WIDTH : INTEGER range 1 to 4 := C_PDI_AP_PLB_MID_WIDTH"
    #GENERIC4="C_INCLUDE_DPHASE_TIMER : INTEGER range 0 to 1 := 0"
    #GENERIC5="C_BUS2CORE_CLK_RATIO : INTEGER range 1 to 2 := 1"
    #GENERIC6="C_SPLB_P2P : INTEGER range 0 to 1 := C_PDI_AP_PLB_P2P"
    #GENERIC7="C_SPLB_DWIDTH : INTEGER range 32 to 128 := C_PDI_AP_PLB_DWIDTH"
    #GENERIC8="C_SPLB_AWIDTH : INTEGER range 32 to 32 := C_PDI_AP_PLB_AWIDTH"
    #GENERIC9="C_ARD_ADDR_RANGE_ARRAY : SLV64_ARRAY_TYPE := (C_PDI_AP_BASE,C_PDI_AP_HIGH)"
    #LIBRARY="plbv46_slave_single_v1_01_a"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="U4"
    #SYMBOL="plbv46_slave_single"
   }
   COORD (1260,660)
   VERTEXES ( (2,97216), (6,97218), (10,97262), (14,97264), (18,97220), (22,97222), (26,97224), (30,97226), (34,97244), (38,97228), (42,97230), (46,97232), (50,97254), (54,97256), (58,97258), (62,97260), (66,97234), (70,97266), (74,97236), (78,97238), (82,97240), (86,97242), (90,97246), (94,97248), (98,97250), (102,97252), (104,97315), (106,97317), (108,97319), (110,97321), (4,97268), (8,97288), (12,97270), (16,97272), (20,97274), (24,97276), (28,97278), (32,97290), (36,97294), (40,97280), (44,97282), (48,97284), (52,97286), (56,97292), (60,97296), (64,97298), (68,97300), (72,97302), (76,97304), (80,97306), (84,97308), (88,97310), (92,97312) )
   PINPROP 110,"#PIN_STATE","0"
  }
  TEXT  96637, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1260,624,1299,659)
   ALIGN 8
   MARGINS (1,1)
   PARENT 96583
  }
  TEXT  96638, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1260,1900,1522,1935)
   MARGINS (1,1)
   PARENT 96583
  }
  TEXT  96639, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1320,180,2284,543)
   PARENT 96583
  }
  INSTANCE  96640, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_AP_Clk"
    #SYMBOL="Input"
   }
   COORD (1100,700)
   VERTEXES ( (2,97217) )
  }
  TEXT  96642, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (888,683,1049,718)
   ALIGN 6
   MARGINS (1,1)
   PARENT 96640
  }
  INSTANCE  96643, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_AP_Rst"
    #SYMBOL="Input"
   }
   COORD (1100,740)
   VERTEXES ( (2,97219) )
  }
  TEXT  96645, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (886,723,1049,758)
   ALIGN 6
   MARGINS (1,1)
   PARENT 96643
  }
  INSTANCE  96646, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_AP_ABus(0:31)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1100,780)
   VERTEXES ( (2,97263) )
  }
  TEXT  96648, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (785,763,1049,798)
   ALIGN 6
   MARGINS (1,1)
   PARENT 96646
  }
  INSTANCE  96649, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_AP_UABus(0:31)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1100,820)
   VERTEXES ( (2,97265) )
  }
  TEXT  96651, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (764,803,1049,838)
   ALIGN 6
   MARGINS (1,1)
   PARENT 96649
  }
  INSTANCE  96652, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_AP_PAValid"
    #SYMBOL="Input"
   }
   COORD (1100,860)
   VERTEXES ( (2,97221) )
  }
  TEXT  96654, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (827,843,1049,878)
   ALIGN 6
   MARGINS (1,1)
   PARENT 96652
  }
  INSTANCE  96655, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_AP_SAValid"
    #SYMBOL="Input"
   }
   COORD (1100,900)
   VERTEXES ( (2,97223) )
  }
  TEXT  96657, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (827,883,1049,918)
   ALIGN 6
   MARGINS (1,1)
   PARENT 96655
  }
  INSTANCE  96658, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_AP_rdPrim"
    #SYMBOL="Input"
   }
   COORD (1100,940)
   VERTEXES ( (2,97225) )
  }
  TEXT  96660, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (843,923,1049,958)
   ALIGN 6
   MARGINS (1,1)
   PARENT 96658
  }
  INSTANCE  96661, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_AP_wrPrim"
    #SYMBOL="Input"
   }
   COORD (1100,980)
   VERTEXES ( (2,97227) )
  }
  TEXT  96663, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (838,963,1049,998)
   ALIGN 6
   MARGINS (1,1)
   PARENT 96661
  }
  INSTANCE  96664, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_AP_masterID(0:C_PDI_AP_PLB_MID_WIDTH-1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1100,1020)
   VERTEXES ( (2,97245) )
  }
  TEXT  96666, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (353,1003,1049,1038)
   ALIGN 6
   MARGINS (1,1)
   PARENT 96664
  }
  INSTANCE  96667, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_AP_abort"
    #SYMBOL="Input"
   }
   COORD (1100,1060)
   VERTEXES ( (2,97229) )
  }
  TEXT  96669, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (864,1043,1049,1078)
   ALIGN 6
   MARGINS (1,1)
   PARENT 96667
  }
  INSTANCE  96670, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_AP_busLock"
    #SYMBOL="Input"
   }
   COORD (1100,1100)
   VERTEXES ( (2,97231) )
  }
  TEXT  96672, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (822,1083,1049,1118)
   ALIGN 6
   MARGINS (1,1)
   PARENT 96670
  }
  INSTANCE  96673, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_AP_RNW"
    #SYMBOL="Input"
   }
   COORD (1100,1140)
   VERTEXES ( (2,97233) )
  }
  TEXT  96675, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (858,1123,1049,1158)
   ALIGN 6
   MARGINS (1,1)
   PARENT 96673
  }
  INSTANCE  96676, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_AP_BE(0:(C_PDI_AP_PLB_DWIDTH/8)-1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1100,1180)
   VERTEXES ( (2,97255) )
  }
  TEXT  96678, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (435,1163,1049,1198)
   ALIGN 6
   MARGINS (1,1)
   PARENT 96676
  }
  INSTANCE  96679, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_AP_MSize(0:1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1100,1220)
   VERTEXES ( (2,97257) )
  }
  TEXT  96681, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (791,1203,1049,1238)
   ALIGN 6
   MARGINS (1,1)
   PARENT 96679
  }
  INSTANCE  96682, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_AP_size(0:3)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1100,1260)
   VERTEXES ( (2,97259) )
  }
  TEXT  96684, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (818,1243,1049,1278)
   ALIGN 6
   MARGINS (1,1)
   PARENT 96682
  }
  INSTANCE  96685, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_AP_type(0:2)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1100,1300)
   VERTEXES ( (2,97261) )
  }
  TEXT  96687, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (817,1283,1049,1318)
   ALIGN 6
   MARGINS (1,1)
   PARENT 96685
  }
  INSTANCE  96688, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_AP_lockErr"
    #SYMBOL="Input"
   }
   COORD (1100,1340)
   VERTEXES ( (2,97235) )
  }
  TEXT  96690, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (839,1323,1049,1358)
   ALIGN 6
   MARGINS (1,1)
   PARENT 96688
  }
  INSTANCE  96691, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_AP_wrDBus(0:C_PDI_AP_PLB_DWIDTH-1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1100,1380)
   VERTEXES ( (2,97267) )
  }
  TEXT  96693, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (415,1363,1049,1398)
   ALIGN 6
   MARGINS (1,1)
   PARENT 96691
  }
  INSTANCE  96694, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_AP_wrBurst"
    #SYMBOL="Input"
   }
   COORD (1100,1420)
   VERTEXES ( (2,97237) )
  }
  TEXT  96696, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (831,1403,1049,1438)
   ALIGN 6
   MARGINS (1,1)
   PARENT 96694
  }
  INSTANCE  96697, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_AP_rdBurst"
    #SYMBOL="Input"
   }
   COORD (1100,1460)
   VERTEXES ( (2,97239) )
  }
  TEXT  96699, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (836,1443,1049,1478)
   ALIGN 6
   MARGINS (1,1)
   PARENT 96697
  }
  INSTANCE  96700, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_AP_wrPendReq"
    #SYMBOL="Input"
   }
   COORD (1100,1500)
   VERTEXES ( (2,97241) )
  }
  TEXT  96702, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (779,1483,1049,1518)
   ALIGN 6
   MARGINS (1,1)
   PARENT 96700
  }
  INSTANCE  96703, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_AP_rdPendReq"
    #SYMBOL="Input"
   }
   COORD (1100,1540)
   VERTEXES ( (2,97243) )
  }
  TEXT  96705, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (784,1523,1049,1558)
   ALIGN 6
   MARGINS (1,1)
   PARENT 96703
  }
  INSTANCE  96706, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_AP_wrPendPri(0:1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1100,1580)
   VERTEXES ( (2,97247) )
  }
  TEXT  96708, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (736,1563,1049,1598)
   ALIGN 6
   MARGINS (1,1)
   PARENT 96706
  }
  INSTANCE  96709, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_AP_rdPendPri(0:1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1100,1620)
   VERTEXES ( (2,97249) )
  }
  TEXT  96711, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (741,1603,1049,1638)
   ALIGN 6
   MARGINS (1,1)
   PARENT 96709
  }
  INSTANCE  96712, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_AP_reqPri(0:1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1100,1660)
   VERTEXES ( (2,97251) )
  }
  TEXT  96714, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (792,1643,1049,1678)
   ALIGN 6
   MARGINS (1,1)
   PARENT 96712
  }
  INSTANCE  96715, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_AP_TAttribute(0:15)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1100,1700)
   VERTEXES ( (2,97253) )
  }
  TEXT  96717, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (727,1683,1049,1718)
   ALIGN 6
   MARGINS (1,1)
   PARENT 96715
  }
  NET WIRE  96718, 0, 0
  NET WIRE  96720, 0, 0
  NET WIRE  96722, 0, 0
  NET WIRE  96724, 0, 0
  NET WIRE  96726, 0, 0
  NET WIRE  96728, 0, 0
  NET WIRE  96730, 0, 0
  NET WIRE  96732, 0, 0
  NET WIRE  96734, 0, 0
  NET WIRE  96736, 0, 0
  NET WIRE  96738, 0, 0
  NET WIRE  96740, 0, 0
  NET WIRE  96742, 0, 0
  NET WIRE  96744, 0, 0
  NET BUS  96746, 0, 0
  NET BUS  96748, 0, 0
  NET BUS  96750, 0, 0
  NET BUS  96752, 0, 0
  NET BUS  96754, 0, 0
  NET BUS  96756, 0, 0
  NET BUS  96758, 0, 0
  NET BUS  96760, 0, 0
  NET BUS  96762, 0, 0
  NET BUS  96764, 0, 0
  NET BUS  96766, 0, 0
  NET BUS  96768, 0, 0
  INSTANCE  96770, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_AP_addrAck"
    #SYMBOL="Output"
   }
   COORD (2240,700)
   VERTEXES ( (2,97269) )
  }
  TEXT  96772, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2292,683,2517,718)
   ALIGN 4
   MARGINS (1,1)
   PARENT 96770
  }
  INSTANCE  96773, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_AP_SSize(0:1)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2240,740)
   VERTEXES ( (2,97289) )
  }
  TEXT  96775, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2292,723,2546,758)
   ALIGN 4
   MARGINS (1,1)
   PARENT 96773
  }
  INSTANCE  96776, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_AP_wait"
    #SYMBOL="Output"
   }
   COORD (2240,780)
   VERTEXES ( (2,97271) )
  }
  TEXT  96778, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2292,763,2463,798)
   ALIGN 4
   MARGINS (1,1)
   PARENT 96776
  }
  INSTANCE  96779, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_AP_rearbitrate"
    #SYMBOL="Output"
   }
   COORD (2240,820)
   VERTEXES ( (2,97273) )
  }
  TEXT  96781, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2292,803,2544,838)
   ALIGN 4
   MARGINS (1,1)
   PARENT 96779
  }
  INSTANCE  96782, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_AP_wrDAck"
    #SYMBOL="Output"
   }
   COORD (2240,860)
   VERTEXES ( (2,97275) )
  }
  TEXT  96784, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2292,843,2511,878)
   ALIGN 4
   MARGINS (1,1)
   PARENT 96782
  }
  INSTANCE  96785, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_AP_wrComp"
    #SYMBOL="Output"
   }
   COORD (2240,900)
   VERTEXES ( (2,97277) )
  }
  TEXT  96787, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2292,883,2520,918)
   ALIGN 4
   MARGINS (1,1)
   PARENT 96785
  }
  INSTANCE  96788, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_AP_wrBTerm"
    #SYMBOL="Output"
   }
   COORD (2240,940)
   VERTEXES ( (2,97279) )
  }
  TEXT  96790, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2292,923,2531,958)
   ALIGN 4
   MARGINS (1,1)
   PARENT 96788
  }
  INSTANCE  96791, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_AP_rdDBus(0:C_PDI_AP_PLB_DWIDTH-1)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2240,980)
   VERTEXES ( (2,97291) )
  }
  TEXT  96793, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2292,963,2921,998)
   ALIGN 4
   MARGINS (1,1)
   PARENT 96791
  }
  INSTANCE  96794, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_AP_rdWdAddr(0:3)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2240,1020)
   VERTEXES ( (2,97295) )
  }
  TEXT  96796, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2292,1003,2604,1038)
   ALIGN 4
   MARGINS (1,1)
   PARENT 96794
  }
  INSTANCE  96797, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_AP_rdDAck"
    #SYMBOL="Output"
   }
   COORD (2240,1060)
   VERTEXES ( (2,97281) )
  }
  TEXT  96799, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2292,1043,2506,1078)
   ALIGN 4
   MARGINS (1,1)
   PARENT 96797
  }
  INSTANCE  96800, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_AP_rdComp"
    #SYMBOL="Output"
   }
   COORD (2240,1100)
   VERTEXES ( (2,97283) )
  }
  TEXT  96802, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2292,1083,2515,1118)
   ALIGN 4
   MARGINS (1,1)
   PARENT 96800
  }
  INSTANCE  96803, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_AP_rdBTerm"
    #SYMBOL="Output"
   }
   COORD (2240,1140)
   VERTEXES ( (2,97285) )
  }
  TEXT  96805, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2292,1123,2526,1158)
   ALIGN 4
   MARGINS (1,1)
   PARENT 96803
  }
  INSTANCE  96806, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_AP_MBusy(0:C_PDI_AP_PLB_NUM_MASTERS-1)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2240,1180)
   VERTEXES ( (2,97287) )
  }
  TEXT  96808, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2292,1163,3011,1198)
   ALIGN 4
   MARGINS (1,1)
   PARENT 96806
  }
  INSTANCE  96809, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_AP_MWrErr(0:C_PDI_AP_PLB_NUM_MASTERS-1)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2240,1220)
   VERTEXES ( (2,97293) )
  }
  TEXT  96811, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2292,1203,3027,1238)
   ALIGN 4
   MARGINS (1,1)
   PARENT 96809
  }
  INSTANCE  96812, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_AP_MRdErr(0:C_PDI_AP_PLB_NUM_MASTERS-1)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2240,1260)
   VERTEXES ( (2,97297) )
  }
  TEXT  96814, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2292,1243,3024,1278)
   ALIGN 4
   MARGINS (1,1)
   PARENT 96812
  }
  INSTANCE  96815, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_AP_MIRQ(0:C_PDI_AP_PLB_NUM_MASTERS-1)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2240,1300)
   VERTEXES ( (2,97299) )
  }
  TEXT  96817, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2292,1283,2999,1318)
   ALIGN 4
   MARGINS (1,1)
   PARENT 96815
  }
  NET WIRE  96818, 0, 0
  NET WIRE  96820, 0, 0
  NET WIRE  96822, 0, 0
  NET WIRE  96824, 0, 0
  NET WIRE  96826, 0, 0
  NET WIRE  96828, 0, 0
  NET WIRE  96830, 0, 0
  NET WIRE  96832, 0, 0
  NET WIRE  96834, 0, 0
  NET BUS  96836, 0, 0
  NET BUS  96838, 0, 0
  NET BUS  96840, 0, 0
  NET BUS  96842, 0, 0
  NET BUS  96844, 0, 0
  NET BUS  96846, 0, 0
  NET BUS  96848, 0, 0
  GENERIC  96850, 0, 0
  {
   LABEL "Generics"
   TEXT 
"-- PDI AP PLB Slave\n"+
"C_PDI_AP_BASEADDR : std_logic_vector := X\"00000000\";\n"+
"C_PDI_AP_HIGHADDR : std_logic_vector := X\"000FFFFF\";\n"+
"C_PDI_AP_NUM_MASTERS : INTEGER := 1;\n"+
"C_PDI_AP_PLB_AWIDTH : INTEGER := 32;\n"+
"C_PDI_AP_PLB_DWIDTH : INTEGER := 32;\n"+
"C_PDI_AP_PLB_MID_WIDTH : INTEGER := 1;\n"+
"C_PDI_AP_PLB_P2P : INTEGER := 0;\n"+
"C_PDI_AP_PLB_NUM_MASTERS : INTEGER := 1;\n"+
"C_PDI_AP_PLB_NATIVE_DWIDTH : INTEGER := 32;\n"+
"C_PDI_AP_PLB_SUPPORT_BURSTS : INTEGER := 0;\n"+
""
   RECT (160,120,1200,560)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  GENERATE  96851, 0, 0
  {
   VARIABLES
   {
    #CONDITION="(C_GEN_PLB_BUS_IF)"
    #GENERATE_KIND="IF"
    #LABEL="g4"
   }
   AREA (1200,620,2160,1960)
   INSTANCES 96583
  }
  TEXT  96852, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (1200,584,1757,619)
   ALIGN 8
   MARGINS (1,1)
   PARENT 96851
  }
  TEXT  96854, 0, 0
  {
   TEXT "$#NAME"
   RECT (2306,1331,2494,1360)
   ALIGN 9
   MARGINS (1,1)
   PARENT 97364
  }
  TEXT  96856, 0, 0
  {
   TEXT "$#NAME"
   RECT (2313,1371,2528,1400)
   ALIGN 9
   MARGINS (1,1)
   PARENT 97365
  }
  TEXT  96858, 0, 0
  {
   TEXT "$#NAME"
   RECT (2312,1411,2849,1440)
   ALIGN 9
   MARGINS (1,1)
   PARENT 97366
  }
  TEXT  96860, 0, 0
  {
   TEXT "$#NAME"
   RECT (2311,1451,2849,1480)
   ALIGN 9
   MARGINS (1,1)
   PARENT 97367
  }
  TEXT  96862, 0, 0
  {
   TEXT "$#NAME"
   RECT (2315,1491,2525,1520)
   ALIGN 9
   MARGINS (1,1)
   PARENT 97368
  }
  TEXT  96864, 0, 0
  {
   TEXT "$#NAME"
   RECT (2302,1531,2858,1560)
   ALIGN 9
   MARGINS (1,1)
   PARENT 97369
  }
  TEXT  96866, 0, 0
  {
   TEXT "$#NAME"
   RECT (2303,1571,2538,1600)
   ALIGN 9
   MARGINS (1,1)
   PARENT 97370
  }
  TEXT  96882, 0, 0
  {
   TEXT "$#NAME"
   RECT (491,1731,1029,1760)
   ALIGN 9
   MARGINS (1,1)
   PARENT 97371
  }
  TEXT  96884, 0, 0
  {
   TEXT "$#NAME"
   RECT (809,1771,1032,1800)
   ALIGN 9
   MARGINS (1,1)
   PARENT 97372
  }
  TEXT  96886, 0, 0
  {
   TEXT "$#NAME"
   RECT (809,1811,1032,1840)
   ALIGN 9
   MARGINS (1,1)
   PARENT 97373
  }
  TEXT  96888, 0, 0
  {
   TEXT "$#NAME"
   RECT (817,1851,1023,1880)
   ALIGN 9
   MARGINS (1,1)
   PARENT 97374
  }
  VTX  97216, 0, 0
  {
   COORD (1260,700)
  }
  VTX  97217, 0, 0
  {
   COORD (1100,700)
  }
  VTX  97218, 0, 0
  {
   COORD (1260,740)
  }
  VTX  97219, 0, 0
  {
   COORD (1100,740)
  }
  VTX  97220, 0, 0
  {
   COORD (1260,860)
  }
  VTX  97221, 0, 0
  {
   COORD (1100,860)
  }
  VTX  97222, 0, 0
  {
   COORD (1260,900)
  }
  VTX  97223, 0, 0
  {
   COORD (1100,900)
  }
  VTX  97224, 0, 0
  {
   COORD (1260,940)
  }
  VTX  97225, 0, 0
  {
   COORD (1100,940)
  }
  VTX  97226, 0, 0
  {
   COORD (1260,980)
  }
  VTX  97227, 0, 0
  {
   COORD (1100,980)
  }
  VTX  97228, 0, 0
  {
   COORD (1260,1060)
  }
  VTX  97229, 0, 0
  {
   COORD (1100,1060)
  }
  VTX  97230, 0, 0
  {
   COORD (1260,1100)
  }
  VTX  97231, 0, 0
  {
   COORD (1100,1100)
  }
  VTX  97232, 0, 0
  {
   COORD (1260,1140)
  }
  VTX  97233, 0, 0
  {
   COORD (1100,1140)
  }
  VTX  97234, 0, 0
  {
   COORD (1260,1340)
  }
  VTX  97235, 0, 0
  {
   COORD (1100,1340)
  }
  VTX  97236, 0, 0
  {
   COORD (1260,1420)
  }
  VTX  97237, 0, 0
  {
   COORD (1100,1420)
  }
  VTX  97238, 0, 0
  {
   COORD (1260,1460)
  }
  VTX  97239, 0, 0
  {
   COORD (1100,1460)
  }
  VTX  97240, 0, 0
  {
   COORD (1260,1500)
  }
  VTX  97241, 0, 0
  {
   COORD (1100,1500)
  }
  VTX  97242, 0, 0
  {
   COORD (1260,1540)
  }
  VTX  97243, 0, 0
  {
   COORD (1100,1540)
  }
  VTX  97244, 0, 0
  {
   COORD (1260,1020)
  }
  VTX  97245, 0, 0
  {
   COORD (1100,1020)
  }
  VTX  97246, 0, 0
  {
   COORD (1260,1580)
  }
  VTX  97247, 0, 0
  {
   COORD (1100,1580)
  }
  VTX  97248, 0, 0
  {
   COORD (1260,1620)
  }
  VTX  97249, 0, 0
  {
   COORD (1100,1620)
  }
  VTX  97250, 0, 0
  {
   COORD (1260,1660)
  }
  VTX  97251, 0, 0
  {
   COORD (1100,1660)
  }
  VTX  97252, 0, 0
  {
   COORD (1260,1700)
  }
  VTX  97253, 0, 0
  {
   COORD (1100,1700)
  }
  VTX  97254, 0, 0
  {
   COORD (1260,1180)
  }
  VTX  97255, 0, 0
  {
   COORD (1100,1180)
  }
  VTX  97256, 0, 0
  {
   COORD (1260,1220)
  }
  VTX  97257, 0, 0
  {
   COORD (1100,1220)
  }
  VTX  97258, 0, 0
  {
   COORD (1260,1260)
  }
  VTX  97259, 0, 0
  {
   COORD (1100,1260)
  }
  VTX  97260, 0, 0
  {
   COORD (1260,1300)
  }
  VTX  97261, 0, 0
  {
   COORD (1100,1300)
  }
  VTX  97262, 0, 0
  {
   COORD (1260,780)
  }
  VTX  97263, 0, 0
  {
   COORD (1100,780)
  }
  VTX  97264, 0, 0
  {
   COORD (1260,820)
  }
  VTX  97265, 0, 0
  {
   COORD (1100,820)
  }
  VTX  97266, 0, 0
  {
   COORD (1260,1380)
  }
  VTX  97267, 0, 0
  {
   COORD (1100,1380)
  }
  VTX  97268, 0, 0
  {
   COORD (2100,700)
  }
  VTX  97269, 0, 0
  {
   COORD (2240,700)
  }
  VTX  97270, 0, 0
  {
   COORD (2100,780)
  }
  VTX  97271, 0, 0
  {
   COORD (2240,780)
  }
  VTX  97272, 0, 0
  {
   COORD (2100,820)
  }
  VTX  97273, 0, 0
  {
   COORD (2240,820)
  }
  VTX  97274, 0, 0
  {
   COORD (2100,860)
  }
  VTX  97275, 0, 0
  {
   COORD (2240,860)
  }
  VTX  97276, 0, 0
  {
   COORD (2100,900)
  }
  VTX  97277, 0, 0
  {
   COORD (2240,900)
  }
  VTX  97278, 0, 0
  {
   COORD (2100,940)
  }
  VTX  97279, 0, 0
  {
   COORD (2240,940)
  }
  VTX  97280, 0, 0
  {
   COORD (2100,1060)
  }
  VTX  97281, 0, 0
  {
   COORD (2240,1060)
  }
  VTX  97282, 0, 0
  {
   COORD (2100,1100)
  }
  VTX  97283, 0, 0
  {
   COORD (2240,1100)
  }
  VTX  97284, 0, 0
  {
   COORD (2100,1140)
  }
  VTX  97285, 0, 0
  {
   COORD (2240,1140)
  }
  VTX  97286, 0, 0
  {
   COORD (2100,1180)
  }
  VTX  97287, 0, 0
  {
   COORD (2240,1180)
  }
  VTX  97288, 0, 0
  {
   COORD (2100,740)
  }
  VTX  97289, 0, 0
  {
   COORD (2240,740)
  }
  VTX  97290, 0, 0
  {
   COORD (2100,980)
  }
  VTX  97291, 0, 0
  {
   COORD (2240,980)
  }
  VTX  97292, 0, 0
  {
   COORD (2100,1220)
  }
  VTX  97293, 0, 0
  {
   COORD (2240,1220)
  }
  VTX  97294, 0, 0
  {
   COORD (2100,1020)
  }
  VTX  97295, 0, 0
  {
   COORD (2240,1020)
  }
  VTX  97296, 0, 0
  {
   COORD (2100,1260)
  }
  VTX  97297, 0, 0
  {
   COORD (2240,1260)
  }
  VTX  97298, 0, 0
  {
   COORD (2100,1300)
  }
  VTX  97299, 0, 0
  {
   COORD (2240,1300)
  }
  VTX  97300, 0, 0
  {
   COORD (2100,1340)
  }
  VTX  97301, 0, 0
  {
   COORD (2280,1340)
  }
  VTX  97302, 0, 0
  {
   COORD (2100,1380)
  }
  VTX  97303, 0, 0
  {
   COORD (2280,1380)
  }
  VTX  97304, 0, 0
  {
   COORD (2100,1420)
  }
  VTX  97305, 0, 0
  {
   COORD (2280,1420)
  }
  VTX  97306, 0, 0
  {
   COORD (2100,1460)
  }
  VTX  97307, 0, 0
  {
   COORD (2280,1460)
  }
  VTX  97308, 0, 0
  {
   COORD (2100,1500)
  }
  VTX  97309, 0, 0
  {
   COORD (2280,1500)
  }
  VTX  97310, 0, 0
  {
   COORD (2100,1540)
  }
  VTX  97311, 0, 0
  {
   COORD (2280,1540)
  }
  VTX  97312, 0, 0
  {
   COORD (2100,1580)
  }
  VTX  97313, 0, 0
  {
   COORD (2280,1580)
  }
  VTX  97314, 0, 0
  {
   COORD (1080,1740)
  }
  VTX  97315, 0, 0
  {
   COORD (1260,1740)
  }
  VTX  97316, 0, 0
  {
   COORD (1080,1780)
  }
  VTX  97317, 0, 0
  {
   COORD (1260,1780)
  }
  VTX  97318, 0, 0
  {
   COORD (1080,1820)
  }
  VTX  97319, 0, 0
  {
   COORD (1260,1820)
  }
  VTX  97320, 0, 0
  {
   COORD (1080,1860)
  }
  VTX  97321, 0, 0
  {
   COORD (1260,1860)
  }
  WIRE  97322, 0, 0
  {
   NET 96718
   VTX 97216, 97217
  }
  WIRE  97323, 0, 0
  {
   NET 96720
   VTX 97218, 97219
  }
  WIRE  97324, 0, 0
  {
   NET 96722
   VTX 97220, 97221
  }
  WIRE  97325, 0, 0
  {
   NET 96724
   VTX 97222, 97223
  }
  WIRE  97326, 0, 0
  {
   NET 96726
   VTX 97224, 97225
  }
  WIRE  97327, 0, 0
  {
   NET 96728
   VTX 97226, 97227
  }
  WIRE  97328, 0, 0
  {
   NET 96730
   VTX 97228, 97229
  }
  WIRE  97329, 0, 0
  {
   NET 96732
   VTX 97230, 97231
  }
  WIRE  97330, 0, 0
  {
   NET 96734
   VTX 97232, 97233
  }
  WIRE  97331, 0, 0
  {
   NET 96736
   VTX 97234, 97235
  }
  WIRE  97332, 0, 0
  {
   NET 96738
   VTX 97236, 97237
  }
  WIRE  97333, 0, 0
  {
   NET 96740
   VTX 97238, 97239
  }
  WIRE  97334, 0, 0
  {
   NET 96742
   VTX 97240, 97241
  }
  WIRE  97335, 0, 0
  {
   NET 96744
   VTX 97242, 97243
  }
  BUS  97336, 0, 0
  {
   NET 96746
   VTX 97244, 97245
  }
  BUS  97337, 0, 0
  {
   NET 96748
   VTX 97246, 97247
  }
  BUS  97338, 0, 0
  {
   NET 96750
   VTX 97248, 97249
  }
  BUS  97339, 0, 0
  {
   NET 96752
   VTX 97250, 97251
  }
  BUS  97340, 0, 0
  {
   NET 96754
   VTX 97252, 97253
  }
  BUS  97341, 0, 0
  {
   NET 96756
   VTX 97254, 97255
  }
  BUS  97342, 0, 0
  {
   NET 96758
   VTX 97256, 97257
  }
  BUS  97343, 0, 0
  {
   NET 96760
   VTX 97258, 97259
  }
  BUS  97344, 0, 0
  {
   NET 96762
   VTX 97260, 97261
  }
  BUS  97345, 0, 0
  {
   NET 96764
   VTX 97262, 97263
  }
  BUS  97346, 0, 0
  {
   NET 96766
   VTX 97264, 97265
  }
  BUS  97347, 0, 0
  {
   NET 96768
   VTX 97266, 97267
  }
  WIRE  97348, 0, 0
  {
   NET 96818
   VTX 97268, 97269
  }
  WIRE  97349, 0, 0
  {
   NET 96820
   VTX 97270, 97271
  }
  WIRE  97350, 0, 0
  {
   NET 96822
   VTX 97272, 97273
  }
  WIRE  97351, 0, 0
  {
   NET 96824
   VTX 97274, 97275
  }
  WIRE  97352, 0, 0
  {
   NET 96826
   VTX 97276, 97277
  }
  WIRE  97353, 0, 0
  {
   NET 96828
   VTX 97278, 97279
  }
  WIRE  97354, 0, 0
  {
   NET 96830
   VTX 97280, 97281
  }
  WIRE  97355, 0, 0
  {
   NET 96832
   VTX 97282, 97283
  }
  WIRE  97356, 0, 0
  {
   NET 96834
   VTX 97284, 97285
  }
  BUS  97357, 0, 0
  {
   NET 96836
   VTX 97286, 97287
  }
  BUS  97358, 0, 0
  {
   NET 96838
   VTX 97288, 97289
  }
  BUS  97359, 0, 0
  {
   NET 96840
   VTX 97290, 97291
  }
  BUS  97360, 0, 0
  {
   NET 96842
   VTX 97292, 97293
  }
  BUS  97361, 0, 0
  {
   NET 96844
   VTX 97294, 97295
  }
  BUS  97362, 0, 0
  {
   NET 96846
   VTX 97296, 97297
  }
  BUS  97363, 0, 0
  {
   NET 96848
   VTX 97298, 97299
  }
  WIRE  97364, 0, 0
  {
   NET 97752
   VTX 97300, 97301
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  97365, 0, 0
  {
   NET 97753
   VTX 97302, 97303
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  97366, 0, 0
  {
   NET 97754
   VTX 97304, 97305
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  97367, 0, 0
  {
   NET 97755
   VTX 97306, 97307
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  97368, 0, 0
  {
   NET 97756
   VTX 97308, 97309
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  97369, 0, 0
  {
   NET 97757
   VTX 97310, 97311
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  97370, 0, 0
  {
   NET 97758
   VTX 97312, 97313
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  97371, 0, 0
  {
   NET 97748
   VTX 97314, 97315
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  97372, 0, 0
  {
   NET 97749
   VTX 97316, 97317
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  97373, 0, 0
  {
   NET 97750
   VTX 97318, 97319
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  97374, 0, 0
  {
   NET 97751
   VTX 97320, 97321
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  97748, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="PDI_AP2Bus_Data(C_PDI_AP_PLB_DWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  97749, 0, 0
  {
   VARIABLES
   {
    #NAME="PDI_AP2Bus_WrAck"
   }
  }
  NET WIRE  97750, 0, 0
  {
   VARIABLES
   {
    #NAME="PDI_AP2Bus_RdAck"
   }
  }
  NET WIRE  97751, 0, 0
  {
   VARIABLES
   {
    #NAME="PDI_AP2Bus_Error"
   }
  }
  NET WIRE  97752, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2PDI_AP_Clk"
   }
  }
  NET WIRE  97753, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2PDI_AP_Reset"
   }
  }
  NET BUS  97754, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2PDI_AP_Addr(C_PDI_AP_PLB_AWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  97755, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2PDI_AP_Data(C_PDI_AP_PLB_DWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  97756, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2PDI_AP_RNW"
   }
  }
  NET BUS  97757, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2PDI_AP_BE((C_PDI_AP_PLB_DWIDTH/8)-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  97758, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2PDI_AP_CS(0:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
 }
 
}

PAGE "AP_PCP"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  TEXT  97437, 0, 0
  {
   TEXT "$#NAME"
   RECT (771,531,959,560)
   ALIGN 9
   MARGINS (1,1)
   PARENT 97590
   ORIENTATION 2
  }
  TEXT  97439, 0, 0
  {
   TEXT "$#NAME"
   RECT (409,771,946,800)
   ALIGN 9
   MARGINS (1,1)
   PARENT 97591
   ORIENTATION 2
  }
  TEXT  97441, 0, 0
  {
   TEXT "$#NAME"
   RECT (408,571,946,600)
   ALIGN 9
   MARGINS (1,1)
   PARENT 97592
   ORIENTATION 2
  }
  TEXT  97443, 0, 0
  {
   TEXT "$#NAME"
   RECT (749,611,959,640)
   ALIGN 9
   MARGINS (1,1)
   PARENT 97593
   ORIENTATION 2
  }
  TEXT  97445, 0, 0
  {
   TEXT "$#NAME"
   RECT (390,731,946,760)
   ALIGN 9
   MARGINS (1,1)
   PARENT 97594
   ORIENTATION 2
  }
  TEXT  97447, 0, 0
  {
   TEXT "$#NAME"
   RECT (725,691,960,720)
   ALIGN 9
   MARGINS (1,1)
   PARENT 97595
   ORIENTATION 2
  }
  TEXT  97449, 0, 0
  {
   TEXT "$#NAME"
   RECT (2631,811,3169,840)
   ALIGN 9
   MARGINS (1,1)
   PARENT 97596
   ORIENTATION 2
  }
  TEXT  97451, 0, 0
  {
   TEXT "$#NAME"
   RECT (2642,1011,2848,1040)
   ALIGN 9
   MARGINS (1,1)
   PARENT 97597
   ORIENTATION 2
  }
  TEXT  97453, 0, 0
  {
   TEXT "$#NAME"
   RECT (760,810,972,839)
   ALIGN 8
   MARGINS (1,1)
   PARENT 97598
  }
  TEXT  97455, 0, 0
  {
   TEXT "$#NAME"
   RECT (2643,691,2793,720)
   ALIGN 10
   MARGINS (1,1)
   PARENT 97599
   ORIENTATION 2
  }
  TEXT  97457, 0, 0
  {
   TEXT "$#NAME"
   RECT (2643,611,2733,640)
   ALIGN 10
   MARGINS (1,1)
   PARENT 97600
   ORIENTATION 2
  }
  TEXT  97459, 0, 0
  {
   TEXT "$#NAME"
   RECT (2643,651,2735,680)
   ALIGN 10
   MARGINS (1,1)
   PARENT 97601
   ORIENTATION 2
  }
  TEXT  97461, 0, 0
  {
   TEXT "$#NAME"
   RECT (2643,731,2853,760)
   ALIGN 10
   MARGINS (1,1)
   PARENT 97602
   ORIENTATION 2
  }
  TEXT  97463, 0, 0
  {
   TEXT "$#NAME"
   RECT (2650,771,2840,800)
   ALIGN 10
   MARGINS (1,1)
   PARENT 97603
   ORIENTATION 2
  }
  TEXT  97465, 0, 0
  {
   TEXT "$#NAME"
   RECT (2643,571,2844,600)
   ALIGN 10
   MARGINS (1,1)
   PARENT 97604
   ORIENTATION 2
  }
  TEXT  97467, 0, 0
  {
   TEXT "$#NAME"
   RECT (2646,525,2707,554)
   ALIGN 6
   MARGINS (1,1)
   PARENT 97605
   ORIENTATION 2
  }
  TEXT  97469, 0, 0
  {
   TEXT "$#NAME"
   RECT (794,1050,959,1079)
   ALIGN 8
   MARGINS (1,1)
   PARENT 97606
  }
  TEXT  97471, 0, 0
  {
   TEXT "$#NAME"
   RECT (2643,971,2866,1000)
   ALIGN 9
   MARGINS (1,1)
   PARENT 97607
   ORIENTATION 2
  }
  TEXT  97473, 0, 0
  {
   TEXT "$#NAME"
   RECT (2643,931,2866,960)
   ALIGN 9
   MARGINS (1,1)
   PARENT 97608
   ORIENTATION 2
  }
  TEXT  97475, 0, 0
  {
   TEXT "$#NAME"
   RECT (869,970,959,999)
   ALIGN 8
   MARGINS (1,1)
   PARENT 97609
  }
  TEXT  97477, 0, 0
  {
   TEXT "$#NAME"
   RECT (867,1010,959,1039)
   ALIGN 8
   MARGINS (1,1)
   PARENT 97610
  }
  TEXT  97479, 0, 0
  {
   TEXT "$#NAME"
   RECT (809,930,959,959)
   ALIGN 8
   MARGINS (1,1)
   PARENT 97611
  }
  SIGNALASSIGN  97481, 0, 0
  {
   LABEL "ap_pcp_to_bus"
   TEXT 
"--ap_pcp assignments\n"+
"clkAp <= Bus2PDI_AP_Clk;\n"+
"ap_writedata <= Bus2PDI_AP_Data;\n"+
"--\tBus2MAC_PKT_Data(7 downto 0) & Bus2MAC_PKT_Data(15 downto 8) &\n"+
"--\tBus2MAC_PKT_Data(23 downto 16) & Bus2MAC_PKT_Data(31 downto 24);\n"+
"ap_read <= Bus2PDI_AP_RNW;\n"+
"ap_write <= not Bus2PDI_AP_RNW;\n"+
"ap_chipselect <= Bus2PDI_AP_CS(0);\n"+
"ap_byteenable <= Bus2PDI_AP_BE;\n"+
"ap_address <= Bus2PDI_AP_Addr(12 downto 0);\n"+
"\n"+
"PDI_AP2Bus_Data <= ap_readdata;\n"+
"--\tmbf_readdata(7 downto 0) & mbf_readdata(15 downto 8) &\n"+
"--\tmbf_readdata(23 downto 16) & mbf_readdata(31 downto 24);\n"+
"PDI_AP2Bus_RdAck <= ap_chipselect and ap_read and not ap_waitrequest;\n"+
"PDI_AP2Bus_WrAck <= ap_chipselect and ap_write and not ap_waitrequest;\n"+
"PDI_AP2Bus_Error <= '0';"
   RECT (1100,480,2480,1100)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   UPDATE 0
   CORNER 10
   VTX (  97547, 97549, 97551, 97553, 97555, 97557, 97558, 97560, 97563, 97564, 97566, 97568, 97570, 97572, 97574, 97576, 97579, 97580, 97582, 97585, 97587, 97589 )
  }
  NET BUS  97520, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="pcp_readdata(31:0)"
   }
  }
  VTX  97546, 0, 0
  {
   COORD (980,540)
  }
  VTX  97547, 0, 0
  {
   COORD (1100,540)
  }
  VTX  97548, 0, 0
  {
   COORD (980,780)
  }
  VTX  97549, 0, 0
  {
   COORD (1100,780)
  }
  VTX  97550, 0, 0
  {
   COORD (980,580)
  }
  VTX  97551, 0, 0
  {
   COORD (1100,580)
  }
  VTX  97552, 0, 0
  {
   COORD (980,620)
  }
  VTX  97553, 0, 0
  {
   COORD (1100,620)
  }
  VTX  97554, 0, 0
  {
   COORD (980,740)
  }
  VTX  97555, 0, 0
  {
   COORD (1100,740)
  }
  VTX  97556, 0, 0
  {
   COORD (980,700)
  }
  VTX  97557, 0, 0
  {
   COORD (1100,700)
  }
  VTX  97558, 0, 0
  {
   COORD (2480,820)
  }
  VTX  97559, 0, 0
  {
   COORD (2620,820)
  }
  VTX  97560, 0, 0
  {
   COORD (2480,1020)
  }
  VTX  97561, 0, 0
  {
   COORD (2620,1020)
  }
  VTX  97562, 0, 0
  {
   COORD (980,820)
  }
  VTX  97563, 0, 0
  {
   COORD (1100,820)
  }
  VTX  97564, 0, 0
  {
   COORD (2480,700)
  }
  VTX  97565, 0, 0
  {
   COORD (2620,700)
  }
  VTX  97566, 0, 0
  {
   COORD (2480,620)
  }
  VTX  97567, 0, 0
  {
   COORD (2620,620)
  }
  VTX  97568, 0, 0
  {
   COORD (2480,660)
  }
  VTX  97569, 0, 0
  {
   COORD (2620,660)
  }
  VTX  97570, 0, 0
  {
   COORD (2480,740)
  }
  VTX  97571, 0, 0
  {
   COORD (2620,740)
  }
  VTX  97572, 0, 0
  {
   COORD (2480,780)
  }
  VTX  97573, 0, 0
  {
   COORD (2620,780)
  }
  VTX  97574, 0, 0
  {
   COORD (2480,580)
  }
  VTX  97575, 0, 0
  {
   COORD (2620,580)
  }
  VTX  97576, 0, 0
  {
   COORD (2480,540)
  }
  VTX  97577, 0, 0
  {
   COORD (2620,540)
  }
  VTX  97578, 0, 0
  {
   COORD (980,1060)
  }
  VTX  97579, 0, 0
  {
   COORD (1100,1060)
  }
  VTX  97580, 0, 0
  {
   COORD (2480,980)
  }
  VTX  97581, 0, 0
  {
   COORD (2620,980)
  }
  VTX  97582, 0, 0
  {
   COORD (2480,940)
  }
  VTX  97583, 0, 0
  {
   COORD (2620,940)
  }
  VTX  97584, 0, 0
  {
   COORD (980,980)
  }
  VTX  97585, 0, 0
  {
   COORD (1100,980)
  }
  VTX  97586, 0, 0
  {
   COORD (980,1020)
  }
  VTX  97587, 0, 0
  {
   COORD (1100,1020)
  }
  VTX  97588, 0, 0
  {
   COORD (974,940)
  }
  VTX  97589, 0, 0
  {
   COORD (1100,940)
  }
  WIRE  97590, 0, 0
  {
   NET 97776
   VTX 97546, 97547
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  97591, 0, 0
  {
   NET 97783
   VTX 97548, 97549
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  97592, 0, 0
  {
   NET 97844
   VTX 97550, 97551
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  97593, 0, 0
  {
   NET 97778
   VTX 97552, 97553
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  97594, 0, 0
  {
   NET 97781
   VTX 97554, 97555
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  97595, 0, 0
  {
   NET 97779
   VTX 97556, 97557
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  97596, 0, 0
  {
   NET 97785
   VTX 97558, 97559
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  97597, 0, 0
  {
   NET 97623
   VTX 97560, 97561
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  97598, 0, 0
  {
   NET 97520
   VTX 97562, 97563
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  97599, 0, 0
  {
   NET 97786
   VTX 97564, 97565
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  97600, 0, 0
  {
   NET 97787
   VTX 97566, 97567
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  97601, 0, 0
  {
   NET 97788
   VTX 97568, 97569
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  97602, 0, 0
  {
   NET 97791
   VTX 97570, 97571
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  97603, 0, 0
  {
   NET 97792
   VTX 97572, 97573
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  97604, 0, 0
  {
   NET 97790
   VTX 97574, 97575
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  97605, 0, 0
  {
   NET 97624
   VTX 97576, 97577
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  97606, 0, 0
  {
   NET 97789
   VTX 97578, 97579
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  97607, 0, 0
  {
   NET 97622
   VTX 97580, 97581
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  97608, 0, 0
  {
   NET 97621
   VTX 97582, 97583
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  97609, 0, 0
  {
   NET 97787
   VTX 97584, 97585
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  97610, 0, 0
  {
   NET 97788
   VTX 97586, 97587
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  97611, 0, 0
  {
   NET 97786
   VTX 97588, 97589
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  97621, 0, 0
  {
   VARIABLES
   {
    #NAME="PDI_AP2Bus_RdAck"
   }
  }
  NET WIRE  97622, 0, 0
  {
   VARIABLES
   {
    #NAME="PDI_AP2Bus_WrAck"
   }
  }
  NET WIRE  97623, 0, 0
  {
   VARIABLES
   {
    #NAME="PDI_AP2Bus_Error"
   }
  }
  NET WIRE  97624, 0, 0
  {
   VARIABLES
   {
    #NAME="clkAp"
   }
  }
  NET WIRE  97776, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2PDI_AP_Clk"
   }
  }
  NET WIRE  97778, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2PDI_AP_RNW"
   }
  }
  NET BUS  97779, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2PDI_AP_CS(0:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  97781, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2PDI_AP_BE((C_PDI_AP_PLB_DWIDTH/8)-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  97783, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2PDI_AP_Addr(C_PDI_AP_PLB_AWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  97785, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="PDI_AP2Bus_Data(C_PDI_AP_PLB_DWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  97786, 0, 0
  {
   VARIABLES
   {
    #NAME="ap_chipselect"
   }
  }
  NET WIRE  97787, 0, 0
  {
   VARIABLES
   {
    #NAME="ap_read"
   }
  }
  NET WIRE  97788, 0, 0
  {
   VARIABLES
   {
    #NAME="ap_write"
   }
  }
  NET WIRE  97789, 0, 0
  {
   VARIABLES
   {
    #NAME="ap_waitrequest"
   }
  }
  NET BUS  97790, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ap_writedata(31:0)"
   }
  }
  NET BUS  97791, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ap_byteenable(3:0)"
   }
  }
  NET BUS  97792, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ap_address(12:0)"
   }
  }
  NET BUS  97844, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2PDI_AP_Data(C_PDI_AP_PLB_DWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
 }
 
}

PAGE "SMP_PCP"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  TEXT  98192, 0, 0
  {
   TEXT "$#NAME"
   RECT (531,850,749,879)
   ALIGN 8
   MARGINS (1,1)
   PARENT 98319
  }
  TEXT  98193, 0, 0
  {
   TEXT "$#NAME"
   RECT (565,1090,749,1119)
   ALIGN 8
   MARGINS (1,1)
   PARENT 98320
  }
  TEXT  98195, 0, 0
  {
   TEXT "$#NAME"
   RECT (2385,650,2494,679)
   ALIGN 10
   MARGINS (1,1)
   PARENT 98324
   ORIENTATION 2
  }
  TEXT  98196, 0, 0
  {
   TEXT "$#NAME"
   RECT (2385,690,2496,719)
   ALIGN 10
   MARGINS (1,1)
   PARENT 98326
   ORIENTATION 2
  }
  TEXT  98197, 0, 0
  {
   TEXT "$#NAME"
   RECT (2385,770,2614,799)
   ALIGN 10
   MARGINS (1,1)
   PARENT 98327
   ORIENTATION 2
  }
  TEXT  98199, 0, 0
  {
   TEXT "$#NAME"
   RECT (2385,610,2605,639)
   ALIGN 10
   MARGINS (1,1)
   PARENT 98329
   ORIENTATION 2
  }
  TEXT  98200, 0, 0
  {
   TEXT "$#NAME"
   RECT (2401,851,2999,880)
   ALIGN 9
   MARGINS (1,1)
   PARENT 98330
   ORIENTATION 2
  }
  TEXT  98202, 0, 0
  {
   TEXT "$#NAME"
   RECT (2400,1011,2653,1040)
   ALIGN 9
   MARGINS (1,1)
   PARENT 98331
   ORIENTATION 2
  }
  TEXT  98204, 0, 0
  {
   TEXT "$#NAME"
   RECT (2400,971,2653,1000)
   ALIGN 9
   MARGINS (1,1)
   PARENT 98332
   ORIENTATION 2
  }
  TEXT  98206, 0, 0
  {
   TEXT "$#NAME"
   RECT (2399,1051,2635,1080)
   ALIGN 9
   MARGINS (1,1)
   PARENT 98333
   ORIENTATION 2
  }
  TEXT  98211, 0, 0
  {
   TEXT "$#NAME"
   RECT (136,811,733,840)
   ALIGN 9
   MARGINS (1,1)
   PARENT 98334
   ORIENTATION 2
  }
  TEXT  98213, 0, 0
  {
   TEXT "$#NAME"
   RECT (134,611,735,640)
   ALIGN 9
   MARGINS (1,1)
   PARENT 98335
   ORIENTATION 2
  }
  TEXT  98215, 0, 0
  {
   TEXT "$#NAME"
   RECT (494,651,734,680)
   ALIGN 9
   MARGINS (1,1)
   PARENT 98336
   ORIENTATION 2
  }
  TEXT  98217, 0, 0
  {
   TEXT "$#NAME"
   RECT (470,771,734,800)
   ALIGN 9
   MARGINS (1,1)
   PARENT 98337
   ORIENTATION 2
  }
  TEXT  98219, 0, 0
  {
   TEXT "$#NAME"
   RECT (470,731,735,760)
   ALIGN 9
   MARGINS (1,1)
   PARENT 98338
   ORIENTATION 2
  }
  TEXT  98221, 0, 0
  {
   TEXT "$#NAME"
   RECT (640,1010,749,1039)
   ALIGN 8
   MARGINS (1,1)
   PARENT 98323
  }
  TEXT  98222, 0, 0
  {
   TEXT "$#NAME"
   RECT (638,1050,749,1079)
   ALIGN 8
   MARGINS (1,1)
   PARENT 98325
  }
  TEXT  98223, 0, 0
  {
   TEXT "$#NAME"
   RECT (580,970,749,999)
   ALIGN 8
   MARGINS (1,1)
   PARENT 98321
  }
  TEXT  98224, 0, 0
  {
   TEXT "$#NAME"
   RECT (516,571,734,600)
   ALIGN 9
   MARGINS (1,1)
   PARENT 98339
   ORIENTATION 2
  }
  SIGNALASSIGN  98226, 0, 0
  {
   LABEL "simple_io_to_bus"
   TEXT 
"--SMP_PCP assignments\n"+
"---cmp_clk <= Bus2SMP_PCP_Clk;\n"+
"smp_writedata <= Bus2SMP_PCP_Data;\n"+
"smp_read <= Bus2SMP_PCP_RNW and Bus2SMP_PCP_CS(0);\n"+
"smp_write <= not Bus2SMP_PCP_RNW and Bus2SMP_PCP_CS(0);\n"+
"--smp_chipselect <= Bus2SMP_PCP_CS(0);\n"+
"smp_byteenable <= Bus2SMP_PCP_BE;\n"+
"smp_address <= Bus2SMP_PCP_Addr(2);\n"+
"\n"+
"SMP_PCP2Bus_Data <= smp_readdata;\n"+
"SMP_PCP2Bus_RdAck <= smp_chipselect and smp_read and not smp_waitrequest;\n"+
"SMP_PCP2Bus_WrAck <= smp_chipselect and smp_write and not smp_waitrequest;\n"+
"SMP_PCP2Bus_Error <= '0';"
   RECT (860,520,2240,1140)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   UPDATE 0
   CORNER 10
   VTX (  98278, 98280, 98282, 98286, 98287, 98290, 98291, 98293, 98297, 98299, 98301, 98303, 98305, 98308, 98310, 98312, 98314, 98316, 98318, 98348 )
  }
  VTX  98277, 0, 0
  {
   COORD (740,860)
  }
  VTX  98278, 0, 0
  {
   COORD (860,860)
  }
  VTX  98279, 0, 0
  {
   COORD (740,1100)
  }
  VTX  98280, 0, 0
  {
   COORD (860,1100)
  }
  VTX  98281, 0, 0
  {
   COORD (734,980)
  }
  VTX  98282, 0, 0
  {
   COORD (860,980)
  }
  VTX  98285, 0, 0
  {
   COORD (740,1020)
  }
  VTX  98286, 0, 0
  {
   COORD (860,1020)
  }
  VTX  98287, 0, 0
  {
   COORD (2240,660)
  }
  VTX  98288, 0, 0
  {
   COORD (2380,660)
  }
  VTX  98289, 0, 0
  {
   COORD (740,1060)
  }
  VTX  98290, 0, 0
  {
   COORD (860,1060)
  }
  VTX  98291, 0, 0
  {
   COORD (2240,700)
  }
  VTX  98292, 0, 0
  {
   COORD (2380,700)
  }
  VTX  98293, 0, 0
  {
   COORD (2240,780)
  }
  VTX  98294, 0, 0
  {
   COORD (2380,780)
  }
  VTX  98297, 0, 0
  {
   COORD (2240,620)
  }
  VTX  98298, 0, 0
  {
   COORD (2380,620)
  }
  VTX  98299, 0, 0
  {
   COORD (2240,860)
  }
  VTX  98300, 0, 0
  {
   COORD (2380,860)
  }
  VTX  98301, 0, 0
  {
   COORD (2240,1020)
  }
  VTX  98302, 0, 0
  {
   COORD (2380,1020)
  }
  VTX  98303, 0, 0
  {
   COORD (2240,980)
  }
  VTX  98304, 0, 0
  {
   COORD (2380,980)
  }
  VTX  98305, 0, 0
  {
   COORD (2240,1060)
  }
  VTX  98306, 0, 0
  {
   COORD (2380,1060)
  }
  VTX  98307, 0, 0
  {
   COORD (740,820)
  }
  VTX  98308, 0, 0
  {
   COORD (860,820)
  }
  VTX  98309, 0, 0
  {
   COORD (740,620)
  }
  VTX  98310, 0, 0
  {
   COORD (860,620)
  }
  VTX  98311, 0, 0
  {
   COORD (740,660)
  }
  VTX  98312, 0, 0
  {
   COORD (860,660)
  }
  VTX  98313, 0, 0
  {
   COORD (740,780)
  }
  VTX  98314, 0, 0
  {
   COORD (860,780)
  }
  VTX  98315, 0, 0
  {
   COORD (740,740)
  }
  VTX  98316, 0, 0
  {
   COORD (860,740)
  }
  VTX  98317, 0, 0
  {
   COORD (740,580)
  }
  VTX  98318, 0, 0
  {
   COORD (860,580)
  }
  BUS  98319, 0, 0
  {
   NET 98344
   VTX 98277, 98278
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  98320, 0, 0
  {
   NET 98343
   VTX 98279, 98280
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  98321, 0, 0
  {
   NET 98340
   VTX 98281, 98282
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  98323, 0, 0
  {
   NET 98341
   VTX 98285, 98286
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  98324, 0, 0
  {
   NET 98341
   VTX 98287, 98288
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  98325, 0, 0
  {
   NET 98342
   VTX 98289, 98290
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  98326, 0, 0
  {
   NET 98342
   VTX 98291, 98292
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  98327, 0, 0
  {
   NET 98346
   VTX 98293, 98294
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  98329, 0, 0
  {
   NET 98345
   VTX 98297, 98298
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  98330, 0, 0
  {
   NET 98510
   VTX 98299, 98300
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  98331, 0, 0
  {
   NET 98429
   VTX 98301, 98302
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  98332, 0, 0
  {
   NET 98428
   VTX 98303, 98304
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  98333, 0, 0
  {
   NET 98430
   VTX 98305, 98306
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  98334, 0, 0
  {
   NET 98509
   VTX 98307, 98308
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  98335, 0, 0
  {
   NET 98503
   VTX 98309, 98310
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  98336, 0, 0
  {
   NET 98505
   VTX 98311, 98312
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  98337, 0, 0
  {
   NET 98507
   VTX 98313, 98314
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  98338, 0, 0
  {
   NET 98563
   VTX 98315, 98316
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  98339, 0, 0
  {
   NET 99315
   VTX 98317, 98318
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  98340, 0, 0
  {
   VARIABLES
   {
    #NAME="smp_chipselect"
   }
  }
  NET WIRE  98341, 0, 0
  {
   VARIABLES
   {
    #NAME="smp_read"
   }
  }
  NET WIRE  98342, 0, 0
  {
   VARIABLES
   {
    #NAME="smp_write"
   }
  }
  NET WIRE  98343, 0, 0
  {
   VARIABLES
   {
    #NAME="smp_waitrequest"
   }
  }
  NET BUS  98344, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="smp_readdata(31:0)"
   }
  }
  NET BUS  98345, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="smp_writedata(31:0)"
   }
  }
  NET BUS  98346, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="smp_byteenable(3:0)"
   }
  }
  VTX  98347, 0, 0
  {
   COORD (2380,820)
  }
  VTX  98348, 0, 0
  {
   COORD (2240,820)
  }
  WIRE  98350, 0, 0
  {
   NET 98351
   VTX 98347, 98348
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  98351, 0, 0
  {
   VARIABLES
   {
    #NAME="smp_address"
   }
  }
  TEXT  98352, 0, 0
  {
   TEXT "$#NAME"
   RECT (2387,811,2534,840)
   ALIGN 9
   MARGINS (1,1)
   PARENT 98350
  }
  NET WIRE  98428, 0, 0
  {
   VARIABLES
   {
    #NAME="SMP_PCP2Bus_RdAck"
   }
  }
  NET WIRE  98429, 0, 0
  {
   VARIABLES
   {
    #NAME="SMP_PCP2Bus_WrAck"
   }
  }
  NET WIRE  98430, 0, 0
  {
   VARIABLES
   {
    #NAME="SMP_PCP2Bus_Error"
   }
  }
  NET BUS  98503, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2SMP_PCP_Data(C_MAC_REG_PLB_DWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  98505, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2SMP_PCP_RNW"
   }
  }
  NET BUS  98507, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2SMP_PCP_BE(3:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  98509, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2SMP_PCP_Addr(C_SMP_PCP_PLB_AWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  98510, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="SMP_PCP2Bus_Data(C_SMP_PCP_PLB_DWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  98563, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2SMP_PCP_CS(0:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  99315, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2SMP_PCP_Clk"
   }
  }
 }
 
}

PAGE "SMP_PCP_PLB"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  INSTANCE  98581, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="plbv46_slave_single"
    #GENERIC0="C_SPLB_NUM_MASTERS : INTEGER range 1 to 16 := C_SMP_PCP_PLB_NUM_MASTERS"
    #GENERIC1="C_SPLB_AWIDTH : INTEGER range 32 to 32 := C_SMP_PCP_PLB_AWIDTH"
    #GENERIC10="C_BUS2CORE_CLK_RATIO : INTEGER range 1 to 2 := 1"
    #GENERIC2="C_SPLB_DWIDTH : INTEGER range 32 to 128 := C_SMP_PCP_PLB_DWIDTH"
    #GENERIC3="C_SIPIF_DWIDTH : INTEGER range 32 to 32 := C_SMP_PCP_PLB_DWIDTH"
    #GENERIC4="C_ARD_ADDR_RANGE_ARRAY : SLV64_ARRAY_TYPE := (C_SMP_PCP_BASE,C_SMP_PCP_HIGH)"
    #GENERIC5="C_SPLB_P2P : INTEGER range 0 to 1 := C_SMP_PCP_PLB_P2P"
    #GENERIC6="C_SPLB_MID_WIDTH : INTEGER range 1 to 4 := C_SMP_PCP_PLB_MID_WIDTH"
    #GENERIC7="C_ARD_NUM_CE_ARRAY : INTEGER_ARRAY_TYPE := (0 => 1)"
    #GENERIC8="C_FAMILY : STRING := C_FAMILY"
    #GENERIC9="C_INCLUDE_DPHASE_TIMER : INTEGER range 0 to 1 := 0"
    #LIBRARY="plbv46_slave_single_v1_01_a"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="U5"
    #SYMBOL="plbv46_slave_single"
   }
   COORD (1300,760)
   VERTEXES ( (2,99055), (6,99057), (10,99101), (14,99103), (18,99059), (22,99061), (26,99063), (30,99065), (34,99083), (38,99067), (42,99069), (46,99071), (50,99093), (54,99095), (58,99097), (62,99099), (66,99073), (70,99105), (74,99075), (78,99077), (82,99079), (86,99081), (90,99085), (94,99087), (98,99089), (102,99091), (104,99154), (106,99156), (108,99158), (110,99160), (4,99107), (8,99127), (12,99109), (16,99111), (20,99113), (24,99115), (28,99117), (32,99129), (36,99133), (40,99119), (44,99121), (48,99123), (52,99125), (56,99131), (60,99135), (64,99137), (68,99139), (72,99141), (76,99143), (80,99145), (84,99147), (88,99149), (92,99151) )
   PINPROP 110,"#PIN_STATE","0"
  }
  TEXT  98635, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1300,724,1339,759)
   ALIGN 8
   MARGINS (1,1)
   PARENT 98581
  }
  TEXT  98636, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1300,2000,1562,2035)
   MARGINS (1,1)
   PARENT 98581
  }
  TEXT  98637, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1360,280,2394,643)
   PARENT 98581
  }
  INSTANCE  98638, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="SMP_PCP_Clk"
    #SYMBOL="Input"
   }
   COORD (1140,800)
   VERTEXES ( (2,99056) )
  }
  TEXT  98640, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (893,783,1089,818)
   ALIGN 6
   MARGINS (1,1)
   PARENT 98638
  }
  INSTANCE  98641, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="SMP_PCP_Rst"
    #SYMBOL="Input"
   }
   COORD (1140,840)
   VERTEXES ( (2,99058) )
  }
  TEXT  98643, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (891,823,1089,858)
   ALIGN 6
   MARGINS (1,1)
   PARENT 98641
  }
  INSTANCE  98644, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="SMP_PCP_ABus(0:31)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1140,880)
   VERTEXES ( (2,99102) )
  }
  TEXT  98646, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (790,863,1089,898)
   ALIGN 6
   MARGINS (1,1)
   PARENT 98644
  }
  INSTANCE  98647, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="SMP_PCP_UABus(0:31)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1140,920)
   VERTEXES ( (2,99104) )
  }
  TEXT  98649, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (769,903,1089,938)
   ALIGN 6
   MARGINS (1,1)
   PARENT 98647
  }
  INSTANCE  98650, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="SMP_PCP_PAValid"
    #SYMBOL="Input"
   }
   COORD (1140,960)
   VERTEXES ( (2,99060) )
  }
  TEXT  98652, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (832,943,1089,978)
   ALIGN 6
   MARGINS (1,1)
   PARENT 98650
  }
  INSTANCE  98653, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="SMP_PCP_SAValid"
    #SYMBOL="Input"
   }
   COORD (1140,1000)
   VERTEXES ( (2,99062) )
  }
  TEXT  98655, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (832,983,1089,1018)
   ALIGN 6
   MARGINS (1,1)
   PARENT 98653
  }
  INSTANCE  98656, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="SMP_PCP_rdPrim"
    #SYMBOL="Input"
   }
   COORD (1140,1040)
   VERTEXES ( (2,99064) )
  }
  TEXT  98658, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (848,1023,1089,1058)
   ALIGN 6
   MARGINS (1,1)
   PARENT 98656
  }
  INSTANCE  98659, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="SMP_PCP_wrPrim"
    #SYMBOL="Input"
   }
   COORD (1140,1080)
   VERTEXES ( (2,99066) )
  }
  TEXT  98661, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (843,1063,1089,1098)
   ALIGN 6
   MARGINS (1,1)
   PARENT 98659
  }
  INSTANCE  98662, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="SMP_PCP_masterID(0:C_SMP_PCP_PLB_MID_WIDTH-1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1140,1120)
   VERTEXES ( (2,99084) )
  }
  TEXT  98664, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (323,1103,1089,1138)
   ALIGN 6
   MARGINS (1,1)
   PARENT 98662
  }
  INSTANCE  98665, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="SMP_PCP_abort"
    #SYMBOL="Input"
   }
   COORD (1140,1160)
   VERTEXES ( (2,99068) )
  }
  TEXT  98667, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (869,1143,1089,1178)
   ALIGN 6
   MARGINS (1,1)
   PARENT 98665
  }
  INSTANCE  98668, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="SMP_PCP_busLock"
    #SYMBOL="Input"
   }
   COORD (1140,1200)
   VERTEXES ( (2,99070) )
  }
  TEXT  98670, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (827,1183,1089,1218)
   ALIGN 6
   MARGINS (1,1)
   PARENT 98668
  }
  INSTANCE  98671, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="SMP_PCP_RNW"
    #SYMBOL="Input"
   }
   COORD (1140,1240)
   VERTEXES ( (2,99072) )
  }
  TEXT  98673, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (863,1223,1089,1258)
   ALIGN 6
   MARGINS (1,1)
   PARENT 98671
  }
  INSTANCE  98674, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="SMP_PCP_BE(0:(C_SMP_PCP_PLB_DWIDTH/8)-1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1140,1280)
   VERTEXES ( (2,99094) )
  }
  TEXT  98676, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (405,1263,1089,1298)
   ALIGN 6
   MARGINS (1,1)
   PARENT 98674
  }
  INSTANCE  98677, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="SMP_PCP_MSize(0:1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1140,1320)
   VERTEXES ( (2,99096) )
  }
  TEXT  98679, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (796,1303,1089,1338)
   ALIGN 6
   MARGINS (1,1)
   PARENT 98677
  }
  INSTANCE  98680, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="SMP_PCP_size(0:3)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1140,1360)
   VERTEXES ( (2,99098) )
  }
  TEXT  98682, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (823,1343,1089,1378)
   ALIGN 6
   MARGINS (1,1)
   PARENT 98680
  }
  INSTANCE  98683, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="SMP_PCP_type(0:2)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1140,1400)
   VERTEXES ( (2,99100) )
  }
  TEXT  98685, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (822,1383,1089,1418)
   ALIGN 6
   MARGINS (1,1)
   PARENT 98683
  }
  INSTANCE  98686, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="SMP_PCP_lockErr"
    #SYMBOL="Input"
   }
   COORD (1140,1440)
   VERTEXES ( (2,99074) )
  }
  TEXT  98688, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (844,1423,1089,1458)
   ALIGN 6
   MARGINS (1,1)
   PARENT 98686
  }
  INSTANCE  98689, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="SMP_PCP_wrDBus(0:C_SMP_PCP_PLB_DWIDTH-1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1140,1480)
   VERTEXES ( (2,99106) )
  }
  TEXT  98691, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (385,1463,1089,1498)
   ALIGN 6
   MARGINS (1,1)
   PARENT 98689
  }
  INSTANCE  98692, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="SMP_PCP_wrBurst"
    #SYMBOL="Input"
   }
   COORD (1140,1520)
   VERTEXES ( (2,99076) )
  }
  TEXT  98694, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (836,1503,1089,1538)
   ALIGN 6
   MARGINS (1,1)
   PARENT 98692
  }
  INSTANCE  98695, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="SMP_PCP_rdBurst"
    #SYMBOL="Input"
   }
   COORD (1140,1560)
   VERTEXES ( (2,99078) )
  }
  TEXT  98697, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (841,1543,1089,1578)
   ALIGN 6
   MARGINS (1,1)
   PARENT 98695
  }
  INSTANCE  98698, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="SMP_PCP_wrPendReq"
    #SYMBOL="Input"
   }
   COORD (1140,1600)
   VERTEXES ( (2,99080) )
  }
  TEXT  98700, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (784,1583,1089,1618)
   ALIGN 6
   MARGINS (1,1)
   PARENT 98698
  }
  INSTANCE  98701, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="SMP_PCP_rdPendReq"
    #SYMBOL="Input"
   }
   COORD (1140,1640)
   VERTEXES ( (2,99082) )
  }
  TEXT  98703, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (789,1623,1089,1658)
   ALIGN 6
   MARGINS (1,1)
   PARENT 98701
  }
  INSTANCE  98704, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="SMP_PCP_wrPendPri(0:1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1140,1680)
   VERTEXES ( (2,99086) )
  }
  TEXT  98706, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (741,1663,1089,1698)
   ALIGN 6
   MARGINS (1,1)
   PARENT 98704
  }
  INSTANCE  98707, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="SMP_PCP_rdPendPri(0:1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1140,1720)
   VERTEXES ( (2,99088) )
  }
  TEXT  98709, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (746,1703,1089,1738)
   ALIGN 6
   MARGINS (1,1)
   PARENT 98707
  }
  INSTANCE  98710, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="SMP_PCP_reqPri(0:1)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1140,1760)
   VERTEXES ( (2,99090) )
  }
  TEXT  98712, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (797,1743,1089,1778)
   ALIGN 6
   MARGINS (1,1)
   PARENT 98710
  }
  INSTANCE  98713, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="SMP_PCP_TAttribute(0:15)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1140,1800)
   VERTEXES ( (2,99092) )
  }
  TEXT  98715, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (732,1783,1089,1818)
   ALIGN 6
   MARGINS (1,1)
   PARENT 98713
  }
  NET WIRE  98716, 0, 0
  NET WIRE  98718, 0, 0
  NET WIRE  98720, 0, 0
  NET WIRE  98722, 0, 0
  NET WIRE  98724, 0, 0
  NET WIRE  98726, 0, 0
  NET WIRE  98728, 0, 0
  NET WIRE  98730, 0, 0
  NET WIRE  98732, 0, 0
  NET WIRE  98734, 0, 0
  NET WIRE  98736, 0, 0
  NET WIRE  98738, 0, 0
  NET WIRE  98740, 0, 0
  NET WIRE  98742, 0, 0
  NET BUS  98744, 0, 0
  NET BUS  98746, 0, 0
  NET BUS  98748, 0, 0
  NET BUS  98750, 0, 0
  NET BUS  98752, 0, 0
  NET BUS  98754, 0, 0
  NET BUS  98756, 0, 0
  NET BUS  98758, 0, 0
  NET BUS  98760, 0, 0
  NET BUS  98762, 0, 0
  NET BUS  98764, 0, 0
  NET BUS  98766, 0, 0
  INSTANCE  98768, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="SMP_PCP_addrAck"
    #SYMBOL="Output"
   }
   COORD (2280,800)
   VERTEXES ( (2,99108) )
  }
  TEXT  98770, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2332,783,2592,818)
   ALIGN 4
   MARGINS (1,1)
   PARENT 98768
  }
  INSTANCE  98771, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="SMP_PCP_SSize(0:1)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2280,840)
   VERTEXES ( (2,99128) )
  }
  TEXT  98773, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2332,823,2621,858)
   ALIGN 4
   MARGINS (1,1)
   PARENT 98771
  }
  INSTANCE  98774, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="SMP_PCP_wait"
    #SYMBOL="Output"
   }
   COORD (2280,880)
   VERTEXES ( (2,99110) )
  }
  TEXT  98776, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2332,863,2538,898)
   ALIGN 4
   MARGINS (1,1)
   PARENT 98774
  }
  INSTANCE  98777, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="SMP_PCP_rearbitrate"
    #SYMBOL="Output"
   }
   COORD (2280,920)
   VERTEXES ( (2,99112) )
  }
  TEXT  98779, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2332,903,2619,938)
   ALIGN 4
   MARGINS (1,1)
   PARENT 98777
  }
  INSTANCE  98780, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="SMP_PCP_wrDAck"
    #SYMBOL="Output"
   }
   COORD (2280,960)
   VERTEXES ( (2,99114) )
  }
  TEXT  98782, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2332,943,2586,978)
   ALIGN 4
   MARGINS (1,1)
   PARENT 98780
  }
  INSTANCE  98783, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="SMP_PCP_wrComp"
    #SYMBOL="Output"
   }
   COORD (2280,1000)
   VERTEXES ( (2,99116) )
  }
  TEXT  98785, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2332,983,2595,1018)
   ALIGN 4
   MARGINS (1,1)
   PARENT 98783
  }
  INSTANCE  98786, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="SMP_PCP_wrBTerm"
    #SYMBOL="Output"
   }
   COORD (2280,1040)
   VERTEXES ( (2,99118) )
  }
  TEXT  98788, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2332,1023,2606,1058)
   ALIGN 4
   MARGINS (1,1)
   PARENT 98786
  }
  INSTANCE  98789, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="SMP_PCP_rdDBus(0:C_SMP_PCP_PLB_DWIDTH-1)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2280,1080)
   VERTEXES ( (2,99130) )
  }
  TEXT  98791, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2332,1063,3031,1098)
   ALIGN 4
   MARGINS (1,1)
   PARENT 98789
  }
  INSTANCE  98792, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="SMP_PCP_rdWdAddr(0:3)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2280,1120)
   VERTEXES ( (2,99134) )
  }
  TEXT  98794, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2332,1103,2679,1138)
   ALIGN 4
   MARGINS (1,1)
   PARENT 98792
  }
  INSTANCE  98795, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="SMP_PCP_rdDAck"
    #SYMBOL="Output"
   }
   COORD (2280,1160)
   VERTEXES ( (2,99120) )
  }
  TEXT  98797, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2332,1143,2581,1178)
   ALIGN 4
   MARGINS (1,1)
   PARENT 98795
  }
  INSTANCE  98798, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="SMP_PCP_rdComp"
    #SYMBOL="Output"
   }
   COORD (2280,1200)
   VERTEXES ( (2,99122) )
  }
  TEXT  98800, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2332,1183,2590,1218)
   ALIGN 4
   MARGINS (1,1)
   PARENT 98798
  }
  INSTANCE  98801, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="SMP_PCP_rdBTerm"
    #SYMBOL="Output"
   }
   COORD (2280,1240)
   VERTEXES ( (2,99124) )
  }
  TEXT  98803, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2332,1223,2601,1258)
   ALIGN 4
   MARGINS (1,1)
   PARENT 98801
  }
  INSTANCE  98804, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="SMP_PCP_MBusy(0:C_SMP_PCP_PLB_NUM_MASTERS-1)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2280,1280)
   VERTEXES ( (2,99126) )
  }
  TEXT  98806, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2332,1263,3121,1298)
   ALIGN 4
   MARGINS (1,1)
   PARENT 98804
  }
  INSTANCE  98807, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="SMP_PCP_MWrErr(0:C_SMP_PCP_PLB_NUM_MASTERS-1)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2280,1320)
   VERTEXES ( (2,99132) )
  }
  TEXT  98809, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2332,1303,3137,1338)
   ALIGN 4
   MARGINS (1,1)
   PARENT 98807
  }
  INSTANCE  98810, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="SMP_PCP_MRdErr(0:C_SMP_PCP_PLB_NUM_MASTERS-1)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2280,1360)
   VERTEXES ( (2,99136) )
  }
  TEXT  98812, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2332,1343,3134,1378)
   ALIGN 4
   MARGINS (1,1)
   PARENT 98810
  }
  INSTANCE  98813, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="0"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="SMP_PCP_MIRQ(0:C_SMP_PCP_PLB_NUM_MASTERS-1)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2280,1400)
   VERTEXES ( (2,99138) )
  }
  TEXT  98815, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2332,1383,3109,1418)
   ALIGN 4
   MARGINS (1,1)
   PARENT 98813
  }
  NET WIRE  98816, 0, 0
  NET WIRE  98818, 0, 0
  NET WIRE  98820, 0, 0
  NET WIRE  98822, 0, 0
  NET WIRE  98824, 0, 0
  NET WIRE  98826, 0, 0
  NET WIRE  98828, 0, 0
  NET WIRE  98830, 0, 0
  NET WIRE  98832, 0, 0
  NET BUS  98834, 0, 0
  NET BUS  98836, 0, 0
  NET BUS  98838, 0, 0
  NET BUS  98840, 0, 0
  NET BUS  98842, 0, 0
  NET BUS  98844, 0, 0
  NET BUS  98846, 0, 0
  GENERIC  98848, 0, 0
  {
   LABEL "Generics"
   TEXT 
"-- PDI AP PLB Slave\n"+
"C_SMP_PCP_BASEADDR : std_logic_vector := X\"00000000\";\n"+
"C_SMP_PCP_HIGHADDR : std_logic_vector := X\"000FFFFF\";\n"+
"C_SMP_PCP_NUM_MASTERS : INTEGER := 1;\n"+
"C_SMP_PCP_PLB_AWIDTH : INTEGER := 32;\n"+
"C_SMP_PCP_PLB_DWIDTH : INTEGER := 32;\n"+
"C_SMP_PCP_PLB_MID_WIDTH : INTEGER := 1;\n"+
"C_SMP_PCP_PLB_P2P : INTEGER := 0;\n"+
"C_SMP_PCP_PLB_NUM_MASTERS : INTEGER := 1;\n"+
"C_SMP_PCP_PLB_NATIVE_DWIDTH : INTEGER := 32;\n"+
"C_SMP_PCP_PLB_SUPPORT_BURSTS : INTEGER := 0;\n"+
""
   RECT (200,220,1240,660)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  GENERATE  98849, 0, 0
  {
   VARIABLES
   {
    #CONDITION="(C_GEN_SIMPLE_IO)"
    #GENERATE_KIND="IF"
    #LABEL="g5"
   }
   AREA (1240,720,2200,2060)
   INSTANCES 98581
  }
  TEXT  98850, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (1240,684,1776,719)
   ALIGN 8
   MARGINS (1,1)
   PARENT 98849
  }
  TEXT  98851, 0, 0
  {
   TEXT "$#NAME"
   RECT (2331,1431,2549,1460)
   ALIGN 9
   MARGINS (1,1)
   PARENT 99203
  }
  TEXT  98853, 0, 0
  {
   TEXT "$#NAME"
   RECT (2338,1471,2583,1500)
   ALIGN 9
   MARGINS (1,1)
   PARENT 99204
  }
  TEXT  98855, 0, 0
  {
   TEXT "$#NAME"
   RECT (2322,1511,2919,1540)
   ALIGN 9
   MARGINS (1,1)
   PARENT 99205
  }
  TEXT  98857, 0, 0
  {
   TEXT "$#NAME"
   RECT (2321,1551,2919,1580)
   ALIGN 9
   MARGINS (1,1)
   PARENT 99206
  }
  TEXT  98859, 0, 0
  {
   TEXT "$#NAME"
   RECT (2340,1591,2580,1620)
   ALIGN 9
   MARGINS (1,1)
   PARENT 99207
  }
  TEXT  98861, 0, 0
  {
   TEXT "$#NAME"
   RECT (2312,1631,2928,1660)
   ALIGN 9
   MARGINS (1,1)
   PARENT 99208
  }
  TEXT  98863, 0, 0
  {
   TEXT "$#NAME"
   RECT (2328,1671,2593,1700)
   ALIGN 9
   MARGINS (1,1)
   PARENT 99209
  }
  TEXT  98865, 0, 0
  {
   TEXT "$#NAME"
   RECT (501,1831,1099,1860)
   ALIGN 9
   MARGINS (1,1)
   PARENT 99210
  }
  TEXT  98867, 0, 0
  {
   TEXT "$#NAME"
   RECT (834,1871,1087,1900)
   ALIGN 9
   MARGINS (1,1)
   PARENT 99211
  }
  TEXT  98869, 0, 0
  {
   TEXT "$#NAME"
   RECT (834,1911,1087,1940)
   ALIGN 9
   MARGINS (1,1)
   PARENT 99212
  }
  TEXT  98871, 0, 0
  {
   TEXT "$#NAME"
   RECT (842,1951,1078,1980)
   ALIGN 9
   MARGINS (1,1)
   PARENT 99213
  }
  VTX  99055, 0, 0
  {
   COORD (1300,800)
  }
  VTX  99056, 0, 0
  {
   COORD (1140,800)
  }
  VTX  99057, 0, 0
  {
   COORD (1300,840)
  }
  VTX  99058, 0, 0
  {
   COORD (1140,840)
  }
  VTX  99059, 0, 0
  {
   COORD (1300,960)
  }
  VTX  99060, 0, 0
  {
   COORD (1140,960)
  }
  VTX  99061, 0, 0
  {
   COORD (1300,1000)
  }
  VTX  99062, 0, 0
  {
   COORD (1140,1000)
  }
  VTX  99063, 0, 0
  {
   COORD (1300,1040)
  }
  VTX  99064, 0, 0
  {
   COORD (1140,1040)
  }
  VTX  99065, 0, 0
  {
   COORD (1300,1080)
  }
  VTX  99066, 0, 0
  {
   COORD (1140,1080)
  }
  VTX  99067, 0, 0
  {
   COORD (1300,1160)
  }
  VTX  99068, 0, 0
  {
   COORD (1140,1160)
  }
  VTX  99069, 0, 0
  {
   COORD (1300,1200)
  }
  VTX  99070, 0, 0
  {
   COORD (1140,1200)
  }
  VTX  99071, 0, 0
  {
   COORD (1300,1240)
  }
  VTX  99072, 0, 0
  {
   COORD (1140,1240)
  }
  VTX  99073, 0, 0
  {
   COORD (1300,1440)
  }
  VTX  99074, 0, 0
  {
   COORD (1140,1440)
  }
  VTX  99075, 0, 0
  {
   COORD (1300,1520)
  }
  VTX  99076, 0, 0
  {
   COORD (1140,1520)
  }
  VTX  99077, 0, 0
  {
   COORD (1300,1560)
  }
  VTX  99078, 0, 0
  {
   COORD (1140,1560)
  }
  VTX  99079, 0, 0
  {
   COORD (1300,1600)
  }
  VTX  99080, 0, 0
  {
   COORD (1140,1600)
  }
  VTX  99081, 0, 0
  {
   COORD (1300,1640)
  }
  VTX  99082, 0, 0
  {
   COORD (1140,1640)
  }
  VTX  99083, 0, 0
  {
   COORD (1300,1120)
  }
  VTX  99084, 0, 0
  {
   COORD (1140,1120)
  }
  VTX  99085, 0, 0
  {
   COORD (1300,1680)
  }
  VTX  99086, 0, 0
  {
   COORD (1140,1680)
  }
  VTX  99087, 0, 0
  {
   COORD (1300,1720)
  }
  VTX  99088, 0, 0
  {
   COORD (1140,1720)
  }
  VTX  99089, 0, 0
  {
   COORD (1300,1760)
  }
  VTX  99090, 0, 0
  {
   COORD (1140,1760)
  }
  VTX  99091, 0, 0
  {
   COORD (1300,1800)
  }
  VTX  99092, 0, 0
  {
   COORD (1140,1800)
  }
  VTX  99093, 0, 0
  {
   COORD (1300,1280)
  }
  VTX  99094, 0, 0
  {
   COORD (1140,1280)
  }
  VTX  99095, 0, 0
  {
   COORD (1300,1320)
  }
  VTX  99096, 0, 0
  {
   COORD (1140,1320)
  }
  VTX  99097, 0, 0
  {
   COORD (1300,1360)
  }
  VTX  99098, 0, 0
  {
   COORD (1140,1360)
  }
  VTX  99099, 0, 0
  {
   COORD (1300,1400)
  }
  VTX  99100, 0, 0
  {
   COORD (1140,1400)
  }
  VTX  99101, 0, 0
  {
   COORD (1300,880)
  }
  VTX  99102, 0, 0
  {
   COORD (1140,880)
  }
  VTX  99103, 0, 0
  {
   COORD (1300,920)
  }
  VTX  99104, 0, 0
  {
   COORD (1140,920)
  }
  VTX  99105, 0, 0
  {
   COORD (1300,1480)
  }
  VTX  99106, 0, 0
  {
   COORD (1140,1480)
  }
  VTX  99107, 0, 0
  {
   COORD (2140,800)
  }
  VTX  99108, 0, 0
  {
   COORD (2280,800)
  }
  VTX  99109, 0, 0
  {
   COORD (2140,880)
  }
  VTX  99110, 0, 0
  {
   COORD (2280,880)
  }
  VTX  99111, 0, 0
  {
   COORD (2140,920)
  }
  VTX  99112, 0, 0
  {
   COORD (2280,920)
  }
  VTX  99113, 0, 0
  {
   COORD (2140,960)
  }
  VTX  99114, 0, 0
  {
   COORD (2280,960)
  }
  VTX  99115, 0, 0
  {
   COORD (2140,1000)
  }
  VTX  99116, 0, 0
  {
   COORD (2280,1000)
  }
  VTX  99117, 0, 0
  {
   COORD (2140,1040)
  }
  VTX  99118, 0, 0
  {
   COORD (2280,1040)
  }
  VTX  99119, 0, 0
  {
   COORD (2140,1160)
  }
  VTX  99120, 0, 0
  {
   COORD (2280,1160)
  }
  VTX  99121, 0, 0
  {
   COORD (2140,1200)
  }
  VTX  99122, 0, 0
  {
   COORD (2280,1200)
  }
  VTX  99123, 0, 0
  {
   COORD (2140,1240)
  }
  VTX  99124, 0, 0
  {
   COORD (2280,1240)
  }
  VTX  99125, 0, 0
  {
   COORD (2140,1280)
  }
  VTX  99126, 0, 0
  {
   COORD (2280,1280)
  }
  VTX  99127, 0, 0
  {
   COORD (2140,840)
  }
  VTX  99128, 0, 0
  {
   COORD (2280,840)
  }
  VTX  99129, 0, 0
  {
   COORD (2140,1080)
  }
  VTX  99130, 0, 0
  {
   COORD (2280,1080)
  }
  VTX  99131, 0, 0
  {
   COORD (2140,1320)
  }
  VTX  99132, 0, 0
  {
   COORD (2280,1320)
  }
  VTX  99133, 0, 0
  {
   COORD (2140,1120)
  }
  VTX  99134, 0, 0
  {
   COORD (2280,1120)
  }
  VTX  99135, 0, 0
  {
   COORD (2140,1360)
  }
  VTX  99136, 0, 0
  {
   COORD (2280,1360)
  }
  VTX  99137, 0, 0
  {
   COORD (2140,1400)
  }
  VTX  99138, 0, 0
  {
   COORD (2280,1400)
  }
  VTX  99139, 0, 0
  {
   COORD (2140,1440)
  }
  VTX  99140, 0, 0
  {
   COORD (2320,1440)
  }
  VTX  99141, 0, 0
  {
   COORD (2140,1480)
  }
  VTX  99142, 0, 0
  {
   COORD (2320,1480)
  }
  VTX  99143, 0, 0
  {
   COORD (2140,1520)
  }
  VTX  99144, 0, 0
  {
   COORD (2320,1520)
  }
  VTX  99145, 0, 0
  {
   COORD (2140,1560)
  }
  VTX  99146, 0, 0
  {
   COORD (2320,1560)
  }
  VTX  99147, 0, 0
  {
   COORD (2140,1600)
  }
  VTX  99148, 0, 0
  {
   COORD (2320,1600)
  }
  VTX  99149, 0, 0
  {
   COORD (2140,1640)
  }
  VTX  99150, 0, 0
  {
   COORD (2320,1640)
  }
  VTX  99151, 0, 0
  {
   COORD (2140,1680)
  }
  VTX  99152, 0, 0
  {
   COORD (2320,1680)
  }
  VTX  99153, 0, 0
  {
   COORD (1120,1840)
  }
  VTX  99154, 0, 0
  {
   COORD (1300,1840)
  }
  VTX  99155, 0, 0
  {
   COORD (1120,1880)
  }
  VTX  99156, 0, 0
  {
   COORD (1300,1880)
  }
  VTX  99157, 0, 0
  {
   COORD (1120,1920)
  }
  VTX  99158, 0, 0
  {
   COORD (1300,1920)
  }
  VTX  99159, 0, 0
  {
   COORD (1120,1960)
  }
  VTX  99160, 0, 0
  {
   COORD (1300,1960)
  }
  WIRE  99161, 0, 0
  {
   NET 98716
   VTX 99055, 99056
  }
  WIRE  99162, 0, 0
  {
   NET 98718
   VTX 99057, 99058
  }
  WIRE  99163, 0, 0
  {
   NET 98720
   VTX 99059, 99060
  }
  WIRE  99164, 0, 0
  {
   NET 98722
   VTX 99061, 99062
  }
  WIRE  99165, 0, 0
  {
   NET 98724
   VTX 99063, 99064
  }
  WIRE  99166, 0, 0
  {
   NET 98726
   VTX 99065, 99066
  }
  WIRE  99167, 0, 0
  {
   NET 98728
   VTX 99067, 99068
  }
  WIRE  99168, 0, 0
  {
   NET 98730
   VTX 99069, 99070
  }
  WIRE  99169, 0, 0
  {
   NET 98732
   VTX 99071, 99072
  }
  WIRE  99170, 0, 0
  {
   NET 98734
   VTX 99073, 99074
  }
  WIRE  99171, 0, 0
  {
   NET 98736
   VTX 99075, 99076
  }
  WIRE  99172, 0, 0
  {
   NET 98738
   VTX 99077, 99078
  }
  WIRE  99173, 0, 0
  {
   NET 98740
   VTX 99079, 99080
  }
  WIRE  99174, 0, 0
  {
   NET 98742
   VTX 99081, 99082
  }
  BUS  99175, 0, 0
  {
   NET 98744
   VTX 99083, 99084
  }
  BUS  99176, 0, 0
  {
   NET 98746
   VTX 99085, 99086
  }
  BUS  99177, 0, 0
  {
   NET 98748
   VTX 99087, 99088
  }
  BUS  99178, 0, 0
  {
   NET 98750
   VTX 99089, 99090
  }
  BUS  99179, 0, 0
  {
   NET 98752
   VTX 99091, 99092
  }
  BUS  99180, 0, 0
  {
   NET 98754
   VTX 99093, 99094
  }
  BUS  99181, 0, 0
  {
   NET 98756
   VTX 99095, 99096
  }
  BUS  99182, 0, 0
  {
   NET 98758
   VTX 99097, 99098
  }
  BUS  99183, 0, 0
  {
   NET 98760
   VTX 99099, 99100
  }
  BUS  99184, 0, 0
  {
   NET 98762
   VTX 99101, 99102
  }
  BUS  99185, 0, 0
  {
   NET 98764
   VTX 99103, 99104
  }
  BUS  99186, 0, 0
  {
   NET 98766
   VTX 99105, 99106
  }
  WIRE  99187, 0, 0
  {
   NET 98816
   VTX 99107, 99108
  }
  WIRE  99188, 0, 0
  {
   NET 98818
   VTX 99109, 99110
  }
  WIRE  99189, 0, 0
  {
   NET 98820
   VTX 99111, 99112
  }
  WIRE  99190, 0, 0
  {
   NET 98822
   VTX 99113, 99114
  }
  WIRE  99191, 0, 0
  {
   NET 98824
   VTX 99115, 99116
  }
  WIRE  99192, 0, 0
  {
   NET 98826
   VTX 99117, 99118
  }
  WIRE  99193, 0, 0
  {
   NET 98828
   VTX 99119, 99120
  }
  WIRE  99194, 0, 0
  {
   NET 98830
   VTX 99121, 99122
  }
  WIRE  99195, 0, 0
  {
   NET 98832
   VTX 99123, 99124
  }
  BUS  99196, 0, 0
  {
   NET 98834
   VTX 99125, 99126
  }
  BUS  99197, 0, 0
  {
   NET 98836
   VTX 99127, 99128
  }
  BUS  99198, 0, 0
  {
   NET 98838
   VTX 99129, 99130
  }
  BUS  99199, 0, 0
  {
   NET 98840
   VTX 99131, 99132
  }
  BUS  99200, 0, 0
  {
   NET 98842
   VTX 99133, 99134
  }
  BUS  99201, 0, 0
  {
   NET 98844
   VTX 99135, 99136
  }
  BUS  99202, 0, 0
  {
   NET 98846
   VTX 99137, 99138
  }
  WIRE  99203, 0, 0
  {
   NET 99316
   VTX 99139, 99140
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  99204, 0, 0
  {
   NET 99317
   VTX 99141, 99142
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  99205, 0, 0
  {
   NET 99318
   VTX 99143, 99144
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  99206, 0, 0
  {
   NET 99319
   VTX 99145, 99146
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  99207, 0, 0
  {
   NET 99320
   VTX 99147, 99148
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  99208, 0, 0
  {
   NET 99321
   VTX 99149, 99150
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  99209, 0, 0
  {
   NET 99322
   VTX 99151, 99152
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  99210, 0, 0
  {
   NET 99323
   VTX 99153, 99154
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  99211, 0, 0
  {
   NET 99324
   VTX 99155, 99156
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  99212, 0, 0
  {
   NET 99325
   VTX 99157, 99158
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  99213, 0, 0
  {
   NET 99326
   VTX 99159, 99160
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  99316, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2SMP_PCP_Clk"
   }
  }
  NET WIRE  99317, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2SMP_PCP_Reset"
   }
  }
  NET BUS  99318, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2SMP_PCP_Addr(C_SMP_PCP_PLB_AWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  99319, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2SMP_PCP_Data(C_SMP_PCP_PLB_DWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  99320, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2SMP_PCP_RNW"
   }
  }
  NET BUS  99321, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2SMP_PCP_BE((C_SMP_PCP_PLB_DWIDTH/8)-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  99322, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2SMP_PCP_CS(0:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  99323, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="SMP_PCP2Bus_Data(C_SMP_PCP_PLB_DWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  99324, 0, 0
  {
   VARIABLES
   {
    #NAME="SMP_PCP2Bus_WrAck"
   }
  }
  NET WIRE  99325, 0, 0
  {
   VARIABLES
   {
    #NAME="SMP_PCP2Bus_RdAck"
   }
  }
  NET WIRE  99326, 0, 0
  {
   VARIABLES
   {
    #NAME="SMP_PCP2Bus_Error"
   }
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #MODIFIED="1311684073"
   PAGENAME="PDI_PCP_PLB"
   PAGENUMBER="10"
   REVISION="1.0"
  }
 }
 
 BODY
 {
  TEXT  102784, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Created:"
   RECT (2247,1904,2364,1957)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  102785, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (2421,1900,3091,1960)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  102786, 0, 0
  {
   PAGEALIGN 10
   TEXT "Title:"
   RECT (2245,1964,2316,2017)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  102787, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (2418,1960,3088,2020)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  102788, 0, 0
  {
   PAGEALIGN 10
   TEXT 
"Bernecker + Rainer Industrie-Elektronik Ges.m.b.H.\n"+
"B&R Strasse 1\n"+
"5142 Eggelsberg\n"+
"Austria"
   RECT (2427,1758,3115,1892)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   MULTILINE
  }
  TEXT  102789, 0, 0
  {
   PAGEALIGN 10
   TEXT "Page:"
   RECT (2245,2082,2324,2135)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  102790, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$PAGENUMBER / $PAGECOUNT     $PAGENAME"
   RECT (2417,2078,3087,2138)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  102791, 0, 0
  {
   PAGEALIGN 10
   TEXT "Revision:"
   RECT (2243,2022,2371,2075)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  102792, 0, 0
  {
   PAGEALIGN 10
   TEXT "$Revision"
   RECT (2417,2032,3077,2067)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,204,0,"Arial")
   UPDATE 0
  }
  GROUP  102793, 0, 0
  {
   PAGEALIGN 10
   RECT (2227,1738,3108,2138)
   FREEID 1
   LINE  594, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (880,399), (880,0), (0,0), (0,399), (880,399) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  102794, 0, 0
  {
   PAGEALIGN 10
   RECT (2227,1958,3108,1959)
   FREEID 1
   LINE  578, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  102795, 0, 0
  {
   PAGEALIGN 10
   RECT (2227,1898,3108,1899)
   FREEID 1
   LINE  577, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  102796, 0, 0
  {
   PAGEALIGN 10
   RECT (2227,2018,3108,2019)
   FREEID 1
   LINE  583, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  102797, 0, 0
  {
   PAGEALIGN 10
   RECT (2227,2078,3108,2079)
   FREEID 1
   LINE  582, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  102798, 0, 0
  {
   PAGEALIGN 10
   RECT (2407,1898,2408,2139)
   FREEID 1
   LINE  579, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (0,240) )
   }
  }
  LINE  102799, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (132,134,132)
   POINTS ( (2407,1738), (2407,1898) )
   FILL (1,(0,0,0),0)
  }
  LINKBMPPICT  102800, 0, 0
  {
   PAGEALIGN 10
   FILENAME ".\\..\\..\\..\\..\\..\\Aldec\\Active-HDL 8.3\\DAT\\#BR.bmp"
   RECT (2247,1758,2387,1838)
  }
 }
 
}

