[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of MVF60NN152CMK50 production of NXP SEMICONDUCTORS from the text:VYBRIDFSERIESEC\nVF6xx, VF5xx, VF3xx\nFeatures\n• Operating characteristics\n– Voltage range 3 V to 3.6 V\n– Temperature range(ambient) -40 °C to 85 °C\n• ARM® Cortex® A5 Core features\n– Up to 500 MHz ARM Cortex A5\n– 32 KB/32 KB I/D L1 Cache\n– 1.6 DMIPS/MHz based on ARMv7 architecture\n– NEON™ MPE (Media Processing Engine) Co-\nprocessor\n– Double Precision Floating Point Unit\n– 512 KB L2 cache (on selected part numbers only)\n• ARM Cortex M4 Core features\n– Up to 167 MHz ARM Cortex M4\n– Integrated DSP capability\n– 64 KB Tightly Coupled Memory (TCM)\n– 16 KB/16 KB I/D L1 Cache\n– 1.25 DMIPS/MHz based on ARMv7 architecture\n• Clocks\n– 24 MHz crystal oscillator\n– 32 kHz crystal oscillator\n– Internal reference clocks (128 KHz and 24 MHz)\n– Phase Locked Loops (PLLs)\n– Low Jitter Digital PLLs\n• System debug, protection, and power management\n– Various stop, wait, and run modes to provide low\npower based on application needs\n– Peripheral clock enable register can disable clocks to\nunused modules, thereby reducing currents\n– Low voltage warning and detect with selectable trip\npoints\n– Illegal opcode and illegal address detection with\nprogrammable reset or processor exception response\n– Hardware CRC module to support fast cyclic\nredundancy checks (CRC)\n– 128-bit unique chip identifier\n– Hardware watchdog\n– External Watchdog Monitor (EWM)\n– Dual DMA controller with 32 channels (with\nDMAMUX)• Debug\n– Standard JTAG\n– 16-bit Trace port\n• Timers\n– Motor control/general purpose timer (FTM)\n– Periodic Interrupt Timers (PITs)\n– Low-power timer (LPTMR0)\n– IEEE 1588 Timer per MAC interface (part of\nEthernet Subsystem)\n• Communications\n– Six Universal asynchronous receivers/transmitters\n(UART)/Serial communications interface (SCI) with\nLIN, ISO7816, IrDA, and hardware flow control\n– Four Deserial Serial peripheral interface (DSPI)\n– Four Inter-Integrated Circuit (I2C) with SMBUS\nsupport\n– Dual USB OTG Controller + PHY\n– Dual 4/8 bit Secure Digital Host controller\n– Dual 10/100 Ethernet with L2 Switch (IEEE 1588)\n– Dual FlexCAN3\n• Security\n– ARM TrustZone including the TZ architecture\n– Cryptographic Acceleration and Assurance Module,\nincorporates 16 KB secure RAM (CAAM)\n– Secure Non-Volatile Storage, including Secure Real\nTime Clock (SNVS)\n– Real Time Integrity Checker (RTIC)\n– Tamper detection - supported by external pins, on-\nchip clock monitors, voltage and temperature\ntampers\n– TrustZone Watchdog (TZ WDOG)\n– Trust Zone Address Space Controller\n– Central Security Unit\n– Secure JTAG\n– High Assurance Boot (HAB) with support for\nencrypted boot\n• Memory Interfaces\n– 8/16 bit DRAM Controller with support for\nLPDDR2/DDR3 - Up to 400 MHz (ECC supported\nfor 8-bit only and not 16-bit)\n– 8/16 bit NAND Flash controller with ECC\n– 8/16/32 bit External bus (Flexbus)\n– Dual Quad SPI with XIP (Execute-In-Place)NXP Semiconductors Document Number VYBRIDFSERIESEC\nData Sheet: Technical Data Rev. 9, 01/2018\nNXP reserves the right to change the production detail specifications as may be\nrequired to permit improvements in the design of its products.\n• Display and Video\n– Dual Display Control Unit (DCU) with support for color TFT display up to SVGA\n– Segmented LCD (3V Glass only) configurable as 40x4, 38x8, and 36x6\n– Video Interface Unit (VIU) for camera\n– Open VG Graphics Processing Unit (GPU)\n– VideoADC\n• Analog\n– Dual 12-bit SAR ADC with 1MS/s\n– Dual 12-bit DAC\n• Audio\n– Four Synchronous Audio Interface (SAI)\n– Enhanced Serial Audio Interface (ESAI)\n– Sony Philips Digital Interface (SPDIF), Rx and Tx\n– Asynchronous Sample Rate Converter (ASRC)\n• Human-Machine Interface (HMI)\n– GPIO pins with interrupt support, DMA request capability, digital glitch filter.\n– Hysteresis and configurable pull up/down device on all input pins\n– Configurable slew rate and drive strength on all output pins\n• On-Chip Memory\n– 512 KB On-chip SRAM with ECC\n– 1 MB On-chip graphics SRAM (no ECC). This depends on the part selected. Alternate configuration could be 512 KB\ngraphics and 512 KB L2 cache.\n– 96 KB Boot ROM\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n2 NXP Semiconductors\nTable of Contents\n1Ordering parts..................................................................................... 5\n1.1 Determining valid orderable parts .......................................... 5\n2Part identification............................................................................... 5\n2.1 Description.............................................................................. 5\n2.2 Part Number Format................................................................ 5\n2.3 Part Numbers .......................................................................... 6\n3Terminology and guidelines............................................................... 7\n3.1 Definition: Operating requirement.......................................... 7\n3.2 Definition: Operating behavior............................................... 7\n3.3 Definition: Attribute................................................................ 8\n3.4 Definition: Rating.................................................................... 8\n3.5 Result of exceeding a rating.................................................... 9\n3.6 Relationship between ratings and operating requirements...... 9\n3.7 Guidelines for ratings and operating requirements................. 9\n3.8 Definition: Typical value........................................................ 10\n3.9 Typical Value Conditions........................................................ 11\n4Handling ratings................................................................................. 11\n4.1 ESD Handling Ratings Table [JEDEC].................................. 11\n4.2 Thermal handling ratings........................................................ 11\n4.3 Moisture handling ratings........................................................ 12\n5Operating Requirements..................................................................... 12\n5.1 Thermal operating requirements............................................. 12\n6General............................................................................................... 12\n6.1 AC electrical characteristics.................................................... 12\n6.2 Nonswitching electrical specifications ................................... 13\n6.2.1 VREG electrical specifications .............................. 13\n6.2.1.1 HPREG electrical characteristics........ 13\n6.2.1.2 LPREG electrical characteristics......... 13\n6.2.1.3 ULPREG electrical characteristics...... 14\n6.2.1.4 WBREG electrical characteristics....... 14\n6.2.1.5 External NPN Ballast.......................... 15\n6.2.2 LVD electrical specifications ................................. 17\n6.2.2.1 Main Supply electrical characteristics 17\n6.2.2.2 LVD DIG characteristics..................... 17\n6.2.3 LDO electrical specifications ................................. 18\n6.2.3.1 LDO_1P1............................................ 18\n6.2.3.2 LDO_2P5............................................ 18\n6.2.3.3 LDO_3P0 ........................................... 19\n6.2.4 Power consumption operating behaviors................ 19\n6.2.5 USB PHY current consumption.............................. 206.2.5.1 Power Down Mode............................. 20\n6.2.6 EMC radiated emissions operating behaviors........ 20\n6.2.7 EMC Radiated Emissions Web Search Procedure\nboilerplate............................................................... 21\n6.2.8 Capacitance attributes............................................. 21\n7I/O parameters.................................................................................... 21\n7.1 GPIO parameters..................................................................... 21\n7.1.1 Output Buffer Impedance measurement................. 23\n7.2 DDR parameters...................................................................... 24\n8Power supplies and sequencing.......................................................... 27\n8.1 Power sequencing ................................................................... 27\n8.2 Power supply........................................................................... 29\n8.3 Absolute maximum ratings..................................................... 30\n8.4 Recommended operating conditions....................................... 31\n8.5 Recommended Connections for Unused Analog Interfaces... 32\n9Peripheral operating requirements and behaviours............................ 33\n9.1 Analog..................................................................................... 33\n9.1.1 12-bit ADC electrical characteristics...................... 33\n9.1.1.1 12-bit ADC operating conditions........ 33\n9.1.1.2 12-bit ADC characteristics.................. 34\n9.1.2 12-bit DAC electrical characteristics...................... 38\n9.1.2.1 12-bit DAC operating requirements.... 38\n9.1.2.2 12-bit DAC operating behaviors......... 38\n9.1.3 VideoADC Specifications....................................... 42\n9.2 Display and Video interfaces.................................................. 44\n9.2.1 DCU Switching Specifications............................... 44\n9.2.1.1 Interface to TFT panels (DCU0/1)...... 44\n9.2.1.2 Interface to TFT LCD Panels—Pixel\nLevel Timings..................................... 45\n9.2.1.3 Interface to TFT LCD panels—access\nlevel..................................................... 46\n9.2.2 Video Input Unit timing.......................................... 47\n9.2.3 LCD driver electrical characteristics...................... 48\n9.3 Ethernet specifications............................................................ 49\n9.3.1 Ethernet Switching Specifications.......................... 49\n9.3.2 Receive and Transmit signal timing specifications 49\n9.3.3 Receive and Transmit signal timing specifications\nfor MII interfaces.................................................... 50\n9.4 Audio interfaces...................................................................... 52\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 3\n9.4.1 Enhanced Serial Audio Interface (ESAI) Timing\nParameters............................................................... 52\n9.4.2 SPDIF Timing Parameters...................................... 54\n9.4.3 SAI/I2S Switching Specifications.......................... 55\n9.5 Memory interfaces................................................................... 57\n9.5.1 QuadSPI timing....................................................... 57\n9.5.2 NAND flash controller specifications..................... 60\n9.5.3 FlexBus timing specifications................................. 63\n9.5.4 DDR controller specifications................................ 65\n9.5.4.1 DDR3 Timing Parameters .................. 65\n9.5.4.2 DDR3 Read Cycle............................... 67\n9.5.4.3 DDR3 Write cycle............................... 68\n9.5.4.4 LPDDR2 Timing Parameter................ 69\n9.5.4.5 LPDDR2 Read Cycle.......................... 70\n9.5.4.6 LPDDR2 Write Cycle......................... 71\n9.6 Communication interfaces....................................................... 72\n9.6.1 DSPI timing specifications..................................... 72\n9.6.2 I2C timing............................................................... 74\n9.6.3 SDHC specifications............................................... 76\n9.6.4 USB PHY specifications......................................... 77\n9.7 Clocks and PLL Specifications............................................... 78\n9.7.1 24 MHz Oscillator Specifications........................... 78\n9.7.2 32 KHz Oscillator Specifications........................... 78\n9.7.3 Fast internal RC oscillator (24 MHz) electrical\ncharacteristics.......................................................... 79\n9.7.4 Slow internal RC oscillator (128 KHz) electrical\ncharacteristics.......................................................... 809.7.5 PLL1 and PLL2 (528 MHz System PLL)\nElectrical Parameters.............................................. 80\n9.7.6 PLL3 and PLL7 (480 MHz USB PLL) Electrical\nParameters............................................................... 81\n9.7.7 PLL5 (Ethernet PLL) Electrical Parameters........... 81\n9.7.8 PLL4 (Audio PLL) Electrical Parameters............... 81\n9.7.9 PLL6 (Video PLL) Electrical Parameters............... 82\n9.8 Debug specifications............................................................... 82\n9.8.1 JTAG electricals..................................................... 82\n9.8.2 Debug trace timing specifications........................... 84\n10Thermal attributes.............................................................................. 85\n10.1 Thermal attributes................................................................... 85\n11Dimensions......................................................................................... 87\n11.1 Obtaining package dimensions ............................................... 87\n12Pinouts................................................................................................ 87\n12.1 Pinouts..................................................................................... 87\n12.2 Pinout diagrams....................................................................... 99\n12.2.1 GPIO Mapping........................................................ 101\n12.2.2 Special Signal ........................................................ 105\n13Power Supply Pins............................................................................. 107\n13.1 Power Supply Pins.................................................................. 107\n14Functional Assignment Pins............................................................... 108\n14.1 Functional Assignment Pins.................................................... 108\n15Revision History................................................................................. 117\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n4 NXP Semiconductors\nOrdering parts\n1.1 Determining valid orderable parts\nValid orderable part numbers are provided on the web.\n1. To determine the orderable part numbers for this device, go to www.nxp.com  and\nsearch the required part number. The part numbering format is described in the\nsection that follows.\nPart identification\n2.1 Description\nPart numbers for the chip have fields that identify the specific part. You can use the\nvalues of these fields to determine the specific part you have received.\n2.2 Part Number Format\nThe figure below represents the format of part number of this device.1\n2Ordering parts\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 5\nMV 0N S CMK\nBrand: V = Vybrid\nSeries: F = current40\nQualification Status\nP = engineering samples\nM = qualified\nFamily\n3 = Standard (A5 Only)\n5 = Advanced (A5 Only)\n6 = Dual Core (A5 & M4)F\nOption\n0N = Standard\n1N = L2 Cache\n2N = M4 Primary\nSecurity\nN = No Security\nS = Security EnabledMemory Size\n15 = 1 .5MBTemp Spec\nC = -40 to +85C TaSpeed (A5 core)\n26 = 266MHz\n40 = 400MHz\n50 = 500MHz\nPackage\nKU = 176LQFP\nMK = 364BGA1\nRevision\n1 = Rev.1 .x15\nTape & Reel\nR = Tape & Reel \n(Optional)R 5\nFigure 1. Part Number Format\n2.3 Part Numbers\nThis table lists the part numbers on the device.\nPart Number Mask VADC Package Description\nMVF30NN152CKU26 3N02G NO LQFP-EP 176 24*24*1.6 A5-266, No Security, 176LQFP\nMVF30NS152CKU26 3N02G NO LQFP-EP 176 24*24*1.6 A5-266, Security, 176LQFP\nMVF50NN152CMK40 3N02G NO MAP 364 17*17*1.5 P0.8 A5-400, No Security, 364BGA\nMVF50NN152CMK50 3N02G NO MAP 364 17*17*1.5 P0.8 A5-400, Security, 364BGA\nMVF50NS152CMK40 3N02G NO MAP 364 17*17*1.5 P0.8 A5-500, No Security, 364BGA\nMVF50NS152CMK50 3N02G NO MAP 364 17*17*1.5 P0.8 A5-500, Security, 364BGA\nMVF51NN152CMK50 3N02G NO MAP 364 17*17*1.5 P0.8 A5-500, L2 Cache, No Security,\n364BGA\nMVF51NS152CMK50 3N02G NO MAP 364 17*17*1.5 P0.8 A5-500, L2 Cache, Security, 364BGA\nMVF60NN152CMK40 3N02G YES MAP 364 17*17*1.5 P0.8 A5-400, M4, No Security, 364BGA\nMVF60NN152CMK50 3N02G YES MAP 364 17*17*1.5 P0.8 A5-400, M4, Security, 364BGA\nMVF60NS152CMK40 3N02G YES MAP 364 17*17*1.5 P0.8 A5-500, M4, No Security, 364BGA\nTable continues on the next page...Part identification\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n6 NXP Semiconductors\nMVF60NS152CMK50 3N02G YES MAP 364 17*17*1.5 P0.8 A5-500, M4, Security, 364BGA\nMVF61NN152CMK50 3N02G YES MAP 364 17*17*1.5 P0.8 A5-500, M4, L2 Cache, No Security,\nMVF61NS152CMK50 3N02G YES MAP 364 17*17*1.5 P0.8 A5-500, M4, L2 Cache, Security,\nMVF62NN152CMK40 3N02G YES MAP 364 17*17*1.5 P0.8 A5-400, M4 Primary, No Security,\n364BGA\nTerminology and guidelines\n3.1 Definition: Operating requirement\nAn operating requirement  is a specified value or range of values for a technical\ncharacteristic that you must guarantee during operation to avoid incorrect operation and\npossibly decreasing the useful life of the chip.\n3.1.1 Example\nThis is an example of an operating requirement:\nSymbol Description Min. Max. Unit\nVDD 1.0 V core supply\nvoltage0.9 1.1 V\n3.2 Definition: Operating behavior\nUnless otherwise specified, an operating behavior  is a specified value or range of values\nfor a technical characteristic that are guaranteed during operation if you meet the\noperating requirements and any other specified conditions.\n3.2.1 Example\nThis is an example of an operating behavior:\nSymbol Description Min. Max. Unit\nIWP Digital I/O weak pullup/\npulldown current10 130 µA3Terminology and guidelines\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 7\n3.3 Definition: Attribute\nAn attribute  is a specified value or range of values for a technical characteristic that are\nguaranteed, regardless of whether you meet the operating requirements.\n3.3.1 Example\nThis is an example of an attribute:\nSymbol Description Min. Max. Unit\nCIN_D Input capacitance:\ndigital pins— 7 pF\n3.4 Definition: Rating\nA rating  is a minimum or maximum value of a technical characteristic that, if exceeded,\nmay cause permanent chip failure:\n•Operating ratings  apply during operation of the chip.\n•Handling ratings  apply when the chip is not powered.\n3.4.1 Example\nThis is an example of an operating rating:\nSymbol Description Min. Max. Unit\nVDD 1.0 V core supply\nvoltage–0.3 1.2 VTerminology and guidelines\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n8 NXP Semiconductors\n3.5 Result of exceeding a rating\n40\n30\n20\n10\n0\nMeasured characteristicOperating ratingFailures in time (ppm)The likelihood of permanent chip failure increases rapidly as \nsoon as a characteristic begins to exceed one of its operating ratings.\n3.6 Relationship between ratings and operating requirements\n–∞- No permanent failure\n- Correct operationNormal operating range Fatal range\nExpected permanent failureFatal range\nExpected permanent failure\n∞Operating rating (max.) Operating requirement (max.) Operating requirement (min.) Operating rating (min.)\nOperating (power on)Degraded operating range Degraded operating range\n–∞No permanent failureHandling range Fatal range\nExpected permanent failureFatal range\nExpected permanent failure\n∞Handling rating (max.) Handling rating (min.)\nHandling (power off)- No permanent failure\n- Possible decreased life\n- Possible incorrect operation- No permanent failure\n- Possible decreased life\n- Possible incorrect operation\n3.7 Guidelines for ratings and operating requirements\nFollow these guidelines for ratings and operating requirements:\n• Never exceed any of the chip’s ratings.\n• During normal operation, don’t exceed any of the chip’s operating requirements.\n• If you must exceed an operating requirement at times other than during normal\noperation (for example, during power sequencing), limit the duration as much as\npossible.Terminology and guidelines\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 9\n3.8 Definition: Typical value\nA typical value  is a specified value for a technical characteristic that:\n• Lies within the range of values specified by the operating behavior\n• Given the typical manufacturing process, is representative of that characteristic\nduring operation when you meet the typical-value conditions or other specified\nconditions\nTypical values are provided as design guidelines and are neither tested nor guaranteed.\n3.8.1 Example 1\nThis is an example of an operating behavior that includes a typical value:\nSymbol Description Min. Typ. Max. Unit\nIWP Digital I/O weak\npullup/pulldown\ncurrent10 70 130 µA\n3.8.2 Example 2\nThis is an example of a chart that shows typical values for various voltage and\ntemperature conditions:\n0.90 0.95 1.00 1.05 1.100500100015002000250030003500400045005000\n150 °C\n105 °C\n25 °C\n–40 °C\nVDD(V)I (μA)DD_STOPTJTerminology and guidelines\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n10 NXP Semiconductors\n3.9 Typical Value Conditions\nTypical values assume you meet the following conditions (or other conditions as\nspecified):\nSymbol Description Value Unit\nTA Ambient temperature 25 °C\nVDD 3.3 V supply voltage 3.3 V\nHandling ratings\n4.1 ESD Handling Ratings Table [JEDEC]\nSymbol Description Max. Unit Notes\nVHBM Electrostatic discharge\nvoltage, human body\nmodel2000 V 1\nVCDM Electrostatic discharge\nvoltage, charged-device\nmodelCorner pins: 750 \nOther pins: 500V 2\n1.Determined according to JEDEC Standard JESD22-A114, Electrostatic Discharge (ESD) Sensitivity Testing Human Body\nModel (HBM) .\n2.Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for\nElectrostatic-Discharge-Withstand Thresholds of Microelectronic Components .\n4.2 Thermal handling ratings\nSymbol Description Min. Max. Unit Notes\nTSTG Storage temperature –55 150 °C 1\nTSDR Solder temperature, lead-free — 260 °C 2\nSolder temperature, leaded — 245\n1.Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life .\n2.Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic\nSolid State Surface Mount Devices .4Handling ratings\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 11\n4.3 Moisture handling ratings\nSymbol Description Min. Max. Unit Notes\nMSL Moisture sensitivity level — 3 — 1\n1.Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic\nSolid State Surface Mount Devices .\nOperating Requirements\n5.1 Thermal operating requirements\nTable 1. Thermal operating requirements\nSymbol Description Min. Max. Unit\nTA Ambient temperature –40 85 °C\nTJ Junction temperature — 105 °C\nGeneral\n6.1 AC electrical characteristics\nUnless otherwise specified, propagation delays are measured from the 50% to the 50%\npoint, and rise and fall times are measured at the 20% and 80% points, as shown in the\nfollowing figure.\n80%\n20%50%\nVILInput SignalVIH\nFall TimeHigh Low\nRise TimeMidpoint1\nThe midpoint is V IL + (V IH - V IL) / 2\nFigure 2. Input signal measurement reference5\n6Operating Requirements\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n12 NXP Semiconductors\nNonswitching electrical specifications\nVREG electrical specifications\n6.2.1.1 HPREG electrical characteristics\nTable 2. HPREG electrical characteristics\nParameters Min Typ Max Unit Comments\nPower supply 3.0 3.3 3.6 V -\nCurrent Consumption - 1.2 1.5 mA @ no load\n- 2.0 2.5 mA @ full load\nOutput current capacity - 600 12001mA DC load current\nOutput voltage @ no load 1.23 1.26 V\nOutput voltage @ full load 1.20 1.21 V\nExternal decoupling cap 4.7 - μF -\n0.05 0.1 Ohms ESR of external\ncap\n20 mOhms Total effective\nPAD+PCB trace\nresistances\nPSRR with 4.7uF output cap\n@ DC @noload\n@ DC @full load\n@ worst case any frequency-48\n-40\n-20dB\n1.This is peak and not continuous maximum value.\n6.2.1.2 LPREG electrical characteristics\nTable 3. LPREG electrical characteristics\nParameters Min Typ Max Unit Comments\nPower supply 3.0 3.3 3.6 V\nCurrent Consumption 350 400 μA @ no load\n- 500 650 μA @ full load\nOutput current capacity 100 200 mA DC load current\nOutput voltage @ no load 1.22 1.240 V\nOutput voltage @ full load 1.180 V\nExternal decoupling cap 4.7 μF\n0.05 0.1 Ohms ESR of external cap\n20 mOhms Total PAD+PCB trace\nresistance\nTable continues on the next page...6.2\n6.2.1Nonswitching electrical specifications\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 13\nTable 3. LPREG electrical characteristics\n(continued)\nParameters Min Typ Max Unit Comments\nPSRR with 4.7uF output cap\n@ DC @noload\n@ DC @full load\nWorst case @ any frequency-40\n-35\n-12dB\n6.2.1.3 ULPREG electrical characteristics\nTable 4. ULPREG electrical characteristics\nParameters Min Typ Max Unit Comments\nPower supply 3.0 3.3 3.6 V\nCurrent Consumption 1.88 2.3 2.86 μA @ no load\n- 610 670 μA @ full load\nOutput current capacity 20 mA DC load current\nOutput voltage @ no load 1.175 V\nOutput voltage @ full load 1.125 V\nPSRR with 500 pF output cap -20 dB Worst case at any frequency\nacross corners\n@ DC @noload\n@200KHz @noload\n@ DC @full load\n@200KHz @full load\nWorst case @ any frequency\n@ any load-50\n-37\n-42\n-37\n-15dB\n6.2.1.4 WBREG electrical characteristics\nTable 5. WBREG electrical characteristics\nParameters Min Typ Max Unit Comments\nPower supply 3 3.3 3.6 V -\nCurrent Consumption - 2 5 µA @ no load\n- 2 5 µA @ full load\nOutput current capacity - 1 2 mA DC load current\nOutput voltage @ no load 1.4 1.425 V\nOutput voltage @ full load 1.375 1.398 V\nOutput voltage programmability 1.4 1.4 1.7 V 16 steps of 25\nmV eachVREG electrical specifications\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n14 NXP Semiconductors\n6.2.1.5 External NPN Ballast\nThe internal main regulator requires an external NPN ballast transistor to be connected as\nshown in the following figure as well as an external capacitance to be connected to the\ndevice in order to provide a stable 1.2V digital supply to the device. The HPREG design\nallows for collector voltage lower than VDDREG value. See AN4807 at www.nxp.com .\nNOTE\nTo not overload BCTRL output, collector voltage should appear\nno later than VDDREG / VDD33 (3.3V).\nFigure 3. External NPN Ballast connections\nTable 6. BCTRL OUTPUT specification\nParameter Value Comments\nBCTRL OUTPUT specification 20mA BCTRL driver can not drive more than\n20mA current\nMaximum pin voltage VDDREG-0.5V For Example, VDDREG =3.0V BCTRL\nshould not exceed 2.5V.\nTable 7. Assumptions For calculations\nParameter Value\nVDDREG 3.0V to 3.6V with typical value of 3.3V\nMax DC Collector current 0.85A @85 °C\nEmitter voltage 1.2V to 1.25V\nCollector voltage Equal to VDDREGVREG electrical specifications\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 15\nTable 8. General guidelines for selection of NPN ballast\nSymbol Parameters Value Unit Comments\nHfe Minimum DC\ncurrent gain (Beta)42.5 As BCTRL pin can not drive more than\n20mA Minimum value of beta for a\ncollector current of 0.85A comes out to\nbe 42.5.\nPD (Junction to\nambient)Minimum power\ndissipation @\nTA=85 °C2.04 W Assuming 0.85A collector current with\nCollector voltage of Ballast 3.6V(max)\nwe get VCE= 3.6V-1.2V=2.4V So power\ndissipated is 2.4V*0.85A=2.04W . This\nshould be met for junction to ambient\npower dissipation spec of ballast\nIcmaxDC peak Maximum peak DC\ncollector current0.85 A 1.2A and above capacity device\npreferable\nVBE Maximum voltage\nthat BCTRL pin can\ndrive1.25V for 0.85A @\n85 °CV For a VDDREG of 3.0 V (min.), BCTRL\npin can drive voltage up to VDDREG -\n0.5 V = 2.5 V. Since emitter of ballast is\nfixed at 1.25 V (max) if chosen ballast\ncan supply 0.85 A collector current @ 85\n°C with a base-to-emitter voltage of 1.25\nV or lower, it is suitable for application.\nFt Unity current gain\nFrequency of\nBallast50 MHz\nReducing the collector-to-emitter voltage drop lowers the ballast transistor heat\ndissipation. This can be implemented in two ways:\n1. By introducing series resistor or diode(s) between the collector and VDDREG\n(placed far enough from the transistor for proper cooling)\n2. By connecting the collector to a separate lower-voltage supply\nIn both of the above cases the transistor has to stay away from the deep saturation region;\notherwise, due to significant Hfe degradation, its base current exceeds the BCTRL output\nmaximum value.\nIn general, the transistor must be selected such that its Vce saturation voltage is lower\nthan the expected minimum Collector-Emitter voltage, and at the same time, the base\ncurrent is less than 20 mA for the maximum expected collector current. More information\ncan be found in collateral documentation at http://www.nxp.comVREG electrical specifications\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n16 NXP Semiconductors\nLVD electrical specifications\n6.2.2.1 Main Supply electrical characteristics\nTable 9. LVD_MAIN supply electrical characteristics\nMain Supply LVD\nParametersMin Typ Max Unit Comments\nPower supply 3.0 3.3 3.6 V\nUpper voltage threshold\n(value @27oC)2.76 2.915 V\nLower voltage threshold\n(value @27oC)2.656 2.73 V\nTime constant of RC filter at\nLVD input (0.69*RC)3.3 μs 3.3 V noise rejection at LVD\ncomparator input\n6.2.2.2 LVD DIG characteristics\nTable 10. LVD DIG electrical specifications [HPREG(RUN MODE) and LPREG(STOP\nMODE)]\nLVD DIG\nParametersMin Typ Max Unit Comments\nPower supply 3.0 3.3 3.6 V\nUpper voltage\nthreshold1.135 1.16 1.185 V\nLower voltage\nthreshold1.105 1.13 1.155 V\nTime constant of\nRC filter at LVD\ninput200 ns 1.2V noise rejection at the input of\nLVD comparator\nTable 11. LVD DIG electrical specifications [ULPREG(STANDBY\nMODE)]\nLVD DIG Parameters Min Typ Max Unit Comments\nPower supply 3.0 3.3 3.6 V\nUpper voltage threshold 1.105 1.13 1.155 V\nLower voltage threshold 1.075 1.10 1.125 V\nTime constant of RC filter at\nLVD input200 ns 1.2V noise rejection at the\ninput of LVD comparator6.2.2LVD electrical specifications\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 17\nLDO electrical specifications\n6.2.3.1 LDO_1P1\nTable 12. LDO_1P1 parameters\nSpecification Min Typ Max Unit Comments\nVDDIO 3 3.3 3.6 V IO supply\nVDD1P1_OUT 0.9 1.1 1.2 V Regulator output\nI_out - 150 mA >= 300mV drop out\nRegulator output\nprogramming range0.8 1.1 1.4 V Programmable in\n25mV steps\nBrownout Voltage 0.85 0.94 V\nBrownout offset\nstep0 - 175 mV Programmable in\n25mV steps\nMinimum external\ndecoupling\ncapacitor1 - - µF low ESR\nFor additional information, see the device reference manual.\n6.2.3.2 LDO_2P5\nTable 13. LDO_2P5 parameters\nSpecification Min Typ Max Unit Comments\nVDDIO 3 3.3 3.6 V IO supply\nVDD2P5_OUT 2.3 2.5 2.6 V Regulator output\nI_out - 350 mA @500mV drop out\nRegulator output\nprogramming range2.0 2.5 2.75 V Programmable in\n25mV steps\n[P:][C:] Brownout\nVoltage2.25 2.33 V\nBrownout offset\nstep0 - 175 mV Programmable in\n25mV steps\nMinimum external\ndecoupling\ncapacitor1 - - µF low ESR\nFor additional information, see the reference manual.6.2.3LDO electrical specifications\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n18 NXP Semiconductors\n6.2.3.3 LDO_3P0\nTable 14. LDO_3P0 parameters\nSpecification Min Typ Max Unit Comments\nInput OTG VBUS\nSupply4.4 5.25 V\nInput HOST VBUS\nSupply4.4 5.25 V\nVDD3P0_OUT 2.9 3.0 3.1 V Regulator output at\ndefault setting\nI_out - 50 mA 500 mV drop-out\nvoltage\nRegulator output\nprogramming range2.625 3.4 V Programmable in\n25mV steps\n[P:][C:] Brownout\nVoltage2.75 2.85 V\nBrownout offset\nstep0 - 175 mV Programmable in\n25mV steps\nMinimum external\ndecoupling\ncapacitor1 - - µF low ESR\nNOTE\nThese values are with Anadig_REG_3P0[ENABLE_ILIMIT]=\n0 and Anadig_REG_3P0[ENABLE_LINREG]= 1. It is required\nto set these values before using USB.\n6.2.4 Power consumption operating behaviors\nTable 15. Power consumption operating behaviors\nSymbol Description Typ.1Max.2Unit Notes\nIDD_RUN Run mode current — All functionalities of the chip\navailable400 850 mA\nIDD_WAIT Wait mode high frequency current at 3.3 V ± 10% 80 500 mA 3\nIDD_LPRUN Low-power run mode current at 3.3 V ± 10%,\n24MHz operation, PLL Bypass.13 325 mA 4\nIDD_ULPRUN Ultra-low-power run mode current at 3.3 V ± 10% 12 395 mA 5\nIDD_STOP Stop mode current at 3.3 V ± 10% 7 300 mA 6\nIDD_LPS2 FIRC/IDD_LPS3 FIRC Low power stop 2/low power stop 3 with FIRC\nenabled, current at 3.3 V ± 10%300 1300 uA 7\nIDD_LPS2/IDD_LPS3 Low power stop 2/low power stop 3 with FIRC\ndisabled, current at 3.3 V ± 10%50 875 uA 7\nIDD_VBAT Battery backup mode 5 45 uA 8LDO electrical specifications\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 19\n1.The Typ numbers represent the average value taken from a matrix lot of parts across normal process variation at ambient\ntemperature.\n2.The Max numbers represent the single worst case value taken from a matrix lot of parts across normal process variation at\nmaximum temperature.\n3.CA5, CM4 cores halted\n4.24MHz operation, PLL Bypass\n5.32 kHz /128 kHz operation, PLL Off\n6.Lowest power mode with all power retained, RAM retention and LVD protection.\n7.Standby Mode. 64K and 16K RAM retention. ADCs/DACs optionally power-gated. RTC functional. Wakeup from interrupts.\n8.All supplies OFF, SRTC, 32kXOSC ON, tampers and monitors ON. 128k IRC optionally ON.\n6.2.5 USB PHY current consumption\n6.2.5.1 Power Down Mode\nEverything powered down, including the VBUS valid detectors, typ condition.\nTable 16. USB PHY Current Consumption in Normal Mode\nUSBx_VBUS\n(3.0V)\nAvgVDD33_LDOIN\n(2.5V)\nAvgVDD33_LDOIN\n(1.1V)\nAvg\nCurrent 5.1 μA 1.7 μA <0.5 μA\nNOTE\nThe currents on the 2.5 voltage regulator and 3.0 voltage\nregulator were identified to be the voltage divider circuits in the\nUSB-specific level shifters.\n6.2.6 EMC radiated emissions operating behaviors\nTable 17. EMC radiated emissions operating behaviors\nSymbol Condition1Clocks Frequency\nband 2Level\n(Typ)3Unit\nVEME Device Configuration, test conditions and EM testing\nper standard IEC 61967-2; Supply voltages: VDD= 5.0\nV VDD33 = 3.3 V VDD15 = 1.5 V VDD12 = 1.2 V\nTemp = 25°CFCPU = 396\nMHz FBUS\n= 66 MHz\nExternal\nCrystal = 24\nMHz150 KHz –\n50 MHz22 dBμV\n50 MHz –\n150 MHz24\n150 MHz –\n500 MHz25\n500–1000 20\nIEC level4K —\n1.Measurements were made per IEC 61967-2 while the device was running basic application code.\n2.Measurements were performed on the BGA364 version of the deviceLDO electrical specifications\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n20 NXP Semiconductors\n3.The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from\namong the measured orientations in each frequency range.\n4.IEC Level Maximums: N ≤ 12dBmV, M ≤ 18dBmV, L ≤ 24dBmV, K ≤ 30dBmV, I ≤ 36dBmV, H ≤ 42dBmV\n6.2.7 EMC Radiated Emissions Web Search Procedure boilerplate\nTo find application notes that provide guidance on designing your system to minimize\ninterference from radiated emissions:\n1. Go to www.nxp.com .\n2. Perform a keyword search for “EMC design.”\n6.2.8 Capacitance attributes\nTable 18. Capacitance attributes\nSymbol Description Min. Max. Unit\nCIN_A Input capacitance:\nanalog pins— 7 pF\nCIN_D Input capacitance:\ndigital pins— 7 pF\nI/O parameters\n7.1 GPIO parameters\nTable 19. GPIO DC operating conditions\nSymbol Parameter Min Typ Max Unit\nvddi1Core internal\nsupply voltage1.2 V\novdd I/O output\nsupply voltage3 3.3 3.6 V\n1.This is internally controlled.\nTable 20. GPIO DC Electrical characteristics\nSymbol Parameter Test condition Min Typ Max Unit\nVoh High-level\noutput voltageIoh= -1mA ovdd-0.15 V\nTable continues on the next page...7I/O parameters\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 21\nTable 20. GPIO DC Electrical characteristics (continued)\nSymbol Parameter Test condition Min Typ Max Unit\nVOH/VOL\nvalues are with\nrespect to\nDSE=0011\nVol Low-level output\nvoltageIol= 1mA 0.15 V\nVih 2High-Level DC\ninput voltage0.7*ovdd ovdd V\nVil2Low-Level DC\ninput voltage0 0.3*ovdd V\nVhys Input Hysteresis ovdd=3.3 V 250 mV\nVt+2, 3Schmitt trigger\nVT+0.5*ovdd V\nVt-2, 3Schmitt trigger\nVT-0.5*ovdd V\nIin4Input current (no\npull-up/down)Vin = ovdd or 0 -1 1 uA\nIin_22pu Input current\n(22KOhm PU)Vin = 0 212 uA\nVin = ovdd 1\nIin_47pu Input current\n(47KOhm PU)Vin = 0 100\nVin = ovdd 1\nIin_100pu Input current\n(100KOhm PU)Vin = 0 50\nVin = ovdd 1\nIin_100pd Input current\n(100KOhm PD)Vin = 0 1\nVin = ovdd 50\nR_Keeper Keeper Circuit\nResistanceVin = 0.3 x\nOVDD VI = 0.7 x\nOVDD105 175 Ohm\nIssod Sink current in\nopen drain\nmodeVin = ovdd 7 mA\nIssop Sink/source\ncurrent in Push\nPull modeVin = ovdd 7 mA\n1.For details about Software MUX Pad Control Register DSE bit, see IOMUX Controller chapter of the device reference\nmanual.\n2.To maintain a valid level, the transitioning edge of the input must sustain a constant slew rate (monotonic) from the current\nDC level through to the target DC level, VIL or VIH. Monotonic input transition time is from 0.1ns to 1s. Vil and Vih do not\napply when hysteresis is enabled.\n3.Hysteresis of 250 mV is guaranteed over all operating conditions when hysteresis is enabled.\n4.Typ condition: typ model, 3.3V, and 25°C. Max condition: bcs model, 3.6V, and -40°C. Min condition: wcs model, 3.0V and\n85 °C. These values are for digital IO buffer cells.I/O parameters\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n22 NXP Semiconductors\nTable 21. GPIO AC Electrical Characteristics (3.3V power mode)\nSymbol Parameter Drive strength1Slew\nrateTest conditions Min Max Unit\ntpr IO Output Transition\nTimes (PA1), rise/fallMax 1 1 1 slow\nfast15pF Cload on pad,\ninput edge rate 200ps1.70\n1.041.81\n1.18ns\nHigh 1 0 1 slow\nfast2.30\n1.692.44\n1.79\nMedium 1 0 0 slow\nfast3.07\n2.453.31\n2.61\nLow 0 1 1 slow\nfast5.13\n4.795.44\n5.18\ntpo IO Output\nPropagation Delay\n(PA2), rise/fallMax 1 1 1 slow\nfast15pF Cload on pad,\ninput edge rate 200ps5.01\n3.065.04\n3.10ns\nHigh 1 0 1 slow\nfast5.55\n3.525.68\n3.55\nMedium 1 0 0 slow\nfast6.37\n4.046.67\n4.11\nLow 0 1 1 slow\nfast7.39\n5.547.60\n6.10\ntpv Output Enable to\nOutput Valid Delay,\nrise/fallMax 1 1 1 slow\nfast15pF Cload on pad,\ninput edge rate\n200ps, 0->1, 1->0\npad transitions5.12\n3.185.21\n3.28ns\nHigh 1 0 1 slow\nfast5.72\n3.675.80\n3.71\nMedium 1 0 0 slow\nfast6.55\n4.066.80\n4.09\nLow 0 1 1 slow\nfast7.80\n5.728.19\n6.22\ntpi Input Pad\nPropagation Delay\nrise/fallwithout hysteresis - 150f Cload on, input\nedge rate from pad\n=1.2ns1.06 1.31 ns\nwith hysteresis - 1.22 1.41\n1.The drive strengths are controlled by the DSE bit of the Software MUX Pad Control Register. For details, see IOMUX\nController chapter of the device reference manual.\n7.1.1 Output Buffer Impedance measurement\nTable 22. Output Buffer Average Impedance (3.3V power mode)\nSymbol Parameter Drive strength1Min Typ Max Unit\nRdrv Output driver\nimpedance0 0 1 116 150 220 Ohm\n0 1 0 58 75 110\n0 1 1 39 50 73\nTable continues on the next page...I/O parameters\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 23\nTable 22. Output Buffer Average Impedance (3.3V power mode) (continued)\nSymbol Parameter Drive strength1Min Typ Max Unit\n1 0 0 30 37 58\n1 0 1 24 30 46\n1 1 0\nExtra drive strength20 25 38\n1 1 1 17 20 32\n1.The drive strengths are controlled by the DSE bit of the Software MUX Pad Control Register. For details, see IOMUX\nController chapter of the device reference manual.\n7.2 DDR parameters\nTable 23. DDR operating conditions\nSymbol Parameter Min Typ Max Unit\nvddi Core internal supply voltage 1.16 1.23 1.26 V\novdd I/O output supply voltage\n(DDR3 mode)1.425 1.5 1.575 V\novdd I/O output supply voltage\n(LPDDR2 mode)1.14 1.2 1.26 V\nvdd2p5 I/O PD predriver and level\nshifters supply voltage2.25 2.5 2.75 V\nTable 24. LPDDR2 mode DC Electrical characteristics\nSymbol Parameter Test\nconditionMin Typ Max Unit Notes\nVoh High-level\noutput voltage0.9*ovdd V Note that the\nJEDEC\nLPDDR2\nspecification\n(JESD209_2B\n) supersedes\nany\nspecification\nin this\ndocument.Vol Low-level\noutput voltage0.1*ovdd V\nVref Input\nreference\nvoltage0.49*ovdd 0.5*ovdd 0.51*ovdd V\nVih(dc) DC input high\nvoltageVref+0.13 ovdd V\nVil(dc) DC input low\nvoltageovss Vref-0.13 V\nVih(diff) DC differential\ninput logic\nhigh0.26 Note1V\nVil(diff) DC differential\ninput logic lowNote1-0.26 V\nTable continues on the next page...I/O parameters\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n24 NXP Semiconductors\nTable 24. LPDDR2 mode DC Electrical characteristics (continued)\nSymbol Parameter Test\nconditionMin Typ Max Unit Notes\nIin2Input current\n(no pull-up/\ndown)Vin = ovdd or\n02.5 uA\nTri-state I/O\nsupply\ncurrent2Icc-ovdd Vin = ovdd or\n04\nTri-state\nvdd2p5 supply\ncurrent2Icc-vdd2p5 Vi = vddi or 0 1.5\nTri-state core\nsupply\ncurrent2Icc-vddi 1\nDriver unit\n(240 Ohm)\ncalibration\nresolutionRres 10 Ohm\n1.The single-ended signals need to be within the respective limits (Vih(dc) max, Vil(dc) min) for single-ended signals as well\nas the limitations for overshoot and undershoot.\n2.Typ condition: typ model, 1.2 V, and 25 °C junction. Max condition: bcs model, 1.26V, and -40 °C. Min condition: wcs\nmodel, 1.14V, and Tj 125 °C.\nTable 25. DDR3 mode DC Electrical characteristics\nSymbol Parameter Test\nconditionMin Typ Max Unit Notes\nVoh High-level\noutput voltage0.8*ovdd V Note that the\nJEDEC\nJESD79_3E\nspecification\nsupersedes\nany\nspecification\nin this\ndocumentVol Low-level\noutput voltageIol= 1mA 0.2*ovdd V\nVref Input\nreference\nvoltage0.49*ovdd 0.5*ovdd 0.51*ovdd V\nVih(dc) DC input high\nvoltageVref+0.1 ovdd V\nVil(dc) DC input low\nvoltageovss Vref-0.1 V\nVih(diff) DC differential\ninput logic\nhigh0.2 Note1V\nVil(diff) DC differential\ninput logic lowNote1-0.2 V\nVtt2Termination\nvoltageVin = ovdd or\n00.49*ovdd 0.5*ovdd 0.51*ovdd\nIin3Input current\n(no pullup/\npulldown)Vi = 0 Vi =\novdd3 uA\nTable continues on the next page...I/O parameters\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 25\nTable 25. DDR3 mode DC Electrical characteristics (continued)\nSymbol Parameter Test\nconditionMin Typ Max Unit Notes\nTri-state I/O\nsupply\ncurrent3Icc-ovdd Vin = ovdd or\n05\nTri-state\nvdd2p5 supply\ncurrent3Icc-vdd2p5 Vi = vddi or 0 1.5\nTri-state core\nsupply\ncurrent3Icc-vddi 1\nDriver unit\n(240 Ohm)\ncalibration\nresolutionRres 10 Ohm\n1.The single-ended signals need to be within the respective limits (Vih(dc) max, Vil(dc) min) for single-ended signals as well\nas the limitations for overshoot and undershoot.\n2.Vtt is expected to track ovdd/2.\n3.Typ condition: typ model, 1.5 V, and 25 °C. Max condition: bcs model, 1.575V, and -40 °C. Min condition: wcs model,\n1.425V, and max Tj °C 125 °C junction\nTable 26. LPDDR2 mode AC Electrical characteristics\nSymbol Parameter Test condition Min Max Unit Notes\nVih(ac) AC input logic\nhighVref+0.22 ovdd V Note that the\nJedec LPDDR2\nspecification\n(JESD209-2B)\nsupersedes any\nspecification in\nthis document.Vil(ac) AC input logic\nlowVref-0.22 V\nVidh(ac)1AC differential\ninput high\nvoltage0.44 - V\nVidl(ac)1AC differential\ninput low voltage0.44 V\nVix(ac)2AC differential\ninput crosspoint\nvoltageRelative to\novdd/2-0.12 0.12 V\nVpeak Over/undershoot\npeak0.35 V\nVarea Over/undershoot\narea (above\novdd or below\novss)at 800MHz data\nrate0.3 V*ns\ntsr Single output\nslew rate0.4 2 V/ns\ntskd Skew between\npad rise/fall\nasymmetry +\nskew cased by\nSSN0.2 nsI/O parameters\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n26 NXP Semiconductors\n1.Vid(ac) specifies the input differential voltage |Vtr-Vcp| required for switching, where Vtr is the “true” input signal and Vcp is\nthe “complementary” input signal. The Minimum value is equal to Vih(ac)-Vil(ac).\n2.The typical value of Vix(ac) is expected to be about 0.5*ovdd, and Vix(ac) is expected to track variation of ovdd. Vix(ac)\nindicates the voltage at which differential input signal must cross.\nTable 27. DDR3 mode AC Electrical characteristics\nSymbol Parameter Test condition Min Max Unit Notes\nVih(ac) AC input logic\nhighVref+0.175 ovdd V Note that the\nJEDEC\nJESD79_3E\nspecification\nsupersedes any\nspecification in\nthis documentVil(ac) AC input logic\nlowovss Vref-0.175 V\nVidh(ac)1AC differential\ninput high\nvoltage0.35 - V\nVidl(ac)1AC differential\ninput low voltage0.35 V\nVix(ac)2AC differential\ninput crosspoint\nvoltagerelative to\novdd/2Vref-0.15 Vref+0.15 V\nVpeak Over/undershoot\npeak0.4 V\nVarea Over/undershoot\narea (above\novdd or below\novss)at 800 MHz data\nrate0.5 V*ns\ntsr Single output\nslew rate0.4 2 V/ns\ntskd Skew between\npad rise/fall\nasymmetry +\nskew cased by\nSSN0.2 ns\n1.Vid(ac) specifies the input differential voltage |Vtr-Vcp| required for switching, where Vtr is the “true” input signal and Vcp is\nthe “complementary” input signal. The Minimum value is equal to Vih(ac)-Vil(ac).\n2.The typical value of Vix(ac) is expected to be about 0.5*ovdd, and Vix(ac) is expected to track variation of ovdd. Vix(ac)\nindicates the voltage at which differential input signal must cross.\nPower supplies and sequencing\n8.1 Power sequencing\nTable 28. Power sequencing\nPower Supply (PKG\nLevel)Board Level\nPower NetsParameters Power\nOrderComment\nVBAT VBAT Battery supply in case of LDOIN\nfailsNA\nTable continues on the next page...8Power supplies and sequencing\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 27\nTable 28. Power sequencing (continued)\nPower Supply (PKG\nLevel)Board Level\nPower NetsParameters Power\nOrderComment\nVDD33_LDOIN VDD33 LDO input supply (LDO1P1,\nLDO2P5, LDO1P1_RTC)1 VDD33_LDOIN,VDDREG and\nVDD33 should come from a\ncommon supply source\n(represented as 3.3V SMPS in\nthe Figure 4 )VDDREG VDD33 Device PMU regulator and\nExternal ballast supply1\nVDD33 VDD33 GPIO 3.3V IO supply, LCD Supply 1\nSDRAMC_VDD1P5 SDRAMC_VDD1P5 1.2/1.5 DDR Main IO supply NA In case the Ballast transistor’s\ncollector is connected to the\n1.5V DRAM supply (instead of\nthe 3.3V supply), turn this\n1.5V supply on before turning\non the 3.3V.\nVDDA33_ADC VDDA33_ADC 3.3V supply for ADC, DAC and IO\nsegment1\nVREFH_ADC VREFH_ADC High Reference of ADC, DAC 1\nVDDA33_AFE VDDA33_AFE 3.3V supply of AFE (Video ADC) 1\nVDD12_AFE VDD 1.2V supply for AFE (Video ADC) 2\nFA_VDD VDD Shorted with VDD at Board Level\nin 364BGA (Test pin only)NA\nVDD VDD 1.2V core supply from External\nballast2\nUSB0_VBUS 1 USB_VBUS VBUS supply for USB NA\nUSB1_VBUS 2 USB_VBUS VBUS supply for USB NA\n1.Power sequencing of USB0_VBUS is independent of any other power supply.\n2.Power sequencing of USB1_VBUS is independent of any other power supply.\nNOTE\nNA stands for no sequencing needs, for example, the supply\ncan come in any order.\nNOTE\nAll supplies grouped together e.g. 1,2, others. These have no\npower sequencing restriction in between them.\nNOTE\nIf none of the SDRAMC pins are connected on the board, the\nSDRAMC supply could be left floating.\nNOTE\nAt power up, 1.2V supply will follow 3.3V supply. At power\ndown, it should be checked that 1.2V falls before 3.3V.\nNOTE\nThe standby current on USBx_VBUS is 300 - 500 uA. This is\nwell below the 2.5 mA limit set by the USB 2.0 specification.Power supplies and sequencing\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n28 NXP Semiconductors\nThis supply will be ON for applications that need to monitor the\nUSB bus during standby. This supply can be turned-off during\nstandby in applications that cannot tolerate the standby current\nand do not monitor the USB bus.\n8.2 Power supply\n3.3VHPREG\nLPREG\nULPREG48KGPIO\'s16K\nPD0VDDA33_AFE\nVideoADC\nPD1BCTRLVDD\n4.7uF10uF\nLDO2P5 USB 0/1 PHY\nPLLsCOIN\ncell\nBattery supply\n(See note)SNVS\nLDOLDO3P0\nUSB0_VBUS (5V)\nUSB1_VBUS (5V)DECAP_V25_LDO_OUTSNVS_IO LDO1P1\nSNVSDECAP_V11_LDO_OUTDDR IO \nPLLs\nUSB_DCAPVDDA33_ADC\nVREFH_ADC12-bit SAR\nADC x 2DAC x 2VDDREG\nVDD33_LDOIN\nVDD33VDD\nWBREG\neFUSEWELL\nSDRAMC_VDD2P51 .5V/1 .2V DDR Supply\nSDRAMC_VDD1P5*\nFigure 4. Power supply\nNOTE\nVBAT is the battery supply. If not required, then VBAT should\nbe tied to VDDREG.Power supplies and sequencing\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 29\nNOTE\nWBREG is the Well Bias Regulator. Supplies PD1 WELL\nduring well bias modes.\n8.3 Absolute maximum ratings\nNOTE\nThese are the values above which device can get damaged.\nRefer to the recommended operating conditions table for\nintended use case values\nTable 29. Absolute maximum ratings\nSymbol Parameters Min Max Unit\nUSB0_VBUS VBUS supply for USB - 5.25 V\nUSB1_VBUS VBUS supply for USB - 5.25 V\nUSB_DCAP USB LDO 5V->3.3V Outpu -0.3 3.6 V\nUSB0_DP USBx data line input voltage -0.3 3.6 V\nUSB0_DN\nUSB1_DP\nUSB1_DN\nVBAT Battery supply in case of LDOIN\nfails-0.3 3.6 V\nVDD33_LDOIN LDO input supply -0.3 3.6 V\nDECAP_V11_LDO_OUT LDO 3.3V -> 1.1V Output -0.3 1.3 V\nDECAP_V25_LDO_OUT LDO 3.3V -> 2.5 Output for PLL,\nDDR, EFUSE-0.3 3.6 V\nVDD33 GPIO 3.3V IO supply -0.3 3.6 V\nVDDREG Device PMU regulator and\nExternal ballast supply-0.3 3.6 V\nVDDA33_ADC 3.3V supply for ADC, DAC and IO\nsegment-0.3 3.6 V\nVREFH_ADC 3.3V supply of AFE (Video ADC) -0.3 3.6 V\nVDDA33_AFE 3.3V supply of AFE (Video ADC) -0.3 3.6 V\nVDD12_AFE 1.2V supply for AFE (Video ADC) -0.3 1.3 V\nFA_VDD Test purpose only -0.3 1.3 V\nVDD 1.2V core supply -0.3 1.3 V\nSDRAMC_VDD1P5 1.2/1.5 DDR Main IO supply -0.3 1.975 V\nSDRAMC_VDD2P5 2.5V DDR pre-drive supply\nDD2P5_LDO_OUT-0.3 3.6 VPower supplies and sequencing\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n30 NXP Semiconductors\n8.4 Recommended operating conditions\nTable 30. Recommended operating conditions\nSymbol Parameters Conditions Min Typ Max Unit\nUSB0_VBUS VBUS supply for USB\nw.r.t USB0_GND4.4 5 5.25 V\nUSB1_VBUS VBUS supply for USB\nw.r.t USB1_GND4.4 5 5.25 V\nUSB_DCAP USB LDO 5V->3 V\nOutputExternal DCAP (10uF\ntermination for\nUSBREG)3 V\nVBAT Battery supply in case\nof LDOIN failsExternal CAP 0.1uF 2.4 3.3 3.6 V\nVDD33_LDOIN LDO input supply 3 3.3 3.6 V\nDECAP_V11_LDO_OU\nTLDO 3.3V -> 1.1V\nOutputRecommended\nExternal DCAP:\n1uF(Min) 10uF (Max)1.1 V\nDECAP_V25_LDO_OU\nTLDO 3.3V -> 2.5 Output\nfor PLL, DDR pre-\ndriver, EFUSERecommended\nExternal DCAP:\n1uF(Min) 10uF (Max)2.5 V\nVDD33 GPIO 3.3V IO supply External CAP (10uF) 3 3.3 3.6 V\nVDDREG Device PMU regulator\nand External ballast\nsupplyExternal CAP (10uF) 3 3.3 3.6 V\nVDDA33_ADC 3.3V supply for ADC,\nDAC and IO segmentExternal CAP (10uF) 3 3.3 3.6 V\nVREFH_ADC High reference voltage\nfor ADC and DACRelation with\nVDDDA33_ADC (1uF)2.5 3.3 VDDA33_\nADCV\nVREFL_ADC Low reference voltage\nfor ADC and DACExternal CAP (10uF) 0 V\nVDDA33_AFE 3.3V supply of AFE\n(Video ADC)External CAP 10uF 3 3.3 3.6 V\nVDD12_AFE 1.2V supply for AFE\n(Video ADC)1.16 1.23 1.26 V\nFA_VDD For testing purpose\nonly should be shorted\nto VDD on board.1.16 1.23 1.26 V\nVDD11.2V core supply 4.7uF with a low ESR\nvalue (100 milliohms)1.16 1.23 1.26 V\nUSB0_GND Ground supply for USB 0 V\nUSB1_GND Ground supply for USB 0 V\nVSS_KEL0 USB LDO ground\noutput0 V\nVSS VSS ground 0 V\nVSSA33_ADC Ground supply for ADC,\nDAC and IO segment0 V\nTable continues on the next page...Power supplies and sequencing\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 31\nTable 30. Recommended operating conditions (continued)\nSymbol Parameters Conditions Min Typ Max Unit\nVSSA33_AFE Ground supply of AFE\n(Video ADC)0 V\nVSS12_AFE Ground supply for AFE\n(Video ADC)0 V\nSDRAMC_VDD1P5 LPDDR2 External CAP 10uF 1.142 1.2 1.26 V\nSDRAMC_VDD1P5 DDR3 External CAP 10uF 1.425 1.5 1.575 V\nSDRAMC_VDD2P5 2.5V DDR pre-drive\nsupply\nDD2P5_LDO_OUTExternal CAP 10uF 2.25 2.5 2.75 V\n- Maximum power supply\nramp rate (Slew limit for\npower-up)- 0.1 V/us\n1.For customer applications, this is governed by ballast output which is controlled by the device and appropriate voltage\nranges are maintained.\n8.5 Recommended Connections for Unused Analog Interfaces\nNOTE\nThere are two options to handle unused power pins:\n1. Connect all unused supplies to their respective voltage. To\nsave the power, do not enable the module and/or do not\nenable clock gate to the module.\n2. Keep all unused supplies floating.\nIf pin is shared by several peripheral, then all peripherals\nconnected to multiplexer have to be powered. For example: if\npin is shared by GPIO and ADC input and GPIO functionality\nis used, then ADC has to be powered due to internal structure of\nthe multiplexer. Keep unused input signals grounded if power\npins are powered. Keep unused input signals floating if power\npins are floating. Keep unused output signals floating.\nModule Name Recommendation if Unused\nADC VDDA33_ADC 3.3V or float (Note: Powers both ADC\nand DAC)\nVREFH_ADC, VREFL_ADC VREFH_ADC same as VDDA33_ADC\nVREFL_ADC ground or float\nADC0SE8, ADC0SE9, ADC1SE8,\nADC1SE9Ground or float\nCCM LVDS0P, LVDS0N Float\nDAC DACO0, DACO1 Float\nTable continues on the next page...Power supplies and sequencing\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n32 NXP Semiconductors\nModule Name Recommendation if Unused\nUSB USB_DCAP, USB0_VBUS,\nUSB1_VBUSConnect USBx_VBUS and USB_DCAP\ntogether and tie to ground through a 10K\nohm resistor. Do NOT tie directly to\nground, latch-up risk.\nUSB0_GND, USB1_GND Ground\nUSB0_VBUS_DETECT,\nUSB1_VBUS_DETECTFloat\nUSB0_DM, USB0_DP, USB1_DM,\nUSB1_DPFloat\nVideo ADC VDDA33_AFE 3.3V or Float\nVDD12_AFE 1.2V or Float\nVADC_AFE_BANDGAP Float\nVADCSE0, VADCSE1, VADCSE2,\nVADCSE3Ground or Float\nPeripheral operating requirements and behaviours\nAnalog\n9.1.1 12-bit ADC electrical characteristics\n9.1.1.1 12-bit ADC operating conditions\nTable 31. 12-bit ADC Operating Conditions\nCharacteristic Conditions Symb Min Typ\n1Max Unit Comment\nSupply voltage Absolute VDDAD 2.5 - 3.6 V -\nDelta to V DDAD  (VDD-\nVDDAD), 2ΔVDDAD -100 0 100 mV -\nGround voltage Delta to V SSAD (VSS-\nVSSAD)2ΔVSSAD -100 0 100 mV -\nRef Voltage High - VREFH 1.5 VDDAD VDDAD V -\nRef Voltage Low - VREFL VSSAD VSSAD VSSAD V -\nInput Voltage - VADIN VREFL - VREFH V -\nInput Capacitance 8/10/12 bit modes CADIN - 1.5 2 pF -\nInput Resistance ADLPC=0, ADHSC=1 RADIN - 5 7 kohms -\nADLPC=0, ADHSC=0 - 12.5 15 kohms -\nADLPC=1, ADHSC=0 - 25 30 kohms -\nTable continues on the next page...9\n9.1Peripheral operating requirements and behaviours\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 33\nTable 31. 12-bit ADC Operating Conditions (continued)\nCharacteristic Conditions Symb Min Typ\n1Max Unit Comment\nAnalog Source\nResistance12 bit mode f ADCK =\n40MHz ADLSMP=0,\nADSTS=10, ADHSC=1RAS - - 1 kohms Tsamp=150\nns\nRAS depends on Sample Time Setting (ADLSMP, ADSTS) and ADC Power Mode (ADHSC, ADLPC). See charts for Minimum\nSample Time vs R AS\nADC Conversion Clock\nFrequencyADLPC=0, ADHSC=1\n12 bit modefADCK 4 - 40 MHz -\nADLPC=0, ADHSC=0\n12 bit mode4 - 30 MHz -\nADLPC=1, ADHSC=0\n12 bit mode4 - 20 MHz -\n1.Typical values assume VDDAD = 3.3 V, Temp = 25°C, f ADCK=20 MHz unless otherwise stated. Typical values are for\nreference only and are not tested in production.\n2.DC potential difference\n+RADINPad\nleakage\ndue to\ninput\nprotection\nVADIN\n–+\n–ZAS\nCAS VASRASSimplified input pin\nequivalent circuit\nRADIN\nInput pinRADIN\nInput pinRADIN\nInput pin\nCADINADC SAR\nengineSimplified channel\nselect circuitZADIN\nFigure 5. 12-bit ADC Input Impedance Equivalency DiagramAnalog\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n34 NXP Semiconductors\n9.1.1.2 12-bit ADC characteristics\nTable 32. 12-bit ADC Characteristics (V REFH = V DDAD , VREFL = V SSAD)\nCharacteristic Conditions1Symb Min Typ 2Max Unit Comment\nSupply Current ADLPC=1, ADHSC=0 IDDAD 250 µA ADLSMP=0\nADSTS=10 ADCO=1ADLPC=0, ADHSC=0 350\nADLPC=0, ADHSC=1 400\nSupply Current Stop, Reset, Module\nOffIDDAD 0.01 0.8 µA\nADC Asynchronous\nClock SourceADHSC=0 fADACK 10 MHz tADACK = 1/f ADACK\nADHSC=1 20\nSample Cycles ADLSMP=0,\nADSTS=00Csamp 2 cycles\nADLSMP=0,\nADSTS=014\nADLSMP=0,\nADSTS=106\nADLSMP=0,\nADSTS=118\nADLSMP=1,\nADSTS=0012\nADLSMP=1,\nADSTS=0116\nADLSMP=1,\nADSTS=1020\nADLSMP=1,\nADSTS=1124\nConversion Cycles ADLSMP=0\nADSTS=00Cconv 28 cycles\nADLSMP=0\nADSTS=0130\nADLSMP=0\nADSTS=1032\nADLSMP=0\nADSTS=1134\nADLSMP=1\nADSTS=0038\nADLSMP=1\nADSTS=0142\nADLSMP=1\nADSTS=1046\nADLSMP=1,\nADSTS=1150\nConversion Time ADLSMP=0\nADSTS=00Tconv 0.7 µs Fadc=40 MHz\nADLSMP=0\nADSTS=010.75\nTable continues on the next page...Analog\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 35\nTable 32. 12-bit ADC Characteristics (V REFH = V DDAD , VREFL = V SSAD) (continued)\nCharacteristic Conditions1Symb Min Typ 2Max Unit Comment\nADLSMP=0\nADSTS=100.8\nADLSMP=0\nADSTS=110.85\nADLSMP=1\nADSTS=000.95\nADLSMP=1\nADSTS=011.05\nADLSMP=1\nADSTS=101.15\nADLSMP=1,\nADSTS=111.25\nTotal Unadjusted\nError12 bit mode TUE -2 - +5 LSB3With Max Averaging\n10 bit mode -0.5 - +2\n8 bit mode -0.25 - +1.5\nDifferential Non-\nLinearity12 bit mode DNL - ±0.6 ±1.5 LSB3Waiting for histogram\nmethod confirmation10bit mode - ±0.5 ±1\n8 bit mode - ±0.25 ±0.5\nIntegral Non-Linearity 12 bit mode INL - ±2 ±4 LSB3Waiting for histogram\nmethod confirmation10bit mode - ±1 ±2\n8 bit mode - ±0.5 ±1\nZero-Scale Error 12 bit mode EZS - +1.0 ±1.6 LSB3VADIN = V REFL With\nMax Averaging10bit mode - ±0.4 ±0.8\n8 bit mode - ±0.1 ±0.4\nFull-Scale Error 12 bit mode EFS - ±2 ±3.5 LSB3VADIN = V REFH With\nMax Averaging10bit mode - ±0.5 ±1\n8 bit mode - ±0.25 ±0.75\nQuantization Error 12 bit mode EQ - ±1 to 0 LSB3\n10bit mode - ±0.5\n8 bit mode - ±0.5\nEffective Number of\nBits12 bit mode ENOB 10.1 10.7 - Bits Fin = 100Hz\nSignal to Noise plus\nDistortionSee ENOB SINAD SINAD = 6.02 x ENOB + 1.76 dB\nInput Leakage Error all modes EIL IIn x RAS mV IIn = 400 nA leakage\ncurrent\nTemperature Sensor\nSlopeAcross the full\ntemperature range of\nthe devicem -- 1.84 -- mV/°C\nTemperature Sensor\nVoltage25°C VTEMP25 - 696 - mV\n1.All accuracy numbers assume the ADC is calibrated with V REFH=VDDAD\n2.Typical values assume V DDAD  = 3.3 V, Temp = 25°C, F adck=20 MHz unless otherwise stated. Typical values are for\nreference only and are not tested in production.Analog\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n36 NXP Semiconductors\n3.1 LSB = (V REFH - VREFL)/2N\nNOTE\nThe ADC electrical spec would be met with the calibration\nenabled configuration.\nFigure 6. Minimum Sample Time Vs Ras (Cas = 2pF)\nFigure 7. Minimum Sample Time Vs Ras (Cas = 5pF)Analog\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 37\nFigure 8. Minimum Sample Time Vs Ras (Cas = 10pF)\n9.1.2 12-bit DAC electrical characteristics\n9.1.2.1 12-bit DAC operating requirements\nTable 33. 12-bit DAC operating requirements\nSymbol Desciption Min. Typ Max. Unit Notes\nVDDA33_ADC Supply voltage 3.0 3.3 3.6 V\nVREFH_ADC Reference voltage 2.5 3.3 VDDA33_\nADCV 1\nCL Output load capacitance — 100 pF 2\nIL Output load current — 1 mA\n1.User will need to set up DACx_STATCTRL [DACRFS]=1 to select the valid VREFH_ADC reference. When\nDACx_STATCTRL [DACRFS]=0, the DAC reference is connected to an internal ground node and is not a valid voltage\nreference. Note that the DAC and ADC share the VREFH_ADC reference simultaneously. )\n2.A small load capacitance (47 pF) can improve the bandwidth performance of the DAC\n9.1.2.2 12-bit DAC operating behaviors\nTable 34. 12-bit DAC operating behaviors\nSymbol Description Min. Typ. Max. Unit Notes\nIDDA_DACL\nPSupply current — low-power mode — — 100 μA\nIDDA_DACH\nPSupply current — high-power mode — — 500 μA\ntDACLP Full-scale settling time (0x080 to 0xF7F) —\nlow-power mode— 10 15 μs 1\nTable continues on the next page...Analog\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n38 NXP Semiconductors\nTable 34. 12-bit DAC operating behaviors (continued)\nSymbol Description Min. Typ. Max. Unit Notes\ntDACHP Full-scale settling time (0x080 to 0xF7F) —\nhigh-power mode— 3 5 μs 1\ntCCDACLP Code-to-code settling time (0xBF8 to 0xC08) μs 1\nlow-power mode — 5 —\nhigh-power mode — 1 —\nVdacoutl DAC output voltage range low — high-speed\nmode, no load, DAC set to 0x000— — 100 mV\nVdacouth DAC output voltage range high — high-\nspeed mode, no load, DAC set to 0xFFFVDACR\n−100— VDACR mV\nINL Integral non-linearity error — high speed\nmode— — ±8 LSB 2\nDNL Differential non-linearity error — V DACR  =\nVREF_OUT— — ±1 LSB 3\nVOFFSET Offset error — ±0.4 ±0.8 %FSR 4\nEG Gain error — ±0.1 ±0.6 %FSR 4\nPSRR Power supply rejection ratio, V DDA =3 V, T =\n25 C70 dB\nTCO Temperature coefficient offset voltage — 3.7 — μV/C 5\nTGE Temperature coefficient gain error — 0.000421 — %FSR/C\nAC Offset aging coefficient — — 100 μV/yr\nRop Output resistance load = 3 kΩ — — 250 Ω\nSR Slew rate -80h → F7Fh → 80h    V/μs\nHigh power (SP HP) 1.7 3\nLow power (SP LP) 0.3 0.6\nCT Channel to channel cross talk — 70 dB\n1.Settling within ±1 LSB\n2.The INL is measured for 0+100mV to V DACR −100 mV\n3.The DNL is measured for 0+100mV to V DACR −100 mV\n4.Calculated by a best fit curve from V SS+100 mV to V DACR −100 mV\n5.VDDA = 3.3 V, reference select set for VDDA (DACx_CO:DACRFS = 1), high power mode (DACx_C0:LPEN = 0), DAC set\nto 0x800, Temp range from -40 °C to 85 °CAnalog\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 39\nFigure 9. INL error vs. digital codeAnalog\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n40 NXP Semiconductors\nFigure 10. DNL error vs. digital codeAnalog\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 41\nFigure 11. Offset at half scale vs. temperature\n9.1.3 VideoADC Specifications\nThis section describes the electrical specification and characteristics of the VideoADC\nAnalog Front End.\nTable 35. VideoADC Specifications\nSymbol Description Min. Typ. Max. Unit Notes\nVDDA33_AFE Supply voltage 3.0 3.3 3.6 V —\nSupply current — — 41 mA —\nVDDA12_AFE Supply voltage 1.1 1.2 1.26 V —\nSupply current — — 14 mA —\nVin Input signal voltage range  \n00.5  \n1.4 \nV—\nExternal AC coupling 10 47 nF The external AC coupling\ncapacitance cannot be too large.\nTable continues on the next page...Analog\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n42 NXP Semiconductors\nTable 35. VideoADC Specifications (continued)\nSymbol Description Min. Typ. Max. Unit Notes\nVBG Bandgap voltage — 0.6 — V Bandgap voltage on\nVADC_AFE_BANDGAP pin. Pin\nshould be decoupled with a 100nF\ncapacitor\nMux,\nClamp\nand\nFilterControl\nInterface\nADC CorrectionVADCSE0\nVADCSE1\nVADCSE2\nVADCSE3Band GapVADC_AFE_BANDGAPVDDA33_AFE VSSA33_AFE\n100nF\n(See notes)VDD12_AFE VSS12_AFE\n100nF\n(See notes)\nTo Video\nDecoder100nF\n47nF\n47nF\n47nF\n47nF\nFigure 12. VideoADC supply scheme\nFigure 13. VideoADC supply decouplingAnalog\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 43\nNOTE\nVideoADC 3.3V and 1.2V power supply pins should be\ndecoupled to their respective grounds using low-ESR 100nF\ncapacitors\nNOTE\nIf possible, avoid using switched voltage regulators for the AFE\npower domains. Use linear voltage regulators instead.\nNOTE\nThe 3.3V and 1.2V power domains should be separated from\nother circuitry on the board by inductors/beads to filter out high\nfrequency noise.\nDisplay and Video interfaces\nDCU Switching Specifications\n9.2.1.1 Interface to TFT panels (DCU0/1)\nThis section provides the LCD interface timing for a generic active matrix color TFT\npanel. In the figure below, signals are shown with positive polarity. The sequence of\nevents for active matrix interface timing:\n• PCLK latches data into the panel on its positive edge (when positive polarity is\nselected). In active mode, PCLK runs continuously. This signal frequency could be\nfrom 5 to 66 MHz depending on the panel type.\n• HSYNC causes the panel to start a new line. It always encompasses at least one\nPCLK pulse.\n• VSYNC causes the panel to start a new frame. It always encompasses at least one\nHSYNC pulse.\n• DE acts like an output enable signal to the LCD panel. This output enables the data\nto be shifted onto the display. When disabled, the data is invalid and the trace is off.\nFigure 14. TFT LCD interface timing overview 19.2\n9.2.1\n1. In the figure, LD[23:0]” signal is “line data,” an aggregation of the DCU’s RGB signals—R[0:7], G[0:7] and B[0:7].Display and Video interfaces\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n44 NXP Semiconductors\nVSYNC\nHSYNC\nDE\nLD[23:0]PCLKm-1 m 1 2 3HSYNC LINE 1 LINE 2 LINE 3 LINE 4 LINE nLINE\nn-1\n9.2.1.2 Interface to TFT LCD Panels—Pixel Level Timings\nThis section provides the horizontal timing (timing of one line), including both the\nhorizontal sync pulse and data. All parameters shown in the figure below are\nprogrammable. This timing diagram corresponds to positive polarity of the PCLK signal\n(meaning the data and sync signals change on the rising edge) and active-high polarity of\nthe HSYNC, VSYNC and DE signals. The user can select the polarity of the HSYNC and\nVSYNC signals via the SYN_POL register, whether active-high or active-low. The\ndefault is active-high. The DE signal is always active-high. Pixel clock inversion and a\nflexible programmable pixel clock delay are also supported. They are programmed via\nthe clock divide . The DELTA_X and DELTA_Y parameters are programmed via the\nDISP_SIZE register. The PW_H, BP_H and FP_H parameters are programmed via the\nHSYN PARA register. The PW_V, BP_V and FP_V parameters are programmed via the\nVSYN_PARA register.\nTable 36. LCD interface timing parameters—horizontal and vertical\nSymbol Characteristic Unit\ntPCP Display pixel clock period 11.2 ns\ntPWH HSYNC pulse width PW_H * t PCP ns\ntBPH HSYNC back porch width BP_H * t PCP ns\ntFPH HSYNC front porch width FP_H * t PCP ns\ntSW Screen width DELTA_X * t PCP ns\ntHSP HSYNC (line) period (PW_H + BP_H + FP_H + DELTA_X ) * t PCP ns\ntPWV VSYNC pulse width PWV * t HSP ns\ntBPV VSYNC back porch width BP_V * t HSP ns\ntFPV VSYNC front porch width FP_V * t HSP ns\ntSH Screen height DELTA_Y * t HSP ns\ntVSP VSYNC (frame) period (PW_V + BP_V + FP_V + DELTA_Y ) * t HSP nsDCU Switching Specifications\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 45\nLD[23:0]\nDELTA_X1 2 3 Invalid Data Invalid DataPCLKtPCPtPWHtHSP\ntBPH tSW tFPH\nHSYNC\nDEStart\nof line\nFigure 15. Horizontal sync timing\nLD[23:0]\n(Line Data)\nDELTA_Y1 2 3 Invalid Data Invalid DatatHCPtPWVtVSP\ntBPV tSH tFPV\nHSYNCHSYNC\nDEStart of\nFrame\nFigure 16. Vertical sync pulse\n9.2.1.3 Interface to TFT LCD panels—access level\nThis section provides the access level timing parameters of the LCD interface.\nTable 37. LCD Interface Timing Parameters 1, 2, 3—Access Level\nSymbol Description Min Max Unit\ntCKP Pixel Clock Period 11.2 _ ns\ntDVTFT interface data valid after pixel clock _ 4.4 ns\ntDVTFT interface HSYNC valid after pixel clock _ 4.4 ns\ntDVTFT interface VSYNC valid after pixel clock _ 4.4 ns\ntDVTFT interface DE valid after pixel clock _ 4.4 ns\ntHOTFT interface output hold time for data and control bits 0 _ ns\nRelative skew between the data bits _ 4.4 ns\n1.The characteristics in this table are based on the assumption that data is output at +ve edge and displays latch data on -ve\nedg6DCU Switching Specifications\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n46 NXP Semiconductors\n2.Intra bit skew is less than 2 ns\n3.Load CL = 50 pf\ntHO\ntDV\nFigure 17. LCD Interface Timing Parameters—Access Level\n9.2.2 Video Input Unit timing\nThis section provides the timing parameters of the Video Input Unit (VIU) interface.\nThese are the clocking requirements of the VIU interface:\n• The platform bus clock must be 2.5x pixel clock\n• If the VIU3 does 2x horizontal upscaling, the ratio must be 3xDCU Switching Specifications\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 47\ntHO tSU\ntHO tSU\nFigure 18. VIU Timing Parameters\nTable 38. VIU Timing Parameters\nSymbol Characteristic Min Value Max Value Unit\nfPIX_CK VIU pixel clock frequency _ 64 MHz\ntDSU VIU data setup time 4 _ ns\ntDHD VIU data hold time 1 _ ns\n9.2.3 LCD driver electrical characteristics\nThis section provides LCD driver electrical specification at V DD33 = 3.3 V ± 10%.\nTable 39. LCD driver specifications\nSymbol Parameter Min Typical Max Unit\nVLCD Voltage on VLCD (LCD supply) pin with\nrespect to VSS0 VDD33 +\n0.3V\nZBP/FP LCD output impedance\n(BP[n-1:0],FP[m-1:0]) for output levels\nVDDE, VSS_ _ 5.0 KΩ\nIBP/FP LCD output current (BP[n-1:0],FP[m-1:0]) for\noutputs charge/discharge voltage levels\nVDDE2/3, VDDE1/2, VDDE/3)1_ 25 _ µA\n1.With PWR=10, BSTEN=0, and BSTAO=0DCU Switching Specifications\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n48 NXP Semiconductors\nEthernet specifications\n9.3.1 Ethernet Switching Specifications\nThe following timing specs are defined at the chip I/O pin and must be translated\nappropriately to arrive at timing specs/constraints for the physical interface. All Ethernet\nsignals use pad type pad_fsr. The timing specifications described i the section assume a\npad slew rate setting of 11 and a load of 50 pF2.\n9.3.2 Receive and Transmit signal timing specifications\nThis section provides timing specs that meet the requirements for RMII interfaces for a\nrange of transceiver devices.\nTable 40. Receive signal timing for RMII interfaces\nCharacteristic RMII Mode Unit\nMin Max\n— EXTAL frequency (RMII input clock RMII_CLK) — 50 MHz\nE3, E7 RMII_CLK pulse width high 35% 65% RMII_CLK period\nE4, E8 RMII_CLK pulse width low 35% 65% RMII_CLK period\nE1 RXD[1:0], CVS_DV, RXER to RMII_CLK setup 4 — ns\nE2 RMII_CLK to RXD[1:0], CRS_DV, RXER hold 2 — ns\nE6 RMII_CLK to TXD[1:0], TXEN valid — 14 ns\nE5 RMII_CLK to TXD[1:0], TXEN invalid 4 — ns\nFigure 19. RMII receive signal timing diagram9.3\n2. These timing parameters are specified assuming maximum operating frequency and the fastest pad slew rate setting (11).\nWhen operating this interface at lower frequencies, increase the slew rate by using the 10, 01, or 00 setting to increase\nedge rise and fall times, thus reducing EMI.Ethernet specifications\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 49\nFigure 20. RMII transmit signal timing diagram\nNOTE\nSee the most current device errata document when using the\ninternally generated RXCLK and TXCLK clocks.\ntCYC\ntH tStPWH\nRX_CLK\n(Input)\nRXDn,\nRX_DV,\nRX_ER\n(Input)\n(n = 0-3)\nFigure 21. MII receive signal timing diagram\nTable 41. Receive signal timing for MII interfaces\nCharacteristic MII Mode Unit\nMin Typ Max\nRX_CLK clock period (100/10 MBPS) tCYC 40/400 ns\nRX_CLK duty cycle, t PWH/tCYC 45 50 55 %\nInput setup time before RX_CLK tS 5 ns\nInput setup time after RX_CLK tH 5 ns\n9.3.3 Receive and Transmit signal timing specifications for MII\ninterfaces\nThis section provides timing specs that meet the requirements for MII interfaces for a\nrange of transceiver devices.Ethernet specifications\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n50 NXP Semiconductors\ntCYC\ntH tStPWH\nRX_CLK\n(Input)\nRXDn,\nRX_DV,\nRX_ER\n(Input)\n(n = 0-3)\nFigure 22. MII receive signal timing diagram\nTable 42. Receive signal timing for MII interfaces\nCharacteristic MII Mode Unit\nMin Typ Max\nRX_CLK clock period (100/10 MBPS) tCYC 40/400 ns\nRX_CLK duty cycle, t PWH/tCYC 45 50 55 %\nInput setup time before RX_CLK ts 5 ns\nInput hold time after RX_CLK th 5 ns\ntCYC\ntDtPWH\nTX_CLK\n(Input)\nTXDn,\nTX_EN,\nTX_ER\n(Output)\nNote: Device pins applicable to MII interface are applicable to TMII interface,\nand operates at 50 MHz reference clock.\nFigure 23. MII transmit signal timing diagram\nTable 43. Transmit signal timing for MII interfaces\nCharacteristic MII Mode Unit\nMin Typ Max\nTX_CLK clock period (100/10 MBPS) tCYC 40/400 ns\nTX_CLK duty cycle, t PWH/tCYC 45 50 55 %\nOut delay from TX_CLK tD 2 25 nsEthernet specifications\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 51\nAudio interfaces\n9.4.1 Enhanced Serial Audio Interface (ESAI) Timing Parameters\nThe ESAI consists of independent transmitter and receiver sections, each section with its\nown clock generator. The following table shows the interface timing values.\nTable 44. Enhanced Serial Audio Interface (ESAI) Timing\nNo Characteristics Symbol Min Max Condition1Unit\n1 Clock cycle2tSSICC 30.0\n(4 × T c)—\n—master ns\n2 Clock high period:\n• master\n• slave—\n—6\n(2 × T c −\n9.0)\n15\n(2 × T c)—\n——\n—ns\n3 Clock low period:\n• master\n• slave—\n—6 (2 × T c −\n9.0)\n15 (2 × T c)—\n——\n—ns\n4 FSR Input and Data Input setup time before SCKR\n(SCK in synchronous mode) falling edge—\n—6\n15—\n—Slave\nMasterns\n5 FSR Input and Data Input hold time after SCKR\nfalling edge—\n—2\n0—\n—Slave\nMasterns\n6 SCKT rising edge to FST out and Data out valid —\n——\n—15\n6Slave\nMasterns\n7 SCKT rising edge to FST out and Data out hold —\n——\n—0\n0Slave\nMasterns\n8 FST input setup time before SCKT falling edge —\n—6\n15—\n—Slave\nMasterns\n9 FST input hold time after SCKT falling edge —\n—2\n0—\n—Slave\nMasterns\n10 HCKR/HCKT clock cycle — 15\n(2 x T C)— — ns\n11 HCKT input rising edge to SCKT output — — 18.0 — ns\n12 HCKR input rising edge to SCKR output — — 18.0 — ns\n1.SCKT(SCKT pin) = transmit clock SCKR(SCKR pin) = receive clock FST(FST pin) = transmit frame sync FSR(FSR pin) =\nreceive frame sync HCKT(HCKT pin) = transmit high frequency clock HCKR(HCKR pin) = receive high frequency clock\n2.For the internal clock, the external clock cycle is defined by Icyc and the ESAI control register.9.4Audio interfaces\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n52 NXP Semiconductors\n321\n6\n9\n8 9SCKT\n(input/output)\nFST (bit) out\nFST (word) out\nData out\nFST (bit) in\nFST (word) inFirst bit Last bitLast bit\nFigure 24. ESAI Transmitter Timing\n321\n45SCKR\n(input/output)\nFSR (bit) out\nFSR (word) out\nData in\nFSR (bit) in\nFSR (word) inFirst bit Last bit\nFigure 25. ESAI Receiver TimingAudio interfaces\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 53\n9.4.2 SPDIF Timing Parameters\nThe Sony/Philips Digital Interconnect Format (SPDIF) data is sent using the bi-phase\nmarking code. When encoding, the SPDIF data signal is modulated by a clock that is\ntwice the bit rate of the data signal. Table and Figure below show SPDIF timing\nparameters for the Sony/Philips Digital Interconnect Format (SPDIF), including the\ntiming of the modulating Rx clock (SRCK) for SPDIF in Rx mode and the timing of the\nmodulating Tx clock (STCLK) for SPDIF in Tx mode.\nTable 45. SPDIF Timing Parameters\nCharacteristic Symbol Timing Parameter Range Unit\nMin Max\nSPDIFIN Skew: asynchronous inputs, no specs apply 0.7 ns\nSPDIFOUT output (Load = 50pf)\n• Skew\n• Transition rising\n• Transition falling• 1.5\n• 24.2\n• 31.3ns\nSPDIFOUT1 output (Load = 30pf) - Skew 1.5 ns\n• Transition rising\n• Transition fallingRefer Table 21\nModulating Rx clock (SRCK) period srckp 40 ns\nSRCK high period srckph 16 ns\nSRCK low period srckpl 16 ns\nModulating Tx clock (STCLK) period stclkp 40 ns\nSTCLK high period stclkph 16 ns\nSTCLK low period stclkpl 16 ns\nFigure 26. SRCK Timing DiagramAudio interfaces\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n54 NXP Semiconductors\nFigure 27. STCLK Timing Diagram\n9.4.3 SAI/I2S Switching Specifications\nThis section provides the AC timings for the SAI in master (clocks driven) and slave\nmodes (clocks input). All timings are given for non-inverted serial clock polarity\n(SAI_TCR[TSCKP] = 0, SAI_RCR[RSCKP] = 0) and a non-inverted frame sync\n(SAI_TCR[TFSI] = 0, SAI_RCR[RFSI] = 0). If the polarity of the clock and/or the frame\nsync have been inverted, all the timings remain valid by inverting the clock signal\n(SAI_BCLK) and/or the frame sync (SAI_FS) shown in the figures below.\nTable 46. Master Mode SAI Timing\nNum Characteristic Min Max Unit\nS1 SAI_MCLK cycle time 2 x t SYS — ns\nS2 SAI_MCLK pulse width high/low 40% 60% MCLK period\nS3 SAI_BCLK cycle time 4 x t SYS — ns\nS4 SAI_BCLK pulse width high/low 40% 60% BCLK period\nS5 SAI_BCLK to SAI_FS output valid — 15 ns\nS6 SAI_BCLK to SAI_FS output invalid 0 — ns\nS7 SAI_BCLK to SAI_TXD valid — 15 ns\nS8 SAI_BCLK to SAI_TXD invalid 0 — ns\nS9 SAI_RXD/SAI_FS input setup before SAI_BCLK 15 — ns\nS10 SAI_RXD/SAI_FS input hold after SAI_BCLK 0 — nsAudio interfaces\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 55\nS1 S2 S2\nS3\nS4S4\nS5\nS9\nS7\nS9 S10S7\nS8S6\nS10\nS8I2S_MCLK (output)\nI2S_BCLK (output)\nI2S_FS (output)\nI2S_FS (input)\nI2S_TXD\nI2S_RXD\nFigure 28. SAI Timing — Master Modes\nTable 47. Slave Mode SAI Timing\nNum Characteristic Min Max Unit\nS11 SAI_BCLK cycle time (input) 4 x t SYS — ns\nS12 SAI_BCLK pulse width high/low (input) 40% 60% BCLK period\nS13 SAI_FS input setup before SAI_BCLK 10 — ns\nS14 SAI_FS input hold after SAI_BCLK 2 — ns\nS15 SAI_BCLK to SAI_TXD/SAI_FS output valid — 20 ns\nS16 SAI_BCLK to SAI_TXD/SAI_FS output invalid 0 — ns\nS17 SAI_RXD setup before SAI_BCLK 10 — ns\nS18 SAI_RXD hold after SAI_BCLK 2 — ns\nS15\nS13\nS15\nS17 S18S15\nS16S16\nS14\nS16S11\nS12S12\nI2S_BCLK (input)\nI2S_FS (output)\nI2S_FS (input)\nI2S_TXD\nI2S_RXD\nFigure 29. SAI Timing — Slave ModesAudio interfaces\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n56 NXP Semiconductors\nMemory interfaces\n9.5.1 QuadSPI timing\n• All data is based on a negative edge data launch from the device and a negative edge\ndata capture, as shown in the timing diagrams in this section. This corresponds to the\nN/1 sample point as shown in the reference manual QSPI section "Internal Sampling\nof Serial Flash Input Data."\n• Measurements are with a load of 35 pF on output pins. I/P Slew : 1ns\n• Timings assume a setting of 0x0000_000x for QSPI_SMPR register (see the\nreference manual for details).\nSDR mode\nTck\nTcss Tcsh\nTis TihSCK\nCS\nData in\nFigure 30. QuadSPI Input/Read timing (SDR mode)\nTable 48. QuadSPI Input/Read timing (SDR mode)\nSymbol Parameter Value Unit\nMin Max\nTis Setup time for incoming data 5.4 — ns\nTih Hold time requirement for incoming data 0 — ns9.5Memory interfaces\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 57\nToh\nTovTck\nTcss TcshSCK\nCS\nData out\nFigure 31. QuadSPI Output/Write timing (SDR mode)\nTable 49. QuadSPI Output/Write timing (SDR mode)\nSymbol Parameter Value Unit\nMin Max\nTov Output Data Valid - 3.2 ns\nToh Output Data Hold 0 - ns\nTck SCK clock period - 80 MHz\nTcss Chip select output setup time 3 - SCK clock cycles\nTcsh Chip select output hold time 3 - SCK clock cycles\nNOTE\n• Tcss and Tcsh are set by QuadSPI_FLSCH register, the\nminimum values of 3 shown are the register default values,\nrefer to Reference Manual for further details.\n• The timing in the datasheet is based on default values for\nthe QuadSPI-SMPR register and is the recommended\nsetting for highest SCK frequency in SDR mode.\n• A negative time indicates the actual capture edge inside the\ndevice is earlier than clock appearing at pad.\n• Frequency calculator guideline (Max read frequency): Tck\n> (Flash access time)max + (Tis)max\n• A negative input hold time has no bearing on the maximum\nachievable operating frequency.\nDDR ModeMemory interfaces\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n58 NXP Semiconductors\nTck\nTcss Tcsh\nTisTihSCK\nCS\nData in\nFigure 32. QuadSPI Input/Read timing (DDR mode)\nNOTE\n• The numbers are for a setting of 0x1 in register\nQuadSPI_SMPR[DDRSMP]\n• Read frequency calculations should be: Tck/2 > (flash\naccess time) + Setup (Tis) -\n(QuadSPI_SMPR[DDRSMP])x Tck/4\n• Frequency calculator guideline (Max read frequency):\nTck/2 > (Flash access time)max + (Tis)max -\n(QuadSPI_SMPR[DDRSMP]) x Tck/4\n• Hold timing: flash_access (min) + flash_data_valid (min) >\nTck/2 + HOLD(Tih) + (QuadSPI_SMPR[DDRSMP])Tck/4\nTable 50. QuadSPI Input/Read timing (DDR mode)\nSymbol Parameter Value Unit\nMin Max\nTis Setup time for incoming data 6.5 — ns\nTih Hold time requirement for incoming data 0 — ns\nNOTEMemory interfaces\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 59\nTck\nTcss Tcsh\nTov\nTohSCK\nCS\nData out\nFigure 33. QuadSPI Output/Write timing (DDR mode)\nTable 51. QuadSPI Output/Write timing (DDR mode)\nSymbol Parameter Value Unit\nMin Max\nTov Output Data Valid — 3.9 ns\nToh Output Data Hold 0 — ns\nTck SCK clock period - 45 MHz\nTcss Chip select output setup time 3 - Clk(sck)\nTcsh Chip select output hold time 3 - Clk(sck)\n9.5.2 NAND flash controller specifications\nThe NAND flash controller (NFC) implements the interface to standard NAND flash\nmemory devices. This section describes the timing parameters of the NFC.\nIn the following table:\n• TH is the flash clock high time and\n• TL is flash clock low time,\nwhich are defined as:\nTNFC = T H + T L\nNOTE\nSee the CCM section of the product reference manual for\nfurther details on setting up the NFC clocks\n(CCM_CSCDR2[NFC_FRAC_DIV_EN + NFC_FRAC_DIV]\nand CCM_CSCDR3[NFC_PRE_DIV]).Memory interfaces\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n60 NXP Semiconductors\nTable 52. NFC specifications\nNum Description Min. Max. Unit\ntCLS NFC_CLE setup time 2TH + T L – 1 — ns\ntCLH NFC_CLE hold time TH + T L – 1 — ns\ntCS NFC_CEn setup time 2TH + T L – 1 — ns\ntCH NFC_CEn hold time TH + T L — ns\ntWP NFC_WP pulse width TL – 1 — ns\ntALS NFC_ALE setup time 2TH + T L — ns\ntALH NFC_ALE hold time TH + T L — ns\ntDS Data setup time TL – 1 — ns\ntDH Data hold time TH – 1 — ns\ntWC Write cycle time TH + T L – 1 — ns\ntWH NFC_WE hold time TH – 1 — ns\ntRR Ready to NFC_RE low 4TH + 3T L + 90 — ns\ntRP NFC_RE pulse width TL + 1 — ns\ntRC Read cycle time TL + T H – 1 — ns\ntREH NFC_RE high hold time TH – 1 — ns\ntIS Data input setup time 11 — ns\ntCS tCH tWP\ntDS tDHtCLS tCLHNFC_CLE\nNFC_CEn\nNFC_WE\nNFC_IOn\nFigure 34. Command latch cycle timingMemory interfaces\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 61\ntCS tCH tWP\ntDS tDHtALS tALH\naddressNFC_ALE\nNFC_CEn\nNFC_WE\nNFC_IOn\nFigure 35. Address latch cycle timing\ntCS tCH\ntWP\ntDS tDH\ndata data datatWC\ntWHNFC_CEn\nNFC_WE\nNFC_IOn\nFigure 36. Write data latch cycle timing\ntCH\ntRP\ndata data datatRC\ntREH\ntIS\ntRRNFC_CEn\nNFC_RE\nNFC_IOn\nNFC_RB\nFigure 37. Read data latch cycle timing in Slow modeMemory interfaces\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n62 NXP Semiconductors\ntCH\ntRP\ndata data datatRC\ntREH\ntIS\ntRRNFC_CEn\nNFC_RE\nNFC_IOn\nNFC_RB\nFigure 38. Read data latch cycle timing in Fast mode and EDO mode\n9.5.3 FlexBus timing specifications\nThis section provides FlexBus timing parameters. All processor bus timings are\nsynchronous; input setup/hold and output delay are given in respect to the rising edge of a\nreference clock, FB_CLK. The FB_CLK frequency may be the same as the internal\nsystem bus frequency.\nThe following timing numbers indicate when data is latched or driven onto the external\nbus, relative to the FlexBus output clock (FB_CLK). All other timing relationships can be\nderived from these values.\nAll FlexBus signals use pad type pad_fsr. The following timing specifications assume a\npad slew rate setting of 11 and a load of 50 pF3\nTable 53. FlexBus timing specifications\nNum Characteristic Min Max Unit\nFrequency of operation — 831 (with\nWait state)MHz\n572 without\nWait state , \n-1\nFB1 Clock Period 12 — ns\nFB4 Input setup 10.6 — ns\nFB5 Input hold 0 — ns\nFB2 Output valid — 6.4 ns\nFB3 Output hold 0 — ns\n1.Freq = 1000/(11+ access time of external memory+ trace delay for clk and data)\n2.Freq = 1000/(17+access time of external memory)\n3. These timing parameters are specified assuming maximum operating frequency and the fastest pad slew rate setting (11).Memory interfaces\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 63\nFigure 39. FlexBus read timing\nFigure 40. FlexBus write timingMemory interfaces\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n64 NXP Semiconductors\nDDR controller specifications\n9.5.4.1 DDR3 Timing Parameters\nFigure 41. DDR3 Command and Address Timing Parameters\nNOTE\nRESET pin has a external weak pull DOWN requirement if\nDDR3 memory is NOT required to support content retention in\nthe device low power modes where core voltage is off but\nDRAM voltage is on.9.5.4DDR controller specifications\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 65\nNOTE\nRESET pin has a external weak pull UP requirement if DDR3\nmemory is required to support content retention in the device\nlow power modes where core voltage is off but DRAM voltage\nis on.\nNOTE\nCKE pin has a external weak pull down requirement.\nTable 54. DDR3 Timing Parameter\nID Parameter Symbol CK = 400 MHz Unit\nMin Max\nDDR1 CK clock high-level\nwidthtCH 0.47 0.53 tCK\nDDR2 CK clock low-level\nwidthtCL 0.47 0.53 tCK\nDDR4 CS, RAS, CAS,\nCKE, WE, ODT\nsetup timetIS 440 - ps\nDDR5 CS, RAS, CAS,\nCKE, WE, ODT\nhold timetIH 315 - ps\nDDR6 Address output\nsetup timetIS 440 - ps\nDDR7 Address output\nhold timetIH 315 - ps\nNOTE\nAll measurements are in reference to Vref level.\nNOTE\nMeasurements were done using balanced load and 25 ohms\nresistor from outputs to VDD_REF.DDR controller specifications\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n66 NXP Semiconductors\n9.5.4.2 DDR3 Read Cycle\nFigure 42. DDR3 Read Cycle\nTable 55. DDR3 Read Cycle\nID Parameter Symbol CK = 400 MHz Unit\nMin Max\nDDR26 Minimum required DQ valid\nwindow width- 750 - ps\nNOTE\nTo receive the reported setup and hold values, read calibration\nshould be performed in order to locate the DQS in the middle of\nDQ window.\nNOTE\nAll measurements are in reference to Vref level.\nNOTE\nMeasurements were done using balanced load and 25 ohms\nresistor from outputs to VDD_REFDDR controller specifications\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 67\n9.5.4.3 DDR3 Write cycle\nFigure 43. DDR3 Write cycle\nTable 56. DDR3 Write cycle\nID Parameter Symbol CK = 400 MHz Unit\nMin Max\nDDR17 DQ and DQM setup time to DQS\n(differential strobe)tDS 240 — ps\nDDR18 DQ and DQM hold time to DQS\n(differential strobe)tDH 215 — ps\nDDR21 DQS latching rising transitions to\nassociated clock edgestDQSS -0.25 +0.25 tCK\nDDR22 DQS high level width tDQSH 0.45 0.55 tCK\nDDR22 DQS low level width tDQSL 0.45 0.55 tCK\nNOTE\nTo receive the reported setup and hold values, write calibration\nshould be performed in order to locate the DQS in the middle of\nDQ window.\nNOTE\nAll measurements are in reference to Vref level.\nNOTE\nMeasurements were done using balanced load and 25 ohms\nresistor from outputs to VDD_REF.DDR controller specifications\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n68 NXP Semiconductors\n9.5.4.4 LPDDR2 Timing Parameter\nFigure 44. LPDDR2 Command and Address timing parameter\nNOTE\nRESET pin has a external weak pull DOWN requirement if\nLPDDR2 memory is NOT required to support content retention\nin the device low power modes where core voltage is off but\nDRAM voltage is on.\nNOTE\nRESET pin has a external weak pull UP requirement if\nLPDDR2 memory is required to support content retention in the\ndevice low power modes where core voltage is off but DRAM\nvoltage is on.\nNOTE\nCKE pin has a external weak pull down requirement.\nTable 57. LPDDR2 Timing Parameter\nID Parameter Symbol CK = 400 MHz Unit\nMin Max\nLP1 SDRAM clock high-level width tCH 0.45 0.55 tCK\nLP2 SDRAM clock LOW-level width tCL 0.45 0.55 tCK\nLP3 CS, CKE setup time tIS 230 - ps\nLP4 CS, CKE hold time tIH 230 - ps\nLP3 CA setup time tIS 230 - ps\nLP4 CA hold time tIH 230 - ps\nNOTE\nAll measurements are in reference to Vref level.DDR controller specifications\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 69\nNOTE\nMeasurements were done using balanced load and 25 ohms\nresistor from outputs to VDD_REF.\n9.5.4.5 LPDDR2 Read Cycle\nFigure 45. LPDDR2 Read cycle\nTable 58. LPDDR2 Read Cycle\nID Parameter Symbol CK = 400 MHz Unit\nMin Max\nLP26 Minimum required DQ valid\nwindow width for LPDDR2- 270 - ps\nNOTE\nTo receive the reported setup and hold values, read calibration\nshould be performed in order to locate the DQS in the middle of\nDQ window.\nNOTE\nAll measurements are in reference to Vref level.\nNOTE\nMeasurements were done using balanced load and 25 ohms\nresistor from outputs to VDD_REFDDR controller specifications\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n70 NXP Semiconductors\n9.5.4.6 LPDDR2 Write Cycle\nFigure 46. LPDDR3 Write Cycle\nTable 59. LPDDR2 Write Cycle\nID Parameter Symbol CK = 400 MHz Unit\nMin Max\nLP17 DQ and DQM setup time to DQS\n(differential strobe)tDS 220 0.55 ps\nLP18 DQ and DQM hold time to DQS\n(differential strobe)tDH 220 0.55 ps\nLP21 DQS latching rising transitions to\nassociated clock edgestDQSS -0.25 +0.25 tCK\nLP22 DQS high level width tDQSH 0.4 - tCK\nLP23 DQS low level width tDQSL 0.4 - tCK\nNOTE\nTo receive the reported setup and hold values, write calibration\nshould be performed in order to locate the DQS in the middle of\nDQ window.\nNOTE\nAll measurements are in reference to Vref level.\nNOTE\nMeasurements were done using balanced load and 25 ohms\nresistor from outputs to VDD_REF.DDR controller specifications\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 71\nCommunication interfaces\n9.6.1 DSPI timing specifications\nTable 60. DSPI timing\nNo. Symbol Characteristic Condition Min Max Unit\n1 tSCK SCK Cycle Time — tSYS * 2 — ns\n4 tSDC SCK Clock Pulse Width — 40% 60% tSCK\n2 tCSC CS to SCK Delay Master 16 — ns\n3 tASC After SCK Delay Master 16 — ns\n5 tA Slave Access Time (SS active\nto SOUT driven)Slave — 15 ns\n6 tDI Slave Disable Time (SS\ninactive to SOUT High-Z or\ninvalid)Slave — 10 ns\n9 tSUI Data Setup Time for Inputs Master 9 — ns\nSlave 4 —\n10 tHI Data Hold Time for Inputs Master 0 — ns\nSlave 2 —\n11 tDV Data Valid (after SCK edge)\nfor OutputsMaster — 5 ns\nSlave — 10\n12 tHO Data Hold Time for Outputs Master 0 — ns\nSlave 0 —9.6Communication interfaces\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n72 NXP Semiconductors\nData Last Data First Data \nFirst Data Data Last DataSIN \nSOUT CSx \nSCK Output \n4 \n9 \n121 \n11104\nSCK Output (CPOL=0) \n(CPOL=1)3 2\nFigure 47. DSPI classic SPI timing master, CPHA=0\nData Last Data First Data SIN \nSOUT 121110 \nLast Data Data First Data SCK Output \nSCK Output CSx \n9(CPOL=0) \n(CPOL=1)\nFigure 48. DSPI classic SPI timing master, CPHA=1Communication interfaces\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 73\nLast Data First Data3\n41\nData Data \nSIN SOUT SS\n4\n5 6 \n911\n10 12SCK Input \nFirst Data Last Data SCK Input2\n(CPOL=0) \n(CPOL=1)\nFigure 49. DSPI classic SPI timing slave, CPHA=0\n5 6 \n9 1211\n10Last Data\nLast Data SIN SOUT SS\nFirst Data \nFirst Data Data \nData SCK Input \nSCK Input(CPOL=0) \n(CPOL=1)\nFigure 50. DSPI classic SPI timing slave, CPHA=1\n9.6.2 I2C timing\nTable 61. I2C input timing specifications — SCL and SDA 1\nNo. Parameter Min. Max. Unit\n1 Start condition hold time 2 — PER_CLK\nCycle2\n2 Clock low time 8 — PER_CLK\nCycle\nTable continues on the next page...Communication interfaces\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n74 NXP Semiconductors\nTable 61. I2C input timing specifications — SCL and SDA 1 (continued)\nNo. Parameter Min. Max. Unit\n3 Bus free time between Start and Stop condition 4.7 — μs\n4 Data hold time 0.0 — μs\n5 Clock high time 4 — PER_CLK\nCycle\n6 Data setup time 0.0 — ns\n7 Start condition setup time (for repeated start condition only) 2 — PER_CLK\nCycle\n8 Stop condition setup time 2 — PER_CLKCyc\nle\n1.I2C input timing is valid for Automotive and TTL inputs levels, hysteresis enabled, and an input edge rate no slower than 1\nns (10% – 90%).\n2.PER_CLK is the IPG Clock which drives the I2C BIU and module clock inputs. Typically this is 66 MHz. See the Clocking\nOverview chapter in the device reference manual for more details.\nTable 62. I2C output timing specifications — SCL and SDA 1, 2, 3, 4\nNo. Parameter Min Max Unit\n1 Start condition hold\ntime6 — PER_CLK Cycle5\n2 Clock low time 10 — PER_CLK Cycle\n3 Bus free time between\nStart and Stop condition4.7 — μs\n4 Data hold time 7 — PER_CLK Cycle\n5 Clock high time 10 — PER_CLK Cycle\n6 Data setup time 2 — PER_CLK Cycle\n7 Start condition setup\ntime (for repeated start\ncondition only)20 — PER_CLK Cycle\n8 Stop condition setup\ntime10 — PER_CLK Cycle\n1.All output timing is worst case and includes the mismatching of rise and fall times of the output pads.\n2.Output parameters are valid for CL = 25 pF, where CL is the external load to the device (lumped). The internal package\ncapacitance is accounted for, and does not need to be subtracted from the 25 pF value.\n3.Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may reduce operating speedsand may\ncause incorrect operation.\n4.Programming the IBFD register (I2C bus Frequency Divider) with the maximum frequency results in the minimum output\ntimings listed. The I2C interface is designed to scale the data transition time, moving it to the middle of the SCL low period.\nThe actual position is affected by the pre-scale and division values programmed in the IBC field of the IBFD register.\n5.PER_CLK is the IPG Clock which drives the I2C BIU and module clock inputs. Typically this is 66 MHz. See the Clocking\nOverview chapter in the device reference manual for more details.Communication interfaces\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 75\nFigure 51. I2C input/output timing\n9.6.3 SDHC specifications\nThe following timing specs are defined at the chip I/O pin and must be translated\nappropriately to arrive at timing specs/constraints for the physical interface. A load of 50\npF is assumed.\nTable 63. SDHC switching specifications\nNum Symbol Description Min. Max. Unit\nOperating voltage 1.71 3.6 V\nCard input clock\nSD1 fpp Clock frequency (low speed) 0 400 kHz\nfpp Clock frequency (SD\\SDIO full speed\\high speed) 0 25\\50 MHz\nfpp Clock frequency (MMC full speed\\high speed) 0 20\\50 MHz\nfOD Clock frequency (identification mode) 0 400 kHz\nSD2 tWL Clock low time 7 — ns\nSD3 tWH Clock high time 7 — ns\nSD4 tTLH Clock rise time — 3 ns\nSD5 tTHL Clock fall time — 3 ns\nSDHC output / card inputs SDHC_CMD, SDHC_DAT (reference to SDHC_CLK)\nSD6 tOD SDHC output delay (output valid) -5 4 ns\nSDHC input / card inputs SDHC_CMD, SDHC_DAT (reference to SDHC_CLK)\nSD7 tISU SDHC input setup time 5 — ns\nSD8 tIH SDHC input hold time 0 — nsCommunication interfaces\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n76 NXP Semiconductors\nSD2 SD3 SD1\nSD6\nSD8 SD7SDHC_CLK\nOutput SDHC_CMD\nOutput SDHC_DAT[3:0]\nInput SDHC_CMD\nInput SDHC_DAT[3:0]\nFigure 52. SDHC timing\n9.6.4 USB PHY specifications\nThis section describes the USB-OTG PHY and the USB Host port PHY parameters.\nThe USB PHY meets the electrical compliance requirements defined in the Universal\nSerial Bus Revision 2.0 OTG, USB Host with the amendments below (On-The-Go and\nEmbedded Host Supplement to the USB Revision 2.0 Specification is not applicable to\nHost port).\n• USB ENGINEERING CHANGE NOTICE\n• Title: 5V Short Circuit Withstand Requirement Change\n• Applies to: Universal Serial Bus Specification, Revision 2.0\n• Errata for USB Revision 2.0 April 27, 2000 as of 12/7/2000\n• USB ENGINEERING CHANGE NOTICE\n• Title: Pull-up/Pull-down resistors\n• Applies to: Universal Serial Bus Specification, Revision 2.0\n• USB ENGINEERING CHANGE NOTICE\n• Title: Suspend Current Limit Changes\n• Applies to: Universal Serial Bus Specification, Revision 2.0\n• On-The-Go and Embedded Host Supplement to the USB Revision 2.0 Specification\n• Revision 2.0 plus errata and ecn June 4, 2010\n• Battery Charging Specification (available from USB-IF)\n• Revision 1.2, December 7, 2010Communication interfaces\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 77\nClocks and PLL Specifications\n9.7.1 24 MHz Oscillator Specifications\nThe system crystal oscillator consists of a Pierce-type structure running off the digital\nsupply. A straight forward biased-inverter implementation is used. The crystal must be\nrated for a drive level of 250 μW or higher. An ESR (equivalent series resistance) of 80 Ω\nor less is recommended to achieve a gain margin of 5.\nTable 64. 24MHz external oscillator electrical characteristics\nSymbol Parameter Condition Value Unit\nMin Typ Max\nfosc Crystal oscillator range — — 24 — MHz\nIosc Startup current — — < 5 — mA\ntuposc Oscillator startup time — — < 5 — ms\nCIN Input Capacitance EXTAL and XTAL pins — 9 — pF\nVIH XTAL pin input high voltage — 0.8 x\nVdd1— Vdd\n+0.3V\nVIL XTAL pin input low voltage — Vss\n-0.3— 0.2 x\nVddV\n1.VDD =1.1 V ± 10%, TA = -40 to +85 °C, unless otherwise specified.\n9.7.2 32 KHz Oscillator Specifications\nThis block implements an amplifier that when combined with a suitable quartz crystal\nand external load capacitors implements a low power oscillator. It also implements a\npower mux such that it can be powered from either a ~3 V backup battery or VDDIO\nsuch as the oscillator consumes power from VDDIO when that supply is available and\ntransitions to the back up battery when VDDIO is lost.\nIn addition, if the clock monitor determines that the OSC32K is not present, then the\nsource of the 32 K will automatically switch to the 128kHz internal RC clock divided by\n4.\nThe OSC32k runs from vdd_rtc supply, generated inside OSC32k itself from VDDIO/\nVBAT. The target battery is a ~3 V coin cell. Proper choice of coin cell type is necessary\nfor chosen VDDIO range. Appropriate series resistor (Rs) must be used when connecting\nthe coin cell. Rs depends on the charge current limit that depends on the chosen coin cell.\nFor example:9.7Clocks and PLL Specifications\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n78 NXP Semiconductors\n• Average Discharge Voltage is 2.5 V\n• Maximum Charge Current is 0.6 mA\nFor a charge voltage of 3.2 V, Rs = (3.2-2.5)/0.6 m = 1.17 k\nTable 65. OSC32K Main Characteristics\nNotes Min Typ Max\nFOSC This frequency is nominal and determined mainly by the\ncrystal selected. 32.0 K would work as well.32.768 KHz\nCurrent\nconsumptionThe 4 μA is the consumption of the oscillator alone (OSC32k).\nTotal supply consumption will depend on what the digital\nportion of the RTC consumes. The ring oscillator consumes 1\nμA when ring oscillator is inactive, 20 μA when the ring\noscillator is running. Another 1.5 μA is drawn from vdd_rtc in\nthe power_detect block. So, the total current is 6.5 μA on\nvdd_rtc when the ring oscillator is not running.4 μA\nBias resistor This the integrated bias resistor that sets the amplifier into a\nhigh gain state. Any leakage through the ESD network,\nexternal board leakage, or even a scope probe that is\nsignificant relative to this value will debias the amp. The\ndebiasing will result in low gain, and will impact the circuit\'s\nability to start up and maintain oscillations.14 MΩ\nCrystal Properties\nCload Usually crystals can be purchased tuned for different Cloads.\nThis Cload value is typically 1/2 of the capacitances realized\non the PCB on either side of the quartz. A higher Cload will\ndecrease oscillation margin, but increases current oscillating\nthrough the crystal12.5 pF\nESR Equivalent series resistance of the crystal. Choosing a crystal\nwith a higher value will decrease the oscillating margin.50 kΩ\n9.7.3 Fast internal RC oscillator (24 MHz) electrical characteristics\nThis section describes a fast internal RC oscillator (FIRC). This is used as the default\nclock at the power-up of the device.\nTable 66. Fast internal oscillator electrical characteristics\nSymbol Parameter Condition1Value\nMin Typ Max Unit\nfRCM RC oscillator high frequency TA= 25 °C, trimmed — 24 — MHz\nIRCMRUN RC oscillator high frequency\ncurrent in running modeTA= 25 °C, trimmed — 55 μA\nIRCMPWD RC oscillator high frequency\ncurrent in power down modeTA= 25 °C 100 nA\nRCMTRIM RC oscillator precision after\ntrimming of f RCTA= 25 °C -1 — +1 %\nTable continues on the next page...Clocks and PLL Specifications\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 79\nTable 66. Fast internal oscillator electrical characteristics (continued)\nSymbol Parameter Condition1Value\nMin Typ Max Unit\nRCMVAR RC oscillator variation in\ntemperature and supply with\nrespect to f RC at T A = 55 °C in\nhigh frequency configuration-5 +5 %\n1.VDD = 1.2 V , T A = -40 to +85 °C, unless otherwise specified.\n9.7.4 Slow internal RC oscillator (128 KHz) electrical characteristics\nThis section describes a slow internal RC oscillator (SIRC). This can be used as the\nreference clock for the RTC module.\nTable 67. Slow internal RC oscillator electrical characteristics\nSymbol Parameter Condition1Value\nMin Typ Max Unit\nfRCL RC oscillator low frequency TA= 25 °C, trimmed — 128 — kHz\nIRCL RC oscillator low frequency\ncurrentTA= 25 °C, trimmed — 3.1 μA\nRCLTRIM RC oscillator precision after\ntrimming of f RCLTA= 25 °C -1 — +1 %\nRCLVAR 3 RC oscillator variation in\ntemperature and supply with\nrespect to f RC at T A = 55 °C in\nhigh frequency configurationHigh frequency configuration -5 — +5 %\n1.VDD = 1.2 V , T A = -40 to +85 °C, unless otherwise specified.\n9.7.5 PLL1 and PLL2 (528 MHz System PLL) Electrical Parameters\nTable 68. PLL1 and PLL2 Electrical Parameters\nParameter Value\nClock output range 528 MHz PLL output\nReference clock 24 MHz\nLock time <7500 reference cycles\nPeriod jitter(p2p) <140ps\nDuty Cycle 48.9%~51.7% PLL outputClocks and PLL Specifications\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n80 NXP Semiconductors\n9.7.6 PLL3 and PLL7 (480 MHz USB PLL) Electrical Parameters\nTable 69. PLL3 and PLL7 Electrical Parameters\nParameter Value\nClock output range 480 MHz PLL output\nReference clock 24 MHz\nLock time <425 reference cycles\nPeriod jitter(p2p) <140 ps\nDuty Cycle 48.9%~51.7% PLL output\n9.7.7 PLL5 (Ethernet PLL) Electrical Parameters\nTable 70. PLL5 Electrical Parameters\nParameter Value\nClock output range 500 MHz\nReference clock 24 MHz\nLock time <7500 reference cycles\nCycle to cycle jitter (p2p)1<400ps @ 50 MHz\nDuty Cycle 45%~55%\n1.Jitter numbers are measured at divided PLL clock because high frequency cannot be brought-out IO pad.\n9.7.8 PLL4 (Audio PLL) Electrical Parameters\nTable 71. PLL4 Electrical Parameters\nParameter Value\nClock output range 650 MHz ~1.3 GHz\nReference clock 24 MHz\nLock time <7500 reference cycles\nLong term jitter(RMS) <42ps @1128MHz\nPeriod jitter(p2p)1<115ps@1128MHz\nDuty Cycle 43%~57%\n1.Jitter numbers are measured at divided PLL clock because high frequency cannot be brought-out on IO pad.Clocks and PLL Specifications\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 81\n9.7.9 PLL6 (Video PLL) Electrical Parameters\nTable 72. PLL6 Electrical Parameters\nParameter Value\nClock output range 650 MHz ~1.3 GHz\nReference clock 24 MHz\nLock time <7500 reference cycles\nLong term jitter(RMS)1<42ps @ 1128 MHz\nPeriod jitter(p2p) <130ps @960MHz\nDuty Cycle 43%~57%\n1.Jitter numbers are measured at divided PLL clock because high frequency cannot be brought-out on IO pad & at use case\nfrequency.\nDebug specifications\n9.8.1 JTAG electricals\nTable 73. JTAG limited voltage range electricals\nSymbol Description Min. Max. Unit\nOperating voltage 2.7 3.6 V\nJ1 TCLK frequency of operation\n• Boundary Scan\n• JTAG and CJTAG\n• Serial Wire Debug \n-\n-\n- \n25\n25\n25MHz\nJ2 TCLK cycle period 1/J1 — ns\nJ3 TCLK clock pulse width\n• Boundary Scan\n• JTAG and CJTAG\n• Serial Wire Debug \n20\n20\n20 \n—\n—\n— \nns\nns\nns\nJ4 TCLK rise and fall times Refer Table 21 ns\nJ5 Boundary scan input data setup time to TCLK rise 8 — ns\nJ6 Boundary scan input data hold time after TCLK rise 1.3 — ns\nJ7 TCLK low to boundary scan output data valid — 17 ns\nJ8 TCLK low to boundary scan output high-Z — 17 ns\nJ9 TMS, TDI input data setup time to TCLK rise 8 — ns\nJ10 TMS, TDI input data hold time after TCLK rise 1.3 — ns\nJ11 TCLK low to TDO data valid — 17 ns\nJ12 TCLK low to TDO high-Z — 17 ns9.8Debug specifications\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n82 NXP Semiconductors\nNOTE\nInput transition (1ns), output load (25 pf) and SRE (000), DSE\n(111), FSEL(011).\nJ2\nJ3 J3\nJ4 J4TCLK (input)\nFigure 53. Test clock input timing\nJ7\nJ8\nJ7J5 J6\nInput data valid\nOutput data valid\nOutput data validTCLK\nData inputs\nData outputs\nData outputs\nData outputs\nFigure 54. Boundary scan (JTAG) timingDebug specifications\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 83\nJ11\nJ12\nJ11J9 J10\nInput data valid\nOutput data valid\nOutput data validTCLK\nTDI/TMS\nTDO\nTDO\nTDO\nFigure 55. Test Access Port timing\n9.8.2 Debug trace timing specifications\nTable 74. Debug trace operating behaviors\nSymbol Description Min. Max. Unit\nTcyc Clock period 50 MHz\nTwl Low pulse width 2 — ns\nTwh High pulse width 2 — ns\nTr Clock and data rise time Refer Table 21 ns\nTf Clock and data fall time Refer ns\ntDV Data output valid 3 — ns\ntHO Data output hold 1 — ns\nTRACECLK\nTr\nTwhTf\nTcycTwl\nFigure 56. TRACE_CLKOUT specificationsDebug specifications\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n84 NXP Semiconductors\ntHO\ntDVtrace output clock  \ntrace output data\nFigure 57. Trace data specifications\nThermal attributes\n10.1 Thermal attributes\nThis table shows the thermal attributes for the 176 LQFP package.\nBoard type Symbol Description 176 LQFP Unit Notes\nSingle-layer (1s) RθJA Thermal\nresistance, junction\nto ambient (natural\nconvection)50 °C/W 1, 2\nFour-layer (2s2p) RθJA Thermal\nresistance, junction\nto ambient (natural\nconvection)32 °C/W 1,3\nSingle-layer (1s) RθJMA Thermal\nresistance, junction\nto ambient (200 ft./\nmin. air speed)40 °C/W 1, 3\nFour-layer (2s2p) RθJMA Thermal\nresistance, junction\nto ambient (200 ft./\nmin. air speed)25 °C/W 1, 3\n— RθJB Thermal\nresistance, junction\nto board21 °C/W 4\n— RθJCtop Thermal\nresistance, junction\nto case top12 °C/W 5\nTable continues on the next page...10Thermal attributes\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 85\nBoard type Symbol Description 176 LQFP Unit Notes\n— ΨJT Thermal\ncharacterization\nparameter, junction\nto package top\n(natural\nconvection)3 °C/W 6\n1.Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site\n(board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board\nthermal resistance\n2.Per JEDEC JESD51-2 with the single layer board (JESD51-3) horizontal\n3.Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.\n4.Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured\non the top surface of the board near the package.\n5.Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883\nMethod 1012.1).\n6.Thermal characterization parameter indicating the temperature difference between package top and the junction\ntemperature per JEDEC JESD51-2.\nThis table shows the thermal attributes for the 364 MAPBGA package.\nBoard type Symbol Description 364 MAPBGA Unit Notes\nSingle-layer (1s) RθJA Thermal\nresistance, junction\nto ambient (natural\nconvection)45 °C/W 1, 2\nFour-layer (2s2p) RθJA Thermal\nresistance, junction\nto ambient (natural\nconvection)28 °C/W 1, 3\nSingle-layer (1s) RθJMA Thermal\nresistance, junction\nto ambient (200 ft./\nmin. air speed)37 °C/W 1,3\nFour-layer (2s2p) RθJMA Thermal\nresistance, junction\nto ambient (200 ft./\nmin. air speed)24 °C/W 1,3\n— RθJB Thermal\nresistance, junction\nto board17 °C/W 4\n— RθJC Thermal\nresistance, junction\nto case10 °C/W 5\n— ΨJT Thermal\ncharacterization\nparameter, junction\nto package top\noutside center\n(natural\nconvection)2 °C/W 6Thermal attributes\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n86 NXP Semiconductors\n1.Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site\n(board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board\nthermal resistance.\n2.Per JEDEC JESD51-2 with the single layer board horizontal. Board meets JESD51-9 specification.\n3.Per JEDEC JESD51-6 with the board horizontal.\n4.Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured\non the top surface of the board near the package.\n5.Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883\nMethod 1012.1).\n6.Thermal characterization parameter indicating the temperature difference between package top and the junction\ntemperature per JEDEC JESD51-2.\nDimensions\n11.1 Obtaining package dimensions\nPackage dimensions are provided in package drawing.\nTo find a package drawing, go to www.nxp.com  and perform a keyword search for the\ndrawing’s document number:\nPackage Document Number\n176-pin LQFP 98ASA00452D\n364 MAPBGA 98ASA00418D\nPinouts\n12.1 Pinouts\nThe following table shows the signals available on each pin and the locations of these\npins on the devices supported by this document. The IOMUX Controller (IOMUXC)\nModule is responsible for selecting which ALT functionality is available on each pin.\nNOTE\nThe 176 LQFP parts are not pin compatible between the F-\nSeries and R-Series families.\n364\nMAP\nBGA176\nLQFPPin Name Default ALT0 ALT1 ALT2 ALT3 ALT4 ALT5 ALT6 ALT7 EzPort\nY2 — ADC0SE8 N/\nAADC0_SE8\nW2 — ADC0SE9 ADC0_SE911\n12Dimensions\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 87\n364\nMAP\nBGA176\nLQFPPin Name Default ALT0 ALT1 ALT2 ALT3 ALT4 ALT5 ALT6 ALT7 EzPort\nW3 — ADC1SE8 ADC1_SE8\nY3 — ADC1SE9 ADC1_SE9\nW1 41 VREFH_ADC VREFH_ADC\nU3 40 VREFL_ADC VREFL_ADC\nV1 38 VDDA33_\nADCVDDA33_\nADC\nV2 39 VSSA33_\nADCVSSA33_\nADC\nU1 36 DACO0 DACO0\nU2 37 DACO1 DACO1\nY4 — VADCSE0 VADCSE0\nU4 — VADCSE1 VADCSE1\nW4 — VADCSE2 VADCSE2\nV5 — VADCSE3 VADCSE3\nV3 — VDDA33_\nAFEVDDA33_\nAFE\nV4 — VSSA33_AFE VSSA33_AFE\nT5 — VDD12_AFE VDD12_AFE\nR5 — VSS12_AFE VSS12_AFE\nU5 — VADC_AFE_\nBANDGAPVADC_AFE_\nBANDGAP\nY13 73 EXTAL EXTAL\nW13 72 XTAL XTAL\nY12 70 EXTAL32 EXTAL32\nW12 71 XTAL32 XTAL32\nT4 35 RESETB/\nRESET_OUTRESETB/\nRESET_OUTRESETB/\nRESET_OUT\nN5 19 PTA6 PTA6 RMII_\nCLKOUTRMII_CLKIN/\nMII0_TXCLKDCU1_\nTCON11DCU1_R2\nT3 34 TEST TEST\nT1 30 Ext_POR TEST2\nV12 69 DECAP_\nV11_LDO_\nOUTDECAP_\nV11_LDO_\nOUT\nT11 65 DECAP_\nV25_LDO_\nOUTDECAP_\nV25_LDO_\nOUT\nT2 33 BCTRL BCTRL\nP5 31 VDDREG VDDREG\nT12 68 VDD33_\nLDOINVDD33_\nLDOIN\nV11 67 VSS VSS\nU11 66 VSS_KEL0 VSS_KEL0Pinouts\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n88 NXP Semiconductors\n364\nMAP\nBGA176\nLQFPPin Name Default ALT0 ALT1 ALT2 ALT3 ALT4 ALT5 ALT6 ALT7 EzPort\nW14 — LVDS0P LVDS0P\nY14 — LVDS0N LVDS0N\nK4 3 JTCLK/\nSWCLKJTCLK/\nSWCLKPTA8 JTCLK/\nSWCLKDCU0_R0 MLBCLK\nK2 4 JTDI JTDI PTA9 JTDI RMII_\nCLKOUTRMII_CLKIN/\nMII0_TXCLKDCU0_R1 WDOG_b\nK1 5 JTDO JTDO/\nTRACESWOPTA10 JTDO EXT_AUDIO_\nMCLKDCU0_G0 ENET_TS_\nCLKINMLBSIGNAL\nL1 6 JTMS/\nSWDIOJTMS/\nSWDIOPTA11 JTMS/\nSWDIODCU0_G1 MLBDATA\nL3 7 PTA12 PTA12 TRACECK EXT_AUDIO_\nMCLKVIU_DATA13 I2C0_SCL\nY5 43 PTA16 PTA16 TRACED0 USB0_\nVBUS_ENADC1_SE0 LCD29 SAI2_TX_\nBCLKVIU_DATA14 I2C0_SDA\nY6 44 PTA17 PTA17 TRACED1 USB0_\nVBUS_OCADC1_SE1 LCD30 USB0_SOF_\nPULSEVIU_DATA15 I2C1_SCL\nV6 46 PTA18 PTA18 TRACED2 ADC0_SE0 FTM1_QD_\nPHALCD31 SAI2_TX_\nDATAVIU_DATA16 I2C1_SDA\nU6 47 PTA19 PTA19 TRACED3 ADC0_SE1 FTM1_QD_\nPHBLCD32 SAI2_TX_\nSYNCVIU_DATA17 QSPI1_A_\nSCK\nB18 143 PTA20 PTA20 TRACED4 LCD33 SCI3_TX DCU1_\nHSYNC/\nDCU1_\nTCON1\nD18 145 PTA21 PTA21/\nMII0_RXCLKTRACED5 SAI2_RX_\nBCLKSCI3_RX DCU1_\nVSYNC/\nDCU1_\nTCON2\nE17 147 PTA22 PTA22 TRACED6 SAI2_RX_\nDATAI2C2_SCL DCU1_TAG/\nDCU1_\nTCON0\nC17 148 PTA23 PTA23 TRACED7 SAI2_RX_\nSYNCI2C2_SDA DCU1_DE/\nDCU1_\nTCON3\nR16 — PTA24 PTA24 TRACED8 USB1_\nVBUS_ENSDHC1_CLK DCU1_\nTCON4\nR17 — PTA25 PTA25 TRACED9 USB1_\nVBUS_OCSDHC1_CMD DCU1_\nTCON5\nR19 — PTA26 PTA26 TRACED10 SAI3_TX_\nBCLKSDHC1_\nDAT0DCU1_\nTCON6\nR20 — PTA27 PTA27 TRACED11 SAI3_RX_\nBCLKSDHC1_\nDAT1DCU1_\nTCON7\nP20 — PTA28 PTA28 TRACED12 SAI3_RX_\nDATAENET1_\n1588_TMR0SCI4_TX SDHC1_\nDAT2DCU1_\nTCON8\nP18 — PTA29 PTA29 TRACED13 SAI3_TX_\nDATAENET1_\n1588_TMR1SCI4_RX SDHC1_\nDAT3DCU1_\nTCON9\nP17 — PTA30 PTA30 TRACED14 SAI3_RX_\nSYNCENET1_\n1588_TMR2SCI4_RTS I2C3_SCL SCI3_TXPinouts\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 89\n364\nMAP\nBGA176\nLQFPPin Name Default ALT0 ALT1 ALT2 ALT3 ALT4 ALT5 ALT6 ALT7 EzPort\nP16 — PTA31 PTA31 TRACED15 SAI3_TX_\nSYNCENET1_\n1588_TMR3SCI4_CTS I2C3_SDA SCI3_RX\nT6 49 PTB0 PTB0 FTM0_CH0 ADC0_SE2 TRACECTL LCD34 SAI2_RX_\nBCLKVIU_DATA18 QSPI1_A_\nCS0\nT7 50 PTB1 RCON30 PTB1 FTM0_CH1 ADC0_SE3 RCON30 LCD35 SAI2_RX_\nDATAVIU_DATA19 QSPI1_A_\nDATA3\nV7 51 PTB2 RCON31 PTB2 FTM0_CH2 ADC1_SE2 RCON31 LCD36 SAI2_RX_\nSYNCVIU_DATA20 QSPI1_A_\nDATA2\nW7 53 PTB3 PTB3 FTM0_CH3 ADC1_SE3 EXTRIG LCD37 VIU_DATA21 QSPI1_A_\nDATA1\nY7 54 PTB4 PTB4 FTM0_CH4 SCI1_TX ADC0_SE4 LCD38 VIU_FID VIU_DATA22 QSPI1_A_\nDATA0\nY8 55 PTB5 PTB5 FTM0_CH5 SCI1_RX ADC1_SE4 LCD39 VIU_DE VIU_DATA23 QSPI1_A_\nDQS\nW8 56 PTB6 PTB6 FTM0_CH6 SCI1_RTS QSPI0_A_\nCS1LCD40 FB_CLKOUT VIU_HSYNC SCI2_TX\nD13 166 PTB7 PTB7 FTM0_CH7 SCI1_CTS QSPI0_B_\nCS1LCD41 VIU_VSYNC SCI2_RX\nJ16 121 PTB8 PTB8 FTM1CH0 FTM1_QD_\nPHAVIU_DE DCU1_R6\nJ19 123 PTB9 PTB9 FTM1CH1 FTM1_QD_\nPHBDCU1_R7\nB15 159 PTB10 PTB10 SCI0_TX DCU0_\nTCON4VIU_DE CKO1 ENET_TS_\nCLKIN\nD14 164 PTB11 PTB11 SCI0_RX DCU0_\nTCON5SNVS_\nALARM_\nOUT_BCKO2 ENET0_\n1588_TMR0\nE13 165 PTB12 PTB12 SCI0_RTS SPI0_PCS5 DCU0_\nTCON6FB_AD1 ENET0_\n1588_TMR1\nD15 156 PTB13 PTB13 SCI0_CTS SPI0_PCS4 DCU0_\nTCON7FB_AD0 TRACECTL\nB14 162 PTB14 PTB14 CAN0_RX I2C0_SCL DCU0_\nTCON8DCU1_PCLK\nA14 161 PTB15 PTB15 CAN0_TX I2C0_SDA DCU0_\nTCON9VIU_PIX_\nCLK\nC14 163 PTB16 PTB16 CAN1_RX I2C1_SCL DCU0_\nTCON10\nA15 160 PTB17 PTB17 CAN1_TX I2C1_SDA DCU0_\nTCON11\nB12 171 PTB18 PTB18 SPI0_PCS1 EXT_AUDIO_\nMCLKCKO1 VIU_DATA9 CCM_OBS0\nC13 167 PTB19 PTB19 SPI0_PCS0 VIU_DATA10 CCM_OBS1\nA13 169 PTB20 PTB20 SPI0_SIN LCD42 VIU_DATA11 CCM_OBS2\nE12 173 PTB21 PTB21 SPI0_SOUT LCD43 VIU_DATA12 DCU1_PCLK\nD12 172 PTB22 PTB22 SPI0_SCK VIU_FID\nV10 61 USB0_GND USB0_GNDPinouts\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n90 NXP Semiconductors\n364\nMAP\nBGA176\nLQFPPin Name Default ALT0 ALT1 ALT2 ALT3 ALT4 ALT5 ALT6 ALT7 EzPort\nT10 63 USB0_DP USB0_DP\nT9 62 USB0_DM USB0_DM\nW11 60 USB0_VBUS USB0_VBUS\nY10 59 USB_DCAP USB_DCAP\nY11 64 USB0_\nVBUS_\nDETECTUSB0_\nVBUS_\nDETECT\nY9 — USB1_GND USB1_GND\nW9 — USB1_DP USB1_DP\nV9 — USB1_DM USB1_DM\nW10 — USB1_VBUS USB1_VBUS\nU9 — USB1_\nVBUS_\nDETECTUSB1_\nVBUS_\nDETECT\nL4 8 PTC0 PTC0 RMII0_MDC/\nMII0_MDCFTM1CH0 SPI0_PCS3 ESAI_SCKT SDHC0_CLK VIU_DATA0 RCON18\nL5 9 PTC1 PTC1 RMII0_MDIO/\nMII0_MDIOFTM1CH1 SPI0_PCS2 ESAI_FST SDHC0_CMD VIU_DATA1 RCON19\nM5 11 PTC2 PTC2 RMII0_CRS_\nDVSCI1_TX ESAI_SDO0 SDHC0_\nDAT0VIU_DATA2 RCON20\nM3 12 PTC3 PTC3 RMII0_RXD1/\nMII0_RXD[1]SCI1_RX ESAI_SDO1 SDHC0_\nDAT1VIU_DATA3 DCU0_R0\nL2 14 PTC4 PTC4 RMII0_RXD0/\nMII0_RXD[0]SCI1_RTS SPI1_PCS1 ESAI_SDO2/\nESAI_SDI3SDHC0_\nDAT2VIU_DATA4 DCU0_R1\nM1 15 PTC5 PTC5 RMII0_RXER/\nMII0_RXERSCI1_CTS SPI1_PCS0 ESAI_SDO3/\nESAI_SDI2SDHC0_\nDAT3VIU_DATA5 DCU0_G0\nN1 16 PTC6 PTC6 RMII0_TXD1/\nMII0_TXD[1]SPI1_SIN ESAI_SDO5/\nESAI_SDI0SDHC0_WP VIU_DATA6 DCU0_G1\nN2 17 PTC7 PTC7 RMII0_TXD0/\nMII0_TXD[0]SPI1_SOUT ESAI_SDO4/\nESAI_SDI1VIU_DATA7 DCU0_B0\nN4 18 PTC8 PTC8 RMII0_TXEN/\nMII0_TXENSPI1_SCK VIU_DATA8 DCU0_B1\nT15 77 PTC9 PTC9 RMII1_MDC ESAI_SCKT MLBCLK\nU15 78 PTC10 PTC10 RMII1_MDIO ESAI_FST MLBSIGNAL\nP4 20 PTC11 PTC11 RMII1_CRS_\nDVESAI_SDO0 MLBDATA\nP3 21 PTC12 PTC12 RMII1_RXD1 ESAI_SDO1 SAI2_TX_\nBCLK\nP1 23 PTC13 PTC13 RMII1_RXD0 ESAI_SDO2/\nESAI_SDI3SAI2_RX_\nBCLK\nR1 26 PTC14 PTC14 RMII1_RXER ESAI_SDO3/\nESAI_SDI2SCI5_TX SAI2_RX_\nDATAADC0_SE6\nP2 27 PTC15 PTC15 RMII1_TXD1 ESAI_SDI0 SCI5_RX SAI2_TX_\nDATAADC0_SE7\nR3 29 PTC16 PTC16 RMII1_TXD0 ESAI_SDO4/\nESAI_SDI1SCI5_RTS SAI2_RX_\nSYNCADC1_SE6Pinouts\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 91\n364\nMAP\nBGA176\nLQFPPin Name Default ALT0 ALT1 ALT2 ALT3 ALT4 ALT5 ALT6 ALT7 EzPort\nR4 28 PTC17 PTC17 RMII1_TXEN ADC1_SE7 SCI5_CTS SAI2_TX_\nSYNCUSB1_SOF_\nPULSE\nB10 — DDR_A[15] DDR_A15\nD9 — DDR_A[14] DDR_A14\nA10 — DDR_A[13] DDR_A13\nC10 — DDR_A[12] DDR_A12\nD10 — DDR_A[11] DDR_A11\nD7 — DDR_A[10] DDR_A10\nB9 — DDR_A[9] DDR_A9\nA11 — DDR_A[8] DDR_A8\nA7 — DDR_A[7] DDR_A7\nA9 — DDR_A[6] DDR_A6\nB6 — DDR_A[5] DDR_A5\nA6 — DDR_A[4] DDR_A4\nB7 — DDR_A[3] DDR_A3\nA8 — DDR_A[2] DDR_A2\nC11 — DDR_A[1] DDR_A1\nC7 — DDR_A[0] DDR_A0\nD8 — DDR_BA[2] DDR_BA2\nC9 — DDR_BA[1] DDR_BA1\nC8 — DDR_BA[0] DDR_BA0\nB4 — DDR_CAS_b DDR_CAS_b\nA5 — DDR_CKE[0] DDR_CKE0\nA2 — DDR_CLK[0] DDR_CLK0\nB2 — DDR_CLK_\nb[0]DDR_CLK_\nb0\nC5 — DDR_CS_\nb[0]DDR_CS_b0\nD2 — DDR_D[15] DDR_D15\nH2 — DDR_D[14] DDR_D14\nC1 — DDR_D[13] DDR_D13\nG1 — DDR_D[12] DDR_D12\nE2 — DDR_D[11] DDR_D11\nH1 — DDR_D[10] DDR_D10\nD1 — DDR_D[9] DDR_D9\nJ1 — DDR_D[8] DDR_D8\nG3 — DDR_D[7] DDR_D7\nC3 — DDR_D[6] DDR_D6\nJ3 — DDR_D[5] DDR_D5\nF3 — DDR_D[4] DDR_D4\nG4 — DDR_D[3] DDR_D3Pinouts\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n92 NXP Semiconductors\n364\nMAP\nBGA176\nLQFPPin Name Default ALT0 ALT1 ALT2 ALT3 ALT4 ALT5 ALT6 ALT7 EzPort\nD4 — DDR_D[2] DDR_D2\nH3 — DDR_D[1] DDR_D1\nF4 — DDR_D[0] DDR_D0\nG2 — DDR_DQM[1] DDR_DQM1\nJ4 — DDR_DQM[0] DDR_DQM0\nE1 — DDR_DQS[1] DDR_DQS1\nD3 — DDR_DQS[0] DDR_DQS0\nF1 — DDR_DQS_\nb[1]DDR_DQS_\nb1\nE3 — DDR_DQS_\nb[0]DDR_DQS_\nb0\nA4 — DDR_RAS_b DDR_RAS_b\nC6 — DDR_WE_b DDR_WE_b\nC4 — DDR_ODT[0] DDR_ODT0\nB1 — DDR_ODT[1] DDR_ODT1\nG5 — DDR_VREF DDR_VREF\nA3 — DDR_ZQ DDR_ZQ\nD6 — DDR_RESET DDR_RESET\nJ20 — PTD31 PTD31 FB_AD31 NF_IO15 FTM3_CH0 SPI2_PCS1\nH20 — PTD30 PTD30 FB_AD30 NF_IO14 FTM3_CH1 SPI2_PCS0\nH18 — PTD29 PTD29 FB_AD29 NF_IO13 FTM3_CH2 SPI2_SIN\nH17 — PTD28 PTD28 FB_AD28 NF_IO12 I2C2_SCL FTM3_CH3 SPI2_SOUT\nH16 — PTD27 PTD27 FB_AD27 NF_IO11 I2C2_SDA FTM3_CH4 SPI2_SCK\nG16 — PTD26 PTD26 FB_AD26 NF_IO10 FTM3_CH5 SDHC1_WP\nG18 — PTD25 PTD25 FB_AD25 NF_IO9 FTM3_CH6\nG19 — PTD24 PTD24 FB_AD24 NF_IO8 FTM3_CH7\nG20 124 PTD23 PTD23/\nMII0_\nRXDATA[3]FB_AD23 NF_IO7 FTM2CH0 ENET0_\n1588_TMR0SDHC0_\nDAT4SCI2_TX DCU1_R3\nF20 126 PTD22 PTD22/\nMII0_\nRXDATA[2]FB_AD22 NF_IO6 FTM2CH1 ENET0_\n1588_TMR1SDHC0_\nDAT5SCI2_RX DCU1_R4\nF19 128 PTD21 PTD21/\nMII0_CRSFB_AD21 NF_IO5 ENET0_\n1588_TMR2SDHC0_\nDAT6SCI2_RTS DCU1_R5\nF17 129 PTD20 PTD20/\nMII0_COLFB_AD20 NF_IO4 ENET0_\n1588_TMR3SDHC0_\nDAT7SCI2_CTS DCU1_R0\nF16 130 PTD19 PTD19 FB_AD19 NF_IO3 ESAI_SCKR I2C0_SCL FTM2_QD_\nPHAMII0_\nTXDATA[3]DCU1_R1\nE18 131 PTD18 PTD18 FB_AD18 NF_IO2 ESAI_FSR I2C0_SDA FTM2_QD_\nPHBMII0_\nTXDATA[2]DCU1_G0\nE20 132 PTD17 PTD17 FB_AD17 NF_IO1 ESAI_HCKR I2C1_SCL MII0_TXERR DCU1_G1\nD20 133 PTD16 PTD16 FB_AD16 NF_IO0 ESAI_HCKT I2C1_SDA DCU1_G2Pinouts\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 93\n364\nMAP\nBGA176\nLQFPPin Name Default ALT0 ALT1 ALT2 ALT3 ALT4 ALT5 ALT6 ALT7 EzPort\nY17 86 PTD0 PTD0 QSPI0_A_\nSCKSCI2_TX FB_AD15 SPDIF_\nEXTCLK\nY18 87 PTD1 PTD1 QSPI0_A_\nCS0SCI2_RX FB_AD14 SPDIF_IN1\nV18 88 PTD2 PTD2 QSPI0_A_\nDATA3SCI2_RTS SPI1_PCS3 FB_AD13 SPDIF_OUT1\nY19 89 PTD3 PTD3 QSPI0_A_\nDATA2SCI2_CTS SPI1_PCS2 FB_AD12 SPDIF_\nPLOCK\nW19 90 PTD4 PTD4 QSPI0_A_\nDATA1SPI1_PCS1 FB_AD11 SPDIF_\nSRCLK\nW20 91 PTD5 PTD5 QSPI0_A_\nDATA0SPI1_PCS0 FB_AD10\nV20 92 PTD6 PTD6 QSPI0_A_\nDQSSPI1_SIN FB_AD9\nV19 93 PTD7 PTD7 QSPI0_B_\nSCKSPI1_SOUT FB_AD8\nU17 94 PTD8 PTD8 QSPI0_B_\nCS0FB_CLKOUT SPI1_SCK FB_AD7\nU18 97 PTD9 PTD9 QSPI0_B_\nDATA3SPI3_PCS1 FB_AD6 SAI1_TX_\nSYNCDCU1_B0\nU20 98 PTD10 PTD10 QSPI0_B_\nDATA2SPI3_PCS0 FB_AD5 DCU1_B1\nT20 99 PTD11 PTD11 QSPI0_B_\nDATA1SPI3_SIN FB_AD4\nT19 100 PTD12 PTD12 QSPI0_B_\nDATA0SPI3_SOUT FB_AD3\nT18 101 PTD13 PTD13 QSPI0_B_\nDQSSPI3_SCK FB_AD2\nA19 141 PTB23 PTB23 SAI0_TX_\nBCLKSCI1_TX FB_MUXED_\nALEFB_TS_b SCI3_RTS DCU1_G3\nA18 142 PTB24 PTB24 SAI0_RX_\nBCLKSCI1_RX FB_MUXED_\nTSIZ0NF_WE_b SCI3_CTS DCU1_G4\nB17 149 PTB25 PTB25 SAI0_RX_\nDATASCI1_RTS FB_CS1_b NF_CE0_b DCU1_G5\nA17 150 PTB26 RCON21 PTB26 SAI0_TX_\nDATASCI1_CTS RCON21 FB_CS0_b NF_CE1_b DCU1_G6\nU8 57 PTB27 RCON22 PTB27 SAI0_RX_\nSYNCRCON22 FB_OE_b FB_MUXED_\nTBST_bNF_RE_b DCU1_G7\nA16 151 PTB28 RCON23 PTB28 SAI0_TX_\nSYNCRCON23 FB_RW_b DCU1_B6\nD16 153 PTC26 RCON24 PTC26 SAI1_TX_\nBCLKSPI0_PCS5 RCON24 FB_TA_b NF_RB_b DCU1_B7\nE16 154 PTC27 RCON25 PTC27 SAI1_RX_\nBCLKSPI0_PCS4 RCON25 FB_BE3_b FB_CS3_b NF_ALE DCU1_B2\nE15 155 PTC28 RCON26 PTC28 SAI1_RX_\nDATASPI0_PCS3 RCON26 FB_BE2_b FB_CS2_b NF_CLE DCU1_B3Pinouts\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n94 NXP Semiconductors\n364\nMAP\nBGA176\nLQFPPin Name Default ALT0 ALT1 ALT2 ALT3 ALT4 ALT5 ALT6 ALT7 EzPort\nC16 152 PTC29 RCON27 PTC29 SAI1_TX_\nDATASPI0_PCS2 RCON27 FB_BE1_b FB_MUXED_\nTSIZ1DCU1_B4\nT8 58 PTC30 RCON28 PTC30 SAI1_RX_\nSYNCSPI1_PCS2 RCON28 FB_MUXED_\nBE0_bFB_TSIZ0 ADC0_SE5 DCU1_B5\nW5 42 PTC31 RCON29 PTC31 SAI1_TX_\nSYNCRCON29 ADC1_SE5 DCU1_B6\nN16 103 PTE0 BOOTMOD1 PTE0 DCU0_\nHSYNC/\nDCU0_\nTCON1BOOTMOD1 LCD0\nN18 104 PTE1 BOOTMOD0 PTE1 DCU0_\nVSYNC/\nDCU0_\nTCON2BOOTMOD0 LCD1\nN19 105 PTE2 PTE2 DCU0_PCLK LCD2\nY15 80 PTE3 PTE3 DCU0_TAG/\nDCU0_\nTCON0LCD3\nN20 106 PTE4 PTE4 DCU0_DE/\nDCU0_\nTCON3LCD4\nT16 — PTE5 PTE5 DCU0_R0 LCD5\nW16 — PTE6 PTE6 DCU0_R1 LCD6\nM20 109 PTE7 RCON0 PTE7 DCU0_R2 RCON0 LCD7\nM19 110 PTE8 RCON1 PTE8 DCU0_R3 RCON1 LCD8\nM17 111 PTE9 RCON2 PTE9 DCU0_R4 RCON2 LCD9\nM16 112 PTE10 RCON3 PTE10 DCU0_R5 RCON3 LCD10\nL16 113 PTE11 RCON4 PTE11 DCU0_R6 RCON4 LCD11\nL17 114 PTE12 RCON5 PTE12 DCU0_R7 SPI1_PCS3 RCON5 LCD12 LPT_ALT0\nY16 — PTE13 PTE13 DCU0_G0 LCD13\nW15 — PTE14 PTE14 DCU0_G1 LCD14\nL18 115 PTE15 RCON6 PTE15 DCU0_G2 RCON6 LCD15\nL20 116 PTE16 RCON7 PTE16 DCU0_G3 RCON7 LCD16\nK20 117 PTE17 RCON8 PTE17 DCU0_G4 RCON8 LCD17\nK19 118 PTE18 RCON9 PTE18 DCU0_G5 RCON9 LCD18\nK18 119 PTE19 RCON10 PTE19 DCU0_G6 RCON10 LCD19 I2C0_SCL\nA12 170 PTE20 RCON11 PTE20 DCU0_G7 RCON11 LCD20 I2C0_SDA EWM_in\nV16 81 PTE21 PTE21 DCU0_B0 LCD21\nW17 84 PTE22 PTE22 DCU0_B1 LCD22\nJ17 122 PTE23 RCON12 PTE23 DCU0_B2 RCON12 LCD23\nD19 134 PTE24 RCON13 PTE24 DCU0_B3 RCON13 LCD24\nC19 135 PTE25 RCON14 PTE25 DCU0_B4 RCON14 LCD25\nC20 137 PTE26 RCON15 PTE26 DCU0_B5 RCON15 LCD26\nB20 138 PTE27 RCON16 PTE27 DCU0_B6 RCON16 LCD27 I2C1_SCLPinouts\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 95\n364\nMAP\nBGA176\nLQFPPin Name Default ALT0 ALT1 ALT2 ALT3 ALT4 ALT5 ALT6 ALT7 EzPort\nK16 120 PTE28 RCON17 PTE28 DCU0_B7 RCON17 LCD28 I2C1_SDA EWM_out\nV15 79 PTA7 PTA7 VIU_PIX_\nCLK\nT14 76 EXT_\nTAMPER0EXT_\nTAMPER0\nU14 74 EXT_\nTAMPER1EXT_\nTAMPER1\nT13 — EXT_\nTAMPER2/\nEXT_WM0_\nTAMPER_INEXT_\nTAMPER2/\nEXT_WM0_\nTAMPER_IN\nU13 — EXT_\nTAMPER3/\nEXT_WM0_\nTAMPER_\nOUTEXT_\nTAMPER3/\nEXT_WM0_\nTAMPER_\nOUT\nU12 — EXT_\nTAMPER4/\nEXT_WM1_\nTAMPER_INEXT_\nTAMPER4/\nEXT_WM1_\nTAMPER_IN\nU10 — EXT_\nTAMPER5/\nEXT_WM1_\nTAMPER_\nOUTEXT_\nTAMPER5/\nEXT_WM1_\nTAMPER_\nOUT\nG7 2 VDD VDD\nJ7 — VDD VDD\nL7 22 VDD VDD\nH8 48 VDD VDD\nK8 85 VDD VDD\nM8 102 VDD VDD\nP8 125 VDD VDD\nG9 136 VDD VDD\nN9 174 VDD VDD\nH10 — VDD VDD\nP10 — VDD VDD\nG11 — VDD VDD\nN11 — VDD VDD\nH12 — VDD VDD\nP12 — VDD VDD\nG13 — VDD VDD\nJ13 — VDD VDD\nL13 — VDD VDD\nN13 — VDD VDD\nH14 — VDD VDDPinouts\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n96 NXP Semiconductors\n364\nMAP\nBGA176\nLQFPPin Name Default ALT0 ALT1 ALT2 ALT3 ALT4 ALT5 ALT6 ALT7 EzPort\nK14 — VDD VDD\nM14 — VDD VDD\nP14 — VDD VDD\nA1 1 VSS VSS\nA20 13 VSS VSS\nB3 24 VSS VSS\nB5 32 VSS VSS\nB8 — VSS VSS\nB11 — VSS VSS\nB13 — VSS VSS\nB16 — VSS VSS\nB19 — VSS VSS\nC2 — VSS VSS\nD17 — VSS VSS\nE5 — VSS VSS\nE8 — VSS VSS\nE11 — VSS VSS\nE14 — VSS VSS\nE19 — VSS VSS\nF2 — VSS VSS\nG17 — VSS VSS\nH4 — VSS VSS\nJ2 — VSS VSS\nJ18 — VSS VSS\nM2 — VSS VSS\nM4 — VSS VSS\nM18 — VSS VSS\nR2 — VSS VSS\nR18 — VSS VSS\nU7 — VSS VSS\nU19 — VSS VSS\nV13 — VSS VSS\nW6 — VSS VSS\nV17 — VSS VSS\nY1 — VSS VSS\nY20 — VSS VSS\nH19 — VSS VSS\nL19 — VSS VSS\nP19 — VSS VSS\nJ5 — SDRAMC_\nVDD2P5SDRAMC_\nVDD2P5Pinouts\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 97\n364\nMAP\nBGA176\nLQFPPin Name Default ALT0 ALT1 ALT2 ALT3 ALT4 ALT5 ALT6 ALT7 EzPort\nE6 — SDRAMC_\nVDD2P5SDRAMC_\nVDD2P5\nE10 — SDRAMC_\nVDD2P5SDRAMC_\nVDD2P5\nE4 — SDRAMC_\nVDD1P5SDRAMC_\nVDD1P5\nD5 — SDRAMC_\nVDD1P5SDRAMC_\nVDD1P5\nF5 — SDRAMC_\nVDD1P5SDRAMC_\nVDD1P5\nH5 — SDRAMC_\nVDD1P5SDRAMC_\nVDD1P5\nK5 — SDRAMC_\nVDD1P5SDRAMC_\nVDD1P5\nE7 — SDRAMC_\nVDD1P5SDRAMC_\nVDD1P5\nE9 — SDRAMC_\nVDD1P5SDRAMC_\nVDD1P5\nD11 — SDRAMC_\nVDD1P5SDRAMC_\nVDD1P5\nK3 10 VDD33 VDD33\nN3 25 VDD33 VDD33\nV8 52 VDD33 VDD33\nC12 83 VDD33 VDD33\nC15 — VDD33 VDD33\nU16 95 VDD33 VDD33\nK17 108 VDD33 VDD33\nN17 127 VDD33 VDD33\nT17 140 VDD33 VDD33\nC18 146 VDD33 VDD33\nF18 158 VDD33 VDD33\nW18 168 VDD33 VDD33\nH7 — VSS VSS\nK7 45 VSS VSS\nM7 82 VSS VSS\nP7 — VSS VSS\nG8 96 VSS VSS\nJ8 107 VSS VSS\nL8 — VSS VSS\nN8 139 VSS VSS\nH9 144 VSS VSS\nJ9 157 VSS VSS\nK9 175 VSS VSSPinouts\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n98 NXP Semiconductors\n364\nMAP\nBGA176\nLQFPPin Name Default ALT0 ALT1 ALT2 ALT3 ALT4 ALT5 ALT6 ALT7 EzPort\nL9 176 VSS VSS\nM9 — VSS VSS\nP9 — VSS VSS\nG10 — VSS VSS\nJ10 — VSS VSS\nK10 — VSS VSS\nL10 — VSS VSS\nM10 — VSS VSS\nN10 — VSS VSS\nH11 — VSS VSS\nJ11 — VSS VSS\nK11 — VSS VSS\nL11 — VSS VSS\nM11 — VSS VSS\nP11 — VSS VSS\nG12 — VSS VSS\nJ12 — VSS VSS\nK12 — VSS VSS\nL12 — VSS VSS\nM12 — VSS VSS\nN12 — VSS VSS\nH13 — VSS VSS\nK13 — VSS VSS\nM13 — VSS VSS\nP13 — VSS VSS\nG14 — VSS VSS\nJ14 — VSS VSS\nL14 — VSS VSS\nN14 — VSS VSS\nN7 — FA_VDD FA_VDD\nV14 75 VBAT VBAT\n— FLG VSS VSS\n12.2 Pinout diagrams\nNOTE\nThe 176 LQFP parts are not pin compatible between the F and\nR series families devices.Pinouts\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 99\nNOTE\nIf tamper detection is not required, the tamper pins must be tied\nto ground.\n1 VSS\n2 VDD\n3 JTCLK/SWCLK\n4 JTDI\n5 JTDO\n6 JTMS/SWDIO\n7 PTA12\n8 PTC0\n9 PTC1\n10 VDD33\n11 PTC2\n12 PTC3\n13 VSS\n14 PTC4\n15 PTC5\n16 PTC6\n17 PTC7\n18 PTC8\n19 PTA6\n20 PTC11\n21 PTC12\n22 VDD\n23 PTC13\n24 VSS\n25 VDD33\n26 PTC14\n27 PTC15\n28 PTC17\n29 PTC16\n30 Ext_POR\n31 VDDREG\n32 VSS\n33 BCTRL\n34 TEST\n35 RESETB/RESET_OUT\n36 DACO0\n37 DACO1\n38 VDDA33_ADC\n39 VSSA33_ADC\n40 VREFL_ADC\n41 VREFH_ADC\n42 PTC31\n43 PTA16\n44 PTA17\n45 VSS\n46 PTA18\n47 PTA19\n48 VDD\n49 PTB0\n50 PTB1\n51 PTB2\n52 VDD33\n53 PTB3\n54 PTB4\n55 PTB5\n56 PTB6\n57 PTB27\n58 PTC30\n59 USB_DCAP\n60 USB0_VBUS\n61 USB0_GND\n62 USB0_DM\n63 USB0_DP\n64 USB0_VBUS_DETECT\n65 DECAP_V25_LDO_OUT\n66 VSS_KEL0\n67 VSS\n68 VDD33_LDOIN\n69 DECAP_V11_LDO_OUT\n70 EXTAL32\n71 XTAL32\n72 XTAL\n73 EXTAL\n74 EXT_TAMPER1\n75 VBAT\n76 EXT_TAMPER0\n77 PTC9\n78 PTC10\n79 PTA7\n80 PTE3\n81 PTE21\n82 VSS\n83 VDD33\n84 PTE22\n85 VDD\n86 PTD0\n87 PTD1\n88 PTD289 PTD390 PTD491 PTD592 PTD693 PTD794 PTD895 VDD3396 VSS97 PTD998 PTD1099 PTD11100 PTD12101 PTD13102 VDD103 PTE0104 PTE1105 PTE2106 PTE4107 VSS108 VDD33109 PTE7110 PTE8111 PTE9112 PTE10113 PTE11114 PTE12115 PTE15116 PTE16117 PTE17118 PTE18119 PTE19120 PTE28121 PTB8122 PTE23123 PTB9124 PTD23125 VDD126 PTD22127 VDD33128 PTD21129 PTD20130 PTD19131 PTD18132 PTD17133 PTD16134 PTE24135 PTE25136 VDD137 PTE26138 PTE27139 VSS140 VDD33141 PTB23142 PTB24143 PTA20144 VSS145 PTA21146 VDD33147 PTA22148 PTA23149 PTB25150 PTB26151 PTB28152 PTC29153 PTC26154 PTC27155 PTC28156 PTB13157 VSS158 VDD33159 PTB10160 PTB17161 PTB15162 PTB14163 PTB16164 PTB11165 PTB12166 PTB7167 PTB19168 VDD33169 PTB20170 PTE20171 PTB18172 PTB22173 PTB21174 VDD175 VSS176 VSS\nFLG\nFigure 58. 176 LQFP Pinout DiagramPinouts\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n100 NXP Semiconductors\n1\nA VSS\nB DDR_\nODT[1]\nC DDR_D[13]\nD DDR_D[9]\nE DDR_\nDQS[1]\nF DDR_\nDQS_b[1]\nG DDR_\nD[12]\nH DDR_\nD[10]\nJ DDR_D[8]\nK JTDO\nL JTMS\n/SWDIO\nM PTC5\nN PTC6\nP PTC13\nR PTC14\nT TEST2\nU DACO0\nV VDDA33_\nADC\nW VREFH_\nADC\n1Y VSS2\nDDR_\nCLK[0]\nDDR_\nCLK_b[0]\nVSS\nDDR_D[15]\nDDR_\nD[11]\nVSS\nDDR_\nDQM[1]\nDDR_\nD[14]\nVSS\nJTDI\nPTC4\nVSS\nPTC7\nPTC15\nVSS\nBCTRL\nDACO1\nVSSA33_\nADC\nADC0SE9\n2ADC0SE83\nDDR_ZQ\nVSS\nDDR_D[6]\nDDR_\nDQS[0]\nDDR_\nDQS_b[0]\nDDR_D[4]\nDDR_\nD[7]\nDDR_\nD[1]\nDDR_D[5]\nVDD33\nPTA12\nPTC3\nVDD33\nPTC12\nPTC16\nTEST\nVREFL_\nADC\nVDDA33_\nAFE\nADC1SE8\n3ADC1SE94\nDDR_\nRAS_b\nDDR_\nCAS_b\nDDR_\nODT[0]\nDDR_\nD[2]\nSDRAMC_\nVDD1P5\nDDR_\nD[0]\nDDR_\nD[3]\nVSS\nDDR_\nDQM[0]\nJTCLK/\nSWCLK\nPTC0\nVSS\nPTC8\nPTC11\nPTC17\nRESETB\n/RESET_\nOUT\nVADCSE1\nVSSA33_\nAFE\nVADCSE2\n4VADCSE05\nDDR_\nCKE[0]\nVSS\nDDR_\nCS_b[0]\nSDRAMC_\nVDD1P5\nVSS\nSDRAMC_\nVDD1P5\nDDR_\nVREF\nSDRAMC_\nVDD1P5\nSDRAMC_\nVDD2P5\nSDRAMC_\nVDD1P5\nPTC1\nPTC2\nPTA6\nVDDREG\nVSS12_\nAFE\nVDD12_\nAFE\nVADC_\nAFE_\nBANDGAP\nVADCSE3\nPTC31\n5PTA166\nDDR_A[4]\nDDR_A[5]\nDDR_\nWE_b\nDDR_\nRESET\nSDRAMC_\nVDD2P5\nPTB0\nPTA19\nPTA18\nVSS\n6PTA177\nDDR_A[7]\nDDR_A[3]\nDDR_A[0]\nDDR_A[10]\nSDRAMC_\nVDD1P5\nVDD\nVSS\nVDD\nVSS\nVDD\nVSS\nFA_VDD\nVSS\nPTB1\nVSS\nPTB2\nPTB3\n7PTB48\nDDR_A[2]\nVSS\nDDR_BA[0]\nDDR_BA[2]\nVSS\nVSS\nVDD\nVSS\nVDD\nVSS\nVDD\nVSS\nVDD\nPTC30\nPTB27\nVDD33\nPTB6\n8PTB59\nDDR_A[6]\nDDR_A[9]\nDDR_BA[1]\nDDR_A[14]\nSDRAMC_\nVDD1P5\nVDD\nVSS\nVSS\nVSS\nVSS\nVSS\nVDD\nVSS\nUSB0_DM\nUSB1_\nVBUS_\nDETECT\nUSB1_DM\nUSB1_DP\n9USB1_GND10\nDDR_A[13]\nDDR_A[15]\nDDR_A[12]\nDDR_\nA[11]\nSDRAMC_\nVDD2P5\nVSS\nVDD\nVSS\nVSS\nVSS\nVSS\nVSS\nVDD\nUSB0_DP\nUSB0_\nGND\nUSB1_\nVBUS\n10USB_\nDCAP11\nDDR_A[8]\nVSS\nDDR_A[1]\nSDRAMC_\nVDD1P5\nVSS\nVDD\nVSS\nVSS\nVSS\nVSS\nVSS\nVDD\nVSS\nVSS_KEL0\nVSS\nUSB0_\nVBUS\n11USB0_\nVBUS_\nDETECT12\nPTE20\nPTB18\nVDD33\nPTB22\nPTB21\nVSS\nVDD\nVSS\nVSS\nVSS\nVSS\nVSS\nVDD\nVDD33_\nLDOIN\nEXT_TAMPER4\n/EXT_WM1_\nTAMPER_IN\nDECAP_\nV11_LDO_\nOUT\nXTAL32\n12EXTAL3213\nPTB20\nVSS\nPTB19\nPTB7\nPTB12\nVDD\nVSS\nVDD\nVSS\nVDD\nVSS\nVDD\nVSS\nVSS\nXTAL\n13EXTAL14\nPTB15\nPTB14\nPTB16\nPTB11\nVSS\nVSS\nVDD\nVSS\nVDD\nVSS\nVDD\nVSS\nVDD\nEXT_\nTAMPER0\nEXT_\nTAMPER1\nVBAT\nLVDS0P\n14LVDS0N15\nPTB17\nPTB10\nVDD33\nPTB13\nPTC28\nPTC9\nPTC10\nPTA7\nPTE14\n15PTE316\nPTB28\nVSS\nPTC29\nPTC26\nPTC27\nPTD19\nPTD26\nPTD27\nPTB8\nPTE28\nPTE11\nPTE10\nPTE0\nPTA31\nPTA24\nPTE5\nVDD33\nPTE21\nPTE6\n16PTE1317\nPTB26\nPTB25\nPTA23\nVSS\nPTA22\nPTD20\nVSS\nPTD28\nPTE23\nVDD33\nPTE12\nPTE9\nVDD33\nPTA30\nPTA25\nVDD33\nPTD8\nVSS\nPTE22\n17PTD018\nPTB24\nPTA20\nVDD33\nPTA21\nPTD18\nVDD33\nPTD25\nPTD29\nVSS\nPTE19\nPTE15\nVSS\nPTE1\nPTA29\nVSS\nPTD13\nPTD9\nPTD2\nVDD33\n18PTD119\nPTB23\nVSS\nPTE25\nPTE24\nVSS\nPTD21\nPTD24\nVSS\nPTB9\nPTE18\nVSS\nPTE8\nPTE2\nVSS\nPTA26\nPTD12\nVSS\nPTD7\nPTD4\n19PTD320\nA VSS\nB PTE27\nC PTE26\nD PTD16\nE PTD17\nF PTD22\nG PTD23\nH PTD30\nJ PTD31\nK PTE17\nL PTE16\nM PTE7\nN PTE4\nP PTA28\nR PTA27\nT PTD11\nU PTD10\nV PTD6\nW PTD5\n20Y VSSDECAP_\nV25_LDO\n_OUTEXT_TAMPER2\n/EXT_WM0_\nTAMPER_IN\nEXT_TAMPER3\n/EXT_WM0_\nTAMPER_OUTEXT_TAMPER5\n/EXT_WM1_\nTAMPER_OUT\nFigure 59. 364-pin BGA package ballmap\n12.2.1 GPIO Mapping\nTable 75. RGPIO versus Pins\nRGPIO In GPIO module Corresponding Pin\non the chipIOMUX register name IOMUX register\naddress\nRGPIO[0] PORT0[0] PTA6 IOMUXC_PTA6 40048000\nTable continues on the next page...Pinouts\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 101\nTable 75. RGPIO versus Pins (continued)\nRGPIO In GPIO module Corresponding Pin\non the chipIOMUX register name IOMUX register\naddress\nRGPIO[1] PORT0[1] PTA8 IOMUXC_PTA8 40048004\nRGPIO[2] PORT0[2] PTA9 IOMUXC_PTA9 40048008\nRGPIO[3] PORT0[3] PTA10 IOMUXC_PTA10 4004800C\nRGPIO[4] PORT0[4] PTA11 IOMUXC_PTA11 40048010\nRGPIO[5] PORT0[5] PTA12 IOMUXC_PTA12 40048014\nRGPIO[6] PORT0[6] PTA16 IOMUXC_PTA16 40048018\nRGPIO[7] PORT0[7] PTA17 IOMUXC_PTA17 4004801C\nRGPIO[8] PORT0[8] PTA18 IOMUXC_PTA18 40048020\nRGPIO[9] PORT0[9] PTA19 IOMUXC_PTA19 40048024\nRGPIO[10] PORT0[10] PTA20 IOMUXC_PTA20 40048028\nRGPIO[11] PORT0[11] PTA21 IOMUXC_PTA21 4004802C\nRGPIO[12] PORT0[12] PTA22 IOMUXC_PTA22 40048030\nRGPIO[13] PORT0[13] PTA23 IOMUXC_PTA23 40048034\nRGPIO[14] PORT0[14] PTA24 IOMUXC_PTA24 40048038\nRGPIO[15] PORT0[15] PTA25 IOMUXC_PTA25 4004803C\nRGPIO[16] PORT0[16] PTA26 IOMUXC_PTA26 40048040\nRGPIO[17] PORT0[17] PTA27 IOMUXC_PTA27 40048044\nRGPIO[18] PORT0[18] PTA28 IOMUXC_PTA28 40048048\nRGPIO[19] PORT0[19] PTA29 IOMUXC_PTA29 4004804C\nRGPIO[20] PORT0[20] PTA30 IOMUXC_PTA30 40048050\nRGPIO[21] PORT0[21] PTA31 IOMUXC_PTA31 40048054\nRGPIO[22] PORT0[22] PTB0 IOMUXC_PTB0 40048058\nRGPIO[23] PORT0[23] PTB1 IOMUXC_PTB1 4004805C\nRGPIO[24] PORT0[24] PTB2 IOMUXC_PTB2 40048060\nRGPIO[25] PORT0[25] PTB3 IOMUXC_PTB3 40048064\nRGPIO[26] PORT0[26] PTB4 IOMUXC_PTB4 40048068\nRGPIO[27] PORT0[27] PTB5 IOMUXC_PTB5 4004806C\nRGPIO[28] PORT0[28] PTB6 IOMUXC_PTB6 40048070\nRGPIO[29] PORT0[29] PTB7 IOMUXC_PTB7 40048074\nRGPIO[30] PORT0[30] PTB8 IOMUXC_PTB8 40048078\nRGPIO[31] PORT0[31] PTB9 IOMUXC_PTB9 4004807C\nRGPIO[32] PORT1[0] PTB10 IOMUXC_PTB10 40048080\nRGPIO[33] PORT1[1] PTB11 IOMUXC_PTB11 40048084\nRGPIO[34] PORT1[2] PTB12 IOMUXC_PTB12 40048088\nRGPIO[35] PORT1[3] PTB13 IOMUXC_PTB13 4004808C\nRGPIO[36] PORT1[4] PTB14 IOMUXC_PTB14 40048090\nRGPIO[37] PORT1[5] PTB15 IOMUXC_PTB15 40048094\nRGPIO[38] PORT1[6] PTB16 IOMUXC_PTB16 40048098\nRGPIO[39] PORT1[7] PTB17 IOMUXC_PTB17 4004809C\nTable continues on the next page...Pinouts\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n102 NXP Semiconductors\nTable 75. RGPIO versus Pins (continued)\nRGPIO In GPIO module Corresponding Pin\non the chipIOMUX register name IOMUX register\naddress\nRGPIO[40] PORT1[8] PTB18 IOMUXC_PTB18 400480A0\nRGPIO[41] PORT1[9] PTB19 IOMUXC_PTB19 400480A4\nRGPIO[42] PORT1[10] PTB20 IOMUXC_PTB20 400480A8\nRGPIO[43] PORT1[11] PTB21 IOMUXC_PTB21 400480AC\nRGPIO[44] PORT1[12] PTB22 IOMUXC_PTB22 400480B0\nRGPIO[45] PORT1[13] PTC0 IOMUXC_PTC0 400480B4\nRGPIO[46] PORT1[14] PTC1 IOMUXC_PTC1 400480B8\nRGPIO[47] PORT1[15] PTC2 IOMUXC_PTC2 400480BC\nRGPIO[48] PORT1[16] PTC3 IOMUXC_PTC3 400480C0\nRGPIO[49] PORT1[17] PTC4 IOMUXC_PTC4 400480C4\nRGPIO[50] PORT1[18] PTC5 IOMUXC_PTC5 400480C8\nRGPIO[51] PORT1[19] PTC6 IOMUXC_PTC6 400480CC\nRGPIO[52] PORT1[20] PTC7 IOMUXC_PTC7 400480D0\nRGPIO[53] PORT1[21] PTC8 IOMUXC_PTC8 400480D4\nRGPIO[54] PORT1[22] PTC9 IOMUXC_PTC9 400480D8\nRGPIO[55] PORT1[23] PTC10 IOMUXC_PTC10 400480DC\nRGPIO[56] PORT1[24] PTC11 IOMUXC_PTC11 400480E0\nRGPIO[57] PORT1[25] PTC12 IOMUXC_PTC12 400480E4\nRGPIO[58] PORT1[26] PTC13 IOMUXC_PTC13 400480E8\nRGPIO[59] PORT1[27] PTC14 IOMUXC_PTC14 400480EC\nRGPIO[60] PORT1[28] PTC15 IOMUXC_PTC15 400480F0\nRGPIO[61] PORT1[29] PTC16 IOMUXC_PTC16 400480F4\nRGPIO[62] PORT1[30] PTC17 IOMUXC_PTC17 400480F8\nRGPIO[63] PORT1[31] PTD31 IOMUXC_PTD31 400480FC\nRGPIO[64] PORT2[0] PTD30 IOMUXC_PTD30 40048100\nRGPIO[65] PORT2[1] PTD29 IOMUXC_PTD29 40048104\nRGPIO[66] PORT2[2] PTD28 IOMUXC_PTD28 40048108\nRGPIO[67] PORT2[3] PTD27 IOMUXC_PTD27 4004810C\nRGPIO[68] PORT2[4] PTD26 IOMUXC_PTD26 40048110\nRGPIO[69] PORT2[5] PTD25 IOMUXC_PTD25 40048114\nRGPIO[70] PORT2[6] PTD24 IOMUXC_PTD24 40048118\nRGPIO[71] PORT2[7] PTD23 IOMUXC_PTD23 4004811C\nRGPIO[72] PORT2[8] PTD22 IOMUXC_PTD22 40048120\nRGPIO[73] PORT2[9] PTD21 IOMUXC_PTD21 40048124\nRGPIO[74] PORT2[10] PTD20 IOMUXC_PTD20 40048128\nRGPIO[75] PORT2[11] PTD19 IOMUXC_PTD19 4004812C\nRGPIO[76] PORT2[12] PTD18 IOMUXC_PTD18 40048130\nRGPIO[77] PORT2[13] PTD17 IOMUXC_PTD17 40048134\nRGPIO[78] PORT2[14] PTD16 IOMUXC_PTD16 40048138\nTable continues on the next page...Pinouts\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 103\nTable 75. RGPIO versus Pins (continued)\nRGPIO In GPIO module Corresponding Pin\non the chipIOMUX register name IOMUX register\naddress\nRGPIO[79] PORT2[15] PTD0 IOMUXC_PTD0 4004813C\nRGPIO[80] PORT2[16] PTD1 IOMUXC_PTD1 40048140\nRGPIO[81] PORT2[17] PTD2 IOMUXC_PTD2 40048144\nRGPIO[82] PORT2[18] PTD3 IOMUXC_PTD3 40048148\nRGPIO[83] PORT2[19] PTD4 IOMUXC_PTD4 4004814C\nRGPIO[84] PORT2[20] PTD5 IOMUXC_PTD5 40048150\nRGPIO[85] PORT2[21] PTD6 IOMUXC_PTD6 40048154\nRGPIO[86] PORT2[22] PTD7 IOMUXC_PTD7 40048158\nRGPIO[87] PORT2[23] PTD8 IOMUXC_PTD8 4004815C\nRGPIO[88] PORT2[24] PTD9 IOMUXC_PTD9 40048160\nRGPIO[89] PORT2[25] PTD10 IOMUXC_PTD10 40048164\nRGPIO[90] PORT2[26] PTD11 IOMUXC_PTD11 40048168\nRGPIO[91] PORT2[27] PTD12 IOMUXC_PTD12 4004816C\nRGPIO[92] PORT2[28] PTD13 IOMUXC_PTD13 40048170\nRGPIO[93] PORT2[29] PTB23 IOMUXC_PTB23 40048174\nRGPIO[94] PORT2[30] PTB24 IOMUXC_PTB24 40048178\nRGPIO[95] PORT2[31] PTB25 IOMUXC_PTB25 4004817C\nRGPIO[96] PORT3[0] PTB26 IOMUXC_PTB26 40048180\nRGPIO[97] PORT3[1] PTB27 IOMUXC_PTB27 40048184\nRGPIO[98] PORT3[2] PTB28 IOMUXC_PTB28 40048188\nRGPIO[99] PORT3[3] PTC26 IOMUXC_PTC26 4004818C\nRGPIO[100] PORT3[4] PTC27 IOMUXC_PTC27 40048190\nRGPIO[101] PORT3[5] PTC28 IOMUXC_PTC28 40048194\nRGPIO[102] PORT3[6] PTC29 IOMUXC_PTC29 40048198\nRGPIO[103] PORT3[7] PTC30 IOMUXC_PTC30 4004819C\nRGPIO[104] PORT3[8] PTC31 IOMUXC_PTC31 400481A0\nRGPIO[105] PORT3[9] PTE0 IOMUXC_PTE0 400481A4\nRGPIO[106] PORT3[10] PTE1 IOMUXC_PTE1 400481A8\nRGPIO[107] PORT3[11] PTE2 IOMUXC_PTE2 400481AC\nRGPIO[108] PORT3[12] PTE3 IOMUXC_PTE3 400481B0\nRGPIO[109] PORT3[13] PTE4 IOMUXC_PTE4 400481B4\nRGPIO[110] PORT3[14] PTE5 IOMUXC_PTE5 400481B8\nRGPIO[111] PORT3[15] PTE6 IOMUXC_PTE6 400481BC\nRGPIO[112] PORT3[16] PTE7 IOMUXC_PTE7 400481C0\nRGPIO[113] PORT3[17] PTE8 IOMUXC_PTE8 400481C4\nRGPIO[114] PORT3[18] PTE9 IOMUXC_PTE9 400481C8\nRGPIO[115] PORT3[19] PTE10 IOMUXC_PTE10 400481CC\nRGPIO[116] PORT3[20] PTE11 IOMUXC_PTE11 400481D0\nRGPIO[117] PORT3[21] PTE12 IOMUXC_PTE12 400481D4\nTable continues on the next page...Pinouts\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n104 NXP Semiconductors\nTable 75. RGPIO versus Pins (continued)\nRGPIO In GPIO module Corresponding Pin\non the chipIOMUX register name IOMUX register\naddress\nRGPIO[118] PORT3[22] PTE13 IOMUXC_PTE13 400481D8\nRGPIO[119] PORT3[23] PTE14 IOMUXC_PTE14 400481DC\nRGPIO[120] PORT3[24] PTE15 IOMUXC_PTE15 400481E0\nRGPIO[121] PORT3[25] PTE16 IOMUXC_PTE16 400481E4\nRGPIO[122] PORT3[26] PTE17 IOMUXC_PTE17 400481E8\nRGPIO[123] PORT3[27] PTE18 IOMUXC_PTE18 400481EC\nRGPIO[124] PORT3[28] PTE19 IOMUXC_PTE19 400481F0\nRGPIO[125] PORT3[29] PTE20 IOMUXC_PTE20 400481F4\nRGPIO[126] PORT3[30] PTE21 IOMUXC_PTE21 400481F8\nRGPIO[127] PORT3[31] PTE22 IOMUXC_PTE22 400481FC\nRGPIO[128] PORT4[0] PTE23 IOMUXC_PTE23 40048200\nRGPIO[129] PORT4[1] PTE24 IOMUXC_PTE24 40048204\nRGPIO[130] PORT4[2] PTE25 IOMUXC_PTE25 40048208\nRGPIO[131] PORT4[3] PTE26 IOMUXC_PTE26 4004820C\nRGPIO[132] PORT4[4] PTE27 IOMUXC_PTE27 40048210\nRGPIO[133] PORT4[5] PTE28 IOMUXC_PTE28 40048214\nRGPIO[134] PORT4[6] PTA7 IOMUXC_PTA7 40048218\n12.2.2 Special Signal\nTable 76. Special Signal Considerations\nSpecial Signal Comments\nDDR_VREF When using DDR_VREF with DDR I/O, the nominal reference\nvoltage must be half of the SDRAMC_VDD1P5 supply. The\nuser must tie DDR_VREF to a precision external resistor\ndivider. Shunt each resistor with a closely-mounted 0.1 μF\ncapacitor.\nDDR_ZQ DRAM calibration resistor 240 Ω 1% used as reference during\nDRAM output buffer driver calibration should be connected\nbetween this pad and GND\nDECAP_V25_LDO_OUT DCAP_V25_LDO_OUT can be tied to SDRAMC_VDD2P5 to\nprovide the predriver supply for the DDR I/O segment.\nSDRAMC_VDD1P5 requires an external regulated supply. If\nSDRAMC_VDD2P5 uses an external 2.5V supply, do NOT tie\nit to DCAP_V25_LDO_OUT.\nEXT_POR, TEST Factory use only, tie to ground..\nEXT_TAMPER0, EXT_TAMPER1, EXT_TAMPER2,\nEXT_TAMPER3, EXT_TAMPER4, EXT_TAMPER5Security related tamper detection inputs, if not in use they\nmust be tied to ground.\nFA_VDD Factory use only, tie to VDD.\nTable continues on the next page...Pinouts\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 105\nTable 76. Special Signal Considerations (continued)\nSpecial Signal Comments\nJTCLK, JTDI, JTDO, JTMS For JTAG the use of external resistors is unnecessary.\nHowever, if external resistors are used, the user must ensure\nthat the on-chip pull-up/down configuration is matched. For\nexample, do not use an external pull down on an input that\nhas on-chip pull-up. JTDO is configured with a keeper circuit\nsuch that the floating condition is eliminated if an external pull\nresistor is not present. An external pull resistor on JTDO is\ndetrimental and should be avoided.\nLVDS0N, LVDS0P Not recommended for application use, intended for clock\nobservation purposes during debug only.\nRESETB/RESET_OUT Active low input used to generate a system wide reset (except\nthe SRTC). A glitch filter is include to help prevent\nunexpected resets, a minimum pulse width of 125 nsecs is\nrequired to guarantee a reset is detected.\nXTAL, EXTAL A 24.0 MHz fundamental mode crystal should be connected\nbetween XTAL and EXTAL. The crystal must be rated for a\ndrive level of 250 μW or higher. An ESR (equivalent series\nresistance) of 80 Ω or less is recommended. This clock is\nused as a reference for USB, so there are strict frequency\ntolerance and jitter requirements. The crystal can be\neliminated if an external 24 MHz oscillator is available in the\nsystem. In this case, XTAL must be directly driven by the\nexternal oscillator and EXTAL floated. The XTAL signal level\nmust swing from ~0.8 x DECAP_V11_ LDO_OUT to ~0.2 V.\nXTAL32, EXTAL32 If the user wishes to configure XTAL32 and EXTAL32 as an\nRTC oscillator, a 32.768 kHz crystal, (≤50 kΩ ESR, 10 pF\nload) should be connected between XTAL32 and EXTAL32.\nKeep in mind the capacitors implemented on either side of the\ncrystal are about twice the crystal load capacitor. To hit the\nexact oscillation frequency, the board capacitors need to be\nreduced to account for board and chip parasitics. The\nintegrated oscillation amplifier is self biasing, but relatively\nweak. Care must be taken to limit parasitic leakage from\nXTAL32 and EXTAL32 to either power or ground (>100 MΩ).\nThis will debias the amplifier and cause a reduction of startup\nmargin. Typically XTAL32 and EXTAL32 should bias to\napproximately 0.5 V. If it is desired to feed an external low\nfrequency clock into XTAL32 the EXTAL32 pin should be left\nfloating or driven with a complimentary signal. The logic level\nof this forcing clock should not exceed DECAP_V11_\nLDO_OUT level and the frequency should be <100 kHz under\ntypical conditions. In the case where the SIRC is used, it is\nrecommended to connect XTAL32 to ground and leave\nEXTAL32 floating.Pinouts\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n106 NXP Semiconductors\nPower Supply Pins\n13.1 Power Supply Pins\nTable 77. Power Supply Pins\nSupply Rail Name 364 MAP BGA 176 LQFP (F-series ONLY) Comment\nDECAP_V11_ LDO_OUT V12 69 On-chip 1.1V LDO output\nDECAP_V25_ LDO_OUT T11 65 On-chip 2.5V LDO output\n(Intended to supply DRAM IO\nwhen required)\nFA_VDD N7 — Factory Use Only (Connect to\nVDD, internally bonded in\nLQFP)\nSDRAMC_ VDD1P5 D5, D11, E4, E7, E9, F5, H5,\nK5DRAM not supported in LQFP 1.5V DDR3 DRAM Supply\n(1.2V for LPDDR2)\nSDRAMC_ VDD2P5 E6, E10, J5 DRAM not supported in LQFP 2.5V DRAM Supply\nUSB_DCAP Y10 59 On-chip 3V LDO output\n(Intended to be fed by\nexternal USB VBUS supply)\nUSB0_GND V10 61\nUSB1_GND Y9 USB1 not supported in LQFP\nVADC_AFE_ BANDGAP U5 Video ADC not supported in\nLQFPVideo ADC Bandgap Output\nVBAT V14 75 On-chip SNVS regulator\nbattery back-up supply option\nVDD G7, G9, G11, G13, H8, H10,\nH12, H14, J7, J13, K8, K14,\nL7, L13, M8, M14, N9, N11,\nN13, P8, P10, P12, P142, 22, 48, 85, 102, 125, 136,\n1741.2V Core Supply (Internally\nRegulated)\nVDD33 C12, C15, C18, F18, K3, K17,\nN3, N17, T17, U16, V8, W1810, 25, 52, 83, 95, 108, 127,\n140, 146, 158, 1683.3V IO Supply\nVDDA33_ADC V1 38 3.3V Analog To Digital\nconvertor supply\nVDD12_AFE T5 Video ADC not supported in\nLQFP1.2V Analog Front End supply\nfor Video ADC\nVDDA33_AFE V3 Video ADC not supported in\nLQFP3.3V Analog Front End supply\nfor Video ADC\nVDD33_ LDOIN T12 68 On-chip 2.5V LDO, 1.1V LDO\nand SNVS regulators input\nsupply\nVDDREG P5 31 On-chip HPREG, LPREG,\nWBREG and ULPREG\nregulators input supply\nVREFH_ADC W1 41 ATD High Voltage Reference\nVREFL_ADC U3 40 ATD Low Voltage Reference\nTable continues on the next page...13Power Supply Pins\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 107\nTable 77. Power Supply Pins (continued)\nSupply Rail Name 364 MAP BGA 176 LQFP (F-series ONLY) Comment\nVSS A1, A20, B3, B5, B8, B11,\nB13, B16, B19, C2, D17, E5,\nE8, E11, E14, E19, F2, G8,\nG10, G12, G14, G17, H4, H7,\nH9, H11, H13, H19, J2, J8,\nJ9, J10, J11, J12, J14, J18,\nK7, K9, K10, K11, K12, K13,\nL8, L9, L10, L11, L12, L14,\nL19, M2, M4, M7, M9, M10,\nM11, M12, M13, M18, N8,\nN10, N12, N14, P7, P9, P11,\nP13, P19, R2, R18, U7, U19,\nV11, V13, V17, W6, Y1, Y201, 13, 24, 32, 45, 67, 82, 96,\n107, 139, 144, 157, 175, 176,\nFLGGround—connect "Flag pad\n(FLG)" to the internal GND\nplane with numerous vias, for\nboth electrical and thermal\npurposes.\nVSSA33_ADC V2 39 ATD Ground\nVSS12_AFE R5 Video ADC not supported in\nLQFPVideo ADC Ground\nVSSA33_AFE V4 Video ADC not supported in\nLQFPVideo ADC Ground\nVSS_KEL0 U11 66 Ground (VSS and VSS_KEL0\nare NOT connected internally)\nFunctional Assignment Pins\n14.1 Functional Assignment Pins\nTable 78. Functional Assignment Pins\nSignal\nName364 MAP\nBGA176 LQFP\n(F-series\nONLY)Power\nGroupPad Type Default\nMode\n(Reset)Default\nFunctionInput/\nOutputValue\nADC0SE8 Y2 — VDDA33_A\nDCAnalog — ADC0SE8 — —\nADC0SE9 W2 — VDDA33_A\nDCAnalog — ADC0SE9 — —\nADC1SE8 W3 — VDDA33_A\nDCAnalog — ADC1SE8 — —\nADC1SE9 Y3 — VDDA33_A\nDCAnalog — ADC1SE9 — —\nBCTRL T2 33 VDDREG Analog — BCTRL — —\nDACO0 U1 36 VDDA33_A\nDCAnalog — DACO0 — —\nDACO1 U2 37 VDDA33_A\nDCAnalog — DACO1 — —\nTable continues on the next page...14Functional Assignment Pins\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n108 NXP Semiconductors\nTable 78. Functional Assignment Pins\n(continued)\nSignal\nName364 MAP\nBGA176 LQFP\n(F-series\nONLY)Power\nGroupPad Type Default\nMode\n(Reset)Default\nFunctionInput/\nOutputValue\nDDR_A[0] C7 — SDRAMC_\nVDD2P5DDR — DDR_A[0] — —\nDDR_A[1] C11 — SDRAMC_\nVDD2P5DDR — DDR_A[1] — —\nDDR_A[2] A8 — SDRAMC_\nVDD2P5DDR — DDR_A[2] — —\nDDR_A[3] B7 — SDRAMC_\nVDD2P5DDR — DDR_A[3] — —\nDDR_A[4] A6 — SDRAMC_\nVDD2P5DDR — DDR_A[4] — —\nDDR_A[5] B6 — SDRAMC_\nVDD2P5DDR — DDR_A[5] — —\nDDR_A[6] A9 — SDRAMC_\nVDD2P5DDR — DDR_A[6] — —\nDDR_A[7] A7 — SDRAMC_\nVDD2P5DDR — DDR_A[7] — —\nDDR_A[8] A11 — SDRAMC_\nVDD2P5DDR — DDR_A[8] — —\nDDR_A[9] B9 — SDRAMC_\nVDD2P5DDR — DDR_A[9] — —\nDDR_A[10] D7 — SDRAMC_\nVDD2P5DDR — DDR_A[10] — —\nDDR_A[11] D10 — SDRAMC_\nVDD2P5DDR — DDR_A[11] — —\nDDR_A[12] C10 — SDRAMC_\nVDD2P5DDR — DDR_A[12] — —\nDDR_A[13] A10 — SDRAMC_\nVDD2P5DDR — DDR_A[13] — —\nDDR_A[14] D9 — SDRAMC_\nVDD2P5DDR — DDR_A[14] — —\nDDR_A[15] B10 — SDRAMC_\nVDD2P5DDR — DDR_A[15] — —\nDDR_BA[0] C8 — SDRAMC_\nVDD2P5DDR — DDR_BA[0] — —\nDDR_BA[1] C9 — SDRAMC_\nVDD2P5DDR — DDR_BA[1] — —\nDDR_BA[2] D8 — SDRAMC_\nVDD2P5DDR — DDR_BA[2] — —\nDDR_CAS_\nbB4 — SDRAMC_\nVDD2P5DDR — DDR_CAS_\nb— —\nDDR_CKE[0\n]A5 — SDRAMC_\nVDD2P5DDR — DDR_CKE[0\n]— —\nTable continues on the next page...Functional Assignment Pins\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 109\nTable 78. Functional Assignment Pins\n(continued)\nSignal\nName364 MAP\nBGA176 LQFP\n(F-series\nONLY)Power\nGroupPad Type Default\nMode\n(Reset)Default\nFunctionInput/\nOutputValue\nDDR_CLK[0\n]A2 — SDRAMC_\nVDD2P5DDR — DDR_CLK[0\n]— —\nDDR_CLK_\nb[0]B2 — SDRAMC_\nVDD2P5DDR — DDR_CLK_\nb[0]— —\nDDR_CS_b[\n0]C5 — SDRAMC_\nVDD2P5DDR — DDR_CS_b[\n0]— —\nDDR_D[0] F4 — SDRAMC_\nVDD2P5DDR — DDR_D[0] — —\nDDR_D[1] H3 — SDRAMC_\nVDD2P5DDR — DDR_D[1] — —\nDDR_D[2] D4 — SDRAMC_\nVDD2P5DDR — DDR_D[2] — —\nDDR_D[3] G4 — SDRAMC_\nVDD2P5DDR — DDR_D[3] — —\nDDR_D[4] F3 — SDRAMC_\nVDD2P5DDR — DDR_D[4] — —\nDDR_D[5] J3 — SDRAMC_\nVDD2P5DDR — DDR_D[5] — —\nDDR_D[6] C3 — SDRAMC_\nVDD2P5DDR — DDR_D[6] — —\nDDR_D[7] G3 — SDRAMC_\nVDD2P5DDR — DDR_D[7] — —\nDDR_D[8] J1 — SDRAMC_\nVDD2P5DDR — DDR_D[8] — —\nDDR_D[9] D1 — SDRAMC_\nVDD2P5DDR — DDR_D[9] — —\nDDR_D[10] H1 — SDRAMC_\nVDD2P5DDR — DDR_D[10] — —\nDDR_D[11] E2 — SDRAMC_\nVDD2P5DDR — DDR_D[11] — —\nDDR_D[12] G1 — SDRAMC_\nVDD2P5DDR — DDR_D[12] — —\nDDR_D[13] C1 — SDRAMC_\nVDD2P5DDR — DDR_D[13] — —\nDDR_D[14] H2 — SDRAMC_\nVDD2P5DDR — DDR_D[14] — —\nDDR_D[15] D2 — SDRAMC_\nVDD2P5DDR — DDR_D[15] — —\nDDR_DQM[\n0]J4 — SDRAMC_\nVDD2P5DDR — DDR_DQM[\n0]— —\nDDR_DQM[\n1]G2 — SDRAMC_\nVDD2P5DDR — DDR_DQM[\n1]— —\nTable continues on the next page...Functional Assignment Pins\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n110 NXP Semiconductors\nTable 78. Functional Assignment Pins\n(continued)\nSignal\nName364 MAP\nBGA176 LQFP\n(F-series\nONLY)Power\nGroupPad Type Default\nMode\n(Reset)Default\nFunctionInput/\nOutputValue\nDDR_DQS[\n0]D3 — SDRAMC_\nVDD2P5DDR — DDR_DQS[\n0]— —\nDDR_DQS_\nb[0]E3 — SDRAMC_\nVDD2P5DDR — DDR_DQS_\nb[0]— —\nDDR_DQS[\n1]E1 — SDRAMC_\nVDD2P5DDR — DDR_DQS[\n1]— —\nDDR_DQS_\nb[1]F1 — SDRAMC_\nVDD2P5DDR — DDR_DQS_\nb[1]— —\nDDR_ODT[0\n]C4 — SDRAMC_\nVDD2P5DDR — DDR_ODT[0\n]— —\nDDR_ODT[1\n]B1 — SDRAMC_\nVDD2P5DDR — DDR_ODT[1\n]— —\nDDR_RAS_\nbA4 — SDRAMC_\nVDD2P5DDR — DDR_RAS_\nb— —\nDDR_RESE\nTD6 — SDRAMC_\nVDD2P5DDR — DDR_RESE\nT— —\nDDR_VREF G5 — SDRAMC_\nVDD2P5DDR — DDR_VREF — —\nDDR_WE_b C6 — SDRAMC_\nVDD2P5DDR — DDR_WE_b — —\nDDR_ZQ A3 — SDRAMC_\nVDD2P5DDR — DDR_ZQ — —\nEXT_POR T1 30 VDD33 GPIO — EXT_POR — —\nEXT_TAMP\nER0T14 76 VBAT Analog — EXT_TAMP\nER0— —\nEXT_TAMP\nER1U14 74 VBAT Analog — EXT_TAMP\nER1— —\nEXT_TAMP\nER2/\nEXT_WM0_\nTAMPER_I\nNT13 — VBAT Analog — EXT_TAMP\nER2/\nEXT_WM0_\nTAMPER_I\nN— —\nEXT_TAMP\nER3/\nEXT_WM0_\nTAMPER_\nOUTU13 — VBAT Analog — EXT_TAMP\nER3/\nEXT_WM0_\nTAMPER_\nOUT— —\nEXT_TAMP\nER4/\nEXT_WM1_\nTAMPER_I\nNU12 — VBAT Analog — EXT_TAMP\nER4/\nEXT_WM1_\nTAMPER_I\nN— —\nTable continues on the next page...Functional Assignment Pins\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 111\nTable 78. Functional Assignment Pins\n(continued)\nSignal\nName364 MAP\nBGA176 LQFP\n(F-series\nONLY)Power\nGroupPad Type Default\nMode\n(Reset)Default\nFunctionInput/\nOutputValue\nEXT_TAMP\nER5/\nEXT_WM1_\nTAMPER_\nOUTU10 — VBAT Analog — EXT_TAMP\nER5/\nEXT_WM1_\nTAMPER_\nOUT— —\nEXTAL Y13 73 DECAP_V1\n1_\nLDO_OUTAnalog — EXTAL — —\nEXTAL32 Y12 70 DECAP_V1\n1_\nLDO_OUTAnalog — EXTAL32 — —\nJTCLK/\nSWCLKK4 3 VDD33 GPIO ALT1 JTAG Input 100K PU\nJTDI K2 4 VDD33 GPIO ALT1 JTAG Input 100K PU\nJTDO K1 5 VDD33 GPIO ALT1 JTAG Disabled —\nJTMS/\nSWDIOL1 6 VDD33 GPIO ALT1 JTAG Input 100K PU\nLVDS0P W14 — DECAP_V2\n5_\nLDO_OUTAnalog — LVDS0P — —\nLVDS0N Y14 — DECAP_V2\n5_\nLDO_OUTAnalog — LVDS0N — —\nPTA6 N5 19 VDD33 GPIO ALT0 GPIO Disabled\nPTA7 V15 79 VDD33 GPIO ALT0 GPIO Disabled\nPTA12 L3 7 VDD33 GPIO ALT0 GPIO Disabled\nPTA16 Y5 43 VDD33 GPIO ALT0 GPIO Disabled\nPTA17 Y6 44 VDD33 GPIO ALT0 GPIO Disabled\nPTA18 V6 46 VDD33 GPIO ALT0 GPIO Disabled\nPTA19 U6 47 VDD33 GPIO ALT0 GPIO Disabled\nPTA20 B18 143 VDD33 GPIO ALT0 GPIO Disabled\nPTA21 D18 145 VDD33 GPIO ALT0 GPIO Disabled\nPTA22 E17 147 VDD33 GPIO ALT0 GPIO Disabled\nPTA23 C17 148 VDD33 GPIO ALT0 GPIO Disabled\nPTA24 R16 — VDD33 GPIO ALT0 GPIO Disabled\nPTA25 R17 — VDD33 GPIO ALT0 GPIO Disabled\nPTA26 R19 — VDD33 GPIO ALT0 GPIO Disabled\nPTA27 R20 — VDD33 GPIO ALT0 GPIO Disabled\nPTA28 P20 — VDD33 GPIO ALT0 GPIO Disabled\nPTA29 P18 — VDD33 GPIO ALT0 GPIO Disabled\nPTA30 P17 — VDD33 GPIO ALT0 GPIO Disabled\nTable continues on the next page...Functional Assignment Pins\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n112 NXP Semiconductors\nTable 78. Functional Assignment Pins\n(continued)\nSignal\nName364 MAP\nBGA176 LQFP\n(F-series\nONLY)Power\nGroupPad Type Default\nMode\n(Reset)Default\nFunctionInput/\nOutputValue\nPTA31 P16 — VDD33 GPIO ALT0 GPIO Disabled\nPTB0 T6 49 VDD33 GPIO ALT0 GPIO Disabled\nPTB1 T7 50 VDD33 GPIO ALT3 RCON30 Input Disabled\nPTB2 V7 51 VDD33 GPIO ALT3 RCON31 Input Disabled\nPTB3 W7 53 VDD33 GPIO ALT0 GPIO Disabled\nPTB4 Y7 54 VDD33 GPIO ALT0 GPIO Disabled\nPTB5 Y8 55 VDD33 GPIO ALT0 GPIO Disabled\nPTB6 W8 56 VDD33 GPIO ALT0 GPIO Disabled\nPTB7 D13 166 VDD33 GPIO ALT0 GPIO Disabled\nPTB8 J16 121 VDD33 GPIO ALT0 GPIO Disabled\nPTB9 J19 123 VDD33 GPIO ALT0 GPIO Disabled\nPTB10 B15 159 VDD33 GPIO ALT0 GPIO Disabled\nPTB11 D14 164 VDD33 GPIO ALT0 GPIO Disabled\nPTB12 E13 165 VDD33 GPIO ALT0 GPIO Disabled\nPTB13 D15 156 VDD33 GPIO ALT0 GPIO Disabled\nPTB14 B14 162 VDD33 GPIO ALT0 GPIO Disabled\nPTB15 A14 161 VDD33 GPIO ALT0 GPIO Disabled\nPTB16 C14 163 VDD33 GPIO ALT0 GPIO Disabled\nPTB17 A15 160 VDD33 GPIO ALT0 GPIO Disabled\nPTB18 B12 171 VDD33 GPIO ALT0 GPIO Input Disabled\nPTB19 C13 167 VDD33 GPIO ALT0 GPIO Input Disabled\nPTB20 A13 169 VDD33 GPIO ALT0 GPIO Disabled\nPTB21 E12 173 VDD33 GPIO ALT0 GPIO Disabled\nPTB22 D12 172 VDD33 GPIO ALT0 GPIO Disabled\nPTB23 A19 141 VDD33 GPIO ALT3 GPIO Disabled\nPTB24 A18 142 VDD33 GPIO ALT3 GPIO Disabled\nPTB25 B17 149 VDD33 GPIO ALT3 GPIO Disabled\nPTB26 A17 150 VDD33 GPIO ALT3 RCON21 Input Disabled\nPTB27 U8 57 VDD33 GPIO ALT3 RCON22 Input Disabled\nPTB28 A16 151 VDD33 GPIO ALT3 RCON23 Input Disabled\nPTC0 L4 8 VDD33 GPIO ALT7 RCON18 Input Disabled\nPTC1 L5 9 VDD33 GPIO ALT7 RCON19 Input Disabled\nPTC2 M5 11 VDD33 GPIO ALT7 RCON20 Input Disabled\nPTC3 M3 12 VDD33 GPIO ALT0 GPIO Disabled\nPTC4 L2 14 VDD33 GPIO ALT0 GPIO Disabled\nPTC5 M1 15 VDD33 GPIO ALT0 GPIO Disabled\nPTC6 N1 16 VDD33 GPIO ALT0 GPIO Disabled\nTable continues on the next page...Functional Assignment Pins\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 113\nTable 78. Functional Assignment Pins\n(continued)\nSignal\nName364 MAP\nBGA176 LQFP\n(F-series\nONLY)Power\nGroupPad Type Default\nMode\n(Reset)Default\nFunctionInput/\nOutputValue\nPTC7 N2 17 VDD33 GPIO ALT0 GPIO Disabled\nPTC8 N4 18 VDD33 GPIO ALT0 GPIO Disabled\nPTC9 T15 77 VDD33 GPIO ALT0 GPIO Disabled\nPTC10 U15 78 VDD33 GPIO ALT0 GPIO Disabled\nPTC11 P4 20 VDD33 GPIO ALT0 GPIO Disabled\nPTC12 P3 21 VDD33 GPIO ALT0 GPIO Disabled\nPTC13 P1 23 VDD33 GPIO ALT0 GPIO Disabled\nPTC14 R1 26 VDD33 GPIO ALT0 GPIO Disabled\nPTC15 P2 27 VDD33 GPIO ALT0 GPIO Disabled\nPTC16 R3 29 VDD33 GPIO ALT0 GPIO Disabled\nPTC17 R4 28 VDD33 GPIO ALT0 GPIO Disabled\nPTC26 D16 153 VDD33 GPIO ALT3 RCON24 Input Disabled\nPTC27 E16 154 VDD33 GPIO ALT3 RCON25 Input Disabled\nPTC28 E15 155 VDD33 GPIO ALT3 RCON26 Input Disabled\nPTC29 C16 152 VDD33 GPIO ALT3 RCON27 Input Disabled\nPTC30 T8 58 VDD33 GPIO ALT3 RCON28 Input Disabled\nPTC31 W5 42 VDD33 GPIO ALT3 RCON29 Input Disabled\nPTD0 Y17 86 VDD33 GPIO ALT0 GPIO Disabled\nPTD1 Y18 87 VDD33 GPIO ALT0 GPIO Disabled\nPTD2 V18 88 VDD33 GPIO ALT0 GPIO Disabled\nPTD3 Y19 89 VDD33 GPIO ALT0 GPIO Disabled\nPTD4 W19 90 VDD33 GPIO ALT0 GPIO Disabled\nPTD5 W20 91 VDD33 GPIO ALT0 GPIO Disabled\nPTD6 V20 92 VDD33 GPIO ALT0 GPIO Disabled\nPTD7 V19 93 VDD33 GPIO ALT0 GPIO Disabled\nPTD8 U17 94 VDD33 GPIO ALT0 GPIO Disabled\nPTD9 U18 97 VDD33 GPIO ALT0 GPIO Disabled\nPTD10 U20 98 VDD33 GPIO ALT0 GPIO Disabled\nPTD11 T20 99 VDD33 GPIO ALT0 GPIO Disabled\nPTD12 T19 100 VDD33 GPIO ALT0 GPIO Disabled\nPTD13 T18 101 VDD33 GPIO ALT0 GPIO Disabled\nPTD16 D20 133 VDD33 GPIO ALT0 GPIO Disabled\nPTD17 E20 132 VDD33 GPIO ALT0 GPIO Disabled\nPTD18 E18 131 VDD33 GPIO ALT0 GPIO Disabled\nPTD19 F16 130 VDD33 GPIO ALT0 GPIO Disabled\nPTD20 F17 129 VDD33 GPIO ALT0 GPIO Disabled\nPTD21 F19 128 VDD33 GPIO ALT0 GPIO Disabled\nTable continues on the next page...Functional Assignment Pins\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n114 NXP Semiconductors\nTable 78. Functional Assignment Pins\n(continued)\nSignal\nName364 MAP\nBGA176 LQFP\n(F-series\nONLY)Power\nGroupPad Type Default\nMode\n(Reset)Default\nFunctionInput/\nOutputValue\nPTD22 F20 126 VDD33 GPIO ALT0 GPIO Disabled\nPTD23 G20 124 VDD33 GPIO ALT0 GPIO Disabled\nPTD24 G19 — VDD33 GPIO ALT0 GPIO Disabled\nPTD25 G18 — VDD33 GPIO ALT0 GPIO Disabled\nPTD26 G16 — VDD33 GPIO ALT0 GPIO Disabled\nPTD27 H16 — VDD33 GPIO ALT0 GPIO Disabled\nPTD28 H17 — VDD33 GPIO ALT0 GPIO Disabled\nPTD29 H18 — VDD33 GPIO ALT0 GPIO Disabled\nPTD30 H20 — VDD33 GPIO ALT0 GPIO Disabled\nPTD31 J20 — VDD33 GPIO ALT0 GPIO Disabled\nPTE0 N16 103 VDD33 GPIO ALT2 BMODE1 Input Disabled\nPTE1 N18 104 VDD33 GPIO ALT2 BMODE0 Input Disabled\nPTE2 N19 105 VDD33 GPIO ALT0 GPIO Disabled\nPTE3 Y15 80 VDD33 GPIO ALT0 GPIO Disabled\nPTE4 N20 106 VDD33 GPIO ALT0 GPIO Disabled\nPTE5 T16 — VDD33 GPIO ALT0 GPIO Disabled\nPTE6 W16 — VDD33 GPIO ALT0 GPIO Disabled\nPTE7 M20 109 VDD33 GPIO ALT3 RCON0 Input Disabled\nPTE8 M19 110 VDD33 GPIO ALT3 RCON1 Input Disabled\nPTE9 M17 111 VDD33 GPIO ALT3 RCON2 Input Disabled\nPTE10 M16 112 VDD33 GPIO ALT3 RCON3 Input Disabled\nPTE11 L16 113 VDD33 GPIO ALT3 RCON4 Input Disabled\nPTE12 L17 114 VDD33 GPIO ALT3 RCON5 Input Disabled\nPTE13 Y16 — VDD33 GPIO ALT0 GPIO Disabled\nPTE14 W15 — VDD33 GPIO ALT0 GPIO Disabled\nPTE15 L18 115 VDD33 GPIO ALT3 RCON6 Input Disabled\nPTE16 L20 116 VDD33 GPIO ALT3 RCON7 Input Disabled\nPTE17 K20 117 VDD33 GPIO ALT3 RCON8 Input Disabled\nPTE18 K19 118 VDD33 GPIO ALT3 RCON9 Input Disabled\nPTE19 K18 119 VDD33 GPIO ALT3 RCON10 Input Disabled\nPTE20 A12 170 VDD33 GPIO ALT3 RCON11 Input Disabled\nPTE21 V16 81 VDD33 GPIO ALT0 GPIO Disabled\nPTE22 W17 84 VDD33 GPIO ALT0 GPIO Disabled\nPTE23 J17 122 VDD33 GPIO ALT3 RCON12 Input Disabled\nPTE24 D19 134 VDD33 GPIO ALT3 RCON13 Input Disabled\nPTE25 C19 135 VDD33 GPIO ALT3 RCON14 Input Disabled\nPTE26 C20 137 VDD33 GPIO ALT3 RCON15 Input Disabled\nTable continues on the next page...Functional Assignment Pins\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 115\nTable 78. Functional Assignment Pins\n(continued)\nSignal\nName364 MAP\nBGA176 LQFP\n(F-series\nONLY)Power\nGroupPad Type Default\nMode\n(Reset)Default\nFunctionInput/\nOutputValue\nPTE27 B20 138 VDD33 GPIO ALT3 RCON16 Input Disabled\nPTE28 K16 120 VDD33 GPIO ALT3 RCON17 Input Disabled\nRESETB/\nRESET_OU\nTT4 35 VDD33 GPIO — RESETB/\nRESET_OU\nT— —\nTEST T3 34 VDD33 GPIO — TEST — —\nUSB0_DM T9 62 USB_DCAP Analog — USB0_DM — —\nUSB0_DP T10 63 USB_DCAP Analog — USB0_DP — —\nUSB0_VBU\nSW11 60 USB_DCAP Analog — USB0_VBU\nS— —\nUSB0_VBU\nS_ DETECTY11 64 USB_DCAP Analog — USB0_VBU\nS_ DETECT— —\nUSB1_DM V9 — USB_DCAP Analog — USB1_DM — —\nUSB1_DP W9 — USB_DCAP Analog — USB1_DP — —\nUSB1_VBU\nSW10 — USB_DCAP Analog — USB1_VBU\nS— —\nUSB1_VBU\nS_ DETECTU9 — USB_DCAP Analog — USB1_VBU\nS_ DETECT— —\nVADCSE0 Y4 — VDDA33_A\nDC /\nVDD12_AF\nE /\nVADC_AFE\n_BANDGAP\n?Analog — VADCSE0 — —\nVADCSE1 U4 — VDDA33_A\nDC /\nVDD12_AF\nE /\nVADC_AFE\n_BANDGAP\n?Analog — VADCSE1 — —\nVADCSE2 W4 — VDDA33_A\nDC /\nVDD12_AF\nE /\nVADC_AFE\n_BANDGAP\n?Analog — VADCSE2 — —\nVADCSE3 V5 — VDDA33_A\nDC /\nVDD12_AF\nE /\nVADC_AFE\n_BANDGAP\n?Analog — VADCSE3 — —\nTable continues on the next page...Functional Assignment Pins\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n116 NXP Semiconductors\nTable 78. Functional Assignment Pins\n(continued)\nSignal\nName364 MAP\nBGA176 LQFP\n(F-series\nONLY)Power\nGroupPad Type Default\nMode\n(Reset)Default\nFunctionInput/\nOutputValue\nXTAL W13 72 DECAP_V1\n1_\nLDO_OUTAnalog — XTAL — —\nXTAL32 W12 71 DECAP_V1\n1_\nLDO_OUTAnalog — XTAL32 — —\n15Revision History\nThe following table provides a revision history for this document.\nTable 79. Revision History\nRev.\nNo.Date Substantial Changes\nRev 1 12/2011 Initial release\nRev 2 2/2012 Updated feature list\nUpdated VREG electrical specifications\nUpdated LDO_1P1, LDO2P5 tables\nUpdated DDR IO parameters\nAdded DDR memory controller parameters\nUpdated Power sequencing table\nAdded Power supply diagram\nUpdated Recommended operating conditions\nReplaced DryIce Tamper Electrical Specifications with Voltage and temperature monitor electrical\nspecifications\nUpdated VideoADC electricals. Updated VideoADC supply scheme diagram. Added VideoADC\nsupply_decoupling diagram\nAdded QuadSPI DDR mode electrical specifications\nUpdated Fast internal RC oscillator table\nUpdated Slow internal RC oscillator table\nUpdated Pinouts section\nRev 3 4/2012 Updated device name throughout the document\nMinor editorial updates in the feature list\nUpdated VREG electrical specifications\nUpdated LDO electrical specifications\nUpdated Power consumption operating behaviors table\nTable continues on the next page...Revision History\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 117\nTable 79. Revision History (continued)\nRev.\nNo.Date Substantial Changes\nAdded USB PHY Current Consumption table\nUpdated GPIO parameters\nUpdated DDR parameters\nUpdated Power sequencing\nUpdated Power supply figure\nUpdated Recommended operating conditions table\nRemoved Reset specifications\nUpdated 12-bit DAC operating requirements\nAdded a note in 12-bit ADC operating conditions section\nUpdated VideoADC Specifications table\nUpdated LCD driver specifications table\nQuadSPI timing- Replaced VDDE with VDD33\nAdded notes in DDR3 Timing Parameters and LPDD2 Timing Parameters sections.\nUpdated 24MHz external oscillator electrical characteristics table\nUpdated OSC32K Main Characteristics table\nUpdated Document Number for 144-pin LQFP\nChanged pin-name from EXT_POR to TEST2\nUpdated Pinouts section\nUpdated GPIO Mapping\nRev 4 8/2012 Updated Part identification\nEditorial changes in USB PHY Current Consumption in Normal Mode, GPIO AC Electrical\nCharacteristics (3.3V power mode)\nUpdated Power sequencing table\nUpdated Power supply diagram\nUpdated AC electrical specification of following modules: DCU, 12-bit DAC, Ethernet, Enhanced Serial\nAudio Interface (ESAI), SAI/I2S, Flexbus, MLB, DSPI, 24MHz External Oscillator, JTAG, Debug, ESAI,\nQSPI\nUpdated Thermal Attributes for 364 MAPBGA\nUpdated document number for 176-pin LQFP and 364 MAPBGA\nUpdated VREG specifications\nAdded WBREG specifications\nUpdated Recommended operating conditions table\nUpdated DAC INL and DNL charts\nUpdated Pinouts\nRev 4.1 12/2012 Editorial updates: Removed instances of VF7xx and VF4xx.\nRev 5 4/2013 Updated pin muxing table with the following changes:\n• Added MII0 including M AC0.TXDATA[2], MAC0.TXDATA[3], MAC0.RXDATA[2],\nMAC0.RXDATA[3] , MAC0.TXERR, MAC0.TXCLK, MAC0.RXCLK, MAC0.COL, MAC0.CRS\nTable continues on the next page...Revision History\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n118 NXP Semiconductors\nTable 79. Revision History (continued)\nRev.\nNo.Date Substantial Changes\n• Following signals muxed on same RMII0 Pins : MII0_MDC, MII0_MDC, MII0_RXD[1],\nMII0_RXD[0], MII0_RXER, MII0_TXD[1], MII0_TXD[0], MII0_TXEN\n• Replaced FB_ALE with FB_MUXED_ALE, FB_CS4_b with FB_MUXED_TSIZ0, FB_TSIZ1 with\nFB_MUXED_TSIZ1, FB_TBST_b with FB_MUXED_TBST_b, FB_BE0_b with\nFB_MUXED_BE0_b\n• Removed RCON18,19,20\n• Replaced ESAI_SDO2 with ESAI_SDO2/ESAI_SDI3 Replaced ESAI_SDO3 with ESAI_SDO3/\nESAI_SDI2 Replaced ESAI_SDI0 with ESAI_SDO5/ESAI_SDI0 Replaced ESAI_SDI1 with\nESAU_SDO4/ESAI_SDI1\n• CKO1 additionally muxed at PAD40\nRev 5 5/2013 In the Features, minor editorial updates\nAdded Part Number Format figure\nUpdated the Fields table as per the device part numbers\nAdded Part Numbers table\nAdded External NPN Ballast section\nIn the LVD Dig Electrical Specs, minimum value of Upper Voltage Threshold and Lower Voltage\nthreshold\nIn the FlexBus timing specifications table, clarified the Frequency of operation\nIn the Power consumption, filled TBDs. Updated footnotes\nRewritten the EMC radiated emissions operating behaviors table\nIn the GPIO DC Electrical characteristics table:\n• Vhys test condition changed\n• Added R_Keeper row\nIn the DDR operating conditions, changed the Vddi Min and Max values\nIn the Power sequencing table, rremoved some rows\nIn the Power Supply section, removed LVDS and removed the note\nIn the Recommended operating conditions table, updated min and max of VDD12_AFE and FA_VDD.\nUpdated Min, Max, and Typ for VDD\nAdded the Recommended Connections for Unused Analog Interfaces table\nIn the 12-bit ADC Characteristics table, updated the typ and max values of TUE, DNL. INL, ZSE, FSE\nAdded Receive and Transmit signal timing specifications for MII interfaces\nIn the DSPI table, clarified the TBDs\nIn PLL 4, PLL 5, PLL 6 electrical characteristics tables, added footnotes\nIn the JTAG electrical table, clarified the TBDs\nIn the pinouts section, added Special Signal table\nAdded Power Supply pins section\nAdded Functional Assignment section\nRev 6 1/2014 • Added QuadSPI electricals\n• Changed VBB references to VBAT\n• In the feature list, clarified that ECC supported for 8-bit mode only, not 16-bit.\n• Revised the part number format\n• Revised the field table\nTable continues on the next page...Revision History\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 119\nTable 79. Revision History (continued)\nRev.\nNo.Date Substantial Changes\n• Added Absolute Maximum Rating table, which was madde non_cust in the previous version\n• In the Power Consumption Operating Behavior table, Revised min and max value of IDD_LPS3\nand IDD_LPS2. Removed IDD_LPS1 row\n• In the USB PHY Current Consumption table, removed the Normal Mode\n• In the Power Sequence table, revised the Power UP/ Down Order column for USB0_VBUs and\nUSB1_VBUS\n• In the Recommended operating conditions table, revised the min value of VBAT. Revised the min\nvalue of VREFH_ADC Revised the min and max values of SDRAMC_VDD1P5\n• In the Recommended Connections for Unused Analog Interfaces section, added the notes.\nRevised the Recommendation if Unused column\n• In the 12-bit ADC operating conditions, revised Conditions for Ground voltage. Revised min Ref\nHigh Voltage\n• In the 12-bit DAC operating requirements, revised the min and max value of VREFH_ADC\n• In the SDHC switching specifications, revised the max value of SD6\n• In the 24MHz external oscillator electrical characteristics table, revised the min value of VIH and\nmax value of VIL\nRev 7 4/2014 • Updated Note in "Power supply" section.\n• Updated Absolute maximum ratings section: solute maximum ratings Table - FA_VDD row: Min\nand Max column\n• Updated figure "12-bit ADC Input Impedance Equivalency Diagram" in 12-bit ADC operating\nconditions section\n• Updated figures for clarity in "12-bit DAC operating behaviors" section\n• Updated figure "VideoADC supply scheme" in "VideoADC Specifications" section\n• Editorial updates thorughout\nRev 8 11/2014 • In "Part number format" figure, updated explanation for \'1\'.\n• In "Fields" table, updated definition of \'R\'.\n• In "External NPN ballast" section, updated recommendations for transistor selection.\n• In "DDR parameters" section, updated table footnotes regarding typical condition.\n• In "Power sequencing" table, added comment regarding SDRAMC_VDD1P5: "In case the Ballast\ntransistor’s collector is connected to the 1.5 V DRAM supply (instead of the 3.3 V supply), turn this\n1.5 V supply on before turning on the 3.3V."\n• In "VideoADC specifications" table, added supply current values.\n• In "Receive and Transmit signal timing specifications," added the following note: "See the most\ncurrent errata document when using the internally generated RXCLK and TXCLK clocks."\n• Updated "QuadSPI timing" section, presenting data based on a negative edge data launch from\nthe device and a negative edge data capture; updated the figure, "QuadSPI Input/Read timing\n(SDR mode)"; updated the table, "QuadSPI Input/Read timing (SDR mode)."\n• For the "SDHC switching specifcations" table, added the statement, "A load of 50 pF is assumed";\nupdated max value for SD6, SDHC output delay (output valid).\n• In the "24 MHz oscillator specifications" section, added the statement, "The crystal must be rated\nfor a drive level of 250 μW or higher. An ESR (equivalent series resistance) of 80 Ω or less is\nrecommended to achieve a gain margin of 5."\n• In "Pinouts" section, for the 176LQFP package, added information about exposed pad on the\nbottom side.\n• In "Special Signal Considerations" table, added that a "fundamental-mode" crystal should be\nconnected between XTAL and EXTAL; updated maximum drive level of crystal rating to 250 μW.\nRev 9 01/2018 • Throughout: Updated references to company website\n• In the "Part number format" figure, updated the "Option" box with mask options\n• Deleted the "Fields" section\n• Updated part numbers in "Part numbers" section\n• In "Power consumption operating behaviors" section, updated descriptions and footnotes for\nIDD_LPS3 and IDD_LPS2Revision History\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\n120 NXP Semiconductors\nTable 79. Revision History\nRev.\nNo.Date Substantial Changes\n• In "Absolute maximum ratings" table, added rows for USB0_DP, USB0_DN, USB1_DP, and\nUSB1_DN\n• In the table, "12-bit ADC characteristics (V REFH = V DDAD , VREFL = V SSAD)":\n• Changed mentions of "Temp Sensor" to "Temperature Sensor"\n• In footnote 2, changed "V DDAD  = 3.0 V" to "V DDAD  = 3.3 V" for typical values\n• In the table, "12-bit DAC operating behaviors," in footnote 5, changed "V DDA = 3.0 V" to "V DDA =\n3.3 V"\n• In "Video Input Unit timing" section, added clocking requirements after introduction\n• Updated "QuadSPI timing" section\n• For "NFC specifications" section:\n• Changed title to "NAND flash controller specifications"\n• In the note, specified that the reader should see the CCM section of the product reference\nmanual for more information\n• Changed title of the figure "Read data latch cycle timing in non-fast mode" to "Read data\nlatch cycle timing in Slow mode"\n• Changed title of the figure "Read data latch cycle timing in fast mode" to "Read data latch\ncycle timing in Fast mode and EDO mode"\n• In the table footnotes in the "I2C timing" section, updated the frequency of the PER_CLK, from 83\nMHz to 66 MHz\n• In the "Pinouts" table, for L5, changed RMII0_MDIO/MII0_MDC to RMII0_MDIO/ MII0_MDIORevision History\nVF6xx, VF5xx, VF3xx, Rev. 9, 01/2018\nNXP Semiconductors 121\nHow to Reach Us:\nHome Page:\nnxp.com\nWeb Support:\nnxp.com/supportInformation in this document is provided solely to enable system and software\nimplementers to use NXP products. There are no express or implied copyright\nlicenses granted hereunder to design or fabricate any integrated circuits based\non the information in this document. NXP reserves the right to make changes\nwithout further notice to any products herein.\nNXP makes no warranty, representation, or guarantee regarding the suitability of\nits products for any particular purpose, nor does NXP assume any liability arising\nout of the application or use of any product or circuit, and specifically disclaims\nany and all liability, including without limitation consequential or incidental\ndamages. “Typical” parameters that may be provided in NXP data sheets and/or\nspecifications can and do vary in different applications, and actual performance\nmay vary over time. All operating parameters, including “typicals,” must be\nvalidated for each customer application by customer\'s technical experts. NXP\ndoes not convey any license under its patent rights nor the rights of others. NXP\nsells products pursuant to standard terms and conditions of sale, which can be\nfound at the following address: nxp.com/SalesTermsandConditions .\nNXP, the NXP logo, I2C BUS, Freescale, the Freescale logo, and Vybrid are\ntrademarks of NXP B.V. All other product or service names are the property of\ntheir respective owners.  Arm, Cortex, and TrustZone are registered trademarks\nof Arm Limited (or its subsidiaries) in the EU and/or elsewhere. NEON is a\ntrademark of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. All\nrights reserved.\n© 2012-2013, 2017 NXP B.V.\nDocument Number VYBRIDFSERIESEC\nRevision 9, 01/2018\n'}]
!==============================================================================!
### Component Summary: MVF60NN152CMK50

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Operating Voltage Range: 3.0 V to 3.6 V
- **Current Ratings**: 
  - Power Consumption: 
    - IDD_RUN (Run mode current): 400 mA (typical), up to 850 mA (maximum)
    - IDD_WAIT (Wait mode): 80 mA (typical), up to 500 mA (maximum)
    - IDD_STOP (Stop mode): 7 mA (typical), up to 300 mA (maximum)
- **Power Consumption**: 
  - Various modes with different current consumption levels, e.g., IDD_LPRUN (Low-power run mode): 325 mA (typical).
- **Operating Temperature Range**: 
  - -40 °C to 85 °C
- **Package Type**: 
  - 364 MAPBGA
- **Special Features**: 
  - Dual-core architecture with ARM Cortex A5 and Cortex M4
  - Integrated DSP capabilities
  - Security features including ARM TrustZone
  - Multiple communication interfaces (UART, I2C, SPI, USB, Ethernet)
  - On-chip memory options including SRAM and cache
  - Advanced power management features
- **Moisture Sensitive Level (MSL)**: 
  - MSL 3 (according to JEDEC J-STD-020E)

#### Description:
The MVF60NN152CMK50 is a dual-core microcontroller from NXP Semiconductors, part of the Vybrid series. It features an ARM Cortex A5 core running up to 500 MHz and an ARM Cortex M4 core running up to 167 MHz. This microcontroller is designed for high-performance applications requiring efficient processing and low power consumption. It includes various integrated peripherals, memory options, and advanced security features, making it suitable for a wide range of applications.

#### Typical Applications:
- **Embedded Systems**: Ideal for applications requiring real-time processing and control.
- **Automotive**: Used in automotive control systems, infotainment, and advanced driver-assistance systems (ADAS).
- **Industrial Automation**: Suitable for industrial control systems, robotics, and automation equipment.
- **Consumer Electronics**: Can be utilized in smart home devices, wearables, and other consumer electronics.
- **IoT Devices**: Supports connectivity and processing for Internet of Things applications.

This microcontroller's combination of processing power, integrated features, and low power consumption makes it a versatile choice for developers looking to create advanced embedded solutions.