From c2f1d2e73d03400b0d77afbf403991106cb29f51 Mon Sep 17 00:00:00 2001
From: Dominik Poggel <pog@iesy.com>
Date: Fri, 21 Oct 2022 13:37:26 +0200
Subject: [PATCH 47/47] arm64: dts: iesy: px30: revert RAM-config, disable
 auto-freq

---
 arch/arm64/boot/dts/iesy/iesy-rpx30-eva-mi.dts             | 1 +
 arch/arm64/boot/dts/rockchip/px30-dram-default-timing.dtsi | 4 ++--
 2 files changed, 3 insertions(+), 2 deletions(-)

diff --git a/arch/arm64/boot/dts/iesy/iesy-rpx30-eva-mi.dts b/arch/arm64/boot/dts/iesy/iesy-rpx30-eva-mi.dts
index 05ac3f4e93a7..f61e56ff09d3 100644
--- a/arch/arm64/boot/dts/iesy/iesy-rpx30-eva-mi.dts
+++ b/arch/arm64/boot/dts/iesy/iesy-rpx30-eva-mi.dts
@@ -246,6 +246,7 @@
 /* Dynamic Memory Controller */
 &dmc {
 	center-supply = <&vdd_logic>;
+	auto-freq-en = <0>;
 	status = "okay";
 };
 
diff --git a/arch/arm64/boot/dts/rockchip/px30-dram-default-timing.dtsi b/arch/arm64/boot/dts/rockchip/px30-dram-default-timing.dtsi
index 0117ea8872a0..c75c5ef4ef2a 100644
--- a/arch/arm64/boot/dts/rockchip/px30-dram-default-timing.dtsi
+++ b/arch/arm64/boot/dts/rockchip/px30-dram-default-timing.dtsi
@@ -52,13 +52,13 @@
 		phy_lpddr2_odt = <PHY_DDR4_LPDDR3_2_RON_RTT_DISABLE>;
 
 		lpddr3_odt_dis_freq = <400>;
-		phy_lpddr3_odt_dis_freq = <200>;
+		phy_lpddr3_odt_dis_freq = <400>;
 		lpddr3_drv = <LP3_DS_40ohm>;
 		lpddr3_odt = <LP3_ODT_240ohm>;
 		phy_lpddr3_ca_drv = <PHY_DDR4_LPDDR3_2_RON_RTT_34ohm>;
 		phy_lpddr3_ck_drv = <PHY_DDR4_LPDDR3_2_RON_RTT_43ohm>;
 		phy_lpddr3_dq_drv = <PHY_DDR4_LPDDR3_2_RON_RTT_34ohm>;
-		phy_lpddr3_odt = <PHY_DDR4_LPDDR3_2_RON_RTT_120ohm>;
+		phy_lpddr3_odt = <PHY_DDR4_LPDDR3_2_RON_RTT_240ohm>;
 
 		lpddr4_odt_dis_freq = <800>;
 		phy_lpddr4_odt_dis_freq = <800>;
-- 
2.30.2

