--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr mips_top.pcf
-ucf mips_top.ucf

Design file:              mips_top.ncd
Physical constraint file: mips_top.pcf
Device,package,speed:     xc7k325t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" 
TS_CLKIN / 0.05 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15246940 paths analyzed, 4361 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  27.060ns.
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_data_exe_3 (SLICE_X90Y105.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_data_exe_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.463ns (Levels of Logic = 1)
  Clock Path Skew:      -0.734ns (3.691 - 4.425)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/MIPS_CORE/DATAPATH/inst_data_exe_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y16.AQ     Tcko                  0.259   BTN_X_4_OBUF
                                                       BTN_SCAN/result_16
    SLICE_X121Y74.B2     net (fanout=5)        2.148   btn<16>
    SLICE_X121Y74.B      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_en11
    SLICE_X90Y105.CE     net (fanout=122)      1.835   MIPS/MIPS_CORE/exe_en
    SLICE_X90Y105.CLK    Tceck                 0.178   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<0>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_exe_3
    -------------------------------------------------  ---------------------------
    Total                                      4.463ns (0.480ns logic, 3.983ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_all (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_data_exe_3 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.232ns (Levels of Logic = 1)
  Clock Path Skew:      -0.586ns (0.997 - 1.583)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_all to MIPS/MIPS_CORE/DATAPATH/inst_data_exe_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y2.AQ      Tcko                  0.223   rst_all
                                                       rst_all
    SLICE_X121Y74.B6     net (fanout=116)      1.953   rst_all
    SLICE_X121Y74.B      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_en11
    SLICE_X90Y105.CE     net (fanout=122)      1.835   MIPS/MIPS_CORE/exe_en
    SLICE_X90Y105.CLK    Tceck                 0.178   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<0>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_exe_3
    -------------------------------------------------  ---------------------------
    Total                                      4.232ns (0.444ns logic, 3.788ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     97.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/CONTROLLER/debug_step_prev (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_data_exe_3 (FF)
  Requirement:          100.000ns
  Data Path Delay:      2.548ns (Levels of Logic = 1)
  Clock Path Skew:      -0.286ns (0.997 - 1.283)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/CONTROLLER/debug_step_prev to MIPS/MIPS_CORE/DATAPATH/inst_data_exe_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y74.BQ     Tcko                  0.223   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
    SLICE_X121Y74.B5     net (fanout=2)        0.269   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
    SLICE_X121Y74.B      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_en11
    SLICE_X90Y105.CE     net (fanout=122)      1.835   MIPS/MIPS_CORE/exe_en
    SLICE_X90Y105.CLK    Tceck                 0.178   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<0>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_exe_3
    -------------------------------------------------  ---------------------------
    Total                                      2.548ns (0.444ns logic, 2.104ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_data_exe_2 (SLICE_X90Y105.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_data_exe_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.463ns (Levels of Logic = 1)
  Clock Path Skew:      -0.734ns (3.691 - 4.425)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/MIPS_CORE/DATAPATH/inst_data_exe_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y16.AQ     Tcko                  0.259   BTN_X_4_OBUF
                                                       BTN_SCAN/result_16
    SLICE_X121Y74.B2     net (fanout=5)        2.148   btn<16>
    SLICE_X121Y74.B      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_en11
    SLICE_X90Y105.CE     net (fanout=122)      1.835   MIPS/MIPS_CORE/exe_en
    SLICE_X90Y105.CLK    Tceck                 0.178   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<0>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_exe_2
    -------------------------------------------------  ---------------------------
    Total                                      4.463ns (0.480ns logic, 3.983ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_all (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_data_exe_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.232ns (Levels of Logic = 1)
  Clock Path Skew:      -0.586ns (0.997 - 1.583)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_all to MIPS/MIPS_CORE/DATAPATH/inst_data_exe_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y2.AQ      Tcko                  0.223   rst_all
                                                       rst_all
    SLICE_X121Y74.B6     net (fanout=116)      1.953   rst_all
    SLICE_X121Y74.B      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_en11
    SLICE_X90Y105.CE     net (fanout=122)      1.835   MIPS/MIPS_CORE/exe_en
    SLICE_X90Y105.CLK    Tceck                 0.178   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<0>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_exe_2
    -------------------------------------------------  ---------------------------
    Total                                      4.232ns (0.444ns logic, 3.788ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     97.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/CONTROLLER/debug_step_prev (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_data_exe_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      2.548ns (Levels of Logic = 1)
  Clock Path Skew:      -0.286ns (0.997 - 1.283)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/CONTROLLER/debug_step_prev to MIPS/MIPS_CORE/DATAPATH/inst_data_exe_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y74.BQ     Tcko                  0.223   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
    SLICE_X121Y74.B5     net (fanout=2)        0.269   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
    SLICE_X121Y74.B      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_en11
    SLICE_X90Y105.CE     net (fanout=122)      1.835   MIPS/MIPS_CORE/exe_en
    SLICE_X90Y105.CLK    Tceck                 0.178   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<0>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_exe_2
    -------------------------------------------------  ---------------------------
    Total                                      2.548ns (0.444ns logic, 2.104ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_data_exe_1 (SLICE_X90Y105.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_data_exe_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.463ns (Levels of Logic = 1)
  Clock Path Skew:      -0.734ns (3.691 - 4.425)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/MIPS_CORE/DATAPATH/inst_data_exe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y16.AQ     Tcko                  0.259   BTN_X_4_OBUF
                                                       BTN_SCAN/result_16
    SLICE_X121Y74.B2     net (fanout=5)        2.148   btn<16>
    SLICE_X121Y74.B      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_en11
    SLICE_X90Y105.CE     net (fanout=122)      1.835   MIPS/MIPS_CORE/exe_en
    SLICE_X90Y105.CLK    Tceck                 0.178   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<0>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_exe_1
    -------------------------------------------------  ---------------------------
    Total                                      4.463ns (0.480ns logic, 3.983ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_all (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_data_exe_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.232ns (Levels of Logic = 1)
  Clock Path Skew:      -0.586ns (0.997 - 1.583)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_all to MIPS/MIPS_CORE/DATAPATH/inst_data_exe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y2.AQ      Tcko                  0.223   rst_all
                                                       rst_all
    SLICE_X121Y74.B6     net (fanout=116)      1.953   rst_all
    SLICE_X121Y74.B      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_en11
    SLICE_X90Y105.CE     net (fanout=122)      1.835   MIPS/MIPS_CORE/exe_en
    SLICE_X90Y105.CLK    Tceck                 0.178   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<0>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_exe_1
    -------------------------------------------------  ---------------------------
    Total                                      4.232ns (0.444ns logic, 3.788ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     97.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/CONTROLLER/debug_step_prev (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_data_exe_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      2.548ns (Levels of Logic = 1)
  Clock Path Skew:      -0.286ns (0.997 - 1.283)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/CONTROLLER/debug_step_prev to MIPS/MIPS_CORE/DATAPATH/inst_data_exe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y74.BQ     Tcko                  0.223   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
    SLICE_X121Y74.B5     net (fanout=2)        0.269   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
    SLICE_X121Y74.B      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_en11
    SLICE_X90Y105.CE     net (fanout=122)      1.835   MIPS/MIPS_CORE/exe_en
    SLICE_X90Y105.CLK    Tceck                 0.178   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<0>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_exe_1
    -------------------------------------------------  ---------------------------
    Total                                      2.548ns (0.444ns logic, 2.104ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/alu_out_wb_11 (SLICE_X97Y91.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/alu_out_mem_11 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/alu_out_wb_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.296ns (Levels of Logic = 0)
  Clock Path Skew:      0.265ns (0.753 - 0.488)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/alu_out_mem_11 to MIPS/MIPS_CORE/DATAPATH/alu_out_wb_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y100.AQ     Tcko                  0.100   MIPS/mem_addr<12>
                                                       MIPS/MIPS_CORE/DATAPATH/alu_out_mem_11
    SLICE_X97Y91.DX      net (fanout=5)        0.239   MIPS/mem_addr<11>
    SLICE_X97Y91.CLK     Tckdi       (-Th)     0.043   MIPS/MIPS_CORE/DATAPATH/alu_out_wb<11>
                                                       MIPS/MIPS_CORE/DATAPATH/alu_out_wb_11
    -------------------------------------------------  ---------------------------
    Total                                      0.296ns (0.057ns logic, 0.239ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_addr_30 (SLICE_X99Y99.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_addr_id_30 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.294ns (Levels of Logic = 1)
  Clock Path Skew:      0.262ns (0.755 - 0.493)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_addr_id_30 to MIPS/MIPS_CORE/DATAPATH/inst_addr_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y101.CQ    Tcko                  0.118   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<31>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_id_30
    SLICE_X99Y99.A6      net (fanout=4)        0.164   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<30>
    SLICE_X99Y99.CLK     Tah         (-Th)    -0.012   MIPS/inst_addr<31>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux__n04453_rs_lut<30>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux__n04453_rs_xor<31>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_30
    -------------------------------------------------  ---------------------------
    Total                                      0.294ns (0.130ns logic, 0.164ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/alu_out_wb_19 (SLICE_X103Y98.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.038ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/alu_out_mem_19 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/alu_out_wb_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.305ns (Levels of Logic = 0)
  Clock Path Skew:      0.267ns (0.757 - 0.490)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/alu_out_mem_19 to MIPS/MIPS_CORE/DATAPATH/alu_out_wb_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y101.AQ     Tcko                  0.118   MIPS/mem_addr<19>
                                                       MIPS/MIPS_CORE/DATAPATH/alu_out_mem_19
    SLICE_X103Y98.DX     net (fanout=5)        0.230   MIPS/mem_addr<19>
    SLICE_X103Y98.CLK    Tckdi       (-Th)     0.043   MIPS/MIPS_CORE/DATAPATH/alu_out_wb<19>
                                                       MIPS/MIPS_CORE/DATAPATH/alu_out_wb_19
    -------------------------------------------------  ---------------------------
    Total                                      0.305ns (0.075ns logic, 0.230ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Location pin: RAMB18_X3Y39.CLKARDCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Location pin: RAMB18_X3Y39.CLKBWRCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<17>/CLK
  Logical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile23_RAMA/CLK
  Location pin: SLICE_X90Y93.CLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" 
TS_CLKIN / 0.125 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 132842 paths analyzed, 1347 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.680ns.
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf4_RAMC (SLICE_X78Y93.CI), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile24_RAMC (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf4_RAMC (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.649ns (Levels of Logic = 2)
  Clock Path Skew:      -0.306ns (3.844 - 4.150)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile24_RAMC to VGA_DEBUG/Mram_data_buf4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y98.CMUX   Tshcko                0.797   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<23>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile24_RAMC
    SLICE_X96Y98.B2      net (fanout=1)        0.854   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<22>
    SLICE_X96Y98.B       Tilo                  0.043   debug_data<22>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data151
    SLICE_X96Y98.C5      net (fanout=1)        0.255   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<22>
    SLICE_X96Y98.C       Tilo                  0.043   debug_data<22>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data151
    SLICE_X78Y93.CI      net (fanout=1)        0.545   debug_data<22>
    SLICE_X78Y93.CLK     Tds                   0.112   VGA_DEBUG/Sh51
                                                       VGA_DEBUG/Mram_data_buf4_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      2.649ns (0.995ns logic, 1.654ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_22 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf4_RAMC (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.656ns (Levels of Logic = 1)
  Clock Path Skew:      -0.135ns (3.844 - 3.979)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_22 to VGA_DEBUG/Mram_data_buf4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y100.CQ    Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<22>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_22
    SLICE_X96Y98.C2      net (fanout=1)        0.733   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<22>
    SLICE_X96Y98.C       Tilo                  0.043   debug_data<22>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data151
    SLICE_X78Y93.CI      net (fanout=1)        0.545   debug_data<22>
    SLICE_X78Y93.CLK     Tds                   0.112   VGA_DEBUG/Sh51
                                                       VGA_DEBUG/Mram_data_buf4_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      1.656ns (0.378ns logic, 1.278ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_4 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf4_RAMC (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.614ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.541 - 0.589)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_4 to VGA_DEBUG/Mram_data_buf4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y90.AQ      Tcko                  0.259   vga_v_count<7>
                                                       VGA/v_count_4
    SLICE_X88Y97.A5      net (fanout=9)        1.334   vga_v_count<4>
    SLICE_X88Y97.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<0>
                                                       VGA_DEBUG/Msub_char_index_row_xor<1>11
    SLICE_X104Y98.C4     net (fanout=142)      0.988   debug_addr<3>
    SLICE_X104Y98.CMUX   Tilo                  0.138   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<23>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile24_RAMC
    SLICE_X96Y98.B2      net (fanout=1)        0.854   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<22>
    SLICE_X96Y98.B       Tilo                  0.043   debug_data<22>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data151
    SLICE_X96Y98.C5      net (fanout=1)        0.255   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<22>
    SLICE_X96Y98.C       Tilo                  0.043   debug_data<22>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data151
    SLICE_X78Y93.CI      net (fanout=1)        0.545   debug_data<22>
    SLICE_X78Y93.CLK     Tds                   0.112   VGA_DEBUG/Sh51
                                                       VGA_DEBUG/Mram_data_buf4_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      4.614ns (0.638ns logic, 3.976ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf4_RAMB_D1 (SLICE_X78Y93.BX), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile24_RAMB_D1 (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf4_RAMB_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.519ns (Levels of Logic = 2)
  Clock Path Skew:      -0.306ns (3.844 - 4.150)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile24_RAMB_D1 to VGA_DEBUG/Mram_data_buf4_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y98.B      Tshcko                0.706   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<23>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile24_RAMB_D1
    SLICE_X96Y98.A4      net (fanout=1)        0.591   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<21>
    SLICE_X96Y98.A       Tilo                  0.043   debug_data<22>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data141
    SLICE_X96Y98.C1      net (fanout=1)        0.359   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<21>
    SLICE_X96Y98.CMUX    Tilo                  0.139   debug_data<22>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data141
    SLICE_X78Y93.BX      net (fanout=1)        0.546   debug_data<21>
    SLICE_X78Y93.CLK     Tds                   0.135   VGA_DEBUG/Sh51
                                                       VGA_DEBUG/Mram_data_buf4_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.519ns (1.023ns logic, 1.496ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_21 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf4_RAMB_D1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.641ns (Levels of Logic = 1)
  Clock Path Skew:      -0.306ns (3.844 - 4.150)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_21 to VGA_DEBUG/Mram_data_buf4_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y99.CQ     Tcko                  0.259   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<21>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_21
    SLICE_X96Y98.C4      net (fanout=1)        0.560   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<21>
    SLICE_X96Y98.CMUX    Tilo                  0.141   debug_data<22>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data141
    SLICE_X78Y93.BX      net (fanout=1)        0.546   debug_data<21>
    SLICE_X78Y93.CLK     Tds                   0.135   VGA_DEBUG/Sh51
                                                       VGA_DEBUG/Mram_data_buf4_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      1.641ns (0.535ns logic, 1.106ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_2 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf4_RAMB_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.577ns (Levels of Logic = 5)
  Clock Path Skew:      -0.047ns (0.541 - 0.588)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_2 to VGA_DEBUG/Mram_data_buf4_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y89.CQ      Tcko                  0.259   vga_v_count<3>
                                                       VGA/v_count_2
    SLICE_X70Y90.B2      net (fanout=10)       0.675   vga_v_count<2>
    SLICE_X70Y90.B       Tilo                  0.043   VGA_DEBUG/strdata<18>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X71Y90.C3      net (fanout=65)       0.434   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X71Y90.C       Tilo                  0.043   VGA_DEBUG/strdata<13>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X104Y98.B5     net (fanout=128)      1.267   debug_addr<4>
    SLICE_X104Y98.B      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<23>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile24_RAMB_D1
    SLICE_X96Y98.A4      net (fanout=1)        0.591   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<21>
    SLICE_X96Y98.A       Tilo                  0.043   debug_data<22>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data141
    SLICE_X96Y98.C1      net (fanout=1)        0.359   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<21>
    SLICE_X96Y98.CMUX    Tilo                  0.139   debug_data<22>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data141
    SLICE_X78Y93.BX      net (fanout=1)        0.546   debug_data<21>
    SLICE_X78Y93.CLK     Tds                   0.135   VGA_DEBUG/Sh51
                                                       VGA_DEBUG/Mram_data_buf4_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.577ns (0.705ns logic, 3.872ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf4_RAMC_D1 (SLICE_X78Y93.CX), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile24_RAMC_D1 (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf4_RAMC_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.508ns (Levels of Logic = 2)
  Clock Path Skew:      -0.306ns (3.844 - 4.150)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile24_RAMC_D1 to VGA_DEBUG/Mram_data_buf4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y98.C      Tshcko                0.700   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<23>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile24_RAMC_D1
    SLICE_X96Y99.A6      net (fanout=1)        0.503   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<23>
    SLICE_X96Y99.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_addr_next_exe<21>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data161
    SLICE_X96Y99.C1      net (fanout=1)        0.359   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<23>
    SLICE_X96Y99.CMUX    Tilo                  0.139   MIPS/MIPS_CORE/DATAPATH/inst_addr_next_exe<21>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data161
    SLICE_X78Y93.CX      net (fanout=1)        0.617   debug_data<23>
    SLICE_X78Y93.CLK     Tds                   0.147   VGA_DEBUG/Sh51
                                                       VGA_DEBUG/Mram_data_buf4_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.508ns (1.029ns logic, 1.479ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_23 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf4_RAMC_D1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.860ns (Levels of Logic = 1)
  Clock Path Skew:      -0.307ns (3.844 - 4.151)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_23 to VGA_DEBUG/Mram_data_buf4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y99.CQ     Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<23>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_23
    SLICE_X96Y99.C4      net (fanout=1)        0.732   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<23>
    SLICE_X96Y99.CMUX    Tilo                  0.141   MIPS/MIPS_CORE/DATAPATH/inst_addr_next_exe<21>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data161
    SLICE_X78Y93.CX      net (fanout=1)        0.617   debug_data<23>
    SLICE_X78Y93.CLK     Tds                   0.147   VGA_DEBUG/Sh51
                                                       VGA_DEBUG/Mram_data_buf4_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      1.860ns (0.511ns logic, 1.349ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_4 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf4_RAMC_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.475ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.541 - 0.589)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_4 to VGA_DEBUG/Mram_data_buf4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y90.AQ      Tcko                  0.259   vga_v_count<7>
                                                       VGA/v_count_4
    SLICE_X88Y97.A5      net (fanout=9)        1.334   vga_v_count<4>
    SLICE_X88Y97.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<0>
                                                       VGA_DEBUG/Msub_char_index_row_xor<1>11
    SLICE_X104Y98.C4     net (fanout=142)      0.988   debug_addr<3>
    SLICE_X104Y98.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<23>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile24_RAMC_D1
    SLICE_X96Y99.A6      net (fanout=1)        0.503   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<23>
    SLICE_X96Y99.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_addr_next_exe<21>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data161
    SLICE_X96Y99.C1      net (fanout=1)        0.359   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<23>
    SLICE_X96Y99.CMUX    Tilo                  0.139   MIPS/MIPS_CORE/DATAPATH/inst_addr_next_exe<21>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data161
    SLICE_X78Y93.CX      net (fanout=1)        0.617   debug_data<23>
    SLICE_X78Y93.CLK     Tds                   0.147   VGA_DEBUG/Sh51
                                                       VGA_DEBUG/Mram_data_buf4_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.475ns (0.674ns logic, 3.801ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAMB18_X2Y34.ADDRARDADDR13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA_DEBUG/ascii_code_6 (FF)
  Destination:          VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.153ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (0.350 - 0.288)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA_DEBUG/ascii_code_6 to VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X58Y88.DQ            Tcko                  0.118   VGA_DEBUG/ascii_code<6>
                                                             VGA_DEBUG/ascii_code_6
    RAMB18_X2Y34.ADDRARDADDR13 net (fanout=1)        0.218   VGA_DEBUG/ascii_code<6>
    RAMB18_X2Y34.RDCLK         Trckc_ADDRA (-Th)     0.183   VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
                                                             VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    -------------------------------------------------------  ---------------------------
    Total                                            0.153ns (-0.065ns logic, 0.218ns route)
                                                             (-42.5% logic, 142.5% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAMB18_X2Y34.ADDRARDADDR0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA/h_count_0 (FF)
  Destination:          VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.173ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.350 - 0.287)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA/h_count_0 to VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X55Y87.AQ           Tcko                  0.100   debug_addr<0>
                                                            VGA/h_count_0
    RAMB18_X2Y34.ADDRARDADDR0 net (fanout=11)       0.256   vga_h_count<0>
    RAMB18_X2Y34.RDCLK        Trckc_ADDRA (-Th)     0.183   VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
                                                            VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    ------------------------------------------------------  ---------------------------
    Total                                           0.173ns (-0.083ns logic, 0.256ns route)
                                                            (-48.0% logic, 148.0% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAMB18_X2Y34.ADDRARDADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA_DEBUG/ascii_code_1 (FF)
  Destination:          VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.176ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (0.350 - 0.288)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA_DEBUG/ascii_code_1 to VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X60Y88.CQ           Tcko                  0.100   VGA_DEBUG/ascii_code<1>
                                                            VGA_DEBUG/ascii_code_1
    RAMB18_X2Y34.ADDRARDADDR8 net (fanout=1)        0.259   VGA_DEBUG/ascii_code<1>
    RAMB18_X2Y34.RDCLK        Trckc_ADDRA (-Th)     0.183   VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
                                                            VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    ------------------------------------------------------  ---------------------------
    Total                                           0.176ns (-0.083ns logic, 0.259ns route)
                                                            (-47.2% logic, 147.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 38.161ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Logical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Location pin: RAMB18_X2Y34.RDCLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh58/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf62/DP/CLK
  Location pin: SLICE_X74Y92.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh58/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf62/DP/CLK
  Location pin: SLICE_X74Y92.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLKIN
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLKIN                       |      5.000ns|      2.800ns|      1.585ns|            0|            0|            0|     15379782|
| TS_CLK_GEN_clkout3            |    100.000ns|     27.060ns|          N/A|            0|            0|     15246940|            0|
| TS_CLK_GEN_clkout2            |     40.000ns|     12.680ns|          N/A|            0|            0|       132842|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_200M_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    7.185|    6.840|    2.800|         |
CLK_200M_P     |    7.185|    6.840|    2.800|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_200M_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    7.185|    6.840|    2.800|         |
CLK_200M_P     |    7.185|    6.840|    2.800|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15379782 paths, 0 nets, and 7194 connections

Design statistics:
   Minimum period:  27.060ns{1}   (Maximum frequency:  36.955MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 01 17:15:52 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5284 MB



