
*** Running vivado
    with args -log accelerator.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source accelerator.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source accelerator.tcl -notrace
Command: synth_design -top accelerator -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 73438 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1666.535 ; gain = 139.578 ; free physical = 33607 ; free virtual = 46187
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'accelerator' [/home/P33011_1/Lab2/Lab2.srcs/sources_1/new/accelerator.v:3]
	Parameter STATE0 bound to: 4'b0000 
	Parameter STATE1 bound to: 4'b0001 
	Parameter STATE2 bound to: 4'b0010 
	Parameter STATE3 bound to: 4'b0011 
	Parameter STATE4 bound to: 4'b0100 
	Parameter STATE5 bound to: 4'b0101 
	Parameter STATE6 bound to: 4'b0110 
	Parameter STATE7 bound to: 4'b0111 
	Parameter STATE8 bound to: 4'b1000 
	Parameter STATE9 bound to: 4'b1001 
	Parameter STATE10 bound to: 4'b1010 
	Parameter STATE11 bound to: 4'b1011 
	Parameter STATE12 bound to: 4'b1100 
	Parameter STATE13 bound to: 4'b1101 
	Parameter STATE14 bound to: 4'b1110 
	Parameter STATE15 bound to: 4'b1111 
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/P33011_1/Lab2/Lab2.srcs/sources_1/new/adder.v:4]
INFO: [Synth 8-6155] done synthesizing module 'adder' (1#1) [/home/P33011_1/Lab2/Lab2.srcs/sources_1/new/adder.v:4]
WARNING: [Synth 8-689] width (9) of port connection 'a' does not match port width (8) of module 'adder' [/home/P33011_1/Lab2/Lab2.srcs/sources_1/new/accelerator.v:33]
WARNING: [Synth 8-689] width (9) of port connection 'b' does not match port width (8) of module 'adder' [/home/P33011_1/Lab2/Lab2.srcs/sources_1/new/accelerator.v:34]
INFO: [Synth 8-6157] synthesizing module 'substractor' [/home/P33011_1/Lab2/Lab2.srcs/sources_1/new/substractor.v:4]
INFO: [Synth 8-6155] done synthesizing module 'substractor' (2#1) [/home/P33011_1/Lab2/Lab2.srcs/sources_1/new/substractor.v:4]
WARNING: [Synth 8-689] width (9) of port connection 'a' does not match port width (8) of module 'substractor' [/home/P33011_1/Lab2/Lab2.srcs/sources_1/new/accelerator.v:39]
WARNING: [Synth 8-689] width (9) of port connection 'b' does not match port width (8) of module 'substractor' [/home/P33011_1/Lab2/Lab2.srcs/sources_1/new/accelerator.v:40]
INFO: [Synth 8-6157] synthesizing module 'mult' [/home/P33011_1/Lab2/Lab2.srcs/sources_1/new/mult.v:3]
	Parameter IDLE bound to: 1'b0 
	Parameter WORK bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'mult' (3#1) [/home/P33011_1/Lab2/Lab2.srcs/sources_1/new/mult.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [/home/P33011_1/Lab2/Lab2.srcs/sources_1/new/accelerator.v:81]
INFO: [Synth 8-155] case statement is not full and has no default [/home/P33011_1/Lab2/Lab2.srcs/sources_1/new/accelerator.v:110]
INFO: [Synth 8-6155] done synthesizing module 'accelerator' (4#1) [/home/P33011_1/Lab2/Lab2.srcs/sources_1/new/accelerator.v:3]
WARNING: [Synth 8-3917] design accelerator has port y_out[15] driven by constant 0
WARNING: [Synth 8-3917] design accelerator has port y_out[14] driven by constant 0
WARNING: [Synth 8-3917] design accelerator has port y_out[13] driven by constant 0
WARNING: [Synth 8-3917] design accelerator has port y_out[12] driven by constant 0
WARNING: [Synth 8-3917] design accelerator has port y_out[11] driven by constant 0
WARNING: [Synth 8-3917] design accelerator has port y_out[10] driven by constant 0
WARNING: [Synth 8-3917] design accelerator has port y_out[9] driven by constant 0
WARNING: [Synth 8-3917] design accelerator has port y_out[8] driven by constant 0
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1720.285 ; gain = 193.328 ; free physical = 33631 ; free virtual = 46212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1723.254 ; gain = 196.297 ; free physical = 33628 ; free virtual = 46209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1731.258 ; gain = 204.301 ; free physical = 33628 ; free virtual = 46208
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'accelerator'
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "b" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sub_i1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_state_next_reg' [/home/P33011_1/Lab2/Lab2.srcs/sources_1/new/accelerator.v:82]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_state_next_reg' [/home/P33011_1/Lab2/Lab2.srcs/sources_1/new/accelerator.v:82]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  STATE1 |                             0000 |                             0001
                  STATE2 |                             0001 |                             0010
                  STATE3 |                             0010 |                             0011
                  STATE4 |                             0011 |                             0100
                  STATE5 |                             0100 |                             0101
                  STATE6 |                             0101 |                             0110
                  STATE7 |                             0110 |                             0111
                  STATE8 |                             0111 |                             1000
                  STATE9 |                             1000 |                             1001
                 STATE10 |                             1001 |                             1010
                 STATE11 |                             1010 |                             1011
                 STATE12 |                             1011 |                             1100
                  STATE0 |                             1100 |                             0000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'accelerator'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_state_next_reg' [/home/P33011_1/Lab2/Lab2.srcs/sources_1/new/accelerator.v:82]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1751.172 ; gain = 224.215 ; free physical = 33577 ; free virtual = 46158
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	  13 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	  13 Input      8 Bit        Muxes := 4     
	  13 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
	  13 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module accelerator 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	  13 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	  13 Input      8 Bit        Muxes := 4     
	  13 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 12    
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module substractor 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
Module mult 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_i2_reg' and it is trimmed from '9' to '8' bits. [/home/P33011_1/Lab2/Lab2.srcs/sources_1/new/accelerator.v:40]
WARNING: [Synth 8-3917] design accelerator has port y_out[15] driven by constant 0
WARNING: [Synth 8-3917] design accelerator has port y_out[14] driven by constant 0
WARNING: [Synth 8-3917] design accelerator has port y_out[13] driven by constant 0
WARNING: [Synth 8-3917] design accelerator has port y_out[12] driven by constant 0
WARNING: [Synth 8-3917] design accelerator has port y_out[11] driven by constant 0
WARNING: [Synth 8-3917] design accelerator has port y_out[10] driven by constant 0
WARNING: [Synth 8-3917] design accelerator has port y_out[9] driven by constant 0
WARNING: [Synth 8-3917] design accelerator has port y_out[8] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1871.492 ; gain = 344.535 ; free physical = 33415 ; free virtual = 45999
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1871.492 ; gain = 344.535 ; free physical = 33415 ; free virtual = 45999
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1871.492 ; gain = 344.535 ; free physical = 33414 ; free virtual = 45998
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1871.492 ; gain = 344.535 ; free physical = 33416 ; free virtual = 46000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1871.492 ; gain = 344.535 ; free physical = 33416 ; free virtual = 46000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1871.492 ; gain = 344.535 ; free physical = 33416 ; free virtual = 46001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1871.492 ; gain = 344.535 ; free physical = 33416 ; free virtual = 46001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1871.492 ; gain = 344.535 ; free physical = 33416 ; free virtual = 46001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1871.492 ; gain = 344.535 ; free physical = 33416 ; free virtual = 46001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     9|
|3     |LUT1   |     2|
|4     |LUT2   |    21|
|5     |LUT3   |    27|
|6     |LUT4   |    35|
|7     |LUT5   |    40|
|8     |LUT6   |    58|
|9     |MUXF7  |    11|
|10    |FDRE   |   129|
|11    |FDSE   |     2|
|12    |LD     |     4|
|13    |IBUF   |    18|
|14    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   374|
|2     |  adder1 |adder       |    51|
|3     |  mult_1 |mult        |   120|
|4     |  sub1   |substractor |    19|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1871.492 ; gain = 344.535 ; free physical = 33416 ; free virtual = 46001
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1871.492 ; gain = 344.535 ; free physical = 33418 ; free virtual = 46002
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1871.500 ; gain = 344.535 ; free physical = 33418 ; free virtual = 46002
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1998.074 ; gain = 0.000 ; free physical = 33334 ; free virtual = 45918
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1998.074 ; gain = 471.258 ; free physical = 33417 ; free virtual = 46002
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1998.074 ; gain = 0.000 ; free physical = 33417 ; free virtual = 46001
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/P33011_1/Lab2/Lab2.runs/synth_1/accelerator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file accelerator_utilization_synth.rpt -pb accelerator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr  8 00:57:55 2021...
