AMD_CG_SUPPORT_MC_MGCG,VAR_0
ATCL2_0_ATC_L2_MISC_CG__ENABLE_MASK,VAR_1
DAGB0_CNTL_MISC2__DISABLE_RDREQ_CG_MASK,VAR_2
DAGB0_CNTL_MISC2__DISABLE_RDRET_CG_MASK,VAR_3
DAGB0_CNTL_MISC2__DISABLE_TLBRD_CG_MASK,VAR_4
DAGB0_CNTL_MISC2__DISABLE_TLBWR_CG_MASK,VAR_5
DAGB0_CNTL_MISC2__DISABLE_WRREQ_CG_MASK,VAR_6
DAGB0_CNTL_MISC2__DISABLE_WRRET_CG_MASK,VAR_7
MMHUB,VAR_8
MMHUB_INSTANCE_REGISTER_OFFSET,VAR_9
MMHUB_NUM_INSTANCES,VAR_10
RREG32_SOC15_OFFSET,FUNC_0
WREG32_SOC15_OFFSET,FUNC_1
mmATCL2_0_ATC_L2_MISC_CG,VAR_11
mmDAGB0_CNTL_MISC2,VAR_12
mmDAGB1_CNTL_MISC2,VAR_13
mmhub_v9_4_update_medium_grain_clock_gating,FUNC_2
adev,VAR_14
enable,VAR_15
def,VAR_16
data,VAR_17
def1,VAR_18
data1,VAR_19
i,VAR_20
j,VAR_21
dist,VAR_22
