
*** Running vivado
    with args -log design_1_mem_hw_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_mem_hw_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_mem_hw_0_0.tcl -notrace
Command: synth_design -top design_1_mem_hw_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22557 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1311.734 ; gain = 86.996 ; free physical = 155 ; free virtual = 15730
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_mem_hw_0_0' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_mem_hw_0_0/synth/design_1_mem_hw_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mem_hw' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/7b82/hdl/verilog/mem_hw.v:12]
	Parameter C_S_AXI_CONTROL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mem_hw_CONTROL_BUS_s_axi' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/7b82/hdl/verilog/mem_hw_CONTROL_BUS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 13'b0000000000000 
	Parameter ADDR_GIE bound to: 13'b0000000000100 
	Parameter ADDR_IER bound to: 13'b0000000001000 
	Parameter ADDR_ISR bound to: 13'b0000000001100 
	Parameter ADDR_RW_DATA_0 bound to: 13'b0000000010000 
	Parameter ADDR_RW_CTRL bound to: 13'b0000000010100 
	Parameter ADDR_MASK_DATA_0 bound to: 13'b0000000011000 
	Parameter ADDR_MASK_DATA_1 bound to: 13'b0000000011100 
	Parameter ADDR_MASK_CTRL bound to: 13'b0000000100000 
	Parameter ADDR_TEST_INIT_ARR_V_BASE bound to: 13'b1000000000000 
	Parameter ADDR_TEST_INIT_ARR_V_HIGH bound to: 13'b1111111111111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mem_hw_CONTROL_BUS_s_axi_ram' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/7b82/hdl/verilog/mem_hw_CONTROL_BUS_s_axi.v:469]
	Parameter BYTES bound to: 8 - type: integer 
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mem_hw_CONTROL_BUS_s_axi_ram' (1#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/7b82/hdl/verilog/mem_hw_CONTROL_BUS_s_axi.v:469]
INFO: [Synth 8-155] case statement is not full and has no default [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/7b82/hdl/verilog/mem_hw_CONTROL_BUS_s_axi.v:251]
INFO: [Synth 8-256] done synthesizing module 'mem_hw_CONTROL_BUS_s_axi' (2#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/7b82/hdl/verilog/mem_hw_CONTROL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'mem_read' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/7b82/hdl/verilog/mem_read.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/7b82/hdl/verilog/mem_read.v:55]
INFO: [Synth 8-256] done synthesizing module 'mem_read' (3#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/7b82/hdl/verilog/mem_read.v:10]
INFO: [Synth 8-638] synthesizing module 'mem_write' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/7b82/hdl/verilog/mem_write.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/7b82/hdl/verilog/mem_write.v:62]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/7b82/hdl/verilog/mem_write.v:803]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/7b82/hdl/verilog/mem_write.v:915]
WARNING: [Synth 8-6014] Unused sequential element out_stream_V_dest_V_1_sel_rd_reg was removed.  [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/7b82/hdl/verilog/mem_write.v:305]
WARNING: [Synth 8-6014] Unused sequential element out_stream_V_id_V_1_sel_rd_reg was removed.  [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/7b82/hdl/verilog/mem_write.v:331]
WARNING: [Synth 8-6014] Unused sequential element out_stream_V_keep_V_1_sel_rd_reg was removed.  [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/7b82/hdl/verilog/mem_write.v:357]
WARNING: [Synth 8-6014] Unused sequential element out_stream_V_strb_V_1_sel_rd_reg was removed.  [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/7b82/hdl/verilog/mem_write.v:419]
INFO: [Synth 8-256] done synthesizing module 'mem_write' (4#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/7b82/hdl/verilog/mem_write.v:10]
WARNING: [Synth 8-6014] Unused sequential element mem_read_U0_ap_ready_count_reg was removed.  [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/7b82/hdl/verilog/mem_hw.v:254]
WARNING: [Synth 8-6014] Unused sequential element mem_write_U0_ap_ready_count_reg was removed.  [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/7b82/hdl/verilog/mem_hw.v:262]
INFO: [Synth 8-256] done synthesizing module 'mem_hw' (5#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/7b82/hdl/verilog/mem_hw.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_mem_hw_0_0' (6#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_mem_hw_0_0/synth/design_1_mem_hw_0_0.v:57]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[63]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[62]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[61]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[60]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[59]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[58]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[57]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[56]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[55]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[54]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[53]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[52]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[51]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[50]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[49]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[48]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[47]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[46]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[45]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[44]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[43]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[42]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[41]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[40]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[39]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[38]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[37]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[36]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[35]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[34]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[33]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[32]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[31]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[30]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[29]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[28]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[27]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[26]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[25]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[24]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[23]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[22]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[21]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[20]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[19]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[18]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[17]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[16]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[15]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[14]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[13]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[12]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[11]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[10]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[9]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[8]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[7]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[6]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[5]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[4]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[3]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[2]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[1]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDATA[0]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TKEEP[7]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TKEEP[6]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TKEEP[5]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TKEEP[4]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TKEEP[3]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TKEEP[2]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TKEEP[1]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TKEEP[0]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TSTRB[7]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TSTRB[6]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TSTRB[5]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TSTRB[4]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TSTRB[3]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TSTRB[2]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TSTRB[1]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TSTRB[0]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TUSER[0]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TID[0]
WARNING: [Synth 8-3331] design mem_read has unconnected port in_r_TDEST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1353.266 ; gain = 128.527 ; free physical = 203 ; free virtual = 15739
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1353.266 ; gain = 128.527 ; free physical = 206 ; free virtual = 15742
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_mem_hw_0_0/constraints/mem_hw_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_mem_hw_0_0/constraints/mem_hw_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/design_1_mem_hw_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/design_1_mem_hw_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1740.281 ; gain = 0.000 ; free physical = 151 ; free virtual = 15477
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1740.281 ; gain = 515.543 ; free physical = 234 ; free virtual = 15561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1740.281 ; gain = 515.543 ; free physical = 234 ; free virtual = 15561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/design_1_mem_hw_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1740.281 ; gain = 515.543 ; free physical = 235 ; free virtual = 15562
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element int_test_init_arr_V_shift_reg was removed.  [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/7b82/hdl/verilog/mem_hw_CONTROL_BUS_s_axi.v:459]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond6_fu_186_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_174_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_reg_126_reg was removed.  [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/7b82/hdl/verilog/mem_write.v:489]
WARNING: [Synth 8-6014] Unused sequential element tmp_mid2_v_v_reg_262_reg was removed.  [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/7b82/hdl/verilog/mem_write.v:562]
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 1740.281 ; gain = 515.543 ; free physical = 226 ; free virtual = 15553
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 35    
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 29    
	   2 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 30    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 28    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mem_hw_CONTROL_BUS_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 28    
	   2 Input      8 Bit        Muxes := 2     
Module mem_hw_CONTROL_BUS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module mem_read 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module mem_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module mem_hw 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mem_write_U0/exitcond_flatten_fu_174_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_write_U0/exitcond6_fu_186_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element mem_write_U0/indvar_flatten_reg_126_reg was removed.  [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/7b82/hdl/verilog/mem_write.v:489]
WARNING: [Synth 8-6014] Unused sequential element mem_write_U0/tmp_mid2_v_v_reg_262_reg was removed.  [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/7b82/hdl/verilog/mem_write.v:562]
WARNING: [Synth 8-3331] design mem_hw has unconnected port in_r_TDATA[63]
WARNING: [Synth 8-3331] design mem_hw has unconnected port in_r_TDATA[62]
WARNING: [Synth 8-3331] design mem_hw has unconnected port in_r_TDATA[61]
WARNING: [Synth 8-3331] design mem_hw has unconnected port in_r_TDATA[60]
WARNING: [Synth 8-3331] design mem_hw has unconnected port in_r_TDATA[59]
WARNING: [Synth 8-3331] design mem_hw has unconnected port in_r_TDATA[58]
WARNING: [Synth 8-3331] design mem_hw has unconnected port in_r_TDATA[57]
WARNING: [Synth 8-3331] design mem_hw has unconnected port in_r_TDATA[56]
WARNING: [Synth 8-3331] design mem_hw has unconnected port in_r_TDATA[55]
WARNING: [Synth 8-3331] design mem_hw has unconnected port in_r_TDATA[54]
WARNING: [Synth 8-3331] design mem_hw has unconnected port in_r_TDATA[53]
WARNING: [Synth 8-3331] design mem_hw has unconnected port in_r_TDATA[52]
WARNING: [Synth 8-3331] design mem_hw has unconnected port in_r_TDATA[51]
WARNING: [Synth 8-3331] design mem_hw has unconnected port in_r_TDATA[50]
WARNING: [Synth 8-3331] design mem_hw has unconnected port in_r_TDATA[49]
WARNING: [Synth 8-3331] design mem_hw has unconnected port in_r_TDATA[48]
WARNING: [Synth 8-3331] design mem_hw has unconnected port in_r_TDATA[47]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal mem_hw_CONTROL_BUS_s_axi_U/int_test_init_arr_V/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\mem_read_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\mem_write_U0/ap_done_reg_reg )
WARNING: [Synth 8-3332] Sequential element (mem_read_U0/ap_done_reg_reg) is unused and will be removed from module mem_hw.
WARNING: [Synth 8-3332] Sequential element (mem_write_U0/ap_done_reg_reg) is unused and will be removed from module mem_hw.
WARNING: [Synth 8-3332] Sequential element (mem_write_U0/i_reg_137_reg[9]) is unused and will be removed from module mem_hw.
WARNING: [Synth 8-3332] Sequential element (mem_write_U0/tmp_mid2_v_v_reg_262_reg[9]) is unused and will be removed from module mem_hw.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:44 . Memory (MB): peak = 1740.281 ; gain = 515.543 ; free physical = 204 ; free virtual = 15533
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                   | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mem_hw_CONTROL_BUS_s_axi_ram: | gen_write[1].mem_reg | 512 x 64(READ_FIRST)   | W | R | 512 x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
+------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:53 . Memory (MB): peak = 1740.281 ; gain = 515.543 ; free physical = 172 ; free virtual = 15375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 1740.281 ; gain = 515.543 ; free physical = 183 ; free virtual = 15361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                   | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mem_hw_CONTROL_BUS_s_axi_ram: | gen_write[1].mem_reg | 512 x 64(READ_FIRST)   | W | R | 512 x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
+------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/mem_hw_CONTROL_BUS_s_axi_U/int_test_init_arr_V/gen_write[1].mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/mem_hw_CONTROL_BUS_s_axi_U/int_test_init_arr_V/gen_write[1].mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/mem_hw_CONTROL_BUS_s_axi_U/int_test_init_arr_V/gen_write[1].mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/mem_hw_CONTROL_BUS_s_axi_U/int_test_init_arr_V/gen_write[1].mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 1740.281 ; gain = 515.543 ; free physical = 183 ; free virtual = 15360
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 1740.281 ; gain = 515.543 ; free physical = 183 ; free virtual = 15361
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 1740.281 ; gain = 515.543 ; free physical = 183 ; free virtual = 15361
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 1740.281 ; gain = 515.543 ; free physical = 183 ; free virtual = 15361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 1740.281 ; gain = 515.543 ; free physical = 183 ; free virtual = 15361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 1740.281 ; gain = 515.543 ; free physical = 183 ; free virtual = 15361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 1740.281 ; gain = 515.543 ; free physical = 183 ; free virtual = 15361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     8|
|2     |LUT1     |     3|
|3     |LUT2     |     9|
|4     |LUT3     |   249|
|5     |LUT4     |    48|
|6     |LUT5     |    97|
|7     |LUT6     |   108|
|8     |RAMB36E1 |     2|
|9     |FDRE     |   507|
|10    |FDSE     |     5|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------+-----------------------------+------+
|      |Instance                       |Module                       |Cells |
+------+-------------------------------+-----------------------------+------+
|1     |top                            |                             |  1036|
|2     |  inst                         |mem_hw                       |  1036|
|3     |    mem_hw_CONTROL_BUS_s_axi_U |mem_hw_CONTROL_BUS_s_axi     |   480|
|4     |      int_test_init_arr_V      |mem_hw_CONTROL_BUS_s_axi_ram |   147|
|5     |    mem_read_U0                |mem_read                     |    28|
|6     |    mem_write_U0               |mem_write                    |   396|
+------+-------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 1740.281 ; gain = 515.543 ; free physical = 183 ; free virtual = 15361
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 92 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1740.281 ; gain = 128.527 ; free physical = 242 ; free virtual = 15420
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 1740.281 ; gain = 515.543 ; free physical = 242 ; free virtual = 15420
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 117 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:57 . Memory (MB): peak = 1756.297 ; gain = 556.387 ; free physical = 238 ; free virtual = 15416
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint '/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/design_1_mem_hw_0_0_synth_1/design_1_mem_hw_0_0.dcp' has been generated.
