

================================================================
== Vivado HLS Report for 'my_filter_v1'
================================================================
* Date:           Wed Jan 13 22:02:46 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ISPfinal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.423 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   164130|   164130| 1.641 ms | 1.641 ms |  164130|  164130|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+---------+---------+----------+----------+-------+-------+---------+
        |                          |               |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |         Instance         |     Module    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +--------------------------+---------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_my_filter_fy5_fu_362  |my_filter_fy5  |    16386|    16386| 0.164 ms | 0.164 ms |  16386|  16386|   none  |
        |grp_my_filter_fy5_fu_369  |my_filter_fy5  |    16386|    16386| 0.164 ms | 0.164 ms |  16386|  16386|   none  |
        |grp_my_filter_fy5_fu_375  |my_filter_fy5  |    16386|    16386| 0.164 ms | 0.164 ms |  16386|  16386|   none  |
        |grp_my_filter_fx6_fu_384  |my_filter_fx6  |    16387|    16387| 0.164 ms | 0.164 ms |  16387|  16387|   none  |
        |grp_my_filter_fx6_fu_392  |my_filter_fx6  |    16387|    16387| 0.164 ms | 0.164 ms |  16387|  16387|   none  |
        +--------------------------+---------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop_y_1_Loop_x_1  |    16384|    16384|         2|          1|          1|  16384|    yes   |
        |- Loop_y_2           |    33024|    33024|       258|          -|          -|    128|    no    |
        | + Loop_x_2          |      256|      256|         2|          -|          -|    128|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    282|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     341|   1243|    -|
|Memory           |      152|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|   1389|    -|
|Register         |        -|      -|     190|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      152|      0|     531|   2914|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       54|      0|   ~0   |      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------+---------+-------+----+-----+-----+
    |         Instance         |     Module    | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+---------------+---------+-------+----+-----+-----+
    |grp_my_filter_fx6_fu_384  |my_filter_fx6  |        0|      0|  79|  242|    0|
    |grp_my_filter_fx6_fu_392  |my_filter_fx6  |        0|      0|  79|  242|    0|
    |grp_my_filter_fy5_fu_362  |my_filter_fy5  |        0|      0|  61|  253|    0|
    |grp_my_filter_fy5_fu_369  |my_filter_fy5  |        0|      0|  61|  253|    0|
    |grp_my_filter_fy5_fu_375  |my_filter_fy5  |        0|      0|  61|  253|    0|
    +--------------------------+---------------+---------+-------+----+-----+-----+
    |Total                     |               |        0|      0| 341| 1243|    0|
    +--------------------------+---------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+-------------------+---------+---+----+-----+-------+-----+------+-------------+
    |      Memory     |       Module      | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------------+-------------------+---------+---+----+-----+-------+-----+------+-------------+
    |fx_V_U           |my_filter_v1_fx_V  |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |fy_V_U           |my_filter_v1_fx_V  |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |g3x_V_U          |my_filter_v1_fx_V  |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |g4y_V_U          |my_filter_v1_fx_V  |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |g5x_V_U          |my_filter_v1_fx_V  |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |temp_cross6_V_U  |my_filter_v1_fx_V  |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |temp_cross7_V_U  |my_filter_v1_fx_V  |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |fxx_U            |my_filter_v1_fxx   |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |fyy_U            |my_filter_v1_fxx   |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |fxy_U            |my_filter_v1_fxx   |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |adj_fx_U         |my_filter_v1_fxx   |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |adj_fy_U         |my_filter_v1_fxx   |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |gx_U             |my_filter_v1_fxx   |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |gy_U             |my_filter_v1_fxx   |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |gxx_U            |my_filter_v1_fxx   |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |gyy_U            |my_filter_v1_fxx   |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |gxy_U            |my_filter_v1_fxx   |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |cross_X_U        |my_filter_v1_fxx   |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |cross_Y_U        |my_filter_v1_fxx   |        8|  0|   0|    0|  16384|    8|     1|       131072|
    +-----------------+-------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total            |                   |      152|  0|   0|    0| 311296|  152|    19|      2490368|
    +-----------------+-------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln126_fu_408_p2               |     +    |      0|  0|  21|          15|           1|
    |add_ln215_1_fu_599_p2             |     +    |      0|  0|  23|          16|          16|
    |add_ln215_fu_458_p2               |     +    |      0|  0|  23|          16|          16|
    |x_1_fu_473_p2                     |     +    |      0|  0|  15|           8|           1|
    |x_fu_589_p2                       |     +    |      0|  0|  15|           8|           1|
    |y_1_fu_565_p2                     |     +    |      0|  0|  15|           8|           1|
    |y_fu_414_p2                       |     +    |      0|  0|  15|           8|           1|
    |temp_cross6_V_d0                  |    and   |      0|  0|   8|           8|           8|
    |temp_cross7_V_d0                  |    and   |      0|  0|   8|           8|           8|
    |icmp_ln126_fu_402_p2              |   icmp   |      0|  0|  13|          15|          16|
    |icmp_ln128_fu_420_p2              |   icmp   |      0|  0|  13|           8|           9|
    |icmp_ln170_fu_559_p2              |   icmp   |      0|  0|  13|           8|           9|
    |icmp_ln172_fu_583_p2              |   icmp   |      0|  0|  13|           8|           9|
    |icmp_ln895_1_fu_505_p2            |   icmp   |      0|  0|  11|           7|           1|
    |icmp_ln895_2_fu_521_p2            |   icmp   |      0|  0|  11|           7|           1|
    |icmp_ln895_3_fu_537_p2            |   icmp   |      0|  0|  11|           7|           1|
    |icmp_ln895_4_fu_553_p2            |   icmp   |      0|  0|  11|           7|           1|
    |icmp_ln895_fu_489_p2              |   icmp   |      0|  0|  11|           7|           1|
    |ap_block_state12_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state14_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_on_subcall_done   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6_on_subcall_done   |    or    |      0|  0|   2|           1|           1|
    |select_ln131_1_fu_434_p3          |  select  |      0|  0|   8|           1|           8|
    |select_ln131_fu_426_p3            |  select  |      0|  0|   8|           1|           1|
    |select_ln209_1_fu_626_p3          |  select  |      0|  0|   2|           1|           2|
    |select_ln209_fu_611_p3            |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 282|         180|         121|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |adjChImg_V_address0                    |  21|          4|   14|         56|
    |adjChImg_V_address1                    |  15|          3|   14|         42|
    |adjChImg_V_ce0                         |  21|          4|    1|          4|
    |adjChImg_V_ce1                         |  15|          3|    1|          3|
    |adj_fx_ce0                             |   9|          2|    1|          2|
    |adj_fx_we0                             |   9|          2|    1|          2|
    |adj_fy_ce0                             |   9|          2|    1|          2|
    |adj_fy_we0                             |   9|          2|    1|          2|
    |ap_NS_fsm                              |  89|         18|    1|         18|
    |ap_enable_reg_pp0_iter1                |  15|          3|    1|          3|
    |ap_phi_mux_y76_0_phi_fu_322_p4         |   9|          2|    8|         16|
    |cross_X_ce0                            |   9|          2|    1|          2|
    |cross_X_we0                            |   9|          2|    1|          2|
    |cross_Y_ce0                            |   9|          2|    1|          2|
    |cross_Y_we0                            |   9|          2|    1|          2|
    |f_V_address0                           |  15|          3|   14|         42|
    |f_V_address1                           |  15|          3|   14|         42|
    |f_V_ce0                                |  15|          3|    1|          3|
    |f_V_ce1                                |  15|          3|    1|          3|
    |fx_V_address0                          |  21|          4|   14|         56|
    |fx_V_address1                          |  15|          3|   14|         42|
    |fx_V_ce0                               |  21|          4|    1|          4|
    |fx_V_ce1                               |  15|          3|    1|          3|
    |fx_V_we0                               |   9|          2|    1|          2|
    |fxx_ce0                                |   9|          2|    1|          2|
    |fxx_we0                                |   9|          2|    1|          2|
    |fxy_ce0                                |   9|          2|    1|          2|
    |fxy_we0                                |   9|          2|    1|          2|
    |fy_V_address0                          |  15|          3|   14|         42|
    |fy_V_ce0                               |  15|          3|    1|          3|
    |fy_V_ce1                               |   9|          2|    1|          2|
    |fy_V_we0                               |   9|          2|    1|          2|
    |fyy_ce0                                |   9|          2|    1|          2|
    |fyy_we0                                |   9|          2|    1|          2|
    |g1_V_address0                          |  15|          3|   14|         42|
    |g1_V_address1                          |  15|          3|   14|         42|
    |g1_V_ce0                               |  15|          3|    1|          3|
    |g1_V_ce1                               |  15|          3|    1|          3|
    |g2_V_address0                          |  15|          3|   14|         42|
    |g2_V_address1                          |  15|          3|   14|         42|
    |g2_V_ce0                               |  15|          3|    1|          3|
    |g2_V_ce1                               |  15|          3|    1|          3|
    |g3_V_address0                          |  15|          3|   14|         42|
    |g3_V_address1                          |  15|          3|   14|         42|
    |g3_V_ce0                               |  15|          3|    1|          3|
    |g3_V_ce1                               |  15|          3|    1|          3|
    |g3x_V_address0                         |  15|          3|   14|         42|
    |g3x_V_ce0                              |  15|          3|    1|          3|
    |g3x_V_ce1                              |   9|          2|    1|          2|
    |g3x_V_we0                              |   9|          2|    1|          2|
    |g4_V_address0                          |  15|          3|   14|         42|
    |g4_V_address1                          |  15|          3|   14|         42|
    |g4_V_ce0                               |  15|          3|    1|          3|
    |g4_V_ce1                               |  15|          3|    1|          3|
    |g4y_V_address0                         |  15|          3|   14|         42|
    |g4y_V_ce0                              |  15|          3|    1|          3|
    |g4y_V_ce1                              |   9|          2|    1|          2|
    |g4y_V_we0                              |   9|          2|    1|          2|
    |g5_V_address0                          |  15|          3|   14|         42|
    |g5_V_address1                          |  15|          3|   14|         42|
    |g5_V_ce0                               |  15|          3|    1|          3|
    |g5_V_ce1                               |  15|          3|    1|          3|
    |g5x_V_address0                         |  15|          3|   14|         42|
    |g5x_V_ce0                              |  15|          3|    1|          3|
    |g5x_V_ce1                              |   9|          2|    1|          2|
    |g5x_V_we0                              |   9|          2|    1|          2|
    |grp_my_filter_fx6_fu_384_data_in_V_q0  |  38|          7|    8|         56|
    |grp_my_filter_fx6_fu_384_data_in_V_q1  |  38|          7|    8|         56|
    |grp_my_filter_fx6_fu_392_data_in_V_q0  |  15|          3|    8|         24|
    |grp_my_filter_fx6_fu_392_data_in_V_q1  |  15|          3|    8|         24|
    |grp_my_filter_fy5_fu_362_data_in_V_q0  |  33|          6|    8|         48|
    |grp_my_filter_fy5_fu_362_data_in_V_q1  |  33|          6|    8|         48|
    |grp_my_filter_fy5_fu_369_data_in_V_q0  |  15|          3|    8|         24|
    |grp_my_filter_fy5_fu_369_data_in_V_q1  |  15|          3|    8|         24|
    |grp_my_filter_fy5_fu_375_data_in_V_q0  |  15|          3|    8|         24|
    |grp_my_filter_fy5_fu_375_data_in_V_q1  |  15|          3|    8|         24|
    |gx_ce0                                 |   9|          2|    1|          2|
    |gx_we0                                 |   9|          2|    1|          2|
    |gxx_ce0                                |   9|          2|    1|          2|
    |gxx_we0                                |   9|          2|    1|          2|
    |gxy_ce0                                |   9|          2|    1|          2|
    |gxy_we0                                |   9|          2|    1|          2|
    |gy_ce0                                 |   9|          2|    1|          2|
    |gy_we0                                 |   9|          2|    1|          2|
    |gyy_ce0                                |   9|          2|    1|          2|
    |gyy_we0                                |   9|          2|    1|          2|
    |indvar_flatten_reg_307                 |   9|          2|   15|         30|
    |temp_cross6_V_address0                 |  15|          3|   14|         42|
    |temp_cross6_V_ce0                      |  15|          3|    1|          3|
    |temp_cross6_V_ce1                      |   9|          2|    1|          2|
    |temp_cross7_V_address0                 |  15|          3|   14|         42|
    |temp_cross7_V_ce0                      |  15|          3|    1|          3|
    |temp_cross7_V_ce1                      |   9|          2|    1|          2|
    |x77_0_reg_329                          |   9|          2|    8|         16|
    |x96_0_reg_351                          |   9|          2|    8|         16|
    |y76_0_reg_318                          |   9|          2|    8|         16|
    |y95_0_reg_340                          |   9|          2|    8|         16|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |1389|        283|  502|       1573|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |  17|   0|   17|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |g1_V_addr_reg_655                      |  14|   0|   14|          0|
    |g2_V_addr_reg_661                      |  14|   0|   14|          0|
    |g3_V_addr_reg_667                      |  14|   0|   14|          0|
    |g4_V_addr_reg_673                      |  14|   0|   14|          0|
    |g5_V_addr_reg_679                      |  14|   0|   14|          0|
    |grp_my_filter_fx6_fu_384_ap_start_reg  |   1|   0|    1|          0|
    |grp_my_filter_fx6_fu_392_ap_start_reg  |   1|   0|    1|          0|
    |grp_my_filter_fy5_fu_362_ap_start_reg  |   1|   0|    1|          0|
    |grp_my_filter_fy5_fu_369_ap_start_reg  |   1|   0|    1|          0|
    |grp_my_filter_fy5_fu_375_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln126_reg_641                     |   1|   0|    1|          0|
    |indvar_flatten_reg_307                 |  15|   0|   15|          0|
    |select_ln131_1_reg_650                 |   8|   0|    8|          0|
    |x77_0_reg_329                          |   8|   0|    8|          0|
    |x96_0_reg_351                          |   8|   0|    8|          0|
    |x_reg_721                              |   8|   0|    8|          0|
    |y76_0_reg_318                          |   8|   0|    8|          0|
    |y95_0_reg_340                          |   8|   0|    8|          0|
    |y_1_reg_708                            |   8|   0|    8|          0|
    |zext_ln172_reg_713                     |   8|   0|   16|          8|
    |zext_ln215_3_reg_726                   |  16|   0|   64|         48|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 190|   0|  246|         56|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | my_filter_v1 | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | my_filter_v1 | return value |
|ap_start             |  in |    1| ap_ctrl_hs | my_filter_v1 | return value |
|ap_done              | out |    1| ap_ctrl_hs | my_filter_v1 | return value |
|ap_idle              | out |    1| ap_ctrl_hs | my_filter_v1 | return value |
|ap_ready             | out |    1| ap_ctrl_hs | my_filter_v1 | return value |
|f_V_address0         | out |   14|  ap_memory |      f_V     |     array    |
|f_V_ce0              | out |    1|  ap_memory |      f_V     |     array    |
|f_V_q0               |  in |    8|  ap_memory |      f_V     |     array    |
|f_V_address1         | out |   14|  ap_memory |      f_V     |     array    |
|f_V_ce1              | out |    1|  ap_memory |      f_V     |     array    |
|f_V_q1               |  in |    8|  ap_memory |      f_V     |     array    |
|adjChImg_V_address0  | out |   14|  ap_memory |  adjChImg_V  |     array    |
|adjChImg_V_ce0       | out |    1|  ap_memory |  adjChImg_V  |     array    |
|adjChImg_V_q0        |  in |    8|  ap_memory |  adjChImg_V  |     array    |
|adjChImg_V_address1  | out |   14|  ap_memory |  adjChImg_V  |     array    |
|adjChImg_V_ce1       | out |    1|  ap_memory |  adjChImg_V  |     array    |
|adjChImg_V_q1        |  in |    8|  ap_memory |  adjChImg_V  |     array    |
|g1_V_address0        | out |   14|  ap_memory |     g1_V     |     array    |
|g1_V_ce0             | out |    1|  ap_memory |     g1_V     |     array    |
|g1_V_q0              |  in |    8|  ap_memory |     g1_V     |     array    |
|g1_V_address1        | out |   14|  ap_memory |     g1_V     |     array    |
|g1_V_ce1             | out |    1|  ap_memory |     g1_V     |     array    |
|g1_V_we1             | out |    1|  ap_memory |     g1_V     |     array    |
|g1_V_d1              | out |    8|  ap_memory |     g1_V     |     array    |
|g1_V_q1              |  in |    8|  ap_memory |     g1_V     |     array    |
|g2_V_address0        | out |   14|  ap_memory |     g2_V     |     array    |
|g2_V_ce0             | out |    1|  ap_memory |     g2_V     |     array    |
|g2_V_q0              |  in |    8|  ap_memory |     g2_V     |     array    |
|g2_V_address1        | out |   14|  ap_memory |     g2_V     |     array    |
|g2_V_ce1             | out |    1|  ap_memory |     g2_V     |     array    |
|g2_V_we1             | out |    1|  ap_memory |     g2_V     |     array    |
|g2_V_d1              | out |    8|  ap_memory |     g2_V     |     array    |
|g2_V_q1              |  in |    8|  ap_memory |     g2_V     |     array    |
|g3_V_address0        | out |   14|  ap_memory |     g3_V     |     array    |
|g3_V_ce0             | out |    1|  ap_memory |     g3_V     |     array    |
|g3_V_q0              |  in |    8|  ap_memory |     g3_V     |     array    |
|g3_V_address1        | out |   14|  ap_memory |     g3_V     |     array    |
|g3_V_ce1             | out |    1|  ap_memory |     g3_V     |     array    |
|g3_V_we1             | out |    1|  ap_memory |     g3_V     |     array    |
|g3_V_d1              | out |    8|  ap_memory |     g3_V     |     array    |
|g3_V_q1              |  in |    8|  ap_memory |     g3_V     |     array    |
|g4_V_address0        | out |   14|  ap_memory |     g4_V     |     array    |
|g4_V_ce0             | out |    1|  ap_memory |     g4_V     |     array    |
|g4_V_q0              |  in |    8|  ap_memory |     g4_V     |     array    |
|g4_V_address1        | out |   14|  ap_memory |     g4_V     |     array    |
|g4_V_ce1             | out |    1|  ap_memory |     g4_V     |     array    |
|g4_V_we1             | out |    1|  ap_memory |     g4_V     |     array    |
|g4_V_d1              | out |    8|  ap_memory |     g4_V     |     array    |
|g4_V_q1              |  in |    8|  ap_memory |     g4_V     |     array    |
|g5_V_address0        | out |   14|  ap_memory |     g5_V     |     array    |
|g5_V_ce0             | out |    1|  ap_memory |     g5_V     |     array    |
|g5_V_q0              |  in |    8|  ap_memory |     g5_V     |     array    |
|g5_V_address1        | out |   14|  ap_memory |     g5_V     |     array    |
|g5_V_ce1             | out |    1|  ap_memory |     g5_V     |     array    |
|g5_V_we1             | out |    1|  ap_memory |     g5_V     |     array    |
|g5_V_d1              | out |    8|  ap_memory |     g5_V     |     array    |
|g5_V_q1              |  in |    8|  ap_memory |     g5_V     |     array    |
|g6_V_address0        | out |   14|  ap_memory |     g6_V     |     array    |
|g6_V_ce0             | out |    1|  ap_memory |     g6_V     |     array    |
|g6_V_q0              |  in |    1|  ap_memory |     g6_V     |     array    |
|g7_V_address0        | out |   14|  ap_memory |     g7_V     |     array    |
|g7_V_ce0             | out |    1|  ap_memory |     g7_V     |     array    |
|g7_V_q0              |  in |    1|  ap_memory |     g7_V     |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 9 8 
8 --> 7 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 18 16 
16 --> 17 15 
17 --> 16 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.42>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%fx_V = alloca [16384 x i8], align 1" [divergent.cpp:65]   --->   Operation 19 'alloca' 'fx_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%fy_V = alloca [16384 x i8], align 1" [divergent.cpp:66]   --->   Operation 20 'alloca' 'fy_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%fxx = alloca [16384 x i8], align 1"   --->   Operation 21 'alloca' 'fxx' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%fyy = alloca [16384 x i8], align 1"   --->   Operation 22 'alloca' 'fyy' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%fxy = alloca [16384 x i8], align 1"   --->   Operation 23 'alloca' 'fxy' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%adj_fx = alloca [16384 x i8], align 1"   --->   Operation 24 'alloca' 'adj_fx' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%adj_fy = alloca [16384 x i8], align 1"   --->   Operation 25 'alloca' 'adj_fy' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%gx = alloca [16384 x i8], align 1"   --->   Operation 26 'alloca' 'gx' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 27 [1/1] (3.25ns)   --->   "%gy = alloca [16384 x i8], align 1"   --->   Operation 27 'alloca' 'gy' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%g3x_V = alloca [16384 x i8], align 1" [divergent.cpp:88]   --->   Operation 28 'alloca' 'g3x_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%gxx = alloca [16384 x i8], align 1"   --->   Operation 29 'alloca' 'gxx' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%g4y_V = alloca [16384 x i8], align 1" [divergent.cpp:90]   --->   Operation 30 'alloca' 'g4y_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%gyy = alloca [16384 x i8], align 1"   --->   Operation 31 'alloca' 'gyy' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%g5x_V = alloca [16384 x i8], align 1" [divergent.cpp:92]   --->   Operation 32 'alloca' 'g5x_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 33 [1/1] (3.25ns)   --->   "%gxy = alloca [16384 x i8], align 1"   --->   Operation 33 'alloca' 'gxy' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%temp_cross6_V = alloca [16384 x i8], align 1" [divergent.cpp:166]   --->   Operation 34 'alloca' 'temp_cross6_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%temp_cross7_V = alloca [16384 x i8], align 1" [divergent.cpp:167]   --->   Operation 35 'alloca' 'temp_cross7_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%cross_X = alloca [16384 x i8], align 1"   --->   Operation 36 'alloca' 'cross_X' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "%cross_Y = alloca [16384 x i8], align 1"   --->   Operation 37 'alloca' 'cross_Y' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 38 [2/2] (3.17ns)   --->   "call fastcc void @my_filter_fx6([16384 x i8]* %fx_V, [16384 x i8]* %f_V)" [divergent.cpp:100]   --->   Operation 38 'call' <Predicate = true> <Delay = 3.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 39 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_fx6([16384 x i8]* %fx_V, [16384 x i8]* %f_V)" [divergent.cpp:100]   --->   Operation 39 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.17>
ST_3 : Operation 40 [2/2] (3.16ns)   --->   "call fastcc void @my_filter_fy5([16384 x i8]* %fy_V, [16384 x i8]* %f_V)" [divergent.cpp:101]   --->   Operation 40 'call' <Predicate = true> <Delay = 3.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 41 [2/2] (3.17ns)   --->   "call fastcc void @my_filter_fx6([16384 x i8]* %fxx, [16384 x i8]* %fx_V)" [divergent.cpp:102]   --->   Operation 41 'call' <Predicate = true> <Delay = 3.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 42 [2/2] (2.00ns)   --->   "call fastcc void @my_filter_fx6([16384 x i8]* %adj_fx, [16384 x i8]* %adjChImg_V)" [divergent.cpp:106]   --->   Operation 42 'call' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 43 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_fy5([16384 x i8]* %fy_V, [16384 x i8]* %f_V)" [divergent.cpp:101]   --->   Operation 43 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 44 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_fx6([16384 x i8]* %fxx, [16384 x i8]* %fx_V)" [divergent.cpp:102]   --->   Operation 44 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 45 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_fx6([16384 x i8]* %adj_fx, [16384 x i8]* %adjChImg_V)" [divergent.cpp:106]   --->   Operation 45 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.16>
ST_5 : Operation 46 [2/2] (3.16ns)   --->   "call fastcc void @my_filter_fy5([16384 x i8]* %fyy, [16384 x i8]* %fy_V)" [divergent.cpp:103]   --->   Operation 46 'call' <Predicate = true> <Delay = 3.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 47 [2/2] (2.02ns)   --->   "call fastcc void @my_filter_fy5([16384 x i8]* %fxy, [16384 x i8]* %fx_V)" [divergent.cpp:104]   --->   Operation 47 'call' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 48 [2/2] (2.02ns)   --->   "call fastcc void @my_filter_fy5([16384 x i8]* %adj_fy, [16384 x i8]* %adjChImg_V)" [divergent.cpp:107]   --->   Operation 48 'call' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.76>
ST_6 : Operation 49 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_fy5([16384 x i8]* %fyy, [16384 x i8]* %fy_V)" [divergent.cpp:103]   --->   Operation 49 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 50 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_fy5([16384 x i8]* %fxy, [16384 x i8]* %fx_V)" [divergent.cpp:104]   --->   Operation 50 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 51 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_fy5([16384 x i8]* %adj_fy, [16384 x i8]* %adjChImg_V)" [divergent.cpp:107]   --->   Operation 51 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 52 [1/1] (1.76ns)   --->   "br label %0" [divergent.cpp:126]   --->   Operation 52 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 6> <Delay = 8.36>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i15 [ 0, %arrayctor.loop4.preheader ], [ %add_ln126, %Loop_x_1_end ]" [divergent.cpp:126]   --->   Operation 53 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%y76_0 = phi i8 [ 0, %arrayctor.loop4.preheader ], [ %select_ln131_1, %Loop_x_1_end ]" [divergent.cpp:131]   --->   Operation 54 'phi' 'y76_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%x77_0 = phi i8 [ 0, %arrayctor.loop4.preheader ], [ %x_1, %Loop_x_1_end ]"   --->   Operation 55 'phi' 'x77_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (2.31ns)   --->   "%icmp_ln126 = icmp eq i15 %indvar_flatten, -16384" [divergent.cpp:126]   --->   Operation 56 'icmp' 'icmp_ln126' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (1.94ns)   --->   "%add_ln126 = add i15 %indvar_flatten, 1" [divergent.cpp:126]   --->   Operation 57 'add' 'add_ln126' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln126, label %arrayctor.loop82.preheader, label %Loop_x_1_begin" [divergent.cpp:126]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (1.91ns)   --->   "%y = add i8 %y76_0, 1" [divergent.cpp:126]   --->   Operation 59 'add' 'y' <Predicate = (!icmp_ln126)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (1.55ns)   --->   "%icmp_ln128 = icmp eq i8 %x77_0, -128" [divergent.cpp:128]   --->   Operation 60 'icmp' 'icmp_ln128' <Predicate = (!icmp_ln126)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (1.24ns)   --->   "%select_ln131 = select i1 %icmp_ln128, i8 0, i8 %x77_0" [divergent.cpp:131]   --->   Operation 61 'select' 'select_ln131' <Predicate = (!icmp_ln126)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (1.24ns)   --->   "%select_ln131_1 = select i1 %icmp_ln128, i8 %y, i8 %y76_0" [divergent.cpp:131]   --->   Operation 62 'select' 'select_ln131_1' <Predicate = (!icmp_ln126)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln131_1, i7 0)" [divergent.cpp:131]   --->   Operation 63 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i15 %tmp to i16" [divergent.cpp:129]   --->   Operation 64 'zext' 'zext_ln129' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i8 %select_ln131 to i16" [divergent.cpp:131]   --->   Operation 65 'zext' 'zext_ln215' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (1.94ns)   --->   "%add_ln215 = add i16 %zext_ln215, %zext_ln129" [divergent.cpp:131]   --->   Operation 66 'add' 'add_ln215' <Predicate = (!icmp_ln126)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i16 %add_ln215 to i64" [divergent.cpp:131]   --->   Operation 67 'zext' 'zext_ln215_1' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%g1_V_addr = getelementptr [16384 x i8]* %g1_V, i64 0, i64 %zext_ln215_1" [divergent.cpp:131]   --->   Operation 68 'getelementptr' 'g1_V_addr' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%g2_V_addr = getelementptr [16384 x i8]* %g2_V, i64 0, i64 %zext_ln215_1" [divergent.cpp:132]   --->   Operation 69 'getelementptr' 'g2_V_addr' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%g3_V_addr = getelementptr [16384 x i8]* %g3_V, i64 0, i64 %zext_ln215_1" [divergent.cpp:133]   --->   Operation 70 'getelementptr' 'g3_V_addr' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%g4_V_addr = getelementptr [16384 x i8]* %g4_V, i64 0, i64 %zext_ln215_1" [divergent.cpp:134]   --->   Operation 71 'getelementptr' 'g4_V_addr' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%g5_V_addr = getelementptr [16384 x i8]* %g5_V, i64 0, i64 %zext_ln215_1" [divergent.cpp:135]   --->   Operation 72 'getelementptr' 'g5_V_addr' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_7 : Operation 73 [2/2] (3.25ns)   --->   "%g1_V_load = load i8* %g1_V_addr, align 1" [divergent.cpp:131]   --->   Operation 73 'load' 'g1_V_load' <Predicate = (!icmp_ln126)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_7 : Operation 74 [2/2] (3.25ns)   --->   "%g2_V_load = load i8* %g2_V_addr, align 1" [divergent.cpp:132]   --->   Operation 74 'load' 'g2_V_load' <Predicate = (!icmp_ln126)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_7 : Operation 75 [2/2] (3.25ns)   --->   "%g3_V_load = load i8* %g3_V_addr, align 1" [divergent.cpp:133]   --->   Operation 75 'load' 'g3_V_load' <Predicate = (!icmp_ln126)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_7 : Operation 76 [2/2] (3.25ns)   --->   "%g4_V_load = load i8* %g4_V_addr, align 1" [divergent.cpp:134]   --->   Operation 76 'load' 'g4_V_load' <Predicate = (!icmp_ln126)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_7 : Operation 77 [2/2] (3.25ns)   --->   "%g5_V_load = load i8* %g5_V_addr, align 1" [divergent.cpp:135]   --->   Operation 77 'load' 'g5_V_load' <Predicate = (!icmp_ln126)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_7 : Operation 78 [1/1] (1.91ns)   --->   "%x_1 = add i8 %select_ln131, 1" [divergent.cpp:128]   --->   Operation 78 'add' 'x_1' <Predicate = (!icmp_ln126)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.74>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Loop_y_1_Loop_x_1_st)"   --->   Operation 79 'specloopname' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 80 'speclooptripcount' 'empty_19' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str645) nounwind" [divergent.cpp:129]   --->   Operation 81 'specloopname' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str645)" [divergent.cpp:129]   --->   Operation 82 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str241) nounwind" [divergent.cpp:130]   --->   Operation 83 'specpipeline' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_8 : Operation 84 [1/2] (3.25ns)   --->   "%g1_V_load = load i8* %g1_V_addr, align 1" [divergent.cpp:131]   --->   Operation 84 'load' 'g1_V_load' <Predicate = (!icmp_ln126)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_8 : Operation 85 [1/2] (3.25ns)   --->   "%g2_V_load = load i8* %g2_V_addr, align 1" [divergent.cpp:132]   --->   Operation 85 'load' 'g2_V_load' <Predicate = (!icmp_ln126)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_8 : Operation 86 [1/2] (3.25ns)   --->   "%g3_V_load = load i8* %g3_V_addr, align 1" [divergent.cpp:133]   --->   Operation 86 'load' 'g3_V_load' <Predicate = (!icmp_ln126)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_8 : Operation 87 [1/2] (3.25ns)   --->   "%g4_V_load = load i8* %g4_V_addr, align 1" [divergent.cpp:134]   --->   Operation 87 'load' 'g4_V_load' <Predicate = (!icmp_ln126)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_8 : Operation 88 [1/2] (3.25ns)   --->   "%g5_V_load = load i8* %g5_V_addr, align 1" [divergent.cpp:135]   --->   Operation 88 'load' 'g5_V_load' <Predicate = (!icmp_ln126)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_2 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %g1_V_load, i32 1, i32 7)" [divergent.cpp:138]   --->   Operation 89 'partselect' 'tmp_2' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (1.48ns)   --->   "%icmp_ln895 = icmp eq i7 %tmp_2, 0" [divergent.cpp:138]   --->   Operation 90 'icmp' 'icmp_ln895' <Predicate = (!icmp_ln126)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895, label %._crit_edge, label %1" [divergent.cpp:138]   --->   Operation 91 'br' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (3.25ns)   --->   "store i8 1, i8* %g1_V_addr, align 1" [divergent.cpp:139]   --->   Operation 92 'store' <Predicate = (!icmp_ln895)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "br label %._crit_edge" [divergent.cpp:139]   --->   Operation 93 'br' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_5 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %g2_V_load, i32 1, i32 7)" [divergent.cpp:140]   --->   Operation 94 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (1.48ns)   --->   "%icmp_ln895_1 = icmp eq i7 %tmp_5, 0" [divergent.cpp:140]   --->   Operation 95 'icmp' 'icmp_ln895_1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_1, label %._crit_edge1537, label %2" [divergent.cpp:140]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (3.25ns)   --->   "store i8 1, i8* %g2_V_addr, align 1" [divergent.cpp:141]   --->   Operation 97 'store' <Predicate = (!icmp_ln895_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "br label %._crit_edge1537" [divergent.cpp:141]   --->   Operation 98 'br' <Predicate = (!icmp_ln895_1)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_6 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %g3_V_load, i32 1, i32 7)" [divergent.cpp:142]   --->   Operation 99 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (1.48ns)   --->   "%icmp_ln895_2 = icmp eq i7 %tmp_6, 0" [divergent.cpp:142]   --->   Operation 100 'icmp' 'icmp_ln895_2' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_2, label %._crit_edge1538, label %3" [divergent.cpp:142]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (3.25ns)   --->   "store i8 1, i8* %g3_V_addr, align 1" [divergent.cpp:143]   --->   Operation 102 'store' <Predicate = (!icmp_ln895_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "br label %._crit_edge1538" [divergent.cpp:143]   --->   Operation 103 'br' <Predicate = (!icmp_ln895_2)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_7 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %g4_V_load, i32 1, i32 7)" [divergent.cpp:144]   --->   Operation 104 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (1.48ns)   --->   "%icmp_ln895_3 = icmp eq i7 %tmp_7, 0" [divergent.cpp:144]   --->   Operation 105 'icmp' 'icmp_ln895_3' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_3, label %._crit_edge1539, label %4" [divergent.cpp:144]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (3.25ns)   --->   "store i8 1, i8* %g4_V_addr, align 1" [divergent.cpp:145]   --->   Operation 107 'store' <Predicate = (!icmp_ln895_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "br label %._crit_edge1539" [divergent.cpp:145]   --->   Operation 108 'br' <Predicate = (!icmp_ln895_3)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_8 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %g5_V_load, i32 1, i32 7)" [divergent.cpp:146]   --->   Operation 109 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (1.48ns)   --->   "%icmp_ln895_4 = icmp eq i7 %tmp_8, 0" [divergent.cpp:146]   --->   Operation 110 'icmp' 'icmp_ln895_4' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_4, label %Loop_x_1_end, label %5" [divergent.cpp:146]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (3.25ns)   --->   "store i8 1, i8* %g5_V_addr, align 1" [divergent.cpp:147]   --->   Operation 112 'store' <Predicate = (!icmp_ln895_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "br label %Loop_x_1_end" [divergent.cpp:147]   --->   Operation 113 'br' <Predicate = (!icmp_ln895_4)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str645, i32 %tmp_4)" [divergent.cpp:152]   --->   Operation 114 'specregionend' 'empty' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 115 'br' <Predicate = (!icmp_ln126)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 3.17>
ST_9 : Operation 116 [2/2] (3.17ns)   --->   "call fastcc void @my_filter_fx6([16384 x i8]* %g5x_V, [16384 x i8]* %g5_V)" [divergent.cpp:162]   --->   Operation 116 'call' <Predicate = true> <Delay = 3.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 8> <Delay = 0.00>
ST_10 : Operation 117 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_fx6([16384 x i8]* %g5x_V, [16384 x i8]* %g5_V)" [divergent.cpp:162]   --->   Operation 117 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 9> <Delay = 3.17>
ST_11 : Operation 118 [2/2] (3.17ns)   --->   "call fastcc void @my_filter_fx6([16384 x i8]* %gx, [16384 x i8]* %g1_V)" [divergent.cpp:156]   --->   Operation 118 'call' <Predicate = true> <Delay = 3.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 119 [2/2] (3.16ns)   --->   "call fastcc void @my_filter_fy5([16384 x i8]* %gy, [16384 x i8]* %g2_V)" [divergent.cpp:157]   --->   Operation 119 'call' <Predicate = true> <Delay = 3.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 120 [2/2] (2.00ns)   --->   "call fastcc void @my_filter_fx6([16384 x i8]* %g3x_V, [16384 x i8]* %g3_V)" [divergent.cpp:158]   --->   Operation 120 'call' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 121 [2/2] (2.02ns)   --->   "call fastcc void @my_filter_fy5([16384 x i8]* %g4y_V, [16384 x i8]* %g4_V)" [divergent.cpp:160]   --->   Operation 121 'call' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 122 [2/2] (2.02ns)   --->   "call fastcc void @my_filter_fy5([16384 x i8]* %gxy, [16384 x i8]* %g5x_V)" [divergent.cpp:163]   --->   Operation 122 'call' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 10> <Delay = 0.00>
ST_12 : Operation 123 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_fx6([16384 x i8]* %gx, [16384 x i8]* %g1_V)" [divergent.cpp:156]   --->   Operation 123 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 124 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_fy5([16384 x i8]* %gy, [16384 x i8]* %g2_V)" [divergent.cpp:157]   --->   Operation 124 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 125 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_fx6([16384 x i8]* %g3x_V, [16384 x i8]* %g3_V)" [divergent.cpp:158]   --->   Operation 125 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 126 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_fy5([16384 x i8]* %g4y_V, [16384 x i8]* %g4_V)" [divergent.cpp:160]   --->   Operation 126 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 127 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_fy5([16384 x i8]* %gxy, [16384 x i8]* %g5x_V)" [divergent.cpp:163]   --->   Operation 127 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 11> <Delay = 3.17>
ST_13 : Operation 128 [2/2] (3.17ns)   --->   "call fastcc void @my_filter_fx6([16384 x i8]* %gxx, [16384 x i8]* %g3x_V)" [divergent.cpp:159]   --->   Operation 128 'call' <Predicate = true> <Delay = 3.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 129 [2/2] (3.16ns)   --->   "call fastcc void @my_filter_fy5([16384 x i8]* %gyy, [16384 x i8]* %g4y_V)" [divergent.cpp:161]   --->   Operation 129 'call' <Predicate = true> <Delay = 3.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 12> <Delay = 1.76>
ST_14 : Operation 130 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_fx6([16384 x i8]* %gxx, [16384 x i8]* %g3x_V)" [divergent.cpp:159]   --->   Operation 130 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 131 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_fy5([16384 x i8]* %gyy, [16384 x i8]* %g4y_V)" [divergent.cpp:161]   --->   Operation 131 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 132 [1/1] (1.76ns)   --->   "br label %.preheader1535" [divergent.cpp:170]   --->   Operation 132 'br' <Predicate = true> <Delay = 1.76>

State 15 <SV = 13> <Delay = 3.17>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%y95_0 = phi i8 [ %y_1, %Loop_y_2_end ], [ 0, %arrayctor.loop82.preheader ]"   --->   Operation 133 'phi' 'y95_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (1.55ns)   --->   "%icmp_ln170 = icmp eq i8 %y95_0, -128" [divergent.cpp:170]   --->   Operation 134 'icmp' 'icmp_ln170' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 135 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (1.91ns)   --->   "%y_1 = add i8 %y95_0, 1" [divergent.cpp:170]   --->   Operation 136 'add' 'y_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "br i1 %icmp_ln170, label %_ifconv, label %Loop_y_2_begin" [divergent.cpp:170]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str746) nounwind" [divergent.cpp:171]   --->   Operation 138 'specloopname' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str746)" [divergent.cpp:171]   --->   Operation 139 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_1 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %y95_0, i7 0)" [divergent.cpp:175]   --->   Operation 140 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln172 = zext i15 %tmp_1 to i16" [divergent.cpp:172]   --->   Operation 141 'zext' 'zext_ln172' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (1.76ns)   --->   "br label %6" [divergent.cpp:172]   --->   Operation 142 'br' <Predicate = (!icmp_ln170)> <Delay = 1.76>
ST_15 : Operation 143 [2/2] (3.17ns)   --->   "call fastcc void @my_filter_fx6([16384 x i8]* %cross_X, [16384 x i8]* %temp_cross6_V)" [divergent.cpp:181]   --->   Operation 143 'call' <Predicate = (icmp_ln170)> <Delay = 3.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 144 [2/2] (3.16ns)   --->   "call fastcc void @my_filter_fy5([16384 x i8]* %cross_Y, [16384 x i8]* %temp_cross7_V)" [divergent.cpp:182]   --->   Operation 144 'call' <Predicate = (icmp_ln170)> <Delay = 3.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 14> <Delay = 5.19>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%x96_0 = phi i8 [ 0, %Loop_y_2_begin ], [ %x, %7 ]"   --->   Operation 145 'phi' 'x96_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (1.55ns)   --->   "%icmp_ln172 = icmp eq i8 %x96_0, -128" [divergent.cpp:172]   --->   Operation 146 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 147 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (1.91ns)   --->   "%x = add i8 %x96_0, 1" [divergent.cpp:172]   --->   Operation 148 'add' 'x' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %icmp_ln172, label %Loop_y_2_end, label %7" [divergent.cpp:172]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i8 %x96_0 to i16" [divergent.cpp:175]   --->   Operation 150 'zext' 'zext_ln215_2' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_16 : Operation 151 [1/1] (1.94ns)   --->   "%add_ln215_1 = add i16 %zext_ln172, %zext_ln215_2" [divergent.cpp:175]   --->   Operation 151 'add' 'add_ln215_1' <Predicate = (!icmp_ln172)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i16 %add_ln215_1 to i64" [divergent.cpp:175]   --->   Operation 152 'zext' 'zext_ln215_3' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%adjChImg_V_addr = getelementptr [16384 x i8]* %adjChImg_V, i64 0, i64 %zext_ln215_3" [divergent.cpp:175]   --->   Operation 153 'getelementptr' 'adjChImg_V_addr' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "%g6_V_addr = getelementptr [16384 x i1]* %g6_V, i64 0, i64 %zext_ln215_3" [divergent.cpp:175]   --->   Operation 154 'getelementptr' 'g6_V_addr' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "%g7_V_addr = getelementptr [16384 x i1]* %g7_V, i64 0, i64 %zext_ln215_3" [divergent.cpp:176]   --->   Operation 155 'getelementptr' 'g7_V_addr' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_16 : Operation 156 [2/2] (3.25ns)   --->   "%adjChImg_V_load = load i8* %adjChImg_V_addr, align 1" [divergent.cpp:175]   --->   Operation 156 'load' 'adjChImg_V_load' <Predicate = (!icmp_ln172)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_16 : Operation 157 [2/2] (3.25ns)   --->   "%g6_V_load = load i1* %g6_V_addr, align 1" [divergent.cpp:175]   --->   Operation 157 'load' 'g6_V_load' <Predicate = (!icmp_ln172)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_16 : Operation 158 [2/2] (3.25ns)   --->   "%g7_V_load = load i1* %g7_V_addr, align 1" [divergent.cpp:176]   --->   Operation 158 'load' 'g7_V_load' <Predicate = (!icmp_ln172)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str746, i32 %tmp_3)" [divergent.cpp:178]   --->   Operation 159 'specregionend' 'empty_22' <Predicate = (icmp_ln172)> <Delay = 0.00>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "br label %.preheader1535" [divergent.cpp:170]   --->   Operation 160 'br' <Predicate = (icmp_ln172)> <Delay = 0.00>

State 17 <SV = 15> <Delay = 7.50>
ST_17 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str847) nounwind" [divergent.cpp:173]   --->   Operation 161 'specloopname' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%temp_cross6_V_addr = getelementptr [16384 x i8]* %temp_cross6_V, i64 0, i64 %zext_ln215_3" [divergent.cpp:175]   --->   Operation 162 'getelementptr' 'temp_cross6_V_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 163 [1/1] (0.00ns)   --->   "%temp_cross7_V_addr = getelementptr [16384 x i8]* %temp_cross7_V, i64 0, i64 %zext_ln215_3" [divergent.cpp:176]   --->   Operation 163 'getelementptr' 'temp_cross7_V_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 164 [1/2] (3.25ns)   --->   "%adjChImg_V_load = load i8* %adjChImg_V_addr, align 1" [divergent.cpp:175]   --->   Operation 164 'load' 'adjChImg_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_17 : Operation 165 [1/2] (3.25ns)   --->   "%g6_V_load = load i1* %g6_V_addr, align 1" [divergent.cpp:175]   --->   Operation 165 'load' 'g6_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_17 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln209)   --->   "%select_ln209 = select i1 %g6_V_load, i8 -1, i8 0" [divergent.cpp:175]   --->   Operation 166 'select' 'select_ln209' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 167 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln209 = and i8 %adjChImg_V_load, %select_ln209" [divergent.cpp:175]   --->   Operation 167 'and' 'and_ln209' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 168 [1/1] (3.25ns)   --->   "store i8 %and_ln209, i8* %temp_cross6_V_addr, align 1" [divergent.cpp:175]   --->   Operation 168 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_17 : Operation 169 [1/2] (3.25ns)   --->   "%g7_V_load = load i1* %g7_V_addr, align 1" [divergent.cpp:176]   --->   Operation 169 'load' 'g7_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_17 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_1)   --->   "%select_ln209_1 = select i1 %g7_V_load, i8 -1, i8 0" [divergent.cpp:176]   --->   Operation 170 'select' 'select_ln209_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 171 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln209_1 = and i8 %adjChImg_V_load, %select_ln209_1" [divergent.cpp:176]   --->   Operation 171 'and' 'and_ln209_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 172 [1/1] (3.25ns)   --->   "store i8 %and_ln209_1, i8* %temp_cross7_V_addr, align 1" [divergent.cpp:176]   --->   Operation 172 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "br label %6" [divergent.cpp:172]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 14> <Delay = 0.00>
ST_18 : Operation 174 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_fx6([16384 x i8]* %cross_X, [16384 x i8]* %temp_cross6_V)" [divergent.cpp:181]   --->   Operation 174 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 175 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_fy5([16384 x i8]* %cross_Y, [16384 x i8]* %temp_cross7_V)" [divergent.cpp:182]   --->   Operation 175 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 176 [1/1] (0.00ns)   --->   "ret void" [divergent.cpp:206]   --->   Operation 176 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ f_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ adjChImg_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ g1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ g2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ g3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ g4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ g5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ g6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ g7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
fx_V               (alloca           ) [ 0011111000000000000]
fy_V               (alloca           ) [ 0011111000000000000]
fxx                (alloca           ) [ 0011100000000000000]
fyy                (alloca           ) [ 0011111000000000000]
fxy                (alloca           ) [ 0011111000000000000]
adj_fx             (alloca           ) [ 0011100000000000000]
adj_fy             (alloca           ) [ 0011111000000000000]
gx                 (alloca           ) [ 0011111111111000000]
gy                 (alloca           ) [ 0011111111111000000]
g3x_V              (alloca           ) [ 0011111111111110000]
gxx                (alloca           ) [ 0011111111111110000]
g4y_V              (alloca           ) [ 0011111111111110000]
gyy                (alloca           ) [ 0011111111111110000]
g5x_V              (alloca           ) [ 0011111111111000000]
gxy                (alloca           ) [ 0011111111111000000]
temp_cross6_V      (alloca           ) [ 0011111111111111111]
temp_cross7_V      (alloca           ) [ 0011111111111111111]
cross_X            (alloca           ) [ 0011111111111111111]
cross_Y            (alloca           ) [ 0011111111111111111]
call_ln100         (call             ) [ 0000000000000000000]
call_ln101         (call             ) [ 0000000000000000000]
call_ln102         (call             ) [ 0000000000000000000]
call_ln106         (call             ) [ 0000000000000000000]
call_ln103         (call             ) [ 0000000000000000000]
call_ln104         (call             ) [ 0000000000000000000]
call_ln107         (call             ) [ 0000000000000000000]
br_ln126           (br               ) [ 0000001110000000000]
indvar_flatten     (phi              ) [ 0000000100000000000]
y76_0              (phi              ) [ 0000000100000000000]
x77_0              (phi              ) [ 0000000100000000000]
icmp_ln126         (icmp             ) [ 0000000110000000000]
add_ln126          (add              ) [ 0000001110000000000]
br_ln126           (br               ) [ 0000000000000000000]
y                  (add              ) [ 0000000000000000000]
icmp_ln128         (icmp             ) [ 0000000000000000000]
select_ln131       (select           ) [ 0000000000000000000]
select_ln131_1     (select           ) [ 0000001110000000000]
tmp                (bitconcatenate   ) [ 0000000000000000000]
zext_ln129         (zext             ) [ 0000000000000000000]
zext_ln215         (zext             ) [ 0000000000000000000]
add_ln215          (add              ) [ 0000000000000000000]
zext_ln215_1       (zext             ) [ 0000000000000000000]
g1_V_addr          (getelementptr    ) [ 0000000110000000000]
g2_V_addr          (getelementptr    ) [ 0000000110000000000]
g3_V_addr          (getelementptr    ) [ 0000000110000000000]
g4_V_addr          (getelementptr    ) [ 0000000110000000000]
g5_V_addr          (getelementptr    ) [ 0000000110000000000]
x_1                (add              ) [ 0000001110000000000]
specloopname_ln0   (specloopname     ) [ 0000000000000000000]
empty_19           (speclooptripcount) [ 0000000000000000000]
specloopname_ln129 (specloopname     ) [ 0000000000000000000]
tmp_4              (specregionbegin  ) [ 0000000000000000000]
specpipeline_ln130 (specpipeline     ) [ 0000000000000000000]
g1_V_load          (load             ) [ 0000000000000000000]
g2_V_load          (load             ) [ 0000000000000000000]
g3_V_load          (load             ) [ 0000000000000000000]
g4_V_load          (load             ) [ 0000000000000000000]
g5_V_load          (load             ) [ 0000000000000000000]
tmp_2              (partselect       ) [ 0000000000000000000]
icmp_ln895         (icmp             ) [ 0000000110000000000]
br_ln138           (br               ) [ 0000000000000000000]
store_ln139        (store            ) [ 0000000000000000000]
br_ln139           (br               ) [ 0000000000000000000]
tmp_5              (partselect       ) [ 0000000000000000000]
icmp_ln895_1       (icmp             ) [ 0000000110000000000]
br_ln140           (br               ) [ 0000000000000000000]
store_ln141        (store            ) [ 0000000000000000000]
br_ln141           (br               ) [ 0000000000000000000]
tmp_6              (partselect       ) [ 0000000000000000000]
icmp_ln895_2       (icmp             ) [ 0000000110000000000]
br_ln142           (br               ) [ 0000000000000000000]
store_ln143        (store            ) [ 0000000000000000000]
br_ln143           (br               ) [ 0000000000000000000]
tmp_7              (partselect       ) [ 0000000000000000000]
icmp_ln895_3       (icmp             ) [ 0000000110000000000]
br_ln144           (br               ) [ 0000000000000000000]
store_ln145        (store            ) [ 0000000000000000000]
br_ln145           (br               ) [ 0000000000000000000]
tmp_8              (partselect       ) [ 0000000000000000000]
icmp_ln895_4       (icmp             ) [ 0000000110000000000]
br_ln146           (br               ) [ 0000000000000000000]
store_ln147        (store            ) [ 0000000000000000000]
br_ln147           (br               ) [ 0000000000000000000]
empty              (specregionend    ) [ 0000000000000000000]
br_ln0             (br               ) [ 0000001110000000000]
call_ln162         (call             ) [ 0000000000000000000]
call_ln156         (call             ) [ 0000000000000000000]
call_ln157         (call             ) [ 0000000000000000000]
call_ln158         (call             ) [ 0000000000000000000]
call_ln160         (call             ) [ 0000000000000000000]
call_ln163         (call             ) [ 0000000000000000000]
call_ln159         (call             ) [ 0000000000000000000]
call_ln161         (call             ) [ 0000000000000000000]
br_ln170           (br               ) [ 0000000000000011110]
y95_0              (phi              ) [ 0000000000000001000]
icmp_ln170         (icmp             ) [ 0000000000000001110]
empty_20           (speclooptripcount) [ 0000000000000000000]
y_1                (add              ) [ 0000000000000011110]
br_ln170           (br               ) [ 0000000000000000000]
specloopname_ln171 (specloopname     ) [ 0000000000000000000]
tmp_3              (specregionbegin  ) [ 0000000000000000110]
tmp_1              (bitconcatenate   ) [ 0000000000000000000]
zext_ln172         (zext             ) [ 0000000000000000110]
br_ln172           (br               ) [ 0000000000000001110]
x96_0              (phi              ) [ 0000000000000000100]
icmp_ln172         (icmp             ) [ 0000000000000001110]
empty_21           (speclooptripcount) [ 0000000000000000000]
x                  (add              ) [ 0000000000000001110]
br_ln172           (br               ) [ 0000000000000000000]
zext_ln215_2       (zext             ) [ 0000000000000000000]
add_ln215_1        (add              ) [ 0000000000000000000]
zext_ln215_3       (zext             ) [ 0000000000000000010]
adjChImg_V_addr    (getelementptr    ) [ 0000000000000000010]
g6_V_addr          (getelementptr    ) [ 0000000000000000010]
g7_V_addr          (getelementptr    ) [ 0000000000000000010]
empty_22           (specregionend    ) [ 0000000000000000000]
br_ln170           (br               ) [ 0000000000000011110]
specloopname_ln173 (specloopname     ) [ 0000000000000000000]
temp_cross6_V_addr (getelementptr    ) [ 0000000000000000000]
temp_cross7_V_addr (getelementptr    ) [ 0000000000000000000]
adjChImg_V_load    (load             ) [ 0000000000000000000]
g6_V_load          (load             ) [ 0000000000000000000]
select_ln209       (select           ) [ 0000000000000000000]
and_ln209          (and              ) [ 0000000000000000000]
store_ln175        (store            ) [ 0000000000000000000]
g7_V_load          (load             ) [ 0000000000000000000]
select_ln209_1     (select           ) [ 0000000000000000000]
and_ln209_1        (and              ) [ 0000000000000000000]
store_ln176        (store            ) [ 0000000000000000000]
br_ln172           (br               ) [ 0000000000000001110]
call_ln181         (call             ) [ 0000000000000000000]
call_ln182         (call             ) [ 0000000000000000000]
ret_ln206          (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="f_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="adjChImg_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="adjChImg_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="g1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g1_V"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="g2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g2_V"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="g3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g3_V"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="g4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g4_V"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="g5_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g5_V"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="g6_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g6_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="g7_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g7_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_filter_fx6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_filter_fy5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_y_1_Loop_x_1_st"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str645"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str241"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str746"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str847"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="fx_V_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fx_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="fy_V_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fy_V/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="fxx_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fxx/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="fyy_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fyy/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="fxy_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fxy/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="adj_fx_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="adj_fx/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="adj_fy_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="adj_fy/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="gx_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gx/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="gy_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gy/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="g3x_V_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="g3x_V/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="gxx_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gxx/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="g4y_V_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="g4y_V/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="gyy_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gyy/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="g5x_V_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="g5x_V/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="gxy_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gxy/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="temp_cross6_V_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_cross6_V/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="temp_cross7_V_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_cross7_V/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="cross_X_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cross_X/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="cross_Y_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cross_Y/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="g1_V_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="16" slack="0"/>
<pin id="158" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g1_V_addr/7 "/>
</bind>
</comp>

<comp id="161" class="1004" name="g2_V_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="16" slack="0"/>
<pin id="165" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g2_V_addr/7 "/>
</bind>
</comp>

<comp id="168" class="1004" name="g3_V_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="16" slack="0"/>
<pin id="172" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g3_V_addr/7 "/>
</bind>
</comp>

<comp id="175" class="1004" name="g4_V_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="16" slack="0"/>
<pin id="179" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g4_V_addr/7 "/>
</bind>
</comp>

<comp id="182" class="1004" name="g5_V_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="16" slack="0"/>
<pin id="186" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g5_V_addr/7 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="14" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="1"/>
<pin id="219" dir="0" index="4" bw="14" slack="0"/>
<pin id="220" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="221" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="8" slack="0"/>
<pin id="222" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="g1_V_load/7 store_ln139/8 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="14" slack="0"/>
<pin id="197" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="0" slack="1"/>
<pin id="224" dir="0" index="4" bw="14" slack="0"/>
<pin id="225" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="226" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="8" slack="0"/>
<pin id="227" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="g2_V_load/7 store_ln141/8 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="14" slack="0"/>
<pin id="203" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="0" slack="1"/>
<pin id="229" dir="0" index="4" bw="14" slack="0"/>
<pin id="230" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="231" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="8" slack="0"/>
<pin id="232" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="g3_V_load/7 store_ln143/8 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="14" slack="0"/>
<pin id="209" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="0" slack="1"/>
<pin id="234" dir="0" index="4" bw="14" slack="0"/>
<pin id="235" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="236" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="8" slack="0"/>
<pin id="237" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="g4_V_load/7 store_ln145/8 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="14" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="0" slack="1"/>
<pin id="239" dir="0" index="4" bw="14" slack="0"/>
<pin id="240" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="241" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="8" slack="0"/>
<pin id="242" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="g5_V_load/7 store_ln147/8 "/>
</bind>
</comp>

<comp id="244" class="1004" name="adjChImg_V_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="16" slack="0"/>
<pin id="248" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="adjChImg_V_addr/16 "/>
</bind>
</comp>

<comp id="251" class="1004" name="g6_V_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="16" slack="0"/>
<pin id="255" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g6_V_addr/16 "/>
</bind>
</comp>

<comp id="258" class="1004" name="g7_V_addr_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="16" slack="0"/>
<pin id="262" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g7_V_addr/16 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="14" slack="0"/>
<pin id="267" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="adjChImg_V_load/16 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="14" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="g6_V_load/16 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="14" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="g7_V_load/16 "/>
</bind>
</comp>

<comp id="283" class="1004" name="temp_cross6_V_addr_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="16" slack="1"/>
<pin id="287" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_cross6_V_addr/17 "/>
</bind>
</comp>

<comp id="289" class="1004" name="temp_cross7_V_addr_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="16" slack="1"/>
<pin id="293" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_cross7_V_addr/17 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln175_access_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="14" slack="0"/>
<pin id="297" dir="0" index="1" bw="8" slack="0"/>
<pin id="298" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln175/17 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln176_access_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="14" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="0"/>
<pin id="304" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln176/17 "/>
</bind>
</comp>

<comp id="307" class="1005" name="indvar_flatten_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="15" slack="1"/>
<pin id="309" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="indvar_flatten_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="15" slack="0"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/7 "/>
</bind>
</comp>

<comp id="318" class="1005" name="y76_0_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="1"/>
<pin id="320" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y76_0 (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="y76_0_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="8" slack="0"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y76_0/7 "/>
</bind>
</comp>

<comp id="329" class="1005" name="x77_0_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="1"/>
<pin id="331" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x77_0 (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="x77_0_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="8" slack="0"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x77_0/7 "/>
</bind>
</comp>

<comp id="340" class="1005" name="y95_0_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="1"/>
<pin id="342" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y95_0 (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="y95_0_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="1" slack="1"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y95_0/15 "/>
</bind>
</comp>

<comp id="351" class="1005" name="x96_0_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="1"/>
<pin id="353" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x96_0 (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="x96_0_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="8" slack="0"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x96_0/16 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_my_filter_fy5_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="0" slack="0"/>
<pin id="364" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="8" slack="0"/>
<pin id="366" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln101/3 call_ln103/5 call_ln157/11 call_ln161/13 call_ln182/15 "/>
</bind>
</comp>

<comp id="369" class="1004" name="grp_my_filter_fy5_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="0" slack="0"/>
<pin id="371" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="8" slack="0"/>
<pin id="373" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln104/5 call_ln160/11 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_my_filter_fy5_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="0" slack="0"/>
<pin id="377" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="8" slack="0"/>
<pin id="379" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln107/5 call_ln163/11 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_my_filter_fx6_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="0" slack="0"/>
<pin id="386" dir="0" index="1" bw="8" slack="0"/>
<pin id="387" dir="0" index="2" bw="8" slack="0"/>
<pin id="388" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln100/1 call_ln102/3 call_ln162/9 call_ln156/11 call_ln159/13 call_ln181/15 "/>
</bind>
</comp>

<comp id="392" class="1004" name="grp_my_filter_fx6_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="0" slack="0"/>
<pin id="394" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="395" dir="0" index="2" bw="8" slack="0"/>
<pin id="396" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln106/3 call_ln158/11 "/>
</bind>
</comp>

<comp id="402" class="1004" name="icmp_ln126_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="15" slack="0"/>
<pin id="404" dir="0" index="1" bw="15" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln126/7 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln126_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="15" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126/7 "/>
</bind>
</comp>

<comp id="414" class="1004" name="y_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/7 "/>
</bind>
</comp>

<comp id="420" class="1004" name="icmp_ln128_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="0"/>
<pin id="422" dir="0" index="1" bw="8" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln128/7 "/>
</bind>
</comp>

<comp id="426" class="1004" name="select_ln131_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="8" slack="0"/>
<pin id="429" dir="0" index="2" bw="8" slack="0"/>
<pin id="430" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131/7 "/>
</bind>
</comp>

<comp id="434" class="1004" name="select_ln131_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="8" slack="0"/>
<pin id="437" dir="0" index="2" bw="8" slack="0"/>
<pin id="438" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_1/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="15" slack="0"/>
<pin id="444" dir="0" index="1" bw="8" slack="0"/>
<pin id="445" dir="0" index="2" bw="1" slack="0"/>
<pin id="446" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln129_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="15" slack="0"/>
<pin id="452" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln129/7 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln215_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/7 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln215_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="0"/>
<pin id="460" dir="0" index="1" bw="15" slack="0"/>
<pin id="461" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215/7 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln215_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="16" slack="0"/>
<pin id="466" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_1/7 "/>
</bind>
</comp>

<comp id="473" class="1004" name="x_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/7 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_2_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="7" slack="0"/>
<pin id="481" dir="0" index="1" bw="8" slack="0"/>
<pin id="482" dir="0" index="2" bw="1" slack="0"/>
<pin id="483" dir="0" index="3" bw="4" slack="0"/>
<pin id="484" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="489" class="1004" name="icmp_ln895_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="7" slack="0"/>
<pin id="491" dir="0" index="1" bw="7" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895/8 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_5_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="7" slack="0"/>
<pin id="497" dir="0" index="1" bw="8" slack="0"/>
<pin id="498" dir="0" index="2" bw="1" slack="0"/>
<pin id="499" dir="0" index="3" bw="4" slack="0"/>
<pin id="500" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="505" class="1004" name="icmp_ln895_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="7" slack="0"/>
<pin id="507" dir="0" index="1" bw="7" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_1/8 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_6_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="7" slack="0"/>
<pin id="513" dir="0" index="1" bw="8" slack="0"/>
<pin id="514" dir="0" index="2" bw="1" slack="0"/>
<pin id="515" dir="0" index="3" bw="4" slack="0"/>
<pin id="516" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="521" class="1004" name="icmp_ln895_2_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="7" slack="0"/>
<pin id="523" dir="0" index="1" bw="7" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_2/8 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_7_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="7" slack="0"/>
<pin id="529" dir="0" index="1" bw="8" slack="0"/>
<pin id="530" dir="0" index="2" bw="1" slack="0"/>
<pin id="531" dir="0" index="3" bw="4" slack="0"/>
<pin id="532" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="537" class="1004" name="icmp_ln895_3_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="7" slack="0"/>
<pin id="539" dir="0" index="1" bw="7" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_3/8 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_8_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="7" slack="0"/>
<pin id="545" dir="0" index="1" bw="8" slack="0"/>
<pin id="546" dir="0" index="2" bw="1" slack="0"/>
<pin id="547" dir="0" index="3" bw="4" slack="0"/>
<pin id="548" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="553" class="1004" name="icmp_ln895_4_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="7" slack="0"/>
<pin id="555" dir="0" index="1" bw="7" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_4/8 "/>
</bind>
</comp>

<comp id="559" class="1004" name="icmp_ln170_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="0" index="1" bw="8" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln170/15 "/>
</bind>
</comp>

<comp id="565" class="1004" name="y_1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/15 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_1_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="15" slack="0"/>
<pin id="573" dir="0" index="1" bw="8" slack="0"/>
<pin id="574" dir="0" index="2" bw="1" slack="0"/>
<pin id="575" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/15 "/>
</bind>
</comp>

<comp id="579" class="1004" name="zext_ln172_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="15" slack="0"/>
<pin id="581" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln172/15 "/>
</bind>
</comp>

<comp id="583" class="1004" name="icmp_ln172_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="8" slack="0"/>
<pin id="585" dir="0" index="1" bw="8" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172/16 "/>
</bind>
</comp>

<comp id="589" class="1004" name="x_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/16 "/>
</bind>
</comp>

<comp id="595" class="1004" name="zext_ln215_2_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="0"/>
<pin id="597" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_2/16 "/>
</bind>
</comp>

<comp id="599" class="1004" name="add_ln215_1_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="15" slack="1"/>
<pin id="601" dir="0" index="1" bw="8" slack="0"/>
<pin id="602" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_1/16 "/>
</bind>
</comp>

<comp id="604" class="1004" name="zext_ln215_3_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="16" slack="0"/>
<pin id="606" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_3/16 "/>
</bind>
</comp>

<comp id="611" class="1004" name="select_ln209_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="8" slack="0"/>
<pin id="614" dir="0" index="2" bw="8" slack="0"/>
<pin id="615" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln209/17 "/>
</bind>
</comp>

<comp id="619" class="1004" name="and_ln209_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="0"/>
<pin id="621" dir="0" index="1" bw="8" slack="0"/>
<pin id="622" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln209/17 "/>
</bind>
</comp>

<comp id="626" class="1004" name="select_ln209_1_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="8" slack="0"/>
<pin id="629" dir="0" index="2" bw="8" slack="0"/>
<pin id="630" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln209_1/17 "/>
</bind>
</comp>

<comp id="634" class="1004" name="and_ln209_1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="0"/>
<pin id="636" dir="0" index="1" bw="8" slack="0"/>
<pin id="637" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln209_1/17 "/>
</bind>
</comp>

<comp id="641" class="1005" name="icmp_ln126_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="1"/>
<pin id="643" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln126 "/>
</bind>
</comp>

<comp id="645" class="1005" name="add_ln126_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="15" slack="0"/>
<pin id="647" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln126 "/>
</bind>
</comp>

<comp id="650" class="1005" name="select_ln131_1_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="8" slack="0"/>
<pin id="652" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln131_1 "/>
</bind>
</comp>

<comp id="655" class="1005" name="g1_V_addr_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="14" slack="1"/>
<pin id="657" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="g1_V_addr "/>
</bind>
</comp>

<comp id="661" class="1005" name="g2_V_addr_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="14" slack="1"/>
<pin id="663" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="g2_V_addr "/>
</bind>
</comp>

<comp id="667" class="1005" name="g3_V_addr_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="14" slack="1"/>
<pin id="669" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="g3_V_addr "/>
</bind>
</comp>

<comp id="673" class="1005" name="g4_V_addr_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="14" slack="1"/>
<pin id="675" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="g4_V_addr "/>
</bind>
</comp>

<comp id="679" class="1005" name="g5_V_addr_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="14" slack="1"/>
<pin id="681" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="g5_V_addr "/>
</bind>
</comp>

<comp id="685" class="1005" name="x_1_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="0"/>
<pin id="687" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="708" class="1005" name="y_1_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="0"/>
<pin id="710" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="713" class="1005" name="zext_ln172_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="16" slack="1"/>
<pin id="715" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln172 "/>
</bind>
</comp>

<comp id="721" class="1005" name="x_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="8" slack="0"/>
<pin id="723" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="726" class="1005" name="zext_ln215_3_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="64" slack="1"/>
<pin id="728" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln215_3 "/>
</bind>
</comp>

<comp id="732" class="1005" name="adjChImg_V_addr_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="14" slack="1"/>
<pin id="734" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="adjChImg_V_addr "/>
</bind>
</comp>

<comp id="737" class="1005" name="g6_V_addr_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="14" slack="1"/>
<pin id="739" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="g6_V_addr "/>
</bind>
</comp>

<comp id="742" class="1005" name="g7_V_addr_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="14" slack="1"/>
<pin id="744" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="g7_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="40" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="6" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="40" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="40" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="40" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="154" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="161" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="168" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="175" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="182" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="32" pin="0"/><net_sink comp="189" pin=4"/></net>

<net id="228"><net_src comp="32" pin="0"/><net_sink comp="195" pin=4"/></net>

<net id="233"><net_src comp="32" pin="0"/><net_sink comp="201" pin=4"/></net>

<net id="238"><net_src comp="32" pin="0"/><net_sink comp="207" pin=4"/></net>

<net id="243"><net_src comp="32" pin="0"/><net_sink comp="213" pin=4"/></net>

<net id="249"><net_src comp="2" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="40" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="14" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="40" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="16" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="40" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="244" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="276"><net_src comp="251" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="282"><net_src comp="258" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="288"><net_src comp="40" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="40" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="283" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="306"><net_src comp="289" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="24" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="26" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="26" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="329" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="26" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="354"><net_src comp="26" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="367"><net_src comp="22" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="0" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="374"><net_src comp="22" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="380"><net_src comp="22" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="2" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="382"><net_src comp="6" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="383"><net_src comp="10" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="389"><net_src comp="20" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="78" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="0" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="397"><net_src comp="20" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="2" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="399"><net_src comp="12" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="400"><net_src comp="4" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="401"><net_src comp="8" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="406"><net_src comp="311" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="28" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="311" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="30" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="322" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="32" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="333" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="34" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="431"><net_src comp="420" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="26" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="333" pin="4"/><net_sink comp="426" pin=2"/></net>

<net id="439"><net_src comp="420" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="414" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="322" pin="4"/><net_sink comp="434" pin=2"/></net>

<net id="447"><net_src comp="36" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="434" pin="3"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="38" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="453"><net_src comp="442" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="426" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="454" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="450" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="458" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="470"><net_src comp="464" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="471"><net_src comp="464" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="472"><net_src comp="464" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="477"><net_src comp="426" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="32" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="485"><net_src comp="64" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="189" pin="3"/><net_sink comp="479" pin=1"/></net>

<net id="487"><net_src comp="58" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="488"><net_src comp="66" pin="0"/><net_sink comp="479" pin=3"/></net>

<net id="493"><net_src comp="479" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="38" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="501"><net_src comp="64" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="195" pin="3"/><net_sink comp="495" pin=1"/></net>

<net id="503"><net_src comp="58" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="504"><net_src comp="66" pin="0"/><net_sink comp="495" pin=3"/></net>

<net id="509"><net_src comp="495" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="38" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="517"><net_src comp="64" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="201" pin="3"/><net_sink comp="511" pin=1"/></net>

<net id="519"><net_src comp="58" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="520"><net_src comp="66" pin="0"/><net_sink comp="511" pin=3"/></net>

<net id="525"><net_src comp="511" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="38" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="533"><net_src comp="64" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="207" pin="3"/><net_sink comp="527" pin=1"/></net>

<net id="535"><net_src comp="58" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="536"><net_src comp="66" pin="0"/><net_sink comp="527" pin=3"/></net>

<net id="541"><net_src comp="527" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="38" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="549"><net_src comp="64" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="213" pin="3"/><net_sink comp="543" pin=1"/></net>

<net id="551"><net_src comp="58" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="552"><net_src comp="66" pin="0"/><net_sink comp="543" pin=3"/></net>

<net id="557"><net_src comp="543" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="38" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="344" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="34" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="344" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="32" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="576"><net_src comp="36" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="344" pin="4"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="38" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="582"><net_src comp="571" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="355" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="34" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="355" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="32" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="598"><net_src comp="355" pin="4"/><net_sink comp="595" pin=0"/></net>

<net id="603"><net_src comp="595" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="607"><net_src comp="599" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="610"><net_src comp="604" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="616"><net_src comp="271" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="76" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="618"><net_src comp="26" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="623"><net_src comp="265" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="611" pin="3"/><net_sink comp="619" pin=1"/></net>

<net id="625"><net_src comp="619" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="631"><net_src comp="277" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="76" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="26" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="638"><net_src comp="265" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="626" pin="3"/><net_sink comp="634" pin=1"/></net>

<net id="640"><net_src comp="634" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="644"><net_src comp="402" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="408" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="653"><net_src comp="434" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="658"><net_src comp="154" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="664"><net_src comp="161" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="666"><net_src comp="661" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="670"><net_src comp="168" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="676"><net_src comp="175" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="682"><net_src comp="182" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="688"><net_src comp="473" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="711"><net_src comp="565" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="716"><net_src comp="579" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="724"><net_src comp="589" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="729"><net_src comp="604" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="735"><net_src comp="244" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="740"><net_src comp="251" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="745"><net_src comp="258" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="277" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: adjChImg_V | {}
	Port: g1_V | {8 }
	Port: g2_V | {8 }
	Port: g3_V | {8 }
	Port: g4_V | {8 }
	Port: g5_V | {8 }
 - Input state : 
	Port: my_filter_v1 : f_V | {1 2 3 4 }
	Port: my_filter_v1 : adjChImg_V | {3 4 5 6 16 17 }
	Port: my_filter_v1 : g1_V | {7 8 11 12 }
	Port: my_filter_v1 : g2_V | {7 8 11 12 }
	Port: my_filter_v1 : g3_V | {7 8 11 12 }
	Port: my_filter_v1 : g4_V | {7 8 11 12 }
	Port: my_filter_v1 : g5_V | {7 8 9 10 }
	Port: my_filter_v1 : g6_V | {16 17 }
	Port: my_filter_v1 : g7_V | {16 17 }
  - Chain level:
	State 1
		call_ln100 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		icmp_ln126 : 1
		add_ln126 : 1
		br_ln126 : 2
		y : 1
		icmp_ln128 : 1
		select_ln131 : 2
		select_ln131_1 : 2
		tmp : 3
		zext_ln129 : 4
		zext_ln215 : 3
		add_ln215 : 5
		zext_ln215_1 : 6
		g1_V_addr : 7
		g2_V_addr : 7
		g3_V_addr : 7
		g4_V_addr : 7
		g5_V_addr : 7
		g1_V_load : 8
		g2_V_load : 8
		g3_V_load : 8
		g4_V_load : 8
		g5_V_load : 8
		x_1 : 3
	State 8
		tmp_2 : 1
		icmp_ln895 : 2
		br_ln138 : 3
		tmp_5 : 1
		icmp_ln895_1 : 2
		br_ln140 : 3
		tmp_6 : 1
		icmp_ln895_2 : 2
		br_ln142 : 3
		tmp_7 : 1
		icmp_ln895_3 : 2
		br_ln144 : 3
		tmp_8 : 1
		icmp_ln895_4 : 2
		br_ln146 : 3
		empty : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		icmp_ln170 : 1
		y_1 : 1
		br_ln170 : 2
		tmp_1 : 1
		zext_ln172 : 2
	State 16
		icmp_ln172 : 1
		x : 1
		br_ln172 : 2
		zext_ln215_2 : 1
		add_ln215_1 : 2
		zext_ln215_3 : 3
		adjChImg_V_addr : 4
		g6_V_addr : 4
		g7_V_addr : 4
		adjChImg_V_load : 5
		g6_V_load : 5
		g7_V_load : 5
	State 17
		select_ln209 : 1
		and_ln209 : 2
		store_ln175 : 2
		select_ln209_1 : 1
		and_ln209_1 : 2
		store_ln176 : 2
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          | grp_my_filter_fy5_fu_362 |  3.538  |   155   |   189   |
|          | grp_my_filter_fy5_fu_369 |  3.538  |   155   |   189   |
|   call   | grp_my_filter_fy5_fu_375 |  3.538  |   155   |   189   |
|          | grp_my_filter_fx6_fu_384 |  3.538  |   163   |   166   |
|          | grp_my_filter_fx6_fu_392 |  3.538  |   163   |   166   |
|----------|--------------------------|---------|---------|---------|
|          |     add_ln126_fu_408     |    0    |    0    |    21   |
|          |         y_fu_414         |    0    |    0    |    15   |
|          |     add_ln215_fu_458     |    0    |    0    |    21   |
|    add   |        x_1_fu_473        |    0    |    0    |    15   |
|          |        y_1_fu_565        |    0    |    0    |    15   |
|          |         x_fu_589         |    0    |    0    |    15   |
|          |    add_ln215_1_fu_599    |    0    |    0    |    21   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln126_fu_402    |    0    |    0    |    13   |
|          |     icmp_ln128_fu_420    |    0    |    0    |    11   |
|          |     icmp_ln895_fu_489    |    0    |    0    |    11   |
|          |    icmp_ln895_1_fu_505   |    0    |    0    |    11   |
|   icmp   |    icmp_ln895_2_fu_521   |    0    |    0    |    11   |
|          |    icmp_ln895_3_fu_537   |    0    |    0    |    11   |
|          |    icmp_ln895_4_fu_553   |    0    |    0    |    11   |
|          |     icmp_ln170_fu_559    |    0    |    0    |    11   |
|          |     icmp_ln172_fu_583    |    0    |    0    |    11   |
|----------|--------------------------|---------|---------|---------|
|          |    select_ln131_fu_426   |    0    |    0    |    8    |
|  select  |   select_ln131_1_fu_434  |    0    |    0    |    8    |
|          |    select_ln209_fu_611   |    0    |    0    |    8    |
|          |   select_ln209_1_fu_626  |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|
|    and   |     and_ln209_fu_619     |    0    |    0    |    8    |
|          |    and_ln209_1_fu_634    |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|        tmp_fu_442        |    0    |    0    |    0    |
|          |       tmp_1_fu_571       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln129_fu_450    |    0    |    0    |    0    |
|          |     zext_ln215_fu_454    |    0    |    0    |    0    |
|   zext   |    zext_ln215_1_fu_464   |    0    |    0    |    0    |
|          |     zext_ln172_fu_579    |    0    |    0    |    0    |
|          |    zext_ln215_2_fu_595   |    0    |    0    |    0    |
|          |    zext_ln215_3_fu_604   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_2_fu_479       |    0    |    0    |    0    |
|          |       tmp_5_fu_495       |    0    |    0    |    0    |
|partselect|       tmp_6_fu_511       |    0    |    0    |    0    |
|          |       tmp_7_fu_527       |    0    |    0    |    0    |
|          |       tmp_8_fu_543       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |  17.69  |   791   |   1171  |
|----------|--------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|    adj_fx   |    8   |    0   |    0   |    0   |
|    adj_fy   |    8   |    0   |    0   |    0   |
|   cross_X   |    8   |    0   |    0   |    0   |
|   cross_Y   |    8   |    0   |    0   |    0   |
|     fx_V    |    8   |    0   |    0   |    0   |
|     fxx     |    8   |    0   |    0   |    0   |
|     fxy     |    8   |    0   |    0   |    0   |
|     fy_V    |    8   |    0   |    0   |    0   |
|     fyy     |    8   |    0   |    0   |    0   |
|    g3x_V    |    8   |    0   |    0   |    0   |
|    g4y_V    |    8   |    0   |    0   |    0   |
|    g5x_V    |    8   |    0   |    0   |    0   |
|      gx     |    8   |    0   |    0   |    0   |
|     gxx     |    8   |    0   |    0   |    0   |
|     gxy     |    8   |    0   |    0   |    0   |
|      gy     |    8   |    0   |    0   |    0   |
|     gyy     |    8   |    0   |    0   |    0   |
|temp_cross6_V|    8   |    0   |    0   |    0   |
|temp_cross7_V|    8   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |   152  |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln126_reg_645   |   15   |
|adjChImg_V_addr_reg_732|   14   |
|   g1_V_addr_reg_655   |   14   |
|   g2_V_addr_reg_661   |   14   |
|   g3_V_addr_reg_667   |   14   |
|   g4_V_addr_reg_673   |   14   |
|   g5_V_addr_reg_679   |   14   |
|   g6_V_addr_reg_737   |   14   |
|   g7_V_addr_reg_742   |   14   |
|   icmp_ln126_reg_641  |    1   |
| indvar_flatten_reg_307|   15   |
| select_ln131_1_reg_650|    8   |
|     x77_0_reg_329     |    8   |
|     x96_0_reg_351     |    8   |
|      x_1_reg_685      |    8   |
|       x_reg_721       |    8   |
|     y76_0_reg_318     |    8   |
|     y95_0_reg_340     |    8   |
|      y_1_reg_708      |    8   |
|   zext_ln172_reg_713  |   16   |
|  zext_ln215_3_reg_726 |   64   |
+-----------------------+--------+
|         Total         |   287  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_189    |  p0  |   2  |  14  |   28   ||    9    |
|     grp_access_fu_195    |  p0  |   2  |  14  |   28   ||    9    |
|     grp_access_fu_201    |  p0  |   2  |  14  |   28   ||    9    |
|     grp_access_fu_207    |  p0  |   2  |  14  |   28   ||    9    |
|     grp_access_fu_213    |  p0  |   2  |  14  |   28   ||    9    |
|     grp_access_fu_265    |  p0  |   2  |  14  |   28   ||    9    |
|     grp_access_fu_271    |  p0  |   2  |  14  |   28   ||    9    |
|     grp_access_fu_277    |  p0  |   2  |  14  |   28   ||    9    |
| grp_my_filter_fy5_fu_362 |  p2  |   2  |   8  |   16   ||    9    |
| grp_my_filter_fx6_fu_384 |  p2  |   3  |   8  |   24   ||    15   |
| grp_my_filter_fx6_fu_392 |  p2  |   2  |   8  |   16   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   280  || 19.5047 ||   105   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   17   |   791  |  1171  |    -   |
|   Memory  |   152  |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |   19   |    -   |   105  |    -   |
|  Register |    -   |    -   |   287  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   152  |   37   |  1078  |  1276  |    0   |
+-----------+--------+--------+--------+--------+--------+
