# SRAM-6T-Cell-Design
Designed a 6T SRAM cell using Cadence Virtuoso. Completed schematic, layout, and DRC/LVS verification. Focused on optimization of area, power, and stability. Demonstrates proficiency in VLSI custom design and semiconductor memory architecture.
