Running in Lattice mode

Starting:    /usr/local/diamond/3.10_x64/synpbase/linux_a_64/mbin/synbatch
Install:     /usr/local/diamond/3.10_x64/synpbase
Hostname:    PavBox
Date:        Fri Dec  1 02:46:11 2017
Version:     M-2017.03L-SP1-1

Arguments:   -product synplify_pro -batch FinalProject_271_impl1_synplify.tcl
ProductType: synplify_pro




log file: "/home/user/Documents/Classes/ece271/Design Project/Diamond_Files/impl1/FinalProject_271_impl1.srr"
Running: impl1 in foreground

Running proj_1|impl1

Running: compile (Compile) on proj_1|impl1
# Fri Dec  1 02:46:11 2017

Running: compile_flow (Compile Process) on proj_1|impl1
# Fri Dec  1 02:46:11 2017

Running: compiler (Compile Input) on proj_1|impl1
# Fri Dec  1 02:46:11 2017
Copied /home/user/Documents/Classes/ece271/Design Project/Diamond_Files/impl1/synwork/FinalProject_271_impl1_comp.srs to /home/user/Documents/Classes/ece271/Design Project/Diamond_Files/impl1/FinalProject_271_impl1.srs

compiler completed
# Fri Dec  1 02:46:13 2017

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|impl1
# Fri Dec  1 02:46:13 2017

multi_srs_gen completed
# Fri Dec  1 02:46:13 2017

Return Code: 0
Run Time:00h:00m:00s
Copied /home/user/Documents/Classes/ece271/Design Project/Diamond_Files/impl1/synwork/FinalProject_271_impl1_mult.srs to /home/user/Documents/Classes/ece271/Design Project/Diamond_Files/impl1/FinalProject_271_impl1.srs
Copied /home/user/Documents/Classes/ece271/Design Project/Diamond_Files/impl1/FinalProject_271_impl1.srr to /home/user/Documents/Classes/ece271/Design Project/Diamond_Files/impl1/FinalProject_271_impl1.srf
Complete: Compile Process on proj_1|impl1

Running: premap (Pre-mapping) on proj_1|impl1
# Fri Dec  1 02:46:13 2017

premap completed with warnings
# Fri Dec  1 02:46:13 2017

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on proj_1|impl1

Running: map (Map) on proj_1|impl1
# Fri Dec  1 02:46:13 2017
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|impl1
# Fri Dec  1 02:46:13 2017
Copied /home/user/Documents/Classes/ece271/Design Project/Diamond_Files/impl1/synwork/FinalProject_271_impl1_m.srm to /home/user/Documents/Classes/ece271/Design Project/Diamond_Files/impl1/FinalProject_271_impl1.srm

fpga_mapper completed with warnings
# Fri Dec  1 02:46:15 2017

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on proj_1|impl1
Copied /home/user/Documents/Classes/ece271/Design Project/Diamond_Files/impl1/FinalProject_271_impl1.srr to /home/user/Documents/Classes/ece271/Design Project/Diamond_Files/impl1/FinalProject_271_impl1.srf
Complete: Logic Synthesis on proj_1|impl1
TCL script complete: "FinalProject_271_impl1_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
/home/user/Documents/Classes/ece271/Design Project/Diamond_Files/impl1/proj_1.prj
batch mode default:no
