# Reading pref.tcl
# do Flip_Flop_D_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/Users/clayt/OneDrive/Documents/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/clayt/Desktop/Flip_Flop_D/Flip_Flop_D.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:39 on May 07,2021
# vcom -reportprogress 300 -93 -work work C:/Users/clayt/Desktop/Flip_Flop_D/Flip_Flop_D.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Flip_Flop_D
# -- Compiling architecture rtl of Flip_Flop_D
# End time: 18:48:39 on May 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/clayt/Desktop/Flip_Flop_D/Flip_Flop_Serie.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:39 on May 07,2021
# vcom -reportprogress 300 -93 -work work C:/Users/clayt/Desktop/Flip_Flop_D/Flip_Flop_Serie.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Flip_Flop_Serie
# -- Compiling architecture rtl of Flip_Flop_Serie
# End time: 18:48:39 on May 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/clayt/Desktop/Flip_Flop_D/tb_circuito_FF_Serie.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:49:24 on May 07,2021
# vcom -reportprogress 300 -work work C:/Users/clayt/Desktop/Flip_Flop_D/tb_circuito_FF_Serie.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_circuito_FF_Serie
# -- Compiling architecture rtl of tb_circuito_FF_Serie
# End time: 18:49:24 on May 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.tb_circuito_ff_serie
# vsim -gui -l msim_transcript work.tb_circuito_ff_serie 
# Start time: 18:49:35 on May 07,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_circuito_ff_serie(rtl)
# Loading work.flip_flop_serie(rtl)
# Loading work.flip_flop_d(rtl)
add wave -position insertpoint  \
sim:/tb_circuito_ff_serie/FF_Serie/FF2/clock \
sim:/tb_circuito_ff_serie/FF_Serie/FF2/D \
sim:/tb_circuito_ff_serie/FF_Serie/FF2/Q
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: clayt  Hostname: DESKTOP-J44ISJM  ProcessID: 14812
#           Attempting to use alternate WLF file "./wlftwha68c".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwha68c
add wave -position insertpoint sim:/tb_circuito_ff_serie/FF_Serie/FF0/*
add wave -position insertpoint sim:/tb_circuito_ff_serie/FF_Serie/FF1/*
add wave -position insertpoint sim:/tb_circuito_ff_serie/FF_Serie/FF2/*
run
add wave -position insertpoint  \
sim:/tb_circuito_ff_serie/FF_Serie/FF2/clock \
sim:/tb_circuito_ff_serie/FF_Serie/FF2/D \
sim:/tb_circuito_ff_serie/FF_Serie/FF2/Q
add wave -position insertpoint sim:/tb_circuito_ff_serie/FF_Serie/FF0/*
add wave -position insertpoint sim:/tb_circuito_ff_serie/FF_Serie/FF1/*
add wave -position insertpoint sim:/tb_circuito_ff_serie/FF_Serie/FF2/*
run
# End time: 19:13:28 on May 07,2021, Elapsed time: 0:23:53
# Errors: 0, Warnings: 2
