// Seed: 960173810
module module_0 ();
  wire id_1, id_2;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input wor id_2,
    input tri0 id_3,
    output wire id_4,
    output wire id_5,
    output wire id_6,
    output wor id_7,
    input supply1 id_8,
    input wand id_9,
    input wor id_10,
    output wor id_11,
    input uwire id_12,
    input supply1 id_13,
    input tri1 id_14,
    input wor id_15,
    input wire id_16
);
  tri0 id_18 = {id_0 == id_14, id_14, 1, 1, id_12};
  assign id_7 = 1 ? id_12 - 1 : 1;
  module_0();
  supply0 id_19 = id_3;
  assign id_7 = 1;
  wire id_20;
  initial id_1 = 1'b0;
endmodule
