$date
	Tue Oct 22 19:15:34 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module prob5_tb $end
$var wire 1 ! out $end
$var reg 1 " x $end
$var reg 1 # y $end
$var reg 1 $ z $end
$scope module G1 $end
$var wire 1 ! out $end
$var wire 1 " x $end
$var wire 1 # y $end
$var wire 1 $ z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1#
#20
1!
0#
1"
#30
1#
#40
1!
0#
0"
1$
#50
1#
#60
0!
0#
1"
#70
1#
#80
