0.6
2019.2
Nov  6 2019
21:57:16
E:/Dev/dev-git/digital-system-design-verilog/design_practice/6-week-lab/6-week-lab.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/6-week-lab/6-week-lab.srcs/sim_1/new/tb_lsfr_4b.v,1744737405,verilog,,,,tb_lsfr_4b,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/6-week-lab/6-week-lab.srcs/sim_1/new/tb_ud_counter_kn.v,1744733375,verilog,,,,tb_ud_counter_kn,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/6-week-lab/6-week-lab.srcs/sources_1/new/lsfr_4b.v,1744737563,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/6-week-lab/6-week-lab.srcs/sim_1/new/tb_lsfr_4b.v,,lsfr_4b,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/6-week-lab/6-week-lab.srcs/sources_1/new/ud_counter_kn.v,1744735197,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/6-week-lab/6-week-lab.srcs/sim_1/new/tb_ud_counter_kn.v,,ud_counter_kn,,,,,,,,
