library verilog;
use verilog.vl_types.all;
entity PN_Seq is
    port(
        clk_o           : in     vl_logic;
        reset_n         : in     vl_logic;
        data_PN         : out    vl_logic
    );
end PN_Seq;
