# The RISC-V Instruction Set Manual Volume II: Privileged ISA

Volume II of the RISC-V ISA describes the architecture of the supervisor and machine modes (space).

*Latest version: 20250508    Date: May 2025*

[HTML](https://developer.riscv.org/docs/reference/isa/priv/priv-index.html) | [PDF](https://drive.google.com/file/d/17GeetSnT5wW3xNuAHI95-SI1gPGd5sJ_/view?usp=drive_link)

# **Details**

| RISC-V Community: | [Privileged Horizontal Committee](https://lists.riscv.org/g/tech-privileged) |
| :---- | :---- |
| **Source:** | [riscv/riscv-isa-manual](https://github.com/riscv/riscv-isa-manual/) |

# **History**

All published versions of the specification are listed below from newest to oldest.

| Version | Publish Date | View |
| :---- | :---: | :---- |
| 20250508 | May 2025 | [HTML](https://developer.riscv.org/docs/reference/isa/priv/priv-index.html), [PDF](https://drive.google.com/file/d/17GeetSnT5wW3xNuAHI95-SI1gPGd5sJ_/view?usp=drive_link) |
| 20240411 | April 2024 | [PDF](https://drive.google.com/file/d/1RQRncRGhqcwiYJb5Bp9DiWbVXnSrEPvz/view?usp=drive_link) |
| 20211203 | December 2021 | [PDF](https://drive.google.com/file/d/1EMip5dZlnypTk7pt4WWUKmtjUKTOkBqh/view?usp=drive_link) |
| 1.11 | June 2019 | [PDF](https://drive.google.com/file/d/1ateuJOBQyL7d8Zbs_15G_O9C_NdAxxZe/view?usp=drive_link) |
| 1.10 | May 2017 | [PDF](https://github.com/riscv/riscv-isa-manual/blob/eb86a900f418a5436b8e31abc0563be3cb402a16/release/riscv-privileged-v1.10.pdf) |
| 1.9 | July 2016 | [PDF](https://github.com/riscv/riscv-isa-manual/blob/eb86a900f418a5436b8e31abc0563be3cb402a16/release/riscv-privileged-v1.9.pdf) |
| 1.7 | May 2015 | [PDF](https://github.com/riscv/riscv-isa-manual/blob/eb86a900f418a5436b8e31abc0563be3cb402a16/release/riscv-privileged-v1.7.pdf) |

# **Pending Updates**

The following extensions have been ratified but not yet included in a published specification.

|   | Ratified | New extension(s) |
| :---- | :---: | :---- |
| PTE Reserved-for-Software Bits 60-59  <br></br>[PDF](https://drive.google.com/file/d/1l6Lq0oI152gd4YgBv0Hg-3YdoGRWPFjM/view?usp=sharing) , [Source](https://github.com/riscv/riscv-isa-manual/pull/2241) | August 2025 | Svrsw60t59b |
| *The RISC-V Debug Specification*  <br></br>[PDF](https://drive.google.com/file/d/1h_f9NgB_8m2fS6uCnKP1Oho-3x1MpBEl/view?usp=drive_link) , [Source](https://github.com/riscv/riscv-debug-spec) | February 2025 | Sdext, Sdtrig |
| *RISC-V Advanced Interrupt Architecture*  <br></br>[PDF](https://drive.google.com/file/d/1joBC2hWGEHJL4tFabjcqMpRqQNkqJ5WR/view?usp=drive_link) , [Source](https://github.com/riscv/riscv-aia) | June 2023 | Smaia, Ssaia |

# **Archived Ratifications**

The following documents were ratified and are included in the latest published specification.

|   | Ratified | New extension(s) or Profile(s) |
| :---- | :---: | :---- |

|   | Ratified | New extension(s) or Profile(s) |
| :---- | :---: | :---- |
| **RISC-V Control Transfer Records**  <br></br>[PDF](https://drive.google.com/file/d/17P5RMSU3Ta-8sTdwr5dr-UyVEn13HWWN/view?usp=sharing) , [Source](https://github.com/riscv/riscv-control-transfer-records) | November 2024 | Smctr, Ssctr |
| **RISC-V Pointer Masking**  <br></br>[PDF](https://drive.google.com/file/d/159QffOTbi3EEbdkKndYRZ2c46D25ZLmO/view?usp=drive_link) , [Source](https://github.com/riscv/riscv-j-extension) | October 2024 | Smmpm, Smnpm, Ssnpm, Supm, Sspm |
| **The RISC-V Instruction Set Manual Volume II: Privileged Architecture (Priv 1.13)  ** <br></br>[PDF](https://drive.google.com/file/d/1GGwOGJvyV59g1YOko6ut__dVlKTCVthJ/view?usp=drive_link) | October 2024 | Sm1p13, Ss1p13 |
| **Double Trap**  <br></br>[PDF](https://drive.google.com/file/d/1e5-3pUdh_UcVmKlwxO6KBNVHivMXGdOf/view?usp=drive_link) , [Source](https://github.com/riscv/riscv-double-trap) | August 2024 | Ssdbltrp, Smdbltrp |
| **RISC-V Quality-of-Service (QoS) Identifiers**  <br></br>[PDF](https://drive.google.com/file/d/1KO5iHq1g7dW3L6logUtY0vgTfQFBlg4V/view?usp=drive_link) , [Source](https://github.com/riscv/riscv-ssqosid) | June 2024 | Ssqosid |
| **Obviating Memory-Management Instructions after Marking PTEs Valid**  <br></br>[PDF](https://drive.google.com/file/d/1D1ZvAvSigDkazmRdpVE35IiPQpyj3J8D/view?usp=drive_link) , [Source](https://github.com/riscv/riscv-svvptc) | June 2024 | Svvptc |
| **Resumable Non-Maskable Interrupts**  <br></br>[PDF](https://drive.google.com/file/d/1tNQPe6kXFgI9FYmsn94G7X4zAA6cZGEo/view?usp=drive_link) | June 2024 | Smrnmi |
| **RISC-V Supervisor Counter Delegation**  <br></br>[PDF](https://drive.google.com/file/d/1qFcNKToo8E2jjkubXi_70SclHuEzba5N/view?usp=drive_link) , [Source](https://github.com/riscv/riscv-smcdeleg-ssccfg/releases/tag/v1.0.0) | March 2024 | Smcdeleg, Ssccfg |
| **RISC-V Indirect CSR Access (Smcsrind/Sscsrind)**  <br></br>[PDF](https://drive.google.com/file/d/17MxYRvoOiQqtdfSCPw_SskJtXVEbi1jR/view?usp=drive_link) , [Source](https://github.com/riscvarchive/riscv-indirect-csr-access/releases/tag/v1.0.0) | February 2024 | Smcsrind, Sscsrind |
| **Hardware Updating of PTE A/D Bits (Svadu)**  <br></br>[PDF](https://drive.google.com/file/d/1-5kz8_9zg8wYcY-zyLdyBp8j12PuxmlG/view?usp=drive_link) , [Source](https://github.com/riscvarchive/riscv-svadu/releases/tag/v1.0) | November 2023 | Svadu |
| **RISC-V Cycle and Instret Privilege Mode Filtering (Smcntrpmf)**  <br></br>[PDF](https://drive.google.com/file/d/1T33-7wnEo8Lar3n0k33ejW7_cROt0H0k/view?usp=drive_link) , [Source](https://github.com/riscvarchive/riscv-smcntrpmf/releases/tag/v1.0) | November 2023 | Smcntrpmf |
| **RISC-V Advanced Interrupt Architecture**  <br></br>[PDF](https://drive.google.com/file/d/16life2Y5u7Plebbl4v1fFM1-NK-KHw0Y/view?usp=sharing) , [Source](https://github.com/riscv/riscv-aia/releases/tag/1.0) | June 2023 | Smaia, Ssaia |
| **PMP Enhancements for memory access and execution prevention on Machine mode (Smepmp)**  <br></br>[PDF](https://drive.google.com/file/d/1karAdJDKYReW-TtOygh0JD5r65Pygx0e/view?usp=drive_link) | November 2021 | Smepmp |
| **RISC-V Privileged Architecture 1.12**  <br></br>[PDF](https://drive.google.com/file/d/1EMip5dZlnypTk7pt4WWUKmtjUKTOkBqh/view?usp=drive_link) | November 2021 | Sm1p12, Ss1p12, Sv57, Hypervisor, Svinval, Svnapot, Svpbmt |
| **RISC-V Count Overflow and Mode-Based Filtering Extension**  <br></br>[PDF](https://drive.google.com/file/d/1RiAIOVoN1E7bv6_kEzcgATkhbeUdqu5t/view?usp=drive_link) , [Source](https://github.com/riscvarchive/riscv-count-overflow/releases/tag/v0.5.2) | November 2021 | Sscofpmf |
| **RISC-V State Enable Extension**  <br></br>[PDF](https://drive.google.com/file/d/1dhI6OzVbejQbfwyBTuwK9U4VUmW8ii4o/view?usp=drive_link) , [Source](https://github.com/riscvarchive/riscv-state-enable/releases/tag/v1.0.0) | November 2021 | Smstateen |
| **RISC-V "stimecmp / vstimecmp" Extension**  <br></br>[PDF](https://drive.google.com/file/d/1O0ogDHijAc7gM58Byb0BRqIRGYsdOt2D/view?usp=drive_link) , [Source](https://github.com/riscvarchive/riscv-time-compare/releases/tag/v0.5.4) | November 2021 | Sstc |

