INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:58:20 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.419ns  (required time - arrival time)
  Source:                 buffer6/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Destination:            buffer6/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.200ns  (clk rise@12.200ns - clk rise@0.000ns)
  Data Path Delay:        6.551ns  (logic 0.973ns (14.853%)  route 5.578ns (85.147%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.683 - 12.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=853, unset)          0.508     0.508    buffer6/control/clk
    SLICE_X58Y111        FDRE                                         r  buffer6/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y111        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer6/control/fullReg_reg/Q
                         net (fo=65, routed)          0.637     1.399    buffer6/control/fullReg_reg_0
    SLICE_X57Y107        LUT3 (Prop_lut3_I1_O)        0.050     1.449 r  buffer6/control/Memory[3][1]_i_1/O
                         net (fo=13, routed)          0.498     1.946    buffer6/control/dataReg_reg[1]
    SLICE_X56Y110        LUT6 (Prop_lut6_I2_O)        0.126     2.072 r  buffer6/control/result0_carry_i_2__0/O
                         net (fo=1, routed)           0.292     2.365    cmpi0/Memory_reg[0][0][1]
    SLICE_X57Y110        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     2.607 r  cmpi0/result0_carry/CO[3]
                         net (fo=37, routed)          1.087     3.693    buffer6/control/transmitValue_reg_11[0]
    SLICE_X64Y116        LUT6 (Prop_lut6_I0_O)        0.043     3.736 r  buffer6/control/q_storeEn_INST_0_i_1/O
                         net (fo=10, routed)          0.614     4.350    buffer32/fifo/q_storeEn
    SLICE_X67Y119        LUT6 (Prop_lut6_I1_O)        0.043     4.393 f  buffer32/fifo/q_storeEn_INST_0/O
                         net (fo=41, routed)          0.454     4.847    fork13/control/generateBlocks[1].regblock/transmitValue_i_2__2_2
    SLICE_X64Y120        LUT6 (Prop_lut6_I4_O)        0.043     4.890 f  fork13/control/generateBlocks[1].regblock/transmitValue_i_6__2/O
                         net (fo=2, routed)           0.570     5.461    buffer26/fifo/Head_reg[1]_2
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.043     5.504 r  buffer26/fifo/transmitValue_i_2__2/O
                         net (fo=7, routed)           0.260     5.764    buffer26/fifo/outputValid_reg_0
    SLICE_X62Y113        LUT5 (Prop_lut5_I2_O)        0.043     5.807 r  buffer26/fifo/transmitValue_i_6__1/O
                         net (fo=4, routed)           0.558     6.365    fork10/control/generateBlocks[1].regblock/transmitValue_reg_5
    SLICE_X59Y112        LUT6 (Prop_lut6_I1_O)        0.043     6.408 f  fork10/control/generateBlocks[1].regblock/dataReg[5]_i_2/O
                         net (fo=4, routed)           0.269     6.677    fork4/control/generateBlocks[0].regblock/dataReg_reg[5]_1
    SLICE_X60Y110        LUT6 (Prop_lut6_I5_O)        0.043     6.720 r  fork4/control/generateBlocks[0].regblock/dataReg[5]_i_1__1/O
                         net (fo=6, routed)           0.339     7.059    buffer6/E[0]
    SLICE_X58Y107        FDRE                                         r  buffer6/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.200    12.200 r  
                                                      0.000    12.200 r  clk (IN)
                         net (fo=853, unset)          0.483    12.683    buffer6/clk
    SLICE_X58Y107        FDRE                                         r  buffer6/dataReg_reg[0]/C
                         clock pessimism              0.000    12.683    
                         clock uncertainty           -0.035    12.647    
    SLICE_X58Y107        FDRE (Setup_fdre_C_CE)      -0.169    12.478    buffer6/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  5.419    




