Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: safe.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "safe.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "safe"
Output Format                      : NGC
Target Device                      : xc6slx4-3-tqg144

---- Source Options
Top Module Name                    : safe
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\User\Desktop\daneshgah\FPGA\project\FPGA_project\safe\safe_with_additional_state\safe\safe.vhd" into library work
Parsing entity <safe>.
Parsing architecture <Behavioral> of entity <safe>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <safe> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\User\Desktop\daneshgah\FPGA\project\FPGA_project\safe\safe_with_additional_state\safe\safe.vhd" Line 109: entry should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "C:\Users\User\Desktop\daneshgah\FPGA\project\FPGA_project\safe\safe_with_additional_state\safe\safe.vhd" Line 48: Assignment to input_digits ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <safe>.
    Related source file is "C:\Users\User\Desktop\daneshgah\FPGA\project\FPGA_project\safe\safe_with_additional_state\safe\safe.vhd".
        fclk = 1000
        nod = 4
        T = 30000
    Found 32-bit register for signal <timer>.
    Found 3-bit register for signal <pr_st>.
    Found 32-bit adder for signal <timer[31]_GND_5_o_add_0_OUT> created at line 36.
    Found 3-bit adder for signal <d[2]_GND_5_o_add_49_OUT> created at line 124.
    Found 8x1-bit Read Only RAM for signal <output>
    Found 1-bit 6-to-1 multiplexer for signal <pr_st[2]_PWR_13_o_Mux_96_o> created at line 54.
    Found 3-bit 6-to-1 multiplexer for signal <nx_st> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <pr_st[2]_X_5_o_Mux_97_o> created at line 54.
    Found 1-bit 4-to-1 multiplexer for signal <pr_st[2]_X_5_o_Mux_99_o> created at line 54.
WARNING:Xst:737 - Found 1-bit latch for signal <d<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <st_s<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <st_s<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <st_s<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <flag>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <entry<1><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <entry<1><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <entry<1><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <entry<1><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <entry<2><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <entry<2><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <entry<2><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <entry<2><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <entry<3><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <entry<3><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <entry<3><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <entry<3><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <entry<4><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <entry<4><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <entry<4><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <entry<4><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <password<1><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <password<1><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <password<1><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <password<1><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <password<2><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <password<2><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <password<2><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <password<2><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <password<3><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <password<3><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <password<3><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <password<3><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <password<4><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <password<4><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <password<4><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <password<4><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <timer[31]_INV_11_o> created at line 37
    Found 3-bit comparator greater for signal <d[2]_PWR_5_o_LessThan_25_o> created at line 94
    Found 4-bit comparator equal for signal <entry[1][3]_INV_9_o> created at line 109
    Found 4-bit comparator not equal for signal <n0021> created at line 109
    Found 4-bit comparator not equal for signal <n0024> created at line 109
    Found 4-bit comparator not equal for signal <n0027> created at line 109
    Found 4-bit comparator greater for signal <key[3]_PWR_5_o_LessThan_49_o> created at line 123
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred  39 Latch(s).
	inferred   7 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <safe> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x1-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 2
 3-bit adder                                           : 1
 32-bit adder                                          : 1
# Registers                                            : 2
 3-bit register                                        : 1
 32-bit register                                       : 1
# Latches                                              : 39
 1-bit latch                                           : 39
# Comparators                                          : 7
 3-bit comparator greater                              : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 1
 4-bit comparator not equal                            : 3
# Multiplexers                                         : 64
 1-bit 2-to-1 multiplexer                              : 58
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 6-to-1 multiplexer                              : 1
 3-bit 6-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <safe>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_output> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <pr_st>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <output>        |          |
    -----------------------------------------------------------------------
Unit <safe> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x1-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 2
 3-bit adder                                           : 1
 32-bit adder                                          : 1
# Registers                                            : 35
 Flip-Flops                                            : 35
# Comparators                                          : 7
 3-bit comparator greater                              : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 1
 4-bit comparator not equal                            : 3
# Multiplexers                                         : 64
 1-bit 2-to-1 multiplexer                              : 58
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 6-to-1 multiplexer                              : 1
 3-bit 6-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set or reset and opposite initialization value:
    timer_31 in unit <safe>


Optimizing unit <safe> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block safe, actual ratio is 6.
WARNING:Xst:1426 - The value init of the FF/Latch timer_31_LD hinder the constant cleaning in the block safe.
   You should achieve better results by setting this init to 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 36
 Flip-Flops                                            : 36

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : safe.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 196
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 31
#      LUT2                        : 6
#      LUT3                        : 40
#      LUT4                        : 5
#      LUT5                        : 27
#      LUT6                        : 14
#      MUXCY                       : 38
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 76
#      FD                          : 1
#      FDC                         : 35
#      LD                          : 40
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 6
#      IBUF                        : 5
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              76  out of   4800     1%  
 Number of Slice LUTs:                  124  out of   2400     5%  
    Number used as Logic:               124  out of   2400     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    147
   Number with an unused Flip Flop:      71  out of    147    48%  
   Number with an unused LUT:            23  out of    147    15%  
   Number of fully used LUT-FF pairs:    53  out of    147    36%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                           7
 Number of bonded IOBs:                   7  out of    102     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------+------------------------+-------+
Clock Signal                                                     | Clock buffer(FF name)  | Load  |
-----------------------------------------------------------------+------------------------+-------+
pr_st[2]_PWR_13_o_Mux_96_o(Mmux_pr_st[2]_PWR_13_o_Mux_96_o12:O)  | NONE(*)(st_s_2)        | 3     |
pr_st[2]_PWR_33_o_Mux_136_o(Mmux_pr_st[2]_PWR_33_o_Mux_136_o11:O)| NONE(*)(password<1>_3) | 4     |
pr_st[2]_PWR_37_o_Mux_144_o(Mmux_pr_st[2]_PWR_37_o_Mux_144_o11:O)| NONE(*)(password<2>_3) | 4     |
pr_st[2]_PWR_41_o_Mux_152_o(Mmux_pr_st[2]_PWR_41_o_Mux_152_o11:O)| NONE(*)(password<3>_3) | 4     |
pr_st[2]_PWR_45_o_Mux_160_o(Mmux_pr_st[2]_PWR_45_o_Mux_160_o11:O)| NONE(*)(password<4>_3) | 4     |
pr_st[2]_PWR_17_o_Mux_104_o(Mmux_pr_st[2]_PWR_17_o_Mux_104_o11:O)| NONE(*)(entry<1>_3)    | 4     |
pr_st[2]_PWR_21_o_Mux_112_o(Mmux_pr_st[2]_PWR_21_o_Mux_112_o11:O)| NONE(*)(entry<2>_3)    | 4     |
pr_st[2]_PWR_25_o_Mux_120_o(Mmux_pr_st[2]_PWR_25_o_Mux_120_o11:O)| NONE(*)(entry<3>_3)    | 4     |
pr_st[2]_PWR_29_o_Mux_128_o(Mmux_pr_st[2]_PWR_29_o_Mux_128_o11:O)| NONE(*)(entry<4>_3)    | 4     |
pr_st[2]_PWR_7_o_Mux_84_o(Mmux_pr_st[2]_PWR_7_o_Mux_84_o11:O)    | NONE(*)(d_0)           | 3     |
clk                                                              | BUFGP                  | 36    |
pr_st[2]_PWR_16_o_Mux_102_o(Mmux_pr_st[2]_PWR_16_o_Mux_102_o11:O)| NONE(*)(flag)          | 1     |
rst                                                              | IBUF+BUFG              | 1     |
-----------------------------------------------------------------+------------------------+-------+
(*) These 11 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.103ns (Maximum Frequency: 243.700MHz)
   Minimum input arrival time before clock: 4.699ns
   Maximum output required time after clock: 5.123ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'pr_st[2]_PWR_7_o_Mux_84_o'
  Clock period: 1.742ns (frequency: 574.168MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.742ns (Levels of Logic = 1)
  Source:            d_2 (LATCH)
  Destination:       d_2 (LATCH)
  Source Clock:      pr_st[2]_PWR_7_o_Mux_84_o falling
  Destination Clock: pr_st[2]_PWR_7_o_Mux_84_o falling

  Data Path: d_2 to d_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               7   0.498   1.002  d_2 (d_2)
     LUT4:I1->O            1   0.205   0.000  Mmux_pr_st[2]_X_5_o_Mux_83_o11 (pr_st[2]_X_5_o_Mux_83_o)
     LD:D                      0.037          d_2
    ----------------------------------------
    Total                      1.742ns (0.740ns logic, 1.002ns route)
                                       (42.5% logic, 57.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.103ns (frequency: 243.700MHz)
  Total number of paths / destination ports: 2556 / 36
-------------------------------------------------------------------------
Delay:               4.103ns (Levels of Logic = 4)
  Source:            timer_31_P_31 (FF)
  Destination:       pr_st_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: timer_31_P_31 to pr_st_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.684  timer_31_P_31 (timer_31_P_31)
     LUT3:I1->O            3   0.203   0.651  timer_311 (timer_31)
     LUT3:I2->O            1   0.205   0.000  Mcompar_timer[31]_INV_11_o_lut<5> (Mcompar_timer[31]_INV_11_o_lut<5>)
     MUXCY:S->O           42   0.172   1.434  Mcompar_timer[31]_INV_11_o_cy<5> (Mcompar_timer[31]_INV_11_o_cy<5>)
     LUT3:I2->O            1   0.205   0.000  Mmux_timer[31]_timer[31]_mux_4_OUT321_cy (timer[31]_timer[31]_mux_4_OUT<9>)
     FDC:D                     0.102          timer_9
    ----------------------------------------
    Total                      4.103ns (1.334ns logic, 2.769ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pr_st[2]_PWR_13_o_Mux_96_o'
  Total number of paths / destination ports: 8 / 2
-------------------------------------------------------------------------
Offset:              3.621ns (Levels of Logic = 3)
  Source:            key<3> (PAD)
  Destination:       st_s_1 (LATCH)
  Destination Clock: pr_st[2]_PWR_13_o_Mux_96_o falling

  Data Path: key<3> to st_s_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.222   1.233  key_3_IBUF (key_3_IBUF)
     LUT4:I1->O            2   0.205   0.721  key[3]_PWR_5_o_equal_11_o<3>1 (key[3]_PWR_5_o_equal_11_o)
     LUT6:I4->O            1   0.203   0.000  Mmux_pr_st[2]_X_5_o_Mux_97_o11 (pr_st[2]_X_5_o_Mux_97_o)
     LD:D                      0.037          st_s_1
    ----------------------------------------
    Total                      3.621ns (1.667ns logic, 1.954ns route)
                                       (46.0% logic, 54.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pr_st[2]_PWR_33_o_Mux_136_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.263ns (Levels of Logic = 1)
  Source:            key<3> (PAD)
  Destination:       password<1>_3 (LATCH)
  Destination Clock: pr_st[2]_PWR_33_o_Mux_136_o falling

  Data Path: key<3> to password<1>_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.222   1.004  key_3_IBUF (key_3_IBUF)
     LD:D                      0.037          password<1>_3
    ----------------------------------------
    Total                      2.263ns (1.259ns logic, 1.004ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pr_st[2]_PWR_37_o_Mux_144_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.263ns (Levels of Logic = 1)
  Source:            key<3> (PAD)
  Destination:       password<2>_3 (LATCH)
  Destination Clock: pr_st[2]_PWR_37_o_Mux_144_o falling

  Data Path: key<3> to password<2>_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.222   1.004  key_3_IBUF (key_3_IBUF)
     LD:D                      0.037          password<2>_3
    ----------------------------------------
    Total                      2.263ns (1.259ns logic, 1.004ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pr_st[2]_PWR_41_o_Mux_152_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.263ns (Levels of Logic = 1)
  Source:            key<3> (PAD)
  Destination:       password<3>_3 (LATCH)
  Destination Clock: pr_st[2]_PWR_41_o_Mux_152_o falling

  Data Path: key<3> to password<3>_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.222   1.004  key_3_IBUF (key_3_IBUF)
     LD:D                      0.037          password<3>_3
    ----------------------------------------
    Total                      2.263ns (1.259ns logic, 1.004ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pr_st[2]_PWR_45_o_Mux_160_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.263ns (Levels of Logic = 1)
  Source:            key<3> (PAD)
  Destination:       password<4>_3 (LATCH)
  Destination Clock: pr_st[2]_PWR_45_o_Mux_160_o falling

  Data Path: key<3> to password<4>_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.222   1.004  key_3_IBUF (key_3_IBUF)
     LD:D                      0.037          password<4>_3
    ----------------------------------------
    Total                      2.263ns (1.259ns logic, 1.004ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pr_st[2]_PWR_17_o_Mux_104_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.469ns (Levels of Logic = 2)
  Source:            key<3> (PAD)
  Destination:       entry<1>_3 (LATCH)
  Destination Clock: pr_st[2]_PWR_17_o_Mux_104_o falling

  Data Path: key<3> to entry<1>_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.222   1.005  key_3_IBUF (key_3_IBUF)
     LUT2:I1->O            4   0.205   0.000  Mmux_pr_st[2]_X_5_o_Mux_103_o11 (pr_st[2]_X_5_o_Mux_103_o)
     LD:D                      0.037          entry<1>_3
    ----------------------------------------
    Total                      2.469ns (1.464ns logic, 1.005ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pr_st[2]_PWR_21_o_Mux_112_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.469ns (Levels of Logic = 2)
  Source:            key<3> (PAD)
  Destination:       entry<2>_3 (LATCH)
  Destination Clock: pr_st[2]_PWR_21_o_Mux_112_o falling

  Data Path: key<3> to entry<2>_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.222   1.005  key_3_IBUF (key_3_IBUF)
     LUT2:I1->O            4   0.205   0.000  Mmux_pr_st[2]_X_5_o_Mux_103_o11 (pr_st[2]_X_5_o_Mux_103_o)
     LD:D                      0.037          entry<2>_3
    ----------------------------------------
    Total                      2.469ns (1.464ns logic, 1.005ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pr_st[2]_PWR_25_o_Mux_120_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.469ns (Levels of Logic = 2)
  Source:            key<3> (PAD)
  Destination:       entry<3>_3 (LATCH)
  Destination Clock: pr_st[2]_PWR_25_o_Mux_120_o falling

  Data Path: key<3> to entry<3>_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.222   1.005  key_3_IBUF (key_3_IBUF)
     LUT2:I1->O            4   0.205   0.000  Mmux_pr_st[2]_X_5_o_Mux_103_o11 (pr_st[2]_X_5_o_Mux_103_o)
     LD:D                      0.037          entry<3>_3
    ----------------------------------------
    Total                      2.469ns (1.464ns logic, 1.005ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pr_st[2]_PWR_29_o_Mux_128_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.469ns (Levels of Logic = 2)
  Source:            key<3> (PAD)
  Destination:       entry<4>_3 (LATCH)
  Destination Clock: pr_st[2]_PWR_29_o_Mux_128_o falling

  Data Path: key<3> to entry<4>_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.222   1.005  key_3_IBUF (key_3_IBUF)
     LUT2:I1->O            4   0.205   0.000  Mmux_pr_st[2]_X_5_o_Mux_103_o11 (pr_st[2]_X_5_o_Mux_103_o)
     LD:D                      0.037          entry<4>_3
    ----------------------------------------
    Total                      2.469ns (1.464ns logic, 1.005ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 60 / 38
-------------------------------------------------------------------------
Offset:              4.699ns (Levels of Logic = 4)
  Source:            key<3> (PAD)
  Destination:       pr_st_2 (FF)
  Destination Clock: clk rising

  Data Path: key<3> to pr_st_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.222   1.233  key_3_IBUF (key_3_IBUF)
     LUT3:I0->O            2   0.205   0.845  GND_5_o_PWR_5_o_mux_8_OUT<2><3>11 (GND_5_o_PWR_5_o_mux_8_OUT<2><3>1)
     LUT5:I2->O            1   0.205   0.684  Mmux_nx_st4_SW0 (N4)
     LUT6:I4->O            1   0.203   0.000  Mmux_nx_st4 (nx_st<2>)
     FDC:D                     0.102          pr_st_2
    ----------------------------------------
    Total                      4.699ns (1.937ns logic, 2.762ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pr_st[2]_PWR_16_o_Mux_102_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              2.697ns (Levels of Logic = 2)
  Source:            key<3> (PAD)
  Destination:       flag (LATCH)
  Destination Clock: pr_st[2]_PWR_16_o_Mux_102_o falling

  Data Path: key<3> to flag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.222   1.233  key_3_IBUF (key_3_IBUF)
     LUT6:I3->O            1   0.205   0.000  Mmux_pr_st[2]_X_5_o_Mux_101_o11 (pr_st[2]_X_5_o_Mux_101_o)
     LD:D                      0.037          flag
    ----------------------------------------
    Total                      2.697ns (1.464ns logic, 1.233ns route)
                                       (54.3% logic, 45.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              5.123ns (Levels of Logic = 2)
  Source:            pr_st_0 (FF)
  Destination:       output (PAD)
  Source Clock:      clk rising

  Data Path: pr_st_0 to output
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             20   0.447   1.321  pr_st_0 (pr_st_0)
     LUT3:I0->O            1   0.205   0.579  Mram_output11 (output_OBUF)
     OBUF:I->O                 2.571          output_OBUF (output)
    ----------------------------------------
    Total                      5.123ns (3.223ns logic, 1.900ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |    4.103|         |         |         |
pr_st[2]_PWR_13_o_Mux_96_o |         |    2.874|         |         |
pr_st[2]_PWR_16_o_Mux_102_o|         |    2.610|         |         |
pr_st[2]_PWR_17_o_Mux_104_o|         |    4.537|         |         |
pr_st[2]_PWR_21_o_Mux_112_o|         |    7.120|         |         |
pr_st[2]_PWR_25_o_Mux_120_o|         |    8.690|         |         |
pr_st[2]_PWR_29_o_Mux_128_o|         |    9.512|         |         |
pr_st[2]_PWR_33_o_Mux_136_o|         |    4.440|         |         |
pr_st[2]_PWR_37_o_Mux_144_o|         |    7.023|         |         |
pr_st[2]_PWR_41_o_Mux_152_o|         |    8.593|         |         |
pr_st[2]_PWR_45_o_Mux_160_o|         |    9.532|         |         |
rst                        |         |    4.280|         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pr_st[2]_PWR_13_o_Mux_96_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk                      |         |         |    2.205|         |
pr_st[2]_PWR_7_o_Mux_84_o|         |         |    1.967|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pr_st[2]_PWR_16_o_Mux_102_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.205|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pr_st[2]_PWR_17_o_Mux_104_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.945|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pr_st[2]_PWR_21_o_Mux_112_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.945|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pr_st[2]_PWR_25_o_Mux_120_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.945|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pr_st[2]_PWR_29_o_Mux_128_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.945|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pr_st[2]_PWR_7_o_Mux_84_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk                      |         |         |    2.088|         |
pr_st[2]_PWR_7_o_Mux_84_o|         |         |    1.742|         |
-------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.23 secs
 
--> 

Total memory usage is 4500044 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   43 (   0 filtered)
Number of infos    :    2 (   0 filtered)

