ncverilog(64): 14.10-s005: (c) Copyright 1995-2014 Cadence Design Systems, Inc.
TOOL:	ncverilog	14.10-s005: Started on Jul 28, 2020 at 12:11:39 CST
ncverilog
	-f prev.f
		testfixture.v
		CS_max.v
		+nc64bit
		+access+r
		+notimingcheck
Recompiling... reason: file './CS_max.v' is newer than expected.
	expected: Tue Jul 28 11:55:33 2020
	actual:   Tue Jul 28 12:11:36 2020
file: CS_max.v
	module worklib.CS:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.CS:v <0x30d169d7>
			streams:  19, words: 11897
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 10       3
		Registers:               35      21
		Scalar wires:            20       -
		Expanded wires:          10       1
		Vectored wires:          20       -
		Always blocks:           13       6
		Initial blocks:           7       7
		Cont. assignments:        4      13
		Pseudo assignments:      10      10
		Timing checks:           20       -
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.test:v
Loading snapshot worklib.test:v .................... Done
*Verdi* Loading libsscore_ius141.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_O-2018.09, Linux x86_64/64bit, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'HW3.fsdb'
*Verdi* : Begin traversing the scope (test.top), layer (0).
*Verdi* : Enable +struct and +mda dumping.
*Verdi* : End of traversing.
---------------------------------------------

---------------------------------------------

All data have been generated successfully!

-------------------PASS-------------------

---------------------------------------------

Simulation complete via $finish(1) at time 200400 NS + 0
./testfixture.v:127       $finish;
ncsim> exit
TOOL:	ncverilog	14.10-s005: Exiting on Jul 28, 2020 at 12:11:40 CST  (total: 00:00:01)
