WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500087 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2500088 cumulative IPC: 4 (Simulation time: 00 hr 00 min 39 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2500088 cumulative IPC: 4 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 12832750 heartbeat IPC: 0.9678 cumulative IPC: 0.9678 (Simulation time: 00 hr 02 min 00 sec)
Simulation finished CPU 0 instructions: 10000001 cycles: 10332665 cumulative IPC: 0.9678 (Simulation time: 00 hr 02 min 00 sec)
Simulation complete CPU 0 instructions: 10000001 cycles: 10332665 cumulative IPC: 0.9678 (Simulation time: 00 hr 02 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/gcc_39B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.9678 instructions: 10000001 cycles: 10332665
CPU 0 Branch Prediction Accuracy: 74.23% MPKI: 59.08 Average ROB Occupancy at Mispredict: 8.418
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0068
BRANCH_INDIRECT: 0.0002
BRANCH_CONDITIONAL: 59.1
BRANCH_DIRECT_CALL: 0.0016
BRANCH_INDIRECT_CALL: 0.0004
BRANCH_RETURN: 0.0046

LLC TOTAL        ACCESS:       3044 HIT:        479 MISS:       2565
LLC LOAD         ACCESS:       2151 HIT:          9 MISS:       2142
LLC RFO          ACCESS:        325 HIT:          0 MISS:        325
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:        453 HIT:        453 MISS:          0
LLC TRANSLATION  ACCESS:        115 HIT:         17 MISS:         98
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 204.6 cycles
cpu0_DTLB TOTAL        ACCESS:    2707286 HIT:    2704924 MISS:       2362
cpu0_DTLB LOAD         ACCESS:    2707286 HIT:    2704924 MISS:       2362
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 46.69 cycles
cpu0_ITLB TOTAL        ACCESS:        890 HIT:        890 MISS:          0
cpu0_ITLB LOAD         ACCESS:        890 HIT:        890 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    3341067 HIT:    3238388 MISS:     102679
cpu0_L1D LOAD         ACCESS:    1576265 HIT:    1475724 MISS:     100541
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1764487 HIT:    1762660 MISS:       1827
cpu0_L1D TRANSLATION  ACCESS:        315 HIT:          4 MISS:        311
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 14.36 cycles
cpu0_L1I TOTAL        ACCESS:        985 HIT:        984 MISS:          1
cpu0_L1I LOAD         ACCESS:        985 HIT:        984 MISS:          1
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 238 cycles
cpu0_L2C TOTAL        ACCESS:      96962 HIT:      94370 MISS:       2592
cpu0_L2C LOAD         ACCESS:      93541 HIT:      91390 MISS:       2151
cpu0_L2C RFO          ACCESS:        497 HIT:        172 MISS:        325
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       2613 HIT:       2612 MISS:          1
cpu0_L2C TRANSLATION  ACCESS:        311 HIT:        196 MISS:        115
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 223.4 cycles
cpu0_STLB TOTAL        ACCESS:       2242 HIT:       1932 MISS:        310
cpu0_STLB LOAD         ACCESS:       2242 HIT:       1932 MISS:        310
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 302 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        373
  ROW_BUFFER_MISS:       2192
 AVG DBUS CONGESTED CYCLE: 3.694
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
