

================================================================
== Vitis HLS Report for 'yuv_scale'
================================================================
* Date:           Fri Nov 18 12:23:54 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        yuv_filter
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.509 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max    |   min  |   max   |   Type  |
    +---------+---------+----------+-----------+--------+---------+---------+
    |   160401|  9834241|  1.604 ms|  98.342 ms|  160401|  9834241|       no|
    +---------+---------+----------+-----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+------------+-----------+-----------+------------+----------+
        |                     |  Latency (cycles) |  Iteration |  Initiation Interval  |    Trip    |          |
        |      Loop Name      |   min   |   max   |   Latency  |  achieved |   target  |    Count   | Pipelined|
        +---------------------+---------+---------+------------+-----------+-----------+------------+----------+
        |- YUV_SCALE_LOOP_X   |   160400|  9834240|  802 ~ 5122|          -|          -|  200 ~ 1920|        no|
        | + YUV_SCALE_LOOP_Y  |      800|     5120|           4|          -|          -|  200 ~ 1280|        no|
        +---------------------+---------+---------+------------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 7 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%V_scale_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %V_scale" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:115]   --->   Operation 8 'read' 'V_scale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%U_scale_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %U_scale" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:115]   --->   Operation 9 'read' 'U_scale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%Y_scale_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %Y_scale" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:115]   --->   Operation 10 'read' 'Y_scale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_height_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %in_height_read" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:115]   --->   Operation 11 'read' 'in_height_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_width_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %in_width_read" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:115]   --->   Operation 12 'read' 'in_width_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i8 %Y_scale_read" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:145]   --->   Operation 13 'zext' 'zext_ln145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i8 %U_scale_read" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:146]   --->   Operation 14 'zext' 'zext_ln146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i8 %V_scale_read" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:147]   --->   Operation 15 'zext' 'zext_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln134 = store i16 0, i16 %x" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:134]   --->   Operation 16 'store' 'store_ln134' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln134 = br void %YUV_SCALE_LOOP_Y" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:134]   --->   Operation 17 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%x_1 = load i16 %x" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:134]   --->   Operation 18 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i16 %x_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:134]   --->   Operation 19 'trunc' 'trunc_ln134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln134_1 = trunc i16 %x_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:134]   --->   Operation 20 'trunc' 'trunc_ln134_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.42ns)   --->   "%icmp_ln134 = icmp_eq  i16 %x_1, i16 %in_width_read_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:134]   --->   Operation 21 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (2.07ns)   --->   "%x_2 = add i16 %x_1, i16 1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:134]   --->   Operation 22 'add' 'x_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln134 = br i1 %icmp_ln134, void %YUV_SCALE_LOOP_Y.split, void %for.end59.loopexit" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:134]   --->   Operation 23 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln136 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 200, i64 1920, i64 1060" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:136]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln136' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:123]   --->   Operation 25 'specloopname' 'specloopname_ln123' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %trunc_ln134_1, i10 0" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:142]   --->   Operation 26 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln134, i8 0" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:142]   --->   Operation 27 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.25ns)   --->   "%add_ln142 = add i22 %tmp, i22 %tmp_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:142]   --->   Operation 28 'add' 'add_ln142' <Predicate = (!icmp_ln134)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.58ns)   --->   "%br_ln138 = br void %for.inc" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:138]   --->   Operation 29 'br' 'br_ln138' <Predicate = (!icmp_ln134)> <Delay = 1.58>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%mrv = insertvalue i32 <undef>, i16 %in_width_read_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:153]   --->   Operation 30 'insertvalue' 'mrv' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i32 %mrv, i16 %in_height_read_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:153]   --->   Operation 31 'insertvalue' 'mrv_1' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln153 = ret i32 %mrv_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:153]   --->   Operation 32 'ret' 'ret_ln153' <Predicate = (icmp_ln134)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.50>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%y = phi i16 0, void %YUV_SCALE_LOOP_Y.split, i16 %y_1, void %for.inc.split"   --->   Operation 33 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (2.42ns)   --->   "%icmp_ln138 = icmp_eq  i16 %y, i16 %in_height_read_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:138]   --->   Operation 34 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (2.07ns)   --->   "%y_1 = add i16 %y, i16 1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:138]   --->   Operation 35 'add' 'y_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %for.inc.split, void %for.inc57.loopexit" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:138]   --->   Operation 36 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i16 %y" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:142]   --->   Operation 37 'zext' 'zext_ln142' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.25ns)   --->   "%add_ln142_1 = add i22 %add_ln142, i22 %zext_ln142" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:142]   --->   Operation 38 'add' 'add_ln142_1' <Predicate = (!icmp_ln138)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln142_1 = zext i22 %add_ln142_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:142]   --->   Operation 39 'zext' 'zext_ln142_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%in_channels_ch1_addr = getelementptr i8 %in_channels_ch1, i64 0, i64 %zext_ln142_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:142]   --->   Operation 40 'getelementptr' 'in_channels_ch1_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%in_channels_ch2_addr = getelementptr i8 %in_channels_ch2, i64 0, i64 %zext_ln142_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:143]   --->   Operation 41 'getelementptr' 'in_channels_ch2_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%in_channels_ch3_addr = getelementptr i8 %in_channels_ch3, i64 0, i64 %zext_ln142_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:144]   --->   Operation 42 'getelementptr' 'in_channels_ch3_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (3.25ns)   --->   "%Y = load i22 %in_channels_ch1_addr" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:142]   --->   Operation 43 'load' 'Y' <Predicate = (!icmp_ln138)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_3 : Operation 44 [2/2] (3.25ns)   --->   "%U = load i22 %in_channels_ch2_addr" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:143]   --->   Operation 44 'load' 'U' <Predicate = (!icmp_ln138)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_3 : Operation 45 [2/2] (3.25ns)   --->   "%V = load i22 %in_channels_ch3_addr" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:144]   --->   Operation 45 'load' 'V' <Predicate = (!icmp_ln138)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_3 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln134 = store i16 %x_2, i16 %x" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:134]   --->   Operation 46 'store' 'store_ln134' <Predicate = (icmp_ln138)> <Delay = 1.58>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln134 = br void %YUV_SCALE_LOOP_Y" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:134]   --->   Operation 47 'br' 'br_ln134' <Predicate = (icmp_ln138)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 48 [1/2] (3.25ns)   --->   "%Y = load i22 %in_channels_ch1_addr" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:142]   --->   Operation 48 'load' 'Y' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 49 [1/2] (3.25ns)   --->   "%U = load i22 %in_channels_ch2_addr" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:143]   --->   Operation 49 'load' 'U' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 50 [1/2] (3.25ns)   --->   "%V = load i22 %in_channels_ch3_addr" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:144]   --->   Operation 50 'load' 'V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 5 <SV = 4> <Delay = 4.17>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln145_1 = zext i8 %Y" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:145]   --->   Operation 51 'zext' 'zext_ln145_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (4.17ns)   --->   "%mul_ln145 = mul i15 %zext_ln145_1, i15 %zext_ln145" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:145]   --->   Operation 52 'mul' 'mul_ln145' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln146_1 = zext i8 %U" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:146]   --->   Operation 53 'zext' 'zext_ln146_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (4.17ns)   --->   "%mul_ln146 = mul i15 %zext_ln146_1, i15 %zext_ln146" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:146]   --->   Operation 54 'mul' 'mul_ln146' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln147_1 = zext i8 %V" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:147]   --->   Operation 55 'zext' 'zext_ln147_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (4.17ns)   --->   "%mul_ln147 = mul i15 %zext_ln147_1, i15 %zext_ln147" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:147]   --->   Operation 56 'mul' 'mul_ln147' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %mul_ln145, i32 7, i32 14" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:148]   --->   Operation 57 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %mul_ln146, i32 7, i32 14" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:149]   --->   Operation 58 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %mul_ln147, i32 7, i32 14" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:150]   --->   Operation 59 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln141 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 200, i64 1280, i64 740" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:141]   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln141' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:123]   --->   Operation 61 'specloopname' 'specloopname_ln123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%out_channels_ch1_addr = getelementptr i8 %out_channels_ch1, i64 0, i64 %zext_ln142_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:148]   --->   Operation 62 'getelementptr' 'out_channels_ch1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%out_channels_ch2_addr = getelementptr i8 %out_channels_ch2, i64 0, i64 %zext_ln142_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:149]   --->   Operation 63 'getelementptr' 'out_channels_ch2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%out_channels_ch3_addr = getelementptr i8 %out_channels_ch3, i64 0, i64 %zext_ln142_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:150]   --->   Operation 64 'getelementptr' 'out_channels_ch3_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (3.25ns)   --->   "%store_ln148 = store i8 %trunc_ln, i22 %out_channels_ch1_addr" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:148]   --->   Operation 65 'store' 'store_ln148' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 66 [1/1] (3.25ns)   --->   "%store_ln149 = store i8 %trunc_ln1, i22 %out_channels_ch2_addr" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:149]   --->   Operation 66 'store' 'store_ln149' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 67 [1/1] (3.25ns)   --->   "%store_ln150 = store i8 %trunc_ln2, i22 %out_channels_ch3_addr" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:150]   --->   Operation 67 'store' 'store_ln150' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln138 = br void %for.inc" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:138]   --->   Operation 68 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('x') [12]  (0 ns)
	'store' operation ('store_ln134', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:134) of constant 0 on local variable 'x' [21]  (1.59 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'load' operation ('x', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:134) on local variable 'x' [24]  (0 ns)
	'icmp' operation ('icmp_ln134', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:134) [27]  (2.43 ns)

 <State 3>: 5.51ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:138) [38]  (0 ns)
	'add' operation ('add_ln142_1', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:142) [46]  (2.26 ns)
	'getelementptr' operation ('in_channels_ch1_addr', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:142) [48]  (0 ns)
	'load' operation ('Y', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:142) on array 'in_channels_ch1' [54]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('Y', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:142) on array 'in_channels_ch1' [54]  (3.25 ns)

 <State 5>: 4.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln145', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:145) [58]  (4.17 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('out_channels_ch1_addr', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:148) [51]  (0 ns)
	'store' operation ('store_ln148', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:148) of variable 'trunc_ln', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:148 on array 'out_channels_ch1' [64]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
