

================================================================
== Vitis HLS Report for 'yuv2rgb_1'
================================================================
* Date:           Mon Nov  1 17:17:31 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        yuv_filter.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.651 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+--------+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |      Interval     | Pipeline|
    |   min   |    max   |    min   |    max    |   min  |    max   |   Type  |
    +---------+----------+----------+-----------+--------+----------+---------+
    |   320401|  19664641|  3.204 ms|  0.197 sec|  320401|  19664641|       no|
    +---------+----------+----------+-----------+--------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+----------+--------------+-----------+-----------+------------+----------+
        |                   |  Latency (cycles)  |   Iteration  |  Initiation Interval  |    Trip    |          |
        |     Loop Name     |   min   |    max   |    Latency   |  achieved |   target  |    Count   | Pipelined|
        +-------------------+---------+----------+--------------+-----------+-----------+------------+----------+
        |- YUV2RGB_LOOP_X   |   320400|  19664640|  1602 ~ 10242|          -|          -|  200 ~ 1920|        no|
        | + YUV2RGB_LOOP_Y  |     1600|     10240|             8|          -|          -|  200 ~ 1280|        no|
        +-------------------+---------+----------+--------------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    4|       -|      -|    -|
|Expression       |        -|    -|       0|    273|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     77|    -|
|Register         |        -|    -|     160|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|     160|    350|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+------------------------------+--------------+
    |             Instance             |            Module            |  Expression  |
    +----------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_18s_18_4_1_U21   |mac_muladd_8s_8s_18s_18_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_9ns_18s_18_4_1_U19  |mac_muladd_8s_9ns_18s_18_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_9s_18s_18_4_1_U20   |mac_muladd_8s_9s_18s_18_4_1   |  i0 + i1 * i2|
    |mac_muladd_9s_9ns_8ns_18_4_1_U18  |mac_muladd_9s_9ns_8ns_18_4_1  |  i0 * i1 + i2|
    +----------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |C_fu_311_p2             |         +|   0|  0|  14|           9|           6|
    |add_ln102_1_fu_420_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln102_fu_429_p2     |         +|   0|  0|  26|          19|          19|
    |add_ln94_1_fu_293_p2    |         +|   0|  0|  29|          22|          22|
    |add_ln94_fu_262_p2      |         +|   0|  0|  29|          22|          22|
    |x_4_fu_232_p2           |         +|   0|  0|  23|          16|           1|
    |y_2_fu_283_p2           |         +|   0|  0|  23|          16|           1|
    |icmp_ln100_fu_354_p2    |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln101_fu_500_p2    |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln102_fu_445_p2    |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln89_fu_227_p2     |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln92_fu_278_p2     |      icmp|   0|  0|  13|          16|          16|
    |or_ln100_fu_384_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln101_fu_530_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln102_fu_477_p2      |        or|   0|  0|   2|           1|           1|
    |B_fu_483_p3             |    select|   0|  0|   8|           1|           8|
    |G_fu_536_p3             |    select|   0|  0|   8|           1|           8|
    |R_fu_390_p3             |    select|   0|  0|   8|           1|           8|
    |select_ln100_fu_376_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln101_fu_522_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln102_fu_469_p3  |    select|   0|  0|   2|           1|           2|
    |D_fu_335_p2             |       xor|   0|  0|   9|           8|           9|
    |E_fu_321_p2             |       xor|   0|  0|   9|           8|           9|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 273|         186|         175|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  59|         11|    1|         11|
    |x_fu_114   |   9|          2|   16|         32|
    |y_reg_208  |   9|          2|   16|         32|
    +-----------+----+-----------+-----+-----------+
    |Total      |  77|         15|   33|         75|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |B_reg_689            |   8|   0|    8|          0|
    |D_reg_661            |   8|   0|    8|          0|
    |G_reg_694            |   8|   0|    8|          0|
    |R_reg_679            |   8|   0|    8|          0|
    |add_ln100_reg_672    |  18|   0|   18|          0|
    |add_ln94_reg_609     |  14|   0|   22|          8|
    |ap_CS_fsm            |  10|   0|   10|          0|
    |x_4_reg_604          |  16|   0|   16|          0|
    |x_fu_114             |  16|   0|   16|          0|
    |y_2_reg_617          |  16|   0|   16|          0|
    |y_reg_208            |  16|   0|   16|          0|
    |zext_ln94_1_reg_622  |  22|   0|   64|         42|
    +---------------------+----+----+-----+-----------+
    |Total                | 160|   0|  210|         50|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|         yuv2rgb.1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|         yuv2rgb.1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|         yuv2rgb.1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|         yuv2rgb.1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|         yuv2rgb.1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|         yuv2rgb.1|  return value|
|ap_return_0                |  out|   16|  ap_ctrl_hs|         yuv2rgb.1|  return value|
|ap_return_1                |  out|   16|  ap_ctrl_hs|         yuv2rgb.1|  return value|
|in_channels_ch1_address0   |  out|   22|   ap_memory|   in_channels_ch1|         array|
|in_channels_ch1_ce0        |  out|    1|   ap_memory|   in_channels_ch1|         array|
|in_channels_ch1_q0         |   in|    8|   ap_memory|   in_channels_ch1|         array|
|in_channels_ch2_address0   |  out|   22|   ap_memory|   in_channels_ch2|         array|
|in_channels_ch2_ce0        |  out|    1|   ap_memory|   in_channels_ch2|         array|
|in_channels_ch2_q0         |   in|    8|   ap_memory|   in_channels_ch2|         array|
|in_channels_ch3_address0   |  out|   22|   ap_memory|   in_channels_ch3|         array|
|in_channels_ch3_ce0        |  out|    1|   ap_memory|   in_channels_ch3|         array|
|in_channels_ch3_q0         |   in|    8|   ap_memory|   in_channels_ch3|         array|
|p_read                     |   in|   16|     ap_none|            p_read|        scalar|
|p_read1                    |   in|   16|     ap_none|           p_read1|        scalar|
|out_channels_ch1_address0  |  out|   22|   ap_memory|  out_channels_ch1|         array|
|out_channels_ch1_ce0       |  out|    1|   ap_memory|  out_channels_ch1|         array|
|out_channels_ch1_we0       |  out|    1|   ap_memory|  out_channels_ch1|         array|
|out_channels_ch1_d0        |  out|    8|   ap_memory|  out_channels_ch1|         array|
|out_channels_ch2_address0  |  out|   22|   ap_memory|  out_channels_ch2|         array|
|out_channels_ch2_ce0       |  out|    1|   ap_memory|  out_channels_ch2|         array|
|out_channels_ch2_we0       |  out|    1|   ap_memory|  out_channels_ch2|         array|
|out_channels_ch2_d0        |  out|    8|   ap_memory|  out_channels_ch2|         array|
|out_channels_ch3_address0  |  out|   22|   ap_memory|  out_channels_ch3|         array|
|out_channels_ch3_ce0       |  out|    1|   ap_memory|  out_channels_ch3|         array|
|out_channels_ch3_we0       |  out|    1|   ap_memory|  out_channels_ch3|         array|
|out_channels_ch3_d0        |  out|    8|   ap_memory|  out_channels_ch3|         array|
+---------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 11 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [yuv_filter.c:73]   --->   Operation 15 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [yuv_filter.c:73]   --->   Operation 16 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln89 = store i16 0, i16 %x" [yuv_filter.c:89]   --->   Operation 17 'store' 'store_ln89' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln89 = br void" [yuv_filter.c:89]   --->   Operation 18 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%x_3 = load i16 %x" [yuv_filter.c:94]   --->   Operation 19 'load' 'x_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.42ns)   --->   "%icmp_ln89 = icmp_eq  i16 %x_3, i16 %p_read_2" [yuv_filter.c:89]   --->   Operation 20 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (2.07ns)   --->   "%x_4 = add i16 %x_3, i16 1" [yuv_filter.c:89]   --->   Operation 21 'add' 'x_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %.split9, void %._crit_edge7.loopexit" [yuv_filter.c:89]   --->   Operation 22 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln72 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 200, i64 1920, i64 1060" [yuv_filter.c:72]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln72' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [yuv_filter.c:72]   --->   Operation 24 'specloopname' 'specloopname_ln72' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i16 %x_3" [yuv_filter.c:94]   --->   Operation 25 'trunc' 'trunc_ln94' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %trunc_ln94, i10 0" [yuv_filter.c:94]   --->   Operation 26 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln94_1 = trunc i16 %x_3" [yuv_filter.c:94]   --->   Operation 27 'trunc' 'trunc_ln94_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_2_cast = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln94_1, i8 0" [yuv_filter.c:94]   --->   Operation 28 'bitconcatenate' 'tmp_2_cast' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.25ns)   --->   "%add_ln94 = add i22 %tmp_cast, i22 %tmp_2_cast" [yuv_filter.c:94]   --->   Operation 29 'add' 'add_ln94' <Predicate = (!icmp_ln89)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.58ns)   --->   "%br_ln92 = br void" [yuv_filter.c:92]   --->   Operation 30 'br' 'br_ln92' <Predicate = (!icmp_ln89)> <Delay = 1.58>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%mrv = insertvalue i32 <undef>, i16 %p_read_2" [yuv_filter.c:108]   --->   Operation 31 'insertvalue' 'mrv' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i32 %mrv, i16 %p_read_1" [yuv_filter.c:108]   --->   Operation 32 'insertvalue' 'mrv_1' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln108 = ret i32 %mrv_1" [yuv_filter.c:108]   --->   Operation 33 'ret' 'ret_ln108' <Predicate = (icmp_ln89)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.50>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%y = phi i16 0, void %.split9, i16 %y_2, void %.split"   --->   Operation 34 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.42ns)   --->   "%icmp_ln92 = icmp_eq  i16 %y, i16 %p_read_1" [yuv_filter.c:92]   --->   Operation 35 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (2.07ns)   --->   "%y_2 = add i16 %y, i16 1" [yuv_filter.c:92]   --->   Operation 36 'add' 'y_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.split, void %._crit_edge.loopexit" [yuv_filter.c:92]   --->   Operation 37 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i16 %y" [yuv_filter.c:94]   --->   Operation 38 'zext' 'zext_ln94' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (2.25ns)   --->   "%add_ln94_1 = add i22 %add_ln94, i22 %zext_ln94" [yuv_filter.c:94]   --->   Operation 39 'add' 'add_ln94_1' <Predicate = (!icmp_ln92)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln94_1 = zext i22 %add_ln94_1" [yuv_filter.c:94]   --->   Operation 40 'zext' 'zext_ln94_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%in_channels_ch1_addr = getelementptr i8 %in_channels_ch1, i64 0, i64 %zext_ln94_1" [yuv_filter.c:94]   --->   Operation 41 'getelementptr' 'in_channels_ch1_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (3.25ns)   --->   "%Y = load i22 %in_channels_ch1_addr" [yuv_filter.c:94]   --->   Operation 42 'load' 'Y' <Predicate = (!icmp_ln92)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_3 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln89 = store i16 %x_4, i16 %x" [yuv_filter.c:89]   --->   Operation 43 'store' 'store_ln89' <Predicate = (icmp_ln92)> <Delay = 1.58>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 44 'br' 'br_ln0' <Predicate = (icmp_ln92)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.21>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%in_channels_ch3_addr = getelementptr i8 %in_channels_ch3, i64 0, i64 %zext_ln94_1" [yuv_filter.c:96]   --->   Operation 45 'getelementptr' 'in_channels_ch3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/2] (3.25ns)   --->   "%Y = load i22 %in_channels_ch1_addr" [yuv_filter.c:94]   --->   Operation 46 'load' 'Y' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 47 [2/2] (3.25ns)   --->   "%V = load i22 %in_channels_ch3_addr" [yuv_filter.c:96]   --->   Operation 47 'load' 'V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i8 %Y" [yuv_filter.c:97]   --->   Operation 48 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.91ns)   --->   "%C = add i9 %zext_ln97, i9 496" [yuv_filter.c:97]   --->   Operation 49 'add' 'C' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i9 %C" [yuv_filter.c:100]   --->   Operation 50 'sext' 'sext_ln100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [3/3] (1.05ns) (grouped into DSP with root node add_ln100)   --->   "%mul_ln100 = mul i18 %sext_ln100, i18 298" [yuv_filter.c:100]   --->   Operation 51 'mul' 'mul_ln100' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 5.29>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%in_channels_ch2_addr = getelementptr i8 %in_channels_ch2, i64 0, i64 %zext_ln94_1" [yuv_filter.c:95]   --->   Operation 52 'getelementptr' 'in_channels_ch2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [2/2] (3.25ns)   --->   "%U = load i22 %in_channels_ch2_addr" [yuv_filter.c:95]   --->   Operation 53 'load' 'U' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 54 [1/2] (3.25ns)   --->   "%V = load i22 %in_channels_ch3_addr" [yuv_filter.c:96]   --->   Operation 54 'load' 'V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 55 [1/1] (0.99ns)   --->   "%E = xor i8 %V, i8 128" [yuv_filter.c:99]   --->   Operation 55 'xor' 'E' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [2/3] (1.05ns) (grouped into DSP with root node add_ln100)   --->   "%mul_ln100 = mul i18 %sext_ln100, i18 298" [yuv_filter.c:100]   --->   Operation 56 'mul' 'mul_ln100' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln100_1 = sext i8 %E" [yuv_filter.c:100]   --->   Operation 57 'sext' 'sext_ln100_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln100_3 = sext i8 %E" [yuv_filter.c:100]   --->   Operation 58 'sext' 'sext_ln100_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [3/3] (1.05ns) (grouped into DSP with root node add_ln100_1)   --->   "%mul_ln100_1 = mul i18 %sext_ln100_3, i18 409" [yuv_filter.c:100]   --->   Operation 59 'mul' 'mul_ln100_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 60 [3/3] (1.05ns) (grouped into DSP with root node add_ln101)   --->   "%mul_ln101_1 = mul i17 %sext_ln100_1, i17 130864" [yuv_filter.c:101]   --->   Operation 60 'mul' 'mul_ln101_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 5.29>
ST_6 : Operation 61 [1/2] (3.25ns)   --->   "%U = load i22 %in_channels_ch2_addr" [yuv_filter.c:95]   --->   Operation 61 'load' 'U' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 62 [1/1] (0.99ns)   --->   "%D = xor i8 %U, i8 128" [yuv_filter.c:98]   --->   Operation 62 'xor' 'D' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/3] (0.00ns) (grouped into DSP with root node add_ln100)   --->   "%mul_ln100 = mul i18 %sext_ln100, i18 298" [yuv_filter.c:100]   --->   Operation 63 'mul' 'mul_ln100' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 64 [2/3] (1.05ns) (grouped into DSP with root node add_ln100_1)   --->   "%mul_ln100_1 = mul i18 %sext_ln100_3, i18 409" [yuv_filter.c:100]   --->   Operation 64 'mul' 'mul_ln100_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 65 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln100 = add i18 %mul_ln100, i18 128" [yuv_filter.c:100]   --->   Operation 65 'add' 'add_ln100' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i8 %D" [yuv_filter.c:101]   --->   Operation 66 'sext' 'sext_ln101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [3/3] (1.05ns) (grouped into DSP with root node add_ln101_1)   --->   "%mul_ln101 = mul i16 %sext_ln101, i16 65436" [yuv_filter.c:101]   --->   Operation 67 'mul' 'mul_ln101' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 68 [2/3] (1.05ns) (grouped into DSP with root node add_ln101)   --->   "%mul_ln101_1 = mul i17 %sext_ln100_1, i17 130864" [yuv_filter.c:101]   --->   Operation 68 'mul' 'mul_ln101_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.20>
ST_7 : Operation 69 [1/3] (0.00ns) (grouped into DSP with root node add_ln100_1)   --->   "%mul_ln100_1 = mul i18 %sext_ln100_3, i18 409" [yuv_filter.c:100]   --->   Operation 69 'mul' 'mul_ln100_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 70 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln100 = add i18 %mul_ln100, i18 128" [yuv_filter.c:100]   --->   Operation 70 'add' 'add_ln100' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 71 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln100_1 = add i18 %mul_ln100_1, i18 %add_ln100" [yuv_filter.c:100]   --->   Operation 71 'add' 'add_ln100_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 72 [2/3] (1.05ns) (grouped into DSP with root node add_ln101_1)   --->   "%mul_ln101 = mul i16 %sext_ln101, i16 65436" [yuv_filter.c:101]   --->   Operation 72 'mul' 'mul_ln101' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 73 [1/3] (0.00ns) (grouped into DSP with root node add_ln101)   --->   "%mul_ln101_1 = mul i17 %sext_ln100_1, i17 130864" [yuv_filter.c:101]   --->   Operation 73 'mul' 'mul_ln101_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 74 [1/1] (0.00ns) (grouped into DSP with root node add_ln101)   --->   "%sext_ln101_3 = sext i17 %mul_ln101_1" [yuv_filter.c:101]   --->   Operation 74 'sext' 'sext_ln101_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln101 = add i18 %add_ln100, i18 %sext_ln101_3" [yuv_filter.c:101]   --->   Operation 75 'add' 'add_ln101' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 6.65>
ST_8 : Operation 76 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln100_1 = add i18 %mul_ln100_1, i18 %add_ln100" [yuv_filter.c:100]   --->   Operation 76 'add' 'add_ln100_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln100_1, i32 16, i32 17" [yuv_filter.c:100]   --->   Operation 77 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.95ns)   --->   "%icmp_ln100 = icmp_eq  i2 %tmp, i2 1" [yuv_filter.c:100]   --->   Operation 78 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln100_1, i32 17" [yuv_filter.c:100]   --->   Operation 79 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %add_ln100_1, i32 8, i32 15" [yuv_filter.c:100]   --->   Operation 80 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%select_ln100 = select i1 %icmp_ln100, i8 255, i8 0" [yuv_filter.c:100]   --->   Operation 81 'select' 'select_ln100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%or_ln100 = or i1 %icmp_ln100, i1 %tmp_1" [yuv_filter.c:100]   --->   Operation 82 'or' 'or_ln100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (1.24ns) (out node of the LUT)   --->   "%R = select i1 %or_ln100, i8 %select_ln100, i8 %trunc_ln" [yuv_filter.c:100]   --->   Operation 83 'select' 'R' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 84 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_1)   --->   "%mul_ln101 = mul i16 %sext_ln101, i16 65436" [yuv_filter.c:101]   --->   Operation 84 'mul' 'mul_ln101' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 85 [1/1] (0.00ns) (grouped into DSP with root node add_ln101_1)   --->   "%sext_ln101_2 = sext i16 %mul_ln101" [yuv_filter.c:101]   --->   Operation 85 'sext' 'sext_ln101_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln101 = add i18 %add_ln100, i18 %sext_ln101_3" [yuv_filter.c:101]   --->   Operation 86 'add' 'add_ln101' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 87 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln101_1 = add i18 %add_ln101, i18 %sext_ln101_2" [yuv_filter.c:101]   --->   Operation 87 'add' 'add_ln101_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i8.i9, i8 %D, i9 0" [yuv_filter.c:102]   --->   Operation 88 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln102_1 = sext i17 %shl_ln" [yuv_filter.c:102]   --->   Operation 89 'sext' 'sext_ln102_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln102_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %D, i2 0" [yuv_filter.c:102]   --->   Operation 90 'bitconcatenate' 'shl_ln102_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln102_2 = sext i10 %shl_ln102_1" [yuv_filter.c:102]   --->   Operation 91 'sext' 'sext_ln102_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (2.13ns)   --->   "%add_ln102_1 = add i18 %sext_ln102_2, i18 %add_ln100" [yuv_filter.c:102]   --->   Operation 92 'add' 'add_ln102_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln102_3 = sext i18 %add_ln102_1" [yuv_filter.c:102]   --->   Operation 93 'sext' 'sext_ln102_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (2.13ns)   --->   "%add_ln102 = add i19 %sext_ln102_3, i19 %sext_ln102_1" [yuv_filter.c:102]   --->   Operation 94 'add' 'add_ln102' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i3 @_ssdm_op_PartSelect.i3.i19.i32.i32, i19 %add_ln102, i32 16, i32 18" [yuv_filter.c:102]   --->   Operation 95 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (1.13ns)   --->   "%icmp_ln102 = icmp_sgt  i3 %tmp_4, i3 0" [yuv_filter.c:102]   --->   Operation 96 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln102, i32 18" [yuv_filter.c:102]   --->   Operation 97 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln102, i32 8, i32 15" [yuv_filter.c:102]   --->   Operation 98 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%select_ln102 = select i1 %icmp_ln102, i8 255, i8 0" [yuv_filter.c:102]   --->   Operation 99 'select' 'select_ln102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%or_ln102 = or i1 %icmp_ln102, i1 %tmp_5" [yuv_filter.c:102]   --->   Operation 100 'or' 'or_ln102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (1.24ns) (out node of the LUT)   --->   "%B = select i1 %or_ln102, i8 %select_ln102, i8 %trunc_ln4" [yuv_filter.c:102]   --->   Operation 101 'select' 'B' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.30>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%out_channels_ch1_addr = getelementptr i8 %out_channels_ch1, i64 0, i64 %zext_ln94_1" [yuv_filter.c:103]   --->   Operation 102 'getelementptr' 'out_channels_ch1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%out_channels_ch3_addr = getelementptr i8 %out_channels_ch3, i64 0, i64 %zext_ln94_1" [yuv_filter.c:105]   --->   Operation 103 'getelementptr' 'out_channels_ch3_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln101_1 = add i18 %add_ln101, i18 %sext_ln101_2" [yuv_filter.c:101]   --->   Operation 104 'add' 'add_ln101_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln101_1, i32 16, i32 17" [yuv_filter.c:101]   --->   Operation 105 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.95ns)   --->   "%icmp_ln101 = icmp_eq  i2 %tmp_2, i2 1" [yuv_filter.c:101]   --->   Operation 106 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln101_1, i32 17" [yuv_filter.c:101]   --->   Operation 107 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %add_ln101_1, i32 8, i32 15" [yuv_filter.c:101]   --->   Operation 108 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%select_ln101 = select i1 %icmp_ln101, i8 255, i8 0" [yuv_filter.c:101]   --->   Operation 109 'select' 'select_ln101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%or_ln101 = or i1 %icmp_ln101, i1 %tmp_3" [yuv_filter.c:101]   --->   Operation 110 'or' 'or_ln101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (1.24ns) (out node of the LUT)   --->   "%G = select i1 %or_ln101, i8 %select_ln101, i8 %trunc_ln3" [yuv_filter.c:101]   --->   Operation 111 'select' 'G' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln103 = store i8 %R, i22 %out_channels_ch1_addr" [yuv_filter.c:103]   --->   Operation 112 'store' 'store_ln103' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_9 : Operation 113 [1/1] (3.25ns)   --->   "%store_ln105 = store i8 %B, i22 %out_channels_ch3_addr" [yuv_filter.c:105]   --->   Operation 113 'store' 'store_ln105' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%speclooptripcount_ln72 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 200, i64 1280, i64 740" [yuv_filter.c:72]   --->   Operation 114 'speclooptripcount' 'speclooptripcount_ln72' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [yuv_filter.c:72]   --->   Operation 115 'specloopname' 'specloopname_ln72' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%out_channels_ch2_addr = getelementptr i8 %out_channels_ch2, i64 0, i64 %zext_ln94_1" [yuv_filter.c:104]   --->   Operation 116 'getelementptr' 'out_channels_ch2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (3.25ns)   --->   "%store_ln104 = store i8 %G, i22 %out_channels_ch2_addr" [yuv_filter.c:104]   --->   Operation 117 'store' 'store_ln104' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 118 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                      (alloca           ) [ 01111111111]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
p_read_1               (read             ) [ 00111111111]
p_read_2               (read             ) [ 00111111111]
store_ln89             (store            ) [ 00000000000]
br_ln89                (br               ) [ 00000000000]
x_3                    (load             ) [ 00000000000]
icmp_ln89              (icmp             ) [ 00111111111]
x_4                    (add              ) [ 00011111111]
br_ln89                (br               ) [ 00000000000]
speclooptripcount_ln72 (speclooptripcount) [ 00000000000]
specloopname_ln72      (specloopname     ) [ 00000000000]
trunc_ln94             (trunc            ) [ 00000000000]
tmp_cast               (bitconcatenate   ) [ 00000000000]
trunc_ln94_1           (trunc            ) [ 00000000000]
tmp_2_cast             (bitconcatenate   ) [ 00000000000]
add_ln94               (add              ) [ 00011111111]
br_ln92                (br               ) [ 00111111111]
mrv                    (insertvalue      ) [ 00000000000]
mrv_1                  (insertvalue      ) [ 00000000000]
ret_ln108              (ret              ) [ 00000000000]
y                      (phi              ) [ 00010000000]
icmp_ln92              (icmp             ) [ 00111111111]
y_2                    (add              ) [ 00111111111]
br_ln92                (br               ) [ 00000000000]
zext_ln94              (zext             ) [ 00000000000]
add_ln94_1             (add              ) [ 00000000000]
zext_ln94_1            (zext             ) [ 00001111111]
in_channels_ch1_addr   (getelementptr    ) [ 00001000000]
store_ln89             (store            ) [ 00000000000]
br_ln0                 (br               ) [ 00000000000]
in_channels_ch3_addr   (getelementptr    ) [ 00000100000]
Y                      (load             ) [ 00000000000]
zext_ln97              (zext             ) [ 00000000000]
C                      (add              ) [ 00000000000]
sext_ln100             (sext             ) [ 00000110000]
in_channels_ch2_addr   (getelementptr    ) [ 00000010000]
V                      (load             ) [ 00000000000]
E                      (xor              ) [ 00000000000]
sext_ln100_1           (sext             ) [ 00000011000]
sext_ln100_3           (sext             ) [ 00000011000]
U                      (load             ) [ 00000000000]
D                      (xor              ) [ 00000001100]
mul_ln100              (mul              ) [ 00000001000]
sext_ln101             (sext             ) [ 00000001100]
mul_ln100_1            (mul              ) [ 00000000100]
add_ln100              (add              ) [ 00000000100]
mul_ln101_1            (mul              ) [ 00000000000]
sext_ln101_3           (sext             ) [ 00000000100]
add_ln100_1            (add              ) [ 00000000000]
tmp                    (partselect       ) [ 00000000000]
icmp_ln100             (icmp             ) [ 00000000000]
tmp_1                  (bitselect        ) [ 00000000000]
trunc_ln               (partselect       ) [ 00000000000]
select_ln100           (select           ) [ 00000000000]
or_ln100               (or               ) [ 00000000000]
R                      (select           ) [ 00000000010]
mul_ln101              (mul              ) [ 00000000000]
sext_ln101_2           (sext             ) [ 00000000010]
add_ln101              (add              ) [ 00000000010]
shl_ln                 (bitconcatenate   ) [ 00000000000]
sext_ln102_1           (sext             ) [ 00000000000]
shl_ln102_1            (bitconcatenate   ) [ 00000000000]
sext_ln102_2           (sext             ) [ 00000000000]
add_ln102_1            (add              ) [ 00000000000]
sext_ln102_3           (sext             ) [ 00000000000]
add_ln102              (add              ) [ 00000000000]
tmp_4                  (partselect       ) [ 00000000000]
icmp_ln102             (icmp             ) [ 00000000000]
tmp_5                  (bitselect        ) [ 00000000000]
trunc_ln4              (partselect       ) [ 00000000000]
select_ln102           (select           ) [ 00000000000]
or_ln102               (or               ) [ 00000000000]
B                      (select           ) [ 00000000010]
out_channels_ch1_addr  (getelementptr    ) [ 00000000000]
out_channels_ch3_addr  (getelementptr    ) [ 00000000000]
add_ln101_1            (add              ) [ 00000000000]
tmp_2                  (partselect       ) [ 00000000000]
icmp_ln101             (icmp             ) [ 00000000000]
tmp_3                  (bitselect        ) [ 00000000000]
trunc_ln3              (partselect       ) [ 00000000000]
select_ln101           (select           ) [ 00000000000]
or_ln101               (or               ) [ 00000000000]
G                      (select           ) [ 00000000001]
store_ln103            (store            ) [ 00000000000]
store_ln105            (store            ) [ 00000000000]
speclooptripcount_ln72 (speclooptripcount) [ 00000000000]
specloopname_ln72      (specloopname     ) [ 00000000000]
out_channels_ch2_addr  (getelementptr    ) [ 00000000000]
store_ln104            (store            ) [ 00000000000]
br_ln0                 (br               ) [ 00111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_channels_ch1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_channels_ch2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_channels_ch3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_channels_ch1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_channels_ch2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_channels_ch3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i12.i10"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i8.i9"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="x_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_read_1_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_read_2_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="in_channels_ch1_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="22" slack="0"/>
<pin id="134" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch1_addr/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="22" slack="0"/>
<pin id="139" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Y/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="in_channels_ch3_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="22" slack="1"/>
<pin id="147" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch3_addr/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="22" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="V/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="in_channels_ch2_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="22" slack="2"/>
<pin id="160" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch2_addr/5 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="22" slack="0"/>
<pin id="165" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="U/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="out_channels_ch1_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="22" slack="6"/>
<pin id="173" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch1_addr/9 "/>
</bind>
</comp>

<comp id="176" class="1004" name="out_channels_ch3_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="22" slack="6"/>
<pin id="180" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch3_addr/9 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln103_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="22" slack="0"/>
<pin id="185" dir="0" index="1" bw="8" slack="1"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/9 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln105_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="22" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="1"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/9 "/>
</bind>
</comp>

<comp id="195" class="1004" name="out_channels_ch2_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="22" slack="7"/>
<pin id="199" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch2_addr/10 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln104_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="22" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="1"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/10 "/>
</bind>
</comp>

<comp id="208" class="1005" name="y_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="1"/>
<pin id="210" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="y_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="16" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln89_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="16" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="x_3_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="1"/>
<pin id="226" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_3/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln89_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="0" index="1" bw="16" slack="1"/>
<pin id="230" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="x_4_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_4/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="trunc_ln94_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="0"/>
<pin id="240" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln94/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_cast_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="22" slack="0"/>
<pin id="244" dir="0" index="1" bw="12" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="trunc_ln94_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln94_1/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_2_cast_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="22" slack="0"/>
<pin id="256" dir="0" index="1" bw="14" slack="0"/>
<pin id="257" dir="0" index="2" bw="1" slack="0"/>
<pin id="258" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2_cast/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln94_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="22" slack="0"/>
<pin id="264" dir="0" index="1" bw="22" slack="0"/>
<pin id="265" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="mrv_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="16" slack="1"/>
<pin id="271" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="mrv_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="16" slack="1"/>
<pin id="276" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln92_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="0"/>
<pin id="280" dir="0" index="1" bw="16" slack="2"/>
<pin id="281" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="y_2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln94_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="0"/>
<pin id="291" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="add_ln94_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="22" slack="1"/>
<pin id="295" dir="0" index="1" bw="16" slack="0"/>
<pin id="296" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94_1/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln94_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="22" slack="0"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94_1/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln89_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="1"/>
<pin id="305" dir="0" index="1" bw="16" slack="2"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln97_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="C_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="5" slack="0"/>
<pin id="314" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="C/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sext_ln100_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="9" slack="0"/>
<pin id="319" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="E_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="0"/>
<pin id="323" dir="0" index="1" bw="8" slack="0"/>
<pin id="324" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="E/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="sext_ln100_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100_1/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="sext_ln100_3_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100_3/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="D_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="0"/>
<pin id="337" dir="0" index="1" bw="8" slack="0"/>
<pin id="338" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="D/6 "/>
</bind>
</comp>

<comp id="341" class="1004" name="sext_ln101_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln101/6 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="2" slack="0"/>
<pin id="347" dir="0" index="1" bw="18" slack="0"/>
<pin id="348" dir="0" index="2" bw="6" slack="0"/>
<pin id="349" dir="0" index="3" bw="6" slack="0"/>
<pin id="350" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="354" class="1004" name="icmp_ln100_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="2" slack="0"/>
<pin id="356" dir="0" index="1" bw="2" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/8 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="18" slack="0"/>
<pin id="363" dir="0" index="2" bw="6" slack="0"/>
<pin id="364" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="367" class="1004" name="trunc_ln_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="0" index="1" bw="18" slack="0"/>
<pin id="370" dir="0" index="2" bw="5" slack="0"/>
<pin id="371" dir="0" index="3" bw="5" slack="0"/>
<pin id="372" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/8 "/>
</bind>
</comp>

<comp id="376" class="1004" name="select_ln100_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="8" slack="0"/>
<pin id="379" dir="0" index="2" bw="8" slack="0"/>
<pin id="380" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln100/8 "/>
</bind>
</comp>

<comp id="384" class="1004" name="or_ln100_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln100/8 "/>
</bind>
</comp>

<comp id="390" class="1004" name="R_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="8" slack="0"/>
<pin id="393" dir="0" index="2" bw="8" slack="0"/>
<pin id="394" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="R/8 "/>
</bind>
</comp>

<comp id="398" class="1004" name="shl_ln_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="17" slack="0"/>
<pin id="400" dir="0" index="1" bw="8" slack="2"/>
<pin id="401" dir="0" index="2" bw="1" slack="0"/>
<pin id="402" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="405" class="1004" name="sext_ln102_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="17" slack="0"/>
<pin id="407" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln102_1/8 "/>
</bind>
</comp>

<comp id="409" class="1004" name="shl_ln102_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="10" slack="0"/>
<pin id="411" dir="0" index="1" bw="8" slack="2"/>
<pin id="412" dir="0" index="2" bw="1" slack="0"/>
<pin id="413" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln102_1/8 "/>
</bind>
</comp>

<comp id="416" class="1004" name="sext_ln102_2_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="10" slack="0"/>
<pin id="418" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln102_2/8 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln102_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="10" slack="0"/>
<pin id="422" dir="0" index="1" bw="18" slack="1"/>
<pin id="423" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102_1/8 "/>
</bind>
</comp>

<comp id="425" class="1004" name="sext_ln102_3_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="18" slack="0"/>
<pin id="427" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln102_3/8 "/>
</bind>
</comp>

<comp id="429" class="1004" name="add_ln102_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="18" slack="0"/>
<pin id="431" dir="0" index="1" bw="17" slack="0"/>
<pin id="432" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/8 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_4_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="3" slack="0"/>
<pin id="437" dir="0" index="1" bw="19" slack="0"/>
<pin id="438" dir="0" index="2" bw="6" slack="0"/>
<pin id="439" dir="0" index="3" bw="6" slack="0"/>
<pin id="440" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="445" class="1004" name="icmp_ln102_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="3" slack="0"/>
<pin id="447" dir="0" index="1" bw="3" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/8 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_5_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="19" slack="0"/>
<pin id="454" dir="0" index="2" bw="6" slack="0"/>
<pin id="455" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="459" class="1004" name="trunc_ln4_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="0"/>
<pin id="461" dir="0" index="1" bw="19" slack="0"/>
<pin id="462" dir="0" index="2" bw="5" slack="0"/>
<pin id="463" dir="0" index="3" bw="5" slack="0"/>
<pin id="464" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/8 "/>
</bind>
</comp>

<comp id="469" class="1004" name="select_ln102_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="8" slack="0"/>
<pin id="472" dir="0" index="2" bw="8" slack="0"/>
<pin id="473" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln102/8 "/>
</bind>
</comp>

<comp id="477" class="1004" name="or_ln102_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln102/8 "/>
</bind>
</comp>

<comp id="483" class="1004" name="B_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="8" slack="0"/>
<pin id="486" dir="0" index="2" bw="8" slack="0"/>
<pin id="487" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="B/8 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_2_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="2" slack="0"/>
<pin id="493" dir="0" index="1" bw="18" slack="0"/>
<pin id="494" dir="0" index="2" bw="6" slack="0"/>
<pin id="495" dir="0" index="3" bw="6" slack="0"/>
<pin id="496" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="500" class="1004" name="icmp_ln101_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="2" slack="0"/>
<pin id="502" dir="0" index="1" bw="2" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/9 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_3_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="18" slack="0"/>
<pin id="509" dir="0" index="2" bw="6" slack="0"/>
<pin id="510" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="513" class="1004" name="trunc_ln3_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="0"/>
<pin id="515" dir="0" index="1" bw="18" slack="0"/>
<pin id="516" dir="0" index="2" bw="5" slack="0"/>
<pin id="517" dir="0" index="3" bw="5" slack="0"/>
<pin id="518" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/9 "/>
</bind>
</comp>

<comp id="522" class="1004" name="select_ln101_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="8" slack="0"/>
<pin id="525" dir="0" index="2" bw="8" slack="0"/>
<pin id="526" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln101/9 "/>
</bind>
</comp>

<comp id="530" class="1004" name="or_ln101_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln101/9 "/>
</bind>
</comp>

<comp id="536" class="1004" name="G_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="8" slack="0"/>
<pin id="539" dir="0" index="2" bw="8" slack="0"/>
<pin id="540" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="G/9 "/>
</bind>
</comp>

<comp id="544" class="1007" name="grp_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="9" slack="0"/>
<pin id="546" dir="0" index="1" bw="9" slack="0"/>
<pin id="547" dir="0" index="2" bw="8" slack="0"/>
<pin id="548" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln100/4 add_ln100/6 "/>
</bind>
</comp>

<comp id="552" class="1007" name="grp_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="0"/>
<pin id="554" dir="0" index="1" bw="9" slack="0"/>
<pin id="555" dir="0" index="2" bw="18" slack="0"/>
<pin id="556" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln100_1/5 add_ln100_1/7 "/>
</bind>
</comp>

<comp id="563" class="1007" name="grp_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="8" slack="0"/>
<pin id="565" dir="0" index="1" bw="9" slack="0"/>
<pin id="566" dir="0" index="2" bw="18" slack="0"/>
<pin id="567" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln101_1/5 sext_ln101_3/7 add_ln101/7 "/>
</bind>
</comp>

<comp id="571" class="1007" name="grp_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="8" slack="0"/>
<pin id="573" dir="0" index="1" bw="8" slack="0"/>
<pin id="574" dir="0" index="2" bw="18" slack="0"/>
<pin id="575" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln101/6 sext_ln101_2/8 add_ln101_1/8 "/>
</bind>
</comp>

<comp id="582" class="1005" name="x_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="16" slack="0"/>
<pin id="584" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="589" class="1005" name="p_read_1_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="16" slack="1"/>
<pin id="591" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="595" class="1005" name="p_read_2_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="16" slack="1"/>
<pin id="597" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="604" class="1005" name="x_4_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="16" slack="1"/>
<pin id="606" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_4 "/>
</bind>
</comp>

<comp id="609" class="1005" name="add_ln94_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="22" slack="1"/>
<pin id="611" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="add_ln94 "/>
</bind>
</comp>

<comp id="617" class="1005" name="y_2_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="16" slack="0"/>
<pin id="619" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y_2 "/>
</bind>
</comp>

<comp id="622" class="1005" name="zext_ln94_1_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="64" slack="1"/>
<pin id="624" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln94_1 "/>
</bind>
</comp>

<comp id="631" class="1005" name="in_channels_ch1_addr_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="22" slack="1"/>
<pin id="633" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch1_addr "/>
</bind>
</comp>

<comp id="636" class="1005" name="in_channels_ch3_addr_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="22" slack="1"/>
<pin id="638" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch3_addr "/>
</bind>
</comp>

<comp id="641" class="1005" name="sext_ln100_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="18" slack="1"/>
<pin id="643" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln100 "/>
</bind>
</comp>

<comp id="646" class="1005" name="in_channels_ch2_addr_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="22" slack="1"/>
<pin id="648" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch2_addr "/>
</bind>
</comp>

<comp id="651" class="1005" name="sext_ln100_1_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="17" slack="1"/>
<pin id="653" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln100_1 "/>
</bind>
</comp>

<comp id="656" class="1005" name="sext_ln100_3_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="18" slack="1"/>
<pin id="658" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln100_3 "/>
</bind>
</comp>

<comp id="661" class="1005" name="D_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="8" slack="2"/>
<pin id="663" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="D "/>
</bind>
</comp>

<comp id="667" class="1005" name="sext_ln101_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="16" slack="1"/>
<pin id="669" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln101 "/>
</bind>
</comp>

<comp id="672" class="1005" name="add_ln100_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="18" slack="1"/>
<pin id="674" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln100 "/>
</bind>
</comp>

<comp id="679" class="1005" name="R_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="8" slack="1"/>
<pin id="681" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="R "/>
</bind>
</comp>

<comp id="684" class="1005" name="add_ln101_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="18" slack="1"/>
<pin id="686" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln101 "/>
</bind>
</comp>

<comp id="689" class="1005" name="B_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="1"/>
<pin id="691" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

<comp id="694" class="1005" name="G_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="8" slack="1"/>
<pin id="696" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="G "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="28" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="28" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="56" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="4" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="56" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="143" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="56" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="156" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="10" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="56" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="56" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="169" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="176" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="12" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="56" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="195" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="30" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="231"><net_src comp="224" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="224" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="32" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="224" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="46" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="48" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="253"><net_src comp="224" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="50" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="52" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="266"><net_src comp="242" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="254" pin="3"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="54" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="268" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="212" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="212" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="32" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="212" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="289" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="301"><net_src comp="293" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="310"><net_src comp="137" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="307" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="58" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="311" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="150" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="62" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="321" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="321" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="163" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="62" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="72" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="74" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="353"><net_src comp="76" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="358"><net_src comp="345" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="78" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="365"><net_src comp="80" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="76" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="373"><net_src comp="82" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="84" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="375"><net_src comp="86" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="381"><net_src comp="354" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="88" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="52" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="388"><net_src comp="354" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="360" pin="3"/><net_sink comp="384" pin=1"/></net>

<net id="395"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="376" pin="3"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="367" pin="4"/><net_sink comp="390" pin=2"/></net>

<net id="403"><net_src comp="90" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="92" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="408"><net_src comp="398" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="94" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="96" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="419"><net_src comp="409" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="416" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="420" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="425" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="405" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="441"><net_src comp="98" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="429" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="443"><net_src comp="74" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="444"><net_src comp="100" pin="0"/><net_sink comp="435" pin=3"/></net>

<net id="449"><net_src comp="435" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="102" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="456"><net_src comp="104" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="429" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="100" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="465"><net_src comp="106" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="429" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="467"><net_src comp="84" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="468"><net_src comp="86" pin="0"/><net_sink comp="459" pin=3"/></net>

<net id="474"><net_src comp="445" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="88" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="52" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="481"><net_src comp="445" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="451" pin="3"/><net_sink comp="477" pin=1"/></net>

<net id="488"><net_src comp="477" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="469" pin="3"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="459" pin="4"/><net_sink comp="483" pin=2"/></net>

<net id="497"><net_src comp="72" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="74" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="499"><net_src comp="76" pin="0"/><net_sink comp="491" pin=3"/></net>

<net id="504"><net_src comp="491" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="78" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="511"><net_src comp="80" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="76" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="519"><net_src comp="82" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="84" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="521"><net_src comp="86" pin="0"/><net_sink comp="513" pin=3"/></net>

<net id="527"><net_src comp="500" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="88" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="52" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="534"><net_src comp="500" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="506" pin="3"/><net_sink comp="530" pin=1"/></net>

<net id="541"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="522" pin="3"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="513" pin="4"/><net_sink comp="536" pin=2"/></net>

<net id="549"><net_src comp="317" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="60" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="68" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="557"><net_src comp="331" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="64" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="544" pin="3"/><net_sink comp="552" pin=2"/></net>

<net id="560"><net_src comp="552" pin="3"/><net_sink comp="345" pin=1"/></net>

<net id="561"><net_src comp="552" pin="3"/><net_sink comp="360" pin=1"/></net>

<net id="562"><net_src comp="552" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="568"><net_src comp="327" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="66" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="544" pin="3"/><net_sink comp="563" pin=2"/></net>

<net id="576"><net_src comp="341" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="70" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="563" pin="3"/><net_sink comp="571" pin=2"/></net>

<net id="579"><net_src comp="571" pin="3"/><net_sink comp="491" pin=1"/></net>

<net id="580"><net_src comp="571" pin="3"/><net_sink comp="506" pin=1"/></net>

<net id="581"><net_src comp="571" pin="3"/><net_sink comp="513" pin=1"/></net>

<net id="585"><net_src comp="114" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="588"><net_src comp="582" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="592"><net_src comp="118" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="594"><net_src comp="589" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="598"><net_src comp="124" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="607"><net_src comp="232" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="612"><net_src comp="262" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="620"><net_src comp="283" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="625"><net_src comp="298" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="627"><net_src comp="622" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="628"><net_src comp="622" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="629"><net_src comp="622" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="630"><net_src comp="622" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="634"><net_src comp="130" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="639"><net_src comp="143" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="644"><net_src comp="317" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="649"><net_src comp="156" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="654"><net_src comp="327" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="659"><net_src comp="331" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="664"><net_src comp="335" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="666"><net_src comp="661" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="670"><net_src comp="341" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="675"><net_src comp="544" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="678"><net_src comp="672" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="682"><net_src comp="390" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="687"><net_src comp="563" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="692"><net_src comp="483" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="697"><net_src comp="536" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="202" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_channels_ch1 | {9 }
	Port: out_channels_ch2 | {10 }
	Port: out_channels_ch3 | {9 }
 - Input state : 
	Port: yuv2rgb.1 : in_channels_ch1 | {3 4 }
	Port: yuv2rgb.1 : in_channels_ch2 | {5 6 }
	Port: yuv2rgb.1 : in_channels_ch3 | {4 5 }
	Port: yuv2rgb.1 : p_read | {1 }
	Port: yuv2rgb.1 : p_read1 | {1 }
	Port: yuv2rgb.1 : out_channels_ch1 | {}
	Port: yuv2rgb.1 : out_channels_ch2 | {}
	Port: yuv2rgb.1 : out_channels_ch3 | {}
  - Chain level:
	State 1
		store_ln89 : 1
	State 2
		icmp_ln89 : 1
		x_4 : 1
		br_ln89 : 2
		trunc_ln94 : 1
		tmp_cast : 2
		trunc_ln94_1 : 1
		tmp_2_cast : 2
		add_ln94 : 3
		mrv_1 : 1
		ret_ln108 : 2
	State 3
		icmp_ln92 : 1
		y_2 : 1
		br_ln92 : 2
		zext_ln94 : 1
		add_ln94_1 : 2
		zext_ln94_1 : 3
		in_channels_ch1_addr : 4
		Y : 5
	State 4
		V : 1
		zext_ln97 : 1
		C : 2
		sext_ln100 : 3
		mul_ln100 : 4
	State 5
		U : 1
		E : 1
		sext_ln100_1 : 1
		sext_ln100_3 : 1
		mul_ln100_1 : 2
		mul_ln101_1 : 2
	State 6
		D : 1
		add_ln100 : 1
		sext_ln101 : 1
		mul_ln101 : 2
	State 7
		add_ln100_1 : 1
		sext_ln101_3 : 1
		add_ln101 : 2
	State 8
		tmp : 1
		icmp_ln100 : 2
		tmp_1 : 1
		trunc_ln : 1
		select_ln100 : 3
		or_ln100 : 3
		R : 3
		sext_ln101_2 : 1
		add_ln101_1 : 2
		sext_ln102_1 : 1
		sext_ln102_2 : 1
		add_ln102_1 : 2
		sext_ln102_3 : 3
		add_ln102 : 4
		tmp_4 : 5
		icmp_ln102 : 6
		tmp_5 : 5
		trunc_ln4 : 5
		select_ln102 : 7
		or_ln102 : 7
		B : 7
	State 9
		tmp_2 : 1
		icmp_ln101 : 2
		tmp_3 : 1
		trunc_ln3 : 1
		select_ln101 : 3
		or_ln101 : 3
		G : 3
		store_ln103 : 1
		store_ln105 : 1
	State 10
		store_ln104 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |      x_4_fu_232      |    0    |    0    |    23   |
|          |    add_ln94_fu_262   |    0    |    0    |    29   |
|          |      y_2_fu_283      |    0    |    0    |    23   |
|    add   |   add_ln94_1_fu_293  |    0    |    0    |    29   |
|          |       C_fu_311       |    0    |    0    |    15   |
|          |  add_ln102_1_fu_420  |    0    |    0    |    25   |
|          |   add_ln102_fu_429   |    0    |    0    |    25   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln89_fu_227   |    0    |    0    |    13   |
|          |   icmp_ln92_fu_278   |    0    |    0    |    13   |
|   icmp   |   icmp_ln100_fu_354  |    0    |    0    |    8    |
|          |   icmp_ln102_fu_445  |    0    |    0    |    8    |
|          |   icmp_ln101_fu_500  |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          |  select_ln100_fu_376 |    0    |    0    |    8    |
|          |       R_fu_390       |    0    |    0    |    8    |
|  select  |  select_ln102_fu_469 |    0    |    0    |    8    |
|          |       B_fu_483       |    0    |    0    |    8    |
|          |  select_ln101_fu_522 |    0    |    0    |    8    |
|          |       G_fu_536       |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|    xor   |       E_fu_321       |    0    |    0    |    8    |
|          |       D_fu_335       |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          |    or_ln100_fu_384   |    0    |    0    |    2    |
|    or    |    or_ln102_fu_477   |    0    |    0    |    2    |
|          |    or_ln101_fu_530   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_544      |    1    |    0    |    0    |
|  muladd  |      grp_fu_552      |    1    |    0    |    0    |
|          |      grp_fu_563      |    1    |    0    |    0    |
|          |      grp_fu_571      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   read   | p_read_1_read_fu_118 |    0    |    0    |    0    |
|          | p_read_2_read_fu_124 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln94_fu_238  |    0    |    0    |    0    |
|          |  trunc_ln94_1_fu_250 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    tmp_cast_fu_242   |    0    |    0    |    0    |
|bitconcatenate|   tmp_2_cast_fu_254  |    0    |    0    |    0    |
|          |     shl_ln_fu_398    |    0    |    0    |    0    |
|          |  shl_ln102_1_fu_409  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|insertvalue|      mrv_fu_268      |    0    |    0    |    0    |
|          |     mrv_1_fu_273     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln94_fu_289   |    0    |    0    |    0    |
|   zext   |  zext_ln94_1_fu_298  |    0    |    0    |    0    |
|          |   zext_ln97_fu_307   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln100_fu_317  |    0    |    0    |    0    |
|          |  sext_ln100_1_fu_327 |    0    |    0    |    0    |
|          |  sext_ln100_3_fu_331 |    0    |    0    |    0    |
|   sext   |   sext_ln101_fu_341  |    0    |    0    |    0    |
|          |  sext_ln102_1_fu_405 |    0    |    0    |    0    |
|          |  sext_ln102_2_fu_416 |    0    |    0    |    0    |
|          |  sext_ln102_3_fu_425 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      tmp_fu_345      |    0    |    0    |    0    |
|          |    trunc_ln_fu_367   |    0    |    0    |    0    |
|partselect|     tmp_4_fu_435     |    0    |    0    |    0    |
|          |   trunc_ln4_fu_459   |    0    |    0    |    0    |
|          |     tmp_2_fu_491     |    0    |    0    |    0    |
|          |   trunc_ln3_fu_513   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_1_fu_360     |    0    |    0    |    0    |
| bitselect|     tmp_5_fu_451     |    0    |    0    |    0    |
|          |     tmp_3_fu_506     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    4    |    0    |   289   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|          B_reg_689         |    8   |
|          D_reg_661         |    8   |
|          G_reg_694         |    8   |
|          R_reg_679         |    8   |
|      add_ln100_reg_672     |   18   |
|      add_ln101_reg_684     |   18   |
|      add_ln94_reg_609      |   22   |
|in_channels_ch1_addr_reg_631|   22   |
|in_channels_ch2_addr_reg_646|   22   |
|in_channels_ch3_addr_reg_636|   22   |
|      p_read_1_reg_589      |   16   |
|      p_read_2_reg_595      |   16   |
|    sext_ln100_1_reg_651    |   17   |
|    sext_ln100_3_reg_656    |   18   |
|     sext_ln100_reg_641     |   18   |
|     sext_ln101_reg_667     |   16   |
|         x_4_reg_604        |   16   |
|          x_reg_582         |   16   |
|         y_2_reg_617        |   16   |
|          y_reg_208         |   16   |
|     zext_ln94_1_reg_622    |   64   |
+----------------------------+--------+
|            Total           |   385  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_137 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_150 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_163 |  p0  |   2  |  22  |   44   ||    9    |
|     grp_fu_544    |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_552    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_552    |  p1  |   2  |   9  |   18   ||    9    |
|     grp_fu_563    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_571    |  p0  |   3  |   8  |   24   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   232  || 12.9426 ||    82   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   289  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   82   |
|  Register |    -   |    -   |   385  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   12   |   385  |   371  |
+-----------+--------+--------+--------+--------+
