$date
	Sat Oct  3 19:56:43 2009
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Laboratorio2_Lab $end
$var wire 1 ! RtaComparador22Numeros6Bit_Compuertas $end
$var wire 8 " RtaDecodificador[7:0] $end
$var reg 6 # Estimulo[5:0] $end
$var reg 3 $ EstimuloDecodificador[2:0] $end
$scope module U2 $end
$var wire 6 % Entrada[5:0] $end
$var wire 22 & Nodo[21:0] $end
$var wire 1 ! Salida $end
$upscope $end
$scope module U3 $end
$var wire 3 ' Entrada[2:0] $end
$var wire 8 ( Salida[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000000 (
b0 '
b0 &
b0 %
b0 $
b0 #
b10000000 "
0!
$end
#1
1!
b1000000000000000000000 &
b1 #
b1 %
b1000000 "
b1000000 (
b1 $
b1 '
#2
b100000000000000000000 &
b10 #
b10 %
b100000 "
b100000 (
b10 $
b10 '
#3
b10000000000000000000 &
b11 #
b11 %
b10000 "
b10000 (
b11 $
b11 '
#4
0!
b0 &
b100 #
b100 %
b1000 "
b1000 (
b100 $
b100 '
#5
1!
b1000000000000000000 &
b101 #
b101 %
b100 "
b100 (
b101 $
b101 '
#6
0!
b0 &
b110 #
b110 %
b10 "
b10 (
b110 $
b110 '
#7
b111 #
b111 %
b1 "
b1 (
b111 $
b111 '
#8
b1000 #
b1000 %
b10000000 "
b10000000 (
b0 $
b0 '
#9
b1001 #
b1001 %
#10
1!
b100000000000000000 &
b1010 #
b1010 %
#11
0!
b0 &
b1011 #
b1011 %
#12
1!
b10000000000000000 &
b1100 #
b1100 %
#13
b1000000000000000 &
b1101 #
b1101 %
#14
0!
b0 &
b1110 #
b1110 %
#15
1!
b100000000000000 &
b1111 #
b1111 %
#16
0!
b0 &
b10000 #
b10000 %
#17
b10001 #
b10001 %
#18
b10010 #
b10010 %
#19
b10011 #
b10011 %
#20
1!
b10000000000000 &
b10100 #
b10100 %
#21
b1000000000000 &
b10101 #
b10101 %
#22
b100000000000 &
b10110 #
b10110 %
#23
b10000000000 &
b10111 #
b10111 %
#24
0!
b0 &
b11000 #
b11000 %
#25
1!
b1000000000 &
b11001 #
b11001 %
#26
0!
b0 &
b11010 #
b11010 %
#27
b11011 #
b11011 %
#28
b11100 #
b11100 %
#29
b11101 #
b11101 %
#30
1!
b100000000 &
b11110 #
b11110 %
#31
b10000000 &
b11111 #
b11111 %
#32
1!
b1000000 &
b100000 #
b100000 %
#33
b100000 &
b100001 #
b100001 %
#34
0!
b0 &
b100010 #
b100010 %
#35
1!
b10000 &
b100011 #
b100011 %
#36
0!
b0 &
b100100 #
b100100 %
#37
b100101 #
b100101 %
#38
b100110 #
b100110 %
#39
b100111 #
b100111 %
#40
b101000 #
b101000 %
#41
b101001 #
b101001 %
#42
b101010 #
b101010 %
#43
b101011 #
b101011 %
#44
b101100 #
b101100 %
#45
b101101 #
b101101 %
#46
b101110 #
b101110 %
#47
b101111 #
b101111 %
#48
b110000 #
b110000 %
#49
b110001 #
b110001 %
#50
1!
b1000 &
b110010 #
b110010 %
#51
b100 &
b110011 #
b110011 %
#52
1!
b10 &
b110100 #
b110100 %
#53
b1 &
b110101 #
b110101 %
#54
0!
b0 &
b110110 #
b110110 %
#55
b110111 #
b110111 %
#56
b111000 #
b111000 %
#57
b111001 #
b111001 %
#58
b111010 #
b111010 %
#59
b111011 #
b111011 %
#60
b111100 #
b111100 %
#61
b111101 #
b111101 %
#62
b111110 #
b111110 %
