#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Mar  7 17:20:25 2025
# Process ID: 6388
# Current directory: C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.runs/synth_1
# Command line: vivado.exe -log Top_Upcounter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Upcounter.tcl
# Log file: C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.runs/synth_1/Top_Upcounter.vds
# Journal file: C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top_Upcounter.tcl -notrace
Command: synth_design -top Top_Upcounter -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16376
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1107.375 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Upcounter' [C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.srcs/sources_1/imports/123124354/stop_watch.v:3]
INFO: [Synth 8-6157] synthesizing module 'tick_100hz' [C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.srcs/sources_1/imports/123124354/stop_watch.v:79]
INFO: [Synth 8-6155] done synthesizing module 'tick_100hz' (1#1) [C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.srcs/sources_1/imports/123124354/stop_watch.v:79]
INFO: [Synth 8-6157] synthesizing module 'couter_tick' [C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.srcs/sources_1/imports/123124354/stop_watch.v:110]
	Parameter TICK_COUNT bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'couter_tick' (2#1) [C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.srcs/sources_1/imports/123124354/stop_watch.v:110]
INFO: [Synth 8-6157] synthesizing module 'couter_tick__parameterized0' [C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.srcs/sources_1/imports/123124354/stop_watch.v:110]
	Parameter TICK_COUNT bound to: 6000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'couter_tick__parameterized0' (2#1) [C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.srcs/sources_1/imports/123124354/stop_watch.v:110]
WARNING: [Synth 8-689] width (14) of port connection 'counter' does not match port width (13) of module 'couter_tick__parameterized0' [C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.srcs/sources_1/imports/123124354/stop_watch.v:42]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.srcs/sources_1/imports/123124354/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.srcs/sources_1/imports/123124354/fnd_controller.v:71]
	Parameter FCOUNT bound to: 500000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (3#1) [C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.srcs/sources_1/imports/123124354/fnd_controller.v:71]
INFO: [Synth 8-6157] synthesizing module 'counter_4' [C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.srcs/sources_1/imports/123124354/fnd_controller.v:100]
INFO: [Synth 8-6155] done synthesizing module 'counter_4' (4#1) [C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.srcs/sources_1/imports/123124354/fnd_controller.v:100]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.srcs/sources_1/imports/123124354/fnd_controller.v:120]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.srcs/sources_1/imports/123124354/fnd_controller.v:127]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (5#1) [C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.srcs/sources_1/imports/123124354/fnd_controller.v:120]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter_msec' [C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.srcs/sources_1/imports/123124354/fnd_controller.v:153]
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter_msec' (6#1) [C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.srcs/sources_1/imports/123124354/fnd_controller.v:153]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter_sec' [C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.srcs/sources_1/imports/123124354/fnd_controller.v:162]
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter_sec' (7#1) [C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.srcs/sources_1/imports/123124354/fnd_controller.v:162]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.srcs/sources_1/imports/123124354/fnd_controller.v:171]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.srcs/sources_1/imports/123124354/fnd_controller.v:184]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (8#1) [C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.srcs/sources_1/imports/123124354/fnd_controller.v:171]
INFO: [Synth 8-6157] synthesizing module 'bcdtoseg' [C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.srcs/sources_1/imports/123124354/fnd_controller.v:195]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.srcs/sources_1/imports/123124354/fnd_controller.v:202]
INFO: [Synth 8-6155] done synthesizing module 'bcdtoseg' (9#1) [C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.srcs/sources_1/imports/123124354/fnd_controller.v:195]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (10#1) [C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.srcs/sources_1/imports/123124354/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.srcs/sources_1/imports/123124354/btn_debounce.v:3]
WARNING: [Synth 8-567] referenced signal 'q_reg' should be on the sensitivity list [C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.srcs/sources_1/imports/123124354/btn_debounce.v:44]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (11#1) [C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.srcs/sources_1/imports/123124354/btn_debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.srcs/sources_1/imports/123124354/stop_watch.v:155]
	Parameter STOP bound to: 3'b000 
	Parameter RUN bound to: 3'b001 
	Parameter CLEAR bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (12#1) [C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.srcs/sources_1/imports/123124354/stop_watch.v:155]
INFO: [Synth 8-6155] done synthesizing module 'Top_Upcounter' (13#1) [C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.srcs/sources_1/imports/123124354/stop_watch.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1107.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1107.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1107.375 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1107.375 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Upcounter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Upcounter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1176.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1176.828 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1176.828 ; gain = 69.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1176.828 ; gain = 69.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1176.828 ; gain = 69.453
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    STOP |                              001 |                              000
                     RUN |                              010 |                              001
                   CLEAR |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'control_unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1176.828 ; gain = 69.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1176.828 ; gain = 69.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1176.828 ; gain = 69.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1191.324 ; gain = 83.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1201.582 ; gain = 94.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1217.395 ; gain = 110.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1217.395 ; gain = 110.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1217.395 ; gain = 110.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1217.395 ; gain = 110.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1217.395 ; gain = 110.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1217.395 ; gain = 110.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    40|
|3     |LUT1   |     9|
|4     |LUT2   |   135|
|5     |LUT3   |    30|
|6     |LUT4   |    49|
|7     |LUT5   |    30|
|8     |LUT6   |    64|
|9     |FDCE   |   126|
|10    |FDPE   |     1|
|11    |IBUF   |     4|
|12    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1217.395 ; gain = 110.020
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1217.395 ; gain = 40.566
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1217.395 ; gain = 110.020
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1229.477 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1232.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1232.453 ; gain = 125.078
INFO: [Common 17-1381] The checkpoint 'C:/Users/kccistc/Desktop/FPGA_Harman/stopwatch_exam/stopwatch_exam.runs/synth_1/Top_Upcounter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Upcounter_utilization_synth.rpt -pb Top_Upcounter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar  7 17:20:51 2025...
