#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Sep 26 23:43:15 2024
# Process ID: 425378
# Current directory: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila
# Command line: vivado multicore_aquila.xpr
# Log file: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/vivado.log
# Journal file: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/vivado.jou
# Running On        :henry7090-ROG-Zephyrus-G16
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :Intel(R) Core(TM) Ultra 9 185H
# CPU Frequency     :1898.430 MHz
# CPU Physical cores:16
# CPU Logical cores :22
# Host memory       :33223 MB
# Swap memory       :8589 MB
# Total Virtual     :41813 MB
# Available Virtual :36284 MB
#-----------------------------------------------------------
start_gui
open_project multicore_aquila.xpr
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 11
wait_on_run synth_1
launch_runs impl_1 -jobs 11
wait_on_run impl_1
open_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 11
wait_on_run synth_1
launch_runs impl_1 -jobs 11
wait_on_run impl_1
open_run synth_1 -name synth_1
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_1 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list Clock_Generator/inst/clk_out1 ]]
connect_debug_port u_ila_1/clk [get_nets [list MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/p_data_o[0]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[1]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[2]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[3]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[4]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[5]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[6]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[7]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[8]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[9]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[10]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[11]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[12]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[13]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[14]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[15]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[16]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[17]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[18]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[19]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[20]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[21]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[22]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[23]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[24]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[25]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[26]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[27]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[28]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[29]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[30]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/m_data_i[0]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[1]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[2]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[3]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[4]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[5]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[6]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[7]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[8]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[9]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[10]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[11]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[12]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[13]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[14]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[15]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[16]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[17]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[18]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[19]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[20]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[21]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[22]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[23]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[24]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[25]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[26]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[27]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[28]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[29]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[30]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[31]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[32]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[33]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[34]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[35]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[36]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[37]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[38]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[39]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[40]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[41]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[42]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[43]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[44]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[45]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[46]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[47]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[48]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[49]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[50]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[51]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[52]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[53]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[54]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[55]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[56]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[57]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[58]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[59]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[60]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[61]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[62]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[63]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[64]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[65]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[66]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[67]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[68]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[69]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[70]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[71]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[72]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[73]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[74]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[75]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[76]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[77]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[78]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[79]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[80]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[81]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[82]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[83]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[84]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[85]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[86]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[87]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[88]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[89]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[90]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[91]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[92]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[93]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[94]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[95]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[96]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[97]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[98]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[99]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[100]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[101]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[102]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[103]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[104]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[105]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[106]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[107]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[108]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[109]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[110]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[111]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[112]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[113]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[114]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[115]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[116]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[117]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[118]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[119]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[120]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[121]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[122]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[123]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[124]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[125]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[126]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[127]} ]]
set_property port_width 128 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {genblk3[0].synchronizer/P_wt_data_o[0]} {genblk3[0].synchronizer/P_wt_data_o[1]} {genblk3[0].synchronizer/P_wt_data_o[2]} {genblk3[0].synchronizer/P_wt_data_o[3]} {genblk3[0].synchronizer/P_wt_data_o[4]} {genblk3[0].synchronizer/P_wt_data_o[5]} {genblk3[0].synchronizer/P_wt_data_o[6]} {genblk3[0].synchronizer/P_wt_data_o[7]} {genblk3[0].synchronizer/P_wt_data_o[8]} {genblk3[0].synchronizer/P_wt_data_o[9]} {genblk3[0].synchronizer/P_wt_data_o[10]} {genblk3[0].synchronizer/P_wt_data_o[11]} {genblk3[0].synchronizer/P_wt_data_o[12]} {genblk3[0].synchronizer/P_wt_data_o[13]} {genblk3[0].synchronizer/P_wt_data_o[14]} {genblk3[0].synchronizer/P_wt_data_o[15]} {genblk3[0].synchronizer/P_wt_data_o[16]} {genblk3[0].synchronizer/P_wt_data_o[17]} {genblk3[0].synchronizer/P_wt_data_o[18]} {genblk3[0].synchronizer/P_wt_data_o[19]} {genblk3[0].synchronizer/P_wt_data_o[20]} {genblk3[0].synchronizer/P_wt_data_o[21]} {genblk3[0].synchronizer/P_wt_data_o[22]} {genblk3[0].synchronizer/P_wt_data_o[23]} {genblk3[0].synchronizer/P_wt_data_o[24]} {genblk3[0].synchronizer/P_wt_data_o[25]} {genblk3[0].synchronizer/P_wt_data_o[26]} {genblk3[0].synchronizer/P_wt_data_o[27]} {genblk3[0].synchronizer/P_wt_data_o[28]} {genblk3[0].synchronizer/P_wt_data_o[29]} {genblk3[0].synchronizer/P_wt_data_o[30]} {genblk3[0].synchronizer/P_wt_data_o[31]} {genblk3[0].synchronizer/P_wt_data_o[32]} {genblk3[0].synchronizer/P_wt_data_o[33]} {genblk3[0].synchronizer/P_wt_data_o[34]} {genblk3[0].synchronizer/P_wt_data_o[35]} {genblk3[0].synchronizer/P_wt_data_o[36]} {genblk3[0].synchronizer/P_wt_data_o[37]} {genblk3[0].synchronizer/P_wt_data_o[38]} {genblk3[0].synchronizer/P_wt_data_o[39]} {genblk3[0].synchronizer/P_wt_data_o[40]} {genblk3[0].synchronizer/P_wt_data_o[41]} {genblk3[0].synchronizer/P_wt_data_o[42]} {genblk3[0].synchronizer/P_wt_data_o[43]} {genblk3[0].synchronizer/P_wt_data_o[44]} {genblk3[0].synchronizer/P_wt_data_o[45]} {genblk3[0].synchronizer/P_wt_data_o[46]} {genblk3[0].synchronizer/P_wt_data_o[47]} {genblk3[0].synchronizer/P_wt_data_o[48]} {genblk3[0].synchronizer/P_wt_data_o[49]} {genblk3[0].synchronizer/P_wt_data_o[50]} {genblk3[0].synchronizer/P_wt_data_o[51]} {genblk3[0].synchronizer/P_wt_data_o[52]} {genblk3[0].synchronizer/P_wt_data_o[53]} {genblk3[0].synchronizer/P_wt_data_o[54]} {genblk3[0].synchronizer/P_wt_data_o[55]} {genblk3[0].synchronizer/P_wt_data_o[56]} {genblk3[0].synchronizer/P_wt_data_o[57]} {genblk3[0].synchronizer/P_wt_data_o[58]} {genblk3[0].synchronizer/P_wt_data_o[59]} {genblk3[0].synchronizer/P_wt_data_o[60]} {genblk3[0].synchronizer/P_wt_data_o[61]} {genblk3[0].synchronizer/P_wt_data_o[62]} {genblk3[0].synchronizer/P_wt_data_o[63]} {genblk3[0].synchronizer/P_wt_data_o[64]} {genblk3[0].synchronizer/P_wt_data_o[65]} {genblk3[0].synchronizer/P_wt_data_o[66]} {genblk3[0].synchronizer/P_wt_data_o[67]} {genblk3[0].synchronizer/P_wt_data_o[68]} {genblk3[0].synchronizer/P_wt_data_o[69]} {genblk3[0].synchronizer/P_wt_data_o[70]} {genblk3[0].synchronizer/P_wt_data_o[71]} {genblk3[0].synchronizer/P_wt_data_o[72]} {genblk3[0].synchronizer/P_wt_data_o[73]} {genblk3[0].synchronizer/P_wt_data_o[74]} {genblk3[0].synchronizer/P_wt_data_o[75]} {genblk3[0].synchronizer/P_wt_data_o[76]} {genblk3[0].synchronizer/P_wt_data_o[77]} {genblk3[0].synchronizer/P_wt_data_o[78]} {genblk3[0].synchronizer/P_wt_data_o[79]} {genblk3[0].synchronizer/P_wt_data_o[80]} {genblk3[0].synchronizer/P_wt_data_o[81]} {genblk3[0].synchronizer/P_wt_data_o[82]} {genblk3[0].synchronizer/P_wt_data_o[83]} {genblk3[0].synchronizer/P_wt_data_o[84]} {genblk3[0].synchronizer/P_wt_data_o[85]} {genblk3[0].synchronizer/P_wt_data_o[86]} {genblk3[0].synchronizer/P_wt_data_o[87]} {genblk3[0].synchronizer/P_wt_data_o[88]} {genblk3[0].synchronizer/P_wt_data_o[89]} {genblk3[0].synchronizer/P_wt_data_o[90]} {genblk3[0].synchronizer/P_wt_data_o[91]} {genblk3[0].synchronizer/P_wt_data_o[92]} {genblk3[0].synchronizer/P_wt_data_o[93]} {genblk3[0].synchronizer/P_wt_data_o[94]} {genblk3[0].synchronizer/P_wt_data_o[95]} {genblk3[0].synchronizer/P_wt_data_o[96]} {genblk3[0].synchronizer/P_wt_data_o[97]} {genblk3[0].synchronizer/P_wt_data_o[98]} {genblk3[0].synchronizer/P_wt_data_o[99]} {genblk3[0].synchronizer/P_wt_data_o[100]} {genblk3[0].synchronizer/P_wt_data_o[101]} {genblk3[0].synchronizer/P_wt_data_o[102]} {genblk3[0].synchronizer/P_wt_data_o[103]} {genblk3[0].synchronizer/P_wt_data_o[104]} {genblk3[0].synchronizer/P_wt_data_o[105]} {genblk3[0].synchronizer/P_wt_data_o[106]} {genblk3[0].synchronizer/P_wt_data_o[107]} {genblk3[0].synchronizer/P_wt_data_o[108]} {genblk3[0].synchronizer/P_wt_data_o[109]} {genblk3[0].synchronizer/P_wt_data_o[110]} {genblk3[0].synchronizer/P_wt_data_o[111]} {genblk3[0].synchronizer/P_wt_data_o[112]} {genblk3[0].synchronizer/P_wt_data_o[113]} {genblk3[0].synchronizer/P_wt_data_o[114]} {genblk3[0].synchronizer/P_wt_data_o[115]} {genblk3[0].synchronizer/P_wt_data_o[116]} {genblk3[0].synchronizer/P_wt_data_o[117]} {genblk3[0].synchronizer/P_wt_data_o[118]} {genblk3[0].synchronizer/P_wt_data_o[119]} {genblk3[0].synchronizer/P_wt_data_o[120]} {genblk3[0].synchronizer/P_wt_data_o[121]} {genblk3[0].synchronizer/P_wt_data_o[122]} {genblk3[0].synchronizer/P_wt_data_o[123]} {genblk3[0].synchronizer/P_wt_data_o[124]} {genblk3[0].synchronizer/P_wt_data_o[125]} {genblk3[0].synchronizer/P_wt_data_o[126]} {genblk3[0].synchronizer/P_wt_data_o[127]} ]]
current_design impl_1
refresh_design
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
current_design synth_1
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_1 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list Clock_Generator/inst/clk_out1 ]]
connect_debug_port u_ila_1/clk [get_nets [list MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/p_data_o[0]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[1]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[2]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[3]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[4]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[5]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[6]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[7]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[8]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[9]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[10]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[11]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[12]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[13]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[14]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[15]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[16]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[17]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[18]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[19]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[20]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[21]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[22]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[23]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[24]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[25]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[26]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[27]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[28]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[29]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[30]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/m_data_i[0]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[1]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[2]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[3]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[4]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[5]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[6]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[7]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[8]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[9]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[10]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[11]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[12]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[13]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[14]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[15]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[16]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[17]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[18]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[19]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[20]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[21]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[22]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[23]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[24]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[25]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[26]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[27]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[28]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[29]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[30]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[31]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[32]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[33]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[34]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[35]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[36]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[37]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[38]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[39]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[40]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[41]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[42]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[43]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[44]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[45]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[46]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[47]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[48]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[49]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[50]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[51]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[52]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[53]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[54]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[55]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[56]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[57]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[58]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[59]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[60]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[61]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[62]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[63]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[64]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[65]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[66]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[67]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[68]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[69]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[70]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[71]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[72]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[73]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[74]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[75]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[76]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[77]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[78]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[79]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[80]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[81]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[82]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[83]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[84]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[85]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[86]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[87]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[88]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[89]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[90]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[91]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[92]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[93]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[94]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[95]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[96]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[97]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[98]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[99]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[100]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[101]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[102]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[103]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[104]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[105]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[106]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[107]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[108]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[109]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[110]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[111]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[112]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[113]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[114]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[115]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[116]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[117]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[118]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[119]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[120]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[121]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[122]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[123]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[124]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[125]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[126]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[127]} ]]
set_property port_width 128 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {genblk3[0].synchronizer/P_wt_data_o[0]} {genblk3[0].synchronizer/P_wt_data_o[1]} {genblk3[0].synchronizer/P_wt_data_o[2]} {genblk3[0].synchronizer/P_wt_data_o[3]} {genblk3[0].synchronizer/P_wt_data_o[4]} {genblk3[0].synchronizer/P_wt_data_o[5]} {genblk3[0].synchronizer/P_wt_data_o[6]} {genblk3[0].synchronizer/P_wt_data_o[7]} {genblk3[0].synchronizer/P_wt_data_o[8]} {genblk3[0].synchronizer/P_wt_data_o[9]} {genblk3[0].synchronizer/P_wt_data_o[10]} {genblk3[0].synchronizer/P_wt_data_o[11]} {genblk3[0].synchronizer/P_wt_data_o[12]} {genblk3[0].synchronizer/P_wt_data_o[13]} {genblk3[0].synchronizer/P_wt_data_o[14]} {genblk3[0].synchronizer/P_wt_data_o[15]} {genblk3[0].synchronizer/P_wt_data_o[16]} {genblk3[0].synchronizer/P_wt_data_o[17]} {genblk3[0].synchronizer/P_wt_data_o[18]} {genblk3[0].synchronizer/P_wt_data_o[19]} {genblk3[0].synchronizer/P_wt_data_o[20]} {genblk3[0].synchronizer/P_wt_data_o[21]} {genblk3[0].synchronizer/P_wt_data_o[22]} {genblk3[0].synchronizer/P_wt_data_o[23]} {genblk3[0].synchronizer/P_wt_data_o[24]} {genblk3[0].synchronizer/P_wt_data_o[25]} {genblk3[0].synchronizer/P_wt_data_o[26]} {genblk3[0].synchronizer/P_wt_data_o[27]} {genblk3[0].synchronizer/P_wt_data_o[28]} {genblk3[0].synchronizer/P_wt_data_o[29]} {genblk3[0].synchronizer/P_wt_data_o[30]} {genblk3[0].synchronizer/P_wt_data_o[31]} {genblk3[0].synchronizer/P_wt_data_o[32]} {genblk3[0].synchronizer/P_wt_data_o[33]} {genblk3[0].synchronizer/P_wt_data_o[34]} {genblk3[0].synchronizer/P_wt_data_o[35]} {genblk3[0].synchronizer/P_wt_data_o[36]} {genblk3[0].synchronizer/P_wt_data_o[37]} {genblk3[0].synchronizer/P_wt_data_o[38]} {genblk3[0].synchronizer/P_wt_data_o[39]} {genblk3[0].synchronizer/P_wt_data_o[40]} {genblk3[0].synchronizer/P_wt_data_o[41]} {genblk3[0].synchronizer/P_wt_data_o[42]} {genblk3[0].synchronizer/P_wt_data_o[43]} {genblk3[0].synchronizer/P_wt_data_o[44]} {genblk3[0].synchronizer/P_wt_data_o[45]} {genblk3[0].synchronizer/P_wt_data_o[46]} {genblk3[0].synchronizer/P_wt_data_o[47]} {genblk3[0].synchronizer/P_wt_data_o[48]} {genblk3[0].synchronizer/P_wt_data_o[49]} {genblk3[0].synchronizer/P_wt_data_o[50]} {genblk3[0].synchronizer/P_wt_data_o[51]} {genblk3[0].synchronizer/P_wt_data_o[52]} {genblk3[0].synchronizer/P_wt_data_o[53]} {genblk3[0].synchronizer/P_wt_data_o[54]} {genblk3[0].synchronizer/P_wt_data_o[55]} {genblk3[0].synchronizer/P_wt_data_o[56]} {genblk3[0].synchronizer/P_wt_data_o[57]} {genblk3[0].synchronizer/P_wt_data_o[58]} {genblk3[0].synchronizer/P_wt_data_o[59]} {genblk3[0].synchronizer/P_wt_data_o[60]} {genblk3[0].synchronizer/P_wt_data_o[61]} {genblk3[0].synchronizer/P_wt_data_o[62]} {genblk3[0].synchronizer/P_wt_data_o[63]} {genblk3[0].synchronizer/P_wt_data_o[64]} {genblk3[0].synchronizer/P_wt_data_o[65]} {genblk3[0].synchronizer/P_wt_data_o[66]} {genblk3[0].synchronizer/P_wt_data_o[67]} {genblk3[0].synchronizer/P_wt_data_o[68]} {genblk3[0].synchronizer/P_wt_data_o[69]} {genblk3[0].synchronizer/P_wt_data_o[70]} {genblk3[0].synchronizer/P_wt_data_o[71]} {genblk3[0].synchronizer/P_wt_data_o[72]} {genblk3[0].synchronizer/P_wt_data_o[73]} {genblk3[0].synchronizer/P_wt_data_o[74]} {genblk3[0].synchronizer/P_wt_data_o[75]} {genblk3[0].synchronizer/P_wt_data_o[76]} {genblk3[0].synchronizer/P_wt_data_o[77]} {genblk3[0].synchronizer/P_wt_data_o[78]} {genblk3[0].synchronizer/P_wt_data_o[79]} {genblk3[0].synchronizer/P_wt_data_o[80]} {genblk3[0].synchronizer/P_wt_data_o[81]} {genblk3[0].synchronizer/P_wt_data_o[82]} {genblk3[0].synchronizer/P_wt_data_o[83]} {genblk3[0].synchronizer/P_wt_data_o[84]} {genblk3[0].synchronizer/P_wt_data_o[85]} {genblk3[0].synchronizer/P_wt_data_o[86]} {genblk3[0].synchronizer/P_wt_data_o[87]} {genblk3[0].synchronizer/P_wt_data_o[88]} {genblk3[0].synchronizer/P_wt_data_o[89]} {genblk3[0].synchronizer/P_wt_data_o[90]} {genblk3[0].synchronizer/P_wt_data_o[91]} {genblk3[0].synchronizer/P_wt_data_o[92]} {genblk3[0].synchronizer/P_wt_data_o[93]} {genblk3[0].synchronizer/P_wt_data_o[94]} {genblk3[0].synchronizer/P_wt_data_o[95]} {genblk3[0].synchronizer/P_wt_data_o[96]} {genblk3[0].synchronizer/P_wt_data_o[97]} {genblk3[0].synchronizer/P_wt_data_o[98]} {genblk3[0].synchronizer/P_wt_data_o[99]} {genblk3[0].synchronizer/P_wt_data_o[100]} {genblk3[0].synchronizer/P_wt_data_o[101]} {genblk3[0].synchronizer/P_wt_data_o[102]} {genblk3[0].synchronizer/P_wt_data_o[103]} {genblk3[0].synchronizer/P_wt_data_o[104]} {genblk3[0].synchronizer/P_wt_data_o[105]} {genblk3[0].synchronizer/P_wt_data_o[106]} {genblk3[0].synchronizer/P_wt_data_o[107]} {genblk3[0].synchronizer/P_wt_data_o[108]} {genblk3[0].synchronizer/P_wt_data_o[109]} {genblk3[0].synchronizer/P_wt_data_o[110]} {genblk3[0].synchronizer/P_wt_data_o[111]} {genblk3[0].synchronizer/P_wt_data_o[112]} {genblk3[0].synchronizer/P_wt_data_o[113]} {genblk3[0].synchronizer/P_wt_data_o[114]} {genblk3[0].synchronizer/P_wt_data_o[115]} {genblk3[0].synchronizer/P_wt_data_o[116]} {genblk3[0].synchronizer/P_wt_data_o[117]} {genblk3[0].synchronizer/P_wt_data_o[118]} {genblk3[0].synchronizer/P_wt_data_o[119]} {genblk3[0].synchronizer/P_wt_data_o[120]} {genblk3[0].synchronizer/P_wt_data_o[121]} {genblk3[0].synchronizer/P_wt_data_o[122]} {genblk3[0].synchronizer/P_wt_data_o[123]} {genblk3[0].synchronizer/P_wt_data_o[124]} {genblk3[0].synchronizer/P_wt_data_o[125]} {genblk3[0].synchronizer/P_wt_data_o[126]} {genblk3[0].synchronizer/P_wt_data_o[127]} ]]
set_property target_constrs_file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc [current_fileset -constrset]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs synth_1 -jobs 11
wait_on_run synth_1
launch_runs impl_1 -jobs 11
wait_on_run impl_1
refresh_design
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_1 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list Clock_Generator/inst/clk_out1 ]]
connect_debug_port u_ila_1/clk [get_nets [list MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[0]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[1]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[2]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[3]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[4]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[5]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[6]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[7]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[8]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[9]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[10]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[11]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[12]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[13]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[14]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[15]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[16]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[17]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[18]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[19]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[20]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[21]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[22]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[23]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[24]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[25]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[26]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[27]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[28]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[29]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[30]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/m_data_i[0]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[1]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[2]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[3]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[4]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[5]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[6]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[7]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[8]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[9]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[10]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[11]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[12]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[13]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[14]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[15]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[16]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[17]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[18]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[19]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[20]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[21]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[22]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[23]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[24]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[25]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[26]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[27]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[28]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[29]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[30]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[31]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[32]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[33]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[34]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[35]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[36]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[37]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[38]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[39]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[40]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[41]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[42]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[43]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[44]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[45]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[46]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[47]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[48]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[49]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[50]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[51]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[52]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[53]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[54]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[55]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[56]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[57]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[58]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[59]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[60]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[61]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[62]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[63]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[64]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[65]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[66]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[67]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[68]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[69]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[70]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[71]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[72]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[73]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[74]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[75]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[76]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[77]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[78]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[79]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[80]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[81]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[82]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[83]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[84]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[85]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[86]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[87]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[88]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[89]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[90]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[91]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[92]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[93]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[94]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[95]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[96]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[97]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[98]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[99]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[100]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[101]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[102]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[103]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[104]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[105]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[106]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[107]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[108]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[109]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[110]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[111]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[112]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[113]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[114]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[115]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[116]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[117]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[118]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[119]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[120]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[121]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[122]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[123]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[124]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[125]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[126]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/p_data_o[0]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[1]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[2]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[3]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[4]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[5]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[6]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[7]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[8]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[9]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[10]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[11]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[12]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[13]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[14]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[15]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[16]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[17]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[18]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[19]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[20]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[21]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[22]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[23]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[24]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[25]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[26]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[27]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[28]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[29]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[30]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[31]} ]]
set_property port_width 128 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {genblk3[0].synchronizer/P_wt_data_o[0]} {genblk3[0].synchronizer/P_wt_data_o[1]} {genblk3[0].synchronizer/P_wt_data_o[2]} {genblk3[0].synchronizer/P_wt_data_o[3]} {genblk3[0].synchronizer/P_wt_data_o[4]} {genblk3[0].synchronizer/P_wt_data_o[5]} {genblk3[0].synchronizer/P_wt_data_o[6]} {genblk3[0].synchronizer/P_wt_data_o[7]} {genblk3[0].synchronizer/P_wt_data_o[8]} {genblk3[0].synchronizer/P_wt_data_o[9]} {genblk3[0].synchronizer/P_wt_data_o[10]} {genblk3[0].synchronizer/P_wt_data_o[11]} {genblk3[0].synchronizer/P_wt_data_o[12]} {genblk3[0].synchronizer/P_wt_data_o[13]} {genblk3[0].synchronizer/P_wt_data_o[14]} {genblk3[0].synchronizer/P_wt_data_o[15]} {genblk3[0].synchronizer/P_wt_data_o[16]} {genblk3[0].synchronizer/P_wt_data_o[17]} {genblk3[0].synchronizer/P_wt_data_o[18]} {genblk3[0].synchronizer/P_wt_data_o[19]} {genblk3[0].synchronizer/P_wt_data_o[20]} {genblk3[0].synchronizer/P_wt_data_o[21]} {genblk3[0].synchronizer/P_wt_data_o[22]} {genblk3[0].synchronizer/P_wt_data_o[23]} {genblk3[0].synchronizer/P_wt_data_o[24]} {genblk3[0].synchronizer/P_wt_data_o[25]} {genblk3[0].synchronizer/P_wt_data_o[26]} {genblk3[0].synchronizer/P_wt_data_o[27]} {genblk3[0].synchronizer/P_wt_data_o[28]} {genblk3[0].synchronizer/P_wt_data_o[29]} {genblk3[0].synchronizer/P_wt_data_o[30]} {genblk3[0].synchronizer/P_wt_data_o[31]} {genblk3[0].synchronizer/P_wt_data_o[32]} {genblk3[0].synchronizer/P_wt_data_o[33]} {genblk3[0].synchronizer/P_wt_data_o[34]} {genblk3[0].synchronizer/P_wt_data_o[35]} {genblk3[0].synchronizer/P_wt_data_o[36]} {genblk3[0].synchronizer/P_wt_data_o[37]} {genblk3[0].synchronizer/P_wt_data_o[38]} {genblk3[0].synchronizer/P_wt_data_o[39]} {genblk3[0].synchronizer/P_wt_data_o[40]} {genblk3[0].synchronizer/P_wt_data_o[41]} {genblk3[0].synchronizer/P_wt_data_o[42]} {genblk3[0].synchronizer/P_wt_data_o[43]} {genblk3[0].synchronizer/P_wt_data_o[44]} {genblk3[0].synchronizer/P_wt_data_o[45]} {genblk3[0].synchronizer/P_wt_data_o[46]} {genblk3[0].synchronizer/P_wt_data_o[47]} {genblk3[0].synchronizer/P_wt_data_o[48]} {genblk3[0].synchronizer/P_wt_data_o[49]} {genblk3[0].synchronizer/P_wt_data_o[50]} {genblk3[0].synchronizer/P_wt_data_o[51]} {genblk3[0].synchronizer/P_wt_data_o[52]} {genblk3[0].synchronizer/P_wt_data_o[53]} {genblk3[0].synchronizer/P_wt_data_o[54]} {genblk3[0].synchronizer/P_wt_data_o[55]} {genblk3[0].synchronizer/P_wt_data_o[56]} {genblk3[0].synchronizer/P_wt_data_o[57]} {genblk3[0].synchronizer/P_wt_data_o[58]} {genblk3[0].synchronizer/P_wt_data_o[59]} {genblk3[0].synchronizer/P_wt_data_o[60]} {genblk3[0].synchronizer/P_wt_data_o[61]} {genblk3[0].synchronizer/P_wt_data_o[62]} {genblk3[0].synchronizer/P_wt_data_o[63]} {genblk3[0].synchronizer/P_wt_data_o[64]} {genblk3[0].synchronizer/P_wt_data_o[65]} {genblk3[0].synchronizer/P_wt_data_o[66]} {genblk3[0].synchronizer/P_wt_data_o[67]} {genblk3[0].synchronizer/P_wt_data_o[68]} {genblk3[0].synchronizer/P_wt_data_o[69]} {genblk3[0].synchronizer/P_wt_data_o[70]} {genblk3[0].synchronizer/P_wt_data_o[71]} {genblk3[0].synchronizer/P_wt_data_o[72]} {genblk3[0].synchronizer/P_wt_data_o[73]} {genblk3[0].synchronizer/P_wt_data_o[74]} {genblk3[0].synchronizer/P_wt_data_o[75]} {genblk3[0].synchronizer/P_wt_data_o[76]} {genblk3[0].synchronizer/P_wt_data_o[77]} {genblk3[0].synchronizer/P_wt_data_o[78]} {genblk3[0].synchronizer/P_wt_data_o[79]} {genblk3[0].synchronizer/P_wt_data_o[80]} {genblk3[0].synchronizer/P_wt_data_o[81]} {genblk3[0].synchronizer/P_wt_data_o[82]} {genblk3[0].synchronizer/P_wt_data_o[83]} {genblk3[0].synchronizer/P_wt_data_o[84]} {genblk3[0].synchronizer/P_wt_data_o[85]} {genblk3[0].synchronizer/P_wt_data_o[86]} {genblk3[0].synchronizer/P_wt_data_o[87]} {genblk3[0].synchronizer/P_wt_data_o[88]} {genblk3[0].synchronizer/P_wt_data_o[89]} {genblk3[0].synchronizer/P_wt_data_o[90]} {genblk3[0].synchronizer/P_wt_data_o[91]} {genblk3[0].synchronizer/P_wt_data_o[92]} {genblk3[0].synchronizer/P_wt_data_o[93]} {genblk3[0].synchronizer/P_wt_data_o[94]} {genblk3[0].synchronizer/P_wt_data_o[95]} {genblk3[0].synchronizer/P_wt_data_o[96]} {genblk3[0].synchronizer/P_wt_data_o[97]} {genblk3[0].synchronizer/P_wt_data_o[98]} {genblk3[0].synchronizer/P_wt_data_o[99]} {genblk3[0].synchronizer/P_wt_data_o[100]} {genblk3[0].synchronizer/P_wt_data_o[101]} {genblk3[0].synchronizer/P_wt_data_o[102]} {genblk3[0].synchronizer/P_wt_data_o[103]} {genblk3[0].synchronizer/P_wt_data_o[104]} {genblk3[0].synchronizer/P_wt_data_o[105]} {genblk3[0].synchronizer/P_wt_data_o[106]} {genblk3[0].synchronizer/P_wt_data_o[107]} {genblk3[0].synchronizer/P_wt_data_o[108]} {genblk3[0].synchronizer/P_wt_data_o[109]} {genblk3[0].synchronizer/P_wt_data_o[110]} {genblk3[0].synchronizer/P_wt_data_o[111]} {genblk3[0].synchronizer/P_wt_data_o[112]} {genblk3[0].synchronizer/P_wt_data_o[113]} {genblk3[0].synchronizer/P_wt_data_o[114]} {genblk3[0].synchronizer/P_wt_data_o[115]} {genblk3[0].synchronizer/P_wt_data_o[116]} {genblk3[0].synchronizer/P_wt_data_o[117]} {genblk3[0].synchronizer/P_wt_data_o[118]} {genblk3[0].synchronizer/P_wt_data_o[119]} {genblk3[0].synchronizer/P_wt_data_o[120]} {genblk3[0].synchronizer/P_wt_data_o[121]} {genblk3[0].synchronizer/P_wt_data_o[122]} {genblk3[0].synchronizer/P_wt_data_o[123]} {genblk3[0].synchronizer/P_wt_data_o[124]} {genblk3[0].synchronizer/P_wt_data_o[125]} {genblk3[0].synchronizer/P_wt_data_o[126]} {genblk3[0].synchronizer/P_wt_data_o[127]} ]]
current_design impl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
set_property PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
set_property PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
current_design synth_1
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_1 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list Clock_Generator/inst/clk_out1 ]]
connect_debug_port u_ila_1/clk [get_nets [list MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[0]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[1]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[2]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[3]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[4]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[5]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[6]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[7]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[8]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[9]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[10]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[11]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[12]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[13]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[14]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[15]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[16]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[17]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[18]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[19]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[20]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[21]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[22]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[23]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[24]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[25]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[26]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[27]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[28]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[29]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[30]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/m_data_i[0]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[1]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[2]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[3]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[4]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[5]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[6]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[7]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[8]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[9]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[10]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[11]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[12]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[13]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[14]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[15]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[16]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[17]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[18]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[19]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[20]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[21]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[22]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[23]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[24]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[25]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[26]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[27]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[28]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[29]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[30]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[31]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[32]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[33]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[34]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[35]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[36]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[37]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[38]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[39]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[40]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[41]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[42]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[43]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[44]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[45]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[46]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[47]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[48]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[49]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[50]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[51]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[52]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[53]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[54]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[55]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[56]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[57]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[58]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[59]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[60]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[61]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[62]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[63]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[64]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[65]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[66]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[67]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[68]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[69]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[70]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[71]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[72]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[73]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[74]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[75]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[76]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[77]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[78]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[79]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[80]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[81]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[82]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[83]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[84]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[85]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[86]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[87]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[88]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[89]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[90]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[91]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[92]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[93]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[94]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[95]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[96]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[97]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[98]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[99]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[100]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[101]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[102]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[103]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[104]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[105]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[106]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[107]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[108]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[109]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[110]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[111]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[112]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[113]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[114]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[115]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[116]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[117]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[118]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[119]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[120]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[121]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[122]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[123]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[124]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[125]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[126]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/p_data_o[0]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[1]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[2]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[3]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[4]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[5]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[6]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[7]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[8]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[9]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[10]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[11]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[12]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[13]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[14]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[15]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[16]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[17]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[18]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[19]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[20]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[21]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[22]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[23]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[24]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[25]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[26]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[27]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[28]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[29]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[30]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[31]} ]]
set_property port_width 128 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {genblk3[0].synchronizer/P_wt_data_o[0]} {genblk3[0].synchronizer/P_wt_data_o[1]} {genblk3[0].synchronizer/P_wt_data_o[2]} {genblk3[0].synchronizer/P_wt_data_o[3]} {genblk3[0].synchronizer/P_wt_data_o[4]} {genblk3[0].synchronizer/P_wt_data_o[5]} {genblk3[0].synchronizer/P_wt_data_o[6]} {genblk3[0].synchronizer/P_wt_data_o[7]} {genblk3[0].synchronizer/P_wt_data_o[8]} {genblk3[0].synchronizer/P_wt_data_o[9]} {genblk3[0].synchronizer/P_wt_data_o[10]} {genblk3[0].synchronizer/P_wt_data_o[11]} {genblk3[0].synchronizer/P_wt_data_o[12]} {genblk3[0].synchronizer/P_wt_data_o[13]} {genblk3[0].synchronizer/P_wt_data_o[14]} {genblk3[0].synchronizer/P_wt_data_o[15]} {genblk3[0].synchronizer/P_wt_data_o[16]} {genblk3[0].synchronizer/P_wt_data_o[17]} {genblk3[0].synchronizer/P_wt_data_o[18]} {genblk3[0].synchronizer/P_wt_data_o[19]} {genblk3[0].synchronizer/P_wt_data_o[20]} {genblk3[0].synchronizer/P_wt_data_o[21]} {genblk3[0].synchronizer/P_wt_data_o[22]} {genblk3[0].synchronizer/P_wt_data_o[23]} {genblk3[0].synchronizer/P_wt_data_o[24]} {genblk3[0].synchronizer/P_wt_data_o[25]} {genblk3[0].synchronizer/P_wt_data_o[26]} {genblk3[0].synchronizer/P_wt_data_o[27]} {genblk3[0].synchronizer/P_wt_data_o[28]} {genblk3[0].synchronizer/P_wt_data_o[29]} {genblk3[0].synchronizer/P_wt_data_o[30]} {genblk3[0].synchronizer/P_wt_data_o[31]} {genblk3[0].synchronizer/P_wt_data_o[32]} {genblk3[0].synchronizer/P_wt_data_o[33]} {genblk3[0].synchronizer/P_wt_data_o[34]} {genblk3[0].synchronizer/P_wt_data_o[35]} {genblk3[0].synchronizer/P_wt_data_o[36]} {genblk3[0].synchronizer/P_wt_data_o[37]} {genblk3[0].synchronizer/P_wt_data_o[38]} {genblk3[0].synchronizer/P_wt_data_o[39]} {genblk3[0].synchronizer/P_wt_data_o[40]} {genblk3[0].synchronizer/P_wt_data_o[41]} {genblk3[0].synchronizer/P_wt_data_o[42]} {genblk3[0].synchronizer/P_wt_data_o[43]} {genblk3[0].synchronizer/P_wt_data_o[44]} {genblk3[0].synchronizer/P_wt_data_o[45]} {genblk3[0].synchronizer/P_wt_data_o[46]} {genblk3[0].synchronizer/P_wt_data_o[47]} {genblk3[0].synchronizer/P_wt_data_o[48]} {genblk3[0].synchronizer/P_wt_data_o[49]} {genblk3[0].synchronizer/P_wt_data_o[50]} {genblk3[0].synchronizer/P_wt_data_o[51]} {genblk3[0].synchronizer/P_wt_data_o[52]} {genblk3[0].synchronizer/P_wt_data_o[53]} {genblk3[0].synchronizer/P_wt_data_o[54]} {genblk3[0].synchronizer/P_wt_data_o[55]} {genblk3[0].synchronizer/P_wt_data_o[56]} {genblk3[0].synchronizer/P_wt_data_o[57]} {genblk3[0].synchronizer/P_wt_data_o[58]} {genblk3[0].synchronizer/P_wt_data_o[59]} {genblk3[0].synchronizer/P_wt_data_o[60]} {genblk3[0].synchronizer/P_wt_data_o[61]} {genblk3[0].synchronizer/P_wt_data_o[62]} {genblk3[0].synchronizer/P_wt_data_o[63]} {genblk3[0].synchronizer/P_wt_data_o[64]} {genblk3[0].synchronizer/P_wt_data_o[65]} {genblk3[0].synchronizer/P_wt_data_o[66]} {genblk3[0].synchronizer/P_wt_data_o[67]} {genblk3[0].synchronizer/P_wt_data_o[68]} {genblk3[0].synchronizer/P_wt_data_o[69]} {genblk3[0].synchronizer/P_wt_data_o[70]} {genblk3[0].synchronizer/P_wt_data_o[71]} {genblk3[0].synchronizer/P_wt_data_o[72]} {genblk3[0].synchronizer/P_wt_data_o[73]} {genblk3[0].synchronizer/P_wt_data_o[74]} {genblk3[0].synchronizer/P_wt_data_o[75]} {genblk3[0].synchronizer/P_wt_data_o[76]} {genblk3[0].synchronizer/P_wt_data_o[77]} {genblk3[0].synchronizer/P_wt_data_o[78]} {genblk3[0].synchronizer/P_wt_data_o[79]} {genblk3[0].synchronizer/P_wt_data_o[80]} {genblk3[0].synchronizer/P_wt_data_o[81]} {genblk3[0].synchronizer/P_wt_data_o[82]} {genblk3[0].synchronizer/P_wt_data_o[83]} {genblk3[0].synchronizer/P_wt_data_o[84]} {genblk3[0].synchronizer/P_wt_data_o[85]} {genblk3[0].synchronizer/P_wt_data_o[86]} {genblk3[0].synchronizer/P_wt_data_o[87]} {genblk3[0].synchronizer/P_wt_data_o[88]} {genblk3[0].synchronizer/P_wt_data_o[89]} {genblk3[0].synchronizer/P_wt_data_o[90]} {genblk3[0].synchronizer/P_wt_data_o[91]} {genblk3[0].synchronizer/P_wt_data_o[92]} {genblk3[0].synchronizer/P_wt_data_o[93]} {genblk3[0].synchronizer/P_wt_data_o[94]} {genblk3[0].synchronizer/P_wt_data_o[95]} {genblk3[0].synchronizer/P_wt_data_o[96]} {genblk3[0].synchronizer/P_wt_data_o[97]} {genblk3[0].synchronizer/P_wt_data_o[98]} {genblk3[0].synchronizer/P_wt_data_o[99]} {genblk3[0].synchronizer/P_wt_data_o[100]} {genblk3[0].synchronizer/P_wt_data_o[101]} {genblk3[0].synchronizer/P_wt_data_o[102]} {genblk3[0].synchronizer/P_wt_data_o[103]} {genblk3[0].synchronizer/P_wt_data_o[104]} {genblk3[0].synchronizer/P_wt_data_o[105]} {genblk3[0].synchronizer/P_wt_data_o[106]} {genblk3[0].synchronizer/P_wt_data_o[107]} {genblk3[0].synchronizer/P_wt_data_o[108]} {genblk3[0].synchronizer/P_wt_data_o[109]} {genblk3[0].synchronizer/P_wt_data_o[110]} {genblk3[0].synchronizer/P_wt_data_o[111]} {genblk3[0].synchronizer/P_wt_data_o[112]} {genblk3[0].synchronizer/P_wt_data_o[113]} {genblk3[0].synchronizer/P_wt_data_o[114]} {genblk3[0].synchronizer/P_wt_data_o[115]} {genblk3[0].synchronizer/P_wt_data_o[116]} {genblk3[0].synchronizer/P_wt_data_o[117]} {genblk3[0].synchronizer/P_wt_data_o[118]} {genblk3[0].synchronizer/P_wt_data_o[119]} {genblk3[0].synchronizer/P_wt_data_o[120]} {genblk3[0].synchronizer/P_wt_data_o[121]} {genblk3[0].synchronizer/P_wt_data_o[122]} {genblk3[0].synchronizer/P_wt_data_o[123]} {genblk3[0].synchronizer/P_wt_data_o[124]} {genblk3[0].synchronizer/P_wt_data_o[125]} {genblk3[0].synchronizer/P_wt_data_o[126]} {genblk3[0].synchronizer/P_wt_data_o[127]} ]]
save_constraints
set_property PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq32'h8000_XXXX [get_hw_probes {genblk1[0].Aquila_SoC/I_Cache/p_data_o} -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 11
wait_on_run synth_1
launch_simulation
source soc_tb.tcl
run all
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 11
wait_on_run synth_1
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_1 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list Clock_Generator/inst/clk_out1 ]]
connect_debug_port u_ila_1/clk [get_nets [list MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/p_data_o[0]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[1]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[2]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[3]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[4]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[5]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[6]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[7]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[8]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[9]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[10]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[11]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[12]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[13]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[14]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[15]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[16]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[17]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[18]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[19]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[20]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[21]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[22]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[23]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[24]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[25]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[26]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[27]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[28]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[29]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[30]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/m_data_i[0]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[1]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[2]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[3]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[4]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[5]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[6]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[7]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[8]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[9]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[10]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[11]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[12]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[13]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[14]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[15]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[16]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[17]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[18]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[19]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[20]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[21]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[22]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[23]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[24]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[25]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[26]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[27]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[28]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[29]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[30]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[31]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[32]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[33]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[34]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[35]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[36]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[37]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[38]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[39]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[40]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[41]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[42]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[43]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[44]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[45]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[46]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[47]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[48]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[49]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[50]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[51]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[52]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[53]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[54]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[55]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[56]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[57]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[58]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[59]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[60]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[61]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[62]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[63]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[64]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[65]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[66]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[67]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[68]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[69]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[70]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[71]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[72]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[73]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[74]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[75]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[76]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[77]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[78]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[79]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[80]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[81]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[82]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[83]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[84]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[85]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[86]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[87]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[88]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[89]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[90]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[91]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[92]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[93]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[94]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[95]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[96]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[97]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[98]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[99]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[100]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[101]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[102]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[103]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[104]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[105]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[106]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[107]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[108]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[109]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[110]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[111]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[112]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[113]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[114]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[115]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[116]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[117]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[118]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[119]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[120]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[121]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[122]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[123]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[124]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[125]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[126]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[0]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[1]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[2]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[3]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[4]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[5]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[6]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[7]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[8]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[9]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[10]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[11]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[12]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[13]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[14]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[15]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[16]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[17]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[18]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[19]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[20]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[21]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[22]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[23]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[24]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[25]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[26]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[27]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[28]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[29]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[30]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[31]} ]]
set_property port_width 128 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {genblk3[0].synchronizer/P_wt_data_o[0]} {genblk3[0].synchronizer/P_wt_data_o[1]} {genblk3[0].synchronizer/P_wt_data_o[2]} {genblk3[0].synchronizer/P_wt_data_o[3]} {genblk3[0].synchronizer/P_wt_data_o[4]} {genblk3[0].synchronizer/P_wt_data_o[5]} {genblk3[0].synchronizer/P_wt_data_o[6]} {genblk3[0].synchronizer/P_wt_data_o[7]} {genblk3[0].synchronizer/P_wt_data_o[8]} {genblk3[0].synchronizer/P_wt_data_o[9]} {genblk3[0].synchronizer/P_wt_data_o[10]} {genblk3[0].synchronizer/P_wt_data_o[11]} {genblk3[0].synchronizer/P_wt_data_o[12]} {genblk3[0].synchronizer/P_wt_data_o[13]} {genblk3[0].synchronizer/P_wt_data_o[14]} {genblk3[0].synchronizer/P_wt_data_o[15]} {genblk3[0].synchronizer/P_wt_data_o[16]} {genblk3[0].synchronizer/P_wt_data_o[17]} {genblk3[0].synchronizer/P_wt_data_o[18]} {genblk3[0].synchronizer/P_wt_data_o[19]} {genblk3[0].synchronizer/P_wt_data_o[20]} {genblk3[0].synchronizer/P_wt_data_o[21]} {genblk3[0].synchronizer/P_wt_data_o[22]} {genblk3[0].synchronizer/P_wt_data_o[23]} {genblk3[0].synchronizer/P_wt_data_o[24]} {genblk3[0].synchronizer/P_wt_data_o[25]} {genblk3[0].synchronizer/P_wt_data_o[26]} {genblk3[0].synchronizer/P_wt_data_o[27]} {genblk3[0].synchronizer/P_wt_data_o[28]} {genblk3[0].synchronizer/P_wt_data_o[29]} {genblk3[0].synchronizer/P_wt_data_o[30]} {genblk3[0].synchronizer/P_wt_data_o[31]} {genblk3[0].synchronizer/P_wt_data_o[32]} {genblk3[0].synchronizer/P_wt_data_o[33]} {genblk3[0].synchronizer/P_wt_data_o[34]} {genblk3[0].synchronizer/P_wt_data_o[35]} {genblk3[0].synchronizer/P_wt_data_o[36]} {genblk3[0].synchronizer/P_wt_data_o[37]} {genblk3[0].synchronizer/P_wt_data_o[38]} {genblk3[0].synchronizer/P_wt_data_o[39]} {genblk3[0].synchronizer/P_wt_data_o[40]} {genblk3[0].synchronizer/P_wt_data_o[41]} {genblk3[0].synchronizer/P_wt_data_o[42]} {genblk3[0].synchronizer/P_wt_data_o[43]} {genblk3[0].synchronizer/P_wt_data_o[44]} {genblk3[0].synchronizer/P_wt_data_o[45]} {genblk3[0].synchronizer/P_wt_data_o[46]} {genblk3[0].synchronizer/P_wt_data_o[47]} {genblk3[0].synchronizer/P_wt_data_o[48]} {genblk3[0].synchronizer/P_wt_data_o[49]} {genblk3[0].synchronizer/P_wt_data_o[50]} {genblk3[0].synchronizer/P_wt_data_o[51]} {genblk3[0].synchronizer/P_wt_data_o[52]} {genblk3[0].synchronizer/P_wt_data_o[53]} {genblk3[0].synchronizer/P_wt_data_o[54]} {genblk3[0].synchronizer/P_wt_data_o[55]} {genblk3[0].synchronizer/P_wt_data_o[56]} {genblk3[0].synchronizer/P_wt_data_o[57]} {genblk3[0].synchronizer/P_wt_data_o[58]} {genblk3[0].synchronizer/P_wt_data_o[59]} {genblk3[0].synchronizer/P_wt_data_o[60]} {genblk3[0].synchronizer/P_wt_data_o[61]} {genblk3[0].synchronizer/P_wt_data_o[62]} {genblk3[0].synchronizer/P_wt_data_o[63]} {genblk3[0].synchronizer/P_wt_data_o[64]} {genblk3[0].synchronizer/P_wt_data_o[65]} {genblk3[0].synchronizer/P_wt_data_o[66]} {genblk3[0].synchronizer/P_wt_data_o[67]} {genblk3[0].synchronizer/P_wt_data_o[68]} {genblk3[0].synchronizer/P_wt_data_o[69]} {genblk3[0].synchronizer/P_wt_data_o[70]} {genblk3[0].synchronizer/P_wt_data_o[71]} {genblk3[0].synchronizer/P_wt_data_o[72]} {genblk3[0].synchronizer/P_wt_data_o[73]} {genblk3[0].synchronizer/P_wt_data_o[74]} {genblk3[0].synchronizer/P_wt_data_o[75]} {genblk3[0].synchronizer/P_wt_data_o[76]} {genblk3[0].synchronizer/P_wt_data_o[77]} {genblk3[0].synchronizer/P_wt_data_o[78]} {genblk3[0].synchronizer/P_wt_data_o[79]} {genblk3[0].synchronizer/P_wt_data_o[80]} {genblk3[0].synchronizer/P_wt_data_o[81]} {genblk3[0].synchronizer/P_wt_data_o[82]} {genblk3[0].synchronizer/P_wt_data_o[83]} {genblk3[0].synchronizer/P_wt_data_o[84]} {genblk3[0].synchronizer/P_wt_data_o[85]} {genblk3[0].synchronizer/P_wt_data_o[86]} {genblk3[0].synchronizer/P_wt_data_o[87]} {genblk3[0].synchronizer/P_wt_data_o[88]} {genblk3[0].synchronizer/P_wt_data_o[89]} {genblk3[0].synchronizer/P_wt_data_o[90]} {genblk3[0].synchronizer/P_wt_data_o[91]} {genblk3[0].synchronizer/P_wt_data_o[92]} {genblk3[0].synchronizer/P_wt_data_o[93]} {genblk3[0].synchronizer/P_wt_data_o[94]} {genblk3[0].synchronizer/P_wt_data_o[95]} {genblk3[0].synchronizer/P_wt_data_o[96]} {genblk3[0].synchronizer/P_wt_data_o[97]} {genblk3[0].synchronizer/P_wt_data_o[98]} {genblk3[0].synchronizer/P_wt_data_o[99]} {genblk3[0].synchronizer/P_wt_data_o[100]} {genblk3[0].synchronizer/P_wt_data_o[101]} {genblk3[0].synchronizer/P_wt_data_o[102]} {genblk3[0].synchronizer/P_wt_data_o[103]} {genblk3[0].synchronizer/P_wt_data_o[104]} {genblk3[0].synchronizer/P_wt_data_o[105]} {genblk3[0].synchronizer/P_wt_data_o[106]} {genblk3[0].synchronizer/P_wt_data_o[107]} {genblk3[0].synchronizer/P_wt_data_o[108]} {genblk3[0].synchronizer/P_wt_data_o[109]} {genblk3[0].synchronizer/P_wt_data_o[110]} {genblk3[0].synchronizer/P_wt_data_o[111]} {genblk3[0].synchronizer/P_wt_data_o[112]} {genblk3[0].synchronizer/P_wt_data_o[113]} {genblk3[0].synchronizer/P_wt_data_o[114]} {genblk3[0].synchronizer/P_wt_data_o[115]} {genblk3[0].synchronizer/P_wt_data_o[116]} {genblk3[0].synchronizer/P_wt_data_o[117]} {genblk3[0].synchronizer/P_wt_data_o[118]} {genblk3[0].synchronizer/P_wt_data_o[119]} {genblk3[0].synchronizer/P_wt_data_o[120]} {genblk3[0].synchronizer/P_wt_data_o[121]} {genblk3[0].synchronizer/P_wt_data_o[122]} {genblk3[0].synchronizer/P_wt_data_o[123]} {genblk3[0].synchronizer/P_wt_data_o[124]} {genblk3[0].synchronizer/P_wt_data_o[125]} {genblk3[0].synchronizer/P_wt_data_o[126]} {genblk3[0].synchronizer/P_wt_data_o[127]} ]]
save_constraints -force
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
set_property PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property CONTROL.TRIGGER_POSITION 0 [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property CONTROL.TRIGGER_POSITION 100 [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_1 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list Clock_Generator/inst/clk_out1 ]]
connect_debug_port u_ila_1/clk [get_nets [list MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/p_data_o[0]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[1]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[2]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[3]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[4]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[5]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[6]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[7]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[8]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[9]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[10]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[11]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[12]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[13]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[14]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[15]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[16]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[17]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[18]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[19]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[20]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[21]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[22]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[23]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[24]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[25]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[26]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[27]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[28]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[29]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[30]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/m_data_i[0]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[1]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[2]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[3]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[4]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[5]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[6]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[7]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[8]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[9]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[10]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[11]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[12]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[13]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[14]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[15]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[16]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[17]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[18]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[19]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[20]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[21]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[22]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[23]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[24]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[25]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[26]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[27]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[28]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[29]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[30]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[31]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[32]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[33]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[34]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[35]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[36]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[37]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[38]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[39]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[40]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[41]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[42]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[43]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[44]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[45]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[46]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[47]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[48]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[49]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[50]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[51]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[52]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[53]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[54]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[55]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[56]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[57]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[58]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[59]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[60]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[61]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[62]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[63]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[64]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[65]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[66]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[67]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[68]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[69]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[70]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[71]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[72]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[73]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[74]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[75]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[76]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[77]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[78]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[79]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[80]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[81]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[82]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[83]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[84]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[85]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[86]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[87]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[88]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[89]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[90]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[91]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[92]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[93]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[94]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[95]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[96]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[97]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[98]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[99]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[100]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[101]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[102]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[103]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[104]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[105]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[106]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[107]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[108]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[109]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[110]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[111]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[112]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[113]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[114]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[115]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[116]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[117]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[118]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[119]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[120]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[121]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[122]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[123]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[124]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[125]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[126]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[0]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[1]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[2]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[3]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[4]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[5]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[6]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[7]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[8]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[9]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[10]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[11]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[12]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[13]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[14]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[15]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[16]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[17]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[18]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[19]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[20]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[21]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[22]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[23]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[24]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[25]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[26]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[27]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[28]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[29]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[30]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[31]} ]]
set_property port_width 128 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {genblk3[0].synchronizer/P_wt_data_o[0]} {genblk3[0].synchronizer/P_wt_data_o[1]} {genblk3[0].synchronizer/P_wt_data_o[2]} {genblk3[0].synchronizer/P_wt_data_o[3]} {genblk3[0].synchronizer/P_wt_data_o[4]} {genblk3[0].synchronizer/P_wt_data_o[5]} {genblk3[0].synchronizer/P_wt_data_o[6]} {genblk3[0].synchronizer/P_wt_data_o[7]} {genblk3[0].synchronizer/P_wt_data_o[8]} {genblk3[0].synchronizer/P_wt_data_o[9]} {genblk3[0].synchronizer/P_wt_data_o[10]} {genblk3[0].synchronizer/P_wt_data_o[11]} {genblk3[0].synchronizer/P_wt_data_o[12]} {genblk3[0].synchronizer/P_wt_data_o[13]} {genblk3[0].synchronizer/P_wt_data_o[14]} {genblk3[0].synchronizer/P_wt_data_o[15]} {genblk3[0].synchronizer/P_wt_data_o[16]} {genblk3[0].synchronizer/P_wt_data_o[17]} {genblk3[0].synchronizer/P_wt_data_o[18]} {genblk3[0].synchronizer/P_wt_data_o[19]} {genblk3[0].synchronizer/P_wt_data_o[20]} {genblk3[0].synchronizer/P_wt_data_o[21]} {genblk3[0].synchronizer/P_wt_data_o[22]} {genblk3[0].synchronizer/P_wt_data_o[23]} {genblk3[0].synchronizer/P_wt_data_o[24]} {genblk3[0].synchronizer/P_wt_data_o[25]} {genblk3[0].synchronizer/P_wt_data_o[26]} {genblk3[0].synchronizer/P_wt_data_o[27]} {genblk3[0].synchronizer/P_wt_data_o[28]} {genblk3[0].synchronizer/P_wt_data_o[29]} {genblk3[0].synchronizer/P_wt_data_o[30]} {genblk3[0].synchronizer/P_wt_data_o[31]} {genblk3[0].synchronizer/P_wt_data_o[32]} {genblk3[0].synchronizer/P_wt_data_o[33]} {genblk3[0].synchronizer/P_wt_data_o[34]} {genblk3[0].synchronizer/P_wt_data_o[35]} {genblk3[0].synchronizer/P_wt_data_o[36]} {genblk3[0].synchronizer/P_wt_data_o[37]} {genblk3[0].synchronizer/P_wt_data_o[38]} {genblk3[0].synchronizer/P_wt_data_o[39]} {genblk3[0].synchronizer/P_wt_data_o[40]} {genblk3[0].synchronizer/P_wt_data_o[41]} {genblk3[0].synchronizer/P_wt_data_o[42]} {genblk3[0].synchronizer/P_wt_data_o[43]} {genblk3[0].synchronizer/P_wt_data_o[44]} {genblk3[0].synchronizer/P_wt_data_o[45]} {genblk3[0].synchronizer/P_wt_data_o[46]} {genblk3[0].synchronizer/P_wt_data_o[47]} {genblk3[0].synchronizer/P_wt_data_o[48]} {genblk3[0].synchronizer/P_wt_data_o[49]} {genblk3[0].synchronizer/P_wt_data_o[50]} {genblk3[0].synchronizer/P_wt_data_o[51]} {genblk3[0].synchronizer/P_wt_data_o[52]} {genblk3[0].synchronizer/P_wt_data_o[53]} {genblk3[0].synchronizer/P_wt_data_o[54]} {genblk3[0].synchronizer/P_wt_data_o[55]} {genblk3[0].synchronizer/P_wt_data_o[56]} {genblk3[0].synchronizer/P_wt_data_o[57]} {genblk3[0].synchronizer/P_wt_data_o[58]} {genblk3[0].synchronizer/P_wt_data_o[59]} {genblk3[0].synchronizer/P_wt_data_o[60]} {genblk3[0].synchronizer/P_wt_data_o[61]} {genblk3[0].synchronizer/P_wt_data_o[62]} {genblk3[0].synchronizer/P_wt_data_o[63]} {genblk3[0].synchronizer/P_wt_data_o[64]} {genblk3[0].synchronizer/P_wt_data_o[65]} {genblk3[0].synchronizer/P_wt_data_o[66]} {genblk3[0].synchronizer/P_wt_data_o[67]} {genblk3[0].synchronizer/P_wt_data_o[68]} {genblk3[0].synchronizer/P_wt_data_o[69]} {genblk3[0].synchronizer/P_wt_data_o[70]} {genblk3[0].synchronizer/P_wt_data_o[71]} {genblk3[0].synchronizer/P_wt_data_o[72]} {genblk3[0].synchronizer/P_wt_data_o[73]} {genblk3[0].synchronizer/P_wt_data_o[74]} {genblk3[0].synchronizer/P_wt_data_o[75]} {genblk3[0].synchronizer/P_wt_data_o[76]} {genblk3[0].synchronizer/P_wt_data_o[77]} {genblk3[0].synchronizer/P_wt_data_o[78]} {genblk3[0].synchronizer/P_wt_data_o[79]} {genblk3[0].synchronizer/P_wt_data_o[80]} {genblk3[0].synchronizer/P_wt_data_o[81]} {genblk3[0].synchronizer/P_wt_data_o[82]} {genblk3[0].synchronizer/P_wt_data_o[83]} {genblk3[0].synchronizer/P_wt_data_o[84]} {genblk3[0].synchronizer/P_wt_data_o[85]} {genblk3[0].synchronizer/P_wt_data_o[86]} {genblk3[0].synchronizer/P_wt_data_o[87]} {genblk3[0].synchronizer/P_wt_data_o[88]} {genblk3[0].synchronizer/P_wt_data_o[89]} {genblk3[0].synchronizer/P_wt_data_o[90]} {genblk3[0].synchronizer/P_wt_data_o[91]} {genblk3[0].synchronizer/P_wt_data_o[92]} {genblk3[0].synchronizer/P_wt_data_o[93]} {genblk3[0].synchronizer/P_wt_data_o[94]} {genblk3[0].synchronizer/P_wt_data_o[95]} {genblk3[0].synchronizer/P_wt_data_o[96]} {genblk3[0].synchronizer/P_wt_data_o[97]} {genblk3[0].synchronizer/P_wt_data_o[98]} {genblk3[0].synchronizer/P_wt_data_o[99]} {genblk3[0].synchronizer/P_wt_data_o[100]} {genblk3[0].synchronizer/P_wt_data_o[101]} {genblk3[0].synchronizer/P_wt_data_o[102]} {genblk3[0].synchronizer/P_wt_data_o[103]} {genblk3[0].synchronizer/P_wt_data_o[104]} {genblk3[0].synchronizer/P_wt_data_o[105]} {genblk3[0].synchronizer/P_wt_data_o[106]} {genblk3[0].synchronizer/P_wt_data_o[107]} {genblk3[0].synchronizer/P_wt_data_o[108]} {genblk3[0].synchronizer/P_wt_data_o[109]} {genblk3[0].synchronizer/P_wt_data_o[110]} {genblk3[0].synchronizer/P_wt_data_o[111]} {genblk3[0].synchronizer/P_wt_data_o[112]} {genblk3[0].synchronizer/P_wt_data_o[113]} {genblk3[0].synchronizer/P_wt_data_o[114]} {genblk3[0].synchronizer/P_wt_data_o[115]} {genblk3[0].synchronizer/P_wt_data_o[116]} {genblk3[0].synchronizer/P_wt_data_o[117]} {genblk3[0].synchronizer/P_wt_data_o[118]} {genblk3[0].synchronizer/P_wt_data_o[119]} {genblk3[0].synchronizer/P_wt_data_o[120]} {genblk3[0].synchronizer/P_wt_data_o[121]} {genblk3[0].synchronizer/P_wt_data_o[122]} {genblk3[0].synchronizer/P_wt_data_o[123]} {genblk3[0].synchronizer/P_wt_data_o[124]} {genblk3[0].synchronizer/P_wt_data_o[125]} {genblk3[0].synchronizer/P_wt_data_o[126]} {genblk3[0].synchronizer/P_wt_data_o[127]} ]]
save_constraints -force
set_property PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
set_property TRIGGER_COMPARE_VALUE eq32'hXXXX_XXXX [get_hw_probes {genblk1[0].Aquila_SoC/I_Cache/p_data_o} -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {genblk1[0].Aquila_SoC/I_Cache/m_data_i} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i} {genblk1[0].Aquila_SoC/I_Cache/p_data_o} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {genblk1[0].Aquila_SoC/I_Cache/m_data_i} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i} {genblk1[0].Aquila_SoC/I_Cache/p_data_o} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq32'h8000_XXXX [get_hw_probes {genblk1[0].Aquila_SoC/I_Cache/p_addr_i} -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
save_wave_config {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
set_property PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
set_property TRIGGER_COMPARE_VALUE eq128'hBFEC_8EEA_EF3E_04EC_6463_D4BE_D4A3_FC8D [get_hw_probes {genblk3[0].synchronizer/P_wt_data_o} -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
set_property TRIGGER_COMPARE_VALUE eq128'hBFEC_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX [get_hw_probes {genblk3[0].synchronizer/P_wt_data_o} -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
reset_run synth_1
launch_runs synth_1 -jobs 11
wait_on_run synth_1
set_property TRIGGER_COMPARE_VALUE eq128'hXXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX [get_hw_probes {genblk3[0].synchronizer/P_wt_data_o} -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 11
wait_on_run synth_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 11
wait_on_run synth_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 11
wait_on_run synth_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 11
wait_on_run synth_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 11
wait_on_run synth_1
refresh_design
