[altclklock]
A/altclklock=22|./../../../sdram/source/altclklock.v|37|1*79747
B/altclklock=3*261839
P/~emb=664,1259,1709,1766
R=./../../../sdram/source/altclklock.v|37

[command]
A/command=22|./../../../sdram/source/command.v|20|1*0
B/command=3*0
P/~emb=926,1516,2261,2318
R=./../../../sdram/source/command.v|20

[control_interface]
A/control_interface=22|./../../../sdram/source/control_interface.v|20|1*25756
B/control_interface=3*30577
P/~emb=800,1241,1710,1767
R=./../../../sdram/source/control_interface.v|20

[mt48lc8m16a2]
A/mt48lc8m16a2=22|i://csce611//mips_sram_s3//sim_src//board//sdram//mt48lc8m16a2/mt48lc8m16a2.v|42|1*51776
B/mt48lc8m16a2=3*85937
D/mt48lc8m16a2=4*0
P/~emb=771,2858,4948,5000
R=i://csce611//mips_sram_s3//sim_src//board//sdram//mt48lc8m16a2/mt48lc8m16a2.v|42

[pll1]
A/pll1=22|./../../../sdram/source/pll1.v|37|1*21778
B/pll1=3*29469
P/~emb=194,596,847,981
R=./../../../sdram/source/pll1.v|37

[sdr_data_path]
A/sdr_data_path=22|./../../../sdram/source/sdr_data_path.v|19|1*32029
B/sdr_data_path=3*43227
P/~emb=388,671,933,990
R=./../../../sdram/source/sdr_data_path.v|19

[sdr_sdram]
A/sdr_sdram=22|./../../../sdram/source/sdr_sdram.v|20|1*10711
B/sdr_sdram=3*26332
P/~emb=646,1368,1958,2627
R=./../../../sdram/source/sdr_sdram.v|20

[sdr_sdram_tb]
A/sdr_sdram_tb=22|i://csce611//mips_sram_s3//sim_src//board//sdram//simulation/sdr_sdram_tb.v|3|1*36325
B/sdr_sdram_tb=3*46836
P/~emb=836,2168,4217,4866
R=i://csce611//mips_sram_s3//sim_src//board//sdram//simulation/sdr_sdram_tb.v|3

[~A]
../../../../sdram/sdr_sdram.v_sdr_sdram_tb.v=61|0*35775*53862
LastVerilogToplevel=sdr_sdram_tb
ModifyID=35
Version=73

[~MFT]
0=9|0sdram.mgf|53862|0
1=7|1sdram.mgf|79747|0
3=7|3sdram.mgf|261839|0
4=0|4sdram.mgf|0|0

[~U]
altclklock=12|0*33070||128
command=12|0*0||128
control_interface=12|0*8692||128
mt48lc8m16a2=12|0*20471||128
pll1=12|0*7554||128
sdr_data_path=12|0*11471||128
sdr_sdram=12|0*4496||128
sdr_sdram_tb=12|0*12768||144

