Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Jan 28 21:51:09 2023
| Host         : AiSiJi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vlg_design_timing_summary_routed.rpt -pb vlg_design_timing_summary_routed.pb -rpx vlg_design_timing_summary_routed.rpx -warn_on_violation
| Design       : vlg_design
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     181         
TIMING-20  Warning           Non-clocked latch               10          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (281)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (401)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (281)
--------------------------
 There are 181 register/latch pins with no clock driven by root clock pin: i_clk (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: uut_m_decoder/FSM_onehot_r_cstate_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: uut_m_decoder/FSM_onehot_r_cstate_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: uut_m_decoder/FSM_onehot_r_cstate_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: uut_m_decoder/FSM_onehot_r_cstate_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: uut_m_decoder/FSM_onehot_r_cstate_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: uut_m_decoder/FSM_onehot_r_cstate_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: uut_m_decoder/FSM_onehot_r_cstate_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: uut_m_decoder/FSM_onehot_r_cstate_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: uut_m_decoder/FSM_onehot_r_cstate_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: uut_m_decoder/FSM_onehot_r_cstate_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (401)
--------------------------------------------------
 There are 401 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  402          inf        0.000                      0                  402           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           402 Endpoints
Min Delay           402 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut_m_beep/o_pwm_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_pwm
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.673ns  (logic 4.396ns (57.291%)  route 3.277ns (42.709%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE                         0.000     0.000 r  uut_m_beep/o_pwm_reg/C
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uut_m_beep/o_pwm_reg/Q
                         net (fo=1, routed)           3.277     3.733    o_pwm_OBUF
    E6                   OBUF (Prop_obuf_I_O)         3.940     7.673 r  o_pwm_OBUF_inst/O
                         net (fo=0)                   0.000     7.673    o_pwm
    E6                                                                r  o_pwm (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_m_decoder/o_beep_periord_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut_m_beep/r_pcnt_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.785ns  (logic 2.666ns (39.295%)  route 4.119ns (60.705%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT1=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE                         0.000     0.000 r  uut_m_decoder/o_beep_periord_reg[4]/C
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uut_m_decoder/o_beep_periord_reg[4]/Q
                         net (fo=2, routed)           0.842     1.360    uut_m_decoder/o_beep_periord_reg[30]_0[4]
    SLICE_X60Y27         LUT1 (Prop_lut1_I0_O)        0.124     1.484 r  uut_m_decoder/w_end_en1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.484    uut_m_beep/r_pcnt1_carry_i_8_0[3]
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.860 r  uut_m_beep/w_end_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.860    uut_m_beep/w_end_en1_carry_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.977 r  uut_m_beep/w_end_en1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.977    uut_m_beep/w_end_en1_carry__0_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.300 r  uut_m_beep/w_end_en1_carry__1/O[1]
                         net (fo=3, routed)           1.141     3.442    uut_m_beep/w_end_en10_in[10]
    SLICE_X61Y32         LUT4 (Prop_lut4_I0_O)        0.306     3.748 r  uut_m_beep/r_pcnt1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.748    uut_m_beep/r_pcnt1_carry__0_i_7_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.298 r  uut_m_beep/r_pcnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.298    uut_m_beep/r_pcnt1_carry__0_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.412 r  uut_m_beep/r_pcnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.412    uut_m_beep/r_pcnt1_carry__1_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.526 f  uut_m_beep/r_pcnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.875     5.400    uut_m_beep/r_pcnt1
    SLICE_X59Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.524 r  uut_m_beep/r_pcnt[0]_i_1/O
                         net (fo=32, routed)          1.260     6.785    uut_m_beep/r_pcnt[0]_i_1_n_0
    SLICE_X59Y26         FDRE                                         r  uut_m_beep/r_pcnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_m_decoder/o_beep_periord_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut_m_beep/r_pcnt_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.785ns  (logic 2.666ns (39.295%)  route 4.119ns (60.705%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT1=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE                         0.000     0.000 r  uut_m_decoder/o_beep_periord_reg[4]/C
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uut_m_decoder/o_beep_periord_reg[4]/Q
                         net (fo=2, routed)           0.842     1.360    uut_m_decoder/o_beep_periord_reg[30]_0[4]
    SLICE_X60Y27         LUT1 (Prop_lut1_I0_O)        0.124     1.484 r  uut_m_decoder/w_end_en1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.484    uut_m_beep/r_pcnt1_carry_i_8_0[3]
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.860 r  uut_m_beep/w_end_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.860    uut_m_beep/w_end_en1_carry_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.977 r  uut_m_beep/w_end_en1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.977    uut_m_beep/w_end_en1_carry__0_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.300 r  uut_m_beep/w_end_en1_carry__1/O[1]
                         net (fo=3, routed)           1.141     3.442    uut_m_beep/w_end_en10_in[10]
    SLICE_X61Y32         LUT4 (Prop_lut4_I0_O)        0.306     3.748 r  uut_m_beep/r_pcnt1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.748    uut_m_beep/r_pcnt1_carry__0_i_7_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.298 r  uut_m_beep/r_pcnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.298    uut_m_beep/r_pcnt1_carry__0_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.412 r  uut_m_beep/r_pcnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.412    uut_m_beep/r_pcnt1_carry__1_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.526 f  uut_m_beep/r_pcnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.875     5.400    uut_m_beep/r_pcnt1
    SLICE_X59Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.524 r  uut_m_beep/r_pcnt[0]_i_1/O
                         net (fo=32, routed)          1.260     6.785    uut_m_beep/r_pcnt[0]_i_1_n_0
    SLICE_X59Y26         FDRE                                         r  uut_m_beep/r_pcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_m_decoder/o_beep_periord_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut_m_beep/r_pcnt_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.785ns  (logic 2.666ns (39.295%)  route 4.119ns (60.705%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT1=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE                         0.000     0.000 r  uut_m_decoder/o_beep_periord_reg[4]/C
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uut_m_decoder/o_beep_periord_reg[4]/Q
                         net (fo=2, routed)           0.842     1.360    uut_m_decoder/o_beep_periord_reg[30]_0[4]
    SLICE_X60Y27         LUT1 (Prop_lut1_I0_O)        0.124     1.484 r  uut_m_decoder/w_end_en1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.484    uut_m_beep/r_pcnt1_carry_i_8_0[3]
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.860 r  uut_m_beep/w_end_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.860    uut_m_beep/w_end_en1_carry_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.977 r  uut_m_beep/w_end_en1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.977    uut_m_beep/w_end_en1_carry__0_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.300 r  uut_m_beep/w_end_en1_carry__1/O[1]
                         net (fo=3, routed)           1.141     3.442    uut_m_beep/w_end_en10_in[10]
    SLICE_X61Y32         LUT4 (Prop_lut4_I0_O)        0.306     3.748 r  uut_m_beep/r_pcnt1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.748    uut_m_beep/r_pcnt1_carry__0_i_7_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.298 r  uut_m_beep/r_pcnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.298    uut_m_beep/r_pcnt1_carry__0_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.412 r  uut_m_beep/r_pcnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.412    uut_m_beep/r_pcnt1_carry__1_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.526 f  uut_m_beep/r_pcnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.875     5.400    uut_m_beep/r_pcnt1
    SLICE_X59Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.524 r  uut_m_beep/r_pcnt[0]_i_1/O
                         net (fo=32, routed)          1.260     6.785    uut_m_beep/r_pcnt[0]_i_1_n_0
    SLICE_X59Y26         FDRE                                         r  uut_m_beep/r_pcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_m_decoder/o_beep_periord_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut_m_beep/r_pcnt_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.785ns  (logic 2.666ns (39.295%)  route 4.119ns (60.705%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT1=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE                         0.000     0.000 r  uut_m_decoder/o_beep_periord_reg[4]/C
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uut_m_decoder/o_beep_periord_reg[4]/Q
                         net (fo=2, routed)           0.842     1.360    uut_m_decoder/o_beep_periord_reg[30]_0[4]
    SLICE_X60Y27         LUT1 (Prop_lut1_I0_O)        0.124     1.484 r  uut_m_decoder/w_end_en1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.484    uut_m_beep/r_pcnt1_carry_i_8_0[3]
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.860 r  uut_m_beep/w_end_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.860    uut_m_beep/w_end_en1_carry_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.977 r  uut_m_beep/w_end_en1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.977    uut_m_beep/w_end_en1_carry__0_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.300 r  uut_m_beep/w_end_en1_carry__1/O[1]
                         net (fo=3, routed)           1.141     3.442    uut_m_beep/w_end_en10_in[10]
    SLICE_X61Y32         LUT4 (Prop_lut4_I0_O)        0.306     3.748 r  uut_m_beep/r_pcnt1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.748    uut_m_beep/r_pcnt1_carry__0_i_7_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.298 r  uut_m_beep/r_pcnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.298    uut_m_beep/r_pcnt1_carry__0_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.412 r  uut_m_beep/r_pcnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.412    uut_m_beep/r_pcnt1_carry__1_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.526 f  uut_m_beep/r_pcnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.875     5.400    uut_m_beep/r_pcnt1
    SLICE_X59Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.524 r  uut_m_beep/r_pcnt[0]_i_1/O
                         net (fo=32, routed)          1.260     6.785    uut_m_beep/r_pcnt[0]_i_1_n_0
    SLICE_X59Y26         FDRE                                         r  uut_m_beep/r_pcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_m_decoder/o_beep_periord_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut_m_beep/r_pcnt_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.693ns  (logic 2.666ns (39.835%)  route 4.027ns (60.165%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT1=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE                         0.000     0.000 r  uut_m_decoder/o_beep_periord_reg[4]/C
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uut_m_decoder/o_beep_periord_reg[4]/Q
                         net (fo=2, routed)           0.842     1.360    uut_m_decoder/o_beep_periord_reg[30]_0[4]
    SLICE_X60Y27         LUT1 (Prop_lut1_I0_O)        0.124     1.484 r  uut_m_decoder/w_end_en1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.484    uut_m_beep/r_pcnt1_carry_i_8_0[3]
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.860 r  uut_m_beep/w_end_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.860    uut_m_beep/w_end_en1_carry_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.977 r  uut_m_beep/w_end_en1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.977    uut_m_beep/w_end_en1_carry__0_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.300 r  uut_m_beep/w_end_en1_carry__1/O[1]
                         net (fo=3, routed)           1.141     3.442    uut_m_beep/w_end_en10_in[10]
    SLICE_X61Y32         LUT4 (Prop_lut4_I0_O)        0.306     3.748 r  uut_m_beep/r_pcnt1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.748    uut_m_beep/r_pcnt1_carry__0_i_7_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.298 r  uut_m_beep/r_pcnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.298    uut_m_beep/r_pcnt1_carry__0_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.412 r  uut_m_beep/r_pcnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.412    uut_m_beep/r_pcnt1_carry__1_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.526 f  uut_m_beep/r_pcnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.875     5.400    uut_m_beep/r_pcnt1
    SLICE_X59Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.524 r  uut_m_beep/r_pcnt[0]_i_1/O
                         net (fo=32, routed)          1.168     6.693    uut_m_beep/r_pcnt[0]_i_1_n_0
    SLICE_X59Y27         FDRE                                         r  uut_m_beep/r_pcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_m_decoder/o_beep_periord_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut_m_beep/r_pcnt_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.693ns  (logic 2.666ns (39.835%)  route 4.027ns (60.165%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT1=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE                         0.000     0.000 r  uut_m_decoder/o_beep_periord_reg[4]/C
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uut_m_decoder/o_beep_periord_reg[4]/Q
                         net (fo=2, routed)           0.842     1.360    uut_m_decoder/o_beep_periord_reg[30]_0[4]
    SLICE_X60Y27         LUT1 (Prop_lut1_I0_O)        0.124     1.484 r  uut_m_decoder/w_end_en1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.484    uut_m_beep/r_pcnt1_carry_i_8_0[3]
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.860 r  uut_m_beep/w_end_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.860    uut_m_beep/w_end_en1_carry_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.977 r  uut_m_beep/w_end_en1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.977    uut_m_beep/w_end_en1_carry__0_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.300 r  uut_m_beep/w_end_en1_carry__1/O[1]
                         net (fo=3, routed)           1.141     3.442    uut_m_beep/w_end_en10_in[10]
    SLICE_X61Y32         LUT4 (Prop_lut4_I0_O)        0.306     3.748 r  uut_m_beep/r_pcnt1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.748    uut_m_beep/r_pcnt1_carry__0_i_7_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.298 r  uut_m_beep/r_pcnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.298    uut_m_beep/r_pcnt1_carry__0_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.412 r  uut_m_beep/r_pcnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.412    uut_m_beep/r_pcnt1_carry__1_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.526 f  uut_m_beep/r_pcnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.875     5.400    uut_m_beep/r_pcnt1
    SLICE_X59Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.524 r  uut_m_beep/r_pcnt[0]_i_1/O
                         net (fo=32, routed)          1.168     6.693    uut_m_beep/r_pcnt[0]_i_1_n_0
    SLICE_X59Y27         FDRE                                         r  uut_m_beep/r_pcnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_m_decoder/o_beep_periord_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut_m_beep/r_pcnt_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.693ns  (logic 2.666ns (39.835%)  route 4.027ns (60.165%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT1=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE                         0.000     0.000 r  uut_m_decoder/o_beep_periord_reg[4]/C
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uut_m_decoder/o_beep_periord_reg[4]/Q
                         net (fo=2, routed)           0.842     1.360    uut_m_decoder/o_beep_periord_reg[30]_0[4]
    SLICE_X60Y27         LUT1 (Prop_lut1_I0_O)        0.124     1.484 r  uut_m_decoder/w_end_en1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.484    uut_m_beep/r_pcnt1_carry_i_8_0[3]
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.860 r  uut_m_beep/w_end_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.860    uut_m_beep/w_end_en1_carry_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.977 r  uut_m_beep/w_end_en1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.977    uut_m_beep/w_end_en1_carry__0_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.300 r  uut_m_beep/w_end_en1_carry__1/O[1]
                         net (fo=3, routed)           1.141     3.442    uut_m_beep/w_end_en10_in[10]
    SLICE_X61Y32         LUT4 (Prop_lut4_I0_O)        0.306     3.748 r  uut_m_beep/r_pcnt1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.748    uut_m_beep/r_pcnt1_carry__0_i_7_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.298 r  uut_m_beep/r_pcnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.298    uut_m_beep/r_pcnt1_carry__0_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.412 r  uut_m_beep/r_pcnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.412    uut_m_beep/r_pcnt1_carry__1_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.526 f  uut_m_beep/r_pcnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.875     5.400    uut_m_beep/r_pcnt1
    SLICE_X59Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.524 r  uut_m_beep/r_pcnt[0]_i_1/O
                         net (fo=32, routed)          1.168     6.693    uut_m_beep/r_pcnt[0]_i_1_n_0
    SLICE_X59Y27         FDRE                                         r  uut_m_beep/r_pcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_m_decoder/o_beep_periord_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut_m_beep/r_pcnt_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.693ns  (logic 2.666ns (39.835%)  route 4.027ns (60.165%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT1=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE                         0.000     0.000 r  uut_m_decoder/o_beep_periord_reg[4]/C
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uut_m_decoder/o_beep_periord_reg[4]/Q
                         net (fo=2, routed)           0.842     1.360    uut_m_decoder/o_beep_periord_reg[30]_0[4]
    SLICE_X60Y27         LUT1 (Prop_lut1_I0_O)        0.124     1.484 r  uut_m_decoder/w_end_en1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.484    uut_m_beep/r_pcnt1_carry_i_8_0[3]
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.860 r  uut_m_beep/w_end_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.860    uut_m_beep/w_end_en1_carry_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.977 r  uut_m_beep/w_end_en1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.977    uut_m_beep/w_end_en1_carry__0_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.300 r  uut_m_beep/w_end_en1_carry__1/O[1]
                         net (fo=3, routed)           1.141     3.442    uut_m_beep/w_end_en10_in[10]
    SLICE_X61Y32         LUT4 (Prop_lut4_I0_O)        0.306     3.748 r  uut_m_beep/r_pcnt1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.748    uut_m_beep/r_pcnt1_carry__0_i_7_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.298 r  uut_m_beep/r_pcnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.298    uut_m_beep/r_pcnt1_carry__0_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.412 r  uut_m_beep/r_pcnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.412    uut_m_beep/r_pcnt1_carry__1_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.526 f  uut_m_beep/r_pcnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.875     5.400    uut_m_beep/r_pcnt1
    SLICE_X59Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.524 r  uut_m_beep/r_pcnt[0]_i_1/O
                         net (fo=32, routed)          1.168     6.693    uut_m_beep/r_pcnt[0]_i_1_n_0
    SLICE_X59Y27         FDRE                                         r  uut_m_beep/r_pcnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_m_decoder/o_beep_periord_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut_m_beep/r_pcnt_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.644ns  (logic 2.666ns (40.129%)  route 3.978ns (59.871%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT1=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE                         0.000     0.000 r  uut_m_decoder/o_beep_periord_reg[4]/C
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uut_m_decoder/o_beep_periord_reg[4]/Q
                         net (fo=2, routed)           0.842     1.360    uut_m_decoder/o_beep_periord_reg[30]_0[4]
    SLICE_X60Y27         LUT1 (Prop_lut1_I0_O)        0.124     1.484 r  uut_m_decoder/w_end_en1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.484    uut_m_beep/r_pcnt1_carry_i_8_0[3]
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.860 r  uut_m_beep/w_end_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.860    uut_m_beep/w_end_en1_carry_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.977 r  uut_m_beep/w_end_en1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.977    uut_m_beep/w_end_en1_carry__0_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.300 r  uut_m_beep/w_end_en1_carry__1/O[1]
                         net (fo=3, routed)           1.141     3.442    uut_m_beep/w_end_en10_in[10]
    SLICE_X61Y32         LUT4 (Prop_lut4_I0_O)        0.306     3.748 r  uut_m_beep/r_pcnt1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.748    uut_m_beep/r_pcnt1_carry__0_i_7_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.298 r  uut_m_beep/r_pcnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.298    uut_m_beep/r_pcnt1_carry__0_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.412 r  uut_m_beep/r_pcnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.412    uut_m_beep/r_pcnt1_carry__1_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.526 f  uut_m_beep/r_pcnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.875     5.400    uut_m_beep/r_pcnt1
    SLICE_X59Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.524 r  uut_m_beep/r_pcnt[0]_i_1/O
                         net (fo=32, routed)          1.119     6.644    uut_m_beep/r_pcnt[0]_i_1_n_0
    SLICE_X59Y28         FDRE                                         r  uut_m_beep/r_pcnt_reg[10]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut_m_s2p/r_rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut_m_s2p/o_rx_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE                         0.000     0.000 r  uut_m_s2p/r_rx_data_reg[6]/C
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut_m_s2p/r_rx_data_reg[6]/Q
                         net (fo=1, routed)           0.102     0.243    uut_m_s2p/r_rx_data[6]
    SLICE_X52Y29         FDRE                                         r  uut_m_s2p/o_rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_m_s2p/r_rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut_m_s2p/o_rx_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDRE                         0.000     0.000 r  uut_m_s2p/r_rx_data_reg[4]/C
    SLICE_X53Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut_m_s2p/r_rx_data_reg[4]/Q
                         net (fo=1, routed)           0.110     0.251    uut_m_s2p/r_rx_data[4]
    SLICE_X52Y29         FDRE                                         r  uut_m_s2p/o_rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_m_decoder/FSM_onehot_r_nstate_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            uut_m_decoder/FSM_onehot_r_cstate_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.158ns (61.199%)  route 0.100ns (38.801%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         LDCE                         0.000     0.000 r  uut_m_decoder/FSM_onehot_r_nstate_reg[6]/G
    SLICE_X51Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uut_m_decoder/FSM_onehot_r_nstate_reg[6]/Q
                         net (fo=1, routed)           0.100     0.258    uut_m_decoder/FSM_onehot_r_nstate_reg_n_0_[6]
    SLICE_X52Y31         FDRE                                         r  uut_m_decoder/FSM_onehot_r_cstate_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_m_decoder/FSM_onehot_r_nstate_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            uut_m_decoder/FSM_onehot_r_cstate_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         LDCE                         0.000     0.000 r  uut_m_decoder/FSM_onehot_r_nstate_reg[8]/G
    SLICE_X53Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uut_m_decoder/FSM_onehot_r_nstate_reg[8]/Q
                         net (fo=1, routed)           0.112     0.270    uut_m_decoder/FSM_onehot_r_nstate_reg_n_0_[8]
    SLICE_X52Y31         FDRE                                         r  uut_m_decoder/FSM_onehot_r_cstate_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_m_s2p/r_rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut_m_s2p/o_rx_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE                         0.000     0.000 r  uut_m_s2p/r_rx_data_reg[5]/C
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uut_m_s2p/r_rx_data_reg[5]/Q
                         net (fo=1, routed)           0.110     0.274    uut_m_s2p/r_rx_data[5]
    SLICE_X52Y29         FDRE                                         r  uut_m_s2p/o_rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_m_s2p/r_uart_rx_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut_m_s2p/r_uart_rx_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.572%)  route 0.134ns (47.428%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE                         0.000     0.000 r  uut_m_s2p/r_uart_rx_reg[0]/C
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uut_m_s2p/r_uart_rx_reg[0]/Q
                         net (fo=2, routed)           0.134     0.282    uut_m_s2p/r_uart_rx[0]
    SLICE_X50Y30         FDRE                                         r  uut_m_s2p/r_uart_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_m_bps/r_bps_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut_m_bps/o_bps_done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE                         0.000     0.000 r  uut_m_bps/r_bps_cnt_reg[1]/C
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut_m_bps/r_bps_cnt_reg[1]/Q
                         net (fo=8, routed)           0.120     0.261    uut_m_bps/r_bps_cnt_reg[1]
    SLICE_X48Y32         LUT4 (Prop_lut4_I2_O)        0.045     0.306 r  uut_m_bps/o_bps_done_i_1/O
                         net (fo=1, routed)           0.000     0.306    uut_m_bps/o_bps_done_i_1_n_0
    SLICE_X48Y32         FDRE                                         r  uut_m_bps/o_bps_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_m_decoder/FSM_onehot_r_nstate_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            uut_m_decoder/FSM_onehot_r_cstate_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.158ns (50.781%)  route 0.153ns (49.219%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         LDCE                         0.000     0.000 r  uut_m_decoder/FSM_onehot_r_nstate_reg[9]/G
    SLICE_X51Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uut_m_decoder/FSM_onehot_r_nstate_reg[9]/Q
                         net (fo=1, routed)           0.153     0.311    uut_m_decoder/FSM_onehot_r_nstate_reg_n_0_[9]
    SLICE_X52Y31         FDRE                                         r  uut_m_decoder/FSM_onehot_r_cstate_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_m_s2p/r_rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut_m_s2p/o_rx_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE                         0.000     0.000 r  uut_m_s2p/r_rx_data_reg[3]/C
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut_m_s2p/r_rx_data_reg[3]/Q
                         net (fo=1, routed)           0.170     0.311    uut_m_s2p/r_rx_data[3]
    SLICE_X50Y28         FDRE                                         r  uut_m_s2p/o_rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_m_s2p/r_uart_rx_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut_m_s2p/o_bps_en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE                         0.000     0.000 r  uut_m_s2p/r_uart_rx_reg[0]/C
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  uut_m_s2p/r_uart_rx_reg[0]/Q
                         net (fo=2, routed)           0.073     0.221    uut_m_s2p/r_uart_rx[0]
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.098     0.319 r  uut_m_s2p/o_bps_en_i_1/O
                         net (fo=1, routed)           0.000     0.319    uut_m_s2p/o_bps_en_i_1_n_0
    SLICE_X50Y30         FDRE                                         r  uut_m_s2p/o_bps_en_reg/D
  -------------------------------------------------------------------    -------------------





