###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-09.ucsd.edu)
#  Generated on:      Thu Mar 20 02:31:52 2025
#  Design:            core
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   out[111]                 (^) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[111] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  0.797
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.262
     = Beginpoint Arrival Time       0.262
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |        Arc        |     Cell     | Delay | Arrival | Required | 
     |                      |                   |              |       |  Time   |   Time   | 
     |----------------------+-------------------+--------------+-------+---------+----------| 
     | psum_mem_instance    | CLK ^             |              |       |   0.262 |    0.265 | 
     | psum_mem_instance    | CLK ^ -> Q[111] ^ | sram_w8_160b | 0.308 |   0.571 |    0.574 | 
     | FE_OCPC3330_out_111_ | I ^ -> Z ^        | BUFFD2       | 0.217 |   0.788 |    0.791 | 
     |                      | out[111] ^        |              | 0.009 |   0.797 |    0.800 | 
     +--------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   out[96]                 (^) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[96] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  0.797
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.262
     = Beginpoint Arrival Time       0.262
     +----------------------------------------------------------------------------------+ 
     |     Instance      |       Arc        |     Cell     | Delay | Arrival | Required | 
     |                   |                  |              |       |  Time   |   Time   | 
     |-------------------+------------------+--------------+-------+---------+----------| 
     | psum_mem_instance | CLK ^            |              |       |   0.262 |    0.266 | 
     | psum_mem_instance | CLK ^ -> Q[96] ^ | sram_w8_160b | 0.416 |   0.679 |    0.682 | 
     | FE_OFC113_out_96_ | I ^ -> Z ^       | BUFFD16      | 0.095 |   0.773 |    0.777 | 
     |                   | out[96] ^        |              | 0.023 |   0.797 |    0.800 | 
     +----------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin mac_array_instance/col_idx_4__mac_col_inst/mac_
8in_instance/h_product6_reg_15_/CP 
Endpoint:   mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/h_
product6_reg_15_/D (^) checked with  leading edge of 'clk'
Beginpoint: mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_55_/Q        
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.251
- Setup                         0.096
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.155
- Arrival Time                  1.150
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.255
     = Beginpoint Arrival Time       0.255
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | mac_array_instance/col_idx_4__mac_col_inst/query_q | CP ^         |          |       |   0.255 |    0.261 | 
     | _reg_55_                                           |              |          |       |         |          | 
     | mac_array_instance/col_idx_4__mac_col_inst/query_q | CP ^ -> Q ^  | DFQD1    | 0.198 |   0.454 |    0.459 | 
     | _reg_55_                                           |              |          |       |         |          | 
     | mac_array_instance/col_idx_4__mac_col_inst/mac_8in | A2 ^ -> ZN v | XNR2D0   | 0.148 |   0.602 |    0.607 | 
     | _instance/U1939                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_4__mac_col_inst/mac_8in | B2 v -> ZN ^ | OAI22D1  | 0.134 |   0.736 |    0.741 | 
     | _instance/U169                                     |              |          |       |         |          | 
     | mac_array_instance/col_idx_4__mac_col_inst/mac_8in | I ^ -> ZN v  | INVD0    | 0.072 |   0.808 |    0.813 | 
     | _instance/U1940                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_4__mac_col_inst/mac_8in | A2 v -> ZN ^ | ND2D0    | 0.054 |   0.862 |    0.867 | 
     | _instance/U1943                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_4__mac_col_inst/mac_8in | B ^ -> ZN v  | OAI21D1  | 0.045 |   0.907 |    0.912 | 
     | _instance/U1972                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_4__mac_col_inst/mac_8in | B v -> ZN ^  | AOI21D1  | 0.069 |   0.976 |    0.981 | 
     | _instance/U1973                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_4__mac_col_inst/mac_8in | B ^ -> ZN v  | OAI21D2  | 0.053 |   1.029 |    1.034 | 
     | _instance/U361                                     |              |          |       |         |          | 
     | mac_array_instance/col_idx_4__mac_col_inst/mac_8in | CI v -> CO v | FA1D1    | 0.085 |   1.114 |    1.119 | 
     | _instance/U6                                       |              |          |       |         |          | 
     | mac_array_instance/col_idx_4__mac_col_inst/mac_8in | I v -> ZN ^  | CKND2    | 0.036 |   1.150 |    1.155 | 
     | _instance/U29                                      |              |          |       |         |          | 
     | mac_array_instance/col_idx_4__mac_col_inst/mac_8in | D ^          | DFKCNQD1 | 0.000 |   1.150 |    1.155 | 
     | _instance/h_product6_reg_15_                       |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin mac_array_instance/col_idx_3__mac_col_inst/mac_
8in_instance/l_product2_reg_10_/CP 
Endpoint:   mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/l_
product2_reg_10_/D (^) checked with  leading edge of 'clk'
Beginpoint: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_/Q          
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.261
- Setup                         0.097
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.164
- Arrival Time                  1.159
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.263
     = Beginpoint Arrival Time       0.263
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | mac_array_instance/col_idx_3__mac_col_inst/key_q_r | CP ^         |          |       |   0.263 |    0.269 | 
     | eg_18_                                             |              |          |       |         |          | 
     | mac_array_instance/col_idx_3__mac_col_inst/key_q_r | CP ^ -> Q ^  | DFQD1    | 0.144 |   0.407 |    0.413 | 
     | eg_18_                                             |              |          |       |         |          | 
     | mac_array_instance/col_idx_3__mac_col_inst/mac_8in | I ^ -> ZN v  | CKND2    | 0.051 |   0.458 |    0.463 | 
     | _instance/U714                                     |              |          |       |         |          | 
     | mac_array_instance/col_idx_3__mac_col_inst/mac_8in | A1 v -> ZN ^ | NR2D1    | 0.068 |   0.526 |    0.531 | 
     | _instance/U178                                     |              |          |       |         |          | 
     | mac_array_instance/col_idx_3__mac_col_inst/mac_8in | A ^ -> S ^   | CMPE42D1 | 0.305 |   0.831 |    0.836 | 
     | _instance/mult_x_3_U88                             |              |          |       |         |          | 
     | mac_array_instance/col_idx_3__mac_col_inst/mac_8in | A2 ^ -> ZN v | NR2XD1   | 0.045 |   0.875 |    0.881 | 
     | _instance/U734                                     |              |          |       |         |          | 
     | mac_array_instance/col_idx_3__mac_col_inst/mac_8in | A1 v -> ZN ^ | NR2XD0   | 0.075 |   0.950 |    0.956 | 
     | _instance/U212                                     |              |          |       |         |          | 
     | mac_array_instance/col_idx_3__mac_col_inst/mac_8in | I ^ -> ZN v  | INVD0    | 0.042 |   0.993 |    0.998 | 
     | _instance/U735                                     |              |          |       |         |          | 
     | mac_array_instance/col_idx_3__mac_col_inst/mac_8in | A1 v -> ZN ^ | NR2XD0   | 0.049 |   1.042 |    1.047 | 
     | _instance/U740                                     |              |          |       |         |          | 
     | mac_array_instance/col_idx_3__mac_col_inst/mac_8in | A2 ^ -> ZN v | AOI21D2  | 0.036 |   1.078 |    1.083 | 
     | _instance/U53                                      |              |          |       |         |          | 
     | mac_array_instance/col_idx_3__mac_col_inst/mac_8in | A1 v -> Z ^  | XOR2D1   | 0.081 |   1.159 |    1.164 | 
     | _instance/U751                                     |              |          |       |         |          | 
     | mac_array_instance/col_idx_3__mac_col_inst/mac_8in | D ^          | DFKCNQD1 | 0.000 |   1.159 |    1.164 | 
     | _instance/l_product2_reg_10_                       |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin mac_array_instance/col_idx_4__mac_col_inst/mac_
8in_instance/h_product6_reg_14_/CP 
Endpoint:   mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/h_
product6_reg_14_/D (^) checked with  leading edge of 'clk'
Beginpoint: mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_55_/Q        
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.251
- Setup                         0.095
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.156
- Arrival Time                  1.150
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.255
     = Beginpoint Arrival Time       0.255
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | mac_array_instance/col_idx_4__mac_col_inst/query_q | CP ^         |          |       |   0.255 |    0.261 | 
     | _reg_55_                                           |              |          |       |         |          | 
     | mac_array_instance/col_idx_4__mac_col_inst/query_q | CP ^ -> Q ^  | DFQD1    | 0.198 |   0.454 |    0.460 | 
     | _reg_55_                                           |              |          |       |         |          | 
     | mac_array_instance/col_idx_4__mac_col_inst/mac_8in | A2 ^ -> ZN v | XNR2D0   | 0.148 |   0.602 |    0.608 | 
     | _instance/U1939                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_4__mac_col_inst/mac_8in | B2 v -> ZN ^ | OAI22D1  | 0.134 |   0.736 |    0.741 | 
     | _instance/U169                                     |              |          |       |         |          | 
     | mac_array_instance/col_idx_4__mac_col_inst/mac_8in | I ^ -> ZN v  | INVD0    | 0.072 |   0.808 |    0.814 | 
     | _instance/U1940                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_4__mac_col_inst/mac_8in | A2 v -> ZN ^ | ND2D0    | 0.054 |   0.862 |    0.867 | 
     | _instance/U1943                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_4__mac_col_inst/mac_8in | B ^ -> ZN v  | OAI21D1  | 0.045 |   0.907 |    0.912 | 
     | _instance/U1972                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_4__mac_col_inst/mac_8in | B v -> ZN ^  | AOI21D1  | 0.069 |   0.976 |    0.981 | 
     | _instance/U1973                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_4__mac_col_inst/mac_8in | B ^ -> ZN v  | OAI21D2  | 0.053 |   1.029 |    1.035 | 
     | _instance/U361                                     |              |          |       |         |          | 
     | mac_array_instance/col_idx_4__mac_col_inst/mac_8in | CI v -> CO v | FA1D1    | 0.085 |   1.114 |    1.119 | 
     | _instance/U6                                       |              |          |       |         |          | 
     | mac_array_instance/col_idx_4__mac_col_inst/mac_8in | I v -> ZN ^  | CKND2    | 0.036 |   1.150 |    1.156 | 
     | _instance/U29                                      |              |          |       |         |          | 
     | mac_array_instance/col_idx_4__mac_col_inst/mac_8in | D ^          | DFKCNQD1 | 0.000 |   1.150 |    1.156 | 
     | _instance/h_product6_reg_14_                       |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 

