<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p781" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_781{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_781{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_781{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_781{left:70px;bottom:683px;letter-spacing:-0.09px;}
#t5_781{left:156px;bottom:683px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t6_781{left:70px;bottom:659px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#t7_781{left:70px;bottom:642px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_781{left:70px;bottom:625px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_781{left:70px;bottom:601px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ta_781{left:70px;bottom:584px;letter-spacing:-0.15px;word-spacing:-0.94px;}
#tb_781{left:70px;bottom:567px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tc_781{left:70px;bottom:517px;letter-spacing:-0.09px;}
#td_781{left:156px;bottom:517px;letter-spacing:-0.1px;word-spacing:0.02px;}
#te_781{left:70px;bottom:493px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tf_781{left:70px;bottom:477px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tg_781{left:70px;bottom:460px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#th_781{left:70px;bottom:433px;}
#ti_781{left:96px;bottom:437px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#tj_781{left:70px;bottom:410px;}
#tk_781{left:96px;bottom:414px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tl_781{left:96px;bottom:389px;}
#tm_781{left:122px;bottom:389px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#tn_781{left:96px;bottom:365px;}
#to_781{left:122px;bottom:365px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tp_781{left:70px;bottom:339px;}
#tq_781{left:96px;bottom:342px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tr_781{left:232px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#ts_781{left:328px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#tt_781{left:149px;bottom:1063px;letter-spacing:-0.16px;}
#tu_781{left:267px;bottom:1063px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tv_781{left:451px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.62px;}
#tw_781{left:473px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.06px;}
#tx_781{left:722px;bottom:1063px;letter-spacing:-0.16px;}
#ty_781{left:76px;bottom:1022px;letter-spacing:-0.11px;}
#tz_781{left:76px;bottom:1005px;letter-spacing:-0.1px;}
#t10_781{left:258px;bottom:1022px;}
#t11_781{left:451px;bottom:1022px;}
#t12_781{left:654px;bottom:1022px;letter-spacing:-0.11px;}
#t13_781{left:76px;bottom:981px;letter-spacing:-0.13px;}
#t14_781{left:76px;bottom:964px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t15_781{left:258px;bottom:981px;}
#t16_781{left:451px;bottom:981px;}
#t17_781{left:654px;bottom:981px;letter-spacing:-0.12px;}
#t18_781{left:654px;bottom:964px;letter-spacing:-0.11px;}
#t19_781{left:76px;bottom:940px;letter-spacing:-0.11px;}
#t1a_781{left:258px;bottom:940px;letter-spacing:-0.17px;}
#t1b_781{left:451px;bottom:940px;letter-spacing:-0.12px;}
#t1c_781{left:654px;bottom:940px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1d_781{left:76px;bottom:915px;letter-spacing:-0.13px;word-spacing:-0.27px;}
#t1e_781{left:258px;bottom:915px;letter-spacing:-0.19px;}
#t1f_781{left:451px;bottom:915px;letter-spacing:-0.15px;}
#t1g_781{left:654px;bottom:915px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1h_781{left:76px;bottom:891px;letter-spacing:-0.13px;}
#t1i_781{left:258px;bottom:891px;letter-spacing:-0.11px;}
#t1j_781{left:258px;bottom:874px;letter-spacing:-0.12px;}
#t1k_781{left:258px;bottom:857px;letter-spacing:-0.11px;}
#t1l_781{left:258px;bottom:840px;letter-spacing:-0.11px;}
#t1m_781{left:451px;bottom:891px;letter-spacing:-0.13px;}
#t1n_781{left:654px;bottom:891px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1o_781{left:76px;bottom:816px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1p_781{left:258px;bottom:816px;letter-spacing:-0.12px;}
#t1q_781{left:451px;bottom:816px;letter-spacing:-0.1px;}
#t1r_781{left:654px;bottom:816px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1s_781{left:76px;bottom:791px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1t_781{left:258px;bottom:791px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_781{left:451px;bottom:791px;letter-spacing:-0.1px;}
#t1v_781{left:654px;bottom:791px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1w_781{left:76px;bottom:767px;letter-spacing:-0.13px;}
#t1x_781{left:258px;bottom:767px;letter-spacing:-0.12px;}
#t1y_781{left:258px;bottom:750px;letter-spacing:-0.12px;word-spacing:-0.82px;}
#t1z_781{left:258px;bottom:733px;letter-spacing:-0.12px;}
#t20_781{left:451px;bottom:767px;letter-spacing:-0.12px;}
#t21_781{left:248px;bottom:298px;letter-spacing:0.13px;word-spacing:0.01px;}
#t22_781{left:343px;bottom:298px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t23_781{left:293px;bottom:279px;letter-spacing:0.12px;}
#t24_781{left:76px;bottom:257px;letter-spacing:-0.15px;word-spacing:0.07px;}
#t25_781{left:236px;bottom:257px;letter-spacing:-0.13px;}
#t26_781{left:317px;bottom:257px;letter-spacing:-0.12px;}
#t27_781{left:76px;bottom:232px;letter-spacing:-0.15px;}
#t28_781{left:236px;bottom:232px;}
#t29_781{left:317px;bottom:232px;letter-spacing:-0.12px;}
#t2a_781{left:76px;bottom:208px;letter-spacing:-0.16px;}
#t2b_781{left:236px;bottom:208px;}
#t2c_781{left:317px;bottom:208px;letter-spacing:-0.12px;word-spacing:-0.51px;}
#t2d_781{left:317px;bottom:191px;letter-spacing:-0.1px;}
#t2e_781{left:76px;bottom:166px;letter-spacing:-0.16px;}
#t2f_781{left:236px;bottom:166px;}
#t2g_781{left:317px;bottom:166px;letter-spacing:-0.11px;word-spacing:-0.06px;}
#t2h_781{left:317px;bottom:150px;letter-spacing:-0.1px;}
#t2i_781{left:76px;bottom:125px;letter-spacing:-0.12px;}
#t2j_781{left:236px;bottom:125px;}
#t2k_781{left:317px;bottom:125px;letter-spacing:-0.12px;}

.s1_781{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_781{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_781{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_781{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_781{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_781{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_781{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s8_781{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts781" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg781Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg781" style="-webkit-user-select: none;"><object width="935" height="1210" data="781/781.svg" type="image/svg+xml" id="pdf781" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_781" class="t s1_781">Vol. 3B </span><span id="t2_781" class="t s1_781">20-67 </span>
<span id="t3_781" class="t s2_781">PERFORMANCE MONITORING </span>
<span id="t4_781" class="t s3_781">20.3.9.1 </span><span id="t5_781" class="t s3_781">Processor Event Based Sampling (PEBS) Facility </span>
<span id="t6_781" class="t s4_781">The PEBS facility in the 10th generation Intel Core processors provides a number of enhancements relative to PEBS </span>
<span id="t7_781" class="t s4_781">in processors based on the Skylake, Kaby Lake, and Coffee Lake microarchitectures. Enhancement of the PEBS </span>
<span id="t8_781" class="t s4_781">facility with Extended PEBS and Adaptive PEBS features is described in detail in Section 20.9. </span>
<span id="t9_781" class="t s4_781">The 3rd generation Intel Xeon Scalable Family of processors based on the Ice Lake microarchitecture introduce </span>
<span id="ta_781" class="t s4_781">EPT-friendly PEBS. This allows EPT violations and other VM Exits to be taken on PEBS accesses to the DS Area. See </span>
<span id="tb_781" class="t s4_781">Section 20.9.5 for details. </span>
<span id="tc_781" class="t s3_781">20.3.9.2 </span><span id="td_781" class="t s3_781">Off-core Response Performance Monitoring </span>
<span id="te_781" class="t s4_781">The core PMU facility to collect off-core response events are similar to those described in Section 20.3.4.5. Each </span>
<span id="tf_781" class="t s4_781">event code for off-core response monitoring requires programming an associated configuration MSR, MSR_OFF- </span>
<span id="tg_781" class="t s4_781">CORE_RSP_x. Software must program MSR_OFFCORE_RSP_x according to: </span>
<span id="th_781" class="t s5_781">• </span><span id="ti_781" class="t s4_781">Transaction request type encoding (bits 15:0): see Table 18-[N1]. </span>
<span id="tj_781" class="t s5_781">• </span><span id="tk_781" class="t s4_781">Response type encoding (bits 16-37) of </span>
<span id="tl_781" class="t s4_781">— </span><span id="tm_781" class="t s4_781">Supplier information: see Table [18-N2]. </span>
<span id="tn_781" class="t s4_781">— </span><span id="to_781" class="t s4_781">Snoop response information: see Table [18-N3]. </span>
<span id="tp_781" class="t s5_781">• </span><span id="tq_781" class="t s4_781">All transactions are tracked at cacheline granularity except some in request type OTHER. </span>
<span id="tr_781" class="t s6_781">Table 20-46. </span><span id="ts_781" class="t s6_781">Core PMU Summary of the Ice Lake Microarchitecture </span>
<span id="tt_781" class="t s7_781">Box </span><span id="tu_781" class="t s7_781">Ice Lake Microarchitecture </span><span id="tv_781" class="t s7_781">Skylake, Kaby Lake and Coffee </span>
<span id="tw_781" class="t s7_781">Lake Microarchitectures </span>
<span id="tx_781" class="t s7_781">Comment </span>
<span id="ty_781" class="t s8_781">Architectural Perfmon </span>
<span id="tz_781" class="t s8_781">version </span>
<span id="t10_781" class="t s8_781">5 </span><span id="t11_781" class="t s8_781">4 </span><span id="t12_781" class="t s8_781">See Section 20.2.5. </span>
<span id="t13_781" class="t s8_781">Number of programmable </span>
<span id="t14_781" class="t s8_781">counters per thread </span>
<span id="t15_781" class="t s8_781">8 </span><span id="t16_781" class="t s8_781">4 </span><span id="t17_781" class="t s8_781">Use CPUID to determine number </span>
<span id="t18_781" class="t s8_781">of counters. See Section 20.2.1. </span>
<span id="t19_781" class="t s8_781">PEBS: Basic functionality </span><span id="t1a_781" class="t s8_781">Yes </span><span id="t1b_781" class="t s8_781">Yes </span><span id="t1c_781" class="t s8_781">See Section 20.3.9.1. </span>
<span id="t1d_781" class="t s8_781">PEBS record format encoding </span><span id="t1e_781" class="t s8_781">0100b </span><span id="t1f_781" class="t s8_781">0011b </span><span id="t1g_781" class="t s8_781">See Section 20.6.2.4.2. </span>
<span id="t1h_781" class="t s8_781">Extended PEBS </span><span id="t1i_781" class="t s8_781">PEBS is extended to all Fixed </span>
<span id="t1j_781" class="t s8_781">and General Purpose counters </span>
<span id="t1k_781" class="t s8_781">and to all performance </span>
<span id="t1l_781" class="t s8_781">monitoring events. </span>
<span id="t1m_781" class="t s8_781">No </span><span id="t1n_781" class="t s8_781">See Section 20.9.1. </span>
<span id="t1o_781" class="t s8_781">Adaptive PEBS </span><span id="t1p_781" class="t s8_781">Yes </span><span id="t1q_781" class="t s8_781">No </span><span id="t1r_781" class="t s8_781">See Section 20.9.2. </span>
<span id="t1s_781" class="t s8_781">Performance Metrics </span><span id="t1t_781" class="t s8_781">Yes (4) </span><span id="t1u_781" class="t s8_781">No </span><span id="t1v_781" class="t s8_781">See Section 20.3.9.3. </span>
<span id="t1w_781" class="t s8_781">PEBS-PDIR </span><span id="t1x_781" class="t s8_781">IA32_FIXED0 only </span>
<span id="t1y_781" class="t s8_781">(Corresponding counter control </span>
<span id="t1z_781" class="t s8_781">MSRs must be enabled.) </span>
<span id="t20_781" class="t s8_781">IA32_PMC1 only. </span>
<span id="t21_781" class="t s6_781">Table 20-47. </span><span id="t22_781" class="t s6_781">MSR_OFFCORE_RSP_x Request_Type Definition </span>
<span id="t23_781" class="t s6_781">(Processors Based on Ice Lake Microarchitecture) </span>
<span id="t24_781" class="t s7_781">Bit Name </span><span id="t25_781" class="t s7_781">Offset </span><span id="t26_781" class="t s7_781">Description </span>
<span id="t27_781" class="t s8_781">DEMAND_DATA_RD </span><span id="t28_781" class="t s8_781">0 </span><span id="t29_781" class="t s8_781">Counts demand data and page table entry reads. </span>
<span id="t2a_781" class="t s8_781">DEMAND_RFO </span><span id="t2b_781" class="t s8_781">1 </span><span id="t2c_781" class="t s8_781">Counts demand read (RFO) and software prefetches (PREFETCHW) for exclusive ownership </span>
<span id="t2d_781" class="t s8_781">in anticipation of a write. </span>
<span id="t2e_781" class="t s8_781">DEMAND_CODE_RD </span><span id="t2f_781" class="t s8_781">2 </span><span id="t2g_781" class="t s8_781">Counts demand instruction fetches and instruction prefetches targeting the L1 instruction </span>
<span id="t2h_781" class="t s8_781">cache. </span>
<span id="t2i_781" class="t s8_781">Reserved </span><span id="t2j_781" class="t s8_781">3 </span><span id="t2k_781" class="t s8_781">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
