// Seed: 2628594473
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  output wand id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_9 = 1;
  parameter id_12 = 1 - 1;
  assign id_8 = id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd13
) (
    input supply0 _id_0,
    input tri1 id_1,
    output tri0 id_2[id_0 : -1],
    output uwire id_3,
    output wor id_4
);
  wire [-1 'h0 : -1] id_6, id_7;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_6,
      id_6,
      id_7,
      id_7,
      id_7
  );
  wire id_8[1 : id_0];
endmodule
