TimeQuest Timing Analyzer report for top
Wed Nov 16 22:39:46 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'CLK'
 14. Slow 1200mV 85C Model Hold: 'CLK'
 15. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Setup: 'CLK'
 25. Slow 1200mV 0C Model Hold: 'CLK'
 26. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Fast 1200mV 0C Model Setup: 'CLK'
 35. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Hold: 'CLK'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; top                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; CLK                                                  ; Base      ; 20.833 ; 48.0 MHz   ; 0.000 ; 10.416 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { CLK }                                                  ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 7.692  ; 130.01 MHz ; 0.000 ; 3.846  ; 50.00      ; 24        ; 65          ;       ;        ;           ;            ; false    ; CLK    ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 108.51 MHz ; 108.51 MHz      ; CLK                                                  ;      ;
; 191.5 MHz  ; 191.5 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.737 ; -405.529      ;
; CLK                                                  ; -3.811 ; -260.228      ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLK                                                  ; 0.452 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.535  ; 0.000         ;
; CLK                                                  ; 10.201 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+--------+------------------------------------------------+---------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                 ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+---------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -4.737 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.673     ; 2.332      ;
; -4.448 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_precharge      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.671     ; 2.045      ;
; -4.421 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.672     ; 2.017      ;
; -4.421 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.672     ; 2.017      ;
; -4.418 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.671     ; 2.015      ;
; -4.412 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[7]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.238     ; 2.442      ;
; -4.412 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_col[5]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.238     ; 2.442      ;
; -4.412 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[5]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.238     ; 2.442      ;
; -4.412 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_col[4]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.238     ; 2.442      ;
; -4.412 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_col[3]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.238     ; 2.442      ;
; -4.412 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[3]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.238     ; 2.442      ;
; -4.412 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[2]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.238     ; 2.442      ;
; -4.412 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_col[1]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.238     ; 2.442      ;
; -4.398 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_write_3        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.671     ; 1.995      ;
; -4.394 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_4         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.671     ; 1.991      ;
; -4.392 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.671     ; 1.989      ;
; -4.389 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_bank[0]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.164     ; 2.493      ;
; -4.389 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[10]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.164     ; 2.493      ;
; -4.389 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_col[6]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.164     ; 2.493      ;
; -4.389 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[4]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.164     ; 2.493      ;
; -4.389 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_col[2]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.164     ; 2.493      ;
; -4.389 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[0]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.164     ; 2.493      ;
; -4.389 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[12]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.164     ; 2.493      ;
; -4.389 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[9]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.164     ; 2.493      ;
; -4.383 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_col[7]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.198     ; 2.453      ;
; -4.383 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[28]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.198     ; 2.453      ;
; -4.383 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[27]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.198     ; 2.453      ;
; -4.383 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[11]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.198     ; 2.453      ;
; -4.383 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[10]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.198     ; 2.453      ;
; -4.383 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[25]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.198     ; 2.453      ;
; -4.383 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[9]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.198     ; 2.453      ;
; -4.371 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_bank[1]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.190     ; 2.449      ;
; -4.371 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[1]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.190     ; 2.449      ;
; -4.371 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[31]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.190     ; 2.449      ;
; -4.371 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[30]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.190     ; 2.449      ;
; -4.371 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[29]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.190     ; 2.449      ;
; -4.371 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[13]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.190     ; 2.449      ;
; -4.371 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[26]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.190     ; 2.449      ;
; -4.371 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[8]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.190     ; 2.449      ;
; -4.371 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[7]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.190     ; 2.449      ;
; -4.371 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[22]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.190     ; 2.449      ;
; -4.371 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[5]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.190     ; 2.449      ;
; -4.371 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[4]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.190     ; 2.449      ;
; -4.371 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[18]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.190     ; 2.449      ;
; -4.371 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[1]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.190     ; 2.449      ;
; -4.371 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[17]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.190     ; 2.449      ;
; -4.369 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[15]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.165     ; 2.472      ;
; -4.369 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[14]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.165     ; 2.472      ;
; -4.369 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[12]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.165     ; 2.472      ;
; -4.369 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[20]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.165     ; 2.472      ;
; -4.369 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[3]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.165     ; 2.472      ;
; -4.369 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[19]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.165     ; 2.472      ;
; -4.369 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[2]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.165     ; 2.472      ;
; -4.362 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[6]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.241     ; 2.389      ;
; -4.362 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[11]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.241     ; 2.389      ;
; -4.362 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[8]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.241     ; 2.389      ;
; -4.346 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[24]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.197     ; 2.417      ;
; -4.346 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[23]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.197     ; 2.417      ;
; -4.346 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[6]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.197     ; 2.417      ;
; -4.346 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[21]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.197     ; 2.417      ;
; -4.343 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.671     ; 1.940      ;
; -4.342 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.671     ; 1.939      ;
; -4.342 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.671     ; 1.939      ;
; -4.342 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.671     ; 1.939      ;
; -4.341 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.671     ; 1.938      ;
; -4.340 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.671     ; 1.937      ;
; -4.340 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.671     ; 1.937      ;
; -4.339 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.671     ; 1.936      ;
; -4.337 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.671     ; 1.934      ;
; -4.337 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.671     ; 1.934      ;
; -4.336 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.671     ; 1.933      ;
; -4.248 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[0]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.151     ; 2.365      ;
; -4.248 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[16]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.151     ; 2.365      ;
; -4.248 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_wr                ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.151     ; 2.365      ;
; -4.191 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_7      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.673     ; 1.786      ;
; -4.189 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|got_transaction        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.673     ; 1.784      ;
; -4.182 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_2         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.671     ; 1.779      ;
; -4.181 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.671     ; 1.778      ;
; -4.176 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_3         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.671     ; 1.773      ;
; -4.110 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.675     ; 1.703      ;
; -4.107 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.675     ; 1.700      ;
; -4.066 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.672     ; 1.662      ;
; -4.065 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.672     ; 1.661      ;
; -4.065 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.672     ; 1.661      ;
; -4.064 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.672     ; 1.660      ;
; -4.062 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.672     ; 1.658      ;
; -4.061 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.672     ; 1.657      ;
; -4.060 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.672     ; 1.656      ;
; -4.024 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.672     ; 1.620      ;
; -4.024 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.672     ; 1.620      ;
; -4.022 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_8      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.672     ; 1.618      ;
; -4.021 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.672     ; 1.617      ;
; -4.021 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.672     ; 1.617      ;
; -4.019 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.672     ; 1.615      ;
; -4.006 ; UART_Link:UART_Link1|iob_sdram_cmd_address[16] ; DRAM_Controller:DRAM_Controller1|save_row[7]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.239     ; 2.035      ;
; -3.973 ; UART_Link:UART_Link1|iob_sdram_cmd_address[14] ; DRAM_Controller:DRAM_Controller1|save_row[5]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.240     ; 2.001      ;
; -3.950 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.675     ; 1.543      ;
; -3.835 ; UART_Link:UART_Link1|iob_sdram_cmd_address[11] ; DRAM_Controller:DRAM_Controller1|save_row[2]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.240     ; 1.863      ;
; -3.827 ; UART_Link:UART_Link1|iob_sdram_cmd_address[2]  ; DRAM_Controller:DRAM_Controller1|save_col[3]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.240     ; 1.855      ;
; -3.726 ; UART_Link:UART_Link1|iob_sdram_cmd_address[0]  ; DRAM_Controller:DRAM_Controller1|save_col[1]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.239     ; 1.755      ;
+--------+------------------------------------------------+---------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                               ;
+--------+------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                            ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -3.811 ; DRAM_Controller:DRAM_Controller1|data_out[26]        ; UART_Link:UART_Link1|data_buffer_sched[3][2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.140      ; 6.201      ;
; -3.807 ; DRAM_Controller:DRAM_Controller1|data_out[5]         ; UART_Link:UART_Link1|data_buffer_sched[0][5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.141      ; 6.198      ;
; -3.759 ; DRAM_Controller:DRAM_Controller1|data_out[9]         ; UART_Link:UART_Link1|data_buffer_sched[1][1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.141      ; 6.150      ;
; -3.750 ; DRAM_Controller:DRAM_Controller1|data_out[30]        ; UART_Link:UART_Link1|data_buffer_sched[3][6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.154      ; 6.154      ;
; -3.734 ; DRAM_Controller:DRAM_Controller1|data_out[25]        ; UART_Link:UART_Link1|data_buffer_sched[3][1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.140      ; 6.124      ;
; -3.721 ; DRAM_Controller:DRAM_Controller1|data_out[2]         ; UART_Link:UART_Link1|data_buffer_sched[0][2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.141      ; 6.112      ;
; -3.710 ; DRAM_Controller:DRAM_Controller1|data_out[17]        ; UART_Link:UART_Link1|data_buffer_sched[2][1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.152      ; 6.112      ;
; -3.704 ; DRAM_Controller:DRAM_Controller1|data_out[14]        ; UART_Link:UART_Link1|data_buffer_sched[1][6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.141      ; 6.095      ;
; -3.699 ; DRAM_Controller:DRAM_Controller1|data_out[27]        ; UART_Link:UART_Link1|data_buffer_sched[3][3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.141      ; 6.090      ;
; -3.680 ; DRAM_Controller:DRAM_Controller1|data_out[16]        ; UART_Link:UART_Link1|data_buffer_sched[2][0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.152      ; 6.082      ;
; -3.679 ; DRAM_Controller:DRAM_Controller1|data_out[10]        ; UART_Link:UART_Link1|data_buffer_sched[1][2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.141      ; 6.070      ;
; -3.677 ; DRAM_Controller:DRAM_Controller1|data_out[20]        ; UART_Link:UART_Link1|data_buffer_sched[2][4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.140      ; 6.067      ;
; -3.673 ; DRAM_Controller:DRAM_Controller1|data_out[24]        ; UART_Link:UART_Link1|data_buffer_sched[3][0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.154      ; 6.077      ;
; -3.660 ; DRAM_Controller:DRAM_Controller1|data_out[18]        ; UART_Link:UART_Link1|data_buffer_sched[2][2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.140      ; 6.050      ;
; -3.653 ; DRAM_Controller:DRAM_Controller1|data_out[7]         ; UART_Link:UART_Link1|data_buffer_sched[0][7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.152      ; 6.055      ;
; -3.648 ; DRAM_Controller:DRAM_Controller1|data_out[4]         ; UART_Link:UART_Link1|data_buffer_sched[0][4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.141      ; 6.039      ;
; -3.645 ; DRAM_Controller:DRAM_Controller1|data_out[19]        ; UART_Link:UART_Link1|data_buffer_sched[2][3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.140      ; 6.035      ;
; -3.637 ; DRAM_Controller:DRAM_Controller1|data_out[11]        ; UART_Link:UART_Link1|data_buffer_sched[1][3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.141      ; 6.028      ;
; -3.635 ; DRAM_Controller:DRAM_Controller1|data_out[31]        ; UART_Link:UART_Link1|data_buffer_sched[3][7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.154      ; 6.039      ;
; -3.633 ; DRAM_Controller:DRAM_Controller1|data_out[8]         ; UART_Link:UART_Link1|data_buffer_sched[1][0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.152      ; 6.035      ;
; -3.629 ; DRAM_Controller:DRAM_Controller1|data_out[1]         ; UART_Link:UART_Link1|data_buffer_sched[0][1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.141      ; 6.020      ;
; -3.629 ; DRAM_Controller:DRAM_Controller1|data_out[15]        ; UART_Link:UART_Link1|data_buffer_sched[1][7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.141      ; 6.020      ;
; -3.628 ; DRAM_Controller:DRAM_Controller1|data_out[12]        ; UART_Link:UART_Link1|data_buffer_sched[1][4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.141      ; 6.019      ;
; -3.627 ; DRAM_Controller:DRAM_Controller1|data_out[3]         ; UART_Link:UART_Link1|data_buffer_sched[0][3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.141      ; 6.018      ;
; -3.592 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_running                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 6.091      ; 9.933      ;
; -3.576 ; DRAM_Controller:DRAM_Controller1|data_out[6]         ; UART_Link:UART_Link1|data_buffer_sched[0][6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.141      ; 5.967      ;
; -3.571 ; DRAM_Controller:DRAM_Controller1|data_out[0]         ; UART_Link:UART_Link1|data_buffer_sched[0][0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.141      ; 5.962      ;
; -3.564 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|sdram_tx_sched_drv_cleardelay ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.142      ; 5.956      ;
; -3.551 ; DRAM_Controller:DRAM_Controller1|data_out[29]        ; UART_Link:UART_Link1|data_buffer_sched[3][5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.154      ; 5.955      ;
; -3.549 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.155      ; 5.954      ;
; -3.549 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.155      ; 5.954      ;
; -3.549 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.155      ; 5.954      ;
; -3.549 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.155      ; 5.954      ;
; -3.549 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.155      ; 5.954      ;
; -3.549 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.155      ; 5.954      ;
; -3.549 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[11]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.155      ; 5.954      ;
; -3.549 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[12]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.155      ; 5.954      ;
; -3.549 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[13]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.155      ; 5.954      ;
; -3.549 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[14]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.155      ; 5.954      ;
; -3.549 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[15]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.155      ; 5.954      ;
; -3.543 ; DRAM_Controller:DRAM_Controller1|data_out[21]        ; UART_Link:UART_Link1|data_buffer_sched[2][5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.140      ; 5.933      ;
; -3.535 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|sdram_done                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.144      ; 5.929      ;
; -3.530 ; DRAM_Controller:DRAM_Controller1|data_out[23]        ; UART_Link:UART_Link1|data_buffer_sched[2][7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.154      ; 5.934      ;
; -3.523 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.155      ; 5.928      ;
; -3.523 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.155      ; 5.928      ;
; -3.523 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[25]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.155      ; 5.928      ;
; -3.523 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[30]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.155      ; 5.928      ;
; -3.498 ; DRAM_Controller:DRAM_Controller1|data_out[13]        ; UART_Link:UART_Link1|data_buffer_sched[1][5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.141      ; 5.889      ;
; -3.477 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.154      ; 5.881      ;
; -3.477 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.154      ; 5.881      ;
; -3.477 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[17]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.154      ; 5.881      ;
; -3.477 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[31]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.154      ; 5.881      ;
; -3.460 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_idle                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.153      ; 5.863      ;
; -3.460 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; uart_link_enable                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.153      ; 5.863      ;
; -3.455 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|sdram_tx_sched_drv            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.142      ; 5.847      ;
; -3.452 ; DRAM_Controller:DRAM_Controller1|data_out[28]        ; UART_Link:UART_Link1|data_buffer_sched[3][4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.140      ; 5.842      ;
; -3.443 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.155      ; 5.848      ;
; -3.427 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_done                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.153      ; 5.830      ;
; -3.406 ; DRAM_Controller:DRAM_Controller1|data_out[22]        ; UART_Link:UART_Link1|data_buffer_sched[2][6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.154      ; 5.810      ;
; -3.404 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[3][1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.142      ; 5.796      ;
; -3.404 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[2][3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.142      ; 5.796      ;
; -3.404 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[3][4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.142      ; 5.796      ;
; -3.404 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[0][7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.142      ; 5.796      ;
; -3.404 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[3][2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.142      ; 5.796      ;
; -3.404 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[2][0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.142      ; 5.796      ;
; -3.404 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[1][0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.142      ; 5.796      ;
; -3.404 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[2][5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.142      ; 5.796      ;
; -3.404 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[2][4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.142      ; 5.796      ;
; -3.404 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[2][2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.142      ; 5.796      ;
; -3.404 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[2][1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.142      ; 5.796      ;
; -3.392 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[3][3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.144      ; 5.786      ;
; -3.392 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[0][3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.144      ; 5.786      ;
; -3.392 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[0][4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.144      ; 5.786      ;
; -3.392 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[0][6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.144      ; 5.786      ;
; -3.392 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[1][6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.144      ; 5.786      ;
; -3.392 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[0][5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.144      ; 5.786      ;
; -3.392 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[1][5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.144      ; 5.786      ;
; -3.392 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[0][0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.144      ; 5.786      ;
; -3.380 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[3][7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.144      ; 5.774      ;
; -3.380 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[2][7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.144      ; 5.774      ;
; -3.380 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[2][6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.144      ; 5.774      ;
; -3.380 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[3][6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.144      ; 5.774      ;
; -3.380 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[3][5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.144      ; 5.774      ;
; -3.380 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[3][0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.144      ; 5.774      ;
; -3.365 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[0][1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.143      ; 5.758      ;
; -3.365 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[1][1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.143      ; 5.758      ;
; -3.365 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[1][3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.143      ; 5.758      ;
; -3.365 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[1][4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.143      ; 5.758      ;
; -3.365 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[1][7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.143      ; 5.758      ;
; -3.365 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[0][2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.143      ; 5.758      ;
; -3.365 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[1][2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.143      ; 5.758      ;
; -3.355 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|carrier_buffer_sched[0][0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.109      ; 5.714      ;
; -3.295 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[24]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.154      ; 5.699      ;
; -3.295 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[16]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.154      ; 5.699      ;
; -3.295 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[18]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.154      ; 5.699      ;
; -3.295 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[19]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.154      ; 5.699      ;
; -3.295 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[20]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.154      ; 5.699      ;
; -3.295 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[21]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.154      ; 5.699      ;
; -3.295 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[22]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.154      ; 5.699      ;
; -3.295 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[23]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.154      ; 5.699      ;
+--------+------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; pll_reset                                                        ; pll_reset                                                        ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit   ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit   ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Controller:UART_Controller1|uart_rx_bit                     ; UART_Controller:UART_Controller1|uart_rx_bit                     ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Link:UART_Link1|ctrl_done                                   ; UART_Link:UART_Link1|ctrl_done                                   ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_tx_count[2]                ; UART_Controller:UART_Controller1|uart_tx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Link:UART_Link1|state.s_rxing                               ; UART_Link:UART_Link1|state.s_rxing                               ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Link:UART_Link1|carrier_magic_ctr                           ; UART_Link:UART_Link1|carrier_magic_ctr                           ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Link:UART_Link1|rx_dst[1]                                   ; UART_Link:UART_Link1|rx_dst[1]                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Link:UART_Link1|rx_dst[0]                                   ; UART_Link:UART_Link1|rx_dst[0]                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Link:UART_Link1|tx_token[1]                                 ; UART_Link:UART_Link1|tx_token[1]                                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Link:UART_Link1|tx_token[0]                                 ; UART_Link:UART_Link1|tx_token[0]                                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; UART_Link:UART_Link1|ctrl_start                                  ; UART_Link:UART_Link1|ctrl_start                                  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_Link:UART_Link1|state.s_act_wait                            ; UART_Link:UART_Link1|state.s_act_wait                            ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_Link:UART_Link1|state.s_txing                               ; UART_Link:UART_Link1|state.s_txing                               ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]          ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.758      ;
; 0.492 ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.786      ;
; 0.493 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.785      ;
; 0.498 ; state.s_init_pll                                                 ; pll_reset                                                        ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.792      ;
; 0.499 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_rx_data_in_ack             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.792      ;
; 0.499 ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.793      ;
; 0.502 ; state.s_init_pll                                                 ; state.s_init                                                     ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.796      ;
; 0.516 ; UART_Controller:UART_Controller1|uart_rx_filter[0]               ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.810      ;
; 0.518 ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; UART_Controller:UART_Controller1|rx_baud_tick                    ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.812      ;
; 0.518 ; UART_Link:UART_Link1|state.s_act_wait                            ; UART_Link:UART_Link1|tx_schedule_drv                             ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.810      ;
; 0.518 ; UART_Controller:UART_Controller1|uart_rx_filter[0]               ; UART_Controller:UART_Controller1|uart_rx_bit                     ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.812      ;
; 0.533 ; UART_Controller:UART_Controller1|uart_rx_data_vec[5]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[4]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.827      ;
; 0.533 ; UART_Controller:UART_Controller1|uart_rx_data_vec[7]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[6]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.827      ;
; 0.534 ; UART_Controller:UART_Controller1|uart_rx_data_vec[1]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[0]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.828      ;
; 0.552 ; UART_Link:UART_Link1|rx_dst[0]                                   ; UART_Link:UART_Link1|rx_dst[1]                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.845      ;
; 0.641 ; UART_Controller:UART_Controller1|uart_rx_data_sr[0]              ; UART_Controller:UART_Controller1|uart_rx_data_sr[1]              ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.935      ;
; 0.646 ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]             ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.938      ;
; 0.667 ; UART_Controller:UART_Controller1|uart_rx_data_vec[0]             ; UART_Link:UART_Link1|data_buffer[2][0]                           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.961      ;
; 0.673 ; UART_Controller:UART_Controller1|uart_rx_data_vec[6]             ; UART_Link:UART_Link1|data_buffer[2][6]                           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.967      ;
; 0.674 ; UART_Controller:UART_Controller1|uart_rx_data_vec[2]             ; UART_Link:UART_Link1|data_buffer[2][2]                           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.968      ;
; 0.695 ; UART_Controller:UART_Controller1|uart_rx_data_vec[3]             ; UART_Link:UART_Link1|data_buffer[2][3]                           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.989      ;
; 0.695 ; UART_Link:UART_Link1|data_buffer[1][3]                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[11]                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.988      ;
; 0.699 ; UART_Controller:UART_Controller1|uart_rx_data_vec[4]             ; UART_Link:UART_Link1|data_buffer[2][4]                           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.993      ;
; 0.716 ; UART_Link:UART_Link1|data_buffer[1][6]                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[14]                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.009      ;
; 0.720 ; UART_Link:UART_Link1|state.s_txing                               ; UART_Link:UART_Link1|iob_uart_write                              ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.012      ;
; 0.721 ; UART_Link:UART_Link1|data_buffer[1][2]                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[10]                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.014      ;
; 0.722 ; UART_Link:UART_Link1|data_buffer[1][7]                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[15]                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.015      ;
; 0.722 ; UART_Link:UART_Link1|data_buffer[0][7]                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[7]                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.015      ;
; 0.740 ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]             ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.032      ;
; 0.742 ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[0]             ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.034      ;
; 0.742 ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]             ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.034      ;
; 0.743 ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]             ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.035      ;
; 0.743 ; UART_Controller:UART_Controller1|uart_tx_data_vec[6]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]             ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.035      ;
; 0.744 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; UART_Controller:UART_Controller1|rx_baud_counter[1]              ; UART_Controller:UART_Controller1|rx_baud_counter[1]              ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.038      ;
; 0.745 ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; UART_Controller:UART_Controller1|rx_baud_counter[3]              ; UART_Controller:UART_Controller1|rx_baud_counter[3]              ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; UART_Controller:UART_Controller1|rx_baud_counter[2]              ; UART_Controller:UART_Controller1|rx_baud_counter[2]              ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.039      ;
; 0.747 ; UART_Controller:UART_Controller1|tx_baud_counter[2]              ; UART_Controller:UART_Controller1|tx_baud_counter[2]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; UART_Controller:UART_Controller1|tx_baud_counter[8]              ; UART_Controller:UART_Controller1|tx_baud_counter[8]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; UART_Controller:UART_Controller1|tx_baud_counter[6]              ; UART_Controller:UART_Controller1|tx_baud_counter[6]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.042      ;
; 0.750 ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.043      ;
; 0.755 ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.049      ;
; 0.755 ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.049      ;
; 0.758 ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.052      ;
; 0.760 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[15]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[15]                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; UART_Link:UART_Link1|data_buffer_fill_ctr[3]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[3]                     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; UART_Link:UART_Link1|data_buffer_fill_ctr[15]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[15]                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[1]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[1]                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[11]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[11]                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[13]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[13]                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[19]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[19]                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; UART_Link:UART_Link1|data_buffer_fill_ctr[1]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[1]                     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; UART_Link:UART_Link1|data_buffer_fill_ctr[5]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[5]                     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; UART_Link:UART_Link1|data_buffer_fill_ctr[11]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[11]                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; UART_Link:UART_Link1|data_buffer_fill_ctr[13]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[13]                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; UART_Link:UART_Link1|data_buffer_fill_ctr[19]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[19]                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17]                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[21]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[21]                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[27]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[27]                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[29]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[29]                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; UART_Link:UART_Link1|data_buffer_fill_ctr[17]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[17]                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; UART_Link:UART_Link1|data_buffer_fill_ctr[21]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[21]                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; UART_Link:UART_Link1|data_buffer_fill_ctr[27]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[27]                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; UART_Link:UART_Link1|data_buffer_fill_ctr[29]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[29]                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[6]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[6]                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.056      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                            ;
+-------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.453 ; DRAM_Controller:DRAM_Controller1|iob_cke                ; DRAM_Controller:DRAM_Controller1|iob_cke             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]          ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|pending_refresh     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|got_transaction     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_startup     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.501 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[4]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[3]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.537 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|iob_command[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.830      ;
; 0.541 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.834      ;
; 0.553 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_address[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.846      ;
; 0.555 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_address[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.848      ;
; 0.558 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.851      ;
; 0.560 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|iob_address[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.853      ;
; 0.560 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; DRAM_Controller:DRAM_Controller1|data_ready_delay[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.853      ;
; 0.562 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; DRAM_Controller:DRAM_Controller1|iob_bank[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.855      ;
; 0.641 ; DRAM_Controller:DRAM_Controller1|state.s_read_3         ; DRAM_Controller:DRAM_Controller1|state.s_read_4      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.644 ; DRAM_Controller:DRAM_Controller1|state.s_read_4         ; DRAM_Controller:DRAM_Controller1|state.s_precharge   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.937      ;
; 0.645 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.938      ;
; 0.655 ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.948      ;
; 0.674 ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; DRAM_Controller:DRAM_Controller1|state.s_write_3     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.967      ;
; 0.701 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_7      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.995      ;
; 0.728 ; DRAM_Controller:DRAM_Controller1|state.s_precharge      ; DRAM_Controller:DRAM_Controller1|iob_command[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.020      ;
; 0.733 ; DRAM_Controller:DRAM_Controller1|state.s_precharge      ; DRAM_Controller:DRAM_Controller1|iob_address[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.025      ;
; 0.739 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; DRAM_Controller:DRAM_Controller1|state.s_idle        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.741 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2      ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.744 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; DRAM_Controller:DRAM_Controller1|state.s_write_3        ; DRAM_Controller:DRAM_Controller1|state.s_precharge   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; DRAM_Controller:DRAM_Controller1|state.s_read_2         ; DRAM_Controller:DRAM_Controller1|state.s_read_3      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.750 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.043      ;
; 0.751 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_idle        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.044      ;
; 0.768 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.061      ;
; 0.790 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.083      ;
; 0.791 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.084      ;
; 0.791 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_8   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.084      ;
; 0.796 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; DRAM_Controller:DRAM_Controller1|state.s_read_2      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.089      ;
; 0.800 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; DRAM_Controller:DRAM_Controller1|state.s_write_2     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.093      ;
; 0.815 ; DRAM_Controller:DRAM_Controller1|state.s_write_3        ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.108      ;
; 0.816 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; DRAM_Controller:DRAM_Controller1|iob_bank[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.109      ;
; 0.820 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; DRAM_Controller:DRAM_Controller1|iob_bank[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.113      ;
; 0.838 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_address[12]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.131      ;
; 0.841 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.134      ;
; 0.844 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_address[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.137      ;
; 0.844 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|iob_address[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.137      ;
; 0.846 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|iob_address[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.139      ;
; 0.848 ; DRAM_Controller:DRAM_Controller1|state.s_read_2         ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.141      ;
; 0.860 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; DRAM_Controller:DRAM_Controller1|iob_bank[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.153      ;
; 0.865 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.158      ;
; 0.880 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.173      ;
; 0.884 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_8      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_7   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.176      ;
; 0.892 ; DRAM_Controller:DRAM_Controller1|captured_data_last[3]  ; DRAM_Controller:DRAM_Controller1|data_out[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.184      ;
; 0.894 ; DRAM_Controller:DRAM_Controller1|captured_data_last[5]  ; DRAM_Controller:DRAM_Controller1|data_out[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.186      ;
; 0.898 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.191      ;
; 0.907 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[1]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.201      ;
; 0.922 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|iob_address[12]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.215      ;
; 0.929 ; DRAM_Controller:DRAM_Controller1|captured_data_last[4]  ; DRAM_Controller:DRAM_Controller1|data_out[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.222      ;
; 0.933 ; DRAM_Controller:DRAM_Controller1|save_row[3]            ; DRAM_Controller:DRAM_Controller1|iob_address[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.351     ; 0.794      ;
; 0.934 ; DRAM_Controller:DRAM_Controller1|save_col[4]            ; DRAM_Controller:DRAM_Controller1|iob_address[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.351     ; 0.795      ;
; 0.936 ; DRAM_Controller:DRAM_Controller1|save_col[1]            ; DRAM_Controller:DRAM_Controller1|iob_address[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.351     ; 0.797      ;
; 0.991 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.284      ;
; 1.009 ; DRAM_Controller:DRAM_Controller1|save_d_in[16]          ; DRAM_Controller:DRAM_Controller1|iob_data[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.428     ; 0.793      ;
; 1.020 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|pending_refresh     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.310      ;
; 1.024 ; DRAM_Controller:DRAM_Controller1|state.s_precharge      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.316      ;
; 1.032 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[2]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.324      ;
; 1.043 ; DRAM_Controller:DRAM_Controller1|captured_data_last[12] ; DRAM_Controller:DRAM_Controller1|data_out[12]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.343      ;
; 1.051 ; DRAM_Controller:DRAM_Controller1|captured_data_last[1]  ; DRAM_Controller:DRAM_Controller1|data_out[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.351      ;
; 1.063 ; DRAM_Controller:DRAM_Controller1|captured_data_last[2]  ; DRAM_Controller:DRAM_Controller1|data_out[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.363      ;
; 1.071 ; DRAM_Controller:DRAM_Controller1|captured_data_last[9]  ; DRAM_Controller:DRAM_Controller1|data_out[9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.371      ;
; 1.072 ; DRAM_Controller:DRAM_Controller1|save_row[2]            ; DRAM_Controller:DRAM_Controller1|iob_address[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.351     ; 0.933      ;
; 1.076 ; DRAM_Controller:DRAM_Controller1|save_row[8]            ; DRAM_Controller:DRAM_Controller1|iob_address[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.351     ; 0.937      ;
; 1.077 ; DRAM_Controller:DRAM_Controller1|captured_data_last[11] ; DRAM_Controller:DRAM_Controller1|data_out[11]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.377      ;
; 1.077 ; DRAM_Controller:DRAM_Controller1|save_row[11]           ; DRAM_Controller:DRAM_Controller1|iob_address[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.351     ; 0.938      ;
; 1.083 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1      ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.380      ;
; 1.085 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.378      ;
; 1.086 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.379      ;
; 1.091 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.099 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.099 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.107 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.400      ;
; 1.107 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.400      ;
; 1.109 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_address[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.111 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|pending_refresh     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.401      ;
; 1.111 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_command[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.404      ;
; 1.116 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.409      ;
; 1.118 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_cke             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.408      ;
; 1.160 ; DRAM_Controller:DRAM_Controller1|captured_data_last[8]  ; DRAM_Controller:DRAM_Controller1|data_out[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.460      ;
; 1.175 ; DRAM_Controller:DRAM_Controller1|save_col[3]            ; DRAM_Controller:DRAM_Controller1|iob_address[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.351     ; 1.036      ;
; 1.179 ; DRAM_Controller:DRAM_Controller1|captured_data_last[10] ; DRAM_Controller:DRAM_Controller1|data_out[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.479      ;
; 1.194 ; DRAM_Controller:DRAM_Controller1|save_col[7]            ; DRAM_Controller:DRAM_Controller1|iob_address[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.391     ; 1.015      ;
; 1.196 ; DRAM_Controller:DRAM_Controller1|save_row[7]            ; DRAM_Controller:DRAM_Controller1|iob_address[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.351     ; 1.057      ;
; 1.197 ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; DRAM_Controller:DRAM_Controller1|iob_data[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.488      ;
; 1.198 ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; DRAM_Controller:DRAM_Controller1|iob_data[11]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.489      ;
; 1.199 ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; DRAM_Controller:DRAM_Controller1|iob_data[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.490      ;
; 1.200 ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; DRAM_Controller:DRAM_Controller1|iob_data[9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.491      ;
; 1.212 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|iob_command[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.505      ;
; 1.226 ; DRAM_Controller:DRAM_Controller1|captured_data_last[0]  ; DRAM_Controller:DRAM_Controller1|data_out[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.527      ;
+-------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 114.73 MHz ; 114.73 MHz      ; CLK                                                  ;      ;
; 204.62 MHz ; 204.62 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.298 ; -362.414      ;
; CLK                                                  ; -3.925 ; -264.647      ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLK                                                  ; 0.400 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.510  ; 0.000         ;
; CLK                                                  ; 10.190 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+--------+------------------------------------------------+---------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                 ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+---------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -4.298 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.323     ; 2.244      ;
; -3.991 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_precharge      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.328     ; 1.932      ;
; -3.958 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.329     ; 1.898      ;
; -3.958 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.329     ; 1.898      ;
; -3.951 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[7]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.921     ; 2.299      ;
; -3.951 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_col[5]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.921     ; 2.299      ;
; -3.951 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[5]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.921     ; 2.299      ;
; -3.951 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_col[4]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.921     ; 2.299      ;
; -3.951 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_col[3]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.921     ; 2.299      ;
; -3.951 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[3]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.921     ; 2.299      ;
; -3.951 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[2]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.921     ; 2.299      ;
; -3.951 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_col[1]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.921     ; 2.299      ;
; -3.947 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.328     ; 1.888      ;
; -3.942 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_write_3        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.328     ; 1.883      ;
; -3.938 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_4         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.328     ; 1.879      ;
; -3.937 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.328     ; 1.878      ;
; -3.927 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_bank[0]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.844     ; 2.352      ;
; -3.927 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[10]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.844     ; 2.352      ;
; -3.927 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_col[6]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.844     ; 2.352      ;
; -3.927 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[4]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.844     ; 2.352      ;
; -3.927 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_col[2]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.844     ; 2.352      ;
; -3.927 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[0]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.844     ; 2.352      ;
; -3.927 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[12]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.844     ; 2.352      ;
; -3.927 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[9]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.844     ; 2.352      ;
; -3.923 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[6]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.923     ; 2.269      ;
; -3.923 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[11]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.923     ; 2.269      ;
; -3.923 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[8]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.923     ; 2.269      ;
; -3.922 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_col[7]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.880     ; 2.311      ;
; -3.922 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[28]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.880     ; 2.311      ;
; -3.922 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[27]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.880     ; 2.311      ;
; -3.922 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[11]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.880     ; 2.311      ;
; -3.922 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[10]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.880     ; 2.311      ;
; -3.922 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[25]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.880     ; 2.311      ;
; -3.922 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[9]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.880     ; 2.311      ;
; -3.905 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_bank[1]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.872     ; 2.302      ;
; -3.905 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[1]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.872     ; 2.302      ;
; -3.905 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[15]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.845     ; 2.329      ;
; -3.905 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[31]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.872     ; 2.302      ;
; -3.905 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[14]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.845     ; 2.329      ;
; -3.905 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[30]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.872     ; 2.302      ;
; -3.905 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[29]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.872     ; 2.302      ;
; -3.905 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[13]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.872     ; 2.302      ;
; -3.905 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[12]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.845     ; 2.329      ;
; -3.905 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[26]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.872     ; 2.302      ;
; -3.905 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[8]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.872     ; 2.302      ;
; -3.905 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[7]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.872     ; 2.302      ;
; -3.905 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[22]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.872     ; 2.302      ;
; -3.905 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[5]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.872     ; 2.302      ;
; -3.905 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[20]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.845     ; 2.329      ;
; -3.905 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[4]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.872     ; 2.302      ;
; -3.905 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[3]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.845     ; 2.329      ;
; -3.905 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[19]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.845     ; 2.329      ;
; -3.905 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[2]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.845     ; 2.329      ;
; -3.905 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[18]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.872     ; 2.302      ;
; -3.905 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[1]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.872     ; 2.302      ;
; -3.905 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[17]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.872     ; 2.302      ;
; -3.888 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.325     ; 1.832      ;
; -3.887 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[24]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.880     ; 2.276      ;
; -3.887 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[23]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.880     ; 2.276      ;
; -3.887 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[6]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.880     ; 2.276      ;
; -3.887 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[21]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.880     ; 2.276      ;
; -3.887 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.325     ; 1.831      ;
; -3.887 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.325     ; 1.831      ;
; -3.886 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.325     ; 1.830      ;
; -3.886 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.325     ; 1.830      ;
; -3.885 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.325     ; 1.829      ;
; -3.885 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.325     ; 1.829      ;
; -3.884 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.325     ; 1.828      ;
; -3.882 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.325     ; 1.826      ;
; -3.882 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.325     ; 1.826      ;
; -3.881 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.325     ; 1.825      ;
; -3.796 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[0]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.830     ; 2.235      ;
; -3.796 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[16]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.830     ; 2.235      ;
; -3.796 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_wr                ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.830     ; 2.235      ;
; -3.756 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_7      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.329     ; 1.696      ;
; -3.740 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|got_transaction        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.325     ; 1.684      ;
; -3.735 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_2         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.328     ; 1.676      ;
; -3.734 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.328     ; 1.675      ;
; -3.729 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_3         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.328     ; 1.670      ;
; -3.660 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.330     ; 1.599      ;
; -3.657 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.330     ; 1.596      ;
; -3.604 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.328     ; 1.545      ;
; -3.603 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.328     ; 1.544      ;
; -3.603 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.328     ; 1.544      ;
; -3.602 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.328     ; 1.543      ;
; -3.600 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.328     ; 1.541      ;
; -3.599 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.328     ; 1.540      ;
; -3.599 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.328     ; 1.540      ;
; -3.585 ; UART_Link:UART_Link1|iob_sdram_cmd_address[16] ; DRAM_Controller:DRAM_Controller1|save_row[7]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.922     ; 1.932      ;
; -3.569 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.329     ; 1.509      ;
; -3.568 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.329     ; 1.508      ;
; -3.566 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_8      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.329     ; 1.506      ;
; -3.566 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.329     ; 1.506      ;
; -3.565 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.329     ; 1.505      ;
; -3.564 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.329     ; 1.504      ;
; -3.547 ; UART_Link:UART_Link1|iob_sdram_cmd_address[14] ; DRAM_Controller:DRAM_Controller1|save_row[5]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.924     ; 1.892      ;
; -3.511 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.328     ; 1.452      ;
; -3.429 ; UART_Link:UART_Link1|iob_sdram_cmd_address[2]  ; DRAM_Controller:DRAM_Controller1|save_col[3]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.924     ; 1.774      ;
; -3.427 ; UART_Link:UART_Link1|iob_sdram_cmd_address[11] ; DRAM_Controller:DRAM_Controller1|save_row[2]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.924     ; 1.772      ;
; -3.322 ; UART_Link:UART_Link1|iob_sdram_cmd_address[0]  ; DRAM_Controller:DRAM_Controller1|save_col[1]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.922     ; 1.669      ;
+--------+------------------------------------------------+---------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                ;
+--------+------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                            ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -3.925 ; DRAM_Controller:DRAM_Controller1|data_out[26]        ; UART_Link:UART_Link1|data_buffer_sched[3][2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.856      ; 6.032      ;
; -3.886 ; DRAM_Controller:DRAM_Controller1|data_out[5]         ; UART_Link:UART_Link1|data_buffer_sched[0][5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.856      ; 5.993      ;
; -3.837 ; DRAM_Controller:DRAM_Controller1|data_out[25]        ; UART_Link:UART_Link1|data_buffer_sched[3][1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.853      ; 5.941      ;
; -3.820 ; DRAM_Controller:DRAM_Controller1|data_out[30]        ; UART_Link:UART_Link1|data_buffer_sched[3][6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.938      ;
; -3.808 ; DRAM_Controller:DRAM_Controller1|data_out[9]         ; UART_Link:UART_Link1|data_buffer_sched[1][1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.856      ; 5.915      ;
; -3.801 ; DRAM_Controller:DRAM_Controller1|data_out[17]        ; UART_Link:UART_Link1|data_buffer_sched[2][1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.866      ; 5.918      ;
; -3.788 ; DRAM_Controller:DRAM_Controller1|data_out[2]         ; UART_Link:UART_Link1|data_buffer_sched[0][2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.856      ; 5.895      ;
; -3.778 ; DRAM_Controller:DRAM_Controller1|data_out[10]        ; UART_Link:UART_Link1|data_buffer_sched[1][2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.856      ; 5.885      ;
; -3.777 ; DRAM_Controller:DRAM_Controller1|data_out[27]        ; UART_Link:UART_Link1|data_buffer_sched[3][3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.856      ; 5.884      ;
; -3.772 ; DRAM_Controller:DRAM_Controller1|data_out[14]        ; UART_Link:UART_Link1|data_buffer_sched[1][6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.856      ; 5.879      ;
; -3.759 ; DRAM_Controller:DRAM_Controller1|data_out[20]        ; UART_Link:UART_Link1|data_buffer_sched[2][4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.856      ; 5.866      ;
; -3.754 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_running                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 5.347      ; 9.352      ;
; -3.751 ; DRAM_Controller:DRAM_Controller1|data_out[12]        ; UART_Link:UART_Link1|data_buffer_sched[1][4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.856      ; 5.858      ;
; -3.745 ; DRAM_Controller:DRAM_Controller1|data_out[8]         ; UART_Link:UART_Link1|data_buffer_sched[1][0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.866      ; 5.862      ;
; -3.737 ; DRAM_Controller:DRAM_Controller1|data_out[18]        ; UART_Link:UART_Link1|data_buffer_sched[2][2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.856      ; 5.844      ;
; -3.734 ; DRAM_Controller:DRAM_Controller1|data_out[11]        ; UART_Link:UART_Link1|data_buffer_sched[1][3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.856      ; 5.841      ;
; -3.733 ; DRAM_Controller:DRAM_Controller1|data_out[19]        ; UART_Link:UART_Link1|data_buffer_sched[2][3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.853      ; 5.837      ;
; -3.726 ; DRAM_Controller:DRAM_Controller1|data_out[24]        ; UART_Link:UART_Link1|data_buffer_sched[3][0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.844      ;
; -3.704 ; DRAM_Controller:DRAM_Controller1|data_out[31]        ; UART_Link:UART_Link1|data_buffer_sched[3][7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.822      ;
; -3.699 ; DRAM_Controller:DRAM_Controller1|data_out[4]         ; UART_Link:UART_Link1|data_buffer_sched[0][4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.856      ; 5.806      ;
; -3.692 ; DRAM_Controller:DRAM_Controller1|data_out[1]         ; UART_Link:UART_Link1|data_buffer_sched[0][1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.856      ; 5.799      ;
; -3.689 ; DRAM_Controller:DRAM_Controller1|data_out[15]        ; UART_Link:UART_Link1|data_buffer_sched[1][7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.856      ; 5.796      ;
; -3.685 ; DRAM_Controller:DRAM_Controller1|data_out[16]        ; UART_Link:UART_Link1|data_buffer_sched[2][0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.866      ; 5.802      ;
; -3.676 ; DRAM_Controller:DRAM_Controller1|data_out[3]         ; UART_Link:UART_Link1|data_buffer_sched[0][3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.856      ; 5.783      ;
; -3.666 ; DRAM_Controller:DRAM_Controller1|data_out[7]         ; UART_Link:UART_Link1|data_buffer_sched[0][7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.866      ; 5.783      ;
; -3.647 ; DRAM_Controller:DRAM_Controller1|data_out[29]        ; UART_Link:UART_Link1|data_buffer_sched[3][5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.765      ;
; -3.645 ; DRAM_Controller:DRAM_Controller1|data_out[21]        ; UART_Link:UART_Link1|data_buffer_sched[2][5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.856      ; 5.752      ;
; -3.634 ; DRAM_Controller:DRAM_Controller1|data_out[6]         ; UART_Link:UART_Link1|data_buffer_sched[0][6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.856      ; 5.741      ;
; -3.633 ; DRAM_Controller:DRAM_Controller1|data_out[0]         ; UART_Link:UART_Link1|data_buffer_sched[0][0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.856      ; 5.740      ;
; -3.615 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.869      ; 5.735      ;
; -3.615 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.869      ; 5.735      ;
; -3.615 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.869      ; 5.735      ;
; -3.615 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.869      ; 5.735      ;
; -3.615 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.869      ; 5.735      ;
; -3.615 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.869      ; 5.735      ;
; -3.615 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[11]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.869      ; 5.735      ;
; -3.615 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[12]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.869      ; 5.735      ;
; -3.615 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[13]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.869      ; 5.735      ;
; -3.615 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[14]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.869      ; 5.735      ;
; -3.615 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[15]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.869      ; 5.735      ;
; -3.601 ; DRAM_Controller:DRAM_Controller1|data_out[23]        ; UART_Link:UART_Link1|data_buffer_sched[2][7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.719      ;
; -3.590 ; DRAM_Controller:DRAM_Controller1|data_out[13]        ; UART_Link:UART_Link1|data_buffer_sched[1][5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.856      ; 5.697      ;
; -3.580 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|sdram_tx_sched_drv_cleardelay ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.857      ; 5.688      ;
; -3.567 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.869      ; 5.687      ;
; -3.567 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.869      ; 5.687      ;
; -3.567 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[25]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.869      ; 5.687      ;
; -3.567 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[30]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.869      ; 5.687      ;
; -3.541 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|sdram_done                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.860      ; 5.652      ;
; -3.537 ; DRAM_Controller:DRAM_Controller1|data_out[28]        ; UART_Link:UART_Link1|data_buffer_sched[3][4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.856      ; 5.644      ;
; -3.529 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.868      ; 5.648      ;
; -3.529 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.868      ; 5.648      ;
; -3.529 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[17]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.868      ; 5.648      ;
; -3.529 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[31]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.868      ; 5.648      ;
; -3.517 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_idle                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.635      ;
; -3.517 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; uart_link_enable                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.635      ;
; -3.513 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|sdram_tx_sched_drv            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.857      ; 5.621      ;
; -3.508 ; DRAM_Controller:DRAM_Controller1|data_out[22]        ; UART_Link:UART_Link1|data_buffer_sched[2][6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.626      ;
; -3.486 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.869      ; 5.606      ;
; -3.466 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_done                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.865      ; 5.582      ;
; -3.411 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[3][1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.858      ; 5.520      ;
; -3.411 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[2][3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.858      ; 5.520      ;
; -3.411 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[3][4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.858      ; 5.520      ;
; -3.411 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[0][7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.858      ; 5.520      ;
; -3.411 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[3][2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.858      ; 5.520      ;
; -3.411 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[2][0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.858      ; 5.520      ;
; -3.411 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[1][0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.858      ; 5.520      ;
; -3.411 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[2][5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.858      ; 5.520      ;
; -3.411 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[2][4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.858      ; 5.520      ;
; -3.411 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[2][2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.858      ; 5.520      ;
; -3.411 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[2][1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.858      ; 5.520      ;
; -3.399 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[3][3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.862      ; 5.512      ;
; -3.399 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[0][3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.862      ; 5.512      ;
; -3.399 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[0][4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.862      ; 5.512      ;
; -3.399 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[0][6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.862      ; 5.512      ;
; -3.399 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[1][6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.862      ; 5.512      ;
; -3.399 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[0][5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.862      ; 5.512      ;
; -3.399 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[1][5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.862      ; 5.512      ;
; -3.399 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[0][0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.862      ; 5.512      ;
; -3.386 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[3][7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.859      ; 5.496      ;
; -3.386 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[2][7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.859      ; 5.496      ;
; -3.386 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[2][6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.859      ; 5.496      ;
; -3.386 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[3][6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.859      ; 5.496      ;
; -3.386 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[3][5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.859      ; 5.496      ;
; -3.386 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[3][0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.859      ; 5.496      ;
; -3.368 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[0][1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.861      ; 5.480      ;
; -3.368 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[1][1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.861      ; 5.480      ;
; -3.368 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[1][3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.861      ; 5.480      ;
; -3.368 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[1][4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.861      ; 5.480      ;
; -3.368 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[1][7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.861      ; 5.480      ;
; -3.368 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[0][2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.861      ; 5.480      ;
; -3.368 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[1][2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.861      ; 5.480      ;
; -3.360 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[24]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.868      ; 5.479      ;
; -3.360 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[16]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.868      ; 5.479      ;
; -3.360 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[18]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.868      ; 5.479      ;
; -3.360 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[19]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.868      ; 5.479      ;
; -3.360 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[20]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.868      ; 5.479      ;
; -3.360 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[21]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.868      ; 5.479      ;
; -3.360 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[22]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.868      ; 5.479      ;
; -3.360 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[23]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.868      ; 5.479      ;
; -3.360 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[27]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.868      ; 5.479      ;
+--------+------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.400 ; pll_reset                                                        ; pll_reset                                                        ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; UART_Controller:UART_Controller1|uart_rx_bit                     ; UART_Controller:UART_Controller1|uart_rx_bit                     ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit   ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Link:UART_Link1|ctrl_start                                  ; UART_Link:UART_Link1|ctrl_start                                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Link:UART_Link1|ctrl_done                                   ; UART_Link:UART_Link1|ctrl_done                                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Link:UART_Link1|carrier_magic_ctr                           ; UART_Link:UART_Link1|carrier_magic_ctr                           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Link:UART_Link1|state.s_act_wait                            ; UART_Link:UART_Link1|state.s_act_wait                            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Link:UART_Link1|tx_token[1]                                 ; UART_Link:UART_Link1|tx_token[1]                                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Link:UART_Link1|tx_token[0]                                 ; UART_Link:UART_Link1|tx_token[0]                                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Link:UART_Link1|state.s_txing                               ; UART_Link:UART_Link1|state.s_txing                               ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_tx_count[2]                ; UART_Controller:UART_Controller1|uart_tx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Link:UART_Link1|state.s_rxing                               ; UART_Link:UART_Link1|state.s_rxing                               ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Link:UART_Link1|rx_dst[1]                                   ; UART_Link:UART_Link1|rx_dst[1]                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Link:UART_Link1|rx_dst[0]                                   ; UART_Link:UART_Link1|rx_dst[0]                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]          ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.684      ;
; 0.458 ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.726      ;
; 0.458 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.725      ;
; 0.460 ; state.s_init_pll                                                 ; pll_reset                                                        ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.729      ;
; 0.463 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_rx_data_in_ack             ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.730      ;
; 0.463 ; state.s_init_pll                                                 ; state.s_init                                                     ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.732      ;
; 0.465 ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.734      ;
; 0.477 ; UART_Link:UART_Link1|state.s_act_wait                            ; UART_Link:UART_Link1|tx_schedule_drv                             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.745      ;
; 0.482 ; UART_Controller:UART_Controller1|uart_rx_filter[0]               ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.751      ;
; 0.484 ; UART_Controller:UART_Controller1|uart_rx_filter[0]               ; UART_Controller:UART_Controller1|uart_rx_bit                     ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.753      ;
; 0.486 ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; UART_Controller:UART_Controller1|rx_baud_tick                    ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.755      ;
; 0.499 ; UART_Controller:UART_Controller1|uart_rx_data_vec[7]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[6]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.767      ;
; 0.500 ; UART_Controller:UART_Controller1|uart_rx_data_vec[1]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[0]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.768      ;
; 0.500 ; UART_Controller:UART_Controller1|uart_rx_data_vec[5]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[4]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.768      ;
; 0.515 ; UART_Link:UART_Link1|rx_dst[0]                                   ; UART_Link:UART_Link1|rx_dst[1]                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.782      ;
; 0.597 ; UART_Controller:UART_Controller1|uart_rx_data_sr[0]              ; UART_Controller:UART_Controller1|uart_rx_data_sr[1]              ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.866      ;
; 0.602 ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]             ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.869      ;
; 0.617 ; UART_Link:UART_Link1|data_buffer[1][3]                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[11]                   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.883      ;
; 0.620 ; UART_Controller:UART_Controller1|uart_rx_data_vec[0]             ; UART_Link:UART_Link1|data_buffer[2][0]                           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.888      ;
; 0.627 ; UART_Controller:UART_Controller1|uart_rx_data_vec[6]             ; UART_Link:UART_Link1|data_buffer[2][6]                           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.895      ;
; 0.629 ; UART_Controller:UART_Controller1|uart_rx_data_vec[2]             ; UART_Link:UART_Link1|data_buffer[2][2]                           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.897      ;
; 0.634 ; UART_Link:UART_Link1|data_buffer[1][6]                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[14]                   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.900      ;
; 0.639 ; UART_Link:UART_Link1|data_buffer[1][7]                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[15]                   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.905      ;
; 0.639 ; UART_Link:UART_Link1|data_buffer[0][7]                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[7]                    ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.905      ;
; 0.639 ; UART_Link:UART_Link1|data_buffer[1][2]                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[10]                   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.905      ;
; 0.648 ; UART_Controller:UART_Controller1|uart_rx_data_vec[3]             ; UART_Link:UART_Link1|data_buffer[2][3]                           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.916      ;
; 0.651 ; UART_Controller:UART_Controller1|uart_rx_data_vec[4]             ; UART_Link:UART_Link1|data_buffer[2][4]                           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.919      ;
; 0.674 ; UART_Link:UART_Link1|state.s_txing                               ; UART_Link:UART_Link1|iob_uart_write                              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.942      ;
; 0.687 ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]             ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.954      ;
; 0.689 ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[0]             ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]             ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; UART_Controller:UART_Controller1|uart_tx_data_vec[6]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]             ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]             ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; UART_Controller:UART_Controller1|rx_baud_counter[1]              ; UART_Controller:UART_Controller1|rx_baud_counter[1]              ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.962      ;
; 0.694 ; UART_Controller:UART_Controller1|rx_baud_counter[3]              ; UART_Controller:UART_Controller1|rx_baud_counter[3]              ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.963      ;
; 0.694 ; UART_Controller:UART_Controller1|rx_baud_counter[2]              ; UART_Controller:UART_Controller1|rx_baud_counter[2]              ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.963      ;
; 0.696 ; UART_Controller:UART_Controller1|tx_baud_counter[2]              ; UART_Controller:UART_Controller1|tx_baud_counter[2]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; UART_Controller:UART_Controller1|tx_baud_counter[8]              ; UART_Controller:UART_Controller1|tx_baud_counter[8]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; UART_Controller:UART_Controller1|tx_baud_counter[6]              ; UART_Controller:UART_Controller1|tx_baud_counter[6]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.965      ;
; 0.699 ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.968      ;
; 0.699 ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.966      ;
; 0.700 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.967      ;
; 0.705 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]                  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]                  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[13]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[13]                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[15]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[15]                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[11]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[11]                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[19]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[19]                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[21]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[21]                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[29]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[29]                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; UART_Link:UART_Link1|data_buffer_fill_ctr[3]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[3]                     ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.972      ;
; 0.706 ; UART_Link:UART_Link1|data_buffer_fill_ctr[5]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[5]                     ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.972      ;
; 0.706 ; UART_Link:UART_Link1|data_buffer_fill_ctr[13]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[13]                    ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.972      ;
; 0.706 ; UART_Link:UART_Link1|data_buffer_fill_ctr[15]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[15]                    ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.972      ;
; 0.707 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[1]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[1]                  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17]                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[27]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[27]                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; UART_Link:UART_Link1|data_buffer_fill_ctr[11]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[11]                    ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; UART_Link:UART_Link1|data_buffer_fill_ctr[19]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[19]                    ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; UART_Link:UART_Link1|data_buffer_fill_ctr[21]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[21]                    ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; UART_Link:UART_Link1|data_buffer_fill_ctr[29]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[29]                    ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.973      ;
; 0.708 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[6]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[6]                  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[9]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[9]                  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[22]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[22]                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[31]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[31]                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; UART_Link:UART_Link1|data_buffer_fill_ctr[1]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[1]                     ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; UART_Link:UART_Link1|data_buffer_fill_ctr[17]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[17]                    ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.974      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+-------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.401 ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]          ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_startup     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; DRAM_Controller:DRAM_Controller1|iob_cke                ; DRAM_Controller:DRAM_Controller1|iob_cke             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|pending_refresh     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|got_transaction     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.470 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[4]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[3]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.496 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|iob_command[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.764      ;
; 0.499 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.767      ;
; 0.511 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_address[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.778      ;
; 0.513 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_address[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.780      ;
; 0.516 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.783      ;
; 0.524 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; DRAM_Controller:DRAM_Controller1|data_ready_delay[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.792      ;
; 0.525 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; DRAM_Controller:DRAM_Controller1|iob_bank[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.793      ;
; 0.528 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|iob_address[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.795      ;
; 0.598 ; DRAM_Controller:DRAM_Controller1|state.s_read_3         ; DRAM_Controller:DRAM_Controller1|state.s_read_4      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.600 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; DRAM_Controller:DRAM_Controller1|state.s_read_4         ; DRAM_Controller:DRAM_Controller1|state.s_precharge   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.605 ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.873      ;
; 0.626 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_7      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.894      ;
; 0.627 ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; DRAM_Controller:DRAM_Controller1|state.s_write_3     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.895      ;
; 0.643 ; DRAM_Controller:DRAM_Controller1|state.s_precharge      ; DRAM_Controller:DRAM_Controller1|iob_command[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.910      ;
; 0.648 ; DRAM_Controller:DRAM_Controller1|state.s_precharge      ; DRAM_Controller:DRAM_Controller1|iob_address[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.915      ;
; 0.686 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; DRAM_Controller:DRAM_Controller1|state.s_idle        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.691 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2      ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.958      ;
; 0.693 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; DRAM_Controller:DRAM_Controller1|state.s_write_3        ; DRAM_Controller:DRAM_Controller1|state.s_precharge   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.697 ; DRAM_Controller:DRAM_Controller1|state.s_read_2         ; DRAM_Controller:DRAM_Controller1|state.s_read_3      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.698 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.699 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.966      ;
; 0.713 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_idle        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.720 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.987      ;
; 0.735 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.003      ;
; 0.735 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_8   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.003      ;
; 0.736 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.004      ;
; 0.737 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; DRAM_Controller:DRAM_Controller1|state.s_read_2      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.005      ;
; 0.746 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; DRAM_Controller:DRAM_Controller1|state.s_write_2     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.014      ;
; 0.765 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; DRAM_Controller:DRAM_Controller1|iob_bank[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.033      ;
; 0.765 ; DRAM_Controller:DRAM_Controller1|state.s_write_3        ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.033      ;
; 0.765 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; DRAM_Controller:DRAM_Controller1|iob_bank[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.033      ;
; 0.780 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_address[12]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.047      ;
; 0.780 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.048      ;
; 0.786 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_address[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.053      ;
; 0.786 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|iob_address[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.053      ;
; 0.788 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|iob_address[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.055      ;
; 0.792 ; DRAM_Controller:DRAM_Controller1|captured_data_last[3]  ; DRAM_Controller:DRAM_Controller1|data_out[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.059      ;
; 0.792 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.059      ;
; 0.792 ; DRAM_Controller:DRAM_Controller1|state.s_read_2         ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.060      ;
; 0.793 ; DRAM_Controller:DRAM_Controller1|captured_data_last[5]  ; DRAM_Controller:DRAM_Controller1|data_out[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.060      ;
; 0.796 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_8      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_7   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.063      ;
; 0.799 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[1]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.071      ;
; 0.804 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.071      ;
; 0.806 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; DRAM_Controller:DRAM_Controller1|iob_bank[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.074      ;
; 0.823 ; DRAM_Controller:DRAM_Controller1|captured_data_last[4]  ; DRAM_Controller:DRAM_Controller1|data_out[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.091      ;
; 0.839 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.107      ;
; 0.843 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|iob_address[12]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.110      ;
; 0.873 ; DRAM_Controller:DRAM_Controller1|save_row[3]            ; DRAM_Controller:DRAM_Controller1|iob_address[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.330     ; 0.738      ;
; 0.874 ; DRAM_Controller:DRAM_Controller1|save_col[4]            ; DRAM_Controller:DRAM_Controller1|iob_address[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.330     ; 0.739      ;
; 0.876 ; DRAM_Controller:DRAM_Controller1|save_col[1]            ; DRAM_Controller:DRAM_Controller1|iob_address[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.330     ; 0.741      ;
; 0.899 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.168      ;
; 0.917 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[2]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.184      ;
; 0.926 ; DRAM_Controller:DRAM_Controller1|captured_data_last[12] ; DRAM_Controller:DRAM_Controller1|data_out[12]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.203      ;
; 0.927 ; DRAM_Controller:DRAM_Controller1|state.s_precharge      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.194      ;
; 0.928 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|pending_refresh     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.194      ;
; 0.934 ; DRAM_Controller:DRAM_Controller1|captured_data_last[1]  ; DRAM_Controller:DRAM_Controller1|data_out[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.211      ;
; 0.944 ; DRAM_Controller:DRAM_Controller1|captured_data_last[2]  ; DRAM_Controller:DRAM_Controller1|data_out[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.221      ;
; 0.951 ; DRAM_Controller:DRAM_Controller1|save_d_in[16]          ; DRAM_Controller:DRAM_Controller1|iob_data[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.409     ; 0.737      ;
; 0.951 ; DRAM_Controller:DRAM_Controller1|captured_data_last[9]  ; DRAM_Controller:DRAM_Controller1|data_out[9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.228      ;
; 0.954 ; DRAM_Controller:DRAM_Controller1|captured_data_last[11] ; DRAM_Controller:DRAM_Controller1|data_out[11]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.231      ;
; 0.963 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1      ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.233      ;
; 0.985 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.252      ;
; 0.985 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|pending_refresh     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.250      ;
; 0.987 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.254      ;
; 0.991 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.258      ;
; 1.000 ; DRAM_Controller:DRAM_Controller1|save_row[2]            ; DRAM_Controller:DRAM_Controller1|iob_address[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.330     ; 0.865      ;
; 1.003 ; DRAM_Controller:DRAM_Controller1|save_row[8]            ; DRAM_Controller:DRAM_Controller1|iob_address[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.330     ; 0.868      ;
; 1.004 ; DRAM_Controller:DRAM_Controller1|save_row[11]           ; DRAM_Controller:DRAM_Controller1|iob_address[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.330     ; 0.869      ;
; 1.005 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_address[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.272      ;
; 1.007 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_command[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.274      ;
; 1.012 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.279      ;
; 1.014 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_cke             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.279      ;
; 1.015 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.282      ;
; 1.016 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.283      ;
; 1.018 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.285      ;
; 1.027 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.294      ;
; 1.030 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.041 ; DRAM_Controller:DRAM_Controller1|captured_data_last[8]  ; DRAM_Controller:DRAM_Controller1|data_out[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.316      ;
; 1.060 ; DRAM_Controller:DRAM_Controller1|captured_data_last[10] ; DRAM_Controller:DRAM_Controller1|data_out[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.337      ;
; 1.086 ; DRAM_Controller:DRAM_Controller1|save_col[7]            ; DRAM_Controller:DRAM_Controller1|iob_address[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.371     ; 0.910      ;
; 1.087 ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; DRAM_Controller:DRAM_Controller1|iob_data[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.353      ;
; 1.089 ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; DRAM_Controller:DRAM_Controller1|iob_data[11]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.355      ;
; 1.090 ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; DRAM_Controller:DRAM_Controller1|iob_data[9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.356      ;
; 1.090 ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; DRAM_Controller:DRAM_Controller1|iob_data[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.356      ;
; 1.095 ; DRAM_Controller:DRAM_Controller1|save_col[3]            ; DRAM_Controller:DRAM_Controller1|iob_address[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.330     ; 0.960      ;
; 1.098 ; DRAM_Controller:DRAM_Controller1|captured_data_last[0]  ; DRAM_Controller:DRAM_Controller1|data_out[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.376      ;
; 1.103 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|iob_command[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.371      ;
; 1.104 ; DRAM_Controller:DRAM_Controller1|captured_data_last[15] ; DRAM_Controller:DRAM_Controller1|data_out[15]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.382      ;
+-------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.096 ; -181.423      ;
; CLK                                                  ; -1.677 ; -102.810      ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.185 ; 0.000         ;
; CLK                                                  ; 0.186 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.600 ; 0.000         ;
; CLK                                                  ; 9.851 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+--------+------------------------------------------------+---------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                 ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+---------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -2.096 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.334     ; 1.016      ;
; -2.012 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.334     ; 0.932      ;
; -2.003 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_write_3        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.334     ; 0.923      ;
; -2.000 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_4         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.334     ; 0.920      ;
; -1.998 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.334     ; 0.918      ;
; -1.983 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_precharge      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.334     ; 0.903      ;
; -1.979 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.333     ; 0.900      ;
; -1.979 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.333     ; 0.900      ;
; -1.978 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.333     ; 0.899      ;
; -1.978 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.333     ; 0.899      ;
; -1.977 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.333     ; 0.898      ;
; -1.976 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.333     ; 0.897      ;
; -1.976 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.333     ; 0.897      ;
; -1.974 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.333     ; 0.895      ;
; -1.973 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[7]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.163     ; 1.064      ;
; -1.973 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_col[5]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.163     ; 1.064      ;
; -1.973 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[5]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.163     ; 1.064      ;
; -1.973 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_col[4]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.163     ; 1.064      ;
; -1.973 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_col[3]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.163     ; 1.064      ;
; -1.973 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[3]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.163     ; 1.064      ;
; -1.973 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[2]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.163     ; 1.064      ;
; -1.973 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_col[1]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.163     ; 1.064      ;
; -1.972 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.333     ; 0.893      ;
; -1.972 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.333     ; 0.893      ;
; -1.971 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.333     ; 0.892      ;
; -1.965 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.335     ; 0.884      ;
; -1.965 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.335     ; 0.884      ;
; -1.957 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_bank[0]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.133     ; 1.078      ;
; -1.957 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[10]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.133     ; 1.078      ;
; -1.957 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_col[6]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.133     ; 1.078      ;
; -1.957 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[4]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.133     ; 1.078      ;
; -1.957 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_col[2]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.133     ; 1.078      ;
; -1.957 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[0]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.133     ; 1.078      ;
; -1.957 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[12]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.133     ; 1.078      ;
; -1.957 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[9]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.133     ; 1.078      ;
; -1.948 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_col[7]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.148     ; 1.054      ;
; -1.948 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[28]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.148     ; 1.054      ;
; -1.948 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[27]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.148     ; 1.054      ;
; -1.948 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[11]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.148     ; 1.054      ;
; -1.948 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[10]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.148     ; 1.054      ;
; -1.948 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[25]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.148     ; 1.054      ;
; -1.948 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[9]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.148     ; 1.054      ;
; -1.941 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[15]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.133     ; 1.062      ;
; -1.941 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[14]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.133     ; 1.062      ;
; -1.941 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[12]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.133     ; 1.062      ;
; -1.941 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[20]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.133     ; 1.062      ;
; -1.941 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[3]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.133     ; 1.062      ;
; -1.941 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[19]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.133     ; 1.062      ;
; -1.941 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[2]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.133     ; 1.062      ;
; -1.929 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[24]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.142     ; 1.041      ;
; -1.929 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[23]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.142     ; 1.041      ;
; -1.929 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[6]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.142     ; 1.041      ;
; -1.929 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[21]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.142     ; 1.041      ;
; -1.926 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_bank[1]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.140     ; 1.040      ;
; -1.926 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[1]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.140     ; 1.040      ;
; -1.926 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[31]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.140     ; 1.040      ;
; -1.926 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[30]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.140     ; 1.040      ;
; -1.926 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[29]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.140     ; 1.040      ;
; -1.926 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[13]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.140     ; 1.040      ;
; -1.926 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[26]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.140     ; 1.040      ;
; -1.926 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[8]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.140     ; 1.040      ;
; -1.926 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[7]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.140     ; 1.040      ;
; -1.926 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[22]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.140     ; 1.040      ;
; -1.926 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[5]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.140     ; 1.040      ;
; -1.926 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[4]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.140     ; 1.040      ;
; -1.926 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[18]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.140     ; 1.040      ;
; -1.926 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[1]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.140     ; 1.040      ;
; -1.926 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[17]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.140     ; 1.040      ;
; -1.910 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[6]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.158     ; 1.006      ;
; -1.910 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[11]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.158     ; 1.006      ;
; -1.910 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_row[8]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.158     ; 1.006      ;
; -1.894 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.334     ; 0.814      ;
; -1.894 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_2         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.334     ; 0.814      ;
; -1.888 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_3         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.334     ; 0.808      ;
; -1.888 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|got_transaction        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.334     ; 0.808      ;
; -1.883 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_7      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.336     ; 0.801      ;
; -1.873 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[0]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.126     ; 1.001      ;
; -1.873 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_d_in[16]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.126     ; 1.001      ;
; -1.873 ; UART_Link:UART_Link1|iob_sdram_cmd_en          ; DRAM_Controller:DRAM_Controller1|save_wr                ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.126     ; 1.001      ;
; -1.853 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.335     ; 0.772      ;
; -1.853 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.335     ; 0.772      ;
; -1.852 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.335     ; 0.771      ;
; -1.851 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.335     ; 0.770      ;
; -1.849 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.335     ; 0.768      ;
; -1.848 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.335     ; 0.767      ;
; -1.847 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.335     ; 0.766      ;
; -1.843 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.336     ; 0.761      ;
; -1.843 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.336     ; 0.761      ;
; -1.837 ; UART_Link:UART_Link1|iob_sdram_cmd_address[16] ; DRAM_Controller:DRAM_Controller1|save_row[7]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.164     ; 0.927      ;
; -1.830 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.335     ; 0.749      ;
; -1.830 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.335     ; 0.749      ;
; -1.827 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_8      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.335     ; 0.746      ;
; -1.827 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.335     ; 0.746      ;
; -1.826 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.335     ; 0.745      ;
; -1.825 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.335     ; 0.744      ;
; -1.792 ; UART_Link:UART_Link1|iob_sdram_cmd_address[14] ; DRAM_Controller:DRAM_Controller1|save_row[5]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.166     ; 0.880      ;
; -1.752 ; UART_Link:UART_Link1|iob_sdram_cmd_address[11] ; DRAM_Controller:DRAM_Controller1|save_row[2]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.166     ; 0.840      ;
; -1.750 ; UART_Link:UART_Link1|iob_sdram_cmd_address[2]  ; DRAM_Controller:DRAM_Controller1|save_col[3]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.166     ; 0.838      ;
; -1.714 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.336     ; 0.632      ;
; -1.708 ; UART_Link:UART_Link1|iob_sdram_cmd_address[0]  ; DRAM_Controller:DRAM_Controller1|save_col[1]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.164     ; 0.798      ;
+--------+------------------------------------------------+---------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                ;
+--------+------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                            ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.677 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_running                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.006        ; 2.955      ; 4.545      ;
; -1.642 ; DRAM_Controller:DRAM_Controller1|data_out[16]        ; UART_Link:UART_Link1|data_buffer_sched[2][0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.964      ;
; -1.623 ; DRAM_Controller:DRAM_Controller1|data_out[7]         ; UART_Link:UART_Link1|data_buffer_sched[0][7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.945      ;
; -1.527 ; DRAM_Controller:DRAM_Controller1|data_out[30]        ; UART_Link:UART_Link1|data_buffer_sched[3][6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.850      ;
; -1.520 ; DRAM_Controller:DRAM_Controller1|data_out[17]        ; UART_Link:UART_Link1|data_buffer_sched[2][1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.842      ;
; -1.514 ; DRAM_Controller:DRAM_Controller1|data_out[2]         ; UART_Link:UART_Link1|data_buffer_sched[0][2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.081      ; 2.831      ;
; -1.507 ; DRAM_Controller:DRAM_Controller1|data_out[9]         ; UART_Link:UART_Link1|data_buffer_sched[1][1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.081      ; 2.824      ;
; -1.504 ; DRAM_Controller:DRAM_Controller1|data_out[6]         ; UART_Link:UART_Link1|data_buffer_sched[0][6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.080      ; 2.820      ;
; -1.495 ; DRAM_Controller:DRAM_Controller1|data_out[27]        ; UART_Link:UART_Link1|data_buffer_sched[3][3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.080      ; 2.811      ;
; -1.493 ; DRAM_Controller:DRAM_Controller1|data_out[31]        ; UART_Link:UART_Link1|data_buffer_sched[3][7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.816      ;
; -1.485 ; DRAM_Controller:DRAM_Controller1|data_out[14]        ; UART_Link:UART_Link1|data_buffer_sched[1][6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.080      ; 2.801      ;
; -1.484 ; DRAM_Controller:DRAM_Controller1|data_out[3]         ; UART_Link:UART_Link1|data_buffer_sched[0][3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.080      ; 2.800      ;
; -1.476 ; DRAM_Controller:DRAM_Controller1|data_out[24]        ; UART_Link:UART_Link1|data_buffer_sched[3][0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.799      ;
; -1.471 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.794      ;
; -1.471 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.794      ;
; -1.471 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[25]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.794      ;
; -1.471 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[30]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.794      ;
; -1.467 ; DRAM_Controller:DRAM_Controller1|data_out[0]         ; UART_Link:UART_Link1|data_buffer_sched[0][0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.080      ; 2.783      ;
; -1.456 ; DRAM_Controller:DRAM_Controller1|data_out[4]         ; UART_Link:UART_Link1|data_buffer_sched[0][4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.080      ; 2.772      ;
; -1.456 ; DRAM_Controller:DRAM_Controller1|data_out[15]        ; UART_Link:UART_Link1|data_buffer_sched[1][7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.081      ; 2.773      ;
; -1.454 ; DRAM_Controller:DRAM_Controller1|data_out[5]         ; UART_Link:UART_Link1|data_buffer_sched[0][5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.080      ; 2.770      ;
; -1.452 ; DRAM_Controller:DRAM_Controller1|data_out[25]        ; UART_Link:UART_Link1|data_buffer_sched[3][1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.080      ; 2.768      ;
; -1.448 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.770      ;
; -1.448 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.770      ;
; -1.448 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[17]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.770      ;
; -1.448 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[31]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.770      ;
; -1.445 ; DRAM_Controller:DRAM_Controller1|data_out[13]        ; UART_Link:UART_Link1|data_buffer_sched[1][5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.080      ; 2.761      ;
; -1.442 ; DRAM_Controller:DRAM_Controller1|data_out[23]        ; UART_Link:UART_Link1|data_buffer_sched[2][7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.765      ;
; -1.441 ; DRAM_Controller:DRAM_Controller1|data_out[20]        ; UART_Link:UART_Link1|data_buffer_sched[2][4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.081      ; 2.758      ;
; -1.434 ; DRAM_Controller:DRAM_Controller1|data_out[19]        ; UART_Link:UART_Link1|data_buffer_sched[2][3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.080      ; 2.750      ;
; -1.431 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.754      ;
; -1.406 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|sdram_done                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.726      ;
; -1.403 ; DRAM_Controller:DRAM_Controller1|data_out[1]         ; UART_Link:UART_Link1|data_buffer_sched[0][1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.081      ; 2.720      ;
; -1.402 ; DRAM_Controller:DRAM_Controller1|data_out[29]        ; UART_Link:UART_Link1|data_buffer_sched[3][5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.725      ;
; -1.393 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.716      ;
; -1.393 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.716      ;
; -1.393 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.716      ;
; -1.393 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.716      ;
; -1.393 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.716      ;
; -1.393 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.716      ;
; -1.393 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[11]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.716      ;
; -1.393 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[12]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.716      ;
; -1.393 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[13]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.716      ;
; -1.393 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[14]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.716      ;
; -1.393 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[15]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.716      ;
; -1.386 ; DRAM_Controller:DRAM_Controller1|data_out[22]        ; UART_Link:UART_Link1|data_buffer_sched[2][6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.709      ;
; -1.384 ; DRAM_Controller:DRAM_Controller1|data_out[28]        ; UART_Link:UART_Link1|data_buffer_sched[3][4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.081      ; 2.701      ;
; -1.380 ; DRAM_Controller:DRAM_Controller1|data_out[8]         ; UART_Link:UART_Link1|data_buffer_sched[1][0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.702      ;
; -1.374 ; DRAM_Controller:DRAM_Controller1|data_out[26]        ; UART_Link:UART_Link1|data_buffer_sched[3][2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.081      ; 2.691      ;
; -1.372 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|sdram_tx_sched_drv_cleardelay ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.081      ; 2.689      ;
; -1.371 ; DRAM_Controller:DRAM_Controller1|data_out[18]        ; UART_Link:UART_Link1|data_buffer_sched[2][2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.081      ; 2.688      ;
; -1.342 ; DRAM_Controller:DRAM_Controller1|data_out[11]        ; UART_Link:UART_Link1|data_buffer_sched[1][3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.081      ; 2.659      ;
; -1.324 ; DRAM_Controller:DRAM_Controller1|data_out[10]        ; UART_Link:UART_Link1|data_buffer_sched[1][2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.081      ; 2.641      ;
; -1.290 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[24]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.612      ;
; -1.290 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[16]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.612      ;
; -1.290 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[18]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.612      ;
; -1.290 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[19]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.612      ;
; -1.290 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[20]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.612      ;
; -1.290 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[21]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.612      ;
; -1.290 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[22]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.612      ;
; -1.290 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[23]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.612      ;
; -1.290 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[27]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.612      ;
; -1.290 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[26]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.612      ;
; -1.290 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[29]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.612      ;
; -1.290 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_write_wait_ctr[28]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.612      ;
; -1.288 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[3][1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.082      ; 2.606      ;
; -1.288 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[2][3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.082      ; 2.606      ;
; -1.288 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[3][4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.082      ; 2.606      ;
; -1.288 ; DRAM_Controller:DRAM_Controller1|data_out[12]        ; UART_Link:UART_Link1|data_buffer_sched[1][4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.081      ; 2.605      ;
; -1.288 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[0][7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.082      ; 2.606      ;
; -1.288 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[3][2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.082      ; 2.606      ;
; -1.288 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[2][0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.082      ; 2.606      ;
; -1.288 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[1][0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.082      ; 2.606      ;
; -1.288 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[2][5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.082      ; 2.606      ;
; -1.288 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[2][4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.082      ; 2.606      ;
; -1.288 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[2][2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.082      ; 2.606      ;
; -1.288 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[2][1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.082      ; 2.606      ;
; -1.282 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; UART_Link:UART_Link1|sdram_done                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.604      ;
; -1.281 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[3][3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.083      ; 2.600      ;
; -1.281 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[0][3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.083      ; 2.600      ;
; -1.281 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[0][4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.083      ; 2.600      ;
; -1.281 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[0][6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.083      ; 2.600      ;
; -1.281 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[1][6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.083      ; 2.600      ;
; -1.281 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[0][5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.083      ; 2.600      ;
; -1.281 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[1][5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.083      ; 2.600      ;
; -1.281 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[0][0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.083      ; 2.600      ;
; -1.279 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[3][7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.083      ; 2.598      ;
; -1.279 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[2][7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.083      ; 2.598      ;
; -1.279 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[2][6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.083      ; 2.598      ;
; -1.279 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[3][6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.083      ; 2.598      ;
; -1.279 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[3][5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.083      ; 2.598      ;
; -1.279 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[3][0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.083      ; 2.598      ;
; -1.265 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[0][1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.083      ; 2.584      ;
; -1.265 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[1][1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.083      ; 2.584      ;
; -1.265 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[1][3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.083      ; 2.584      ;
; -1.265 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[1][4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.083      ; 2.584      ;
; -1.265 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[1][7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.083      ; 2.584      ;
; -1.265 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[0][2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.083      ; 2.584      ;
; -1.265 ; DRAM_Controller:DRAM_Controller1|data_ready          ; UART_Link:UART_Link1|data_buffer_sched[1][2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.083      ; 2.584      ;
; -1.264 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_idle                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.085      ; 2.585      ;
+--------+------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+-------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.185 ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_startup     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; DRAM_Controller:DRAM_Controller1|iob_cke                ; DRAM_Controller:DRAM_Controller1|iob_cke             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]          ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|pending_refresh     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|got_transaction     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[4]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[3]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.222 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; DRAM_Controller:DRAM_Controller1|data_ready_delay[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.343      ;
; 0.225 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; DRAM_Controller:DRAM_Controller1|iob_bank[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.346      ;
; 0.225 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|iob_command[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.346      ;
; 0.225 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.346      ;
; 0.226 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|iob_address[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.347      ;
; 0.230 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_address[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.351      ;
; 0.233 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_address[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.354      ;
; 0.235 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.356      ;
; 0.252 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; DRAM_Controller:DRAM_Controller1|state.s_read_3         ; DRAM_Controller:DRAM_Controller1|state.s_read_4      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.254 ; DRAM_Controller:DRAM_Controller1|state.s_read_4         ; DRAM_Controller:DRAM_Controller1|state.s_precharge   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.263 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_7      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.385      ;
; 0.267 ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; DRAM_Controller:DRAM_Controller1|state.s_write_3     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.275 ; DRAM_Controller:DRAM_Controller1|state.s_precharge      ; DRAM_Controller:DRAM_Controller1|iob_command[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.395      ;
; 0.279 ; DRAM_Controller:DRAM_Controller1|state.s_precharge      ; DRAM_Controller:DRAM_Controller1|iob_address[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.293 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; DRAM_Controller:DRAM_Controller1|state.s_idle        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.295 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2      ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.297 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.298 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; DRAM_Controller:DRAM_Controller1|state.s_write_3        ; DRAM_Controller:DRAM_Controller1|state.s_precharge   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.300 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_idle        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.301 ; DRAM_Controller:DRAM_Controller1|state.s_read_2         ; DRAM_Controller:DRAM_Controller1|state.s_read_3      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.422      ;
; 0.308 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.430      ;
; 0.316 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_8   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.321 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; DRAM_Controller:DRAM_Controller1|state.s_read_2      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.442      ;
; 0.328 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.449      ;
; 0.328 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; DRAM_Controller:DRAM_Controller1|state.s_write_2     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.449      ;
; 0.329 ; DRAM_Controller:DRAM_Controller1|state.s_write_3        ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.450      ;
; 0.330 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; DRAM_Controller:DRAM_Controller1|iob_bank[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.451      ;
; 0.331 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; DRAM_Controller:DRAM_Controller1|iob_bank[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.452      ;
; 0.332 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_8      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_7   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.452      ;
; 0.340 ; DRAM_Controller:DRAM_Controller1|state.s_read_2         ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.461      ;
; 0.342 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_address[12]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.463      ;
; 0.343 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.464      ;
; 0.343 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|iob_address[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.464      ;
; 0.346 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|iob_address[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.467      ;
; 0.347 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_address[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.468      ;
; 0.349 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; DRAM_Controller:DRAM_Controller1|iob_bank[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.470      ;
; 0.351 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|iob_address[12]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.472      ;
; 0.355 ; DRAM_Controller:DRAM_Controller1|captured_data_last[3]  ; DRAM_Controller:DRAM_Controller1|data_out[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.476      ;
; 0.356 ; DRAM_Controller:DRAM_Controller1|captured_data_last[5]  ; DRAM_Controller:DRAM_Controller1|data_out[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.477      ;
; 0.357 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.478      ;
; 0.358 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[1]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.481      ;
; 0.367 ; DRAM_Controller:DRAM_Controller1|captured_data_last[4]  ; DRAM_Controller:DRAM_Controller1|data_out[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.488      ;
; 0.368 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.489      ;
; 0.369 ; DRAM_Controller:DRAM_Controller1|save_row[3]            ; DRAM_Controller:DRAM_Controller1|iob_address[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.139     ; 0.314      ;
; 0.370 ; DRAM_Controller:DRAM_Controller1|save_col[4]            ; DRAM_Controller:DRAM_Controller1|iob_address[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.139     ; 0.315      ;
; 0.372 ; DRAM_Controller:DRAM_Controller1|save_col[1]            ; DRAM_Controller:DRAM_Controller1|iob_address[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.139     ; 0.317      ;
; 0.383 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.505      ;
; 0.394 ; DRAM_Controller:DRAM_Controller1|save_d_in[16]          ; DRAM_Controller:DRAM_Controller1|iob_data[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.165     ; 0.313      ;
; 0.403 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|pending_refresh     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.523      ;
; 0.404 ; DRAM_Controller:DRAM_Controller1|state.s_precharge      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.524      ;
; 0.411 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[2]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.531      ;
; 0.422 ; DRAM_Controller:DRAM_Controller1|captured_data_last[12] ; DRAM_Controller:DRAM_Controller1|data_out[12]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.546      ;
; 0.423 ; DRAM_Controller:DRAM_Controller1|captured_data_last[1]  ; DRAM_Controller:DRAM_Controller1|data_out[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.547      ;
; 0.427 ; DRAM_Controller:DRAM_Controller1|save_row[2]            ; DRAM_Controller:DRAM_Controller1|iob_address[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.139     ; 0.372      ;
; 0.428 ; DRAM_Controller:DRAM_Controller1|captured_data_last[2]  ; DRAM_Controller:DRAM_Controller1|data_out[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.552      ;
; 0.428 ; DRAM_Controller:DRAM_Controller1|save_row[8]            ; DRAM_Controller:DRAM_Controller1|iob_address[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.139     ; 0.373      ;
; 0.429 ; DRAM_Controller:DRAM_Controller1|save_row[11]           ; DRAM_Controller:DRAM_Controller1|iob_address[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.139     ; 0.374      ;
; 0.431 ; DRAM_Controller:DRAM_Controller1|captured_data_last[9]  ; DRAM_Controller:DRAM_Controller1|data_out[9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.555      ;
; 0.432 ; DRAM_Controller:DRAM_Controller1|captured_data_last[11] ; DRAM_Controller:DRAM_Controller1|data_out[11]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.556      ;
; 0.434 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1      ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.557      ;
; 0.440 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_address[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.561      ;
; 0.442 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|pending_refresh     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_command[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.445 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.567      ;
; 0.446 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.568      ;
; 0.448 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_cke             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.454 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.576      ;
; 0.455 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.577      ;
; 0.457 ; DRAM_Controller:DRAM_Controller1|captured_data_last[8]  ; DRAM_Controller:DRAM_Controller1|data_out[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.586      ;
; 0.457 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.579      ;
; 0.458 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.580      ;
; 0.460 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.582      ;
; 0.461 ; DRAM_Controller:DRAM_Controller1|save_col[7]            ; DRAM_Controller:DRAM_Controller1|iob_address[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.391      ;
; 0.461 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.583      ;
; 0.466 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.588      ;
; 0.468 ; DRAM_Controller:DRAM_Controller1|captured_data_last[10] ; DRAM_Controller:DRAM_Controller1|data_out[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.592      ;
; 0.473 ; DRAM_Controller:DRAM_Controller1|save_col[3]            ; DRAM_Controller:DRAM_Controller1|iob_address[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.139     ; 0.418      ;
; 0.478 ; DRAM_Controller:DRAM_Controller1|save_row[7]            ; DRAM_Controller:DRAM_Controller1|iob_address[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.139     ; 0.423      ;
; 0.481 ; DRAM_Controller:DRAM_Controller1|captured_data_last[0]  ; DRAM_Controller:DRAM_Controller1|data_out[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.606      ;
; 0.487 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_command[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.609      ;
; 0.488 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.610      ;
; 0.491 ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; DRAM_Controller:DRAM_Controller1|iob_data[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.610      ;
; 0.492 ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; DRAM_Controller:DRAM_Controller1|iob_data[11]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.611      ;
; 0.494 ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; DRAM_Controller:DRAM_Controller1|iob_data[9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.613      ;
+-------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; pll_reset                                                        ; pll_reset                                                        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit   ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Controller:UART_Controller1|uart_rx_bit                     ; UART_Controller:UART_Controller1|uart_rx_bit                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_tx_count[2]                ; UART_Controller:UART_Controller1|uart_tx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|ctrl_start                                  ; UART_Link:UART_Link1|ctrl_start                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|ctrl_done                                   ; UART_Link:UART_Link1|ctrl_done                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|state.s_rxing                               ; UART_Link:UART_Link1|state.s_rxing                               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|carrier_magic_ctr                           ; UART_Link:UART_Link1|carrier_magic_ctr                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|state.s_act_wait                            ; UART_Link:UART_Link1|state.s_act_wait                            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|rx_dst[1]                                   ; UART_Link:UART_Link1|rx_dst[1]                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|rx_dst[0]                                   ; UART_Link:UART_Link1|rx_dst[0]                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|tx_token[1]                                 ; UART_Link:UART_Link1|tx_token[1]                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|tx_token[0]                                 ; UART_Link:UART_Link1|tx_token[0]                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|state.s_txing                               ; UART_Link:UART_Link1|state.s_txing                               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.199 ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; UART_Controller:UART_Controller1|uart_rx_filter[0]               ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.321      ;
; 0.202 ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.323      ;
; 0.202 ; UART_Controller:UART_Controller1|uart_rx_filter[0]               ; UART_Controller:UART_Controller1|uart_rx_bit                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.323      ;
; 0.203 ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; UART_Controller:UART_Controller1|rx_baud_tick                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; state.s_init_pll                                                 ; pll_reset                                                        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.325      ;
; 0.207 ; state.s_init_pll                                                 ; state.s_init                                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.328      ;
; 0.208 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_rx_data_in_ack             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; UART_Controller:UART_Controller1|uart_rx_data_vec[7]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[6]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; UART_Controller:UART_Controller1|uart_rx_data_vec[1]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[0]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.330      ;
; 0.209 ; UART_Controller:UART_Controller1|uart_rx_data_vec[5]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[4]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.330      ;
; 0.214 ; UART_Link:UART_Link1|state.s_act_wait                            ; UART_Link:UART_Link1|tx_schedule_drv                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.334      ;
; 0.219 ; UART_Link:UART_Link1|rx_dst[0]                                   ; UART_Link:UART_Link1|rx_dst[1]                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.339      ;
; 0.252 ; UART_Controller:UART_Controller1|uart_rx_data_sr[0]              ; UART_Controller:UART_Controller1|uart_rx_data_sr[1]              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.373      ;
; 0.256 ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.376      ;
; 0.263 ; UART_Link:UART_Link1|data_buffer[1][3]                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[11]                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.384      ;
; 0.264 ; UART_Controller:UART_Controller1|uart_rx_data_vec[0]             ; UART_Link:UART_Link1|data_buffer[2][0]                           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.385      ;
; 0.268 ; UART_Controller:UART_Controller1|uart_rx_data_vec[6]             ; UART_Link:UART_Link1|data_buffer[2][6]                           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.389      ;
; 0.270 ; UART_Link:UART_Link1|data_buffer[1][7]                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[15]                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; UART_Link:UART_Link1|data_buffer[1][6]                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[14]                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; UART_Controller:UART_Controller1|uart_rx_data_vec[2]             ; UART_Link:UART_Link1|data_buffer[2][2]                           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.391      ;
; 0.272 ; UART_Link:UART_Link1|data_buffer[1][2]                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[10]                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.393      ;
; 0.273 ; UART_Link:UART_Link1|data_buffer[0][7]                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[7]                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.394      ;
; 0.278 ; UART_Controller:UART_Controller1|uart_rx_data_vec[3]             ; UART_Link:UART_Link1|data_buffer[2][3]                           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.399      ;
; 0.281 ; UART_Controller:UART_Controller1|uart_rx_data_vec[4]             ; UART_Link:UART_Link1|data_buffer[2][4]                           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.402      ;
; 0.293 ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.413      ;
; 0.295 ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[0]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; UART_Controller:UART_Controller1|uart_tx_data_vec[6]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; UART_Link:UART_Link1|state.s_txing                               ; UART_Link:UART_Link1|iob_uart_write                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; UART_Controller:UART_Controller1|rx_baud_counter[1]              ; UART_Controller:UART_Controller1|rx_baud_counter[1]              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; UART_Controller:UART_Controller1|rx_baud_counter[3]              ; UART_Controller:UART_Controller1|rx_baud_counter[3]              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; UART_Controller:UART_Controller1|rx_baud_counter[2]              ; UART_Controller:UART_Controller1|rx_baud_counter[2]              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; UART_Controller:UART_Controller1|tx_baud_counter[8]              ; UART_Controller:UART_Controller1|tx_baud_counter[8]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; UART_Controller:UART_Controller1|tx_baud_counter[2]              ; UART_Controller:UART_Controller1|tx_baud_counter[2]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; UART_Controller:UART_Controller1|tx_baud_counter[6]              ; UART_Controller:UART_Controller1|tx_baud_counter[6]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[15]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[15]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; UART_Link:UART_Link1|data_buffer_fill_ctr[15]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[15]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[13]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[13]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[31]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[31]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; UART_Link:UART_Link1|data_buffer_fill_ctr[3]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[3]                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; UART_Link:UART_Link1|data_buffer_fill_ctr[5]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[5]                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; UART_Link:UART_Link1|data_buffer_fill_ctr[13]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[13]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[1]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[1]                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[6]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[6]                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[7]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[7]                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[11]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[11]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[19]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[19]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[21]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[21]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[27]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[27]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[29]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[29]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_Link:UART_Link1|data_buffer_fill_ctr[1]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[1]                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_Link:UART_Link1|data_buffer_fill_ctr[6]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[6]                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_Link:UART_Link1|data_buffer_fill_ctr[7]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[7]                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_Link:UART_Link1|data_buffer_fill_ctr[31]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[31]                    ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; UART_Link:UART_Link1|data_buffer_fill_ctr[11]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[11]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; state.s_init_wait                                                ; pll_reset                                                        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.426      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+-------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; -4.737   ; 0.185 ; N/A      ; N/A     ; 3.510               ;
;  CLK                                                  ; -3.925   ; 0.186 ; N/A      ; N/A     ; 9.851               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.737   ; 0.185 ; N/A      ; N/A     ; 3.510               ;
; Design-wide TNS                                       ; -665.757 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK                                                  ; -264.647 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -405.529 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SDRAM_CKE     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CLK     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_WE_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CAS_N   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_RAS_N   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A0      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A1      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A2      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A3      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A4      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A5      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A6      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A7      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A8      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A9      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A10     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A11     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A12     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA0     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQML    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQMH    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RXD           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_DP         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_G          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_C          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_D          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ0     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ2     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ3     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ4     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ5     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ6     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ7     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ8     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ9     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ10    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ11    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ12    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ13    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ14    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ15    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SDRAM_DQ0               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ1               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ2               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ3               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ4               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ5               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ6               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ7               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ8               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ9               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ10              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ11              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ12              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ13              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ14              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ15              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TXD                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_CKE     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_WE_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A5      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A6      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A7      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A8      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A9      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A10     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A11     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A12     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_BA1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQML    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQMH    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; RXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ5     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ7     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ8     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ9     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ10    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ11    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ12    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ13    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ14    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ15    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_CKE     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_WE_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_A0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A5      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A6      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A7      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A8      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A9      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A10     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A11     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A12     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_BA0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQML    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQMH    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; RXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ5     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ7     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ8     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ9     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ10    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ11    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ12    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ13    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ14    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ15    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_CKE     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_WE_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SDRAM_A0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SDRAM_A2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A5      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A6      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A7      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A8      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A9      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A10     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A11     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A12     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SDRAM_BA0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQML    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQMH    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SDRAM_DQ4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ5     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ7     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ8     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ9     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ10    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ11    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ12    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ13    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ14    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ15    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                  ; CLK                                                  ; 19351    ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK                                                  ; 107      ; 1        ; 0        ; 0        ;
; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 150      ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 871      ; 32       ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                  ; CLK                                                  ; 19351    ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK                                                  ; 107      ; 1        ; 0        ; 0        ;
; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 150      ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 871      ; 32       ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 17    ; 17   ;
; Unconstrained Output Ports      ; 39    ; 39   ;
; Unconstrained Output Port Paths ; 55    ; 55   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; CLK                                                  ; CLK                                                  ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SDRAM_DQ0  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ1  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ2  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ3  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ4  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ5  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ6  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ7  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ8  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ9  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ10 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ11 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ12 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ13 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ14 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ15 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TXD        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; RXD         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A0    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A1    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A2    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A3    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A4    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A5    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A6    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A7    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A8    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A9    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A10   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A11   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A12   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_BA0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_BA1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CAS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CKE   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ2   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ3   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ4   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ5   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ6   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ7   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ8   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ9   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ10  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ11  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ12  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ13  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ14  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ15  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQMH  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQML  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_RAS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_WE_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SDRAM_DQ0  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ1  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ2  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ3  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ4  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ5  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ6  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ7  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ8  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ9  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ10 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ11 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ12 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ13 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ14 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ15 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TXD        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; RXD         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A0    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A1    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A2    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A3    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A4    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A5    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A6    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A7    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A8    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A9    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A10   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A11   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A12   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_BA0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_BA1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CAS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CKE   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ2   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ3   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ4   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ5   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ6   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ7   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ8   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ9   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ10  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ11  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ12  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ13  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ14  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ15  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQMH  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQML  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_RAS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_WE_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Wed Nov 16 22:39:38 2016
Info: Command: quartus_sta FISC -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.833 -waveform {0.000 10.416} -name CLK CLK
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 24 -multiply_by 65 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.737
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.737            -405.529 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.811            -260.228 CLK 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 CLK 
    Info (332119):     0.453               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.535
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.535               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.201               0.000 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.298
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.298            -362.414 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.925            -264.647 CLK 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 CLK 
    Info (332119):     0.401               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.510
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.510               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.190               0.000 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.096
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.096            -181.423 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.677            -102.810 CLK 
Info (332146): Worst-case hold slack is 0.185
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.185               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.600
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.600               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.851               0.000 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 800 megabytes
    Info: Processing ended: Wed Nov 16 22:39:46 2016
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:06


