{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568832071559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568832071570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 18 13:41:11 2019 " "Processing started: Wed Sep 18 13:41:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568832071570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832071570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part2 -c Part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part2 -c Part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832071570 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568832072729 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568832072729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 9 9 " "Found 9 design units, including 9 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Part2 " "Found entity 1: Part2" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568832084364 ""} { "Info" "ISGN_ENTITY_NAME" "2 compute " "Found entity 2: compute" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568832084364 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder5 " "Found entity 3: decoder5" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568832084364 ""} { "Info" "ISGN_ENTITY_NAME" "4 decoder4 " "Found entity 4: decoder4" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568832084364 ""} { "Info" "ISGN_ENTITY_NAME" "5 decoder3 " "Found entity 5: decoder3" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568832084364 ""} { "Info" "ISGN_ENTITY_NAME" "6 decoder2 " "Found entity 6: decoder2" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568832084364 ""} { "Info" "ISGN_ENTITY_NAME" "7 decoder1 " "Found entity 7: decoder1" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568832084364 ""} { "Info" "ISGN_ENTITY_NAME" "8 decoder0 " "Found entity 8: decoder0" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568832084364 ""} { "Info" "ISGN_ENTITY_NAME" "9 Dflipflop " "Found entity 9: Dflipflop" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568832084364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084364 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1568832084416 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1568832084416 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1568832084417 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part2 " "Elaborating entity \"Part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1568832084420 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..2\] Part2.v(5) " "Output port \"LEDR\[9..2\]\" at Part2.v(5) has no driver" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1568832084698 "|Part2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compute compute:com1 " "Elaborating entity \"compute\" for hierarchy \"compute:com1\"" {  } { { "Part2.v" "com1" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568832084714 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "password Part2.v(53) " "Verilog HDL or VHDL warning at Part2.v(53): object \"password\" assigned a value but never read" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568832084731 "|Part2|compute:com1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dflipflop Dflipflop:dff1 " "Elaborating entity \"Dflipflop\" for hierarchy \"Dflipflop:dff1\"" {  } { { "Part2.v" "dff1" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568832084742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5 decoder5:d1 " "Elaborating entity \"decoder5\" for hierarchy \"decoder5:d1\"" {  } { { "Part2.v" "d1" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568832084758 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Part2.v(89) " "Verilog HDL Case Statement warning at Part2.v(89): incomplete case statement has no default case item" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 89 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1568832084787 "|Part2|decoder5:d1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z Part2.v(89) " "Verilog HDL Always Construct warning at Part2.v(89): inferring latch(es) for variable \"z\", which holds its previous value in one or more paths through the always construct" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 89 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1568832084787 "|Part2|decoder5:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[0\] Part2.v(89) " "Inferred latch for \"z\[0\]\" at Part2.v(89)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084787 "|Part2|decoder5:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[1\] Part2.v(89) " "Inferred latch for \"z\[1\]\" at Part2.v(89)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084787 "|Part2|decoder5:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[2\] Part2.v(89) " "Inferred latch for \"z\[2\]\" at Part2.v(89)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084787 "|Part2|decoder5:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[3\] Part2.v(89) " "Inferred latch for \"z\[3\]\" at Part2.v(89)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084787 "|Part2|decoder5:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[4\] Part2.v(89) " "Inferred latch for \"z\[4\]\" at Part2.v(89)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084787 "|Part2|decoder5:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[5\] Part2.v(89) " "Inferred latch for \"z\[5\]\" at Part2.v(89)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084787 "|Part2|decoder5:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[6\] Part2.v(89) " "Inferred latch for \"z\[6\]\" at Part2.v(89)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084787 "|Part2|decoder5:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder4 decoder4:d2 " "Elaborating entity \"decoder4\" for hierarchy \"decoder4:d2\"" {  } { { "Part2.v" "d2" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568832084788 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Part2.v(106) " "Verilog HDL Case Statement warning at Part2.v(106): incomplete case statement has no default case item" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 106 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1568832084811 "|Part2|decoder4:d2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z Part2.v(106) " "Verilog HDL Always Construct warning at Part2.v(106): inferring latch(es) for variable \"z\", which holds its previous value in one or more paths through the always construct" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 106 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1568832084811 "|Part2|decoder4:d2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[0\] Part2.v(106) " "Inferred latch for \"z\[0\]\" at Part2.v(106)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084811 "|Part2|decoder4:d2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[1\] Part2.v(106) " "Inferred latch for \"z\[1\]\" at Part2.v(106)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084812 "|Part2|decoder4:d2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[2\] Part2.v(106) " "Inferred latch for \"z\[2\]\" at Part2.v(106)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084812 "|Part2|decoder4:d2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[3\] Part2.v(106) " "Inferred latch for \"z\[3\]\" at Part2.v(106)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084813 "|Part2|decoder4:d2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[4\] Part2.v(106) " "Inferred latch for \"z\[4\]\" at Part2.v(106)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084813 "|Part2|decoder4:d2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[5\] Part2.v(106) " "Inferred latch for \"z\[5\]\" at Part2.v(106)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084813 "|Part2|decoder4:d2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[6\] Part2.v(106) " "Inferred latch for \"z\[6\]\" at Part2.v(106)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084813 "|Part2|decoder4:d2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3 decoder3:d3 " "Elaborating entity \"decoder3\" for hierarchy \"decoder3:d3\"" {  } { { "Part2.v" "d3" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568832084817 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Part2.v(123) " "Verilog HDL Case Statement warning at Part2.v(123): incomplete case statement has no default case item" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 123 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1568832084831 "|Part2|decoder3:d3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z Part2.v(123) " "Verilog HDL Always Construct warning at Part2.v(123): inferring latch(es) for variable \"z\", which holds its previous value in one or more paths through the always construct" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1568832084831 "|Part2|decoder3:d3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[0\] Part2.v(123) " "Inferred latch for \"z\[0\]\" at Part2.v(123)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084831 "|Part2|decoder3:d3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[1\] Part2.v(123) " "Inferred latch for \"z\[1\]\" at Part2.v(123)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084834 "|Part2|decoder3:d3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[2\] Part2.v(123) " "Inferred latch for \"z\[2\]\" at Part2.v(123)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084834 "|Part2|decoder3:d3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[3\] Part2.v(123) " "Inferred latch for \"z\[3\]\" at Part2.v(123)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084834 "|Part2|decoder3:d3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[4\] Part2.v(123) " "Inferred latch for \"z\[4\]\" at Part2.v(123)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084834 "|Part2|decoder3:d3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[5\] Part2.v(123) " "Inferred latch for \"z\[5\]\" at Part2.v(123)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084834 "|Part2|decoder3:d3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[6\] Part2.v(123) " "Inferred latch for \"z\[6\]\" at Part2.v(123)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084834 "|Part2|decoder3:d3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2 decoder2:d4 " "Elaborating entity \"decoder2\" for hierarchy \"decoder2:d4\"" {  } { { "Part2.v" "d4" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568832084835 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Part2.v(140) " "Verilog HDL Case Statement warning at Part2.v(140): incomplete case statement has no default case item" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 140 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1568832084848 "|Part2|decoder2:d4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z Part2.v(140) " "Verilog HDL Always Construct warning at Part2.v(140): inferring latch(es) for variable \"z\", which holds its previous value in one or more paths through the always construct" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 140 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1568832084848 "|Part2|decoder2:d4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[0\] Part2.v(140) " "Inferred latch for \"z\[0\]\" at Part2.v(140)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084848 "|Part2|decoder2:d4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[1\] Part2.v(140) " "Inferred latch for \"z\[1\]\" at Part2.v(140)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084855 "|Part2|decoder2:d4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[2\] Part2.v(140) " "Inferred latch for \"z\[2\]\" at Part2.v(140)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084855 "|Part2|decoder2:d4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[3\] Part2.v(140) " "Inferred latch for \"z\[3\]\" at Part2.v(140)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084855 "|Part2|decoder2:d4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[4\] Part2.v(140) " "Inferred latch for \"z\[4\]\" at Part2.v(140)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084855 "|Part2|decoder2:d4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[5\] Part2.v(140) " "Inferred latch for \"z\[5\]\" at Part2.v(140)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084855 "|Part2|decoder2:d4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[6\] Part2.v(140) " "Inferred latch for \"z\[6\]\" at Part2.v(140)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084855 "|Part2|decoder2:d4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder1 decoder1:d5 " "Elaborating entity \"decoder1\" for hierarchy \"decoder1:d5\"" {  } { { "Part2.v" "d5" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568832084856 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Part2.v(157) " "Verilog HDL Case Statement warning at Part2.v(157): incomplete case statement has no default case item" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 157 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1568832084881 "|Part2|decoder1:d5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z Part2.v(157) " "Verilog HDL Always Construct warning at Part2.v(157): inferring latch(es) for variable \"z\", which holds its previous value in one or more paths through the always construct" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 157 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1568832084881 "|Part2|decoder1:d5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[0\] Part2.v(157) " "Inferred latch for \"z\[0\]\" at Part2.v(157)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084881 "|Part2|decoder1:d5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[1\] Part2.v(157) " "Inferred latch for \"z\[1\]\" at Part2.v(157)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084881 "|Part2|decoder1:d5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[2\] Part2.v(157) " "Inferred latch for \"z\[2\]\" at Part2.v(157)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084881 "|Part2|decoder1:d5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[3\] Part2.v(157) " "Inferred latch for \"z\[3\]\" at Part2.v(157)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084881 "|Part2|decoder1:d5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[4\] Part2.v(157) " "Inferred latch for \"z\[4\]\" at Part2.v(157)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084882 "|Part2|decoder1:d5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[5\] Part2.v(157) " "Inferred latch for \"z\[5\]\" at Part2.v(157)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084882 "|Part2|decoder1:d5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[6\] Part2.v(157) " "Inferred latch for \"z\[6\]\" at Part2.v(157)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084882 "|Part2|decoder1:d5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder0 decoder0:d6 " "Elaborating entity \"decoder0\" for hierarchy \"decoder0:d6\"" {  } { { "Part2.v" "d6" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568832084887 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Part2.v(174) " "Verilog HDL Case Statement warning at Part2.v(174): incomplete case statement has no default case item" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 174 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1568832084905 "|Part2|decoder0:d6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z Part2.v(174) " "Verilog HDL Always Construct warning at Part2.v(174): inferring latch(es) for variable \"z\", which holds its previous value in one or more paths through the always construct" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 174 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1568832084905 "|Part2|decoder0:d6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[0\] Part2.v(174) " "Inferred latch for \"z\[0\]\" at Part2.v(174)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084906 "|Part2|decoder0:d6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[1\] Part2.v(174) " "Inferred latch for \"z\[1\]\" at Part2.v(174)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084906 "|Part2|decoder0:d6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[2\] Part2.v(174) " "Inferred latch for \"z\[2\]\" at Part2.v(174)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084906 "|Part2|decoder0:d6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[3\] Part2.v(174) " "Inferred latch for \"z\[3\]\" at Part2.v(174)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084906 "|Part2|decoder0:d6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[4\] Part2.v(174) " "Inferred latch for \"z\[4\]\" at Part2.v(174)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084906 "|Part2|decoder0:d6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[5\] Part2.v(174) " "Inferred latch for \"z\[5\]\" at Part2.v(174)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084906 "|Part2|decoder0:d6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[6\] Part2.v(174) " "Inferred latch for \"z\[6\]\" at Part2.v(174)" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832084906 "|Part2|decoder0:d6"}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1568832085381 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1568832085381 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1568832085381 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder0:d6\|z\[6\] decoder0:d6\|z\[1\] " "Duplicate LATCH primitive \"decoder0:d6\|z\[6\]\" merged with LATCH primitive \"decoder0:d6\|z\[1\]\"" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 174 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1568832085414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder0:d6\|z\[4\] decoder0:d6\|z\[1\] " "Duplicate LATCH primitive \"decoder0:d6\|z\[4\]\" merged with LATCH primitive \"decoder0:d6\|z\[1\]\"" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 174 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1568832085414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder0:d6\|z\[2\] decoder0:d6\|z\[1\] " "Duplicate LATCH primitive \"decoder0:d6\|z\[2\]\" merged with LATCH primitive \"decoder0:d6\|z\[1\]\"" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 174 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1568832085414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder1:d5\|z\[5\] decoder0:d6\|z\[1\] " "Duplicate LATCH primitive \"decoder1:d5\|z\[5\]\" merged with LATCH primitive \"decoder0:d6\|z\[1\]\"" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 157 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1568832085414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder1:d5\|z\[4\] decoder0:d6\|z\[1\] " "Duplicate LATCH primitive \"decoder1:d5\|z\[4\]\" merged with LATCH primitive \"decoder0:d6\|z\[1\]\"" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 157 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1568832085414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder2:d4\|z\[5\] decoder0:d6\|z\[1\] " "Duplicate LATCH primitive \"decoder2:d4\|z\[5\]\" merged with LATCH primitive \"decoder0:d6\|z\[1\]\"" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 140 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1568832085414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder2:d4\|z\[2\] decoder0:d6\|z\[1\] " "Duplicate LATCH primitive \"decoder2:d4\|z\[2\]\" merged with LATCH primitive \"decoder0:d6\|z\[1\]\"" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 140 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1568832085414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder2:d4\|z\[1\] decoder0:d6\|z\[1\] " "Duplicate LATCH primitive \"decoder2:d4\|z\[1\]\" merged with LATCH primitive \"decoder0:d6\|z\[1\]\"" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 140 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1568832085414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder3:d3\|z\[3\] decoder0:d6\|z\[1\] " "Duplicate LATCH primitive \"decoder3:d3\|z\[3\]\" merged with LATCH primitive \"decoder0:d6\|z\[1\]\"" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 123 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1568832085414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder4:d2\|z\[2\] decoder0:d6\|z\[1\] " "Duplicate LATCH primitive \"decoder4:d2\|z\[2\]\" merged with LATCH primitive \"decoder0:d6\|z\[1\]\"" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 106 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1568832085414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder5:d1\|z\[3\] decoder0:d6\|z\[1\] " "Duplicate LATCH primitive \"decoder5:d1\|z\[3\]\" merged with LATCH primitive \"decoder0:d6\|z\[1\]\"" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 89 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1568832085414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder4:d2\|z\[1\] decoder0:d6\|z\[3\] " "Duplicate LATCH primitive \"decoder4:d2\|z\[1\]\" merged with LATCH primitive \"decoder0:d6\|z\[3\]\"" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 106 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1568832085414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder4:d2\|z\[0\] decoder0:d6\|z\[3\] " "Duplicate LATCH primitive \"decoder4:d2\|z\[0\]\" merged with LATCH primitive \"decoder0:d6\|z\[3\]\"" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 106 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1568832085414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder2:d4\|z\[3\] decoder0:d6\|z\[5\] " "Duplicate LATCH primitive \"decoder2:d4\|z\[3\]\" merged with LATCH primitive \"decoder0:d6\|z\[5\]\"" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 140 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1568832085414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder2:d4\|z\[0\] decoder0:d6\|z\[5\] " "Duplicate LATCH primitive \"decoder2:d4\|z\[0\]\" merged with LATCH primitive \"decoder0:d6\|z\[5\]\"" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 140 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1568832085414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder4:d2\|z\[6\] decoder0:d6\|z\[5\] " "Duplicate LATCH primitive \"decoder4:d2\|z\[6\]\" merged with LATCH primitive \"decoder0:d6\|z\[5\]\"" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 106 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1568832085414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder1:d5\|z\[2\] decoder1:d5\|z\[1\] " "Duplicate LATCH primitive \"decoder1:d5\|z\[2\]\" merged with LATCH primitive \"decoder1:d5\|z\[1\]\"" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 157 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1568832085414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder3:d3\|z\[6\] decoder1:d5\|z\[1\] " "Duplicate LATCH primitive \"decoder3:d3\|z\[6\]\" merged with LATCH primitive \"decoder1:d5\|z\[1\]\"" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 123 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1568832085414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder3:d3\|z\[2\] decoder1:d5\|z\[1\] " "Duplicate LATCH primitive \"decoder3:d3\|z\[2\]\" merged with LATCH primitive \"decoder1:d5\|z\[1\]\"" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 123 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1568832085414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder3:d3\|z\[1\] decoder1:d5\|z\[1\] " "Duplicate LATCH primitive \"decoder3:d3\|z\[1\]\" merged with LATCH primitive \"decoder1:d5\|z\[1\]\"" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 123 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1568832085414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder5:d1\|z\[6\] decoder1:d5\|z\[1\] " "Duplicate LATCH primitive \"decoder5:d1\|z\[6\]\" merged with LATCH primitive \"decoder1:d5\|z\[1\]\"" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 89 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1568832085414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder5:d1\|z\[0\] decoder1:d5\|z\[1\] " "Duplicate LATCH primitive \"decoder5:d1\|z\[0\]\" merged with LATCH primitive \"decoder1:d5\|z\[1\]\"" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 89 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1568832085414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder2:d4\|z\[6\] decoder1:d5\|z\[6\] " "Duplicate LATCH primitive \"decoder2:d4\|z\[6\]\" merged with LATCH primitive \"decoder1:d5\|z\[6\]\"" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 140 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1568832085414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder3:d3\|z\[0\] decoder1:d5\|z\[6\] " "Duplicate LATCH primitive \"decoder3:d3\|z\[0\]\" merged with LATCH primitive \"decoder1:d5\|z\[6\]\"" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 123 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1568832085414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder4:d2\|z\[5\] decoder1:d5\|z\[6\] " "Duplicate LATCH primitive \"decoder4:d2\|z\[5\]\" merged with LATCH primitive \"decoder1:d5\|z\[6\]\"" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 106 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1568832085414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder4:d2\|z\[3\] decoder1:d5\|z\[6\] " "Duplicate LATCH primitive \"decoder4:d2\|z\[3\]\" merged with LATCH primitive \"decoder1:d5\|z\[6\]\"" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 106 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1568832085414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder5:d1\|z\[2\] decoder5:d1\|z\[1\] " "Duplicate LATCH primitive \"decoder5:d1\|z\[2\]\" merged with LATCH primitive \"decoder5:d1\|z\[1\]\"" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 89 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1568832085414 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1568832085414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder0:d6\|z\[1\] " "Latch decoder0:d6\|z\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Dflipflop:dff1\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal Dflipflop:dff1\|Q\[1\]" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 195 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1568832085422 ""}  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 174 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1568832085422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder0:d6\|z\[3\] " "Latch decoder0:d6\|z\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Dflipflop:dff1\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal Dflipflop:dff1\|Q\[0\]" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 195 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1568832085422 ""}  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 174 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1568832085422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder0:d6\|z\[5\] " "Latch decoder0:d6\|z\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Dflipflop:dff1\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal Dflipflop:dff1\|Q\[0\]" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 195 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1568832085422 ""}  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 174 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1568832085422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder1:d5\|z\[1\] " "Latch decoder1:d5\|z\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Dflipflop:dff1\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal Dflipflop:dff1\|Q\[1\]" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 195 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1568832085423 ""}  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1568832085423 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder1:d5\|z\[6\] " "Latch decoder1:d5\|z\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Dflipflop:dff1\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal Dflipflop:dff1\|Q\[0\]" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 195 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1568832085423 ""}  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1568832085423 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder5:d1\|z\[1\] " "Latch decoder5:d1\|z\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Dflipflop:dff1\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal Dflipflop:dff1\|Q\[0\]" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 195 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1568832085423 ""}  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1568832085423 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568832085432 "|Part2|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568832085432 "|Part2|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568832085432 "|Part2|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568832085432 "|Part2|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568832085432 "|Part2|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568832085432 "|Part2|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568832085432 "|Part2|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568832085432 "|Part2|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568832085432 "|Part2|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568832085432 "|Part2|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568832085432 "|Part2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568832085432 "|Part2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568832085432 "|Part2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568832085432 "|Part2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568832085432 "|Part2|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568832085432 "|Part2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Part2.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Fitz lab4/Part2/Part2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568832085432 "|Part2|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1568832085432 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1568832085511 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1568832086133 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568832086133 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "78 " "Implemented 78 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1568832086224 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1568832086224 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1568832086224 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1568832086224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568832086253 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 18 13:41:26 2019 " "Processing ended: Wed Sep 18 13:41:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568832086253 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568832086253 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568832086253 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568832086253 ""}
