

================================================================
== Vivado HLS Report for 'fc2'
================================================================
* Date:           Tue Jul  9 15:58:46 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_hls_010
* Solution:       s_1
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.321|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1722|  1722|  1722|  1722|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  1700|  1700|       170|          -|          -|    10|    no    |
        | + Loop 1.1  |   168|   168|         2|          -|          -|    84|    no    |
        |- Loop 2     |    20|    20|         2|          -|          -|    10|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 7 [1/1] (0.46ns)   --->   "br label %.loopexit" [function.cpp:219]   --->   Operation 7 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.41>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 8 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %0 ], [ %add_ln219, %.loopexit.loopexit ]" [function.cpp:219]   --->   Operation 9 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.41ns)   --->   "%add_ln219 = add i10 %phi_mul, 84" [function.cpp:219]   --->   Operation 10 'add' 'add_ln219' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.96ns)   --->   "%icmp_ln219 = icmp eq i4 %i_0, -6" [function.cpp:219]   --->   Operation 11 'icmp' 'icmp_ln219' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.99ns)   --->   "%i = add i4 %i_0, 1" [function.cpp:219]   --->   Operation 13 'add' 'i' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln219, label %.preheader.preheader, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit" [function.cpp:219]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln221 = zext i4 %i_0 to i64" [function.cpp:221]   --->   Operation 15 'zext' 'zext_ln221' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%out_V_addr = getelementptr [10 x i16]* %out_V, i64 0, i64 %zext_ln221" [function.cpp:221]   --->   Operation 16 'getelementptr' 'out_V_addr' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.46ns)   --->   "br label %1" [function.cpp:222]   --->   Operation 17 'br' <Predicate = (!icmp_ln219)> <Delay = 0.46>
ST_2 : Operation 18 [1/1] (0.46ns)   --->   "br label %.preheader" [function.cpp:228]   --->   Operation 18 'br' <Predicate = (icmp_ln219)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 4.18>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%p_Val2_6 = phi i16 [ 0, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %trunc_ln3, %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]" [function.cpp:224]   --->   Operation 19 'phi' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ 0, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %j, %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]"   --->   Operation 20 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.75ns)   --->   "store i16 %p_Val2_6, i16* %out_V_addr, align 2" [function.cpp:224]   --->   Operation 21 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_3 : Operation 22 [1/1] (1.06ns)   --->   "%icmp_ln222 = icmp eq i7 %j_0, -44" [function.cpp:222]   --->   Operation 22 'icmp' 'icmp_ln222' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)"   --->   Operation 23 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.31ns)   --->   "%j = add i7 %j_0, 1" [function.cpp:222]   --->   Operation 24 'add' 'j' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln222, label %.loopexit.loopexit, label %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [function.cpp:222]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln224 = zext i7 %j_0 to i64" [function.cpp:224]   --->   Operation 26 'zext' 'zext_ln224' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i7 %j_0 to i10" [function.cpp:224]   --->   Operation 27 'zext' 'zext_ln1117' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.41ns)   --->   "%add_ln1117 = add i10 %zext_ln1117, %phi_mul" [function.cpp:224]   --->   Operation 28 'add' 'add_ln1117' <Predicate = (!icmp_ln222)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1117_1 = zext i10 %add_ln1117 to i64" [function.cpp:224]   --->   Operation 29 'zext' 'zext_ln1117_1' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%FC2_W_V_addr = getelementptr [840 x i10]* @FC2_W_V, i64 0, i64 %zext_ln1117_1" [function.cpp:224]   --->   Operation 30 'getelementptr' 'FC2_W_V_addr' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%FC1_out_V_addr = getelementptr [84 x i16]* @FC1_out_V, i64 0, i64 %zext_ln224" [function.cpp:224]   --->   Operation 31 'getelementptr' 'FC1_out_V_addr' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (2.77ns)   --->   "%FC1_out_V_load = load i16* %FC1_out_V_addr, align 2" [function.cpp:224]   --->   Operation 32 'load' 'FC1_out_V_load' <Predicate = (!icmp_ln222)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_3 : Operation 33 [2/2] (2.77ns)   --->   "%FC2_W_V_load = load i10* %FC2_W_V_addr, align 2" [function.cpp:224]   --->   Operation 33 'load' 'FC2_W_V_load' <Predicate = (!icmp_ln222)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 34 'br' <Predicate = (icmp_ln222)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.32>
ST_4 : Operation 35 [1/2] (2.77ns)   --->   "%FC1_out_V_load = load i16* %FC1_out_V_addr, align 2" [function.cpp:224]   --->   Operation 35 'load' 'FC1_out_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i16 %FC1_out_V_load to i26" [function.cpp:224]   --->   Operation 36 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/2] (2.77ns)   --->   "%FC2_W_V_load = load i10* %FC2_W_V_addr, align 2" [function.cpp:224]   --->   Operation 37 'load' 'FC2_W_V_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i10 %FC2_W_V_load to i26" [function.cpp:224]   --->   Operation 38 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (2.82ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i26 %sext_ln1192, %sext_ln1192_1" [function.cpp:224]   --->   Operation 39 'mul' 'mul_ln1192' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%lhs_V = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_6, i10 0)" [function.cpp:224]   --->   Operation 40 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (2.73ns) (root node of the DSP)   --->   "%ret_V = add i26 %lhs_V, %mul_ln1192" [function.cpp:224]   --->   Operation 41 'add' 'ret_V' <Predicate = true> <Delay = 2.73> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln3 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V, i32 10, i32 25)" [function.cpp:224]   --->   Operation 42 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br label %1" [function.cpp:222]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 2.77>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%i1_0 = phi i4 [ %i_3, %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i ], [ 0, %.preheader.preheader ]"   --->   Operation 44 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.96ns)   --->   "%icmp_ln228 = icmp eq i4 %i1_0, -6" [function.cpp:228]   --->   Operation 45 'icmp' 'icmp_ln228' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 46 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.99ns)   --->   "%i_3 = add i4 %i1_0, 1" [function.cpp:228]   --->   Operation 47 'add' 'i_3' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln228, label %2, label %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i" [function.cpp:228]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i4 %i1_0 to i64" [function.cpp:230]   --->   Operation 49 'zext' 'zext_ln230' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%out_V_addr_1 = getelementptr [10 x i16]* %out_V, i64 0, i64 %zext_ln230" [function.cpp:230]   --->   Operation 50 'getelementptr' 'out_V_addr_1' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_5 : Operation 51 [2/2] (1.75ns)   --->   "%p_Val2_s = load i16* %out_V_addr_1, align 2" [function.cpp:230]   --->   Operation 51 'load' 'p_Val2_s' <Predicate = (!icmp_ln228)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%FC2_B_V_addr = getelementptr [10 x i8]* @FC2_B_V, i64 0, i64 %zext_ln230" [function.cpp:230]   --->   Operation 52 'getelementptr' 'FC2_B_V_addr' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_5 : Operation 53 [2/2] (2.77ns)   --->   "%p_Val2_5 = load i8* %FC2_B_V_addr, align 1" [function.cpp:230]   --->   Operation 53 'load' 'p_Val2_5' <Predicate = (!icmp_ln228)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "ret void" [function.cpp:236]   --->   Operation 54 'ret' <Predicate = (icmp_ln228)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 6.67>
ST_6 : Operation 55 [1/2] (1.75ns)   --->   "%p_Val2_s = load i16* %out_V_addr_1, align 2" [function.cpp:230]   --->   Operation 55 'load' 'p_Val2_s' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_6 : Operation 56 [1/2] (2.77ns)   --->   "%p_Val2_5 = load i8* %FC2_B_V_addr, align 1" [function.cpp:230]   --->   Operation 56 'load' 'p_Val2_5' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i8 %p_Val2_5 to i16" [function.cpp:230]   --->   Operation 57 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i8 %p_Val2_5 to i15" [function.cpp:230]   --->   Operation 58 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i16 %p_Val2_s to i15" [function.cpp:230]   --->   Operation 59 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (1.54ns)   --->   "%add_ln703 = add i16 %sext_ln1265, %p_Val2_s" [function.cpp:230]   --->   Operation 60 'add' 'add_ln703' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (1.53ns)   --->   "%add_ln1495 = add i15 %trunc_ln703, %sext_ln703" [function.cpp:231]   --->   Operation 61 'add' 'add_ln1495' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703, i32 15)" [function.cpp:231]   --->   Operation 62 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.60ns)   --->   "%select_ln231 = select i1 %tmp, i15 0, i15 %add_ln1495" [function.cpp:231]   --->   Operation 63 'select' 'select_ln231' <Predicate = true> <Delay = 0.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln231 = zext i15 %select_ln231 to i16" [function.cpp:231]   --->   Operation 64 'zext' 'zext_ln231' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (1.75ns)   --->   "store i16 %zext_ln231, i16* %out_V_addr_1, align 2" [function.cpp:230]   --->   Operation 65 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "br label %.preheader" [function.cpp:228]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ FC1_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ FC2_W_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ FC2_B_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln219       (br               ) [ 0111100]
i_0            (phi              ) [ 0010000]
phi_mul        (phi              ) [ 0011100]
add_ln219      (add              ) [ 0111100]
icmp_ln219     (icmp             ) [ 0011100]
empty          (speclooptripcount) [ 0000000]
i              (add              ) [ 0111100]
br_ln219       (br               ) [ 0000000]
zext_ln221     (zext             ) [ 0000000]
out_V_addr     (getelementptr    ) [ 0001100]
br_ln222       (br               ) [ 0011100]
br_ln228       (br               ) [ 0011111]
p_Val2_6       (phi              ) [ 0001100]
j_0            (phi              ) [ 0001000]
store_ln224    (store            ) [ 0000000]
icmp_ln222     (icmp             ) [ 0011100]
empty_30       (speclooptripcount) [ 0000000]
j              (add              ) [ 0011100]
br_ln222       (br               ) [ 0000000]
zext_ln224     (zext             ) [ 0000000]
zext_ln1117    (zext             ) [ 0000000]
add_ln1117     (add              ) [ 0000000]
zext_ln1117_1  (zext             ) [ 0000000]
FC2_W_V_addr   (getelementptr    ) [ 0000100]
FC1_out_V_addr (getelementptr    ) [ 0000100]
br_ln0         (br               ) [ 0111100]
FC1_out_V_load (load             ) [ 0000000]
sext_ln1192    (sext             ) [ 0000000]
FC2_W_V_load   (load             ) [ 0000000]
sext_ln1192_1  (sext             ) [ 0000000]
mul_ln1192     (mul              ) [ 0000000]
lhs_V          (bitconcatenate   ) [ 0000000]
ret_V          (add              ) [ 0000000]
trunc_ln3      (partselect       ) [ 0011100]
br_ln222       (br               ) [ 0011100]
i1_0           (phi              ) [ 0000010]
icmp_ln228     (icmp             ) [ 0000011]
empty_31       (speclooptripcount) [ 0000000]
i_3            (add              ) [ 0010011]
br_ln228       (br               ) [ 0000000]
zext_ln230     (zext             ) [ 0000000]
out_V_addr_1   (getelementptr    ) [ 0000001]
FC2_B_V_addr   (getelementptr    ) [ 0000001]
ret_ln236      (ret              ) [ 0000000]
p_Val2_s       (load             ) [ 0000000]
p_Val2_5       (load             ) [ 0000000]
sext_ln1265    (sext             ) [ 0000000]
sext_ln703     (sext             ) [ 0000000]
trunc_ln703    (trunc            ) [ 0000000]
add_ln703      (add              ) [ 0000000]
add_ln1495     (add              ) [ 0000000]
tmp            (bitselect        ) [ 0000000]
select_ln231   (select           ) [ 0000000]
zext_ln231     (zext             ) [ 0000000]
store_ln230    (store            ) [ 0000000]
br_ln228       (br               ) [ 0010011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="FC1_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC1_out_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="FC2_W_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC2_W_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="FC2_B_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC2_B_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="out_V_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="4" slack="0"/>
<pin id="52" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_V_addr/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="4" slack="0"/>
<pin id="57" dir="0" index="1" bw="16" slack="0"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln224/3 p_Val2_s/5 store_ln230/6 "/>
</bind>
</comp>

<comp id="60" class="1004" name="FC2_W_V_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="10" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="10" slack="0"/>
<pin id="64" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FC2_W_V_addr/3 "/>
</bind>
</comp>

<comp id="67" class="1004" name="FC1_out_V_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="16" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="7" slack="0"/>
<pin id="71" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FC1_out_V_addr/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="7" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FC1_out_V_load/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="10" slack="0"/>
<pin id="82" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FC2_W_V_load/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="out_V_addr_1_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="4" slack="0"/>
<pin id="90" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_V_addr_1/5 "/>
</bind>
</comp>

<comp id="94" class="1004" name="FC2_B_V_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="4" slack="0"/>
<pin id="98" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FC2_B_V_addr/5 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="0"/>
<pin id="103" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_5/5 "/>
</bind>
</comp>

<comp id="107" class="1005" name="i_0_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="1"/>
<pin id="109" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_0_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="4" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="118" class="1005" name="phi_mul_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="10" slack="1"/>
<pin id="120" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="phi_mul_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="10" slack="0"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="130" class="1005" name="p_Val2_6_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="1"/>
<pin id="132" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_Val2_6_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="16" slack="1"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_6/3 "/>
</bind>
</comp>

<comp id="143" class="1005" name="j_0_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="7" slack="1"/>
<pin id="145" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="j_0_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="7" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="154" class="1005" name="i1_0_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="1"/>
<pin id="156" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="i1_0_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="0"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="1" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/5 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln219_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="10" slack="0"/>
<pin id="167" dir="0" index="1" bw="8" slack="0"/>
<pin id="168" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln219/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln219_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="0" index="1" bw="4" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln219/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="i_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln221_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln221/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln222_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="0"/>
<pin id="190" dir="0" index="1" bw="7" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln222/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="j_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln224_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="7" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln224/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln1117_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="7" slack="0"/>
<pin id="207" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln1117_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="0"/>
<pin id="211" dir="0" index="1" bw="10" slack="1"/>
<pin id="212" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln1117_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="10" slack="0"/>
<pin id="217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_1/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sext_ln1192_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sext_ln1192_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="10" slack="0"/>
<pin id="226" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="lhs_V_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="26" slack="0"/>
<pin id="230" dir="0" index="1" bw="16" slack="1"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="trunc_ln3_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="0" index="1" bw="26" slack="0"/>
<pin id="239" dir="0" index="2" bw="5" slack="0"/>
<pin id="240" dir="0" index="3" bw="6" slack="0"/>
<pin id="241" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="icmp_ln228_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="0"/>
<pin id="247" dir="0" index="1" bw="4" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln228/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="i_3_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln230_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln230/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="sext_ln1265_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/6 "/>
</bind>
</comp>

<comp id="267" class="1004" name="sext_ln703_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/6 "/>
</bind>
</comp>

<comp id="271" class="1004" name="trunc_ln703_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="0"/>
<pin id="273" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/6 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln703_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="16" slack="0"/>
<pin id="278" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/6 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln1495_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="15" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="0"/>
<pin id="284" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1495/6 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="16" slack="0"/>
<pin id="290" dir="0" index="2" bw="5" slack="0"/>
<pin id="291" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="295" class="1004" name="select_ln231_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="15" slack="0"/>
<pin id="299" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln231/6 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln231_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="15" slack="0"/>
<pin id="305" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln231/6 "/>
</bind>
</comp>

<comp id="308" class="1007" name="grp_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="0" index="1" bw="10" slack="0"/>
<pin id="311" dir="0" index="2" bw="26" slack="0"/>
<pin id="312" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192/4 ret_V/4 "/>
</bind>
</comp>

<comp id="317" class="1005" name="add_ln219_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="10" slack="0"/>
<pin id="319" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln219 "/>
</bind>
</comp>

<comp id="325" class="1005" name="i_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="0"/>
<pin id="327" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="330" class="1005" name="out_V_addr_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="1"/>
<pin id="332" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_V_addr "/>
</bind>
</comp>

<comp id="338" class="1005" name="j_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="7" slack="0"/>
<pin id="340" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="343" class="1005" name="FC2_W_V_addr_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="10" slack="1"/>
<pin id="345" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="FC2_W_V_addr "/>
</bind>
</comp>

<comp id="348" class="1005" name="FC1_out_V_addr_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="7" slack="1"/>
<pin id="350" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="FC1_out_V_addr "/>
</bind>
</comp>

<comp id="353" class="1005" name="trunc_ln3_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="16" slack="1"/>
<pin id="355" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="361" class="1005" name="i_3_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="0"/>
<pin id="363" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="366" class="1005" name="out_V_addr_1_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="1"/>
<pin id="368" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_V_addr_1 "/>
</bind>
</comp>

<comp id="371" class="1005" name="FC2_B_V_addr_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="1"/>
<pin id="373" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="FC2_B_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="22" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="22" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="22" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="60" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="86" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="122" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="134" pin="4"/><net_sink comp="55" pin=1"/></net>

<net id="142"><net_src comp="134" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="122" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="12" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="111" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="14" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="111" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="20" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="111" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="192"><net_src comp="147" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="28" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="147" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="32" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="147" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="208"><net_src comp="147" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="118" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="223"><net_src comp="74" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="80" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="34" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="130" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="10" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="242"><net_src comp="36" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="38" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="244"><net_src comp="40" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="249"><net_src comp="158" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="14" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="158" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="20" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="158" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="266"><net_src comp="101" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="101" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="55" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="263" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="55" pin="3"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="271" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="267" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="42" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="275" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="44" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="300"><net_src comp="287" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="46" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="281" pin="2"/><net_sink comp="295" pin=2"/></net>

<net id="306"><net_src comp="295" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="55" pin=1"/></net>

<net id="313"><net_src comp="220" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="224" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="228" pin="3"/><net_sink comp="308" pin=2"/></net>

<net id="316"><net_src comp="308" pin="3"/><net_sink comp="236" pin=1"/></net>

<net id="320"><net_src comp="165" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="328"><net_src comp="177" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="333"><net_src comp="48" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="341"><net_src comp="194" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="346"><net_src comp="60" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="351"><net_src comp="67" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="356"><net_src comp="236" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="364"><net_src comp="251" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="369"><net_src comp="86" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="374"><net_src comp="94" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="101" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {3 6 }
 - Input state : 
	Port: fc2 : out_V | {5 6 }
	Port: fc2 : FC1_out_V | {3 4 }
	Port: fc2 : FC2_W_V | {3 4 }
	Port: fc2 : FC2_B_V | {5 6 }
  - Chain level:
	State 1
	State 2
		add_ln219 : 1
		icmp_ln219 : 1
		i : 1
		br_ln219 : 2
		zext_ln221 : 1
		out_V_addr : 2
	State 3
		store_ln224 : 1
		icmp_ln222 : 1
		j : 1
		br_ln222 : 2
		zext_ln224 : 1
		zext_ln1117 : 1
		add_ln1117 : 2
		zext_ln1117_1 : 3
		FC2_W_V_addr : 4
		FC1_out_V_addr : 2
		FC1_out_V_load : 3
		FC2_W_V_load : 5
	State 4
		sext_ln1192 : 1
		sext_ln1192_1 : 1
		mul_ln1192 : 2
		ret_V : 3
		trunc_ln3 : 4
	State 5
		icmp_ln228 : 1
		i_3 : 1
		br_ln228 : 2
		zext_ln230 : 1
		out_V_addr_1 : 2
		p_Val2_s : 3
		FC2_B_V_addr : 2
		p_Val2_5 : 3
	State 6
		sext_ln1265 : 1
		sext_ln703 : 1
		trunc_ln703 : 1
		add_ln703 : 2
		add_ln1495 : 2
		tmp : 3
		select_ln231 : 4
		zext_ln231 : 5
		store_ln230 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln219_fu_165   |    0    |    0    |    10   |
|          |       i_fu_177       |    0    |    0    |    6    |
|          |       j_fu_194       |    0    |    0    |    7    |
|    add   |   add_ln1117_fu_209  |    0    |    0    |    10   |
|          |      i_3_fu_251      |    0    |    0    |    6    |
|          |   add_ln703_fu_275   |    0    |    0    |    16   |
|          |   add_ln1495_fu_281  |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln231_fu_295 |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln219_fu_171  |    0    |    0    |    2    |
|   icmp   |   icmp_ln222_fu_188  |    0    |    0    |    3    |
|          |   icmp_ln228_fu_245  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_308      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln221_fu_183  |    0    |    0    |    0    |
|          |   zext_ln224_fu_200  |    0    |    0    |    0    |
|   zext   |  zext_ln1117_fu_205  |    0    |    0    |    0    |
|          | zext_ln1117_1_fu_215 |    0    |    0    |    0    |
|          |   zext_ln230_fu_257  |    0    |    0    |    0    |
|          |   zext_ln231_fu_303  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  sext_ln1192_fu_220  |    0    |    0    |    0    |
|   sext   | sext_ln1192_1_fu_224 |    0    |    0    |    0    |
|          |  sext_ln1265_fu_263  |    0    |    0    |    0    |
|          |   sext_ln703_fu_267  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     lhs_V_fu_228     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|   trunc_ln3_fu_236   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |  trunc_ln703_fu_271  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| bitselect|      tmp_fu_287      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |    92   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|FC1_out_V_addr_reg_348|    7   |
| FC2_B_V_addr_reg_371 |    4   |
| FC2_W_V_addr_reg_343 |   10   |
|   add_ln219_reg_317  |   10   |
|     i1_0_reg_154     |    4   |
|      i_0_reg_107     |    4   |
|      i_3_reg_361     |    4   |
|       i_reg_325      |    4   |
|      j_0_reg_143     |    7   |
|       j_reg_338      |    7   |
| out_V_addr_1_reg_366 |    4   |
|  out_V_addr_reg_330  |    4   |
|   p_Val2_6_reg_130   |   16   |
|    phi_mul_reg_118   |   10   |
|   trunc_ln3_reg_353  |   16   |
+----------------------+--------+
|         Total        |   111  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_55 |  p0  |   3  |   4  |   12   ||    3    |
|  grp_access_fu_55 |  p1  |   2  |  16  |   32   ||    3    |
|  grp_access_fu_74 |  p0  |   2  |   7  |   14   ||    3    |
|  grp_access_fu_80 |  p0  |   2  |  10  |   20   ||    3    |
| grp_access_fu_101 |  p0  |   2  |   4  |    8   ||    3    |
|  phi_mul_reg_118  |  p0  |   2  |  10  |   20   ||    3    |
|  p_Val2_6_reg_130 |  p0  |   2  |  16  |   32   ||    3    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   138  ||   3.59  ||    21   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   92   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   21   |
|  Register |    -   |    -   |   111  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   111  |   113  |
+-----------+--------+--------+--------+--------+
