[2025-09-18 06:27:31] START suite=qualcomm_srv trace=srv508_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv508_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2627373 heartbeat IPC: 3.806 cumulative IPC: 3.806 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5066448 heartbeat IPC: 4.1 cumulative IPC: 3.948 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5066448 cumulative IPC: 3.948 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5066448 cumulative IPC: 3.948 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 13695461 heartbeat IPC: 1.159 cumulative IPC: 1.159 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 22377210 heartbeat IPC: 1.152 cumulative IPC: 1.155 (Simulation time: 00 hr 03 min 36 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 31277873 heartbeat IPC: 1.124 cumulative IPC: 1.145 (Simulation time: 00 hr 04 min 48 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 40198534 heartbeat IPC: 1.121 cumulative IPC: 1.139 (Simulation time: 00 hr 06 min 01 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 49067907 heartbeat IPC: 1.127 cumulative IPC: 1.136 (Simulation time: 00 hr 07 min 10 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 57876738 heartbeat IPC: 1.135 cumulative IPC: 1.136 (Simulation time: 00 hr 08 min 21 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv508_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000009 cycles: 66673351 heartbeat IPC: 1.137 cumulative IPC: 1.136 (Simulation time: 00 hr 09 min 29 sec)
Heartbeat CPU 0 instructions: 100000013 cycles: 75304690 heartbeat IPC: 1.159 cumulative IPC: 1.139 (Simulation time: 00 hr 10 min 38 sec)
Heartbeat CPU 0 instructions: 110000013 cycles: 83997220 heartbeat IPC: 1.15 cumulative IPC: 1.14 (Simulation time: 00 hr 11 min 43 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 87558987 cumulative IPC: 1.142 (Simulation time: 00 hr 12 min 53 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 87558987 cumulative IPC: 1.142 (Simulation time: 00 hr 12 min 53 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv508_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.142 instructions: 100000001 cycles: 87558987
CPU 0 Branch Prediction Accuracy: 92.56% MPKI: 13.37 Average ROB Occupancy at Mispredict: 28.01
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1272
BRANCH_INDIRECT: 0.3633
BRANCH_CONDITIONAL: 11.47
BRANCH_DIRECT_CALL: 0.4687
BRANCH_INDIRECT_CALL: 0.5269
BRANCH_RETURN: 0.4121


====Backend Stall Breakdown====
ROB_STALL: 47755
LQ_STALL: 0
SQ_STALL: 371692


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 52.555557
REPLAY_LOAD: 18.903225
NON_REPLAY_LOAD: 4.176438

== Total ==
ADDR_TRANS: 1419
REPLAY_LOAD: 1172
NON_REPLAY_LOAD: 45164

== Counts ==
ADDR_TRANS: 27
REPLAY_LOAD: 62
NON_REPLAY_LOAD: 10814

cpu0->cpu0_STLB TOTAL        ACCESS:    2053622 HIT:    2039605 MISS:      14017 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2053622 HIT:    2039605 MISS:      14017 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 81.37 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   10094135 HIT:    8735259 MISS:    1358876 MSHR_MERGE:      84706
cpu0->cpu0_L2C LOAD         ACCESS:    7806544 HIT:    6695460 MISS:    1111084 MSHR_MERGE:      11267
cpu0->cpu0_L2C RFO          ACCESS:     595207 HIT:     495847 MISS:      99360 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     511836 HIT:     386151 MISS:     125685 MSHR_MERGE:      73439
cpu0->cpu0_L2C WRITE        ACCESS:    1157591 HIT:    1145223 MISS:      12368 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22957 HIT:      12578 MISS:      10379 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     858827 ISSUED:     293459 USEFUL:       5225 USELESS:      14527
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.33 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15461253 HIT:    7983307 MISS:    7477946 MSHR_MERGE:    1799822
cpu0->cpu0_L1I LOAD         ACCESS:   15461253 HIT:    7983307 MISS:    7477946 MSHR_MERGE:    1799822
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.18 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30374070 HIT:   25495818 MISS:    4878252 MSHR_MERGE:    1820493
cpu0->cpu0_L1D LOAD         ACCESS:   16537530 HIT:   13896553 MISS:    2640977 MSHR_MERGE:     512556
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     645278 HIT:     225415 MISS:     419863 MSHR_MERGE:     108691
cpu0->cpu0_L1D WRITE        ACCESS:   13163048 HIT:   11368722 MISS:    1794326 MSHR_MERGE:    1199117
cpu0->cpu0_L1D TRANSLATION  ACCESS:      28214 HIT:       5128 MISS:      23086 MSHR_MERGE:        129
cpu0->cpu0_L1D PREFETCH REQUESTED:     815723 ISSUED:     645278 USEFUL:      52811 USELESS:      39915
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 18.37 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12644265 HIT:   10540648 MISS:    2103617 MSHR_MERGE:    1057957
cpu0->cpu0_ITLB LOAD         ACCESS:   12644265 HIT:   10540648 MISS:    2103617 MSHR_MERGE:    1057957
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.35 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28243200 HIT:   26886629 MISS:    1356571 MSHR_MERGE:     348609
cpu0->cpu0_DTLB LOAD         ACCESS:   28243200 HIT:   26886629 MISS:    1356571 MSHR_MERGE:     348609
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.752 cycles
cpu0->LLC TOTAL        ACCESS:    1440282 HIT:    1413852 MISS:      26430 MSHR_MERGE:       1121
cpu0->LLC LOAD         ACCESS:    1099817 HIT:    1085498 MISS:      14319 MSHR_MERGE:        101
cpu0->LLC RFO          ACCESS:      99360 HIT:      96712 MISS:       2648 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      52246 HIT:      45301 MISS:       6945 MSHR_MERGE:       1020
cpu0->LLC WRITE        ACCESS:     178480 HIT:     178431 MISS:         49 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      10379 HIT:       7910 MISS:       2469 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 104.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         25
  ROW_BUFFER_MISS:      25235
  AVG DBUS CONGESTED CYCLE: 3.072
Channel 0 WQ ROW_BUFFER_HIT:         30
  ROW_BUFFER_MISS:       1371
  FULL:          0
Channel 0 REFRESHES ISSUED:       7296

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       505599       543447       103454         1646
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           59         1802         1807          169
  STLB miss resolved @ L2C                0         2714         2331         2278          128
  STLB miss resolved @ LLC                0          221          709         3158          612
  STLB miss resolved @ MEM                0            1          506         2071         1044

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             181312        58999      1358878       175312           99
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5         1263          514           12
  STLB miss resolved @ L2C                0         1151         6988         2241            4
  STLB miss resolved @ LLC                0          373         2304         1887           11
  STLB miss resolved @ MEM                0            0           56          110           50
[2025-09-18 06:40:24] END   suite=qualcomm_srv trace=srv508_ap (rc=0)
