INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lenovo/Documents/GitHub/project_DT2_adder_4bit/project_DT2_adder_4bit.srcs/sim_1/new/adder_4bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_4bit_tb'
