
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13316 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 381.582 ; gain = 100.477
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/ELECTRO/GithubRepositories/ALU-FIR-FSM/ALU-FIR-FSM.srcs/sources_1/imports/new/top.vhd:69]
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/ELECTRO/GithubRepositories/ALU-FIR-FSM/ALU-FIR-FSM.srcs/sources_1/imports/new/alu.vhd:46' bound to instance 'uo' of component 'alu' [C:/Users/ELECTRO/GithubRepositories/ALU-FIR-FSM/ALU-FIR-FSM.srcs/sources_1/imports/new/top.vhd:88]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/ELECTRO/GithubRepositories/ALU-FIR-FSM/ALU-FIR-FSM.srcs/sources_1/imports/new/alu.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'alu' (1#1) [C:/Users/ELECTRO/GithubRepositories/ALU-FIR-FSM/ALU-FIR-FSM.srcs/sources_1/imports/new/alu.vhd:56]
INFO: [Synth 8-3491] module 'FSM' declared at 'C:/Users/ELECTRO/GithubRepositories/ALU-FIR-FSM/ALU-FIR-FSM.srcs/sources_1/imports/new/FSM.vhd:42' bound to instance 'u1' of component 'FSM' [C:/Users/ELECTRO/GithubRepositories/ALU-FIR-FSM/ALU-FIR-FSM.srcs/sources_1/imports/new/top.vhd:93]
INFO: [Synth 8-638] synthesizing module 'FSM' [C:/Users/ELECTRO/GithubRepositories/ALU-FIR-FSM/ALU-FIR-FSM.srcs/sources_1/imports/new/FSM.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'FSM' (2#1) [C:/Users/ELECTRO/GithubRepositories/ALU-FIR-FSM/ALU-FIR-FSM.srcs/sources_1/imports/new/FSM.vhd:54]
INFO: [Synth 8-3491] module 'Clock_Generator' declared at 'C:/Users/ELECTRO/GithubRepositories/ALU-FIR-FSM/ALU-FIR-FSM.srcs/sources_1/imports/new/Clock_Generator.vhd:37' bound to instance 'u2' of component 'Clock_Generator' [C:/Users/ELECTRO/GithubRepositories/ALU-FIR-FSM/ALU-FIR-FSM.srcs/sources_1/imports/new/top.vhd:101]
INFO: [Synth 8-638] synthesizing module 'Clock_Generator' [C:/Users/ELECTRO/GithubRepositories/ALU-FIR-FSM/ALU-FIR-FSM.srcs/sources_1/imports/new/Clock_Generator.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Clock_Generator' (3#1) [C:/Users/ELECTRO/GithubRepositories/ALU-FIR-FSM/ALU-FIR-FSM.srcs/sources_1/imports/new/Clock_Generator.vhd:42]
INFO: [Synth 8-3491] module 'mode_selector' declared at 'C:/Users/ELECTRO/GithubRepositories/ALU-FIR-FSM/ALU-FIR-FSM.srcs/sources_1/imports/new/mode_selector.vhd:42' bound to instance 'u3' of component 'mode_selector' [C:/Users/ELECTRO/GithubRepositories/ALU-FIR-FSM/ALU-FIR-FSM.srcs/sources_1/imports/new/top.vhd:104]
INFO: [Synth 8-638] synthesizing module 'mode_selector' [C:/Users/ELECTRO/GithubRepositories/ALU-FIR-FSM/ALU-FIR-FSM.srcs/sources_1/imports/new/mode_selector.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'mode_selector' (4#1) [C:/Users/ELECTRO/GithubRepositories/ALU-FIR-FSM/ALU-FIR-FSM.srcs/sources_1/imports/new/mode_selector.vhd:53]
	Parameter n bound to: 4 - type: integer 
	Parameter m bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fir2' declared at 'C:/Users/ELECTRO/GithubRepositories/ALU-FIR-FSM/ALU-FIR-FSM.srcs/sources_1/imports/new/FIR.vhd:25' bound to instance 'u4' of component 'fir2' [C:/Users/ELECTRO/GithubRepositories/ALU-FIR-FSM/ALU-FIR-FSM.srcs/sources_1/imports/new/top.vhd:111]
INFO: [Synth 8-638] synthesizing module 'fir2' [C:/Users/ELECTRO/GithubRepositories/ALU-FIR-FSM/ALU-FIR-FSM.srcs/sources_1/imports/new/FIR.vhd:33]
	Parameter n bound to: 4 - type: integer 
	Parameter m bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element SIGN_reg was removed.  [C:/Users/ELECTRO/GithubRepositories/ALU-FIR-FSM/ALU-FIR-FSM.srcs/sources_1/imports/new/FIR.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element PROD_reg was removed.  [C:/Users/ELECTRO/GithubRepositories/ALU-FIR-FSM/ALU-FIR-FSM.srcs/sources_1/imports/new/FIR.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'fir2' (5#1) [C:/Users/ELECTRO/GithubRepositories/ALU-FIR-FSM/ALU-FIR-FSM.srcs/sources_1/imports/new/FIR.vhd:33]
INFO: [Synth 8-3491] module 'hex2disp' declared at 'C:/Users/ELECTRO/GithubRepositories/ALU-FIR-FSM/ALU-FIR-FSM.srcs/sources_1/imports/new/hex2disp.vhd:33' bound to instance 'u5' of component 'hex2disp' [C:/Users/ELECTRO/GithubRepositories/ALU-FIR-FSM/ALU-FIR-FSM.srcs/sources_1/imports/new/top.vhd:116]
INFO: [Synth 8-638] synthesizing module 'hex2disp' [C:/Users/ELECTRO/GithubRepositories/ALU-FIR-FSM/ALU-FIR-FSM.srcs/sources_1/imports/new/hex2disp.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'hex2disp' (6#1) [C:/Users/ELECTRO/GithubRepositories/ALU-FIR-FSM/ALU-FIR-FSM.srcs/sources_1/imports/new/hex2disp.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'top' (7#1) [C:/Users/ELECTRO/GithubRepositories/ALU-FIR-FSM/ALU-FIR-FSM.srcs/sources_1/imports/new/top.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 437.926 ; gain = 156.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 437.926 ; gain = 156.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 437.926 ; gain = 156.820
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ELECTRO/GithubRepositories/ALU-FIR-FSM/ALU-FIR-FSM.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/ELECTRO/GithubRepositories/ALU-FIR-FSM/ALU-FIR-FSM.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ELECTRO/GithubRepositories/ALU-FIR-FSM/ALU-FIR-FSM.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 767.648 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 767.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 767.684 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 767.684 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 767.684 ; gain = 486.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 767.684 ; gain = 486.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 767.684 ; gain = 486.578
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ps_reg' in module 'FSM'
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "an" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_ns_reg' [C:/Users/ELECTRO/GithubRepositories/ALU-FIR-FSM/ALU-FIR-FSM.srcs/sources_1/imports/new/FSM.vhd:69]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_ns_reg' [C:/Users/ELECTRO/GithubRepositories/ALU-FIR-FSM/ALU-FIR-FSM.srcs/sources_1/imports/new/FSM.vhd:69]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       a |                              001 |                               00
                       b |                              010 |                               01
                       c |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ps_reg' using encoding 'one-hot' in module 'FSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_ns_reg' [C:/Users/ELECTRO/GithubRepositories/ALU-FIR-FSM/ALU-FIR-FSM.srcs/sources_1/imports/new/FSM.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 767.684 ; gain = 486.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module FSM 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module mode_selector 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module fir2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top has port an_t[3] driven by constant 1
WARNING: [Synth 8-3917] design top has port an_t[2] driven by constant 1
WARNING: [Synth 8-3917] design top has port an_t[1] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 767.684 ; gain = 486.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 767.684 ; gain = 486.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 796.695 ; gain = 515.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 796.695 ; gain = 515.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 796.695 ; gain = 515.590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 796.695 ; gain = 515.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 796.695 ; gain = 515.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 796.695 ; gain = 515.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 796.695 ; gain = 515.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 796.695 ; gain = 515.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     6|
|4     |LUT2   |    14|
|5     |LUT3   |     8|
|6     |LUT4   |    16|
|7     |LUT5   |    20|
|8     |LUT6   |    25|
|9     |FDCE   |    14|
|10    |FDPE   |     1|
|11    |FDRE   |    35|
|12    |LD     |     3|
|13    |IBUF   |    15|
|14    |OBUF   |    19|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |   193|
|2     |  u1     |FSM             |    22|
|3     |  u2     |Clock_Generator |    36|
|4     |  u4     |fir2            |    75|
|5     |  uo     |alu             |    13|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 796.695 ; gain = 515.590
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 796.695 ; gain = 185.832
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 796.695 ; gain = 515.590
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 796.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 796.695 ; gain = 527.910
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 796.695 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ELECTRO/GithubRepositories/ALU-FIR-FSM/ALU-FIR-FSM.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 16 12:46:48 2020...
