

================================================================
== Vitis HLS Report for 'FC_1u_800u_500u_s'
================================================================
* Date:           Sun Nov  3 13:41:58 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_92_3_VITIS_LOOP_97_4  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 18 23 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 22 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 12 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 
23 --> 24 
24 --> 25 
25 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.16>
ST_1 : Operation 26 [1/1] (3.58ns)   --->   "%valIn_a_22 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_6" [./../hw_library/fully_connected.h:27]   --->   Operation 26 'read' 'valIn_a_22' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 27 [1/1] (3.58ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_7, i32 %valIn_a_22" [./../hw_library/fully_connected.h:29]   --->   Operation 27 'write' 'write_ln29' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 2 <SV = 1> <Delay = 7.16>
ST_2 : Operation 28 [1/1] (3.58ns)   --->   "%valIn_a_23 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_6" [./../hw_library/fully_connected.h:31]   --->   Operation 28 'read' 'valIn_a_23' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 29 [1/1] (3.58ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_7, i32 %valIn_a_23" [./../hw_library/fully_connected.h:33]   --->   Operation 29 'write' 'write_ln33' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 3 <SV = 2> <Delay = 7.16>
ST_3 : Operation 30 [1/1] (3.58ns)   --->   "%valIn_a_24 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_6" [./../hw_library/fully_connected.h:35]   --->   Operation 30 'read' 'valIn_a_24' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_3 : Operation 31 [1/1] (3.58ns)   --->   "%write_ln37 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_7, i32 %valIn_a_24" [./../hw_library/fully_connected.h:37]   --->   Operation 31 'write' 'write_ln37' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 4 <SV = 3> <Delay = 7.16>
ST_4 : Operation 32 [1/1] (3.58ns)   --->   "%valIn_a_25 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_6" [./../hw_library/fully_connected.h:39]   --->   Operation 32 'read' 'valIn_a_25' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_4 : Operation 33 [1/1] (3.58ns)   --->   "%write_ln41 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_7, i32 %valIn_a_25" [./../hw_library/fully_connected.h:41]   --->   Operation 33 'write' 'write_ln41' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 5 <SV = 4> <Delay = 7.16>
ST_5 : Operation 34 [1/1] (3.58ns)   --->   "%valIn_a = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_6" [./../hw_library/fully_connected.h:43]   --->   Operation 34 'read' 'valIn_a' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_5 : Operation 35 [1/1] (3.58ns)   --->   "%write_ln45 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_7, i32 %valIn_a" [./../hw_library/fully_connected.h:45]   --->   Operation 35 'write' 'write_ln45' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 6 <SV = 5> <Delay = 7.16>
ST_6 : Operation 36 [1/1] (3.58ns)   --->   "%valIn_a_26 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_6" [./../hw_library/fully_connected.h:47]   --->   Operation 36 'read' 'valIn_a_26' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_6 : Operation 37 [1/1] (3.58ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_7, i32 %valIn_a_26" [./../hw_library/fully_connected.h:49]   --->   Operation 37 'write' 'write_ln49' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 7 <SV = 6> <Delay = 7.16>
ST_7 : Operation 38 [1/1] (3.58ns)   --->   "%valIn_a_27 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_6" [./../hw_library/fully_connected.h:51]   --->   Operation 38 'read' 'valIn_a_27' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_7 : Operation 39 [1/1] (3.58ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_7, i32 %valIn_a_27" [./../hw_library/fully_connected.h:53]   --->   Operation 39 'write' 'write_ln53' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 8 <SV = 7> <Delay = 12.5>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i8 %A, i64 666, i64 25, i64 18446744073709551615" [./../hw_library/fully_connected.h:18]   --->   Operation 42 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln19 = specmemcore void @_ssdm_op_SpecMemCore, i8 %B, i64 666, i64 25, i64 18446744073709551615" [./../hw_library/fully_connected.h:19]   --->   Operation 43 'specmemcore' 'specmemcore_ln19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (3.58ns)   --->   "%valIn_a_21 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_6" [./../hw_library/fully_connected.h:55]   --->   Operation 44 'read' 'valIn_a_21' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_8 : Operation 45 [1/1] (3.58ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_7, i32 %valIn_a_21" [./../hw_library/fully_connected.h:57]   --->   Operation 45 'write' 'write_ln57' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_8 : Operation 46 [1/1] (2.23ns)   --->   "%switch_ln71 = switch i32 %valIn_a_22, void %fpga_resource_hint.if.else147.36, i32 3, void %if.then, i32 0, void %VITIS_LOOP_92_3" [./../hw_library/fully_connected.h:71]   --->   Operation 46 'switch' 'switch_ln71' <Predicate = true> <Delay = 2.23>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 47 'alloca' 'indvar_flatten13' <Predicate = (valIn_a_22 == 0)> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%OFMDim_current_2_load = load i32 %OFMDim_current_2"   --->   Operation 48 'load' 'OFMDim_current_2_load' <Predicate = (valIn_a_22 == 0)> <Delay = 0.00>
ST_8 : Operation 49 [2/2] (6.91ns)   --->   "%A_COL_ITER = mul i32 %OFMDim_current_2_load, i32 %OFMDim_current_2_load"   --->   Operation 49 'mul' 'A_COL_ITER' <Predicate = (valIn_a_22 == 0)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten13"   --->   Operation 50 'store' 'store_ln0' <Predicate = (valIn_a_22 == 0)> <Delay = 1.58>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln72 = store i32 %valIn_a_26, i32 %B_COL_2" [./../hw_library/fully_connected.h:72]   --->   Operation 51 'store' 'store_ln72' <Predicate = (valIn_a_22 == 3)> <Delay = 0.00>
ST_8 : Operation 52 [2/2] (6.91ns)   --->   "%mul_ln73 = mul i32 %valIn_a_24, i32 %valIn_a_25" [./../hw_library/fully_connected.h:73]   --->   Operation 52 'mul' 'mul_ln73' <Predicate = (valIn_a_22 == 3)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln74 = store i32 %valIn_a_27, i32 %OFMDim_current_2" [./../hw_library/fully_connected.h:74]   --->   Operation 53 'store' 'store_ln74' <Predicate = (valIn_a_22 == 3)> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 54 'wait' 'empty' <Predicate = (valIn_a_22 == 3)> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (12.5ns)   --->   "%KER_size_0 = mul i32 %valIn_a_26, i32 %valIn_a_24" [./../hw_library/fully_connected.h:130]   --->   Operation 55 'mul' 'KER_size_0' <Predicate = (valIn_a_22 != 3 & valIn_a_22 != 0)> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%specfucore_ln133 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_0, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/fully_connected.h:133]   --->   Operation 56 'specfucore' 'specfucore_ln133' <Predicate = (valIn_a_22 != 3 & valIn_a_22 != 0)> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%empty_201 = wait i32 @_ssdm_op_Wait"   --->   Operation 57 'wait' 'empty_201' <Predicate = (valIn_a_22 != 3 & valIn_a_22 != 0)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 58 [1/2] (6.91ns)   --->   "%A_COL_ITER = mul i32 %OFMDim_current_2_load, i32 %OFMDim_current_2_load"   --->   Operation 58 'mul' 'A_COL_ITER' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%B_COL_2_load = load i32 %B_COL_2"   --->   Operation 59 'load' 'B_COL_2_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %B_COL_2_load"   --->   Operation 60 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [2/2] (6.91ns)   --->   "%bound4 = mul i42 %cast2, i42 800"   --->   Operation 61 'mul' 'bound4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%cast9 = zext i32 %valIn_a_23" [./../hw_library/fully_connected.h:31]   --->   Operation 62 'zext' 'cast9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%cast10 = zext i32 %A_COL_ITER"   --->   Operation 63 'zext' 'cast10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [2/2] (6.91ns)   --->   "%bound11 = mul i64 %cast9, i64 %cast10" [./../hw_library/fully_connected.h:31]   --->   Operation 64 'mul' 'bound11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%B_ROW_2_load = load i32 %B_ROW_2"   --->   Operation 65 'load' 'B_ROW_2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/2] (6.91ns)   --->   "%bound4 = mul i42 %cast2, i42 800"   --->   Operation 66 'mul' 'bound4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 67 [1/2] (6.91ns)   --->   "%bound11 = mul i64 %cast9, i64 %cast10" [./../hw_library/fully_connected.h:31]   --->   Operation 67 'mul' 'bound11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln92 = br void %VITIS_LOOP_98_5" [./../hw_library/fully_connected.h:92]   --->   Operation 68 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 5.10>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i64 %indvar_flatten13" [./../hw_library/fully_connected.h:92]   --->   Operation 69 'load' 'indvar_flatten13_load' <Predicate = (valIn_a_22 == 0)> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (3.52ns)   --->   "%icmp_ln92 = icmp_eq  i64 %indvar_flatten13_load, i64 %bound11" [./../hw_library/fully_connected.h:92]   --->   Operation 70 'icmp' 'icmp_ln92' <Predicate = (valIn_a_22 == 0)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 71 [1/1] (3.52ns)   --->   "%add_ln92 = add i64 %indvar_flatten13_load, i64 1" [./../hw_library/fully_connected.h:92]   --->   Operation 71 'add' 'add_ln92' <Predicate = (valIn_a_22 == 0)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %for.inc144.loopexit, void %if.end160.loopexit" [./../hw_library/fully_connected.h:92]   --->   Operation 72 'br' 'br_ln92' <Predicate = (valIn_a_22 == 0)> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%empty_198 = wait i32 @_ssdm_op_Wait"   --->   Operation 73 'wait' 'empty_198' <Predicate = (valIn_a_22 == 0 & !icmp_ln92)> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln92 = store i64 %add_ln92, i64 %indvar_flatten13" [./../hw_library/fully_connected.h:92]   --->   Operation 74 'store' 'store_ln92' <Predicate = (valIn_a_22 == 0 & !icmp_ln92)> <Delay = 1.58>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end160"   --->   Operation 75 'br' 'br_ln0' <Predicate = (valIn_a_22 == 0 & icmp_ln92)> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26" [./../hw_library/fully_connected.h:130]   --->   Operation 76 'specregionbegin' 'rbegin8' <Predicate = (valIn_a_22 != 3 & valIn_a_22 != 0)> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%rend9 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin8" [./../hw_library/fully_connected.h:130]   --->   Operation 77 'specregionend' 'rend9' <Predicate = (valIn_a_22 != 3 & valIn_a_22 != 0)> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8" [./../hw_library/fully_connected.h:131]   --->   Operation 78 'specregionbegin' 'rbegin6' <Predicate = (valIn_a_22 != 3 & valIn_a_22 != 0)> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%rend7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin6" [./../hw_library/fully_connected.h:131]   --->   Operation 79 'specregionend' 'rend7' <Predicate = (valIn_a_22 != 3 & valIn_a_22 != 0)> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11" [./../hw_library/fully_connected.h:132]   --->   Operation 80 'specregionbegin' 'rbegin' <Predicate = (valIn_a_22 != 3 & valIn_a_22 != 0)> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin" [./../hw_library/fully_connected.h:132]   --->   Operation 81 'specregionend' 'rend' <Predicate = (valIn_a_22 != 3 & valIn_a_22 != 0)> <Delay = 0.00>
ST_12 : Operation 82 [1/2] (0.00ns)   --->   "%call_ln132 = call void @FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7, i32 %KER_bound, i32 %connect_6, i32 %connect_7" [./../hw_library/fully_connected.h:132]   --->   Operation 82 'call' 'call_ln132' <Predicate = (valIn_a_22 != 3 & valIn_a_22 != 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end160"   --->   Operation 83 'br' 'br_ln0' <Predicate = (valIn_a_22 != 3 & valIn_a_22 != 0)> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end161"   --->   Operation 84 'br' 'br_ln0' <Predicate = (valIn_a_22 != 3 & icmp_ln92) | (valIn_a_22 != 3 & valIn_a_22 != 0)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 4.14>
ST_13 : Operation 85 [2/2] (4.14ns)   --->   "%call_ln0 = call void @FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6, i32 %connect_6, i32 %B_ROW_2_load, i8 %A"   --->   Operation 85 'call' 'call_ln0' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 86 [1/2] (0.00ns)   --->   "%call_ln0 = call void @FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6, i32 %connect_6, i32 %B_ROW_2_load, i8 %A"   --->   Operation 86 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 87 [1/1] (0.00ns)   --->   "%empty_199 = wait i32 @_ssdm_op_Wait"   --->   Operation 87 'wait' 'empty_199' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 88 [1/1] (0.00ns)   --->   "%empty_200 = wait i32 @_ssdm_op_Wait"   --->   Operation 88 'wait' 'empty_200' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 89 [2/2] (0.00ns)   --->   "%call_ln0 = call void @FC<1u, 800u, 500u>_Pipeline_L2_L3, i42 %bound4, i32 %connect_7, i8 %A, i8 %B"   --->   Operation 89 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_92_3_VITIS_LOOP_97_4_str"   --->   Operation 90 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 91 [1/2] (0.00ns)   --->   "%call_ln0 = call void @FC<1u, 800u, 500u>_Pipeline_L2_L3, i42 %bound4, i32 %connect_7, i8 %A, i8 %B"   --->   Operation 91 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln97 = br void %VITIS_LOOP_98_5" [./../hw_library/fully_connected.h:97]   --->   Operation 92 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>

State 18 <SV = 8> <Delay = 6.91>
ST_18 : Operation 93 [1/2] (6.91ns)   --->   "%mul_ln73 = mul i32 %valIn_a_24, i32 %valIn_a_25" [./../hw_library/fully_connected.h:73]   --->   Operation 93 'mul' 'mul_ln73' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 9> <Delay = 6.91>
ST_19 : Operation 94 [2/2] (6.91ns)   --->   "%mul_ln73_1 = mul i32 %mul_ln73, i32 %valIn_a_24" [./../hw_library/fully_connected.h:73]   --->   Operation 94 'mul' 'mul_ln73_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 10> <Delay = 6.91>
ST_20 : Operation 95 [1/2] (6.91ns)   --->   "%mul_ln73_1 = mul i32 %mul_ln73, i32 %valIn_a_24" [./../hw_library/fully_connected.h:73]   --->   Operation 95 'mul' 'mul_ln73_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 96 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %mul_ln73_1, i32 %B_ROW_2" [./../hw_library/fully_connected.h:73]   --->   Operation 96 'store' 'store_ln73' <Predicate = true> <Delay = 0.00>

State 21 <SV = 11> <Delay = 0.00>
ST_21 : Operation 97 [2/2] (0.00ns)   --->   "%call_ln47 = call void @FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2, i32 %connect_6, i32 %connect_7, i32 %valIn_a_26, i32 %mul_ln73_1, i8 %B" [./../hw_library/fully_connected.h:47]   --->   Operation 97 'call' 'call_ln47' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 12> <Delay = 0.00>
ST_22 : Operation 98 [1/2] (0.00ns)   --->   "%call_ln47 = call void @FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2, i32 %connect_6, i32 %connect_7, i32 %valIn_a_26, i32 %mul_ln73_1, i8 %B" [./../hw_library/fully_connected.h:47]   --->   Operation 98 'call' 'call_ln47' <Predicate = (valIn_a_22 == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end161"   --->   Operation 99 'br' 'br_ln0' <Predicate = (valIn_a_22 == 3)> <Delay = 0.00>
ST_22 : Operation 100 [1/1] (0.00ns)   --->   "%ret_ln142 = ret" [./../hw_library/fully_connected.h:142]   --->   Operation 100 'ret' 'ret_ln142' <Predicate = true> <Delay = 0.00>

State 23 <SV = 8> <Delay = 12.5>
ST_23 : Operation 101 [1/1] (12.5ns)   --->   "%KER_size_1 = mul i32 %valIn_a_24, i32 %KER_size_0" [./../hw_library/fully_connected.h:131]   --->   Operation 101 'mul' 'KER_size_1' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 102 [1/1] (0.00ns)   --->   "%specfucore_ln134 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_1, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/fully_connected.h:134]   --->   Operation 102 'specfucore' 'specfucore_ln134' <Predicate = true> <Delay = 0.00>

State 24 <SV = 9> <Delay = 12.5>
ST_24 : Operation 103 [1/1] (12.5ns)   --->   "%KER_bound = mul i32 %valIn_a_25, i32 %KER_size_1" [./../hw_library/fully_connected.h:132]   --->   Operation 103 'mul' 'KER_bound' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 104 [1/1] (0.00ns)   --->   "%specfucore_ln135 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_bound, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/fully_connected.h:135]   --->   Operation 104 'specfucore' 'specfucore_ln135' <Predicate = true> <Delay = 0.00>

State 25 <SV = 10> <Delay = 4.14>
ST_25 : Operation 105 [2/2] (4.14ns)   --->   "%call_ln132 = call void @FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7, i32 %KER_bound, i32 %connect_6, i32 %connect_7" [./../hw_library/fully_connected.h:132]   --->   Operation 105 'call' 'call_ln132' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.162ns
The critical path consists of the following:
	fifo read operation ('valIn_a', ./../hw_library/fully_connected.h:27) on port 'connect_6' (./../hw_library/fully_connected.h:27) [12]  (3.581 ns)
	fifo write operation ('write_ln29', ./../hw_library/fully_connected.h:29) on port 'connect_7' (./../hw_library/fully_connected.h:29) [13]  (3.581 ns)

 <State 2>: 7.162ns
The critical path consists of the following:
	fifo read operation ('valIn_a', ./../hw_library/fully_connected.h:31) on port 'connect_6' (./../hw_library/fully_connected.h:31) [14]  (3.581 ns)
	fifo write operation ('write_ln33', ./../hw_library/fully_connected.h:33) on port 'connect_7' (./../hw_library/fully_connected.h:33) [15]  (3.581 ns)

 <State 3>: 7.162ns
The critical path consists of the following:
	fifo read operation ('valIn_a', ./../hw_library/fully_connected.h:35) on port 'connect_6' (./../hw_library/fully_connected.h:35) [16]  (3.581 ns)
	fifo write operation ('write_ln37', ./../hw_library/fully_connected.h:37) on port 'connect_7' (./../hw_library/fully_connected.h:37) [17]  (3.581 ns)

 <State 4>: 7.162ns
The critical path consists of the following:
	fifo read operation ('valIn_a', ./../hw_library/fully_connected.h:39) on port 'connect_6' (./../hw_library/fully_connected.h:39) [18]  (3.581 ns)
	fifo write operation ('write_ln41', ./../hw_library/fully_connected.h:41) on port 'connect_7' (./../hw_library/fully_connected.h:41) [19]  (3.581 ns)

 <State 5>: 7.162ns
The critical path consists of the following:
	fifo read operation ('valIn_a', ./../hw_library/fully_connected.h:43) on port 'connect_6' (./../hw_library/fully_connected.h:43) [20]  (3.581 ns)
	fifo write operation ('write_ln45', ./../hw_library/fully_connected.h:45) on port 'connect_7' (./../hw_library/fully_connected.h:45) [21]  (3.581 ns)

 <State 6>: 7.162ns
The critical path consists of the following:
	fifo read operation ('valIn_a', ./../hw_library/fully_connected.h:47) on port 'connect_6' (./../hw_library/fully_connected.h:47) [22]  (3.581 ns)
	fifo write operation ('write_ln49', ./../hw_library/fully_connected.h:49) on port 'connect_7' (./../hw_library/fully_connected.h:49) [23]  (3.581 ns)

 <State 7>: 7.162ns
The critical path consists of the following:
	fifo read operation ('valIn_a', ./../hw_library/fully_connected.h:51) on port 'connect_6' (./../hw_library/fully_connected.h:51) [24]  (3.581 ns)
	fifo write operation ('write_ln53', ./../hw_library/fully_connected.h:53) on port 'connect_7' (./../hw_library/fully_connected.h:53) [25]  (3.581 ns)

 <State 8>: 12.592ns
The critical path consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:130) [69]  (12.592 ns)

 <State 9>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('A_COL_ITER') [32]  (6.912 ns)

 <State 10>: 6.912ns
The critical path consists of the following:
	'load' operation 32 bit ('B_COL_2_load') on static variable 'B_COL_2' [34]  (0.000 ns)
	'mul' operation 42 bit ('bound4') [36]  (6.912 ns)

 <State 11>: 6.912ns
The critical path consists of the following:
	'mul' operation 42 bit ('bound4') [36]  (6.912 ns)

 <State 12>: 5.108ns
The critical path consists of the following:
	'load' operation 64 bit ('indvar_flatten13_load', ./../hw_library/fully_connected.h:92) on local variable 'indvar_flatten13' [43]  (0.000 ns)
	'add' operation 64 bit ('add_ln92', ./../hw_library/fully_connected.h:92) [45]  (3.520 ns)
	'store' operation 0 bit ('store_ln92', ./../hw_library/fully_connected.h:92) of variable 'add_ln92', ./../hw_library/fully_connected.h:92 on local variable 'indvar_flatten13' [54]  (1.588 ns)

 <State 13>: 4.140ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6' [50]  (4.140 ns)

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln73', ./../hw_library/fully_connected.h:73) [60]  (6.912 ns)

 <State 19>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln73_1', ./../hw_library/fully_connected.h:73) [61]  (6.912 ns)

 <State 20>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln73_1', ./../hw_library/fully_connected.h:73) [61]  (6.912 ns)

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 12.592ns
The critical path consists of the following:
	'mul' operation 32 bit ('KER_size_1', ./../hw_library/fully_connected.h:131) [73]  (12.592 ns)

 <State 24>: 12.592ns
The critical path consists of the following:
	'mul' operation 32 bit ('KER_bound', ./../hw_library/fully_connected.h:132) [77]  (12.592 ns)

 <State 25>: 4.140ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln132', ./../hw_library/fully_connected.h:132) to 'FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7' [81]  (4.140 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
