\section{Class List}
Here are the classes, structs, unions and interfaces with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\textbf{ A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def} }{\pageref{structADC__Common__TypeDef}}{}
\item\contentsline{section}{\textbf{ A\+D\+C\+\_\+\+Common\+Init\+Type\+Def} \\*A\+DC Common Init structure definition }{\pageref{structADC__CommonInitTypeDef}}{}
\item\contentsline{section}{\textbf{ A\+D\+C\+\_\+\+Init\+Type\+Def} \\*A\+DC Init structure definition }{\pageref{structADC__InitTypeDef}}{}
\item\contentsline{section}{\textbf{ A\+D\+C\+\_\+\+Type\+Def} \\*Analog to Digital Converter }{\pageref{structADC__TypeDef}}{}
\item\contentsline{section}{\textbf{ C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def} \\*Controller Area Network F\+I\+F\+O\+Mail\+Box }{\pageref{structCAN__FIFOMailBox__TypeDef}}{}
\item\contentsline{section}{\textbf{ C\+A\+N\+\_\+\+Filter\+Init\+Type\+Def} \\*C\+AN filter init structure definition }{\pageref{structCAN__FilterInitTypeDef}}{}
\item\contentsline{section}{\textbf{ C\+A\+N\+\_\+\+Filter\+Register\+\_\+\+Type\+Def} \\*Controller Area Network Filter\+Register }{\pageref{structCAN__FilterRegister__TypeDef}}{}
\item\contentsline{section}{\textbf{ C\+A\+N\+\_\+\+Init\+Type\+Def} \\*C\+AN init structure definition }{\pageref{structCAN__InitTypeDef}}{}
\item\contentsline{section}{\textbf{ C\+A\+N\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def} \\*Controller Area Network Tx\+Mail\+Box }{\pageref{structCAN__TxMailBox__TypeDef}}{}
\item\contentsline{section}{\textbf{ C\+A\+N\+\_\+\+Type\+Def} \\*Controller Area Network }{\pageref{structCAN__TypeDef}}{}
\item\contentsline{section}{\textbf{ Can\+Rx\+Msg} \\*C\+AN Rx message structure definition }{\pageref{structCanRxMsg}}{}
\item\contentsline{section}{\textbf{ Can\+Tx\+Msg} \\*C\+AN Tx message structure definition }{\pageref{structCanTxMsg}}{}
\item\contentsline{section}{\textbf{ C\+R\+C\+\_\+\+Type\+Def} \\*C\+RC calculation unit }{\pageref{structCRC__TypeDef}}{}
\item\contentsline{section}{\textbf{ C\+R\+Y\+P\+\_\+\+Context} \\*C\+R\+YP context swapping structure definition }{\pageref{structCRYP__Context}}{}
\item\contentsline{section}{\textbf{ C\+R\+Y\+P\+\_\+\+Init\+Type\+Def} \\*C\+R\+YP Init structure definition }{\pageref{structCRYP__InitTypeDef}}{}
\item\contentsline{section}{\textbf{ C\+R\+Y\+P\+\_\+\+I\+V\+Init\+Type\+Def} \\*C\+R\+YP Initialization Vectors (IV) structure definition }{\pageref{structCRYP__IVInitTypeDef}}{}
\item\contentsline{section}{\textbf{ C\+R\+Y\+P\+\_\+\+Key\+Init\+Type\+Def} \\*C\+R\+YP Key(s) structure definition }{\pageref{structCRYP__KeyInitTypeDef}}{}
\item\contentsline{section}{\textbf{ C\+R\+Y\+P\+\_\+\+Type\+Def} \\*Crypto Processor }{\pageref{structCRYP__TypeDef}}{}
\item\contentsline{section}{\textbf{ D\+A\+C\+\_\+\+Init\+Type\+Def} \\*D\+AC Init structure definition }{\pageref{structDAC__InitTypeDef}}{}
\item\contentsline{section}{\textbf{ D\+A\+C\+\_\+\+Type\+Def} \\*Digital to Analog Converter }{\pageref{structDAC__TypeDef}}{}
\item\contentsline{section}{\textbf{ D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def} \\*Debug M\+CU }{\pageref{structDBGMCU__TypeDef}}{}
\item\contentsline{section}{\textbf{ D\+C\+M\+I\+\_\+\+Codes\+Init\+Type\+Def} \\*D\+C\+MI Embedded Synchronisation C\+O\+DE Init structure definition }{\pageref{structDCMI__CodesInitTypeDef}}{}
\item\contentsline{section}{\textbf{ D\+C\+M\+I\+\_\+\+C\+R\+O\+P\+Init\+Type\+Def} \\*D\+C\+MI C\+R\+OP Init structure definition }{\pageref{structDCMI__CROPInitTypeDef}}{}
\item\contentsline{section}{\textbf{ D\+C\+M\+I\+\_\+\+Init\+Type\+Def} \\*D\+C\+MI Init structure definition }{\pageref{structDCMI__InitTypeDef}}{}
\item\contentsline{section}{\textbf{ D\+C\+M\+I\+\_\+\+Type\+Def} \\*D\+C\+MI }{\pageref{structDCMI__TypeDef}}{}
\item\contentsline{section}{\textbf{ D\+M\+A2\+D\+\_\+\+Type\+Def} \\*D\+M\+A2D Controller }{\pageref{structDMA2D__TypeDef}}{}
\item\contentsline{section}{\textbf{ D\+M\+A\+\_\+\+Init\+Type\+Def} \\*D\+MA Init structure definition }{\pageref{structDMA__InitTypeDef}}{}
\item\contentsline{section}{\textbf{ D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def} \\*D\+MA Controller }{\pageref{structDMA__Stream__TypeDef}}{}
\item\contentsline{section}{\textbf{ D\+M\+A\+\_\+\+Type\+Def} }{\pageref{structDMA__TypeDef}}{}
\item\contentsline{section}{\textbf{ E\+T\+H\+\_\+\+Type\+Def} \\*Ethernet M\+AC }{\pageref{structETH__TypeDef}}{}
\item\contentsline{section}{\textbf{ E\+X\+T\+I\+\_\+\+Init\+Type\+Def} \\*E\+X\+TI Init Structure definition }{\pageref{structEXTI__InitTypeDef}}{}
\item\contentsline{section}{\textbf{ E\+X\+T\+I\+\_\+\+Type\+Def} \\*External Interrupt/\+Event Controller }{\pageref{structEXTI__TypeDef}}{}
\item\contentsline{section}{\textbf{ F\+L\+A\+S\+H\+\_\+\+Type\+Def} \\*F\+L\+A\+SH Registers }{\pageref{structFLASH__TypeDef}}{}
\item\contentsline{section}{\textbf{ F\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def} \\*Flexible Memory Controller }{\pageref{structFMC__Bank1__TypeDef}}{}
\item\contentsline{section}{\textbf{ F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def} \\*Flexible Memory Controller Bank1E }{\pageref{structFMC__Bank1E__TypeDef}}{}
\item\contentsline{section}{\textbf{ F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def} \\*Flexible Memory Controller Bank2 }{\pageref{structFMC__Bank2__3__TypeDef}}{}
\item\contentsline{section}{\textbf{ F\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def} \\*Flexible Memory Controller Bank4 }{\pageref{structFMC__Bank4__TypeDef}}{}
\item\contentsline{section}{\textbf{ F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def} \\*Flexible Memory Controller Bank5\+\_\+6 }{\pageref{structFMC__Bank5__6__TypeDef}}{}
\item\contentsline{section}{\textbf{ F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def} \\*Flexible Static Memory Controller }{\pageref{structFSMC__Bank1__TypeDef}}{}
\item\contentsline{section}{\textbf{ F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def} \\*Flexible Static Memory Controller Bank1E }{\pageref{structFSMC__Bank1E__TypeDef}}{}
\item\contentsline{section}{\textbf{ F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def} \\*Flexible Static Memory Controller Bank2 }{\pageref{structFSMC__Bank2__TypeDef}}{}
\item\contentsline{section}{\textbf{ F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def} \\*Flexible Static Memory Controller Bank3 }{\pageref{structFSMC__Bank3__TypeDef}}{}
\item\contentsline{section}{\textbf{ F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def} \\*Flexible Static Memory Controller Bank4 }{\pageref{structFSMC__Bank4__TypeDef}}{}
\item\contentsline{section}{\textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def} \\*Timing parameters For F\+S\+MC N\+A\+ND and P\+C\+C\+A\+RD Banks }{\pageref{structFSMC__NAND__PCCARDTimingInitTypeDef}}{}
\item\contentsline{section}{\textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def} \\*F\+S\+MC N\+A\+ND Init structure definition }{\pageref{structFSMC__NANDInitTypeDef}}{}
\item\contentsline{section}{\textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def} \\*F\+S\+MC N\+O\+R/\+S\+R\+AM Init structure definition }{\pageref{structFSMC__NORSRAMInitTypeDef}}{}
\item\contentsline{section}{\textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def} \\*Timing parameters For N\+O\+R/\+S\+R\+AM Banks }{\pageref{structFSMC__NORSRAMTimingInitTypeDef}}{}
\item\contentsline{section}{\textbf{ F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def} \\*F\+S\+MC P\+C\+C\+A\+RD Init structure definition }{\pageref{structFSMC__PCCARDInitTypeDef}}{}
\item\contentsline{section}{\textbf{ G\+P\+I\+O\+\_\+\+Init\+Type\+Def} \\*G\+P\+IO Init structure definition }{\pageref{structGPIO__InitTypeDef}}{}
\item\contentsline{section}{\textbf{ G\+P\+I\+O\+\_\+\+Type\+Def} \\*General Purpose I/O }{\pageref{structGPIO__TypeDef}}{}
\item\contentsline{section}{\textbf{ hal\+\_\+s} }{\pageref{structhal__s}}{}
\item\contentsline{section}{\textbf{ H\+A\+S\+H\+\_\+\+Context} \\*H\+A\+SH context swapping structure definition }{\pageref{structHASH__Context}}{}
\item\contentsline{section}{\textbf{ H\+A\+S\+H\+\_\+\+Init\+Type\+Def} \\*H\+A\+SH Init structure definition }{\pageref{structHASH__InitTypeDef}}{}
\item\contentsline{section}{\textbf{ H\+A\+S\+H\+\_\+\+Msg\+Digest} \\*H\+A\+SH message digest result structure definition }{\pageref{structHASH__MsgDigest}}{}
\item\contentsline{section}{\textbf{ H\+A\+S\+H\+\_\+\+Type\+Def} \\*H\+A\+SH }{\pageref{structHASH__TypeDef}}{}
\item\contentsline{section}{\textbf{ I2\+C\+\_\+\+Init\+Type\+Def} \\*I2C Init structure definition }{\pageref{structI2C__InitTypeDef}}{}
\item\contentsline{section}{\textbf{ I2\+C\+\_\+\+Type\+Def} \\*Inter-\/integrated Circuit Interface }{\pageref{structI2C__TypeDef}}{}
\item\contentsline{section}{\textbf{ I2\+S\+\_\+\+Init\+Type\+Def} \\*I2S Init structure definition }{\pageref{structI2S__InitTypeDef}}{}
\item\contentsline{section}{\textbf{ I\+W\+D\+G\+\_\+\+Type\+Def} \\*Independent W\+A\+T\+C\+H\+D\+OG }{\pageref{structIWDG__TypeDef}}{}
\item\contentsline{section}{\textbf{ L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def} \\*L\+C\+D-\/\+T\+FT Display layer x Controller }{\pageref{structLTDC__Layer__TypeDef}}{}
\item\contentsline{section}{\textbf{ L\+T\+D\+C\+\_\+\+Type\+Def} \\*L\+C\+D-\/\+T\+FT Display Controller }{\pageref{structLTDC__TypeDef}}{}
\item\contentsline{section}{\textbf{ N\+V\+I\+C\+\_\+\+Init\+Type\+Def} \\*N\+V\+IC Init Structure definition }{\pageref{structNVIC__InitTypeDef}}{}
\item\contentsline{section}{\textbf{ platform\+\_\+data\+\_\+s} }{\pageref{structplatform__data__s}}{}
\item\contentsline{section}{\textbf{ P\+W\+R\+\_\+\+Type\+Def} \\*Power Control }{\pageref{structPWR__TypeDef}}{}
\item\contentsline{section}{\textbf{ R\+C\+C\+\_\+\+Clocks\+Type\+Def} }{\pageref{structRCC__ClocksTypeDef}}{}
\item\contentsline{section}{\textbf{ R\+C\+C\+\_\+\+Type\+Def} \\*Reset and Clock Control }{\pageref{structRCC__TypeDef}}{}
\item\contentsline{section}{\textbf{ R\+N\+G\+\_\+\+Type\+Def} \\*H\+A\+SH }{\pageref{structRNG__TypeDef}}{}
\item\contentsline{section}{\textbf{ R\+T\+C\+\_\+\+Alarm\+Type\+Def} \\*R\+TC Alarm structure definition }{\pageref{structRTC__AlarmTypeDef}}{}
\item\contentsline{section}{\textbf{ R\+T\+C\+\_\+\+Date\+Type\+Def} \\*R\+TC Date structure definition }{\pageref{structRTC__DateTypeDef}}{}
\item\contentsline{section}{\textbf{ R\+T\+C\+\_\+\+Init\+Type\+Def} \\*R\+TC Init structures definition }{\pageref{structRTC__InitTypeDef}}{}
\item\contentsline{section}{\textbf{ R\+T\+C\+\_\+\+Time\+Type\+Def} \\*R\+TC Time structure definition }{\pageref{structRTC__TimeTypeDef}}{}
\item\contentsline{section}{\textbf{ R\+T\+C\+\_\+\+Type\+Def} \\*Real-\/\+Time Clock }{\pageref{structRTC__TypeDef}}{}
\item\contentsline{section}{\textbf{ rx\+\_\+s} }{\pageref{structrx__s}}{}
\item\contentsline{section}{\textbf{ S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def} }{\pageref{structSAI__Block__TypeDef}}{}
\item\contentsline{section}{\textbf{ S\+A\+I\+\_\+\+Type\+Def} \\*Serial Audio Interface }{\pageref{structSAI__TypeDef}}{}
\item\contentsline{section}{\textbf{ S\+D\+I\+O\+\_\+\+Cmd\+Init\+Type\+Def} }{\pageref{structSDIO__CmdInitTypeDef}}{}
\item\contentsline{section}{\textbf{ S\+D\+I\+O\+\_\+\+Data\+Init\+Type\+Def} }{\pageref{structSDIO__DataInitTypeDef}}{}
\item\contentsline{section}{\textbf{ S\+D\+I\+O\+\_\+\+Init\+Type\+Def} }{\pageref{structSDIO__InitTypeDef}}{}
\item\contentsline{section}{\textbf{ S\+D\+I\+O\+\_\+\+Type\+Def} \\*SD host Interface }{\pageref{structSDIO__TypeDef}}{}
\item\contentsline{section}{\textbf{ S\+P\+I\+\_\+\+Init\+Type\+Def} \\*S\+PI Init structure definition }{\pageref{structSPI__InitTypeDef}}{}
\item\contentsline{section}{\textbf{ S\+P\+I\+\_\+\+Type\+Def} \\*Serial Peripheral Interface }{\pageref{structSPI__TypeDef}}{}
\item\contentsline{section}{\textbf{ S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def} \\*System configuration controller }{\pageref{structSYSCFG__TypeDef}}{}
\item\contentsline{section}{\textbf{ T\+I\+M\+\_\+\+B\+D\+T\+R\+Init\+Type\+Def} \\*B\+D\+TR structure definition }{\pageref{structTIM__BDTRInitTypeDef}}{}
\item\contentsline{section}{\textbf{ T\+I\+M\+\_\+\+I\+C\+Init\+Type\+Def} \\*T\+IM Input Capture Init structure definition }{\pageref{structTIM__ICInitTypeDef}}{}
\item\contentsline{section}{\textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def} \\*T\+IM Output Compare Init structure definition }{\pageref{structTIM__OCInitTypeDef}}{}
\item\contentsline{section}{\textbf{ T\+I\+M\+\_\+\+Time\+Base\+Init\+Type\+Def} \\*T\+IM Time Base Init structure definition }{\pageref{structTIM__TimeBaseInitTypeDef}}{}
\item\contentsline{section}{\textbf{ T\+I\+M\+\_\+\+Type\+Def} \\*T\+IM }{\pageref{structTIM__TypeDef}}{}
\item\contentsline{section}{\textbf{ U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def} \\*U\+S\+A\+RT Clock Init Structure definition }{\pageref{structUSART__ClockInitTypeDef}}{}
\item\contentsline{section}{\textbf{ U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def} \\*U\+S\+A\+RT Init Structure definition }{\pageref{structUSART__InitTypeDef}}{}
\item\contentsline{section}{\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} \\*Universal Synchronous Asynchronous Receiver Transmitter }{\pageref{structUSART__TypeDef}}{}
\item\contentsline{section}{\textbf{ U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def} \\*\+\_\+\+\_\+device\+\_\+\+Registers }{\pageref{structUSB__OTG__DeviceTypeDef}}{}
\item\contentsline{section}{\textbf{ U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def} \\*\+\_\+\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Core\+\_\+register }{\pageref{structUSB__OTG__GlobalTypeDef}}{}
\item\contentsline{section}{\textbf{ U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def} \\*\+\_\+\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers }{\pageref{structUSB__OTG__HostChannelTypeDef}}{}
\item\contentsline{section}{\textbf{ U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def} \\*\+\_\+\+\_\+\+Host\+\_\+\+Mode\+\_\+\+Register\+\_\+\+Structures }{\pageref{structUSB__OTG__HostTypeDef}}{}
\item\contentsline{section}{\textbf{ U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+Endpoint\+Type\+Def} \\*\+\_\+\+\_\+\+I\+N\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Register }{\pageref{structUSB__OTG__INEndpointTypeDef}}{}
\item\contentsline{section}{\textbf{ U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+Endpoint\+Type\+Def} \\*\+\_\+\+\_\+\+O\+U\+T\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Registers }{\pageref{structUSB__OTG__OUTEndpointTypeDef}}{}
\item\contentsline{section}{\textbf{ W\+W\+D\+G\+\_\+\+Type\+Def} \\*Window W\+A\+T\+C\+H\+D\+OG }{\pageref{structWWDG__TypeDef}}{}
\end{DoxyCompactList}
