<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/.cargo/registry/src/index.crates.io-1949cf8c6b5b557f/cortex-m-0.7.7/src/peripheral/cbp.rs`."><title>cbp.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-46132b98.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="cortex_m" data-themes="" data-resource-suffix="" data-rustdoc-version="1.85.0 (4d91de4e4 2025-02-17)" data-channel="1.85.0" data-search-js="search-75f5ac3e.js" data-settings-js="settings-0f613d39.js" ><script src="../../../static.files/storage-59e33391.js"></script><script defer src="../../../static.files/src-script-56102188.js"></script><script defer src="../../../src-files.js"></script><script defer src="../../../static.files/main-5f194d8c.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-893ab5e7.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">cortex_m/peripheral/</div>cbp.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap"><div data-nosnippet><pre class="src-line-numbers">
<a href="#1" id="1">1</a>
<a href="#2" id="2">2</a>
<a href="#3" id="3">3</a>
<a href="#4" id="4">4</a>
<a href="#5" id="5">5</a>
<a href="#6" id="6">6</a>
<a href="#7" id="7">7</a>
<a href="#8" id="8">8</a>
<a href="#9" id="9">9</a>
<a href="#10" id="10">10</a>
<a href="#11" id="11">11</a>
<a href="#12" id="12">12</a>
<a href="#13" id="13">13</a>
<a href="#14" id="14">14</a>
<a href="#15" id="15">15</a>
<a href="#16" id="16">16</a>
<a href="#17" id="17">17</a>
<a href="#18" id="18">18</a>
<a href="#19" id="19">19</a>
<a href="#20" id="20">20</a>
<a href="#21" id="21">21</a>
<a href="#22" id="22">22</a>
<a href="#23" id="23">23</a>
<a href="#24" id="24">24</a>
<a href="#25" id="25">25</a>
<a href="#26" id="26">26</a>
<a href="#27" id="27">27</a>
<a href="#28" id="28">28</a>
<a href="#29" id="29">29</a>
<a href="#30" id="30">30</a>
<a href="#31" id="31">31</a>
<a href="#32" id="32">32</a>
<a href="#33" id="33">33</a>
<a href="#34" id="34">34</a>
<a href="#35" id="35">35</a>
<a href="#36" id="36">36</a>
<a href="#37" id="37">37</a>
<a href="#38" id="38">38</a>
<a href="#39" id="39">39</a>
<a href="#40" id="40">40</a>
<a href="#41" id="41">41</a>
<a href="#42" id="42">42</a>
<a href="#43" id="43">43</a>
<a href="#44" id="44">44</a>
<a href="#45" id="45">45</a>
<a href="#46" id="46">46</a>
<a href="#47" id="47">47</a>
<a href="#48" id="48">48</a>
<a href="#49" id="49">49</a>
<a href="#50" id="50">50</a>
<a href="#51" id="51">51</a>
<a href="#52" id="52">52</a>
<a href="#53" id="53">53</a>
<a href="#54" id="54">54</a>
<a href="#55" id="55">55</a>
<a href="#56" id="56">56</a>
<a href="#57" id="57">57</a>
<a href="#58" id="58">58</a>
<a href="#59" id="59">59</a>
<a href="#60" id="60">60</a>
<a href="#61" id="61">61</a>
<a href="#62" id="62">62</a>
<a href="#63" id="63">63</a>
<a href="#64" id="64">64</a>
<a href="#65" id="65">65</a>
<a href="#66" id="66">66</a>
<a href="#67" id="67">67</a>
<a href="#68" id="68">68</a>
<a href="#69" id="69">69</a>
<a href="#70" id="70">70</a>
<a href="#71" id="71">71</a>
<a href="#72" id="72">72</a>
<a href="#73" id="73">73</a>
<a href="#74" id="74">74</a>
<a href="#75" id="75">75</a>
<a href="#76" id="76">76</a>
<a href="#77" id="77">77</a>
<a href="#78" id="78">78</a>
<a href="#79" id="79">79</a>
<a href="#80" id="80">80</a>
<a href="#81" id="81">81</a>
<a href="#82" id="82">82</a>
<a href="#83" id="83">83</a>
<a href="#84" id="84">84</a>
<a href="#85" id="85">85</a>
<a href="#86" id="86">86</a>
<a href="#87" id="87">87</a>
<a href="#88" id="88">88</a>
<a href="#89" id="89">89</a>
<a href="#90" id="90">90</a>
<a href="#91" id="91">91</a>
<a href="#92" id="92">92</a>
<a href="#93" id="93">93</a>
<a href="#94" id="94">94</a>
<a href="#95" id="95">95</a>
<a href="#96" id="96">96</a>
<a href="#97" id="97">97</a>
<a href="#98" id="98">98</a>
<a href="#99" id="99">99</a>
<a href="#100" id="100">100</a>
<a href="#101" id="101">101</a>
<a href="#102" id="102">102</a>
<a href="#103" id="103">103</a>
<a href="#104" id="104">104</a>
<a href="#105" id="105">105</a>
<a href="#106" id="106">106</a>
<a href="#107" id="107">107</a>
<a href="#108" id="108">108</a>
<a href="#109" id="109">109</a>
<a href="#110" id="110">110</a>
<a href="#111" id="111">111</a>
<a href="#112" id="112">112</a>
<a href="#113" id="113">113</a>
<a href="#114" id="114">114</a>
<a href="#115" id="115">115</a>
<a href="#116" id="116">116</a>
<a href="#117" id="117">117</a>
<a href="#118" id="118">118</a>
<a href="#119" id="119">119</a>
<a href="#120" id="120">120</a>
<a href="#121" id="121">121</a>
<a href="#122" id="122">122</a>
<a href="#123" id="123">123</a>
<a href="#124" id="124">124</a>
<a href="#125" id="125">125</a>
<a href="#126" id="126">126</a>
<a href="#127" id="127">127</a>
<a href="#128" id="128">128</a>
<a href="#129" id="129">129</a>
<a href="#130" id="130">130</a>
<a href="#131" id="131">131</a>
<a href="#132" id="132">132</a>
<a href="#133" id="133">133</a>
<a href="#134" id="134">134</a>
<a href="#135" id="135">135</a>
<a href="#136" id="136">136</a>
<a href="#137" id="137">137</a>
<a href="#138" id="138">138</a></pre></div><pre class="rust"><code><span class="doccomment">//! Cache and branch predictor maintenance operations
//!
//! *NOTE* Not available on Armv6-M.

</span><span class="kw">use </span>volatile_register::WO;

<span class="kw">use </span><span class="kw">crate</span>::peripheral::CBP;

<span class="doccomment">/// Register block
</span><span class="attr">#[repr(C)]
</span><span class="kw">pub struct </span>RegisterBlock {
    <span class="doccomment">/// I-cache invalidate all to PoU
    </span><span class="kw">pub </span>iciallu: WO&lt;u32&gt;,
    reserved0: u32,
    <span class="doccomment">/// I-cache invalidate by MVA to PoU
    </span><span class="kw">pub </span>icimvau: WO&lt;u32&gt;,
    <span class="doccomment">/// D-cache invalidate by MVA to PoC
    </span><span class="kw">pub </span>dcimvac: WO&lt;u32&gt;,
    <span class="doccomment">/// D-cache invalidate by set-way
    </span><span class="kw">pub </span>dcisw: WO&lt;u32&gt;,
    <span class="doccomment">/// D-cache clean by MVA to PoU
    </span><span class="kw">pub </span>dccmvau: WO&lt;u32&gt;,
    <span class="doccomment">/// D-cache clean by MVA to PoC
    </span><span class="kw">pub </span>dccmvac: WO&lt;u32&gt;,
    <span class="doccomment">/// D-cache clean by set-way
    </span><span class="kw">pub </span>dccsw: WO&lt;u32&gt;,
    <span class="doccomment">/// D-cache clean and invalidate by MVA to PoC
    </span><span class="kw">pub </span>dccimvac: WO&lt;u32&gt;,
    <span class="doccomment">/// D-cache clean and invalidate by set-way
    </span><span class="kw">pub </span>dccisw: WO&lt;u32&gt;,
    <span class="doccomment">/// Branch predictor invalidate all
    </span><span class="kw">pub </span>bpiall: WO&lt;u32&gt;,
}

<span class="kw">const </span>CBP_SW_WAY_POS: u32 = <span class="number">30</span>;
<span class="kw">const </span>CBP_SW_WAY_MASK: u32 = <span class="number">0x3 </span>&lt;&lt; CBP_SW_WAY_POS;
<span class="kw">const </span>CBP_SW_SET_POS: u32 = <span class="number">5</span>;
<span class="kw">const </span>CBP_SW_SET_MASK: u32 = <span class="number">0x1FF </span>&lt;&lt; CBP_SW_SET_POS;

<span class="kw">impl </span>CBP {
    <span class="doccomment">/// I-cache invalidate all to PoU
    </span><span class="attr">#[inline(always)]
    </span><span class="kw">pub fn </span>iciallu(<span class="kw-2">&amp;mut </span><span class="self">self</span>) {
        <span class="kw">unsafe </span>{ <span class="self">self</span>.iciallu.write(<span class="number">0</span>) };
    }

    <span class="doccomment">/// I-cache invalidate by MVA to PoU
    </span><span class="attr">#[inline(always)]
    </span><span class="kw">pub fn </span>icimvau(<span class="kw-2">&amp;mut </span><span class="self">self</span>, mva: u32) {
        <span class="kw">unsafe </span>{ <span class="self">self</span>.icimvau.write(mva) };
    }

    <span class="doccomment">/// D-cache invalidate by MVA to PoC
    </span><span class="attr">#[inline(always)]
    </span><span class="kw">pub unsafe fn </span>dcimvac(<span class="kw-2">&amp;mut </span><span class="self">self</span>, mva: u32) {
        <span class="self">self</span>.dcimvac.write(mva);
    }

    <span class="doccomment">/// D-cache invalidate by set-way
    ///
    /// `set` is masked to be between 0 and 3, and `way` between 0 and 511.
    </span><span class="attr">#[inline(always)]
    </span><span class="kw">pub unsafe fn </span>dcisw(<span class="kw-2">&amp;mut </span><span class="self">self</span>, set: u16, way: u16) {
        <span class="comment">// The ARMv7-M Architecture Reference Manual, as of Revision E.b, says these set/way
        // operations have a register data format which depends on the implementation's
        // associativity and number of sets. Specifically the 'way' and 'set' fields have
        // offsets 32-log2(ASSOCIATIVITY) and log2(LINELEN) respectively.
        //
        // However, in Cortex-M7 devices, these offsets are fixed at 30 and 5, as per the Cortex-M7
        // Generic User Guide section 4.8.3. Since no other ARMv7-M implementations except the
        // Cortex-M7 have a DCACHE or ICACHE at all, it seems safe to do the same thing as the
        // CMSIS-Core implementation and use fixed values.
        </span><span class="self">self</span>.dcisw.write(
            ((u32::from(way) &amp; (CBP_SW_WAY_MASK &gt;&gt; CBP_SW_WAY_POS)) &lt;&lt; CBP_SW_WAY_POS)
                | ((u32::from(set) &amp; (CBP_SW_SET_MASK &gt;&gt; CBP_SW_SET_POS)) &lt;&lt; CBP_SW_SET_POS),
        );
    }

    <span class="doccomment">/// D-cache clean by MVA to PoU
    </span><span class="attr">#[inline(always)]
    </span><span class="kw">pub fn </span>dccmvau(<span class="kw-2">&amp;mut </span><span class="self">self</span>, mva: u32) {
        <span class="kw">unsafe </span>{
            <span class="self">self</span>.dccmvau.write(mva);
        }
    }

    <span class="doccomment">/// D-cache clean by MVA to PoC
    </span><span class="attr">#[inline(always)]
    </span><span class="kw">pub fn </span>dccmvac(<span class="kw-2">&amp;mut </span><span class="self">self</span>, mva: u32) {
        <span class="kw">unsafe </span>{
            <span class="self">self</span>.dccmvac.write(mva);
        }
    }

    <span class="doccomment">/// D-cache clean by set-way
    ///
    /// `set` is masked to be between 0 and 3, and `way` between 0 and 511.
    </span><span class="attr">#[inline(always)]
    </span><span class="kw">pub fn </span>dccsw(<span class="kw-2">&amp;mut </span><span class="self">self</span>, set: u16, way: u16) {
        <span class="comment">// See comment for dcisw() about the format here
        </span><span class="kw">unsafe </span>{
            <span class="self">self</span>.dccsw.write(
                ((u32::from(way) &amp; (CBP_SW_WAY_MASK &gt;&gt; CBP_SW_WAY_POS)) &lt;&lt; CBP_SW_WAY_POS)
                    | ((u32::from(set) &amp; (CBP_SW_SET_MASK &gt;&gt; CBP_SW_SET_POS)) &lt;&lt; CBP_SW_SET_POS),
            );
        }
    }

    <span class="doccomment">/// D-cache clean and invalidate by MVA to PoC
    </span><span class="attr">#[inline(always)]
    </span><span class="kw">pub fn </span>dccimvac(<span class="kw-2">&amp;mut </span><span class="self">self</span>, mva: u32) {
        <span class="kw">unsafe </span>{
            <span class="self">self</span>.dccimvac.write(mva);
        }
    }

    <span class="doccomment">/// D-cache clean and invalidate by set-way
    ///
    /// `set` is masked to be between 0 and 3, and `way` between 0 and 511.
    </span><span class="attr">#[inline(always)]
    </span><span class="kw">pub fn </span>dccisw(<span class="kw-2">&amp;mut </span><span class="self">self</span>, set: u16, way: u16) {
        <span class="comment">// See comment for dcisw() about the format here
        </span><span class="kw">unsafe </span>{
            <span class="self">self</span>.dccisw.write(
                ((u32::from(way) &amp; (CBP_SW_WAY_MASK &gt;&gt; CBP_SW_WAY_POS)) &lt;&lt; CBP_SW_WAY_POS)
                    | ((u32::from(set) &amp; (CBP_SW_SET_MASK &gt;&gt; CBP_SW_SET_POS)) &lt;&lt; CBP_SW_SET_POS),
            );
        }
    }

    <span class="doccomment">/// Branch predictor invalidate all
    </span><span class="attr">#[inline(always)]
    </span><span class="kw">pub fn </span>bpiall(<span class="kw-2">&amp;mut </span><span class="self">self</span>) {
        <span class="kw">unsafe </span>{
            <span class="self">self</span>.bpiall.write(<span class="number">0</span>);
        }
    }
}
</code></pre></div></section></main></body></html>