# //  ModelSim SE 6.2g Feb 21 2007 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
do sim_RISC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regnbit
# -- Compiling architecture behaviour of regnbit
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity ff
# -- Compiling architecture behaviour of ff
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mux_2to1_nbit
# -- Compiling architecture behaviour of mux_2to1_nbit
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mux_4to1_nbit
# -- Compiling architecture behaviour of mux_4to1_nbit
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity data_memory
# -- Compiling architecture structure of data_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity instruction_memory
# -- Compiling architecture structure of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity alu
# -- Compiling architecture beh of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture beh of control
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity alu_control
# -- Compiling architecture beh of alu_control
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity imm_gen
# -- Compiling architecture beh of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity rf_32_32b
# -- Compiling architecture structure of rf_32_32b
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v
# -- Compiling architecture beh of risc_v
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module tb_RISC
# 
# Top level modules:
# 	tb_RISC
# vsim work.tb_RISC 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_RISC(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.risc_v(beh)#1
# Loading work.mux_2to1_nbit(behaviour)#1
# Loading work.regnbit(behaviour)#1
# Loading work.rf_32_32b(structure)
# Loading work.imm_gen(beh)
# Loading work.control(beh)
# Loading work.ff(behaviour)
# Loading work.regnbit(behaviour)#2
# Loading work.regnbit(behaviour)#3
# Loading work.alu_control(beh)
# Loading work.alu(beh)
# Loading work.regnbit(behaviour)#4
# Loading work.mux_4to1_nbit(behaviour)#1
# Loading work.instruction_memory(structure)
# Loading work.data_memory(structure)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_RISC/RV/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_RISC/RV/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /tb_RISC/RV/reg_files
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /tb_RISC/RV/reg_files
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /tb_RISC/IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /tb_RISC/IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 3  Instance: /tb_RISC/RV/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER is returning a negative result.
#    Time: 565 ns  Iteration: 2  Instance: /tb_RISC/DM
run 3 us
# ** Warning: NUMERIC_STD.TO_INTEGER is returning a negative result.
#    Time: 1085 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER is returning a negative result.
#    Time: 1915 ns  Iteration: 2  Instance: /tb_RISC/DM
#  Trace back: window name "tmpcolsep2" already exists in parent
#     while executing
# "frame $grid.tmpcolsep$num  -width  $mtiGrid($grid:-separatorWidth)  -height $sep_height  -bd     $mtiGrid($grid:-separatorBorder)  -bg     black  -rel..."
#     (procedure "mtigrid_colsep_pressed" line 45)
#     invoked from within
# "mtigrid_colsep_pressed .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf.grid 2 .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.w..."
#     (command bound to event) 
#    2: ::tkerror {window name "tmpcolsep2" already exists in parent} 
#    1: ::bgerror {window name "tmpcolsep2" already exists in parent} 
#  Trace back: window name "tmpcolsep2" already exists in parent
#     while executing
# "frame $grid.tmpcolsep$num  -width  $mtiGrid($grid:-separatorWidth)  -height $sep_height  -bd     $mtiGrid($grid:-separatorBorder)  -bg     black  -rel..."
#     (procedure "mtigrid_colsep_pressed" line 45)
#     invoked from within
# "mtigrid_colsep_pressed .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf.grid 2 .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.w..."
#     (command bound to event) 
#    2: ::tkerror {window name "tmpcolsep2" already exists in parent} 
#    1: ::bgerror {window name "tmpcolsep2" already exists in parent} 
quit -sim
do sim_RISC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regnbit
# -- Compiling architecture behaviour of regnbit
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity ff
# -- Compiling architecture behaviour of ff
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mux_2to1_nbit
# -- Compiling architecture behaviour of mux_2to1_nbit
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mux_4to1_nbit
# -- Compiling architecture behaviour of mux_4to1_nbit
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity data_memory
# -- Compiling architecture structure of data_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity instruction_memory
# -- Compiling architecture structure of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity alu
# -- Compiling architecture beh of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture beh of control
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity alu_control
# -- Compiling architecture beh of alu_control
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity imm_gen
# -- Compiling architecture beh of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity rf_32_32b
# -- Compiling architecture structure of rf_32_32b
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v
# -- Compiling architecture beh of risc_v
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module tb_RISC
# 
# Top level modules:
# 	tb_RISC
# vsim work.tb_RISC 
# Loading work.tb_RISC(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.risc_v(beh)#1
# Loading work.mux_2to1_nbit(behaviour)#1
# Loading work.regnbit(behaviour)#1
# Loading work.rf_32_32b(structure)
# Loading work.imm_gen(beh)
# Loading work.control(beh)
# Loading work.ff(behaviour)
# Loading work.regnbit(behaviour)#2
# Loading work.regnbit(behaviour)#3
# Loading work.alu_control(beh)
# Loading work.alu(beh)
# Loading work.regnbit(behaviour)#4
# Loading work.mux_4to1_nbit(behaviour)#1
# Loading work.instruction_memory(structure)
# Loading work.data_memory(structure)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_RISC/RV/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_RISC/RV/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /tb_RISC/RV/reg_files
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /tb_RISC/RV/reg_files
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /tb_RISC/IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /tb_RISC/IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 3  Instance: /tb_RISC/RV/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER is returning a negative result.
#    Time: 565 ns  Iteration: 2  Instance: /tb_RISC/DM
run 3 us
# ** Warning: NUMERIC_STD.TO_INTEGER is returning a negative result.
#    Time: 1085 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER is returning a negative result.
#    Time: 1915 ns  Iteration: 2  Instance: /tb_RISC/DM
write format wave -window .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf /home/isa07/Desktop/ISA-LAB3_group07/ISA-LAB3_group07/tb/wave_RISC.do
