<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p475" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_475{left:797px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_475{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_475{left:600px;bottom:1141px;letter-spacing:-0.14px;}
#t4_475{left:70px;bottom:911px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#t5_475{left:70px;bottom:894px;letter-spacing:-0.13px;word-spacing:-1.2px;}
#t6_475{left:70px;bottom:877px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_475{left:70px;bottom:860px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t8_475{left:70px;bottom:843px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_475{left:70px;bottom:821px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_475{left:70px;bottom:804px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_475{left:70px;bottom:781px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_475{left:70px;bottom:722px;letter-spacing:0.12px;}
#td_475{left:152px;bottom:722px;letter-spacing:0.15px;word-spacing:0.01px;}
#te_475{left:70px;bottom:700px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tf_475{left:70px;bottom:683px;letter-spacing:-0.15px;word-spacing:-0.91px;}
#tg_475{left:206px;bottom:683px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#th_475{left:424px;bottom:683px;letter-spacing:-0.15px;word-spacing:-0.92px;}
#ti_475{left:70px;bottom:666px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_475{left:70px;bottom:642px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#tk_475{left:70px;bottom:625px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tl_475{left:70px;bottom:608px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_475{left:70px;bottom:591px;letter-spacing:-0.25px;}
#tn_475{left:70px;bottom:371px;letter-spacing:-0.15px;word-spacing:-1.32px;}
#to_475{left:510px;bottom:371px;letter-spacing:-0.14px;word-spacing:-1.31px;}
#tp_475{left:70px;bottom:354px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#tq_475{left:274px;bottom:354px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#tr_475{left:70px;bottom:337px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_475{left:70px;bottom:314px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#tt_475{left:70px;bottom:297px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tu_475{left:70px;bottom:281px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tv_475{left:70px;bottom:264px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tw_475{left:70px;bottom:241px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tx_475{left:70px;bottom:224px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#ty_475{left:268px;bottom:964px;letter-spacing:0.11px;word-spacing:0.03px;}
#tz_475{left:349px;bottom:964px;letter-spacing:0.14px;word-spacing:-0.02px;}
#t10_475{left:151px;bottom:424px;letter-spacing:0.1px;word-spacing:0.03px;}
#t11_475{left:232px;bottom:424px;letter-spacing:0.14px;}
#t12_475{left:486px;bottom:1043px;letter-spacing:0.22px;word-spacing:1.6px;}
#t13_475{left:782px;bottom:1045px;}
#t14_475{left:176px;bottom:1043px;letter-spacing:0.18px;}
#t15_475{left:274px;bottom:1023px;letter-spacing:0.19px;word-spacing:0.03px;}
#t16_475{left:573px;bottom:1024px;letter-spacing:0.19px;word-spacing:-0.01px;}
#t17_475{left:486px;bottom:531px;letter-spacing:-0.24px;word-spacing:2.57px;}
#t18_475{left:782px;bottom:533px;}
#t19_475{left:176px;bottom:531px;letter-spacing:0.13px;}
#t1a_475{left:274px;bottom:511px;letter-spacing:0.17px;word-spacing:-0.09px;}
#t1b_475{left:525px;bottom:511px;letter-spacing:0.18px;word-spacing:0.03px;}
#t1c_475{left:376px;bottom:480px;letter-spacing:0.21px;word-spacing:0.06px;}
#t1d_475{left:775px;bottom:511px;letter-spacing:0.27px;}
#t1e_475{left:756px;bottom:533px;}
#t1f_475{left:740px;bottom:534px;}
#t1g_475{left:376px;bottom:463px;letter-spacing:0.17px;word-spacing:0.04px;}

.s1_475{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_475{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_475{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_475{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s5_475{font-size:15px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s6_475{font-size:11px;font-family:Arial_141;color:#000;}
.t.v0_475{transform:scaleX(0.924);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts475" type="text/css" >

@font-face {
	font-family: Arial_141;
	src: url("fonts/Arial_141.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg475Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg475" style="-webkit-user-select: none;"><object width="935" height="1210" data="475/475.svg" type="image/svg+xml" id="pdf475" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_475" class="t s1_475">Vol. 1 </span><span id="t2_475" class="t s1_475">E-3 </span>
<span id="t3_475" class="t s2_475">INTEL® MEMORY PROTECTION EXTENSIONS </span>
<span id="t4_475" class="t s3_475">The bounds are unsigned effective addresses, and are inclusive. The upper bounds are architecturally represented </span>
<span id="t5_475" class="t s3_475">in 1/’s complement form. Lower bound = 0, and upper bound = 0 (1’s complement of all 1s) will allow access to the </span>
<span id="t6_475" class="t s3_475">entire address space. The bounds are considered as INIT when both lower and upper bounds are 0 (cover the </span>
<span id="t7_475" class="t s3_475">entire address space). The two Intel MPX instructions which operate on the upper bound (BNDMK and BNDCU) </span>
<span id="t8_475" class="t s3_475">account for the 1’s complement representation of the upper bounds. </span>
<span id="t9_475" class="t s3_475">The instruction set does not impose any conventions on the use of bounds registers. Software has full flexibility </span>
<span id="ta_475" class="t s3_475">associating pointers to bounds registers including sharing them for multiple pointers. </span>
<span id="tb_475" class="t s3_475">RESET or INIT# will initialize (write zero to) BND0–BND3. </span>
<span id="tc_475" class="t s4_475">E.3.3 </span><span id="td_475" class="t s4_475">Configuration and Status Registers </span>
<span id="te_475" class="t s3_475">Intel MPX defines two configuration registers and one status register. The two configuration registers are defined </span>
<span id="tf_475" class="t s3_475">for user mode (CPL </span><span id="tg_475" class="t s3_475">= 3) and supervisor mode (CPL </span><span id="th_475" class="t s3_475">&lt; 3). The user-mode configuration register BNDCFGU is acces- </span>
<span id="ti_475" class="t s3_475">sible only with the XSAVE feature set instructions. </span>
<span id="tj_475" class="t s3_475">The supervisor mode configuration register is an MSR, referred to as IA32_BNDCFGS (MSR 0D90H). Because both </span>
<span id="tk_475" class="t s3_475">configuration registers share a common layout (see Figure E-2), when describing the common behavior, these </span>
<span id="tl_475" class="t s3_475">configuration registers are often denoted as BNDCFGx, where x can be U or S, for user and supervisor mode </span>
<span id="tm_475" class="t s3_475">respectively. </span>
<span id="tn_475" class="t s3_475">The Enable bit in BNDCFGU enables Intel MPX in user mode (CPL </span><span id="to_475" class="t s3_475">= 3), and the Enable bit in BNDCFGS enables Intel </span>
<span id="tp_475" class="t s3_475">MPX in supervisor mode (CPL </span><span id="tq_475" class="t s3_475">&lt; 3). The BNDPRESERVE bit controls the initialization behavior of CALL/RET/JMP/Jcc </span>
<span id="tr_475" class="t s3_475">instructions without the BND (F2H) prefix; see Appendix E.5.3. </span>
<span id="ts_475" class="t s3_475">WRMSR to BNDCFGS will #GP if any of the reserved bits of BNDCFGS is not zero or if the base address of the bound </span>
<span id="tt_475" class="t s3_475">directory is not canonical. XRSTOR of BNDCFGU ignores the reserved bits and does not fault if any is non-zero; </span>
<span id="tu_475" class="t s3_475">similarly, it ignores the upper bits of the base address of the bound directory and sign-extends the highest imple- </span>
<span id="tv_475" class="t s3_475">mented bit of the linear address to guarantee the canonicality of this address. </span>
<span id="tw_475" class="t s3_475">Intel MPX also defines a status register (BNDSTATUS) primarily used to communicate status information for #BR </span>
<span id="tx_475" class="t s3_475">exception. The layout of the status register is shown in Figure E-3. </span>
<span id="ty_475" class="t s5_475">Figure E-1. </span><span id="tz_475" class="t s5_475">Layout of the Bounds Registers BND0-BND3 </span>
<span id="t10_475" class="t s5_475">Figure E-2. </span><span id="t11_475" class="t s5_475">Common Layout of the Bound Configuration Registers BNDCFGU and BNDCFGS </span>
<span id="t12_475" class="t v0_475 s6_475">64 63 </span>
<span id="t13_475" class="t v0_475 s6_475">0 </span>
<span id="t14_475" class="t v0_475 s6_475">127 </span>
<span id="t15_475" class="t v0_475 s6_475">Upper Bound (UB) </span><span id="t16_475" class="t v0_475 s6_475">Lower Bound (LB) </span>
<span id="t17_475" class="t v0_475 s6_475">12 11 </span>
<span id="t18_475" class="t v0_475 s6_475">0 </span>
<span id="t19_475" class="t v0_475 s6_475">63 </span>
<span id="t1a_475" class="t v0_475 s6_475">Base of Bound Directory (Linear Address) </span><span id="t1b_475" class="t v0_475 s6_475">Reserved (must be zero) </span>
<span id="t1c_475" class="t v0_475 s6_475">Bprv: BNDPRESERVE </span>
<span id="t1d_475" class="t v0_475 s6_475">En </span>
<span id="t1e_475" class="t v0_475 s6_475">1 </span><span id="t1f_475" class="t v0_475 s6_475">2 </span>
<span id="t1g_475" class="t v0_475 s6_475">En: Enable </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
