---------------------------------------------------------------------
Log and error trace from ADQ of type   714
---------------------------------------------------------------------

[Log Header]
Operating System       : Windows 7 Unknown architecture
Device type (integral) : 714
API Revision           : 0031913
API DLL Path           : C:\Windows\system32\ADQAPI.dll
DLL calling executable : C:\ProgramData\Anaconda2\pythonw.exe
[End of Log Header]

INFO : Enumerating and initializing non-SPD modules:
INFO : Detected firmware AXI module ADQGEN7_HW_JESD204_0_TYPE at base address 0x51010000
INFO : Detected firmware AXI module ADQGEN7_HW_IIC_0_TYPE at base address 0x40800000
INFO : Detected firmware AXI module ADQGEN7_HW_INTC_0_TYPE at base address 0x41200000
INFO : Detected firmware AXI module ADQGEN7_HW_SPI_0_TYPE at base address 0x44A00000
INFO : Detected firmware AXI module ADQGEN7_HW_SPI_1_TYPE at base address 0x44A10000
INFO : Detected firmware AXI module ADQGEN7_HW_SYSMON_0_TYPE at base address 0x51020000
INFO : Detected firmware AXI module ADQGEN7_HW_TMRCTR_0_TYPE at base address 0x41C00000
INFO : Detected firmware AXI module ADQGEN7_HW_DRPBRIDGE_JESD_TYPE at base address 0x52000000
INFO : Detected firmware AXI module ADQGEN7_HW_DRPBRIDGE_PCIE_TYPE at base address 0x52010000
INFO : Enumerating and initializing SPD modules:
INFO : Initialized AXI module Acquisition        v1.0 at base address 0x500B0000.
INFO : Initialized AXI module BarrelShifter      v0.1 at base address 0x50050000.
INFO : Initialized AXI module DataTrig           v3.2 at base address 0x50010000.
INFO : Initialized AXI module GeneralIO          v1.2 at base address 0x50090000.
INFO : Initialized AXI module LevelTrig          v0.0 at base address 0x50030000.
INFO : Initialized AXI module MemManager         v1.0 at base address 0x50080000.
INFO : Initialized AXI module PacketGen          v1.1 at base address 0x50070000.
INFO : Initialized AXI module PreTrig            v1.0 at base address 0x50040000.
INFO : Initialized AXI module SampleSkip         v0.0 at base address 0x500C0000.
INFO : Initialized AXI module TestPattern        v0.0 at base address 0x500A0000.
INFO : Initialized AXI module UserLogic1         v1.0 at base address 0x50020000.
INFO : Initialized AXI module UserLogic2         v0.0 at base address 0x60000000.
INFO : Initialized AXI module GainAndOffset      v0.0 at base address 0x500E0000.
INFO : Initialized AXI module DBS                v0.0 at base address 0x500F0000.
INFO : Initialized AXI module Crypto             v0.0 at base address 0x50120000.
INFO : Initialized AXI module MCUParameters      v1.1 at base address 0x00009E04.
INFO : Setting up device:
INFO : FPGA firmware information:
INFO :   Revision:            31905
INFO :   Channels:            2
INFO :   Parallel samples:    8
INFO :   Data width:          16 bits
INFO :   Interleaving factor: 2^1
INFO : Attempting to enumerate and cache EEPROM.
INFO :    Found EEPROM block: BASIC   , length 332
INFO :    Found EEPROM block: ADQ14   , length 29
INFO :    Found EEPROM block: LICENSE , length 50
INFO :    Found EEPROM block: ADQPRCAL, length 50
INFO :    Found EEPROM block: ADJBIAS , length 68
INFO :    Found EEPROM block: INPRANGE, length 236
INFO :    Found EEPROM block: DCAFECAL, length 58
INFO :    Found EEPROM block: LAST    , length 18
INFO : Cached a total of 857 bytes from the EEPROM. Took 0.04 seconds
INFO : Successfully parsed EEPROM BASIC block.
INFO :   Product: ADQ14DC-2X-VG-PCIe 
INFO :   Serial:  SPD-05254
INFO :   PCB PN:  106-000-109 B
INFO :   PCBA PN: 300-000-185 D
INFO :   HWA PN:  320-225-025 C
INFO :   HWSA PN:  
INFO : Successfully parsed EEPROM ADQ14 block.
INFO :   Channel 1: DC-coupled, Interleaved
INFO :   Channel 2: DC-coupled, Interleaved
INFO :   FPGA:    XC7K325T (I-grade, -2)
INFO : FPGA DNA (64 bits):	0x00401cc9 0x4b5ef054.
INFO : Successfully parsed EEPROM LICENSE block.
INFO :   Supported firmware:
INFO :    - FWPD
INFO : Crypto module status: 0xf.
INFO : Wrote [127:0]:	0x00000000 0x00000000 0x00000000 0x00000002.
INFO : Wrote [127:0]:	0xcba689c2 0xc823ae9b 0xe0a50166 0x6ae0b97a.
INFO : Crypto module status: 0x7.
INFO : PLL detected: LMK04821
INFO : Detected ADC at SPI address 02: AD9680, 1000 MSps
INFO : Detected ADC at SPI address 03: AD9680, 1000 MSps
SetOvervoltageProtection(1) -> 1
INFO : Successfully parsed EEPROM ADQPRCAL block.
INFO : Successfully parsed EEPROM ADJBIAS block.
INFO : Successfully parsed EEPROM DCAFECAL block.
SetGainAndOffset(1, 1024, 0) -> 1
SetGainAndOffset(2, 1024, 0) -> 1
SetGainAndOffset(3, 1024, 0) -> 1
SetGainAndOffset(4, 1024, 0) -> 1
SetAdjustableBias(1, 0) -> 1
SetAdjustableBias(2, 0) -> 1
INFO : External reference frequency set to 10.00 MHz
INFO : Desired sample set to 2000.00 MSps
INFO : Attempting to change clock source to: 0
INFO : (HWMod_LMK04821::VerifyPLL2Lock:302) : PLL2 signaled lock detect.
INFO : FPGA JESD204B IP sysref captured and sync achieved.
INFO : ADC 1 received SYSREF, setup and hold are OK.
INFO : ADC 2 received SYSREF, setup and hold are OK.
SetClockSource(0) -> 1
INFO : Pretrigger module supports 16384 samples maximum.
INFO : (ADQGen7_DBSStd3::Reset:156) : DBS instance 0 identifying as 0 of 4 verified, core version 1616.
INFO : (ADQGen7_DBSStd3::Reset:156) : DBS instance 1 identifying as 1 of 4 verified, core version 1616.
INFO : (ADQGen7_DBSStd3::Reset:156) : DBS instance 2 identifying as 2 of 4 verified, core version 1616.
INFO : (ADQGen7_DBSStd3::Reset:156) : DBS instance 3 identifying as 3 of 4 verified, core version 1616.
SetTriggerEdge(2, 1) -> 1
SetSampleSkip(1) -> 1
INFO : Attempting to enumerate and cache EEPROM.
INFO :    Found EEPROM block: BASIC   , length 332
INFO :    Found EEPROM block: LAST    , length 18
INFO : Cached a total of 366 bytes from the EEPROM. Took 0.06 seconds
INFO : Successfully parsed EEPROM BASIC block.
INFO :   Product: ADQATTIO 
INFO :   Serial:  SPD-05192
INFO :   PCB PN:  106-000-105 C
INFO :   PCBA PN: 300-000-227 A
INFO :   HWA PN:  310-295-001 A
INFO :   HWSA PN: 300-000-227 A
INFO : (ADQ14::ConfigureDeviceDefault:379) : Identified daughterboard as ADQATTIO SPD-05192, options:  .
INFO : Successfully parsed EEPROM DCAFECAL block.
SetGainAndOffset(65, 1024, 0) -> 1
SetGainAndOffset(66, 1024, 0) -> 1
SetGainAndOffset(67, 1024, 0) -> 1
SetGainAndOffset(68, 1024, 0) -> 1
INFO : DRAM Debug reg0: 0x00007f7e
INFO : DRAM bank 1 reports calibration success.
INFO : DRAM bank 2 reports calibration success.
SetTriggerMode(1) -> 1
INFO : Pretrigger module supports 16384 samples maximum.
INFO : === BOARD CURRENTS ===
INFO : LTM4633 input current: 1.32A
INFO : LTM4644 input current: 1.69A
INFO : Negative DC/DC input current: 0.06A
INFO : Total 12V current: 3.39A

INFO : === BOARD SUPPLY VOLTAGES ===
INFO : Board supply:
INFO :      +12V:  11.77    OK
INFO : DC/DC positive supply voltages:
INFO :      +1V0:  0.97    OK
INFO :      +1V5:  1.48    OK
INFO :      +1V8:  1.75    OK
INFO :      +3V3:  3.30    OK
INFO :      +4V0:  3.97    OK
INFO :      +5V3:  5.23    OK
INFO : DC/DC negative supply voltages:
INFO :      -2V1: -2.12    OK
INFO :      -5V2: -5.19    OK
INFO : ADC/PLL supply voltages:
INFO :   +1V25A1:  1.25    OK
INFO :   +1V25A2:  1.24    OK
INFO :    +1V25D:  1.23    OK
INFO :     +2V5A:  2.51    OK
INFO :     +3V3A:  3.28    OK
INFO : Frontend supply voltages:
INFO :      -4VA: -3.99    OK
INFO :   +3V3CLK:  3.29    OK
INFO :     -0V6A: -0.59    OK
INFO :     +4V6A:  4.63    OK
INFO :     +4V1A:  4.05    OK
INFO :      +8VA:  7.92    OK
INFO : FPGA supply voltages:
INFO :     +1V05:  1.03    OK
INFO :      +1V2:  1.20    OK
INFO :      +2V5:  2.50    OK
INFO : === BOARD TEMPERATURES ===
INFO :        FPGA temp:  43.9 degC   OK (Overheat limit at:  100.0)
INFO :     LTM4644 temp:  63.8 degC   OK (Overheat limit at:  110.0)
INFO :   LTM4633 temp A:  54.3 degC   OK (Overheat limit at:  110.0)
INFO :   LTM4633 temp B:  56.9 degC   OK (Overheat limit at:  110.0)
INFO :        ADC1 temp:  65.7 degC   OK (Overheat limit at:  110.0)
INFO :        ADC2 temp:  67.4 degC   OK (Overheat limit at:  110.0)
INFO : PCB temp: 48.13
Communication interface: PCIe (Link negotiated as x02g02)
Physical interface     : PCIe or PXIe
INFO : Attempting to change clock source to: 0
INFO : (HWMod_LMK04821::VerifyPLL2Lock:302) : PLL2 signaled lock detect.
INFO : FPGA JESD204B IP sysref captured and sync achieved.
INFO : ADC 1 received SYSREF, setup and hold are OK.
INFO : ADC 2 received SYSREF, setup and hold are OK.
SetClockSource(0) -> 1
SetTriggerMode(1) -> 1
SetSampleSkip(1) -> 1
SetPreTrigSamples(0) -> 1
SetTriggerHoldOffSamples(0) -> 1
MultiRecordSetChannelMask(0xF) -> 1
MultiRecordSetupGP(1000, 1024) -> 1
DisarmTrigger() -> 1
ArmTrigger() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
SWTrig() -> 1
GetDataInternal(ptr, ptr, ptr, 1024000, 2, 0, 1000, 0x0F, 0, 1024, 0) -> 1
DisarmTrigger() -> 1
MultiRecordClose() -> 1
INFO : Configured device as closed.
--------------------------
End of Log Session for ADQ
--------------------------
