// Seed: 279210459
module module_0 ();
  wire id_1;
  assign module_1.type_2 = 0;
  wire id_2;
  module_2 modCall_1 ();
  wire id_3;
endmodule
module module_1 (
    output tri   id_0,
    input  tri   id_1,
    input  wor   id_2,
    input  uwire id_3,
    output wor   id_4
);
  assign id_0 = 1;
  module_0 modCall_1 ();
  assign #1 id_0 = id_3 ^ id_3;
endmodule
module module_2 ();
  assign id_1 = "";
  wire id_2;
  wire id_3;
  wire id_4;
endmodule
module module_3 (
    input tri id_0
    , id_2
);
  wire id_3;
  module_2 modCall_1 ();
endmodule
