<dec f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMFixupKinds.h' l='49' type='139'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.cpp' l='538' c='_ZNK4llvm13ARMAsmBackend16adjustFixupValueERKNS_11MCAssemblerERKNS_7MCFixupERKNS_7MCValueEmbRNS_9MCContextEPKNS_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.cpp' l='892' u='r' c='_ZN4llvm13ARMAsmBackend21shouldForceRelocationERKNS_11MCAssemblerERKNS_7MCFixupERKNS_7MCValueE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.cpp' l='942' c='_ZL20getFixupKindNumBytesj'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.cpp' l='1008' c='_ZL30getFixupKindContainerSizeBytesj'/>
<doc f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMFixupKinds.h' l='48'>// 24-bit PC relative relocation for branch instructions. (unconditional)</doc>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMELFObjectWriter.cpp' l='114' c='_ZNK12_GLOBAL__N_118ARMELFObjectWriter17GetRelocTypeInnerERKN4llvm7MCValueERKNS1_7MCFixupEbRNS1_9MCContextE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMELFObjectWriter.cpp' l='208' c='_ZNK12_GLOBAL__N_118ARMELFObjectWriter17GetRelocTypeInnerERKN4llvm7MCValueERKNS1_7MCFixupEbRNS1_9MCContextE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp' l='713' u='r' c='_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getARMBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMachObjectWriter.cpp' l='94' c='_ZL24getARMFixupKindMachOInfojRjS_'/>
