module wideexpr_00767(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[0]?((ctrl[3]?s3:((+(s0))^(2'sb01))^~(4'sb1110)))-(s1):s7);
  assign y1 = $signed((s4)|($signed(3'sb000)));
  assign y2 = (6'sb011100)<<<(((-((ctrl[3]?{1{s1}}:(5'b10011)^(s3))))+(6'sb111001))^~(3'sb001));
  assign y3 = {2{(((u6)<<(-((+(3'sb011))|($signed(1'sb1)))))+(1'sb0))^~(((ctrl[4]?3'sb001:s4))==($signed($signed($signed(u3)))))}};
  assign y4 = 2'sb10;
  assign y5 = (~((((2'sb00)|(s5))>>($signed(s5)))==((ctrl[4]?6'sb100111:-(s3)))))+(({-((ctrl[3]?6'b011100:1'sb1)),(s0)&((s3)|(3'sb011))})>>(((ctrl[4]?{3{3'b011}}:-(u2)))>(({1{2'sb11}})>>((4'sb1111)>>>(6'sb110100)))));
  assign y6 = 3'sb110;
  assign y7 = (((ctrl[0]?-((+($signed({{1{3'sb101}},(ctrl[0]?2'b01:4'sb0100)})))-(6'sb011100)):($signed(s5))&($signed((s6)>(-(s1))))))+(($signed($unsigned((ctrl[6]?(ctrl[0]?$signed(u2):(ctrl[6]?2'sb01:$signed(s2))):($signed((2'sb10)>>(u2)))^~(1'sb1)))))-((1'sb1)>>(4'sb1100))))<<<(~((($signed(((+((ctrl[0]?s5:5'sb10000)))-((s6)>>>(+(u6))))^~(((ctrl[1]?(4'sb0110)|(s4):+(2'sb10)))<<(((4'b0010)-(s0))<=((s3)<=(s7))))))|(+((ctrl[1]?(ctrl[7]?(1'sb0)>>>(s5):4'sb1011):-($unsigned((s1)&(s4)))))))<=(6'sb110110)));
endmodule
