<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizerInfo.h' l='76' type='6'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizerInfo.h' l='609' u='r' c='_ZN4llvm15LegalizeRuleSet5lowerEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizerInfo.h' l='618' u='r' c='_ZN4llvm15LegalizeRuleSet7lowerIfESt8functionIFbRKNS_13LegalityQueryEEE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizerInfo.h' l='626' u='r' c='_ZN4llvm15LegalizeRuleSet7lowerIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizerInfo.h' l='631' u='r' c='_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listINS_3LLTEE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizerInfo.h' l='637' u='r' c='_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listINS_3LLTEESt8functionIFSt4pairIjS2_ERKNS_13LegalityQueryEEE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizerInfo.h' l='642' u='r' c='_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listISt4pairINS_3LLTES3_EE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizerInfo.h' l='648' u='r' c='_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listISt4pairINS_3LLTES3_EESt8functionIFS2_IjS3_ERKNS_13LegalityQueryEEE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizerInfo.h' l='655' u='r' c='_ZN4llvm15LegalizeRuleSet24lowerForCartesianProductESt16initializer_listINS_3LLTEES3_'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizerInfo.h' l='663' u='r' c='_ZN4llvm15LegalizeRuleSet24lowerForCartesianProductESt16initializer_listINS_3LLTEES3_S3_'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizerInfo.h' l='763' u='r' c='_ZN4llvm15LegalizeRuleSet21lowerIfMemSizeNotPow2Ev'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizerInfo.h' l='74'>/// The operation itself must be expressed in terms of simpler actions on
  /// this target. E.g. a SREM replaced by an SDIV and subtraction.</doc>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='552' c='_ZN4llvm28LegalizationArtifactCombiner23tryCombineUnmergeValuesERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EERNS3_INS_8RegisterEEERNS_19GISelChangeObserverE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='128' c='_ZN4llvm15LegalizerHelper17legalizeInstrStepERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='2951' u='r' c='_ZN4llvm15LegalizerHelper5lowerERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerInfo.cpp' l='65' c='_ZN4llvmlsERNS_11raw_ostreamENS_15LegalizeActions14LegalizeActionE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerInfo.cpp' l='291' u='r' c='_ZN4llvm13LegalizerInfoC1Ev'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerInfo.cpp' l='580' c='_ZN4llvm13LegalizerInfo10findActionERKSt6vectorISt4pairItNS_15LegalizeActions14LegalizeActionEESaIS5_EEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLegalizerInfo.cpp' l='121' u='r' c='_ZN4llvm16ARMLegalizerInfoC1ERKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLegalizerInfo.cpp' l='201' u='r' c='_ZN4llvm16ARMLegalizerInfoC1ERKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerInfoTest.cpp' l='22' c='_ZN4llvmlsERSoNS_15LegalizeActions14LegalizeActionE'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerInfoTest.cpp' l='160' u='r' c='_ZN12_GLOBAL__N_136LegalizerInfoTest_MultipleSteps_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerInfoTest.cpp' l='161' u='r' c='_ZN12_GLOBAL__N_136LegalizerInfoTest_MultipleSteps_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerInfoTest.cpp' l='168' u='r' c='_ZN12_GLOBAL__N_136LegalizerInfoTest_MultipleSteps_Test8TestBodyEv'/>
