#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5576c3c77db0 .scope module, "processor_tb" "processor_tb" 2 18;
 .timescale -9 -12;
v0x5576c3cfab30_0 .var "clk", 0 0;
v0x5576c3cfabf0_0 .net "instr_opcode", 5 0, v0x5576c3cf9290_0;  1 drivers
v0x5576c3cfacb0_0 .var/i "passedTests", 31 0;
v0x5576c3cfad50_0 .net "prog_count", 31 0, v0x5576c3cf9920_0;  1 drivers
v0x5576c3cfae10_0 .net "reg1_addr", 4 0, v0x5576c3cf9bd0_0;  1 drivers
v0x5576c3cfaeb0_0 .net "reg1_data", 31 0, v0x5576c3cf9cb0_0;  1 drivers
v0x5576c3cfaf50_0 .net "reg2_addr", 4 0, v0x5576c3cf9d90_0;  1 drivers
v0x5576c3cfaff0_0 .net "reg2_data", 31 0, v0x5576c3cf9e70_0;  1 drivers
v0x5576c3cfb090_0 .var "rst", 0 0;
v0x5576c3cfb250_0 .var/i "totalTests", 31 0;
v0x5576c3cfb310_0 .net "write_reg_addr", 4 0, v0x5576c3cfa750_0;  1 drivers
v0x5576c3cfb3d0_0 .net "write_reg_data", 31 0, v0x5576c3cfa830_0;  1 drivers
E_0x5576c3c87b80 .event negedge, v0x5576c3cd63b0_0;
S_0x5576c3cc3de0 .scope module, "uut" "processor" 2 42, 3 18 0, S_0x5576c3c77db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "prog_count";
    .port_info 3 /OUTPUT 6 "instr_opcode";
    .port_info 4 /OUTPUT 5 "reg1_addr";
    .port_info 5 /OUTPUT 32 "reg1_data";
    .port_info 6 /OUTPUT 5 "reg2_addr";
    .port_info 7 /OUTPUT 32 "reg2_data";
    .port_info 8 /OUTPUT 5 "write_reg_addr";
    .port_info 9 /OUTPUT 32 "write_reg_data";
P_0x5576c3cd39a0 .param/str "MEM_FILE" 0 3 18, "individualInstructions.coe";
P_0x5576c3cd39e0 .param/l "WORD_SIZE" 0 3 18, +C4<00000000000000000000000000100000>;
L_0x5576c3cd8e60 .functor AND 1, v0x5576c3cf3170_0, v0x5576c3cf4660_0, C4<1>, C4<1>;
L_0x7f649ef83180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5576c3cf8480_0 .net/2u *"_ivl_26", 26 0, L_0x7f649ef83180;  1 drivers
L_0x7f649ef831c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5576c3cf8580_0 .net/2u *"_ivl_30", 26 0, L_0x7f649ef831c8;  1 drivers
v0x5576c3cf8660_0 .net *"_ivl_5", 0 0, L_0x5576c3cfb5b0;  1 drivers
v0x5576c3cf8720_0 .net *"_ivl_6", 15 0, L_0x5576c3cfb6e0;  1 drivers
v0x5576c3cf8800_0 .net *"_ivl_9", 15 0, L_0x5576c3cfbae0;  1 drivers
v0x5576c3cf8930_0 .net "alu_op", 1 0, v0x5576c3cf44b0_0;  1 drivers
v0x5576c3cf8a40_0 .net "alu_out", 3 0, v0x5576c3cf3fa0_0;  1 drivers
v0x5576c3cf8b50_0 .net "alu_result", 31 0, v0x5576c3cf2da0_0;  1 drivers
v0x5576c3cf8c60_0 .net "alu_src", 0 0, v0x5576c3cf45c0_0;  1 drivers
v0x5576c3cf8d00_0 .net "alusrc_mux", 31 0, L_0x5576c3d0d270;  1 drivers
v0x5576c3cf8e10_0 .net "branch", 0 0, v0x5576c3cf4660_0;  1 drivers
v0x5576c3cf8eb0_0 .net "branch_addr", 31 0, v0x5576c3cf3680_0;  1 drivers
v0x5576c3cf8fa0_0 .net "branch_zero", 0 0, L_0x5576c3cd8e60;  1 drivers
v0x5576c3cf9040_0 .net "clk", 0 0, v0x5576c3cfab30_0;  1 drivers
v0x5576c3cf90e0_0 .net "imme", 31 0, L_0x5576c3cfbb80;  1 drivers
v0x5576c3cf91d0_0 .net "instr", 31 0, L_0x5576c3cd8ed0;  1 drivers
v0x5576c3cf9290_0 .var "instr_opcode", 5 0;
v0x5576c3cf9350_0 .net "mem_data", 31 0, L_0x5576c3cfc190;  1 drivers
v0x5576c3cf9460_0 .net "mem_to_reg", 0 0, v0x5576c3cf4920_0;  1 drivers
v0x5576c3cf9550_0 .net "mem_write", 0 0, v0x5576c3cf49e0_0;  1 drivers
v0x5576c3cf9640_0 .net "pc_add_4", 31 0, v0x5576c3cf7f50_0;  1 drivers
v0x5576c3cf9700_0 .net "pc_in", 31 0, L_0x5576c3d0d3b0;  1 drivers
v0x5576c3cf9810_0 .net "pc_out", 31 0, v0x5576c3c9f3d0_0;  1 drivers
v0x5576c3cf9920_0 .var "prog_count", 31 0;
v0x5576c3cf9a00_0 .net "read_data1", 31 0, L_0x5576c3d0cb80;  1 drivers
v0x5576c3cf9b10_0 .net "read_data2", 31 0, L_0x5576c3d0ce50;  1 drivers
v0x5576c3cf9bd0_0 .var "reg1_addr", 4 0;
v0x5576c3cf9cb0_0 .var "reg1_data", 31 0;
v0x5576c3cf9d90_0 .var "reg2_addr", 4 0;
v0x5576c3cf9e70_0 .var "reg2_data", 31 0;
v0x5576c3cf9f50_0 .net "reg_dst", 0 0, v0x5576c3cf4aa0_0;  1 drivers
v0x5576c3cfa040_0 .net "reg_write", 0 0, v0x5576c3cf4b60_0;  1 drivers
v0x5576c3cfa130_0 .net "reg_write_data", 31 0, L_0x5576c3d0d4e0;  1 drivers
v0x5576c3cfa450_0 .net "rst", 0 0, v0x5576c3cfb090_0;  1 drivers
v0x5576c3cfa4f0_0 .net "write_reg", 31 0, L_0x5576c3d0c580;  1 drivers
v0x5576c3cfa5b0_0 .net "write_reg1", 4 0, L_0x5576c3cfb470;  1 drivers
v0x5576c3cfa670_0 .net "write_reg2", 4 0, L_0x5576c3cfb510;  1 drivers
v0x5576c3cfa750_0 .var "write_reg_addr", 4 0;
v0x5576c3cfa830_0 .var "write_reg_data", 31 0;
v0x5576c3cfa910_0 .net "zero", 0 0, v0x5576c3cf3170_0;  1 drivers
E_0x5576c3c87d50/0 .event edge, v0x5576c3c9f3d0_0, v0x5576c3cf5c80_0, v0x5576c3cf22b0_0, v0x5576c3cf2390_0;
E_0x5576c3c87d50/1 .event edge, v0x5576c3cf70c0_0, v0x5576c3cf27c0_0;
E_0x5576c3c87d50 .event/or E_0x5576c3c87d50/0, E_0x5576c3c87d50/1;
L_0x5576c3cfb470 .part L_0x5576c3cd8ed0, 16, 5;
L_0x5576c3cfb510 .part L_0x5576c3cd8ed0, 11, 5;
L_0x5576c3cfb5b0 .part L_0x5576c3cd8ed0, 15, 1;
LS_0x5576c3cfb6e0_0_0 .concat [ 1 1 1 1], L_0x5576c3cfb5b0, L_0x5576c3cfb5b0, L_0x5576c3cfb5b0, L_0x5576c3cfb5b0;
LS_0x5576c3cfb6e0_0_4 .concat [ 1 1 1 1], L_0x5576c3cfb5b0, L_0x5576c3cfb5b0, L_0x5576c3cfb5b0, L_0x5576c3cfb5b0;
LS_0x5576c3cfb6e0_0_8 .concat [ 1 1 1 1], L_0x5576c3cfb5b0, L_0x5576c3cfb5b0, L_0x5576c3cfb5b0, L_0x5576c3cfb5b0;
LS_0x5576c3cfb6e0_0_12 .concat [ 1 1 1 1], L_0x5576c3cfb5b0, L_0x5576c3cfb5b0, L_0x5576c3cfb5b0, L_0x5576c3cfb5b0;
L_0x5576c3cfb6e0 .concat [ 4 4 4 4], LS_0x5576c3cfb6e0_0_0, LS_0x5576c3cfb6e0_0_4, LS_0x5576c3cfb6e0_0_8, LS_0x5576c3cfb6e0_0_12;
L_0x5576c3cfbae0 .part L_0x5576c3cd8ed0, 0, 16;
L_0x5576c3cfbb80 .concat [ 16 16 0 0], L_0x5576c3cfbae0, L_0x5576c3cfb6e0;
L_0x5576c3cfc250 .part v0x5576c3c9f3d0_0, 2, 8;
L_0x5576c3cfc340 .part v0x5576c3cf2da0_0, 0, 8;
L_0x5576c3d0c4e0 .part L_0x5576c3cd8ed0, 26, 6;
L_0x5576c3d0c670 .concat [ 5 27 0 0], L_0x5576c3cfb470, L_0x7f649ef83180;
L_0x5576c3d0c860 .concat [ 5 27 0 0], L_0x5576c3cfb510, L_0x7f649ef831c8;
L_0x5576c3d0cf50 .part L_0x5576c3cd8ed0, 21, 5;
L_0x5576c3d0d060 .part L_0x5576c3cd8ed0, 16, 5;
L_0x5576c3d0d150 .part L_0x5576c3d0c580, 0, 5;
L_0x5576c3d0d310 .part L_0x5576c3cd8ed0, 0, 6;
S_0x5576c3cbfb90 .scope module, "PC" "gen_register" 3 77, 4 25 0, S_0x5576c3cc3de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
P_0x5576c3c8c9f0 .param/l "WORD_SIZE" 0 4 27, +C4<00000000000000000000000000100000>;
v0x5576c3c92040_0 .net "clk", 0 0, v0x5576c3cfab30_0;  alias, 1 drivers
v0x5576c3c9c450_0 .net "data_in", 31 0, L_0x5576c3d0d3b0;  alias, 1 drivers
v0x5576c3c9f3d0_0 .var "data_out", 31 0;
v0x5576c3cd63b0_0 .net "rst", 0 0, v0x5576c3cfb090_0;  alias, 1 drivers
L_0x7f649ef83018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5576c3cd65e0_0 .net "write_en", 0 0, L_0x7f649ef83018;  1 drivers
E_0x5576c3cba6e0 .event posedge, v0x5576c3c92040_0, v0x5576c3cd63b0_0;
S_0x5576c3cf18f0 .scope module, "Register" "cpu_registers" 3 122, 5 28 0, S_0x5576c3cc3de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 5 "read_register_1";
    .port_info 4 /INPUT 5 "read_register_2";
    .port_info 5 /INPUT 5 "write_register";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data_1";
    .port_info 8 /OUTPUT 32 "read_data_2";
L_0x5576c3d0cb80 .functor BUFZ 32, L_0x5576c3d0c9a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5576c3d0ce50 .functor BUFZ 32, L_0x5576c3d0cc40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5576c3cd7a70 .array "RFILE", 0 31, 31 0;
v0x5576c3cc3980_0 .net *"_ivl_0", 31 0, L_0x5576c3d0c9a0;  1 drivers
v0x5576c3cf1cc0_0 .net *"_ivl_10", 6 0, L_0x5576c3d0cce0;  1 drivers
L_0x7f649ef83258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5576c3cf1d80_0 .net *"_ivl_13", 1 0, L_0x7f649ef83258;  1 drivers
v0x5576c3cf1e60_0 .net *"_ivl_2", 6 0, L_0x5576c3d0ca40;  1 drivers
L_0x7f649ef83210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5576c3cf1f90_0 .net *"_ivl_5", 1 0, L_0x7f649ef83210;  1 drivers
v0x5576c3cf2070_0 .net *"_ivl_8", 31 0, L_0x5576c3d0cc40;  1 drivers
v0x5576c3cf2150_0 .net "clk", 0 0, v0x5576c3cfab30_0;  alias, 1 drivers
v0x5576c3cf21f0_0 .var/i "i", 31 0;
v0x5576c3cf22b0_0 .net "read_data_1", 31 0, L_0x5576c3d0cb80;  alias, 1 drivers
v0x5576c3cf2390_0 .net "read_data_2", 31 0, L_0x5576c3d0ce50;  alias, 1 drivers
v0x5576c3cf2470_0 .net "read_register_1", 4 0, L_0x5576c3d0cf50;  1 drivers
v0x5576c3cf2550_0 .net "read_register_2", 4 0, L_0x5576c3d0d060;  1 drivers
v0x5576c3cf2630_0 .net "reg_write", 0 0, v0x5576c3cf4b60_0;  alias, 1 drivers
v0x5576c3cf26f0_0 .net "rst", 0 0, v0x5576c3cfb090_0;  alias, 1 drivers
v0x5576c3cf27c0_0 .net "write_data", 31 0, L_0x5576c3d0d4e0;  alias, 1 drivers
v0x5576c3cf2880_0 .net "write_register", 4 0, L_0x5576c3d0d150;  1 drivers
E_0x5576c3ccb8c0 .event posedge, v0x5576c3c92040_0;
L_0x5576c3d0c9a0 .array/port v0x5576c3cd7a70, L_0x5576c3d0ca40;
L_0x5576c3d0ca40 .concat [ 5 2 0 0], L_0x5576c3d0cf50, L_0x7f649ef83210;
L_0x5576c3d0cc40 .array/port v0x5576c3cd7a70, L_0x5576c3d0cce0;
L_0x5576c3d0cce0 .concat [ 5 2 0 0], L_0x5576c3d0d060, L_0x7f649ef83258;
S_0x5576c3cf2a80 .scope module, "alu" "alu" 3 147, 6 29 0, S_0x5576c3cc3de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control_in";
    .port_info 1 /INPUT 32 "channel_a_in";
    .port_info 2 /INPUT 32 "channel_b_in";
    .port_info 3 /OUTPUT 1 "zero_out";
    .port_info 4 /OUTPUT 32 "alu_result_out";
v0x5576c3cf2ca0_0 .net "alu_control_in", 3 0, v0x5576c3cf3fa0_0;  alias, 1 drivers
v0x5576c3cf2da0_0 .var "alu_result_out", 31 0;
v0x5576c3cf2e80_0 .net "channel_a_in", 31 0, L_0x5576c3d0cb80;  alias, 1 drivers
v0x5576c3cf2f80_0 .net "channel_b_in", 31 0, L_0x5576c3d0d270;  alias, 1 drivers
v0x5576c3cf3040_0 .var "temp", 31 0;
v0x5576c3cf3170_0 .var "zero_out", 0 0;
E_0x5576c3ccaaa0 .event edge, v0x5576c3cf2ca0_0, v0x5576c3cf22b0_0, v0x5576c3cf2f80_0, v0x5576c3cf3040_0;
S_0x5576c3cf32d0 .scope module, "alu_branch" "alu" 3 155, 6 29 0, S_0x5576c3cc3de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control_in";
    .port_info 1 /INPUT 32 "channel_a_in";
    .port_info 2 /INPUT 32 "channel_b_in";
    .port_info 3 /OUTPUT 1 "zero_out";
    .port_info 4 /OUTPUT 32 "alu_result_out";
L_0x7f649ef832a0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x5576c3cf3580_0 .net "alu_control_in", 3 0, L_0x7f649ef832a0;  1 drivers
v0x5576c3cf3680_0 .var "alu_result_out", 31 0;
v0x5576c3cf3760_0 .net "channel_a_in", 31 0, v0x5576c3cf7f50_0;  alias, 1 drivers
v0x5576c3cf3850_0 .net "channel_b_in", 31 0, L_0x5576c3cfbb80;  alias, 1 drivers
v0x5576c3cf3930_0 .var "temp", 31 0;
v0x5576c3cf3a60_0 .var "zero_out", 0 0;
E_0x5576c3c88540 .event edge, v0x5576c3cf3580_0, v0x5576c3cf3760_0, v0x5576c3cf3850_0, v0x5576c3cf3930_0;
S_0x5576c3cf3bc0 .scope module, "alu_control" "alu_control" 3 141, 7 27 0, S_0x5576c3cc3de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "instruction_5_0";
    .port_info 2 /OUTPUT 4 "alu_out";
v0x5576c3cf3ea0_0 .net "alu_op", 1 0, v0x5576c3cf44b0_0;  alias, 1 drivers
v0x5576c3cf3fa0_0 .var "alu_out", 3 0;
v0x5576c3cf4060_0 .net "instruction_5_0", 5 0, L_0x5576c3d0d310;  1 drivers
E_0x5576c3c6ebd0 .event edge, v0x5576c3cf3ea0_0, v0x5576c3cf4060_0;
S_0x5576c3cf4180 .scope module, "control_unit" "control_unit" 3 103, 8 27 0, S_0x5576c3cc3de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
v0x5576c3cf44b0_0 .var "alu_op", 1 0;
v0x5576c3cf45c0_0 .var "alu_src", 0 0;
v0x5576c3cf4660_0 .var "branch", 0 0;
v0x5576c3cf4730_0 .net "instr_op", 5 0, L_0x5576c3d0c4e0;  1 drivers
v0x5576c3cf4810_0 .var "mem_read", 0 0;
v0x5576c3cf4920_0 .var "mem_to_reg", 0 0;
v0x5576c3cf49e0_0 .var "mem_write", 0 0;
v0x5576c3cf4aa0_0 .var "reg_dst", 0 0;
v0x5576c3cf4b60_0 .var "reg_write", 0 0;
E_0x5576c3cd9130 .event edge, v0x5576c3cf4730_0;
S_0x5576c3cf4d00 .scope module, "instr_mem_data_mem" "cpumemory" 3 85, 9 28 0, S_0x5576c3cc3de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "instr_read_address";
    .port_info 3 /OUTPUT 32 "instr_instruction";
    .port_info 4 /INPUT 1 "data_mem_write";
    .port_info 5 /INPUT 8 "data_address";
    .port_info 6 /INPUT 32 "data_write_data";
    .port_info 7 /OUTPUT 32 "data_read_data";
P_0x5576c3cf4e90 .param/str "FILENAME" 0 9 28, "individualInstructions.coe";
P_0x5576c3cf4ed0 .param/l "WORD_SIZE" 0 9 28, +C4<00000000000000000000000000100000>;
L_0x5576c3cd8ed0 .functor BUFZ 32, L_0x5576c3cfbd50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5576c3cfc190 .functor BUFZ 32, L_0x5576c3cfbf80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5576c3cf5230_0 .net *"_ivl_0", 31 0, L_0x5576c3cfbd50;  1 drivers
v0x5576c3cf5310_0 .net *"_ivl_10", 9 0, L_0x5576c3cfc020;  1 drivers
L_0x7f649ef830a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5576c3cf53f0_0 .net *"_ivl_13", 1 0, L_0x7f649ef830a8;  1 drivers
v0x5576c3cf54e0_0 .net *"_ivl_2", 9 0, L_0x5576c3cfbdf0;  1 drivers
L_0x7f649ef83060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5576c3cf55c0_0 .net *"_ivl_5", 1 0, L_0x7f649ef83060;  1 drivers
v0x5576c3cf56f0_0 .net *"_ivl_8", 31 0, L_0x5576c3cfbf80;  1 drivers
v0x5576c3cf57d0 .array "buff", 0 255, 31 0;
v0x5576c3cf5890_0 .net "clk", 0 0, v0x5576c3cfab30_0;  alias, 1 drivers
v0x5576c3cf5980_0 .net "data_address", 7 0, L_0x5576c3cfc340;  1 drivers
v0x5576c3cf5a60_0 .net "data_mem_write", 0 0, v0x5576c3cf49e0_0;  alias, 1 drivers
v0x5576c3cf5b00_0 .net "data_read_data", 31 0, L_0x5576c3cfc190;  alias, 1 drivers
v0x5576c3cf5bc0_0 .net "data_write_data", 31 0, L_0x5576c3d0ce50;  alias, 1 drivers
v0x5576c3cf5c80_0 .net "instr_instruction", 31 0, L_0x5576c3cd8ed0;  alias, 1 drivers
v0x5576c3cf5d40_0 .net "instr_read_address", 7 0, L_0x5576c3cfc250;  1 drivers
v0x5576c3cf5e20_0 .net "rst", 0 0, v0x5576c3cfb090_0;  alias, 1 drivers
L_0x5576c3cfbd50 .array/port v0x5576c3cf57d0, L_0x5576c3cfbdf0;
L_0x5576c3cfbdf0 .concat [ 8 2 0 0], L_0x5576c3cfc250, L_0x7f649ef83060;
L_0x5576c3cfbf80 .array/port v0x5576c3cf57d0, L_0x5576c3cfc020;
L_0x5576c3cfc020 .concat [ 8 2 0 0], L_0x5576c3cfc340, L_0x7f649ef830a8;
S_0x5576c3cf6010 .scope module, "mux_alusrc" "mux_2_1" 3 134, 10 25 0, S_0x5576c3cc3de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select_in";
    .port_info 1 /INPUT 32 "datain1";
    .port_info 2 /INPUT 32 "datain2";
    .port_info 3 /OUTPUT 32 "data_out";
P_0x5576c3cf61a0 .param/l "WORD_SIZE" 0 10 28, +C4<00000000000000000000000000100000>;
v0x5576c3cf6300_0 .net "data_out", 31 0, L_0x5576c3d0d270;  alias, 1 drivers
v0x5576c3cf6410_0 .net "datain1", 31 0, L_0x5576c3d0ce50;  alias, 1 drivers
v0x5576c3cf6500_0 .net "datain2", 31 0, L_0x5576c3cfbb80;  alias, 1 drivers
v0x5576c3cf65d0_0 .net "select_in", 0 0, v0x5576c3cf45c0_0;  alias, 1 drivers
L_0x5576c3d0d270 .functor MUXZ 32, L_0x5576c3d0ce50, L_0x5576c3cfbb80, v0x5576c3cf45c0_0, C4<>;
S_0x5576c3cf6710 .scope module, "mux_branch" "mux_2_1" 3 162, 10 25 0, S_0x5576c3cc3de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select_in";
    .port_info 1 /INPUT 32 "datain1";
    .port_info 2 /INPUT 32 "datain2";
    .port_info 3 /OUTPUT 32 "data_out";
P_0x5576c3cf3da0 .param/l "WORD_SIZE" 0 10 28, +C4<00000000000000000000000000100000>;
v0x5576c3cf6a00_0 .net "data_out", 31 0, L_0x5576c3d0d3b0;  alias, 1 drivers
v0x5576c3cf6b10_0 .net "datain1", 31 0, v0x5576c3cf7f50_0;  alias, 1 drivers
v0x5576c3cf6be0_0 .net "datain2", 31 0, v0x5576c3cf3680_0;  alias, 1 drivers
v0x5576c3cf6ce0_0 .net "select_in", 0 0, L_0x5576c3cd8e60;  alias, 1 drivers
L_0x5576c3d0d3b0 .functor MUXZ 32, v0x5576c3cf7f50_0, v0x5576c3cf3680_0, L_0x5576c3cd8e60, C4<>;
S_0x5576c3cf6e10 .scope module, "mux_reg_dst" "mux_2_1" 3 115, 10 25 0, S_0x5576c3cc3de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select_in";
    .port_info 1 /INPUT 32 "datain1";
    .port_info 2 /INPUT 32 "datain2";
    .port_info 3 /OUTPUT 32 "data_out";
P_0x5576c3cf6ff0 .param/l "WORD_SIZE" 0 10 28, +C4<00000000000000000000000000100000>;
v0x5576c3cf70c0_0 .net "data_out", 31 0, L_0x5576c3d0c580;  alias, 1 drivers
v0x5576c3cf71c0_0 .net "datain1", 31 0, L_0x5576c3d0c670;  1 drivers
v0x5576c3cf72a0_0 .net "datain2", 31 0, L_0x5576c3d0c860;  1 drivers
v0x5576c3cf7390_0 .net "select_in", 0 0, v0x5576c3cf4aa0_0;  alias, 1 drivers
L_0x5576c3d0c580 .functor MUXZ 32, L_0x5576c3d0c670, L_0x5576c3d0c860, v0x5576c3cf4aa0_0, C4<>;
S_0x5576c3cf74f0 .scope module, "mux_to_reg" "mux_2_1" 3 169, 10 25 0, S_0x5576c3cc3de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select_in";
    .port_info 1 /INPUT 32 "datain1";
    .port_info 2 /INPUT 32 "datain2";
    .port_info 3 /OUTPUT 32 "data_out";
P_0x5576c3cf76d0 .param/l "WORD_SIZE" 0 10 28, +C4<00000000000000000000000000100000>;
v0x5576c3cf77a0_0 .net "data_out", 31 0, L_0x5576c3d0d4e0;  alias, 1 drivers
v0x5576c3cf78b0_0 .net "datain1", 31 0, v0x5576c3cf2da0_0;  alias, 1 drivers
v0x5576c3cf7980_0 .net "datain2", 31 0, L_0x5576c3cfc190;  alias, 1 drivers
v0x5576c3cf7a80_0 .net "select_in", 0 0, v0x5576c3cf4920_0;  alias, 1 drivers
L_0x5576c3d0d4e0 .functor MUXZ 32, v0x5576c3cf2da0_0, L_0x5576c3cfc190, v0x5576c3cf4920_0, C4<>;
S_0x5576c3cf7ba0 .scope module, "pc_add" "alu" 3 96, 6 29 0, S_0x5576c3cc3de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control_in";
    .port_info 1 /INPUT 32 "channel_a_in";
    .port_info 2 /INPUT 32 "channel_b_in";
    .port_info 3 /OUTPUT 1 "zero_out";
    .port_info 4 /OUTPUT 32 "alu_result_out";
L_0x7f649ef830f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x5576c3cf7e50_0 .net "alu_control_in", 3 0, L_0x7f649ef830f0;  1 drivers
v0x5576c3cf7f50_0 .var "alu_result_out", 31 0;
v0x5576c3cf8060_0 .net "channel_a_in", 31 0, v0x5576c3c9f3d0_0;  alias, 1 drivers
L_0x7f649ef83138 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5576c3cf8130_0 .net "channel_b_in", 31 0, L_0x7f649ef83138;  1 drivers
v0x5576c3cf81f0_0 .var "temp", 31 0;
v0x5576c3cf8320_0 .var "zero_out", 0 0;
E_0x5576c3cf4ff0 .event edge, v0x5576c3cf7e50_0, v0x5576c3c9f3d0_0, v0x5576c3cf8130_0, v0x5576c3cf81f0_0;
    .scope S_0x5576c3cbfb90;
T_0 ;
    %wait E_0x5576c3cba6e0;
    %load/vec4 v0x5576c3cd63b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5576c3c9f3d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5576c3c92040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5576c3cd65e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5576c3c9c450_0;
    %assign/vec4 v0x5576c3c9f3d0_0, 0;
T_0.4 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5576c3cf4d00;
T_1 ;
    %vpi_call 9 46 "$readmemb", P_0x5576c3cf4e90, v0x5576c3cf57d0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5576c3cf4d00;
T_2 ;
    %wait E_0x5576c3ccb8c0;
    %load/vec4 v0x5576c3cf5a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5576c3cf5bc0_0;
    %load/vec4 v0x5576c3cf5980_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x5576c3cf57d0, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5576c3cf7ba0;
T_3 ;
    %wait E_0x5576c3cf4ff0;
    %load/vec4 v0x5576c3cf7e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5576c3cf81f0_0, 0, 32;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x5576c3cf8060_0;
    %load/vec4 v0x5576c3cf8130_0;
    %and;
    %store/vec4 v0x5576c3cf81f0_0, 0, 32;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x5576c3cf8060_0;
    %load/vec4 v0x5576c3cf8130_0;
    %or;
    %store/vec4 v0x5576c3cf81f0_0, 0, 32;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x5576c3cf8060_0;
    %load/vec4 v0x5576c3cf8130_0;
    %add;
    %store/vec4 v0x5576c3cf81f0_0, 0, 32;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x5576c3cf8060_0;
    %load/vec4 v0x5576c3cf8130_0;
    %sub;
    %store/vec4 v0x5576c3cf81f0_0, 0, 32;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x5576c3cf8060_0;
    %load/vec4 v0x5576c3cf8130_0;
    %or;
    %inv;
    %store/vec4 v0x5576c3cf81f0_0, 0, 32;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x5576c3cf8060_0;
    %load/vec4 v0x5576c3cf8130_0;
    %cmp/u;
    %jmp/0xz  T_3.8, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5576c3cf81f0_0, 0, 32;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5576c3cf81f0_0, 0, 32;
T_3.9 ;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5576c3cf81f0_0;
    %store/vec4 v0x5576c3cf7f50_0, 0, 32;
    %load/vec4 v0x5576c3cf81f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %pad/s 1;
    %store/vec4 v0x5576c3cf8320_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5576c3cf4180;
T_4 ;
    %wait E_0x5576c3cd9130;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576c3cf4aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576c3cf4660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576c3cf4810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576c3cf4920_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5576c3cf44b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576c3cf49e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576c3cf45c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576c3cf4b60_0, 0, 1;
    %load/vec4 v0x5576c3cf4730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576c3cf4660_0, 0, 1;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576c3cf4aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576c3cf4b60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5576c3cf44b0_0, 0, 2;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576c3cf45c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576c3cf4b60_0, 0, 1;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576c3cf45c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576c3cf4920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576c3cf4b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576c3cf4810_0, 0, 1;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576c3cf45c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576c3cf49e0_0, 0, 1;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576c3cf4aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576c3cf4660_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5576c3cf44b0_0, 0, 2;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5576c3cf18f0;
T_5 ;
    %wait E_0x5576c3ccb8c0;
    %load/vec4 v0x5576c3cf26f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5576c3cf21f0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x5576c3cf21f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5576c3cf21f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5576c3cd7a70, 0, 4;
    %load/vec4 v0x5576c3cf21f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5576c3cf21f0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5576c3cf2630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x5576c3cf27c0_0;
    %load/vec4 v0x5576c3cf2880_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5576c3cd7a70, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5576c3cf3bc0;
T_6 ;
    %wait E_0x5576c3c6ebd0;
    %load/vec4 v0x5576c3cf3ea0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5576c3cf3fa0_0, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5576c3cf3ea0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5576c3cf3fa0_0, 0, 4;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5576c3cf4060_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5576c3cf3fa0_0, 0, 4;
    %jmp T_6.11;
T_6.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5576c3cf3fa0_0, 0, 4;
    %jmp T_6.11;
T_6.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5576c3cf3fa0_0, 0, 4;
    %jmp T_6.11;
T_6.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5576c3cf3fa0_0, 0, 4;
    %jmp T_6.11;
T_6.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5576c3cf3fa0_0, 0, 4;
    %jmp T_6.11;
T_6.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5576c3cf3fa0_0, 0, 4;
    %jmp T_6.11;
T_6.9 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5576c3cf3fa0_0, 0, 4;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5576c3cf2a80;
T_7 ;
    %wait E_0x5576c3ccaaa0;
    %load/vec4 v0x5576c3cf2ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5576c3cf3040_0, 0, 32;
    %jmp T_7.7;
T_7.0 ;
    %load/vec4 v0x5576c3cf2e80_0;
    %load/vec4 v0x5576c3cf2f80_0;
    %and;
    %store/vec4 v0x5576c3cf3040_0, 0, 32;
    %jmp T_7.7;
T_7.1 ;
    %load/vec4 v0x5576c3cf2e80_0;
    %load/vec4 v0x5576c3cf2f80_0;
    %or;
    %store/vec4 v0x5576c3cf3040_0, 0, 32;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x5576c3cf2e80_0;
    %load/vec4 v0x5576c3cf2f80_0;
    %add;
    %store/vec4 v0x5576c3cf3040_0, 0, 32;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x5576c3cf2e80_0;
    %load/vec4 v0x5576c3cf2f80_0;
    %sub;
    %store/vec4 v0x5576c3cf3040_0, 0, 32;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x5576c3cf2e80_0;
    %load/vec4 v0x5576c3cf2f80_0;
    %or;
    %inv;
    %store/vec4 v0x5576c3cf3040_0, 0, 32;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x5576c3cf2e80_0;
    %load/vec4 v0x5576c3cf2f80_0;
    %cmp/u;
    %jmp/0xz  T_7.8, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5576c3cf3040_0, 0, 32;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5576c3cf3040_0, 0, 32;
T_7.9 ;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5576c3cf3040_0;
    %store/vec4 v0x5576c3cf2da0_0, 0, 32;
    %load/vec4 v0x5576c3cf3040_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %pad/s 1;
    %store/vec4 v0x5576c3cf3170_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5576c3cf32d0;
T_8 ;
    %wait E_0x5576c3c88540;
    %load/vec4 v0x5576c3cf3580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5576c3cf3930_0, 0, 32;
    %jmp T_8.7;
T_8.0 ;
    %load/vec4 v0x5576c3cf3760_0;
    %load/vec4 v0x5576c3cf3850_0;
    %and;
    %store/vec4 v0x5576c3cf3930_0, 0, 32;
    %jmp T_8.7;
T_8.1 ;
    %load/vec4 v0x5576c3cf3760_0;
    %load/vec4 v0x5576c3cf3850_0;
    %or;
    %store/vec4 v0x5576c3cf3930_0, 0, 32;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v0x5576c3cf3760_0;
    %load/vec4 v0x5576c3cf3850_0;
    %add;
    %store/vec4 v0x5576c3cf3930_0, 0, 32;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0x5576c3cf3760_0;
    %load/vec4 v0x5576c3cf3850_0;
    %sub;
    %store/vec4 v0x5576c3cf3930_0, 0, 32;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x5576c3cf3760_0;
    %load/vec4 v0x5576c3cf3850_0;
    %or;
    %inv;
    %store/vec4 v0x5576c3cf3930_0, 0, 32;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x5576c3cf3760_0;
    %load/vec4 v0x5576c3cf3850_0;
    %cmp/u;
    %jmp/0xz  T_8.8, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5576c3cf3930_0, 0, 32;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5576c3cf3930_0, 0, 32;
T_8.9 ;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5576c3cf3930_0;
    %store/vec4 v0x5576c3cf3680_0, 0, 32;
    %load/vec4 v0x5576c3cf3930_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.11, 8;
T_8.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.11, 8;
 ; End of false expr.
    %blend;
T_8.11;
    %pad/s 1;
    %store/vec4 v0x5576c3cf3a60_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5576c3cc3de0;
T_9 ;
    %wait E_0x5576c3c87d50;
    %load/vec4 v0x5576c3cf9810_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x5576c3cf9920_0, 0;
    %load/vec4 v0x5576c3cf91d0_0;
    %parti/s 6, 26, 6;
    %assign/vec4 v0x5576c3cf9290_0, 0;
    %load/vec4 v0x5576c3cf91d0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x5576c3cf9bd0_0, 0;
    %load/vec4 v0x5576c3cf9a00_0;
    %assign/vec4 v0x5576c3cf9cb0_0, 0;
    %load/vec4 v0x5576c3cf91d0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x5576c3cf9d90_0, 0;
    %load/vec4 v0x5576c3cf9b10_0;
    %assign/vec4 v0x5576c3cf9e70_0, 0;
    %load/vec4 v0x5576c3cfa4f0_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x5576c3cfa750_0, 0;
    %load/vec4 v0x5576c3cfa130_0;
    %assign/vec4 v0x5576c3cfa830_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5576c3c77db0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5576c3cfacb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5576c3cfb250_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x5576c3c77db0;
T_11 ;
    %vpi_call 2 38 "$dumpfile", "lab05.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x5576c3c77db0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576c3cfab30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576c3cfb090_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576c3cfab30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576c3cfb090_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576c3cfab30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576c3cfb090_0, 0, 1;
T_12.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5576c3cfab30_0;
    %inv;
    %store/vec4 v0x5576c3cfab30_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x5576c3c77db0;
T_13 ;
    %wait E_0x5576c3c87b80;
    %wait E_0x5576c3ccb8c0;
    %wait E_0x5576c3ccb8c0;
    %delay 1000, 0;
    %load/vec4 v0x5576c3cfb250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5576c3cfb250_0, 0, 32;
    %vpi_call 2 90 "$write", "Test Case %0d: add $a0, $v0, V1...", v0x5576c3cfb250_0 {0 0 0};
    %load/vec4 v0x5576c3cfb310_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x5576c3cfb3d0_0;
    %pushi/vec4 535, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x5576c3cfacb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5576c3cfacb0_0, 0, 32;
    %vpi_call 2 93 "$display", "passed." {0 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call 2 95 "$display", "failed." {0 0 0};
T_13.1 ;
    %wait E_0x5576c3ccb8c0;
    %delay 1000, 0;
    %load/vec4 v0x5576c3cfb250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5576c3cfb250_0, 0, 32;
    %vpi_call 2 100 "$write", "Test Case %0d: addi $a0, $v0, 100...", v0x5576c3cfb250_0 {0 0 0};
    %load/vec4 v0x5576c3cfb310_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x5576c3cfb3d0_0;
    %pushi/vec4 461, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x5576c3cfacb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5576c3cfacb0_0, 0, 32;
    %vpi_call 2 103 "$display", "passed." {0 0 0};
    %jmp T_13.3;
T_13.2 ;
    %vpi_call 2 105 "$display", "failed." {0 0 0};
T_13.3 ;
    %vpi_call 2 108 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 109 "$display", "Testing complete\012Passed %0d / %0d tests.", v0x5576c3cfacb0_0, v0x5576c3cfb250_0 {0 0 0};
    %vpi_call 2 110 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 111 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "processor_tb.v";
    "processor.v";
    "gen_register.v";
    "cpu_registers.v";
    "alu.v";
    "alu_control.v";
    "control_unit.v";
    "cpumemory.v";
    "mux_2_1.v";
