// Seed: 1409591135
module module_0;
  assign id_1 = 1;
  wire  id_2;
  module_2();
  uwire id_3 = 1;
  wire  id_4;
  wire  id_5;
  wire id_6, id_7;
  wire id_8;
  wire id_9;
  integer id_10;
  wire id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7;
  module_0();
endmodule
module module_2;
  always @(1 or negedge 1) begin
    if (id_1 - 1) assume (1);
    id_1 <= 1;
    for (id_1 = 1; id_1 - 1; id_1 = id_1) begin
      id_1 <= #1 1'b0 != 1;
    end
    id_1 <= 1;
  end
endmodule
