// Seed: 1239345020
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  logic [7:0] id_3, id_4, id_5, id_6, id_7 = id_6;
  assign id_4[1'b0] = 1;
  wire id_8;
  wire id_9, id_10, id_11, id_12;
endmodule
module module_1 ();
  tri0 id_1;
  assign id_1 = 1;
  logic [7:0] id_2;
  module_0(
      id_1, id_1
  );
  assign id_2[1'b0 : 1] = ~id_1;
  supply0 id_3;
  assign id_3 = 1;
  assign id_3 = 1'd0;
endmodule
