Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <MMU> not found while processing module instance <m_MMU> [E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/myCPU/CPU/Mips.v:589]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
