<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>USBDM: PORT Peripheral Access Layer</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">USBDM
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">PORT Peripheral Access Layer<div class="ingroups"><a class="el" href="group___peripheral__access__layer___g_r_o_u_p.html">Device Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>C Struct for PORT.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___p_o_r_t__structs___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t__structs___g_r_o_u_p.html">PORT struct</a></td></tr>
<tr class="memdesc:group___p_o_r_t__structs___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Control and Interrupts. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___p_o_r_t___register___masks___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___register___masks___g_r_o_u_p.html">PORT Register Masks</a></td></tr>
<tr class="memdesc:group___p_o_r_t___register___masks___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register Masks for PORT. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gad0ac878d830b1f7cd6af9c72add4dea6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gad0ac878d830b1f7cd6af9c72add4dea6">PORTA_BasePtr</a>&#160;&#160;&#160;0x40049000UL</td></tr>
<tr class="separator:gad0ac878d830b1f7cd6af9c72add4dea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c8a7f98a98d8cb125dd57a66720ab30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga7c8a7f98a98d8cb125dd57a66720ab30">PORTA</a>&#160;&#160;&#160;((<a class="el" href="struct_p_o_r_t___type.html">PORT_Type</a> *) <a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gad0ac878d830b1f7cd6af9c72add4dea6">PORTA_BasePtr</a>)</td></tr>
<tr class="memdesc:ga7c8a7f98a98d8cb125dd57a66720ab30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Freescale base pointer.  <a href="#ga7c8a7f98a98d8cb125dd57a66720ab30">More...</a><br /></td></tr>
<tr class="separator:ga7c8a7f98a98d8cb125dd57a66720ab30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa18ec7594fe603225220ec6eda4a19ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gaa18ec7594fe603225220ec6eda4a19ce">PORTA_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga7c8a7f98a98d8cb125dd57a66720ab30">PORTA</a>)</td></tr>
<tr class="memdesc:gaa18ec7594fe603225220ec6eda4a19ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Freescale style base pointer.  <a href="#gaa18ec7594fe603225220ec6eda4a19ce">More...</a><br /></td></tr>
<tr class="separator:gaa18ec7594fe603225220ec6eda4a19ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87ff8842c21c2637a2d6116c02b2e431"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga87ff8842c21c2637a2d6116c02b2e431">PORTB_BasePtr</a>&#160;&#160;&#160;0x4004A000UL</td></tr>
<tr class="memdesc:ga87ff8842c21c2637a2d6116c02b2e431"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Control and Interrupts.  <a href="#ga87ff8842c21c2637a2d6116c02b2e431">More...</a><br /></td></tr>
<tr class="separator:ga87ff8842c21c2637a2d6116c02b2e431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09a0c85cd3da09d9cdf63a5ac4c39f77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga09a0c85cd3da09d9cdf63a5ac4c39f77">PORTB</a>&#160;&#160;&#160;((<a class="el" href="struct_p_o_r_t___type.html">PORT_Type</a> *) <a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga87ff8842c21c2637a2d6116c02b2e431">PORTB_BasePtr</a>)</td></tr>
<tr class="memdesc:ga09a0c85cd3da09d9cdf63a5ac4c39f77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Freescale base pointer.  <a href="#ga09a0c85cd3da09d9cdf63a5ac4c39f77">More...</a><br /></td></tr>
<tr class="separator:ga09a0c85cd3da09d9cdf63a5ac4c39f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga585b4782d1ceb44492289af0019480f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga585b4782d1ceb44492289af0019480f9">PORTB_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga09a0c85cd3da09d9cdf63a5ac4c39f77">PORTB</a>)</td></tr>
<tr class="memdesc:ga585b4782d1ceb44492289af0019480f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Freescale style base pointer.  <a href="#ga585b4782d1ceb44492289af0019480f9">More...</a><br /></td></tr>
<tr class="separator:ga585b4782d1ceb44492289af0019480f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac328b305319e66b1c99ee0deebbd587a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gac328b305319e66b1c99ee0deebbd587a">PORTC_BasePtr</a>&#160;&#160;&#160;0x4004B000UL</td></tr>
<tr class="memdesc:gac328b305319e66b1c99ee0deebbd587a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Control and Interrupts.  <a href="#gac328b305319e66b1c99ee0deebbd587a">More...</a><br /></td></tr>
<tr class="separator:gac328b305319e66b1c99ee0deebbd587a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68fea88642279a70246e026e7221b0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga68fea88642279a70246e026e7221b0a5">PORTC</a>&#160;&#160;&#160;((<a class="el" href="struct_p_o_r_t___type.html">PORT_Type</a> *) <a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gac328b305319e66b1c99ee0deebbd587a">PORTC_BasePtr</a>)</td></tr>
<tr class="memdesc:ga68fea88642279a70246e026e7221b0a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Freescale base pointer.  <a href="#ga68fea88642279a70246e026e7221b0a5">More...</a><br /></td></tr>
<tr class="separator:ga68fea88642279a70246e026e7221b0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03c740cdda17711afafc932723871474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga03c740cdda17711afafc932723871474">PORTC_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga68fea88642279a70246e026e7221b0a5">PORTC</a>)</td></tr>
<tr class="memdesc:ga03c740cdda17711afafc932723871474"><td class="mdescLeft">&#160;</td><td class="mdescRight">Freescale style base pointer.  <a href="#ga03c740cdda17711afafc932723871474">More...</a><br /></td></tr>
<tr class="separator:ga03c740cdda17711afafc932723871474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2490ebe67da1c43850fec979e264d28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gab2490ebe67da1c43850fec979e264d28">PORTD_BasePtr</a>&#160;&#160;&#160;0x4004C000UL</td></tr>
<tr class="memdesc:gab2490ebe67da1c43850fec979e264d28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Control and Interrupts.  <a href="#gab2490ebe67da1c43850fec979e264d28">More...</a><br /></td></tr>
<tr class="separator:gab2490ebe67da1c43850fec979e264d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e6a2517db4f9cb7c9037adf0aefe79b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga3e6a2517db4f9cb7c9037adf0aefe79b">PORTD</a>&#160;&#160;&#160;((<a class="el" href="struct_p_o_r_t___type.html">PORT_Type</a> *) <a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gab2490ebe67da1c43850fec979e264d28">PORTD_BasePtr</a>)</td></tr>
<tr class="memdesc:ga3e6a2517db4f9cb7c9037adf0aefe79b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Freescale base pointer.  <a href="#ga3e6a2517db4f9cb7c9037adf0aefe79b">More...</a><br /></td></tr>
<tr class="separator:ga3e6a2517db4f9cb7c9037adf0aefe79b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f5a263751543810ebfdbde278383276"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga7f5a263751543810ebfdbde278383276">PORTD_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga3e6a2517db4f9cb7c9037adf0aefe79b">PORTD</a>)</td></tr>
<tr class="memdesc:ga7f5a263751543810ebfdbde278383276"><td class="mdescLeft">&#160;</td><td class="mdescRight">Freescale style base pointer.  <a href="#ga7f5a263751543810ebfdbde278383276">More...</a><br /></td></tr>
<tr class="separator:ga7f5a263751543810ebfdbde278383276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa058df75fcf9d9e475ea555d7ab516c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gaa058df75fcf9d9e475ea555d7ab516c5">PORTE_BasePtr</a>&#160;&#160;&#160;0x4004D000UL</td></tr>
<tr class="memdesc:gaa058df75fcf9d9e475ea555d7ab516c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Control and Interrupts.  <a href="#gaa058df75fcf9d9e475ea555d7ab516c5">More...</a><br /></td></tr>
<tr class="separator:gaa058df75fcf9d9e475ea555d7ab516c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e2386d3b1084b5b875ae3696f550ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga7e2386d3b1084b5b875ae3696f550ba9">PORTE</a>&#160;&#160;&#160;((<a class="el" href="struct_p_o_r_t___type.html">PORT_Type</a> *) <a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gaa058df75fcf9d9e475ea555d7ab516c5">PORTE_BasePtr</a>)</td></tr>
<tr class="memdesc:ga7e2386d3b1084b5b875ae3696f550ba9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Freescale base pointer.  <a href="#ga7e2386d3b1084b5b875ae3696f550ba9">More...</a><br /></td></tr>
<tr class="separator:ga7e2386d3b1084b5b875ae3696f550ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab166fe285bbb15b52de610f408fe25d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gab166fe285bbb15b52de610f408fe25d3">PORTE_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga7e2386d3b1084b5b875ae3696f550ba9">PORTE</a>)</td></tr>
<tr class="memdesc:gab166fe285bbb15b52de610f408fe25d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Freescale style base pointer.  <a href="#gab166fe285bbb15b52de610f408fe25d3">More...</a><br /></td></tr>
<tr class="separator:gab166fe285bbb15b52de610f408fe25d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>C Struct for PORT. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga7c8a7f98a98d8cb125dd57a66720ab30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c8a7f98a98d8cb125dd57a66720ab30">&#9670;&nbsp;</a></span>PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTA&#160;&#160;&#160;((<a class="el" href="struct_p_o_r_t___type.html">PORT_Type</a> *) <a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gad0ac878d830b1f7cd6af9c72add4dea6">PORTA_BasePtr</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Freescale base pointer. </p>

</div>
</div>
<a id="gaa18ec7594fe603225220ec6eda4a19ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa18ec7594fe603225220ec6eda4a19ce">&#9670;&nbsp;</a></span>PORTA_BASE_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTA_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga7c8a7f98a98d8cb125dd57a66720ab30">PORTA</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Freescale style base pointer. </p>

</div>
</div>
<a id="gad0ac878d830b1f7cd6af9c72add4dea6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0ac878d830b1f7cd6af9c72add4dea6">&#9670;&nbsp;</a></span>PORTA_BasePtr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTA_BasePtr&#160;&#160;&#160;0x40049000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral base address </p>

</div>
</div>
<a id="ga09a0c85cd3da09d9cdf63a5ac4c39f77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09a0c85cd3da09d9cdf63a5ac4c39f77">&#9670;&nbsp;</a></span>PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTB&#160;&#160;&#160;((<a class="el" href="struct_p_o_r_t___type.html">PORT_Type</a> *) <a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga87ff8842c21c2637a2d6116c02b2e431">PORTB_BasePtr</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Freescale base pointer. </p>

</div>
</div>
<a id="ga585b4782d1ceb44492289af0019480f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga585b4782d1ceb44492289af0019480f9">&#9670;&nbsp;</a></span>PORTB_BASE_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTB_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga09a0c85cd3da09d9cdf63a5ac4c39f77">PORTB</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Freescale style base pointer. </p>

</div>
</div>
<a id="ga87ff8842c21c2637a2d6116c02b2e431"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87ff8842c21c2637a2d6116c02b2e431">&#9670;&nbsp;</a></span>PORTB_BasePtr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTB_BasePtr&#160;&#160;&#160;0x4004A000UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin Control and Interrupts. </p>
<p>Peripheral base address </p>

</div>
</div>
<a id="ga68fea88642279a70246e026e7221b0a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68fea88642279a70246e026e7221b0a5">&#9670;&nbsp;</a></span>PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTC&#160;&#160;&#160;((<a class="el" href="struct_p_o_r_t___type.html">PORT_Type</a> *) <a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gac328b305319e66b1c99ee0deebbd587a">PORTC_BasePtr</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Freescale base pointer. </p>

</div>
</div>
<a id="ga03c740cdda17711afafc932723871474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03c740cdda17711afafc932723871474">&#9670;&nbsp;</a></span>PORTC_BASE_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTC_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga68fea88642279a70246e026e7221b0a5">PORTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Freescale style base pointer. </p>

</div>
</div>
<a id="gac328b305319e66b1c99ee0deebbd587a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac328b305319e66b1c99ee0deebbd587a">&#9670;&nbsp;</a></span>PORTC_BasePtr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTC_BasePtr&#160;&#160;&#160;0x4004B000UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin Control and Interrupts. </p>
<p>Peripheral base address </p>

</div>
</div>
<a id="ga3e6a2517db4f9cb7c9037adf0aefe79b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e6a2517db4f9cb7c9037adf0aefe79b">&#9670;&nbsp;</a></span>PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTD&#160;&#160;&#160;((<a class="el" href="struct_p_o_r_t___type.html">PORT_Type</a> *) <a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gab2490ebe67da1c43850fec979e264d28">PORTD_BasePtr</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Freescale base pointer. </p>

</div>
</div>
<a id="ga7f5a263751543810ebfdbde278383276"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f5a263751543810ebfdbde278383276">&#9670;&nbsp;</a></span>PORTD_BASE_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTD_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga3e6a2517db4f9cb7c9037adf0aefe79b">PORTD</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Freescale style base pointer. </p>

</div>
</div>
<a id="gab2490ebe67da1c43850fec979e264d28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2490ebe67da1c43850fec979e264d28">&#9670;&nbsp;</a></span>PORTD_BasePtr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTD_BasePtr&#160;&#160;&#160;0x4004C000UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin Control and Interrupts. </p>
<p>Peripheral base address </p>

</div>
</div>
<a id="ga7e2386d3b1084b5b875ae3696f550ba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e2386d3b1084b5b875ae3696f550ba9">&#9670;&nbsp;</a></span>PORTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTE&#160;&#160;&#160;((<a class="el" href="struct_p_o_r_t___type.html">PORT_Type</a> *) <a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gaa058df75fcf9d9e475ea555d7ab516c5">PORTE_BasePtr</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Freescale base pointer. </p>

</div>
</div>
<a id="gab166fe285bbb15b52de610f408fe25d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab166fe285bbb15b52de610f408fe25d3">&#9670;&nbsp;</a></span>PORTE_BASE_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTE_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga7e2386d3b1084b5b875ae3696f550ba9">PORTE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Freescale style base pointer. </p>

</div>
</div>
<a id="gaa058df75fcf9d9e475ea555d7ab516c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa058df75fcf9d9e475ea555d7ab516c5">&#9670;&nbsp;</a></span>PORTE_BasePtr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTE_BasePtr&#160;&#160;&#160;0x4004D000UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin Control and Interrupts. </p>
<p>Peripheral base address </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Aug 12 2017 08:54:39 for USBDM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
