{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540267702672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540267702698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 22 23:08:22 2018 " "Processing started: Mon Oct 22 23:08:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540267702698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540267702698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RX -c RX " "Command: quartus_map --read_settings_files=on --write_settings_files=off RX -c RX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540267702698 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540267703867 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540267703867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ramse/downloads/p5/pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ramse/downloads/p5/pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-Behavioral " "Found design unit 1: PWM-Behavioral" {  } { { "../p5/pwm.vhd" "" { Text "C:/Users/ramse/Downloads/p5/pwm.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540267721192 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "../p5/pwm.vhd" "" { Text "C:/Users/ramse/Downloads/p5/pwm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540267721192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540267721192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ramse/downloads/p5/leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ramse/downloads/p5/leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Leds-Behavioral " "Found design unit 1: Leds-Behavioral" {  } { { "../p5/leds.vhd" "" { Text "C:/Users/ramse/Downloads/p5/leds.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540267721192 ""} { "Info" "ISGN_ENTITY_NAME" "1 Leds " "Found entity 1: Leds" {  } { { "../p5/leds.vhd" "" { Text "C:/Users/ramse/Downloads/p5/leds.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540267721192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540267721192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ramse/downloads/p5/divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ramse/downloads/p5/divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divisor-Behavioral " "Found design unit 1: Divisor-Behavioral" {  } { { "../p5/divisor.vhd" "" { Text "C:/Users/ramse/Downloads/p5/divisor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540267721213 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divisor " "Found entity 1: Divisor" {  } { { "../p5/divisor.vhd" "" { Text "C:/Users/ramse/Downloads/p5/divisor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540267721213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540267721213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aaa/output_files/ledspwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aaa/output_files/ledspwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ledspwm-Behavioral " "Found design unit 1: Ledspwm-Behavioral" {  } { { "aaa/output_files/Ledspwm.vhd" "" { Text "C:/Users/ramse/Downloads/p9/aaa/output_files/Ledspwm.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540267721213 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ledspwm " "Found entity 1: Ledspwm" {  } { { "aaa/output_files/Ledspwm.vhd" "" { Text "C:/Users/ramse/Downloads/p9/aaa/output_files/Ledspwm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540267721213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540267721213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ramse/downloads/ef_contador/contador_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ramse/downloads/ef_contador/contador_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_v1-Behavioral " "Found design unit 1: contador_v1-Behavioral" {  } { { "../ef_contador/contador_v1.vhd" "" { Text "C:/Users/ramse/Downloads/ef_contador/contador_v1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540267721230 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_v1 " "Found entity 1: contador_v1" {  } { { "../ef_contador/contador_v1.vhd" "" { Text "C:/Users/ramse/Downloads/ef_contador/contador_v1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540267721230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540267721230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ramse/downloads/ef_contador/clk2hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ramse/downloads/ef_contador/clk2hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk2Hz-Behavioral " "Found design unit 1: clk2Hz-Behavioral" {  } { { "../ef_contador/clk2Hz.vhd" "" { Text "C:/Users/ramse/Downloads/ef_contador/clk2Hz.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540267721230 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk2Hz " "Found entity 1: clk2Hz" {  } { { "../ef_contador/clk2Hz.vhd" "" { Text "C:/Users/ramse/Downloads/ef_contador/clk2Hz.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540267721230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540267721230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RX-behaivoral " "Found design unit 1: RX-behaivoral" {  } { { "RX.vhd" "" { Text "C:/Users/ramse/Downloads/p9/RX.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540267721246 ""} { "Info" "ISGN_ENTITY_NAME" "1 RX " "Found entity 1: RX" {  } { { "RX.vhd" "" { Text "C:/Users/ramse/Downloads/p9/RX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540267721246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540267721246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp-Behavioral " "Found design unit 1: comp-Behavioral" {  } { { "output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540267721246 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp " "Found entity 1: comp" {  } { { "output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540267721246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540267721246 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "comp " "Elaborating entity \"comp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540267721325 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "lpwm comp.vhd(59) " "VHDL Signal Declaration warning at comp.vhd(59): used implicit default value for signal \"lpwm\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540267721327 "|comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estadoDS comp.vhd(73) " "VHDL Process Statement warning at comp.vhd(73): signal \"estadoDS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540267721328 "|comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estadoDS comp.vhd(74) " "VHDL Process Statement warning at comp.vhd(74): signal \"estadoDS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540267721328 "|comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estadoDS comp.vhd(75) " "VHDL Process Statement warning at comp.vhd(75): signal \"estadoDS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540267721328 "|comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estadoDS comp.vhd(76) " "VHDL Process Statement warning at comp.vhd(76): signal \"estadoDS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540267721328 "|comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ld1 comp.vhd(82) " "VHDL Process Statement warning at comp.vhd(82): signal \"ld1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540267721329 "|comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ld2 comp.vhd(83) " "VHDL Process Statement warning at comp.vhd(83): signal \"ld2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540267721329 "|comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ld3 comp.vhd(84) " "VHDL Process Statement warning at comp.vhd(84): signal \"ld3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540267721329 "|comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ld4 comp.vhd(85) " "VHDL Process Statement warning at comp.vhd(85): signal \"ld4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540267721329 "|comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ld5 comp.vhd(86) " "VHDL Process Statement warning at comp.vhd(86): signal \"ld5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540267721329 "|comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ld6 comp.vhd(87) " "VHDL Process Statement warning at comp.vhd(87): signal \"ld6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540267721329 "|comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ld7 comp.vhd(88) " "VHDL Process Statement warning at comp.vhd(88): signal \"ld7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540267721329 "|comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ld8 comp.vhd(89) " "VHDL Process Statement warning at comp.vhd(89): signal \"ld8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540267721329 "|comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s comp.vhd(91) " "VHDL Process Statement warning at comp.vhd(91): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540267721329 "|comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "con comp.vhd(100) " "VHDL Process Statement warning at comp.vhd(100): signal \"con\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540267721330 "|comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "con comp.vhd(101) " "VHDL Process Statement warning at comp.vhd(101): signal \"con\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540267721330 "|comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "con comp.vhd(102) " "VHDL Process Statement warning at comp.vhd(102): signal \"con\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540267721330 "|comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "con comp.vhd(103) " "VHDL Process Statement warning at comp.vhd(103): signal \"con\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540267721330 "|comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "foquitos comp.vhd(70) " "VHDL Process Statement warning at comp.vhd(70): inferring latch(es) for signal or variable \"foquitos\", which holds its previous value in one or more paths through the process" {  } { { "output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1540267721330 "|comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "foquitos\[0\] comp.vhd(70) " "Inferred latch for \"foquitos\[0\]\" at comp.vhd(70)" {  } { { "output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540267721330 "|comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "foquitos\[1\] comp.vhd(70) " "Inferred latch for \"foquitos\[1\]\" at comp.vhd(70)" {  } { { "output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540267721330 "|comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "foquitos\[2\] comp.vhd(70) " "Inferred latch for \"foquitos\[2\]\" at comp.vhd(70)" {  } { { "output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540267721331 "|comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "foquitos\[3\] comp.vhd(70) " "Inferred latch for \"foquitos\[3\]\" at comp.vhd(70)" {  } { { "output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540267721331 "|comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "foquitos\[4\] comp.vhd(70) " "Inferred latch for \"foquitos\[4\]\" at comp.vhd(70)" {  } { { "output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540267721331 "|comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "foquitos\[5\] comp.vhd(70) " "Inferred latch for \"foquitos\[5\]\" at comp.vhd(70)" {  } { { "output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540267721331 "|comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "foquitos\[6\] comp.vhd(70) " "Inferred latch for \"foquitos\[6\]\" at comp.vhd(70)" {  } { { "output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540267721331 "|comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "foquitos\[7\] comp.vhd(70) " "Inferred latch for \"foquitos\[7\]\" at comp.vhd(70)" {  } { { "output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540267721331 "|comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX RX:R1 " "Elaborating entity \"RX\" for hierarchy \"RX:R1\"" {  } { { "output_files/comp.vhd" "R1" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540267721365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Leds Leds:L1 " "Elaborating entity \"Leds\" for hierarchy \"Leds:L1\"" {  } { { "output_files/comp.vhd" "L1" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540267721365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor Leds:L1\|Divisor:R1 " "Elaborating entity \"Divisor\" for hierarchy \"Leds:L1\|Divisor:R1\"" {  } { { "../p5/leds.vhd" "R1" { Text "C:/Users/ramse/Downloads/p5/leds.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540267721381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor Leds:L1\|Divisor:R2 " "Elaborating entity \"Divisor\" for hierarchy \"Leds:L1\|Divisor:R2\"" {  } { { "../p5/leds.vhd" "R2" { Text "C:/Users/ramse/Downloads/p5/leds.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540267721398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM Leds:L1\|PWM:P1 " "Elaborating entity \"PWM\" for hierarchy \"Leds:L1\|PWM:P1\"" {  } { { "../p5/leds.vhd" "P1" { Text "C:/Users/ramse/Downloads/p5/leds.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540267721400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ledspwm Ledspwm:L2 " "Elaborating entity \"Ledspwm\" for hierarchy \"Ledspwm:L2\"" {  } { { "output_files/comp.vhd" "L2" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540267721444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk2Hz clk2Hz:clk2Hz_i " "Elaborating entity \"clk2Hz\" for hierarchy \"clk2Hz:clk2Hz_i\"" {  } { { "output_files/comp.vhd" "clk2Hz_i" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540267721500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_v1 contador_v1:contador_v1_i " "Elaborating entity \"contador_v1\" for hierarchy \"contador_v1:contador_v1_i\"" {  } { { "output_files/comp.vhd" "contador_v1_i" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540267721525 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "reloj R2 " "Port \"reloj\" does not exist in macrofunction \"R2\"" {  } { { "aaa/output_files/Ledspwm.vhd" "R2" { Text "C:/Users/ramse/Downloads/p9/aaa/output_files/Ledspwm.vhd" 36 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540267721597 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "reloj R1 " "Port \"reloj\" does not exist in macrofunction \"R1\"" {  } { { "aaa/output_files/Ledspwm.vhd" "R1" { Text "C:/Users/ramse/Downloads/p9/aaa/output_files/Ledspwm.vhd" 35 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540267721597 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "D L2 " "Port \"D\" does not exist in macrofunction \"L2\"" {  } { { "output_files/comp.vhd" "L2" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 66 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540267721598 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "S L2 " "Port \"S\" does not exist in macrofunction \"L2\"" {  } { { "output_files/comp.vhd" "L2" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 66 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540267721598 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1540267721644 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 21 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540267721941 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 22 23:08:41 2018 " "Processing ended: Mon Oct 22 23:08:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540267721941 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540267721941 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540267721941 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540267721941 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 21 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 21 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540267722816 ""}
