/* Generated by Yosys 0.60+95 (git sha1 991e70489, g++ 14.3.0 -fPIC -O3) */

module AnotherGate(in1, in2, out);
  input in1;
  wire in1;
  input in2;
  wire in2;
  output out;
  wire out;
  wire _0_;
  assign out = in1 & _0_;
  assign _0_ = ~in2;
endmodule
