/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Apr  1 11:23:11 2015
 *                 Full Compile MD5 Checksum  267f8e92d9b43928c0a06f1ab29c511c
 *                     (minus title and desc)
 *                 MD5 Checksum               0548f7f0a8e20364fd383a7aa29c0b86
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15956
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
 ***************************************************************************/

#ifndef BCHP_DFE_FECDEC_H__
#define BCHP_DFE_FECDEC_H__

/***************************************************************************
 *DFE_FECDEC
 ***************************************************************************/
#define BCHP_DFE_FECDEC_FEC_TD_MODE_CTRL         0x133d000 /* [RW] FEC_TD_MODE_CTRL */
#define BCHP_DFE_FECDEC_FEC_TD_WINLEN            0x133d004 /* [RW] FEC_TD_WINLEN */
#define BCHP_DFE_FECDEC_FEC_TD_CONF_CNT          0x133d008 /* [RW] FEC_TD_CONF_CNT */
#define BCHP_DFE_FECDEC_FEC_TD_MAX_CNT           0x133d00c /* [RO] FEC_TD_MAX_CNT */
#define BCHP_DFE_FECDEC_FEC_TD_MTX_THRSH_MSB     0x133d010 /* [RW] FEC_TD_MTX_THRSH_MSB */
#define BCHP_DFE_FECDEC_FEC_TD_MTX_THRSH_LSB     0x133d014 /* [RW] FEC_TD_MTX_THRSH_LSB */
#define BCHP_DFE_FECDEC_FEC_TD_DMTRX_IN_MSB      0x133d018 /* [RO] FEC_TD_DMTRX_IN_MSB */
#define BCHP_DFE_FECDEC_FEC_TD_DMTRX_IN_LSB      0x133d01c /* [RO] FEC_TD_DMTRX_IN_LSB */
#define BCHP_DFE_FECDEC_FEC_TD_DMTRX_OUT_MSB     0x133d020 /* [RO] FEC_TD_DMTRX_OUT_MSB */
#define BCHP_DFE_FECDEC_FEC_TD_DMTRX_OUT_LSB     0x133d024 /* [RO] FEC_TD_DMTRX_OUT_LSB */
#define BCHP_DFE_FECDEC_FEC_QAMFSD_MODE          0x133d028 /* [RW] FEC_QAMFSD_MODE */
#define BCHP_DFE_FECDEC_FEC_QAMFSD_STATUS        0x133d02c /* [RO] FEC_QAMFSD_STATUS */
#define BCHP_DFE_FECDEC_FEC_QAMFSD_NVERLOCK      0x133d030 /* [RW] FEC_QAMFSD_NVERLOCK */
#define BCHP_DFE_FECDEC_FEC_QAMFSD_FLTR_CNT      0x133d034 /* [RW] FEC_QAMFSD_FLTR_CNT */
#define BCHP_DFE_FECDEC_FEC_QAMFSD_INT_MODE      0x133d038 /* [RO] FEC_QAMFSD_INT_MODE */
#define BCHP_DFE_FECDEC_FEC_QAMFSD_TRAILER_MSB   0x133d03c /* [RO] FEC_QAMFSD_TRAILER_MSB */
#define BCHP_DFE_FECDEC_FEC_QAMFSD_TRAILER_LSB   0x133d040 /* [RO] FEC_QAMFSD_TRAILER_LSB */
#define BCHP_DFE_FECDEC_FEC_QAMFSD_BAD_TCNT      0x133d044 /* [RO] FEC_QAMFSD_BAD_TCNT */
#define BCHP_DFE_FECDEC_FEC_DI_MODE              0x133d048 /* [RW] FEC_DI_MODE */
#define BCHP_DFE_FECDEC_FEC_DI_CONFIG            0x133d04c /* [RW] FEC_DI_CONFIG */
#define BCHP_DFE_FECDEC_FEC_RS_MODE              0x133d050 /* [RW] FEC_RS_MODE */
#define BCHP_DFE_FECDEC_FEC_RS_NFRAME            0x133d054 /* [RW] FEC_RS_NFRAME */
#define BCHP_DFE_FECDEC_FEC_RS_ERROR_CNT_MSB     0x133d058 /* [RO] FEC_RS_ERROR_CNT_MSB */
#define BCHP_DFE_FECDEC_FEC_RS_ERROR_CNT_LSB     0x133d05c /* [RO] FEC_RS_ERROR_CNT_LSB */
#define BCHP_DFE_FECDEC_FEC_RS_UCW_CNT           0x133d060 /* [RO] FEC_RS_UCW_CNT */
#define BCHP_DFE_FECDEC_FEC_MPEG_MODE_0          0x133d064 /* [RW] FEC_MPEG_MODE_0 */
#define BCHP_DFE_FECDEC_FEC_MPEG_MODE_1          0x133d068 /* [RW] FEC_MPEG_MODE_1 */
#define BCHP_DFE_FECDEC_FEC_MPEG_STATUS          0x133d06c /* [RO] FEC_MPEG_STATUS */
#define BCHP_DFE_FECDEC_FEC_MPEG_NVERLOCK        0x133d074 /* [RW] FEC_MPEG_NVERLOCK */
#define BCHP_DFE_FECDEC_FEC_MPEG_NPKTS_MSB       0x133d078 /* [RW] FEC_MPEG_NPKTS_MSB */
#define BCHP_DFE_FECDEC_FEC_MPEG_NPKTS_LSB       0x133d07c /* [RW] FEC_MPEG_NPKTS_LSB */
#define BCHP_DFE_FECDEC_FEC_MPEG_NPKT_ERRORS     0x133d080 /* [RO] FEC_MPEG_NPKT_ERRORS */
#define BCHP_DFE_FECDEC_FEC_MPEG_BAD_CSUM        0x133d084 /* [RO] FEC_MPEG_BAD_CSUM */
#define BCHP_DFE_FECDEC_FEC_HPI_NORM_MODE        0x133d088 /* [RW] FEC_HPI_NORM_MODE */
#define BCHP_DFE_FECDEC_FEC_HPI_TSYNC_RD         0x133d08c /* [RO] FEC_HPI_TSYNC_RD */
#define BCHP_DFE_FECDEC_FEC_HPI_TDATA_RD         0x133d090 /* [RO] FEC_HPI_TDATA_RD */
#define BCHP_DFE_FECDEC_FEC_HPI_TSYNC_WR         0x133d094 /* [WO] FEC_HPI_TSYNC_WR */
#define BCHP_DFE_FECDEC_FEC_HPI_TDATA_WR         0x133d098 /* [WO] FEC_HPI_TDATA_WR */
#define BCHP_DFE_FECDEC_FEC_HPI_TEST_MODE        0x133d09c /* [RW] FEC_HPI_TEST_MODE */
#define BCHP_DFE_FECDEC_FEC_MPEG_NVERLOCK_MSB    0x133d0a0 /* [RW] FEC_MPEG_NVERLOCK_MSB */
#define BCHP_DFE_FECDEC_FEC_QAMFSD_NVERLOCK_MSB  0x133d0a4 /* [RW] FEC_QAMFSD_NVERLOCK_MSB */
#define BCHP_DFE_FECDEC_FEC_MODULATION_STANDARD  0x133d0a8 /* [RW] FEC_MODULATION_STANDARD */
#define BCHP_DFE_FECDEC_FEC_QAM_MODE             0x133d0ac /* [RW] FEC_QAM_MODE */
#define BCHP_DFE_FECDEC_FEC_RS_COR_BITCNT_MSB    0x133d0b0 /* [RO] FEC_RS_COR_BITCNT_MSB */
#define BCHP_DFE_FECDEC_FEC_RS_COR_BITCNT_LSB    0x133d0b4 /* [RO] FEC_RS_COR_BITCNT_LSB */
#define BCHP_DFE_FECDEC_FEC_RS_CW_CNT_MSB        0x133d0b8 /* [RO] FEC_RS_CW_CNT_MSB */
#define BCHP_DFE_FECDEC_FEC_RS_CW_CNT_LSB        0x133d0bc /* [RO] FEC_RS_CW_CNT_LSB */

/***************************************************************************
 *FEC_TD_MODE_CTRL - FEC_TD_MODE_CTRL
 ***************************************************************************/
/* DFE_FECDEC :: FEC_TD_MODE_CTRL :: reserved0 [07:07] */
#define BCHP_DFE_FECDEC_FEC_TD_MODE_CTRL_reserved0_MASK            0x80
#define BCHP_DFE_FECDEC_FEC_TD_MODE_CTRL_reserved0_SHIFT           7

/* DFE_FECDEC :: FEC_TD_MODE_CTRL :: td_new_snr_flag [06:06] */
#define BCHP_DFE_FECDEC_FEC_TD_MODE_CTRL_td_new_snr_flag_MASK      0x40
#define BCHP_DFE_FECDEC_FEC_TD_MODE_CTRL_td_new_snr_flag_SHIFT     6
#define BCHP_DFE_FECDEC_FEC_TD_MODE_CTRL_td_new_snr_flag_DEFAULT   0x00

/* DFE_FECDEC :: FEC_TD_MODE_CTRL :: td_loss_of_lock [05:05] */
#define BCHP_DFE_FECDEC_FEC_TD_MODE_CTRL_td_loss_of_lock_MASK      0x20
#define BCHP_DFE_FECDEC_FEC_TD_MODE_CTRL_td_loss_of_lock_SHIFT     5
#define BCHP_DFE_FECDEC_FEC_TD_MODE_CTRL_td_loss_of_lock_DEFAULT   0x00

/* DFE_FECDEC :: FEC_TD_MODE_CTRL :: td_sync_adv_req [04:04] */
#define BCHP_DFE_FECDEC_FEC_TD_MODE_CTRL_td_sync_adv_req_MASK      0x10
#define BCHP_DFE_FECDEC_FEC_TD_MODE_CTRL_td_sync_adv_req_SHIFT     4
#define BCHP_DFE_FECDEC_FEC_TD_MODE_CTRL_td_sync_adv_req_DEFAULT   0x00

/* DFE_FECDEC :: FEC_TD_MODE_CTRL :: td_sync_state [03:03] */
#define BCHP_DFE_FECDEC_FEC_TD_MODE_CTRL_td_sync_state_MASK        0x08
#define BCHP_DFE_FECDEC_FEC_TD_MODE_CTRL_td_sync_state_SHIFT       3
#define BCHP_DFE_FECDEC_FEC_TD_MODE_CTRL_td_sync_state_DEFAULT     0x00

/* DFE_FECDEC :: FEC_TD_MODE_CTRL :: td_force_acq [02:02] */
#define BCHP_DFE_FECDEC_FEC_TD_MODE_CTRL_td_force_acq_MASK         0x04
#define BCHP_DFE_FECDEC_FEC_TD_MODE_CTRL_td_force_acq_SHIFT        2
#define BCHP_DFE_FECDEC_FEC_TD_MODE_CTRL_td_force_acq_DEFAULT      0x00

/* DFE_FECDEC :: FEC_TD_MODE_CTRL :: td_man_sync_adv [01:01] */
#define BCHP_DFE_FECDEC_FEC_TD_MODE_CTRL_td_man_sync_adv_MASK      0x02
#define BCHP_DFE_FECDEC_FEC_TD_MODE_CTRL_td_man_sync_adv_SHIFT     1
#define BCHP_DFE_FECDEC_FEC_TD_MODE_CTRL_td_man_sync_adv_DEFAULT   0x00

/* DFE_FECDEC :: FEC_TD_MODE_CTRL :: td_man_sync [00:00] */
#define BCHP_DFE_FECDEC_FEC_TD_MODE_CTRL_td_man_sync_MASK          0x01
#define BCHP_DFE_FECDEC_FEC_TD_MODE_CTRL_td_man_sync_SHIFT         0
#define BCHP_DFE_FECDEC_FEC_TD_MODE_CTRL_td_man_sync_DEFAULT       0x00

/***************************************************************************
 *FEC_TD_WINLEN - FEC_TD_WINLEN
 ***************************************************************************/
/* DFE_FECDEC :: FEC_TD_WINLEN :: td_winlen_7_0 [07:00] */
#define BCHP_DFE_FECDEC_FEC_TD_WINLEN_td_winlen_7_0_MASK           0xff
#define BCHP_DFE_FECDEC_FEC_TD_WINLEN_td_winlen_7_0_SHIFT          0
#define BCHP_DFE_FECDEC_FEC_TD_WINLEN_td_winlen_7_0_DEFAULT        0x64

/***************************************************************************
 *FEC_TD_CONF_CNT - FEC_TD_CONF_CNT
 ***************************************************************************/
/* DFE_FECDEC :: FEC_TD_CONF_CNT :: td_acq_ccnt_3_0 [07:04] */
#define BCHP_DFE_FECDEC_FEC_TD_CONF_CNT_td_acq_ccnt_3_0_MASK       0xf0
#define BCHP_DFE_FECDEC_FEC_TD_CONF_CNT_td_acq_ccnt_3_0_SHIFT      4
#define BCHP_DFE_FECDEC_FEC_TD_CONF_CNT_td_acq_ccnt_3_0_DEFAULT    0x05

/* DFE_FECDEC :: FEC_TD_CONF_CNT :: td_lock_ccnt_3_0 [03:00] */
#define BCHP_DFE_FECDEC_FEC_TD_CONF_CNT_td_lock_ccnt_3_0_MASK      0x0f
#define BCHP_DFE_FECDEC_FEC_TD_CONF_CNT_td_lock_ccnt_3_0_SHIFT     0
#define BCHP_DFE_FECDEC_FEC_TD_CONF_CNT_td_lock_ccnt_3_0_DEFAULT   0x08

/***************************************************************************
 *FEC_TD_MAX_CNT - FEC_TD_MAX_CNT
 ***************************************************************************/
/* DFE_FECDEC :: FEC_TD_MAX_CNT :: reserved0 [07:04] */
#define BCHP_DFE_FECDEC_FEC_TD_MAX_CNT_reserved0_MASK              0xf0
#define BCHP_DFE_FECDEC_FEC_TD_MAX_CNT_reserved0_SHIFT             4

/* DFE_FECDEC :: FEC_TD_MAX_CNT :: td_max_cnt_3_0 [03:00] */
#define BCHP_DFE_FECDEC_FEC_TD_MAX_CNT_td_max_cnt_3_0_MASK         0x0f
#define BCHP_DFE_FECDEC_FEC_TD_MAX_CNT_td_max_cnt_3_0_SHIFT        0
#define BCHP_DFE_FECDEC_FEC_TD_MAX_CNT_td_max_cnt_3_0_DEFAULT      0x00

/***************************************************************************
 *FEC_TD_MTX_THRSH_MSB - FEC_TD_MTX_THRSH_MSB
 ***************************************************************************/
/* DFE_FECDEC :: FEC_TD_MTX_THRSH_MSB :: reserved0 [07:04] */
#define BCHP_DFE_FECDEC_FEC_TD_MTX_THRSH_MSB_reserved0_MASK        0xf0
#define BCHP_DFE_FECDEC_FEC_TD_MTX_THRSH_MSB_reserved0_SHIFT       4

/* DFE_FECDEC :: FEC_TD_MTX_THRSH_MSB :: td_mtrx_thrsh_11_8 [03:00] */
#define BCHP_DFE_FECDEC_FEC_TD_MTX_THRSH_MSB_td_mtrx_thrsh_11_8_MASK 0x0f
#define BCHP_DFE_FECDEC_FEC_TD_MTX_THRSH_MSB_td_mtrx_thrsh_11_8_SHIFT 0
#define BCHP_DFE_FECDEC_FEC_TD_MTX_THRSH_MSB_td_mtrx_thrsh_11_8_DEFAULT 0x00

/***************************************************************************
 *FEC_TD_MTX_THRSH_LSB - FEC_TD_MTX_THRSH_LSB
 ***************************************************************************/
/* DFE_FECDEC :: FEC_TD_MTX_THRSH_LSB :: td_mtrx_thrsh_7_0 [07:00] */
#define BCHP_DFE_FECDEC_FEC_TD_MTX_THRSH_LSB_td_mtrx_thrsh_7_0_MASK 0xff
#define BCHP_DFE_FECDEC_FEC_TD_MTX_THRSH_LSB_td_mtrx_thrsh_7_0_SHIFT 0
#define BCHP_DFE_FECDEC_FEC_TD_MTX_THRSH_LSB_td_mtrx_thrsh_7_0_DEFAULT 0xb4

/***************************************************************************
 *FEC_TD_DMTRX_IN_MSB - FEC_TD_DMTRX_IN_MSB
 ***************************************************************************/
/* DFE_FECDEC :: FEC_TD_DMTRX_IN_MSB :: reserved0 [07:04] */
#define BCHP_DFE_FECDEC_FEC_TD_DMTRX_IN_MSB_reserved0_MASK         0xf0
#define BCHP_DFE_FECDEC_FEC_TD_DMTRX_IN_MSB_reserved0_SHIFT        4

/* DFE_FECDEC :: FEC_TD_DMTRX_IN_MSB :: td_dmtrx_in_11_8 [03:00] */
#define BCHP_DFE_FECDEC_FEC_TD_DMTRX_IN_MSB_td_dmtrx_in_11_8_MASK  0x0f
#define BCHP_DFE_FECDEC_FEC_TD_DMTRX_IN_MSB_td_dmtrx_in_11_8_SHIFT 0
#define BCHP_DFE_FECDEC_FEC_TD_DMTRX_IN_MSB_td_dmtrx_in_11_8_DEFAULT 0x00

/***************************************************************************
 *FEC_TD_DMTRX_IN_LSB - FEC_TD_DMTRX_IN_LSB
 ***************************************************************************/
/* DFE_FECDEC :: FEC_TD_DMTRX_IN_LSB :: td_dmtrx_in_7_0 [07:00] */
#define BCHP_DFE_FECDEC_FEC_TD_DMTRX_IN_LSB_td_dmtrx_in_7_0_MASK   0xff
#define BCHP_DFE_FECDEC_FEC_TD_DMTRX_IN_LSB_td_dmtrx_in_7_0_SHIFT  0
#define BCHP_DFE_FECDEC_FEC_TD_DMTRX_IN_LSB_td_dmtrx_in_7_0_DEFAULT 0x00

/***************************************************************************
 *FEC_TD_DMTRX_OUT_MSB - FEC_TD_DMTRX_OUT_MSB
 ***************************************************************************/
/* DFE_FECDEC :: FEC_TD_DMTRX_OUT_MSB :: reserved0 [07:04] */
#define BCHP_DFE_FECDEC_FEC_TD_DMTRX_OUT_MSB_reserved0_MASK        0xf0
#define BCHP_DFE_FECDEC_FEC_TD_DMTRX_OUT_MSB_reserved0_SHIFT       4

/* DFE_FECDEC :: FEC_TD_DMTRX_OUT_MSB :: td_dmtrx_out_11_8 [03:00] */
#define BCHP_DFE_FECDEC_FEC_TD_DMTRX_OUT_MSB_td_dmtrx_out_11_8_MASK 0x0f
#define BCHP_DFE_FECDEC_FEC_TD_DMTRX_OUT_MSB_td_dmtrx_out_11_8_SHIFT 0
#define BCHP_DFE_FECDEC_FEC_TD_DMTRX_OUT_MSB_td_dmtrx_out_11_8_DEFAULT 0x00

/***************************************************************************
 *FEC_TD_DMTRX_OUT_LSB - FEC_TD_DMTRX_OUT_LSB
 ***************************************************************************/
/* DFE_FECDEC :: FEC_TD_DMTRX_OUT_LSB :: td_dmtrx_out_7_0 [07:00] */
#define BCHP_DFE_FECDEC_FEC_TD_DMTRX_OUT_LSB_td_dmtrx_out_7_0_MASK 0xff
#define BCHP_DFE_FECDEC_FEC_TD_DMTRX_OUT_LSB_td_dmtrx_out_7_0_SHIFT 0
#define BCHP_DFE_FECDEC_FEC_TD_DMTRX_OUT_LSB_td_dmtrx_out_7_0_DEFAULT 0x00

/***************************************************************************
 *FEC_QAMFSD_MODE - FEC_QAMFSD_MODE
 ***************************************************************************/
/* DFE_FECDEC :: FEC_QAMFSD_MODE :: reserved0 [07:04] */
#define BCHP_DFE_FECDEC_FEC_QAMFSD_MODE_reserved0_MASK             0xf0
#define BCHP_DFE_FECDEC_FEC_QAMFSD_MODE_reserved0_SHIFT            4

/* DFE_FECDEC :: FEC_QAMFSD_MODE :: qam_force_acq [03:03] */
#define BCHP_DFE_FECDEC_FEC_QAMFSD_MODE_qam_force_acq_MASK         0x08
#define BCHP_DFE_FECDEC_FEC_QAMFSD_MODE_qam_force_acq_SHIFT        3
#define BCHP_DFE_FECDEC_FEC_QAMFSD_MODE_qam_force_acq_DEFAULT      0x00

/* DFE_FECDEC :: FEC_QAMFSD_MODE :: qam_man_sync_adv [02:02] */
#define BCHP_DFE_FECDEC_FEC_QAMFSD_MODE_qam_man_sync_adv_MASK      0x04
#define BCHP_DFE_FECDEC_FEC_QAMFSD_MODE_qam_man_sync_adv_SHIFT     2
#define BCHP_DFE_FECDEC_FEC_QAMFSD_MODE_qam_man_sync_adv_DEFAULT   0x00

/* DFE_FECDEC :: FEC_QAMFSD_MODE :: qam_drand_bypass [01:01] */
#define BCHP_DFE_FECDEC_FEC_QAMFSD_MODE_qam_drand_bypass_MASK      0x02
#define BCHP_DFE_FECDEC_FEC_QAMFSD_MODE_qam_drand_bypass_SHIFT     1
#define BCHP_DFE_FECDEC_FEC_QAMFSD_MODE_qam_drand_bypass_DEFAULT   0x00

/* DFE_FECDEC :: FEC_QAMFSD_MODE :: qam_man_sync [00:00] */
#define BCHP_DFE_FECDEC_FEC_QAMFSD_MODE_qam_man_sync_MASK          0x01
#define BCHP_DFE_FECDEC_FEC_QAMFSD_MODE_qam_man_sync_SHIFT         0
#define BCHP_DFE_FECDEC_FEC_QAMFSD_MODE_qam_man_sync_DEFAULT       0x00

/***************************************************************************
 *FEC_QAMFSD_STATUS - FEC_QAMFSD_STATUS
 ***************************************************************************/
/* DFE_FECDEC :: FEC_QAMFSD_STATUS :: reserved0 [07:05] */
#define BCHP_DFE_FECDEC_FEC_QAMFSD_STATUS_reserved0_MASK           0xe0
#define BCHP_DFE_FECDEC_FEC_QAMFSD_STATUS_reserved0_SHIFT          5

/* DFE_FECDEC :: FEC_QAMFSD_STATUS :: qam_intr_mode_flag [04:04] */
#define BCHP_DFE_FECDEC_FEC_QAMFSD_STATUS_qam_intr_mode_flag_MASK  0x10
#define BCHP_DFE_FECDEC_FEC_QAMFSD_STATUS_qam_intr_mode_flag_SHIFT 4
#define BCHP_DFE_FECDEC_FEC_QAMFSD_STATUS_qam_intr_mode_flag_DEFAULT 0x00

/* DFE_FECDEC :: FEC_QAMFSD_STATUS :: qam_loss_of_lock [03:03] */
#define BCHP_DFE_FECDEC_FEC_QAMFSD_STATUS_qam_loss_of_lock_MASK    0x08
#define BCHP_DFE_FECDEC_FEC_QAMFSD_STATUS_qam_loss_of_lock_SHIFT   3
#define BCHP_DFE_FECDEC_FEC_QAMFSD_STATUS_qam_loss_of_lock_DEFAULT 0x00

/* DFE_FECDEC :: FEC_QAMFSD_STATUS :: qam_sync_adv_req [02:02] */
#define BCHP_DFE_FECDEC_FEC_QAMFSD_STATUS_qam_sync_adv_req_MASK    0x04
#define BCHP_DFE_FECDEC_FEC_QAMFSD_STATUS_qam_sync_adv_req_SHIFT   2
#define BCHP_DFE_FECDEC_FEC_QAMFSD_STATUS_qam_sync_adv_req_DEFAULT 0x00

/* DFE_FECDEC :: FEC_QAMFSD_STATUS :: qam_det_state [01:00] */
#define BCHP_DFE_FECDEC_FEC_QAMFSD_STATUS_qam_det_state_MASK       0x03
#define BCHP_DFE_FECDEC_FEC_QAMFSD_STATUS_qam_det_state_SHIFT      0
#define BCHP_DFE_FECDEC_FEC_QAMFSD_STATUS_qam_det_state_DEFAULT    0x00

/***************************************************************************
 *FEC_QAMFSD_NVERLOCK - FEC_QAMFSD_NVERLOCK
 ***************************************************************************/
/* DFE_FECDEC :: FEC_QAMFSD_NVERLOCK :: qam_nlock_3_0 [07:04] */
#define BCHP_DFE_FECDEC_FEC_QAMFSD_NVERLOCK_qam_nlock_3_0_MASK     0xf0
#define BCHP_DFE_FECDEC_FEC_QAMFSD_NVERLOCK_qam_nlock_3_0_SHIFT    4
#define BCHP_DFE_FECDEC_FEC_QAMFSD_NVERLOCK_qam_nlock_3_0_DEFAULT  0x05

/* DFE_FECDEC :: FEC_QAMFSD_NVERLOCK :: qam_nverify_3_0 [03:00] */
#define BCHP_DFE_FECDEC_FEC_QAMFSD_NVERLOCK_qam_nverify_3_0_MASK   0x0f
#define BCHP_DFE_FECDEC_FEC_QAMFSD_NVERLOCK_qam_nverify_3_0_SHIFT  0
#define BCHP_DFE_FECDEC_FEC_QAMFSD_NVERLOCK_qam_nverify_3_0_DEFAULT 0x03

/***************************************************************************
 *FEC_QAMFSD_FLTR_CNT - FEC_QAMFSD_FLTR_CNT
 ***************************************************************************/
/* DFE_FECDEC :: FEC_QAMFSD_FLTR_CNT :: reserved0 [07:04] */
#define BCHP_DFE_FECDEC_FEC_QAMFSD_FLTR_CNT_reserved0_MASK         0xf0
#define BCHP_DFE_FECDEC_FEC_QAMFSD_FLTR_CNT_reserved0_SHIFT        4

/* DFE_FECDEC :: FEC_QAMFSD_FLTR_CNT :: qam_fltr_cnt_3_0 [03:00] */
#define BCHP_DFE_FECDEC_FEC_QAMFSD_FLTR_CNT_qam_fltr_cnt_3_0_MASK  0x0f
#define BCHP_DFE_FECDEC_FEC_QAMFSD_FLTR_CNT_qam_fltr_cnt_3_0_SHIFT 0
#define BCHP_DFE_FECDEC_FEC_QAMFSD_FLTR_CNT_qam_fltr_cnt_3_0_DEFAULT 0x05

/***************************************************************************
 *FEC_QAMFSD_INT_MODE - FEC_QAMFSD_INT_MODE
 ***************************************************************************/
/* DFE_FECDEC :: FEC_QAMFSD_INT_MODE :: reserved0 [07:04] */
#define BCHP_DFE_FECDEC_FEC_QAMFSD_INT_MODE_reserved0_MASK         0xf0
#define BCHP_DFE_FECDEC_FEC_QAMFSD_INT_MODE_reserved0_SHIFT        4

/* DFE_FECDEC :: FEC_QAMFSD_INT_MODE :: qam_intr_mode_3_0 [03:00] */
#define BCHP_DFE_FECDEC_FEC_QAMFSD_INT_MODE_qam_intr_mode_3_0_MASK 0x0f
#define BCHP_DFE_FECDEC_FEC_QAMFSD_INT_MODE_qam_intr_mode_3_0_SHIFT 0
#define BCHP_DFE_FECDEC_FEC_QAMFSD_INT_MODE_qam_intr_mode_3_0_DEFAULT 0x00

/***************************************************************************
 *FEC_QAMFSD_TRAILER_MSB - FEC_QAMFSD_TRAILER_MSB
 ***************************************************************************/
/* DFE_FECDEC :: FEC_QAMFSD_TRAILER_MSB :: reserved0 [07:06] */
#define BCHP_DFE_FECDEC_FEC_QAMFSD_TRAILER_MSB_reserved0_MASK      0xc0
#define BCHP_DFE_FECDEC_FEC_QAMFSD_TRAILER_MSB_reserved0_SHIFT     6

/* DFE_FECDEC :: FEC_QAMFSD_TRAILER_MSB :: qam_trailer_13_8 [05:00] */
#define BCHP_DFE_FECDEC_FEC_QAMFSD_TRAILER_MSB_qam_trailer_13_8_MASK 0x3f
#define BCHP_DFE_FECDEC_FEC_QAMFSD_TRAILER_MSB_qam_trailer_13_8_SHIFT 0
#define BCHP_DFE_FECDEC_FEC_QAMFSD_TRAILER_MSB_qam_trailer_13_8_DEFAULT 0x00

/***************************************************************************
 *FEC_QAMFSD_TRAILER_LSB - FEC_QAMFSD_TRAILER_LSB
 ***************************************************************************/
/* DFE_FECDEC :: FEC_QAMFSD_TRAILER_LSB :: qam_trailer_7_0 [07:00] */
#define BCHP_DFE_FECDEC_FEC_QAMFSD_TRAILER_LSB_qam_trailer_7_0_MASK 0xff
#define BCHP_DFE_FECDEC_FEC_QAMFSD_TRAILER_LSB_qam_trailer_7_0_SHIFT 0
#define BCHP_DFE_FECDEC_FEC_QAMFSD_TRAILER_LSB_qam_trailer_7_0_DEFAULT 0x00

/***************************************************************************
 *FEC_QAMFSD_BAD_TCNT - FEC_QAMFSD_BAD_TCNT
 ***************************************************************************/
/* DFE_FECDEC :: FEC_QAMFSD_BAD_TCNT :: reserved0 [07:04] */
#define BCHP_DFE_FECDEC_FEC_QAMFSD_BAD_TCNT_reserved0_MASK         0xf0
#define BCHP_DFE_FECDEC_FEC_QAMFSD_BAD_TCNT_reserved0_SHIFT        4

/* DFE_FECDEC :: FEC_QAMFSD_BAD_TCNT :: qam_bad_tcnt_3_0 [03:00] */
#define BCHP_DFE_FECDEC_FEC_QAMFSD_BAD_TCNT_qam_bad_tcnt_3_0_MASK  0x0f
#define BCHP_DFE_FECDEC_FEC_QAMFSD_BAD_TCNT_qam_bad_tcnt_3_0_SHIFT 0
#define BCHP_DFE_FECDEC_FEC_QAMFSD_BAD_TCNT_qam_bad_tcnt_3_0_DEFAULT 0x00

/***************************************************************************
 *FEC_DI_MODE - FEC_DI_MODE
 ***************************************************************************/
/* DFE_FECDEC :: FEC_DI_MODE :: reserved0 [07:04] */
#define BCHP_DFE_FECDEC_FEC_DI_MODE_reserved0_MASK                 0xf0
#define BCHP_DFE_FECDEC_FEC_DI_MODE_reserved0_SHIFT                4

/* DFE_FECDEC :: FEC_DI_MODE :: di_mem_conf_error [03:03] */
#define BCHP_DFE_FECDEC_FEC_DI_MODE_di_mem_conf_error_MASK         0x08
#define BCHP_DFE_FECDEC_FEC_DI_MODE_di_mem_conf_error_SHIFT        3
#define BCHP_DFE_FECDEC_FEC_DI_MODE_di_mem_conf_error_DEFAULT      0x00

/* DFE_FECDEC :: FEC_DI_MODE :: di_ext_mem_sel [02:02] */
#define BCHP_DFE_FECDEC_FEC_DI_MODE_di_ext_mem_sel_MASK            0x04
#define BCHP_DFE_FECDEC_FEC_DI_MODE_di_ext_mem_sel_SHIFT           2
#define BCHP_DFE_FECDEC_FEC_DI_MODE_di_ext_mem_sel_DEFAULT         0x01

/* DFE_FECDEC :: FEC_DI_MODE :: di_mode_sel_1_0 [01:00] */
#define BCHP_DFE_FECDEC_FEC_DI_MODE_di_mode_sel_1_0_MASK           0x03
#define BCHP_DFE_FECDEC_FEC_DI_MODE_di_mode_sel_1_0_SHIFT          0
#define BCHP_DFE_FECDEC_FEC_DI_MODE_di_mode_sel_1_0_DEFAULT        0x00

/***************************************************************************
 *FEC_DI_CONFIG - FEC_DI_CONFIG
 ***************************************************************************/
/* DFE_FECDEC :: FEC_DI_CONFIG :: di_qam_auto_config_4_0 [07:04] */
#define BCHP_DFE_FECDEC_FEC_DI_CONFIG_di_qam_auto_config_4_0_MASK  0xf0
#define BCHP_DFE_FECDEC_FEC_DI_CONFIG_di_qam_auto_config_4_0_SHIFT 4
#define BCHP_DFE_FECDEC_FEC_DI_CONFIG_di_qam_auto_config_4_0_DEFAULT 0x00

/* DFE_FECDEC :: FEC_DI_CONFIG :: di_man_config_4_0 [03:00] */
#define BCHP_DFE_FECDEC_FEC_DI_CONFIG_di_man_config_4_0_MASK       0x0f
#define BCHP_DFE_FECDEC_FEC_DI_CONFIG_di_man_config_4_0_SHIFT      0
#define BCHP_DFE_FECDEC_FEC_DI_CONFIG_di_man_config_4_0_DEFAULT    0x00

/***************************************************************************
 *FEC_RS_MODE - FEC_RS_MODE
 ***************************************************************************/
/* DFE_FECDEC :: FEC_RS_MODE :: reserved0 [07:05] */
#define BCHP_DFE_FECDEC_FEC_RS_MODE_reserved0_MASK                 0xe0
#define BCHP_DFE_FECDEC_FEC_RS_MODE_reserved0_SHIFT                5

/* DFE_FECDEC :: FEC_RS_MODE :: rs_init_error [04:04] */
#define BCHP_DFE_FECDEC_FEC_RS_MODE_rs_init_error_MASK             0x10
#define BCHP_DFE_FECDEC_FEC_RS_MODE_rs_init_error_SHIFT            4
#define BCHP_DFE_FECDEC_FEC_RS_MODE_rs_init_error_DEFAULT          0x00

/* DFE_FECDEC :: FEC_RS_MODE :: rs_nframe_flag [03:03] */
#define BCHP_DFE_FECDEC_FEC_RS_MODE_rs_nframe_flag_MASK            0x08
#define BCHP_DFE_FECDEC_FEC_RS_MODE_rs_nframe_flag_SHIFT           3
#define BCHP_DFE_FECDEC_FEC_RS_MODE_rs_nframe_flag_DEFAULT         0x00

/* DFE_FECDEC :: FEC_RS_MODE :: rs_error_mode [02:02] */
#define BCHP_DFE_FECDEC_FEC_RS_MODE_rs_error_mode_MASK             0x04
#define BCHP_DFE_FECDEC_FEC_RS_MODE_rs_error_mode_SHIFT            2
#define BCHP_DFE_FECDEC_FEC_RS_MODE_rs_error_mode_DEFAULT          0x00

/* DFE_FECDEC :: FEC_RS_MODE :: rs_uncor_char_flag [01:01] */
#define BCHP_DFE_FECDEC_FEC_RS_MODE_rs_uncor_char_flag_MASK        0x02
#define BCHP_DFE_FECDEC_FEC_RS_MODE_rs_uncor_char_flag_SHIFT       1
#define BCHP_DFE_FECDEC_FEC_RS_MODE_rs_uncor_char_flag_DEFAULT     0x00

/* DFE_FECDEC :: FEC_RS_MODE :: rs_bypass [00:00] */
#define BCHP_DFE_FECDEC_FEC_RS_MODE_rs_bypass_MASK                 0x01
#define BCHP_DFE_FECDEC_FEC_RS_MODE_rs_bypass_SHIFT                0
#define BCHP_DFE_FECDEC_FEC_RS_MODE_rs_bypass_DEFAULT              0x00

/***************************************************************************
 *FEC_RS_NFRAME - FEC_RS_NFRAME
 ***************************************************************************/
/* DFE_FECDEC :: FEC_RS_NFRAME :: rs_nframes_7_0 [07:00] */
#define BCHP_DFE_FECDEC_FEC_RS_NFRAME_rs_nframes_7_0_MASK          0xff
#define BCHP_DFE_FECDEC_FEC_RS_NFRAME_rs_nframes_7_0_SHIFT         0
#define BCHP_DFE_FECDEC_FEC_RS_NFRAME_rs_nframes_7_0_DEFAULT       0x01

/***************************************************************************
 *FEC_RS_ERROR_CNT_MSB - FEC_RS_ERROR_CNT_MSB
 ***************************************************************************/
/* DFE_FECDEC :: FEC_RS_ERROR_CNT_MSB :: reserved0 [07:04] */
#define BCHP_DFE_FECDEC_FEC_RS_ERROR_CNT_MSB_reserved0_MASK        0xf0
#define BCHP_DFE_FECDEC_FEC_RS_ERROR_CNT_MSB_reserved0_SHIFT       4

/* DFE_FECDEC :: FEC_RS_ERROR_CNT_MSB :: rs_error_cnt_11_8 [03:00] */
#define BCHP_DFE_FECDEC_FEC_RS_ERROR_CNT_MSB_rs_error_cnt_11_8_MASK 0x0f
#define BCHP_DFE_FECDEC_FEC_RS_ERROR_CNT_MSB_rs_error_cnt_11_8_SHIFT 0
#define BCHP_DFE_FECDEC_FEC_RS_ERROR_CNT_MSB_rs_error_cnt_11_8_DEFAULT 0x00

/***************************************************************************
 *FEC_RS_ERROR_CNT_LSB - FEC_RS_ERROR_CNT_LSB
 ***************************************************************************/
/* DFE_FECDEC :: FEC_RS_ERROR_CNT_LSB :: rs_error_cnt_7_0 [07:00] */
#define BCHP_DFE_FECDEC_FEC_RS_ERROR_CNT_LSB_rs_error_cnt_7_0_MASK 0xff
#define BCHP_DFE_FECDEC_FEC_RS_ERROR_CNT_LSB_rs_error_cnt_7_0_SHIFT 0
#define BCHP_DFE_FECDEC_FEC_RS_ERROR_CNT_LSB_rs_error_cnt_7_0_DEFAULT 0x00

/***************************************************************************
 *FEC_RS_UCW_CNT - FEC_RS_UCW_CNT
 ***************************************************************************/
/* DFE_FECDEC :: FEC_RS_UCW_CNT :: rs_ucw_cnt_7_0 [07:00] */
#define BCHP_DFE_FECDEC_FEC_RS_UCW_CNT_rs_ucw_cnt_7_0_MASK         0xff
#define BCHP_DFE_FECDEC_FEC_RS_UCW_CNT_rs_ucw_cnt_7_0_SHIFT        0
#define BCHP_DFE_FECDEC_FEC_RS_UCW_CNT_rs_ucw_cnt_7_0_DEFAULT      0x00

/***************************************************************************
 *FEC_MPEG_MODE_0 - FEC_MPEG_MODE_0
 ***************************************************************************/
/* DFE_FECDEC :: FEC_MPEG_MODE_0 :: mpeg_derand_en [07:07] */
#define BCHP_DFE_FECDEC_FEC_MPEG_MODE_0_mpeg_derand_en_MASK        0x80
#define BCHP_DFE_FECDEC_FEC_MPEG_MODE_0_mpeg_derand_en_SHIFT       7
#define BCHP_DFE_FECDEC_FEC_MPEG_MODE_0_mpeg_derand_en_DEFAULT     0x00

/* DFE_FECDEC :: FEC_MPEG_MODE_0 :: mpeg_error_2_0 [06:04] */
#define BCHP_DFE_FECDEC_FEC_MPEG_MODE_0_mpeg_error_2_0_MASK        0x70
#define BCHP_DFE_FECDEC_FEC_MPEG_MODE_0_mpeg_error_2_0_SHIFT       4
#define BCHP_DFE_FECDEC_FEC_MPEG_MODE_0_mpeg_error_2_0_DEFAULT     0x07

/* DFE_FECDEC :: FEC_MPEG_MODE_0 :: mpeg_tei_rs_error_en [03:03] */
#define BCHP_DFE_FECDEC_FEC_MPEG_MODE_0_mpeg_tei_rs_error_en_MASK  0x08
#define BCHP_DFE_FECDEC_FEC_MPEG_MODE_0_mpeg_tei_rs_error_en_SHIFT 3
#define BCHP_DFE_FECDEC_FEC_MPEG_MODE_0_mpeg_tei_rs_error_en_DEFAULT 0x01

/* DFE_FECDEC :: FEC_MPEG_MODE_0 :: mpeg_tei_cs_error_en [02:02] */
#define BCHP_DFE_FECDEC_FEC_MPEG_MODE_0_mpeg_tei_cs_error_en_MASK  0x04
#define BCHP_DFE_FECDEC_FEC_MPEG_MODE_0_mpeg_tei_cs_error_en_SHIFT 2
#define BCHP_DFE_FECDEC_FEC_MPEG_MODE_0_mpeg_tei_cs_error_en_DEFAULT 0x01

/* DFE_FECDEC :: FEC_MPEG_MODE_0 :: mpeg_stuff_chksum [01:01] */
#define BCHP_DFE_FECDEC_FEC_MPEG_MODE_0_mpeg_stuff_chksum_MASK     0x02
#define BCHP_DFE_FECDEC_FEC_MPEG_MODE_0_mpeg_stuff_chksum_SHIFT    1
#define BCHP_DFE_FECDEC_FEC_MPEG_MODE_0_mpeg_stuff_chksum_DEFAULT  0x01

/* DFE_FECDEC :: FEC_MPEG_MODE_0 :: reserved0 [00:00] */
#define BCHP_DFE_FECDEC_FEC_MPEG_MODE_0_reserved0_MASK             0x01
#define BCHP_DFE_FECDEC_FEC_MPEG_MODE_0_reserved0_SHIFT            0

/***************************************************************************
 *FEC_MPEG_MODE_1 - FEC_MPEG_MODE_1
 ***************************************************************************/
/* DFE_FECDEC :: FEC_MPEG_MODE_1 :: reserved0 [07:03] */
#define BCHP_DFE_FECDEC_FEC_MPEG_MODE_1_reserved0_MASK             0xf8
#define BCHP_DFE_FECDEC_FEC_MPEG_MODE_1_reserved0_SHIFT            3

/* DFE_FECDEC :: FEC_MPEG_MODE_1 :: mpeg_error_mode [02:02] */
#define BCHP_DFE_FECDEC_FEC_MPEG_MODE_1_mpeg_error_mode_MASK       0x04
#define BCHP_DFE_FECDEC_FEC_MPEG_MODE_1_mpeg_error_mode_SHIFT      2
#define BCHP_DFE_FECDEC_FEC_MPEG_MODE_1_mpeg_error_mode_DEFAULT    0x00

/* DFE_FECDEC :: FEC_MPEG_MODE_1 :: disable_pkt_header [01:01] */
#define BCHP_DFE_FECDEC_FEC_MPEG_MODE_1_disable_pkt_header_MASK    0x02
#define BCHP_DFE_FECDEC_FEC_MPEG_MODE_1_disable_pkt_header_SHIFT   1
#define BCHP_DFE_FECDEC_FEC_MPEG_MODE_1_disable_pkt_header_DEFAULT 0x00

/* DFE_FECDEC :: FEC_MPEG_MODE_1 :: reserved1 [00:00] */
#define BCHP_DFE_FECDEC_FEC_MPEG_MODE_1_reserved1_MASK             0x01
#define BCHP_DFE_FECDEC_FEC_MPEG_MODE_1_reserved1_SHIFT            0

/***************************************************************************
 *FEC_MPEG_STATUS - FEC_MPEG_STATUS
 ***************************************************************************/
/* DFE_FECDEC :: FEC_MPEG_STATUS :: reserved0 [07:04] */
#define BCHP_DFE_FECDEC_FEC_MPEG_STATUS_reserved0_MASK             0xf0
#define BCHP_DFE_FECDEC_FEC_MPEG_STATUS_reserved0_SHIFT            4

/* DFE_FECDEC :: FEC_MPEG_STATUS :: mpeg_error_cnt_flag [03:03] */
#define BCHP_DFE_FECDEC_FEC_MPEG_STATUS_mpeg_error_cnt_flag_MASK   0x08
#define BCHP_DFE_FECDEC_FEC_MPEG_STATUS_mpeg_error_cnt_flag_SHIFT  3
#define BCHP_DFE_FECDEC_FEC_MPEG_STATUS_mpeg_error_cnt_flag_DEFAULT 0x00

/* DFE_FECDEC :: FEC_MPEG_STATUS :: mpeg_loss_lock [02:02] */
#define BCHP_DFE_FECDEC_FEC_MPEG_STATUS_mpeg_loss_lock_MASK        0x04
#define BCHP_DFE_FECDEC_FEC_MPEG_STATUS_mpeg_loss_lock_SHIFT       2
#define BCHP_DFE_FECDEC_FEC_MPEG_STATUS_mpeg_loss_lock_DEFAULT     0x00

/* DFE_FECDEC :: FEC_MPEG_STATUS :: mpeg_chksum_st_1_0 [01:00] */
#define BCHP_DFE_FECDEC_FEC_MPEG_STATUS_mpeg_chksum_st_1_0_MASK    0x03
#define BCHP_DFE_FECDEC_FEC_MPEG_STATUS_mpeg_chksum_st_1_0_SHIFT   0
#define BCHP_DFE_FECDEC_FEC_MPEG_STATUS_mpeg_chksum_st_1_0_DEFAULT 0x00

/***************************************************************************
 *FEC_MPEG_NVERLOCK - FEC_MPEG_NVERLOCK
 ***************************************************************************/
/* DFE_FECDEC :: FEC_MPEG_NVERLOCK :: mpeg_nlock_3_0 [07:04] */
#define BCHP_DFE_FECDEC_FEC_MPEG_NVERLOCK_mpeg_nlock_3_0_MASK      0xf0
#define BCHP_DFE_FECDEC_FEC_MPEG_NVERLOCK_mpeg_nlock_3_0_SHIFT     4
#define BCHP_DFE_FECDEC_FEC_MPEG_NVERLOCK_mpeg_nlock_3_0_DEFAULT   0x0a

/* DFE_FECDEC :: FEC_MPEG_NVERLOCK :: mpeg_nverify_3_0 [03:00] */
#define BCHP_DFE_FECDEC_FEC_MPEG_NVERLOCK_mpeg_nverify_3_0_MASK    0x0f
#define BCHP_DFE_FECDEC_FEC_MPEG_NVERLOCK_mpeg_nverify_3_0_SHIFT   0
#define BCHP_DFE_FECDEC_FEC_MPEG_NVERLOCK_mpeg_nverify_3_0_DEFAULT 0x05

/***************************************************************************
 *FEC_MPEG_NPKTS_MSB - FEC_MPEG_NPKTS_MSB
 ***************************************************************************/
/* DFE_FECDEC :: FEC_MPEG_NPKTS_MSB :: mpeg_npkts_15_8 [07:00] */
#define BCHP_DFE_FECDEC_FEC_MPEG_NPKTS_MSB_mpeg_npkts_15_8_MASK    0xff
#define BCHP_DFE_FECDEC_FEC_MPEG_NPKTS_MSB_mpeg_npkts_15_8_SHIFT   0
#define BCHP_DFE_FECDEC_FEC_MPEG_NPKTS_MSB_mpeg_npkts_15_8_DEFAULT 0x80

/***************************************************************************
 *FEC_MPEG_NPKTS_LSB - FEC_MPEG_NPKTS_LSB
 ***************************************************************************/
/* DFE_FECDEC :: FEC_MPEG_NPKTS_LSB :: mpeg_npkts_7_0 [07:00] */
#define BCHP_DFE_FECDEC_FEC_MPEG_NPKTS_LSB_mpeg_npkts_7_0_MASK     0xff
#define BCHP_DFE_FECDEC_FEC_MPEG_NPKTS_LSB_mpeg_npkts_7_0_SHIFT    0
#define BCHP_DFE_FECDEC_FEC_MPEG_NPKTS_LSB_mpeg_npkts_7_0_DEFAULT  0x00

/***************************************************************************
 *FEC_MPEG_NPKT_ERRORS - FEC_MPEG_NPKT_ERRORS
 ***************************************************************************/
/* DFE_FECDEC :: FEC_MPEG_NPKT_ERRORS :: mpeg_npkt_errors_7_0 [07:00] */
#define BCHP_DFE_FECDEC_FEC_MPEG_NPKT_ERRORS_mpeg_npkt_errors_7_0_MASK 0xff
#define BCHP_DFE_FECDEC_FEC_MPEG_NPKT_ERRORS_mpeg_npkt_errors_7_0_SHIFT 0
#define BCHP_DFE_FECDEC_FEC_MPEG_NPKT_ERRORS_mpeg_npkt_errors_7_0_DEFAULT 0x00

/***************************************************************************
 *FEC_MPEG_BAD_CSUM - FEC_MPEG_BAD_CSUM
 ***************************************************************************/
/* DFE_FECDEC :: FEC_MPEG_BAD_CSUM :: mpeg_bad_csum_7_0 [07:00] */
#define BCHP_DFE_FECDEC_FEC_MPEG_BAD_CSUM_mpeg_bad_csum_7_0_MASK   0xff
#define BCHP_DFE_FECDEC_FEC_MPEG_BAD_CSUM_mpeg_bad_csum_7_0_SHIFT  0
#define BCHP_DFE_FECDEC_FEC_MPEG_BAD_CSUM_mpeg_bad_csum_7_0_DEFAULT 0x00

/***************************************************************************
 *FEC_HPI_NORM_MODE - FEC_HPI_NORM_MODE
 ***************************************************************************/
/* DFE_FECDEC :: FEC_HPI_NORM_MODE :: reserved0 [07:04] */
#define BCHP_DFE_FECDEC_FEC_HPI_NORM_MODE_reserved0_MASK           0xf0
#define BCHP_DFE_FECDEC_FEC_HPI_NORM_MODE_reserved0_SHIFT          4

/* DFE_FECDEC :: FEC_HPI_NORM_MODE :: fec_init [03:03] */
#define BCHP_DFE_FECDEC_FEC_HPI_NORM_MODE_fec_init_MASK            0x08
#define BCHP_DFE_FECDEC_FEC_HPI_NORM_MODE_fec_init_SHIFT           3
#define BCHP_DFE_FECDEC_FEC_HPI_NORM_MODE_fec_init_DEFAULT         0x00

/* DFE_FECDEC :: FEC_HPI_NORM_MODE :: fec_halt [02:02] */
#define BCHP_DFE_FECDEC_FEC_HPI_NORM_MODE_fec_halt_MASK            0x04
#define BCHP_DFE_FECDEC_FEC_HPI_NORM_MODE_fec_halt_SHIFT           2
#define BCHP_DFE_FECDEC_FEC_HPI_NORM_MODE_fec_halt_DEFAULT         0x00

/* DFE_FECDEC :: FEC_HPI_NORM_MODE :: reserved1 [01:00] */
#define BCHP_DFE_FECDEC_FEC_HPI_NORM_MODE_reserved1_MASK           0x03
#define BCHP_DFE_FECDEC_FEC_HPI_NORM_MODE_reserved1_SHIFT          0

/***************************************************************************
 *FEC_HPI_TSYNC_RD - FEC_HPI_TSYNC_RD
 ***************************************************************************/
/* DFE_FECDEC :: FEC_HPI_TSYNC_RD :: reserved0 [07:03] */
#define BCHP_DFE_FECDEC_FEC_HPI_TSYNC_RD_reserved0_MASK            0xf8
#define BCHP_DFE_FECDEC_FEC_HPI_TSYNC_RD_reserved0_SHIFT           3

/* DFE_FECDEC :: FEC_HPI_TSYNC_RD :: hpi_tsync_rd_2_0 [02:00] */
#define BCHP_DFE_FECDEC_FEC_HPI_TSYNC_RD_hpi_tsync_rd_2_0_MASK     0x07
#define BCHP_DFE_FECDEC_FEC_HPI_TSYNC_RD_hpi_tsync_rd_2_0_SHIFT    0
#define BCHP_DFE_FECDEC_FEC_HPI_TSYNC_RD_hpi_tsync_rd_2_0_DEFAULT  0x00

/***************************************************************************
 *FEC_HPI_TDATA_RD - FEC_HPI_TDATA_RD
 ***************************************************************************/
/* DFE_FECDEC :: FEC_HPI_TDATA_RD :: hpi_tdata_rd_7_0 [07:00] */
#define BCHP_DFE_FECDEC_FEC_HPI_TDATA_RD_hpi_tdata_rd_7_0_MASK     0xff
#define BCHP_DFE_FECDEC_FEC_HPI_TDATA_RD_hpi_tdata_rd_7_0_SHIFT    0
#define BCHP_DFE_FECDEC_FEC_HPI_TDATA_RD_hpi_tdata_rd_7_0_DEFAULT  0x00

/***************************************************************************
 *FEC_HPI_TSYNC_WR - FEC_HPI_TSYNC_WR
 ***************************************************************************/
/* DFE_FECDEC :: FEC_HPI_TSYNC_WR :: reserved0 [07:06] */
#define BCHP_DFE_FECDEC_FEC_HPI_TSYNC_WR_reserved0_MASK            0xc0
#define BCHP_DFE_FECDEC_FEC_HPI_TSYNC_WR_reserved0_SHIFT           6

/* DFE_FECDEC :: FEC_HPI_TSYNC_WR :: hpi_test_sync_pol_2_0 [05:03] */
#define BCHP_DFE_FECDEC_FEC_HPI_TSYNC_WR_hpi_test_sync_pol_2_0_MASK 0x38
#define BCHP_DFE_FECDEC_FEC_HPI_TSYNC_WR_hpi_test_sync_pol_2_0_SHIFT 3
#define BCHP_DFE_FECDEC_FEC_HPI_TSYNC_WR_hpi_test_sync_pol_2_0_DEFAULT 0x00

/* DFE_FECDEC :: FEC_HPI_TSYNC_WR :: hpi_tsync_2_0 [02:00] */
#define BCHP_DFE_FECDEC_FEC_HPI_TSYNC_WR_hpi_tsync_2_0_MASK        0x07
#define BCHP_DFE_FECDEC_FEC_HPI_TSYNC_WR_hpi_tsync_2_0_SHIFT       0
#define BCHP_DFE_FECDEC_FEC_HPI_TSYNC_WR_hpi_tsync_2_0_DEFAULT     0x00

/***************************************************************************
 *FEC_HPI_TDATA_WR - FEC_HPI_TDATA_WR
 ***************************************************************************/
/* DFE_FECDEC :: FEC_HPI_TDATA_WR :: hpi_tdata_wr_7_0 [07:00] */
#define BCHP_DFE_FECDEC_FEC_HPI_TDATA_WR_hpi_tdata_wr_7_0_MASK     0xff
#define BCHP_DFE_FECDEC_FEC_HPI_TDATA_WR_hpi_tdata_wr_7_0_SHIFT    0
#define BCHP_DFE_FECDEC_FEC_HPI_TDATA_WR_hpi_tdata_wr_7_0_DEFAULT  0x00

/***************************************************************************
 *FEC_HPI_TEST_MODE - FEC_HPI_TEST_MODE
 ***************************************************************************/
/* DFE_FECDEC :: FEC_HPI_TEST_MODE :: reserved0 [07:03] */
#define BCHP_DFE_FECDEC_FEC_HPI_TEST_MODE_reserved0_MASK           0xf8
#define BCHP_DFE_FECDEC_FEC_HPI_TEST_MODE_reserved0_SHIFT          3

/* DFE_FECDEC :: FEC_HPI_TEST_MODE :: test_monit_id_2_0 [02:00] */
#define BCHP_DFE_FECDEC_FEC_HPI_TEST_MODE_test_monit_id_2_0_MASK   0x07
#define BCHP_DFE_FECDEC_FEC_HPI_TEST_MODE_test_monit_id_2_0_SHIFT  0
#define BCHP_DFE_FECDEC_FEC_HPI_TEST_MODE_test_monit_id_2_0_DEFAULT 0x00

/***************************************************************************
 *FEC_MPEG_NVERLOCK_MSB - FEC_MPEG_NVERLOCK_MSB
 ***************************************************************************/
/* DFE_FECDEC :: FEC_MPEG_NVERLOCK_MSB :: mpeg_nlock_7_4 [07:04] */
#define BCHP_DFE_FECDEC_FEC_MPEG_NVERLOCK_MSB_mpeg_nlock_7_4_MASK  0xf0
#define BCHP_DFE_FECDEC_FEC_MPEG_NVERLOCK_MSB_mpeg_nlock_7_4_SHIFT 4
#define BCHP_DFE_FECDEC_FEC_MPEG_NVERLOCK_MSB_mpeg_nlock_7_4_DEFAULT 0x00

/* DFE_FECDEC :: FEC_MPEG_NVERLOCK_MSB :: mpeg_nverify_7_4 [03:00] */
#define BCHP_DFE_FECDEC_FEC_MPEG_NVERLOCK_MSB_mpeg_nverify_7_4_MASK 0x0f
#define BCHP_DFE_FECDEC_FEC_MPEG_NVERLOCK_MSB_mpeg_nverify_7_4_SHIFT 0
#define BCHP_DFE_FECDEC_FEC_MPEG_NVERLOCK_MSB_mpeg_nverify_7_4_DEFAULT 0x00

/***************************************************************************
 *FEC_QAMFSD_NVERLOCK_MSB - FEC_QAMFSD_NVERLOCK_MSB
 ***************************************************************************/
/* DFE_FECDEC :: FEC_QAMFSD_NVERLOCK_MSB :: qam_nlock_7_4 [07:04] */
#define BCHP_DFE_FECDEC_FEC_QAMFSD_NVERLOCK_MSB_qam_nlock_7_4_MASK 0xf0
#define BCHP_DFE_FECDEC_FEC_QAMFSD_NVERLOCK_MSB_qam_nlock_7_4_SHIFT 4
#define BCHP_DFE_FECDEC_FEC_QAMFSD_NVERLOCK_MSB_qam_nlock_7_4_DEFAULT 0x00

/* DFE_FECDEC :: FEC_QAMFSD_NVERLOCK_MSB :: qam_nverify_7_4 [03:00] */
#define BCHP_DFE_FECDEC_FEC_QAMFSD_NVERLOCK_MSB_qam_nverify_7_4_MASK 0x0f
#define BCHP_DFE_FECDEC_FEC_QAMFSD_NVERLOCK_MSB_qam_nverify_7_4_SHIFT 0
#define BCHP_DFE_FECDEC_FEC_QAMFSD_NVERLOCK_MSB_qam_nverify_7_4_DEFAULT 0x00

/***************************************************************************
 *FEC_MODULATION_STANDARD - FEC_MODULATION_STANDARD
 ***************************************************************************/
/* DFE_FECDEC :: FEC_MODULATION_STANDARD :: reserved0 [07:04] */
#define BCHP_DFE_FECDEC_FEC_MODULATION_STANDARD_reserved0_MASK     0xf0
#define BCHP_DFE_FECDEC_FEC_MODULATION_STANDARD_reserved0_SHIFT    4

/* DFE_FECDEC :: FEC_MODULATION_STANDARD :: mod_std [03:00] */
#define BCHP_DFE_FECDEC_FEC_MODULATION_STANDARD_mod_std_MASK       0x0f
#define BCHP_DFE_FECDEC_FEC_MODULATION_STANDARD_mod_std_SHIFT      0
#define BCHP_DFE_FECDEC_FEC_MODULATION_STANDARD_mod_std_DEFAULT    0x00

/***************************************************************************
 *FEC_QAM_MODE - FEC_QAM_MODE
 ***************************************************************************/
/* DFE_FECDEC :: FEC_QAM_MODE :: reserved0 [07:03] */
#define BCHP_DFE_FECDEC_FEC_QAM_MODE_reserved0_MASK                0xf8
#define BCHP_DFE_FECDEC_FEC_QAM_MODE_reserved0_SHIFT               3

/* DFE_FECDEC :: FEC_QAM_MODE :: qam_mode [02:00] */
#define BCHP_DFE_FECDEC_FEC_QAM_MODE_qam_mode_MASK                 0x07
#define BCHP_DFE_FECDEC_FEC_QAM_MODE_qam_mode_SHIFT                0
#define BCHP_DFE_FECDEC_FEC_QAM_MODE_qam_mode_DEFAULT              0x00

/***************************************************************************
 *FEC_RS_COR_BITCNT_MSB - FEC_RS_COR_BITCNT_MSB
 ***************************************************************************/
/* DFE_FECDEC :: FEC_RS_COR_BITCNT_MSB :: rs_cor_bitcnt_15_8 [07:00] */
#define BCHP_DFE_FECDEC_FEC_RS_COR_BITCNT_MSB_rs_cor_bitcnt_15_8_MASK 0xff
#define BCHP_DFE_FECDEC_FEC_RS_COR_BITCNT_MSB_rs_cor_bitcnt_15_8_SHIFT 0
#define BCHP_DFE_FECDEC_FEC_RS_COR_BITCNT_MSB_rs_cor_bitcnt_15_8_DEFAULT 0x00

/***************************************************************************
 *FEC_RS_COR_BITCNT_LSB - FEC_RS_COR_BITCNT_LSB
 ***************************************************************************/
/* DFE_FECDEC :: FEC_RS_COR_BITCNT_LSB :: rs_cor_bitcnt_7_0 [07:00] */
#define BCHP_DFE_FECDEC_FEC_RS_COR_BITCNT_LSB_rs_cor_bitcnt_7_0_MASK 0xff
#define BCHP_DFE_FECDEC_FEC_RS_COR_BITCNT_LSB_rs_cor_bitcnt_7_0_SHIFT 0
#define BCHP_DFE_FECDEC_FEC_RS_COR_BITCNT_LSB_rs_cor_bitcnt_7_0_DEFAULT 0x00

/***************************************************************************
 *FEC_RS_CW_CNT_MSB - FEC_RS_CW_CNT_MSB
 ***************************************************************************/
/* DFE_FECDEC :: FEC_RS_CW_CNT_MSB :: rs_cw_cnt_15_8 [07:00] */
#define BCHP_DFE_FECDEC_FEC_RS_CW_CNT_MSB_rs_cw_cnt_15_8_MASK      0xff
#define BCHP_DFE_FECDEC_FEC_RS_CW_CNT_MSB_rs_cw_cnt_15_8_SHIFT     0
#define BCHP_DFE_FECDEC_FEC_RS_CW_CNT_MSB_rs_cw_cnt_15_8_DEFAULT   0x00

/***************************************************************************
 *FEC_RS_CW_CNT_LSB - FEC_RS_CW_CNT_LSB
 ***************************************************************************/
/* DFE_FECDEC :: FEC_RS_CW_CNT_LSB :: rs_cw_cnt_7_0 [07:00] */
#define BCHP_DFE_FECDEC_FEC_RS_CW_CNT_LSB_rs_cw_cnt_7_0_MASK       0xff
#define BCHP_DFE_FECDEC_FEC_RS_CW_CNT_LSB_rs_cw_cnt_7_0_SHIFT      0
#define BCHP_DFE_FECDEC_FEC_RS_CW_CNT_LSB_rs_cw_cnt_7_0_DEFAULT    0x00

#endif /* #ifndef BCHP_DFE_FECDEC_H__ */

/* End of File */
