/* (c) HighTec EDV-Systeme GmbH */

/* block "GPT12" of TriCore TC1793 (40 SFRs) */

#ifndef _HAVE_TRICORE_GPT12_ADDRESSES_H_
#define _HAVE_TRICORE_GPT12_ADDRESSES_H_

#define GPT120_CLC_ADDR       0xF0003400     /* "Clock Control Register" */
#define GPT120_PISEL_ADDR     0xF0003404     /* "Port Input Select Register" */
#define GPT120_ID_ADDR        0xF0003408     /* "Identification Register" */
#define GPT120_T2CON_ADDR     0xF0003410     /* "Timer 2 Control Register" */
#define GPT120_T3CON_ADDR     0xF0003414     /* "Timer 3 Control Register" */
#define GPT120_T4CON_ADDR     0xF0003418     /* "Timer 4 Control Register" */
#define GPT120_T5CON_ADDR     0xF000341C     /* "Timer 5 Control Register" */
#define GPT120_T6CON_ADDR     0xF0003420     /* "Timer 6 Control Register" */
#define GPT120_CAPREL_ADDR    0xF0003430     /* "Capture and Reload Register" */
#define GPT120_T2_ADDR        0xF0003434     /* "Timer 2 Register" */
#define GPT120_T3_ADDR        0xF0003438     /* "Timer 3 Register" */
#define GPT120_T4_ADDR        0xF000343C     /* "Timer 4 Register" */
#define GPT120_T5_ADDR        0xF0003440     /* "Timer 5 Register" */
#define GPT120_T6_ADDR        0xF0003444     /* "Timer 6 Register" */
#define GPT120_SRC5_ADDR      0xF00034E8     /* "Service Request Control 5 Register" */
#define GPT120_SRC4_ADDR      0xF00034EC     /* "Service Request Control 4Register" */
#define GPT120_SRC3_ADDR      0xF00034F0     /* "Service Request Control 3 Register" */
#define GPT120_SRC2_ADDR      0xF00034F4     /* "Service Request Control 2 Register" */
#define GPT120_SRC1_ADDR      0xF00034F8     /* "Service Request Control 1 Register" */
#define GPT120_SRC0_ADDR      0xF00034FC     /* "Service Request Control 0 Register" */
#define GPT121_CLC_ADDR       0xF0003500     /* "Clock Control Register" */
#define GPT121_PISEL_ADDR     0xF0003504     /* "Port Input Select Register" */
#define GPT121_ID_ADDR        0xF0003508     /* "Identification Register" */
#define GPT121_T2CON_ADDR     0xF0003510     /* "Timer 2 Control Register" */
#define GPT121_T3CON_ADDR     0xF0003514     /* "Timer 3 Control Register" */
#define GPT121_T4CON_ADDR     0xF0003518     /* "Timer 4 Control Register" */
#define GPT121_T5CON_ADDR     0xF000351C     /* "Timer 5 Control Register" */
#define GPT121_T6CON_ADDR     0xF0003520     /* "Timer 6 Control Register" */
#define GPT121_CAPREL_ADDR    0xF0003530     /* "Capture and Reload Register" */
#define GPT121_T2_ADDR        0xF0003534     /* "Timer 2 Register" */
#define GPT121_T3_ADDR        0xF0003538     /* "Timer 3 Register" */
#define GPT121_T4_ADDR        0xF000353C     /* "Timer 4 Register" */
#define GPT121_T5_ADDR        0xF0003540     /* "Timer 5 Register" */
#define GPT121_T6_ADDR        0xF0003544     /* "Timer 6 Register" */
#define GPT121_SRC5_ADDR      0xF00035E8     /* "Service Request Control 5 Register" */
#define GPT121_SRC4_ADDR      0xF00035EC     /* "Service Request Control 4Register" */
#define GPT121_SRC3_ADDR      0xF00035F0     /* "Service Request Control 3 Register" */
#define GPT121_SRC2_ADDR      0xF00035F4     /* "Service Request Control 2 Register" */
#define GPT121_SRC1_ADDR      0xF00035F8     /* "Service Request Control 1 Register" */
#define GPT121_SRC0_ADDR      0xF00035FC     /* "Service Request Control 0 Register" */


#endif /* _HAVE_TRICORE_GPT12_ADDRESSES_H_ (block "GPT12") */


