// Seed: 3003495466
module module_0;
  wire id_2;
  assign id_2 = id_2;
  id_4(
      .id_0(1)
  );
endmodule
module module_1 (
    input wor id_0,
    inout wor id_1,
    input supply0 id_2,
    inout uwire id_3,
    output wor id_4,
    output tri1 id_5,
    output wand id_6,
    output supply0 id_7,
    input supply1 id_8,
    input supply0 id_9,
    input supply0 id_10
);
  assign id_5 = 1'b0;
  module_0();
endmodule
module module_2 (
    input wire id_0,
    output tri id_1,
    output wand id_2,
    output tri0 id_3,
    output supply1 id_4,
    input logic id_5,
    input supply0 id_6,
    output tri0 id_7
    , id_22,
    output supply0 id_8,
    output wor id_9,
    input wand id_10,
    input supply1 id_11,
    output tri0 id_12,
    input uwire id_13,
    output wand id_14,
    input logic id_15,
    input supply0 id_16,
    output logic id_17,
    output supply0 id_18,
    output wand id_19,
    output tri0 id_20
);
  logic id_23 = id_15;
  assign id_4 = 1'h0;
  initial id_17 <= #1{1};
  module_0();
  always begin
    id_23 <= id_5;
  end
endmodule
