From bcb4b832cfcada4b044436f0801b57a7c1cb3c8b Mon Sep 17 00:00:00 2001
From: Wolfgang Grandegger <wg@aries-embedded.de>
Date: Fri, 7 Feb 2025 16:12:43 +0100
Subject: [PATCH 2/2] MSRZ*: 2MB secure DRAM for Trust Zone and OP-TEE

In order to use Trust Zone and OP-TEE in your system, the secure area
must be hidden from Linux. By default, the BSP allocates 128MB of
space at the beginning of DDR Memory. For further information see
https://confluence.renesas.com/display/REN/RZ+BSP+Porting+-+Memory+Map.

We reduce the space to 2MB, which is the minimum. It's also necessary
to update the memory node in the device-tree of U-Boot and Linux.

Signed-off-by: Wolfgang Grandegger <wg@aries-embedded.de>
---
 plat/renesas/rz/common/include/plat_tzc_def.h | 12 ++++++------
 plat/renesas/rz/common/include/platform_def.h | 10 +++++-----
 2 files changed, 11 insertions(+), 11 deletions(-)

diff --git a/plat/renesas/rz/common/include/plat_tzc_def.h b/plat/renesas/rz/common/include/plat_tzc_def.h
index ec1999318..6309d8dd3 100644
--- a/plat/renesas/rz/common/include/plat_tzc_def.h
+++ b/plat/renesas/rz/common/include/plat_tzc_def.h
@@ -34,15 +34,15 @@
 #define PLAT_AP_TZC_PROT_SRAM2_END		\
 	(PLAT_AP_TZC_PROT_SRAM2_BASE + PLAT_AP_TZC_PROT_SRAM2_SIZE - 1)
 
-/* Trusted Firmware(BL31) secure DRAM 0x43F00000 - 0x440FFFFF */
-#define PLAT_FW_TZC_PROT_DRAM1_BASE		(0x43F00000)
-#define PLAT_FW_TZC_PROT_DRAM1_SIZE		(0x00200000)
+/* Trusted Firmware(BL31) secure DRAM 0x40001000 - 0x400FEFFF */
+#define PLAT_FW_TZC_PROT_DRAM1_BASE		(0x40001000)
+#define PLAT_FW_TZC_PROT_DRAM1_SIZE		(0x000FE000)
 #define PLAT_FW_TZC_PROT_DRAM1_END		\
 	(PLAT_FW_TZC_PROT_DRAM1_BASE + PLAT_FW_TZC_PROT_DRAM1_SIZE - 1)
 
-/* OP-TEE secure DRAM 0x44100000 - 0x47DFFFFF */
-#define PLAT_TEE_TZC_PROT_DRAM1_BASE	(0x44100000)
-#define PLAT_TEE_TZC_PROT_DRAM1_SIZE	(0x03D00000)
+/* OP-TEE secure DRAM 0x400FF000 - 0x400FFFFF */
+#define PLAT_TEE_TZC_PROT_DRAM1_BASE	(0x400FF000)
+#define PLAT_TEE_TZC_PROT_DRAM1_SIZE	(0x00001000)
 #define PLAT_TEE_TZC_PROT_DRAM1_END		\
 	(PLAT_TEE_TZC_PROT_DRAM1_BASE + PLAT_TEE_TZC_PROT_DRAM1_SIZE - 1)
 
diff --git a/plat/renesas/rz/common/include/platform_def.h b/plat/renesas/rz/common/include/platform_def.h
index bdf5e8949..60e0ca3ac 100644
--- a/plat/renesas/rz/common/include/platform_def.h
+++ b/plat/renesas/rz/common/include/platform_def.h
@@ -56,21 +56,21 @@
 /*******************************************************************************
  * BL31 specific defines.
  ******************************************************************************/
-#define BL31_BASE				(0x44000000)
-#define BL31_LIMIT				(0x44040000)
+#define BL31_BASE				(0x40001000)
+#define BL31_LIMIT				(BL31_BASE + 0xFE000)
 
 /*******************************************************************************
  * BL32 specific defines.
  ******************************************************************************/
 #ifndef SPD_none
-#define BL32_BASE				(0x44100000)
-#define BL32_LIMIT				(BL32_BASE + 0x100000)
+#define BL32_BASE				(0x400FF000)
+#define BL32_LIMIT				(BL32_BASE + 0x1000)
 #endif
 
 /*******************************************************************************
  * BL33
  ******************************************************************************/
-#define BL33_BASE				(0x50000000)
+#define BL33_BASE				(0x42000000)
 #define BL33_LIMIT				(BL33_BASE + 0x08000000)
 
 /*******************************************************************************
-- 
2.34.1

