

================================================================
== Vitis HLS Report for 'fft32_Pipeline_VITIS_LOOP_146_7'
================================================================
* Date:           Tue Jun 24 22:02:57 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        FFT
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z030-sbv485-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.413 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_146_7  |       32|       32|         2|          1|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.41>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %out_stream, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%stage2_imag_47_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_47"   --->   Operation 7 'read' 'stage2_imag_47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%stage2_imag_45_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_45"   --->   Operation 8 'read' 'stage2_imag_45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%stage2_imag_43_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_43"   --->   Operation 9 'read' 'stage2_imag_43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%stage2_imag_41_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_41"   --->   Operation 10 'read' 'stage2_imag_41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%stage2_imag_39_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_39"   --->   Operation 11 'read' 'stage2_imag_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%stage2_imag_37_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_37"   --->   Operation 12 'read' 'stage2_imag_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%stage2_imag_35_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_35"   --->   Operation 13 'read' 'stage2_imag_35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%stage2_imag_33_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_33"   --->   Operation 14 'read' 'stage2_imag_33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%stage2_imag_31_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_31"   --->   Operation 15 'read' 'stage2_imag_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%stage2_imag_29_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_29"   --->   Operation 16 'read' 'stage2_imag_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%stage2_imag_27_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_27"   --->   Operation 17 'read' 'stage2_imag_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%stage2_imag_25_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_25"   --->   Operation 18 'read' 'stage2_imag_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%stage2_imag_23_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_23"   --->   Operation 19 'read' 'stage2_imag_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%stage2_imag_21_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_21"   --->   Operation 20 'read' 'stage2_imag_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%stage2_imag_19_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_19"   --->   Operation 21 'read' 'stage2_imag_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%stage2_imag_17_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_17"   --->   Operation 22 'read' 'stage2_imag_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%stage2_imag_46_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_46"   --->   Operation 23 'read' 'stage2_imag_46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%stage2_imag_44_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_44"   --->   Operation 24 'read' 'stage2_imag_44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%stage2_imag_42_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_42"   --->   Operation 25 'read' 'stage2_imag_42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%stage2_imag_40_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_40"   --->   Operation 26 'read' 'stage2_imag_40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%stage2_imag_38_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_38"   --->   Operation 27 'read' 'stage2_imag_38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%stage2_imag_36_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_36"   --->   Operation 28 'read' 'stage2_imag_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%stage2_imag_34_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_34"   --->   Operation 29 'read' 'stage2_imag_34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%stage2_imag_32_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_32"   --->   Operation 30 'read' 'stage2_imag_32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%stage2_imag_30_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_30"   --->   Operation 31 'read' 'stage2_imag_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%stage2_imag_28_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_28"   --->   Operation 32 'read' 'stage2_imag_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%stage2_imag_26_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_26"   --->   Operation 33 'read' 'stage2_imag_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%stage2_imag_24_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_24"   --->   Operation 34 'read' 'stage2_imag_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%stage2_imag_22_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_22"   --->   Operation 35 'read' 'stage2_imag_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%stage2_imag_20_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_20"   --->   Operation 36 'read' 'stage2_imag_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%stage2_imag_18_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_18"   --->   Operation 37 'read' 'stage2_imag_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%stage2_imag_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag"   --->   Operation 38 'read' 'stage2_imag_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%stage2_real_47_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_47"   --->   Operation 39 'read' 'stage2_real_47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%stage2_real_45_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_45"   --->   Operation 40 'read' 'stage2_real_45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%stage2_real_43_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_43"   --->   Operation 41 'read' 'stage2_real_43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%stage2_real_41_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_41"   --->   Operation 42 'read' 'stage2_real_41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%stage2_real_39_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_39"   --->   Operation 43 'read' 'stage2_real_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%stage2_real_37_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_37"   --->   Operation 44 'read' 'stage2_real_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%stage2_real_35_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_35"   --->   Operation 45 'read' 'stage2_real_35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%stage2_real_33_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_33"   --->   Operation 46 'read' 'stage2_real_33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%stage2_real_31_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_31"   --->   Operation 47 'read' 'stage2_real_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%stage2_real_29_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_29"   --->   Operation 48 'read' 'stage2_real_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%stage2_real_27_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_27"   --->   Operation 49 'read' 'stage2_real_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%stage2_real_25_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_25"   --->   Operation 50 'read' 'stage2_real_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%stage2_real_23_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_23"   --->   Operation 51 'read' 'stage2_real_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%stage2_real_21_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_21"   --->   Operation 52 'read' 'stage2_real_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%stage2_real_19_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_19"   --->   Operation 53 'read' 'stage2_real_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%stage2_real_17_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_17"   --->   Operation 54 'read' 'stage2_real_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%stage2_real_46_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_46"   --->   Operation 55 'read' 'stage2_real_46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%stage2_real_44_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_44"   --->   Operation 56 'read' 'stage2_real_44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%stage2_real_42_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_42"   --->   Operation 57 'read' 'stage2_real_42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%stage2_real_40_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_40"   --->   Operation 58 'read' 'stage2_real_40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%stage2_real_38_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_38"   --->   Operation 59 'read' 'stage2_real_38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%stage2_real_36_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_36"   --->   Operation 60 'read' 'stage2_real_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%stage2_real_34_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_34"   --->   Operation 61 'read' 'stage2_real_34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%stage2_real_32_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_32"   --->   Operation 62 'read' 'stage2_real_32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%stage2_real_30_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_30"   --->   Operation 63 'read' 'stage2_real_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%stage2_real_28_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_28"   --->   Operation 64 'read' 'stage2_real_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%stage2_real_26_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_26"   --->   Operation 65 'read' 'stage2_real_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%stage2_real_24_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_24"   --->   Operation 66 'read' 'stage2_real_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%stage2_real_22_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_22"   --->   Operation 67 'read' 'stage2_real_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%stage2_real_20_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_20"   --->   Operation 68 'read' 'stage2_real_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%stage2_real_18_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_18"   --->   Operation 69 'read' 'stage2_real_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%stage2_real_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real"   --->   Operation 70 'read' 'stage2_real_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i_1"   --->   Operation 71 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc194"   --->   Operation 72 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%i = load i6 %i_1" [FFT32_check.cpp:146]   --->   Operation 73 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.82ns)   --->   "%icmp_ln146 = icmp_eq  i6 %i, i6 32" [FFT32_check.cpp:146]   --->   Operation 74 'icmp' 'icmp_ln146' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (1.82ns)   --->   "%add_ln146 = add i6 %i, i6 1" [FFT32_check.cpp:146]   --->   Operation 75 'add' 'add_ln146' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %icmp_ln146, void %for.inc194.split, void %for.end196.exitStub" [FFT32_check.cpp:146]   --->   Operation 76 'br' 'br_ln146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln146 = trunc i6 %i" [FFT32_check.cpp:146]   --->   Operation 77 'trunc' 'trunc_ln146' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (3.20ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.32i16.i5, i16 %stage2_real_read, i16 %stage2_real_18_read, i16 %stage2_real_20_read, i16 %stage2_real_22_read, i16 %stage2_real_24_read, i16 %stage2_real_26_read, i16 %stage2_real_28_read, i16 %stage2_real_30_read, i16 %stage2_real_32_read, i16 %stage2_real_34_read, i16 %stage2_real_36_read, i16 %stage2_real_38_read, i16 %stage2_real_40_read, i16 %stage2_real_42_read, i16 %stage2_real_44_read, i16 %stage2_real_46_read, i16 %stage2_real_17_read, i16 %stage2_real_19_read, i16 %stage2_real_21_read, i16 %stage2_real_23_read, i16 %stage2_real_25_read, i16 %stage2_real_27_read, i16 %stage2_real_29_read, i16 %stage2_real_31_read, i16 %stage2_real_33_read, i16 %stage2_real_35_read, i16 %stage2_real_37_read, i16 %stage2_real_39_read, i16 %stage2_real_41_read, i16 %stage2_real_43_read, i16 %stage2_real_45_read, i16 %stage2_real_47_read, i5 %trunc_ln146" [FFT32_check.cpp:149]   --->   Operation 78 'mux' 'tmp' <Predicate = (!icmp_ln146)> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (3.20ns)   --->   "%tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.32i16.i5, i16 %stage2_imag_read, i16 %stage2_imag_18_read, i16 %stage2_imag_20_read, i16 %stage2_imag_22_read, i16 %stage2_imag_24_read, i16 %stage2_imag_26_read, i16 %stage2_imag_28_read, i16 %stage2_imag_30_read, i16 %stage2_imag_32_read, i16 %stage2_imag_34_read, i16 %stage2_imag_36_read, i16 %stage2_imag_38_read, i16 %stage2_imag_40_read, i16 %stage2_imag_42_read, i16 %stage2_imag_44_read, i16 %stage2_imag_46_read, i16 %stage2_imag_17_read, i16 %stage2_imag_19_read, i16 %stage2_imag_21_read, i16 %stage2_imag_23_read, i16 %stage2_imag_25_read, i16 %stage2_imag_27_read, i16 %stage2_imag_29_read, i16 %stage2_imag_31_read, i16 %stage2_imag_33_read, i16 %stage2_imag_35_read, i16 %stage2_imag_37_read, i16 %stage2_imag_39_read, i16 %stage2_imag_41_read, i16 %stage2_imag_43_read, i16 %stage2_imag_45_read, i16 %stage2_imag_47_read, i5 %trunc_ln146" [FFT32_check.cpp:149]   --->   Operation 79 'mux' 'tmp_1' <Predicate = (!icmp_ln146)> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (1.82ns)   --->   "%icmp_ln150 = icmp_eq  i6 %i, i6 31" [FFT32_check.cpp:150]   --->   Operation 80 'icmp' 'icmp_ln150' <Predicate = (!icmp_ln146)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln146 = store i6 %add_ln146, i6 %i_1" [FFT32_check.cpp:146]   --->   Operation 81 'store' 'store_ln146' <Predicate = (!icmp_ln146)> <Delay = 1.58>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 89 'ret' 'ret_ln0' <Predicate = (icmp_ln146)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln147 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [FFT32_check.cpp:147]   --->   Operation 82 'specpipeline' 'specpipeline_ln147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%speclooptripcount_ln146 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [FFT32_check.cpp:146]   --->   Operation 83 'speclooptripcount' 'speclooptripcount_ln146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln146 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [FFT32_check.cpp:146]   --->   Operation 84 'specloopname' 'specloopname_ln146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 %icmp_ln150, i16 %tmp_1, i16 %tmp" [FFT32_check.cpp:151]   --->   Operation 85 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i33 %tmp_2" [FFT32_check.cpp:151]   --->   Operation 86 'zext' 'zext_ln151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln151 = write void @_ssdm_op_Write.axis.volatile.i48P128A, i48 %out_stream, i48 %zext_ln151" [FFT32_check.cpp:151]   --->   Operation 87 'write' 'write_ln151' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln146 = br void %for.inc194" [FFT32_check.cpp:146]   --->   Operation 88 'br' 'br_ln146' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.413ns
The critical path consists of the following:
	'alloca' operation ('i') [66]  (0.000 ns)
	'load' operation ('i', FFT32_check.cpp:146) on local variable 'i' [135]  (0.000 ns)
	'add' operation ('add_ln146', FFT32_check.cpp:146) [137]  (1.825 ns)
	'store' operation ('store_ln146', FFT32_check.cpp:146) of variable 'add_ln146', FFT32_check.cpp:146 on local variable 'i' [150]  (1.588 ns)

 <State 2>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
