// Seed: 2821127532
module module_0 (
    output wire id_0,
    inout uwire id_1,
    input wor id_2,
    input tri id_3,
    input supply1 id_4,
    input tri id_5,
    input tri0 id_6,
    input tri id_7,
    output uwire id_8,
    input uwire id_9,
    output wor id_10,
    output supply0 id_11
);
endmodule
module module_0 (
    input wand id_0,
    output tri id_1,
    output supply1 id_2,
    output logic id_3,
    output wire id_4,
    input supply1 id_5,
    output supply1 id_6,
    input supply0 id_7,
    input wor id_8
);
  always @(posedge module_1 or negedge id_7) begin : LABEL_0
    if (id_8 ~^ (id_8)) disable id_10;
    else begin : LABEL_0
      id_3 = #id_11 1;
    end
  end
  module_0 modCall_1 (
      id_2,
      id_10,
      id_0,
      id_8,
      id_8,
      id_5,
      id_10,
      id_7,
      id_2,
      id_10,
      id_10,
      id_4
  );
  assign modCall_1.id_4 = 0;
endmodule
