#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:46:05 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Fri Mar 15 14:30:03 2024
# Process ID: 4072
# Current directory: U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.runs/final_design_Instruction_Decoder_0_0_synth_1
# Command line: vivado.exe -log final_design_Instruction_Decoder_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source final_design_Instruction_Decoder_0_0.tcl
# Log file: U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.runs/final_design_Instruction_Decoder_0_0_synth_1/final_design_Instruction_Decoder_0_0.vds
# Journal file: U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.runs/final_design_Instruction_Decoder_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source final_design_Instruction_Decoder_0_0.tcl -notrace
Command: synth_design -top final_design_Instruction_Decoder_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'final_design_Instruction_Decoder_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10608 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 721.754 ; gain = 241.926
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'final_design_Instruction_Decoder_0_0' [u:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/bd/final_design/ip/final_design_Instruction_Decoder_0_0/synth/final_design_Instruction_Decoder_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Decoder' [U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Instruction_Decoder.v:1]
	Parameter LD_A bound to: 4'b0000 
	Parameter LD_B bound to: 4'b0001 
	Parameter LD_O bound to: 4'b0010 
	Parameter LD_SH_A bound to: 4'b0011 
	Parameter LD_SH_B bound to: 4'b0100 
	Parameter SHR bound to: 4'b0101 
	Parameter SHL bound to: 4'b0110 
	Parameter ACC_NZ_A bound to: 4'b0111 
	Parameter ACC_NZ_SH bound to: 4'b1000 
	Parameter ADD bound to: 4'b1001 
	Parameter SUB bound to: 4'b1010 
	Parameter INV bound to: 4'b1011 
	Parameter AND bound to: 4'b1100 
	Parameter OR bound to: 4'b1101 
	Parameter XOR bound to: 4'b1110 
	Parameter CLR_ACC bound to: 4'b1111 
INFO: [Synth 8-226] default block is never used [U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Instruction_Decoder.v:51]
INFO: [Synth 8-226] default block is never used [U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Instruction_Decoder.v:82]
WARNING: [Synth 8-567] referenced signal 'instruction' should be on the sensitivity list [U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Instruction_Decoder.v:39]
WARNING: [Synth 8-567] referenced signal 'shifter_flag' should be on the sensitivity list [U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Instruction_Decoder.v:39]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Decoder' (1#1) [U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Instruction_Decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'final_design_Instruction_Decoder_0_0' (2#1) [u:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/bd/final_design/ip/final_design_Instruction_Decoder_0_0/synth/final_design_Instruction_Decoder_0_0.v:58]
WARNING: [Synth 8-3331] design Instruction_Decoder has unconnected port clk
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 794.246 ; gain = 314.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 794.246 ; gain = 314.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 794.246 ; gain = 314.418
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Synth 8-327] inferring latch for variable 'loadA_reg' [U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Instruction_Decoder.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'loadB_reg' [U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Instruction_Decoder.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'loadO_reg' [U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Instruction_Decoder.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'MUX_0_reg' [U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Instruction_Decoder.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'MUX_1_reg' [U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Instruction_Decoder.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'shift_direction_reg' [U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Instruction_Decoder.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'shifter_en_reg' [U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Instruction_Decoder.v:88]
WARNING: [Synth 8-327] inferring latch for variable 'load_shifter_reg' [U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Instruction_Decoder.v:86]
WARNING: [Synth 8-327] inferring latch for variable 'ALU_Sel_reg' [U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Instruction_Decoder.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'ALU_update_reg' [U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Instruction_Decoder.v:93]
WARNING: [Synth 8-327] inferring latch for variable 'update_PC_reg' [U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Instruction_Decoder.v:114]
WARNING: [Synth 8-327] inferring latch for variable 'acc_reset_reg' [U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Instruction_Decoder.v:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 947.520 ; gain = 467.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 10    
	  19 Input      1 Bit        Muxes := 5     
	  16 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Instruction_Decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 10    
	  19 Input      1 Bit        Muxes := 5     
	  16 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design final_design_Instruction_Decoder_0_0 has unconnected port clk
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 955.270 ; gain = 475.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 961.008 ; gain = 481.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 961.008 ; gain = 481.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 961.105 ; gain = 481.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 961.105 ; gain = 481.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 961.105 ; gain = 481.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 961.105 ; gain = 481.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 961.105 ; gain = 481.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 961.105 ; gain = 481.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     5|
|2     |LUT2 |     5|
|3     |LUT3 |     3|
|4     |LUT4 |     3|
|5     |LUT6 |    10|
|6     |LD   |    15|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------------------+------+
|      |Instance |Module              |Cells |
+------+---------+--------------------+------+
|1     |top      |                    |    41|
|2     |  inst   |Instruction_Decoder |    41|
+------+---------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 961.105 ; gain = 481.277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 961.105 ; gain = 481.277
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 961.105 ; gain = 481.277
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 973.301 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1073.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  LD => LDCE: 15 instances

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1073.750 ; gain = 599.273
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1073.750 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.runs/final_design_Instruction_Decoder_0_0_synth_1/final_design_Instruction_Decoder_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1499.594 ; gain = 425.844
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1499.598 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.runs/final_design_Instruction_Decoder_0_0_synth_1/final_design_Instruction_Decoder_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file final_design_Instruction_Decoder_0_0_utilization_synth.rpt -pb final_design_Instruction_Decoder_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 15 14:31:08 2024...
