<profile>

<section name = "Vivado HLS Report for 'matrixmul'" level="0">
<item name = "Date">Wed Dec 23 21:16:27 2020
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">matrixmultiplication.proj</item>
<item name = "Solution">baseline</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.205 ns, 0.63 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">264257, 264257, 1.321 ms, 1.321 ms, 264257, 264257, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- row">264256, 264256, 8258, -, -, 32, no</column>
<column name=" + col">8256, 8256, 258, -, -, 32, no</column>
<column name="  ++ product">256, 256, 8, -, -, 32, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 153, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">6, 3, 491, 251, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 89, -</column>
<column name="Register">-, -, 197, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">2, 1, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="matrixmul_AXILiteS_s_axi_U">matrixmul_AXILiteS_s_axi, 6, 0, 276, 250, 0</column>
<column name="matrixmul_mul_32sbkb_U1">matrixmul_mul_32sbkb, 0, 3, 215, 1, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ABij_fu_246_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln16_1_fu_232_p2">+, 0, 0, 12, 12, 12</column>
<column name="add_ln16_fu_210_p2">+, 0, 0, 12, 12, 12</column>
<column name="add_ln18_fu_184_p2">+, 0, 0, 12, 12, 12</column>
<column name="i_fu_150_p2">+, 0, 0, 15, 6, 1</column>
<column name="j_fu_174_p2">+, 0, 0, 15, 6, 1</column>
<column name="k_fu_200_p2">+, 0, 0, 15, 6, 1</column>
<column name="icmp_ln10_fu_144_p2">icmp, 0, 0, 11, 6, 7</column>
<column name="icmp_ln11_fu_168_p2">icmp, 0, 0, 11, 6, 7</column>
<column name="icmp_ln15_fu_194_p2">icmp, 0, 0, 11, 6, 7</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ABij_0_reg_120">9, 2, 32, 64</column>
<column name="ap_NS_fsm">53, 12, 1, 12</column>
<column name="i_0_reg_98">9, 2, 6, 12</column>
<column name="j_0_reg_109">9, 2, 6, 12</column>
<column name="k_0_reg_133">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="AB_addr_reg_278">10, 0, 10, 0</column>
<column name="ABij_0_reg_120">32, 0, 32, 0</column>
<column name="A_load_reg_301">32, 0, 32, 0</column>
<column name="B_load_reg_306">32, 0, 32, 0</column>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="i_0_reg_98">6, 0, 6, 0</column>
<column name="i_reg_254">6, 0, 6, 0</column>
<column name="j_0_reg_109">6, 0, 6, 0</column>
<column name="j_reg_268">6, 0, 6, 0</column>
<column name="k_0_reg_133">6, 0, 6, 0</column>
<column name="k_reg_286">6, 0, 6, 0</column>
<column name="mul_ln16_reg_311">32, 0, 32, 0</column>
<column name="zext_ln11_reg_259">6, 0, 12, 6</column>
<column name="zext_ln18_reg_273">6, 0, 12, 6</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_AWADDR">in, 14, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_ARADDR">in, 14, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, matrixmul, return value</column>
</table>
</item>
</section>
</profile>
